Protel Design System Design Rule Check
PCB File : C:\Users\louis\Documents\Github\PCB ADVANCED\PCB-ADVANCED\PCB_ADVANCED\PCB1.PcbDoc
Date     : 11/8/2023
Time     : 11:38:50 AM

Processing Rule : Clearance Constraint (Gap=5.906mil) (WithinRoom('BGAFANOUT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5.906mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "1
" (3224.153mil,2584.178mil) on L1 (Sig+GND) And Track (3179.136mil,2578.733mil)(3179.136mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "1
" (3224.153mil,2584.178mil) on L1 (Sig+GND) And Track (3179.136mil,2578.733mil)(3218.506mil,2578.733mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "1
" (3224.153mil,2584.178mil) on L1 (Sig+GND) And Track (3218.506mil,2578.733mil)(3218.506mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "2" (3223.776mil,2637.649mil) on L2 (GND) And Track (3179.136mil,2578.733mil)(3179.136mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "2" (3223.776mil,2637.649mil) on L2 (GND) And Track (3218.506mil,2578.733mil)(3218.506mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "3" (3224.666mil,2701.63mil) on L3 (PWR) And Track (3179.136mil,2578.733mil)(3179.136mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "3" (3224.666mil,2701.63mil) on L3 (PWR) And Track (3218.506mil,2578.733mil)(3218.506mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "4
" (3220.653mil,2758.088mil) on L4 (Sig+GND) And Track (3179.136mil,2578.733mil)(3179.136mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "4
" (3220.653mil,2758.088mil) on L4 (Sig+GND) And Track (3179.136mil,2805.111mil)(3218.506mil,2805.111mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 5.906mil) Between Text "4
" (3220.653mil,2758.088mil) on L4 (Sig+GND) And Track (3218.506mil,2578.733mil)(3218.506mil,2805.111mil) on Keep-Out Layer 
Rule Violations :10

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=3.937mil) (Max=393.701mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=5.906mil) (Max=23.622mil) (Preferred=10mil) (WithinRoom('BGAFANOUT'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH600-1(3129.923mil,157.474mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH601-1(157.482mil,157.474mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH602-1(157.482mil,3779.521mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH603-1(3129.923mil,3779.521mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C201-1(1835.435mil,2304.954mil) on L4 (Sig+GND) And Pad C201-2(1835.435mil,2267.159mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C202-1(1835.435mil,2384.954mil) on L4 (Sig+GND) And Pad C202-2(1835.435mil,2347.159mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C203-1(1835.435mil,2464.954mil) on L4 (Sig+GND) And Pad C203-2(1835.435mil,2427.159mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Pad C204-2(1561.025mil,2342.119mil) on L4 (Sig+GND) And Pad C206-1(1570.435mil,2301.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C205-1(1570.435mil,2499.954mil) on L4 (Sig+GND) And Pad C205-2(1570.435mil,2462.159mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C206-1(1570.435mil,2301.056mil) on L4 (Sig+GND) And Pad C206-2(1570.435mil,2263.261mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C208-1(1720.435mil,2374.954mil) on L4 (Sig+GND) And Pad C208-2(1720.435mil,2337.159mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C209-1(1680.435mil,2187.159mil) on L4 (Sig+GND) And Pad C209-2(1680.435mil,2224.954mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C306-1(657.088mil,1204.718mil) on L4 (Sig+GND) And Pad C308-1(657.088mil,1149.6mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C306-2(716.931mil,1204.718mil) on L4 (Sig+GND) And Pad C308-2(716.931mil,1149.6mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C307-1(657.088mil,1094.482mil) on L4 (Sig+GND) And Pad C308-1(657.088mil,1149.6mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C307-2(716.931mil,1094.482mil) on L4 (Sig+GND) And Pad C308-2(716.931mil,1149.6mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C310-1(657.088mil,1035.426mil) on L4 (Sig+GND) And Pad C311-1(657.088mil,980.308mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C310-2(716.931mil,1035.426mil) on L4 (Sig+GND) And Pad C311-2(716.931mil,980.308mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.011mil < 10mil) Between Pad C401-2(1636.813mil,2047.237mil) on L4 (Sig+GND) And Pad C513-1(1688.978mil,1997.631mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [4.011mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C401-2(1636.813mil,2047.237mil) on L4 (Sig+GND) And Pad C513-2(1688.978mil,2057.474mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C500-1(1509.332mil,2376.056mil) on L4 (Sig+GND) And Pad C500-2(1471.537mil,2376.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C501-1(1509.332mil,2311.056mil) on L4 (Sig+GND) And Pad C501-2(1471.537mil,2311.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C502-1(1471.537mil,2261.056mil) on L4 (Sig+GND) And Pad C502-2(1509.332mil,2261.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C503-1(1471.537mil,2191.056mil) on L4 (Sig+GND) And Pad C503-2(1509.332mil,2191.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C504-1(1509.332mil,2141.056mil) on L4 (Sig+GND) And Pad C504-2(1471.537mil,2141.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C505-1(1509.332mil,2071.056mil) on L4 (Sig+GND) And Pad C505-2(1471.537mil,2071.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad C506-1(1738.191mil,1997.631mil) on L4 (Sig+GND) And Pad C513-1(1688.978mil,1997.631mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad C506-2(1738.191mil,2057.474mil) on L4 (Sig+GND) And Pad C513-2(1688.978mil,2057.474mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C507-1(1921.537mil,2306.056mil) on L4 (Sig+GND) And Pad C507-2(1959.332mil,2306.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C508-1(1921.537mil,2071.056mil) on L4 (Sig+GND) And Pad C508-2(1959.332mil,2071.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C509-1(1921.537mil,2141.056mil) on L4 (Sig+GND) And Pad C509-2(1959.332mil,2141.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C510-1(1959.332mil,2256.056mil) on L4 (Sig+GND) And Pad C510-2(1921.537mil,2256.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C511-1(1959.332mil,2191.056mil) on L4 (Sig+GND) And Pad C511-2(1921.537mil,2191.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C512-1(1921.537mil,2376.056mil) on L4 (Sig+GND) And Pad C512-2(1959.332mil,2376.056mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D100-1(1661.419mil,358.261mil) on L1 (Sig+GND) And Pad D100-2(1698.821mil,358.261mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D100-2(1698.821mil,358.261mil) on L1 (Sig+GND) And Pad D100-3(1736.222mil,358.261mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D100-4(1736.222mil,448.812mil) on L1 (Sig+GND) And Pad D100-5(1698.821mil,448.812mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D100-5(1698.821mil,448.812mil) on L1 (Sig+GND) And Pad D100-6(1661.419mil,448.812mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D608-1(700.789mil,2911.411mil) on L1 (Sig+GND) And Pad D608-2(700.789mil,2874.009mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D608-2(700.789mil,2874.009mil) on L1 (Sig+GND) And Pad D608-3(700.789mil,2836.608mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D608-4(807.088mil,2836.608mil) on L1 (Sig+GND) And Pad D608-5(807.088mil,2874.009mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D608-5(807.088mil,2874.009mil) on L1 (Sig+GND) And Pad D608-6(807.088mil,2911.411mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D609-1(282.897mil,2913.379mil) on L4 (Sig+GND) And Pad D609-2(282.897mil,2875.978mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D609-2(282.897mil,2875.978mil) on L4 (Sig+GND) And Pad D609-3(282.897mil,2838.576mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D609-4(176.598mil,2838.576mil) on L4 (Sig+GND) And Pad D609-5(176.598mil,2875.978mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D609-5(176.598mil,2875.978mil) on L4 (Sig+GND) And Pad D609-6(176.598mil,2913.379mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D610-1(700.789mil,1956.686mil) on L1 (Sig+GND) And Pad D610-2(700.789mil,1919.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D610-2(700.789mil,1919.285mil) on L1 (Sig+GND) And Pad D610-3(700.789mil,1881.883mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D610-4(807.088mil,1881.883mil) on L1 (Sig+GND) And Pad D610-5(807.088mil,1919.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D610-5(807.088mil,1919.285mil) on L1 (Sig+GND) And Pad D610-6(807.088mil,1956.686mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D611-1(274.958mil,1956.686mil) on L4 (Sig+GND) And Pad D611-2(274.958mil,1919.285mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D611-2(274.958mil,1919.285mil) on L4 (Sig+GND) And Pad D611-3(274.958mil,1881.883mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad D611-4(168.658mil,1881.883mil) on L4 (Sig+GND) And Pad D611-5(168.658mil,1919.285mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D611-5(168.658mil,1919.285mil) on L4 (Sig+GND) And Pad D611-6(168.658mil,1956.686mil) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J100-1(1663.388mil,169.285mil) on L1 (Sig+GND) And Pad J100-2(1688.978mil,169.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.646mil < 10mil) Between Pad J100-1(1663.388mil,169.285mil) on L1 (Sig+GND) And Pad J100-6(1623.23mil,146.844mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [1.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J100-2(1688.978mil,169.285mil) on L1 (Sig+GND) And Pad J100-3(1714.569mil,169.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J100-3(1714.569mil,169.285mil) on L1 (Sig+GND) And Pad J100-4(1740.159mil,169.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J100-4(1740.159mil,169.285mil) on L1 (Sig+GND) And Pad J100-5(1765.75mil,169.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.646mil < 10mil) Between Pad J100-5(1765.75mil,169.285mil) on L1 (Sig+GND) And Pad J100-7(1805.907mil,146.844mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [1.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW400-1(210.435mil,617.316mil) on Multi-Layer And Pad SW400-2(210.435mil,696.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW400-1(210.435mil,617.316mil) on Multi-Layer And Via (210.435mil,534.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW400-2(210.435mil,696.056mil) on Multi-Layer And Pad SW400-3(210.435mil,774.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW400-3(210.435mil,774.796mil) on Multi-Layer And Via (210.435mil,857.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW600-1(2881.379mil,3412.316mil) on Multi-Layer And Pad SW600-2(2881.379mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW600-1(2881.379mil,3412.316mil) on Multi-Layer And Via (2881.379mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW600-2(2881.379mil,3491.056mil) on Multi-Layer And Pad SW600-3(2881.379mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW600-3(2881.379mil,3569.796mil) on Multi-Layer And Via (2881.379mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW601-1(2534.951mil,3412.316mil) on Multi-Layer And Pad SW601-2(2534.951mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW601-1(2534.951mil,3412.316mil) on Multi-Layer And Via (2534.951mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW601-2(2534.951mil,3491.056mil) on Multi-Layer And Pad SW601-3(2534.951mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW601-3(2534.951mil,3569.796mil) on Multi-Layer And Via (2534.951mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW602-1(2188.522mil,3412.316mil) on Multi-Layer And Pad SW602-2(2188.522mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW602-1(2188.522mil,3412.316mil) on Multi-Layer And Via (2188.522mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW602-2(2188.522mil,3491.056mil) on Multi-Layer And Pad SW602-3(2188.522mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW602-3(2188.522mil,3569.796mil) on Multi-Layer And Via (2188.522mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW603-1(1842.094mil,3412.316mil) on Multi-Layer And Pad SW603-2(1842.094mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW603-1(1842.094mil,3412.316mil) on Multi-Layer And Via (1842.094mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW603-2(1842.094mil,3491.056mil) on Multi-Layer And Pad SW603-3(1842.094mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW603-3(1842.094mil,3569.796mil) on Multi-Layer And Via (1842.094mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW604-1(1495.665mil,3412.316mil) on Multi-Layer And Pad SW604-2(1495.665mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW604-1(1495.665mil,3412.316mil) on Multi-Layer And Via (1495.665mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW604-2(1495.665mil,3491.056mil) on Multi-Layer And Pad SW604-3(1495.665mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW604-3(1495.665mil,3569.796mil) on Multi-Layer And Via (1495.665mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW605-1(1149.237mil,3412.316mil) on Multi-Layer And Pad SW605-2(1149.237mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW605-1(1149.237mil,3412.316mil) on Multi-Layer And Via (1149.237mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW605-2(1149.237mil,3491.056mil) on Multi-Layer And Pad SW605-3(1149.237mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW605-3(1149.237mil,3569.796mil) on Multi-Layer And Via (1149.237mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW606-1(802.808mil,3412.316mil) on Multi-Layer And Pad SW606-2(802.808mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW606-1(802.808mil,3412.316mil) on Multi-Layer And Via (802.808mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW606-2(802.808mil,3491.056mil) on Multi-Layer And Pad SW606-3(802.808mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW606-3(802.808mil,3569.796mil) on Multi-Layer And Via (802.808mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW607-1(456.38mil,3412.316mil) on Multi-Layer And Pad SW607-2(456.38mil,3491.056mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW607-1(456.38mil,3412.316mil) on Multi-Layer And Via (456.38mil,3329.639mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW607-2(456.38mil,3491.056mil) on Multi-Layer And Pad SW607-3(456.38mil,3569.796mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SW607-3(456.38mil,3569.796mil) on Multi-Layer And Via (456.38mil,3652.474mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U100-1(2500.129mil,884.639mil) on L1 (Sig+GND) And Pad U100-20(2527.688mil,912.198mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-1(2500.129mil,884.639mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-1(2500.129mil,884.639mil) on L1 (Sig+GND) And Via (2537.53mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U100-10(2590.68mil,794.088mil) on L1 (Sig+GND) And Pad U100-11(2618.239mil,821.647mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-10(2590.68mil,794.088mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-10(2590.68mil,794.088mil) on L1 (Sig+GND) And Via (2580.837mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-11(2618.239mil,821.647mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-11(2618.239mil,821.647mil) on L1 (Sig+GND) And Via (2580.837mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-12(2618.239mil,837.395mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-12(2618.239mil,837.395mil) on L1 (Sig+GND) And Via (2580.837mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-13(2618.239mil,853.143mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-14(2618.239mil,868.891mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-14(2618.239mil,868.891mil) on L1 (Sig+GND) And Via (2580.837mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U100-15(2618.239mil,884.639mil) on L1 (Sig+GND) And Pad U100-16(2590.68mil,912.198mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-15(2618.239mil,884.639mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-15(2618.239mil,884.639mil) on L1 (Sig+GND) And Via (2580.837mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-16(2590.68mil,912.198mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-16(2590.68mil,912.198mil) on L1 (Sig+GND) And Via (2580.837mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-17(2574.932mil,912.198mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-17(2574.932mil,912.198mil) on L1 (Sig+GND) And Via (2580.837mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-18(2559.184mil,912.198mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-19(2543.436mil,912.198mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-19(2543.436mil,912.198mil) on L1 (Sig+GND) And Via (2537.53mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-2(2500.129mil,868.891mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-2(2500.129mil,868.891mil) on L1 (Sig+GND) And Via (2537.53mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-20(2527.688mil,912.198mil) on L1 (Sig+GND) And Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-20(2527.688mil,912.198mil) on L1 (Sig+GND) And Via (2537.53mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) And Pad U100-3(2500.129mil,853.143mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) And Pad U100-4(2500.129mil,837.395mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) And Pad U100-5(2500.129mil,821.647mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) And Pad U100-6(2527.688mil,794.088mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) And Pad U100-7(2543.436mil,794.088mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) And Pad U100-8(2559.184mil,794.088mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U100-21(2559.184mil,853.143mil) on L1 (Sig+GND) And Pad U100-9(2574.932mil,794.088mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-4(2500.129mil,837.395mil) on L1 (Sig+GND) And Via (2537.53mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U100-5(2500.129mil,821.647mil) on L1 (Sig+GND) And Pad U100-6(2527.688mil,794.088mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-5(2500.129mil,821.647mil) on L1 (Sig+GND) And Via (2537.53mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.639mil < 10mil) Between Pad U100-6(2527.688mil,794.088mil) on L1 (Sig+GND) And Via (2537.53mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [5.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-7(2543.436mil,794.088mil) on L1 (Sig+GND) And Via (2537.53mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U100-9(2574.932mil,794.088mil) on L1 (Sig+GND) And Via (2580.837mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-1(796.695mil,971.765mil) on L1 (Sig+GND) And Pad U300-2(796.695mil,991.45mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-10(796.695mil,1148.93mil) on L1 (Sig+GND) And Pad U300-11(796.695mil,1168.615mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-10(796.695mil,1148.93mil) on L1 (Sig+GND) And Pad U300-9(796.695mil,1129.245mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-11(796.695mil,1168.615mil) on L1 (Sig+GND) And Pad U300-12(796.695mil,1188.3mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-12(796.695mil,1188.3mil) on L1 (Sig+GND) And Pad U300-13(796.695mil,1207.985mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-13(796.695mil,1207.985mil) on L1 (Sig+GND) And Pad U300-14(796.695mil,1227.67mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-14(796.695mil,1227.67mil) on L1 (Sig+GND) And Pad U300-15(796.695mil,1247.355mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-15(796.695mil,1247.355mil) on L1 (Sig+GND) And Pad U300-16(796.695mil,1267.041mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-17(764.214mil,1299.521mil) on L1 (Sig+GND) And Pad U300-18(744.529mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-18(744.529mil,1299.521mil) on L1 (Sig+GND) And Pad U300-19(724.844mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-19(724.844mil,1299.521mil) on L1 (Sig+GND) And Pad U300-20(705.159mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-2(796.695mil,991.45mil) on L1 (Sig+GND) And Pad U300-3(796.695mil,1011.135mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-20(705.159mil,1299.521mil) on L1 (Sig+GND) And Pad U300-21(685.474mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-21(685.474mil,1299.521mil) on L1 (Sig+GND) And Pad U300-22(665.789mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-22(665.789mil,1299.521mil) on L1 (Sig+GND) And Pad U300-23(646.104mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-23(646.104mil,1299.521mil) on L1 (Sig+GND) And Pad U300-24(626.419mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-24(626.419mil,1299.521mil) on L1 (Sig+GND) And Pad U300-25(606.734mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-25(606.734mil,1299.521mil) on L1 (Sig+GND) And Pad U300-26(587.049mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-26(587.049mil,1299.521mil) on L1 (Sig+GND) And Pad U300-27(567.364mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-27(567.364mil,1299.521mil) on L1 (Sig+GND) And Pad U300-28(547.679mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-28(547.679mil,1299.521mil) on L1 (Sig+GND) And Pad U300-29(527.994mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-29(527.994mil,1299.521mil) on L1 (Sig+GND) And Pad U300-30(508.309mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-3(796.695mil,1011.135mil) on L1 (Sig+GND) And Pad U300-4(796.695mil,1030.82mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-30(508.309mil,1299.521mil) on L1 (Sig+GND) And Pad U300-31(488.624mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-31(488.624mil,1299.521mil) on L1 (Sig+GND) And Pad U300-32(468.939mil,1299.521mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-33(436.458mil,1267.041mil) on L1 (Sig+GND) And Pad U300-34(436.458mil,1247.355mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-34(436.458mil,1247.355mil) on L1 (Sig+GND) And Pad U300-35(436.458mil,1227.67mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-35(436.458mil,1227.67mil) on L1 (Sig+GND) And Pad U300-36(436.458mil,1207.985mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-36(436.458mil,1207.985mil) on L1 (Sig+GND) And Pad U300-37(436.458mil,1188.3mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-37(436.458mil,1188.3mil) on L1 (Sig+GND) And Pad U300-38(436.458mil,1168.615mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-38(436.458mil,1168.615mil) on L1 (Sig+GND) And Pad U300-39(436.458mil,1148.93mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-39(436.458mil,1148.93mil) on L1 (Sig+GND) And Pad U300-40(436.458mil,1129.245mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-4(796.695mil,1030.82mil) on L1 (Sig+GND) And Pad U300-5(796.695mil,1050.505mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-40(436.458mil,1129.245mil) on L1 (Sig+GND) And Pad U300-41(436.458mil,1109.56mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-41(436.458mil,1109.56mil) on L1 (Sig+GND) And Pad U300-42(436.458mil,1089.875mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-42(436.458mil,1089.875mil) on L1 (Sig+GND) And Pad U300-43(436.458mil,1070.19mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-43(436.458mil,1070.19mil) on L1 (Sig+GND) And Pad U300-44(436.458mil,1050.505mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-44(436.458mil,1050.505mil) on L1 (Sig+GND) And Pad U300-45(436.458mil,1030.82mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-45(436.458mil,1030.82mil) on L1 (Sig+GND) And Pad U300-46(436.458mil,1011.135mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-46(436.458mil,1011.135mil) on L1 (Sig+GND) And Pad U300-47(436.458mil,991.45mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-47(436.458mil,991.45mil) on L1 (Sig+GND) And Pad U300-48(436.458mil,971.765mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-49(468.939mil,939.285mil) on L1 (Sig+GND) And Pad U300-50(488.624mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-5(796.695mil,1050.505mil) on L1 (Sig+GND) And Pad U300-6(796.695mil,1070.19mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-50(488.624mil,939.285mil) on L1 (Sig+GND) And Pad U300-51(508.309mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-51(508.309mil,939.285mil) on L1 (Sig+GND) And Pad U300-52(527.994mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-52(527.994mil,939.285mil) on L1 (Sig+GND) And Pad U300-53(547.679mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-53(547.679mil,939.285mil) on L1 (Sig+GND) And Pad U300-54(567.364mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-54(567.364mil,939.285mil) on L1 (Sig+GND) And Pad U300-55(587.049mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-55(587.049mil,939.285mil) on L1 (Sig+GND) And Pad U300-56(606.734mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-56(606.734mil,939.285mil) on L1 (Sig+GND) And Pad U300-57(626.419mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-57(626.419mil,939.285mil) on L1 (Sig+GND) And Pad U300-58(646.104mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-58(646.104mil,939.285mil) on L1 (Sig+GND) And Pad U300-59(665.789mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-59(665.789mil,939.285mil) on L1 (Sig+GND) And Pad U300-60(685.474mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-6(796.695mil,1070.19mil) on L1 (Sig+GND) And Pad U300-7(796.695mil,1089.875mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-60(685.474mil,939.285mil) on L1 (Sig+GND) And Pad U300-61(705.159mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-61(705.159mil,939.285mil) on L1 (Sig+GND) And Pad U300-62(724.844mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-62(724.844mil,939.285mil) on L1 (Sig+GND) And Pad U300-63(744.529mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-63(744.529mil,939.285mil) on L1 (Sig+GND) And Pad U300-64(764.214mil,939.285mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-7(796.695mil,1089.875mil) on L1 (Sig+GND) And Pad U300-8(796.695mil,1109.56mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U300-8(796.695mil,1109.56mil) on L1 (Sig+GND) And Pad U300-9(796.695mil,1129.245mil) on L1 (Sig+GND) [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.938mil < 10mil) Between Via (2537.53mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) And Via (2559.184mil,853.143mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [2.938mil] / [Bottom Solder] Mask Sliver [2.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.938mil < 10mil) Between Via (2537.53mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) And Via (2559.184mil,853.143mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [2.938mil] / [Bottom Solder] Mask Sliver [2.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.938mil < 10mil) Between Via (2559.184mil,853.143mil) from L1 (Sig+GND) to L4 (Sig+GND) And Via (2580.837mil,831.489mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [2.938mil] / [Bottom Solder] Mask Sliver [2.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.938mil < 10mil) Between Via (2559.184mil,853.143mil) from L1 (Sig+GND) to L4 (Sig+GND) And Via (2580.837mil,874.796mil) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [2.938mil] / [Bottom Solder] Mask Sliver [2.938mil]
Rule Violations :196

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (1168.922mil,3830.29mil) on Top Overlay And Pad D605-2(1180.733mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (1215.435mil,155.741mil) on Top Overlay And Pad D300-2(1215.435mil,167.552mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (1410.435mil,155.741mil) on Top Overlay And Pad D301-2(1410.435mil,167.552mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (1515.35mil,3830.29mil) on Top Overlay And Pad D604-2(1527.161mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (1861.779mil,3830.29mil) on Top Overlay And Pad D603-2(1873.59mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (2075.435mil,116.371mil) on Top Overlay And Pad D101-2(2075.435mil,104.56mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (2208.207mil,3830.29mil) on Top Overlay And Pad D602-2(2220.018mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (2385.435mil,116.371mil) on Top Overlay And Pad D400-2(2385.435mil,104.56mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (2554.636mil,3830.29mil) on Top Overlay And Pad D601-2(2566.447mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (2901.064mil,3830.29mil) on Top Overlay And Pad D600-2(2912.875mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (476.065mil,3830.29mil) on Top Overlay And Pad D607-2(487.876mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.98mil < 10mil) Between Arc (822.493mil,3830.29mil) on Top Overlay And Pad D606-2(834.304mil,3830.29mil) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [5.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C207-1(1720.435mil,2572.474mil) on L4 (Sig+GND) And Track (1695.829mil,2532.119mil)(1695.829mil,2539.993mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C207-1(1720.435mil,2572.474mil) on L4 (Sig+GND) And Track (1745.041mil,2532.119mil)(1745.041mil,2539.993mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C207-2(1720.435mil,2499.639mil) on L4 (Sig+GND) And Track (1695.829mil,2532.119mil)(1695.829mil,2539.993mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C207-2(1720.435mil,2499.639mil) on L4 (Sig+GND) And Track (1745.041mil,2532.119mil)(1745.041mil,2539.993mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.602mil < 10mil) Between Pad C208-2(1720.435mil,2337.159mil) on L4 (Sig+GND) And Text "C209" (1716.074mil,2090.816mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.602mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.532mil < 10mil) Between Pad C209-2(1680.435mil,2224.954mil) on L4 (Sig+GND) And Text "C208" (1625.523mil,2248.297mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C401-1(1563.978mil,2047.237mil) on L4 (Sig+GND) And Track (1596.458mil,2022.631mil)(1604.332mil,2022.631mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C401-1(1563.978mil,2047.237mil) on L4 (Sig+GND) And Track (1596.458mil,2071.844mil)(1604.332mil,2071.844mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C401-2(1636.813mil,2047.237mil) on L4 (Sig+GND) And Track (1596.458mil,2022.631mil)(1604.332mil,2022.631mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C401-2(1636.813mil,2047.237mil) on L4 (Sig+GND) And Track (1596.458mil,2071.844mil)(1604.332mil,2071.844mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D101-1(2075.435mil,168.3mil) on L1 (Sig+GND) And Track (2051.435mil,189.056mil)(2099.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D101-1(2075.435mil,168.3mil) on L1 (Sig+GND) And Track (2051.435mil,84.056mil)(2051.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D101-1(2075.435mil,168.3mil) on L1 (Sig+GND) And Track (2075.435mil,126.056mil)(2075.435mil,147.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D101-1(2075.435mil,168.3mil) on L1 (Sig+GND) And Track (2099.435mil,84.056mil)(2099.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D101-2(2075.435mil,104.56mil) on L1 (Sig+GND) And Track (2051.435mil,84.056mil)(2051.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D101-2(2075.435mil,104.56mil) on L1 (Sig+GND) And Track (2051.435mil,84.056mil)(2099.435mil,84.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D101-2(2075.435mil,104.56mil) on L1 (Sig+GND) And Track (2068.435mil,132.056mil)(2075.435mil,126.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D101-2(2075.435mil,104.56mil) on L1 (Sig+GND) And Track (2075.435mil,126.056mil)(2075.435mil,147.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D101-2(2075.435mil,104.56mil) on L1 (Sig+GND) And Track (2075.435mil,126.056mil)(2082.435mil,132.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D101-2(2075.435mil,104.56mil) on L1 (Sig+GND) And Track (2099.435mil,84.056mil)(2099.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D300-1(1215.435mil,103.812mil) on L1 (Sig+GND) And Track (1191.435mil,83.056mil)(1191.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D300-1(1215.435mil,103.812mil) on L1 (Sig+GND) And Track (1191.435mil,83.056mil)(1239.435mil,83.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D300-1(1215.435mil,103.812mil) on L1 (Sig+GND) And Track (1215.435mil,125.056mil)(1215.435mil,146.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D300-1(1215.435mil,103.812mil) on L1 (Sig+GND) And Track (1239.435mil,83.056mil)(1239.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D300-2(1215.435mil,167.552mil) on L1 (Sig+GND) And Track (1191.435mil,188.056mil)(1239.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D300-2(1215.435mil,167.552mil) on L1 (Sig+GND) And Track (1191.435mil,83.056mil)(1191.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D300-2(1215.435mil,167.552mil) on L1 (Sig+GND) And Track (1208.435mil,140.056mil)(1215.435mil,146.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D300-2(1215.435mil,167.552mil) on L1 (Sig+GND) And Track (1215.435mil,125.056mil)(1215.435mil,146.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D300-2(1215.435mil,167.552mil) on L1 (Sig+GND) And Track (1215.435mil,146.056mil)(1222.435mil,140.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D300-2(1215.435mil,167.552mil) on L1 (Sig+GND) And Track (1239.435mil,83.056mil)(1239.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D301-1(1410.435mil,103.812mil) on L1 (Sig+GND) And Track (1386.435mil,83.056mil)(1386.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D301-1(1410.435mil,103.812mil) on L1 (Sig+GND) And Track (1386.435mil,83.056mil)(1434.435mil,83.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D301-1(1410.435mil,103.812mil) on L1 (Sig+GND) And Track (1410.435mil,125.056mil)(1410.435mil,146.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D301-1(1410.435mil,103.812mil) on L1 (Sig+GND) And Track (1434.435mil,83.056mil)(1434.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D301-2(1410.435mil,167.552mil) on L1 (Sig+GND) And Track (1386.435mil,188.056mil)(1434.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D301-2(1410.435mil,167.552mil) on L1 (Sig+GND) And Track (1386.435mil,83.056mil)(1386.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D301-2(1410.435mil,167.552mil) on L1 (Sig+GND) And Track (1403.435mil,140.056mil)(1410.435mil,146.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D301-2(1410.435mil,167.552mil) on L1 (Sig+GND) And Track (1410.435mil,125.056mil)(1410.435mil,146.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D301-2(1410.435mil,167.552mil) on L1 (Sig+GND) And Track (1410.435mil,146.056mil)(1417.435mil,140.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D301-2(1410.435mil,167.552mil) on L1 (Sig+GND) And Track (1434.435mil,83.056mil)(1434.435mil,188.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D400-1(2385.435mil,168.3mil) on L1 (Sig+GND) And Track (2361.435mil,189.056mil)(2409.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D400-1(2385.435mil,168.3mil) on L1 (Sig+GND) And Track (2361.435mil,84.056mil)(2361.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D400-1(2385.435mil,168.3mil) on L1 (Sig+GND) And Track (2385.435mil,126.056mil)(2385.435mil,147.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D400-1(2385.435mil,168.3mil) on L1 (Sig+GND) And Track (2409.435mil,84.056mil)(2409.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D400-2(2385.435mil,104.56mil) on L1 (Sig+GND) And Track (2361.435mil,84.056mil)(2361.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D400-2(2385.435mil,104.56mil) on L1 (Sig+GND) And Track (2361.435mil,84.056mil)(2409.435mil,84.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D400-2(2385.435mil,104.56mil) on L1 (Sig+GND) And Track (2378.435mil,132.056mil)(2385.435mil,126.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D400-2(2385.435mil,104.56mil) on L1 (Sig+GND) And Track (2385.435mil,126.056mil)(2385.435mil,147.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D400-2(2385.435mil,104.56mil) on L1 (Sig+GND) And Track (2385.435mil,126.056mil)(2392.435mil,132.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D400-2(2385.435mil,104.56mil) on L1 (Sig+GND) And Track (2409.435mil,84.056mil)(2409.435mil,189.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D600-1(2849.135mil,3830.29mil) on L1 (Sig+GND) And Track (2828.379mil,3806.29mil)(2828.379mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D600-1(2849.135mil,3830.29mil) on L1 (Sig+GND) And Track (2828.379mil,3806.29mil)(2933.379mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D600-1(2849.135mil,3830.29mil) on L1 (Sig+GND) And Track (2828.379mil,3854.29mil)(2933.379mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D600-1(2849.135mil,3830.29mil) on L1 (Sig+GND) And Track (2870.379mil,3830.29mil)(2891.379mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D600-2(2912.875mil,3830.29mil) on L1 (Sig+GND) And Track (2828.379mil,3806.29mil)(2933.379mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D600-2(2912.875mil,3830.29mil) on L1 (Sig+GND) And Track (2828.379mil,3854.29mil)(2933.379mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D600-2(2912.875mil,3830.29mil) on L1 (Sig+GND) And Track (2870.379mil,3830.29mil)(2891.379mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D600-2(2912.875mil,3830.29mil) on L1 (Sig+GND) And Track (2885.379mil,3823.29mil)(2891.379mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D600-2(2912.875mil,3830.29mil) on L1 (Sig+GND) And Track (2885.379mil,3837.29mil)(2891.379mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D600-2(2912.875mil,3830.29mil) on L1 (Sig+GND) And Track (2933.379mil,3806.29mil)(2933.379mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D601-1(2502.706mil,3830.29mil) on L1 (Sig+GND) And Track (2481.951mil,3806.29mil)(2481.951mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D601-1(2502.706mil,3830.29mil) on L1 (Sig+GND) And Track (2481.951mil,3806.29mil)(2586.951mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D601-1(2502.706mil,3830.29mil) on L1 (Sig+GND) And Track (2481.951mil,3854.29mil)(2586.951mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D601-1(2502.706mil,3830.29mil) on L1 (Sig+GND) And Track (2523.951mil,3830.29mil)(2544.951mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D601-2(2566.447mil,3830.29mil) on L1 (Sig+GND) And Track (2481.951mil,3806.29mil)(2586.951mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D601-2(2566.447mil,3830.29mil) on L1 (Sig+GND) And Track (2481.951mil,3854.29mil)(2586.951mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D601-2(2566.447mil,3830.29mil) on L1 (Sig+GND) And Track (2523.951mil,3830.29mil)(2544.951mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D601-2(2566.447mil,3830.29mil) on L1 (Sig+GND) And Track (2538.951mil,3823.29mil)(2544.951mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D601-2(2566.447mil,3830.29mil) on L1 (Sig+GND) And Track (2538.951mil,3837.29mil)(2544.951mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D601-2(2566.447mil,3830.29mil) on L1 (Sig+GND) And Track (2586.951mil,3806.29mil)(2586.951mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D602-1(2156.278mil,3830.29mil) on L1 (Sig+GND) And Track (2135.522mil,3806.29mil)(2135.522mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D602-1(2156.278mil,3830.29mil) on L1 (Sig+GND) And Track (2135.522mil,3806.29mil)(2240.522mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D602-1(2156.278mil,3830.29mil) on L1 (Sig+GND) And Track (2135.522mil,3854.29mil)(2240.522mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D602-1(2156.278mil,3830.29mil) on L1 (Sig+GND) And Track (2177.522mil,3830.29mil)(2198.522mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D602-2(2220.018mil,3830.29mil) on L1 (Sig+GND) And Track (2135.522mil,3806.29mil)(2240.522mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D602-2(2220.018mil,3830.29mil) on L1 (Sig+GND) And Track (2135.522mil,3854.29mil)(2240.522mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D602-2(2220.018mil,3830.29mil) on L1 (Sig+GND) And Track (2177.522mil,3830.29mil)(2198.522mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D602-2(2220.018mil,3830.29mil) on L1 (Sig+GND) And Track (2192.522mil,3823.29mil)(2198.522mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D602-2(2220.018mil,3830.29mil) on L1 (Sig+GND) And Track (2192.522mil,3837.29mil)(2198.522mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D602-2(2220.018mil,3830.29mil) on L1 (Sig+GND) And Track (2240.522mil,3806.29mil)(2240.522mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D603-1(1809.85mil,3830.29mil) on L1 (Sig+GND) And Track (1789.094mil,3806.29mil)(1789.094mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D603-1(1809.85mil,3830.29mil) on L1 (Sig+GND) And Track (1789.094mil,3806.29mil)(1894.094mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D603-1(1809.85mil,3830.29mil) on L1 (Sig+GND) And Track (1789.094mil,3854.29mil)(1894.094mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D603-1(1809.85mil,3830.29mil) on L1 (Sig+GND) And Track (1831.094mil,3830.29mil)(1852.094mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D603-2(1873.59mil,3830.29mil) on L1 (Sig+GND) And Track (1789.094mil,3806.29mil)(1894.094mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D603-2(1873.59mil,3830.29mil) on L1 (Sig+GND) And Track (1789.094mil,3854.29mil)(1894.094mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D603-2(1873.59mil,3830.29mil) on L1 (Sig+GND) And Track (1831.094mil,3830.29mil)(1852.094mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D603-2(1873.59mil,3830.29mil) on L1 (Sig+GND) And Track (1846.094mil,3823.29mil)(1852.094mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D603-2(1873.59mil,3830.29mil) on L1 (Sig+GND) And Track (1846.094mil,3837.29mil)(1852.094mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D603-2(1873.59mil,3830.29mil) on L1 (Sig+GND) And Track (1894.094mil,3806.29mil)(1894.094mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D604-1(1463.421mil,3830.29mil) on L1 (Sig+GND) And Track (1442.665mil,3806.29mil)(1442.665mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D604-1(1463.421mil,3830.29mil) on L1 (Sig+GND) And Track (1442.665mil,3806.29mil)(1547.665mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D604-1(1463.421mil,3830.29mil) on L1 (Sig+GND) And Track (1442.665mil,3854.29mil)(1547.665mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D604-1(1463.421mil,3830.29mil) on L1 (Sig+GND) And Track (1484.665mil,3830.29mil)(1505.665mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D604-2(1527.161mil,3830.29mil) on L1 (Sig+GND) And Track (1442.665mil,3806.29mil)(1547.665mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D604-2(1527.161mil,3830.29mil) on L1 (Sig+GND) And Track (1442.665mil,3854.29mil)(1547.665mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D604-2(1527.161mil,3830.29mil) on L1 (Sig+GND) And Track (1484.665mil,3830.29mil)(1505.665mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D604-2(1527.161mil,3830.29mil) on L1 (Sig+GND) And Track (1499.665mil,3823.29mil)(1505.665mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D604-2(1527.161mil,3830.29mil) on L1 (Sig+GND) And Track (1499.665mil,3837.29mil)(1505.665mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D604-2(1527.161mil,3830.29mil) on L1 (Sig+GND) And Track (1547.665mil,3806.29mil)(1547.665mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D605-1(1116.993mil,3830.29mil) on L1 (Sig+GND) And Track (1096.237mil,3806.29mil)(1096.237mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D605-1(1116.993mil,3830.29mil) on L1 (Sig+GND) And Track (1096.237mil,3806.29mil)(1201.237mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D605-1(1116.993mil,3830.29mil) on L1 (Sig+GND) And Track (1096.237mil,3854.29mil)(1201.237mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D605-1(1116.993mil,3830.29mil) on L1 (Sig+GND) And Track (1138.237mil,3830.29mil)(1159.237mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D605-2(1180.733mil,3830.29mil) on L1 (Sig+GND) And Track (1096.237mil,3806.29mil)(1201.237mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D605-2(1180.733mil,3830.29mil) on L1 (Sig+GND) And Track (1096.237mil,3854.29mil)(1201.237mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D605-2(1180.733mil,3830.29mil) on L1 (Sig+GND) And Track (1138.237mil,3830.29mil)(1159.237mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D605-2(1180.733mil,3830.29mil) on L1 (Sig+GND) And Track (1153.237mil,3823.29mil)(1159.237mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D605-2(1180.733mil,3830.29mil) on L1 (Sig+GND) And Track (1153.237mil,3837.29mil)(1159.237mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D605-2(1180.733mil,3830.29mil) on L1 (Sig+GND) And Track (1201.237mil,3806.29mil)(1201.237mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D606-1(770.564mil,3830.29mil) on L1 (Sig+GND) And Track (749.808mil,3806.29mil)(749.808mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D606-1(770.564mil,3830.29mil) on L1 (Sig+GND) And Track (749.808mil,3806.29mil)(854.808mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D606-1(770.564mil,3830.29mil) on L1 (Sig+GND) And Track (749.808mil,3854.29mil)(854.808mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D606-1(770.564mil,3830.29mil) on L1 (Sig+GND) And Track (791.808mil,3830.29mil)(812.808mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D606-2(834.304mil,3830.29mil) on L1 (Sig+GND) And Track (749.808mil,3806.29mil)(854.808mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D606-2(834.304mil,3830.29mil) on L1 (Sig+GND) And Track (749.808mil,3854.29mil)(854.808mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D606-2(834.304mil,3830.29mil) on L1 (Sig+GND) And Track (791.808mil,3830.29mil)(812.808mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D606-2(834.304mil,3830.29mil) on L1 (Sig+GND) And Track (806.808mil,3823.29mil)(812.808mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D606-2(834.304mil,3830.29mil) on L1 (Sig+GND) And Track (806.808mil,3837.29mil)(812.808mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D606-2(834.304mil,3830.29mil) on L1 (Sig+GND) And Track (854.808mil,3806.29mil)(854.808mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D607-1(424.135mil,3830.29mil) on L1 (Sig+GND) And Track (403.38mil,3806.29mil)(403.38mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D607-1(424.135mil,3830.29mil) on L1 (Sig+GND) And Track (403.38mil,3806.29mil)(508.38mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D607-1(424.135mil,3830.29mil) on L1 (Sig+GND) And Track (403.38mil,3854.29mil)(508.38mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.496mil < 10mil) Between Pad D607-1(424.135mil,3830.29mil) on L1 (Sig+GND) And Track (445.38mil,3830.29mil)(466.38mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D607-2(487.876mil,3830.29mil) on L1 (Sig+GND) And Track (403.38mil,3806.29mil)(508.38mil,3806.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Pad D607-2(487.876mil,3830.29mil) on L1 (Sig+GND) And Track (403.38mil,3854.29mil)(508.38mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D607-2(487.876mil,3830.29mil) on L1 (Sig+GND) And Track (445.38mil,3830.29mil)(466.38mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D607-2(487.876mil,3830.29mil) on L1 (Sig+GND) And Track (460.38mil,3823.29mil)(466.38mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad D607-2(487.876mil,3830.29mil) on L1 (Sig+GND) And Track (460.38mil,3837.29mil)(466.38mil,3830.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D607-2(487.876mil,3830.29mil) on L1 (Sig+GND) And Track (508.38mil,3806.29mil)(508.38mil,3854.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.639mil < 10mil) Between Pad F602-1(196.852mil,3543.3mil) on L1 (Sig+GND) And Text "R625" (285.897mil,3453.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB100-1(2099.49mil,616.056mil) on L1 (Sig+GND) And Track (2131.97mil,591.45mil)(2139.844mil,591.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB100-1(2099.49mil,616.056mil) on L1 (Sig+GND) And Track (2131.97mil,640.663mil)(2139.844mil,640.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB100-2(2172.325mil,616.056mil) on L1 (Sig+GND) And Track (2131.97mil,591.45mil)(2139.844mil,591.45mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad FB100-2(2172.325mil,616.056mil) on L1 (Sig+GND) And Track (2131.97mil,640.663mil)(2139.844mil,640.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB300-1(943.899mil,1185.033mil) on L1 (Sig+GND) And Track (903.545mil,1160.426mil)(911.419mil,1160.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad FB300-1(943.899mil,1185.033mil) on L1 (Sig+GND) And Track (903.545mil,1209.639mil)(911.419mil,1209.639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB300-2(871.065mil,1185.033mil) on L1 (Sig+GND) And Track (903.545mil,1160.426mil)(911.419mil,1160.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB300-2(871.065mil,1185.033mil) on L1 (Sig+GND) And Track (903.545mil,1209.639mil)(911.419mil,1209.639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad FB301-1(946.852mil,1011.804mil) on L1 (Sig+GND) And Track (906.498mil,1036.411mil)(914.372mil,1036.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB301-1(946.852mil,1011.804mil) on L1 (Sig+GND) And Track (906.498mil,987.198mil)(914.372mil,987.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB301-2(874.018mil,1011.804mil) on L1 (Sig+GND) And Track (906.498mil,1036.411mil)(914.372mil,1036.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB301-2(874.018mil,1011.804mil) on L1 (Sig+GND) And Track (906.498mil,987.198mil)(914.372mil,987.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :155

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (1.557mil < 10mil) Between Arc (1168.922mil,3830.29mil) on Top Overlay And Text "LED5" (1248.86mil,3935.426mil) on Top Overlay Silk Text to Silk Clearance [1.557mil]
   Violation between Silk To Silk Clearance Constraint: (1.62mil < 10mil) Between Arc (1515.35mil,3830.29mil) on Top Overlay And Text "LED4" (1593.86mil,3935.426mil) on Top Overlay Silk Text to Silk Clearance [1.62mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1861.779mil,3830.29mil) on Top Overlay And Text "LED3" (1938.86mil,3935.426mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2075.435mil,116.371mil) on Top Overlay And Text "POWER" (1937.639mil,1.686mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.116mil < 10mil) Between Arc (2208.207mil,3830.29mil) on Top Overlay And Text "LED2" (2283.86mil,3935.426mil) on Top Overlay Silk Text to Silk Clearance [1.116mil]
   Violation between Silk To Silk Clearance Constraint: (1.38mil < 10mil) Between Arc (2385.435mil,116.371mil) on Top Overlay And Text "DONE" (2252.64mil,1.686mil) on Top Overlay Silk Text to Silk Clearance [1.38mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2554.636mil,3830.29mil) on Top Overlay And Text "LED1" (2633.86mil,3935.426mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.16mil < 10mil) Between Arc (2901.064mil,3830.29mil) on Top Overlay And Text "LED0" (2978.86mil,3935.426mil) on Top Overlay Silk Text to Silk Clearance [1.16mil]
   Violation between Silk To Silk Clearance Constraint: (2.196mil < 10mil) Between Arc (476.065mil,3830.29mil) on Top Overlay And Text "LED7" (557.088mil,3935.032mil) on Top Overlay Silk Text to Silk Clearance [2.196mil]
   Violation between Silk To Silk Clearance Constraint: (1.046mil < 10mil) Between Arc (822.493mil,3830.29mil) on Top Overlay And Text "LED6" (898.86mil,3935.426mil) on Top Overlay Silk Text to Silk Clearance [1.046mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "@TM - DeNayer
" (1974.411mil,403.537mil) on Bottom Overlay And Text "REV1.0
" (1974.411mil,305.111mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "@TM - DeNayer
" (1974.411mil,403.537mil) on Bottom Overlay And Text "Spartan Dev-Board
" (1974.411mil,501.962mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.744mil < 10mil) Between Text "1 / 2
" (555.317mil,1746.529mil) on Top Overlay And Track (554.835mil,1523.648mil)(554.835mil,2123.648mil) on Top Overlay Silk Text to Silk Clearance [5.744mil]
   Violation between Silk To Silk Clearance Constraint: (6.563mil < 10mil) Between Text "1 / 2
" (555.317mil,2696.529mil) on Top Overlay And Track (554.835mil,2475.847mil)(554.835mil,3075.847mil) on Top Overlay Silk Text to Silk Clearance [6.563mil]
   Violation between Silk To Silk Clearance Constraint: (1.513mil < 10mil) Between Text "3 / 4
" (555.317mil,1841.529mil) on Top Overlay And Track (554.835mil,1523.648mil)(554.835mil,2123.648mil) on Top Overlay Silk Text to Silk Clearance [1.513mil]
   Violation between Silk To Silk Clearance Constraint: (1.513mil < 10mil) Between Text "3 / 4
" (555.317mil,2796.529mil) on Top Overlay And Track (554.835mil,2475.847mil)(554.835mil,3075.847mil) on Top Overlay Silk Text to Silk Clearance [1.513mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.3V" (554.115mil,1641.529mil) on Top Overlay And Track (554.835mil,1523.648mil)(554.835mil,2123.648mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.3V" (554.115mil,2596.529mil) on Top Overlay And Track (554.835mil,2475.847mil)(554.835mil,3075.847mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.404mil < 10mil) Between Text "5 / 6
" (555.317mil,1941.529mil) on Top Overlay And Track (554.835mil,1523.648mil)(554.835mil,2123.648mil) on Top Overlay Silk Text to Silk Clearance [1.404mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5 / 6
" (555.317mil,2896.529mil) on Top Overlay And Track (554.835mil,2475.847mil)(554.835mil,3075.847mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.751mil < 10mil) Between Text "7 / 8
" (555.317mil,2046.529mil) on Top Overlay And Track (554.835mil,1523.648mil)(554.835mil,2123.648mil) on Top Overlay Silk Text to Silk Clearance [3.751mil]
   Violation between Silk To Silk Clearance Constraint: (3.861mil < 10mil) Between Text "7 / 8
" (555.317mil,2996.529mil) on Top Overlay And Track (554.835mil,2475.847mil)(554.835mil,3075.847mil) on Top Overlay Silk Text to Silk Clearance [3.861mil]
   Violation between Silk To Silk Clearance Constraint: (1.004mil < 10mil) Between Text "C204" (1520.99mil,2562.05mil) on Bottom Overlay And Text "C206" (1525.399mil,2491.066mil) on Bottom Overlay Silk Text to Silk Clearance [1.004mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C400" (2509.037mil,2924.681mil) on Top Overlay And Text "SW1" (2614.175mil,3235.269mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.698mil < 10mil) Between Text "DONE" (2252.64mil,1.686mil) on Top Overlay And Track (2361.435mil,84.056mil)(2361.435mil,189.056mil) on Top Overlay Silk Text to Silk Clearance [9.698mil]
   Violation between Silk To Silk Clearance Constraint: (7.913mil < 10mil) Between Text "DONE" (2252.64mil,1.686mil) on Top Overlay And Track (2361.435mil,84.056mil)(2409.435mil,84.056mil) on Top Overlay Silk Text to Silk Clearance [7.913mil]
   Violation between Silk To Silk Clearance Constraint: (7.913mil < 10mil) Between Text "DONE" (2252.64mil,1.686mil) on Top Overlay And Track (2409.435mil,84.056mil)(2409.435mil,189.056mil) on Top Overlay Silk Text to Silk Clearance [7.913mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND
" (554.033mil,1541.529mil) on Top Overlay And Track (554.835mil,1523.648mil)(554.835mil,2123.648mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND
" (554.033mil,2496.529mil) on Top Overlay And Track (554.835mil,2475.847mil)(554.835mil,3075.847mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.241mil < 10mil) Between Text "JTAG" (9.844mil,671.096mil) on Top Overlay And Track (100.435mil,481.056mil)(305.435mil,481.056mil) on Top Overlay Silk Text to Silk Clearance [1.241mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JTAG" (9.844mil,671.096mil) on Top Overlay And Track (124.017mil,481.056mil)(124.017mil,916.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JTAG" (9.844mil,671.096mil) on Top Overlay And Track (4.923mil,481.056mil)(124.017mil,481.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JTAG" (9.844mil,671.096mil) on Top Overlay And Track (4.923mil,481.056mil)(4.923mil,916.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.481mil < 10mil) Between Text "LED0" (2978.86mil,3935.426mil) on Top Overlay And Track (2828.379mil,3806.29mil)(2828.379mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [9.481mil]
   Violation between Silk To Silk Clearance Constraint: (1.786mil < 10mil) Between Text "LED0" (2978.86mil,3935.426mil) on Top Overlay And Track (2828.379mil,3854.29mil)(2933.379mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [1.786mil]
   Violation between Silk To Silk Clearance Constraint: (1.786mil < 10mil) Between Text "LED0" (2978.86mil,3935.426mil) on Top Overlay And Track (2933.379mil,3806.29mil)(2933.379mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [1.786mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (2633.86mil,3935.426mil) on Top Overlay And Track (2481.951mil,3806.29mil)(2481.951mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (2633.86mil,3935.426mil) on Top Overlay And Track (2481.951mil,3854.29mil)(2586.951mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (2633.86mil,3935.426mil) on Top Overlay And Track (2586.951mil,3806.29mil)(2586.951mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.704mil < 10mil) Between Text "LED2" (2283.86mil,3935.426mil) on Top Overlay And Track (2135.522mil,3806.29mil)(2135.522mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [9.704mil]
   Violation between Silk To Silk Clearance Constraint: (1.74mil < 10mil) Between Text "LED2" (2283.86mil,3935.426mil) on Top Overlay And Track (2135.522mil,3854.29mil)(2240.522mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [1.74mil]
   Violation between Silk To Silk Clearance Constraint: (1.74mil < 10mil) Between Text "LED2" (2283.86mil,3935.426mil) on Top Overlay And Track (2240.522mil,3806.29mil)(2240.522mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [1.74mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (1938.86mil,3935.426mil) on Top Overlay And Track (1789.094mil,3806.29mil)(1789.094mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (1938.86mil,3935.426mil) on Top Overlay And Track (1789.094mil,3854.29mil)(1894.094mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (1938.86mil,3935.426mil) on Top Overlay And Track (1894.094mil,3806.29mil)(1894.094mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (1593.86mil,3935.426mil) on Top Overlay And Track (1442.665mil,3806.29mil)(1442.665mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.24mil < 10mil) Between Text "LED4" (1593.86mil,3935.426mil) on Top Overlay And Track (1442.665mil,3854.29mil)(1547.665mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [2.24mil]
   Violation between Silk To Silk Clearance Constraint: (2.24mil < 10mil) Between Text "LED4" (1593.86mil,3935.426mil) on Top Overlay And Track (1547.665mil,3806.29mil)(1547.665mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [2.24mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (1248.86mil,3935.426mil) on Top Overlay And Track (1096.237mil,3806.29mil)(1096.237mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.179mil < 10mil) Between Text "LED5" (1248.86mil,3935.426mil) on Top Overlay And Track (1096.237mil,3854.29mil)(1201.237mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [2.179mil]
   Violation between Silk To Silk Clearance Constraint: (2.179mil < 10mil) Between Text "LED5" (1248.86mil,3935.426mil) on Top Overlay And Track (1201.237mil,3806.29mil)(1201.237mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [2.179mil]
   Violation between Silk To Silk Clearance Constraint: (9.346mil < 10mil) Between Text "LED6" (898.86mil,3935.426mil) on Top Overlay And Track (749.808mil,3806.29mil)(749.808mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [9.346mil]
   Violation between Silk To Silk Clearance Constraint: (1.672mil < 10mil) Between Text "LED6" (898.86mil,3935.426mil) on Top Overlay And Track (749.808mil,3854.29mil)(854.808mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [1.672mil]
   Violation between Silk To Silk Clearance Constraint: (1.672mil < 10mil) Between Text "LED6" (898.86mil,3935.426mil) on Top Overlay And Track (854.808mil,3806.29mil)(854.808mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [1.672mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED7" (557.088mil,3935.032mil) on Top Overlay And Track (403.38mil,3806.29mil)(403.38mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.803mil < 10mil) Between Text "LED7" (557.088mil,3935.032mil) on Top Overlay And Track (403.38mil,3854.29mil)(508.38mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [2.803mil]
   Violation between Silk To Silk Clearance Constraint: (2.803mil < 10mil) Between Text "LED7" (557.088mil,3935.032mil) on Top Overlay And Track (508.38mil,3806.29mil)(508.38mil,3854.29mil) on Top Overlay Silk Text to Silk Clearance [2.803mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Master SPI" (9.844mil,912.394mil) on Top Overlay And Track (124.017mil,481.056mil)(124.017mil,916.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Master SPI" (9.844mil,912.394mil) on Top Overlay And Track (124.017mil,916.056mil)(305.435mil,916.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.084mil < 10mil) Between Text "Master SPI" (9.844mil,912.394mil) on Top Overlay And Track (4.923mil,481.056mil)(4.923mil,916.056mil) on Top Overlay Silk Text to Silk Clearance [3.084mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Master SPI" (9.844mil,912.394mil) on Top Overlay And Track (4.923mil,916.056mil)(124.017mil,916.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.211mil < 10mil) Between Text "POWER" (1937.639mil,1.686mil) on Top Overlay And Track (2051.435mil,84.056mil)(2051.435mil,189.056mil) on Top Overlay Silk Text to Silk Clearance [8.211mil]
   Violation between Silk To Silk Clearance Constraint: (5.682mil < 10mil) Between Text "POWER" (1937.639mil,1.686mil) on Top Overlay And Track (2051.435mil,84.056mil)(2099.435mil,84.056mil) on Top Overlay Silk Text to Silk Clearance [5.682mil]
   Violation between Silk To Silk Clearance Constraint: (5.682mil < 10mil) Between Text "POWER" (1937.639mil,1.686mil) on Top Overlay And Track (2099.435mil,84.056mil)(2099.435mil,189.056mil) on Top Overlay Silk Text to Silk Clearance [5.682mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RX" (1331.695mil,1.686mil) on Top Overlay And Track (1386.435mil,83.056mil)(1386.435mil,188.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.653mil < 10mil) Between Text "RX" (1331.695mil,1.686mil) on Top Overlay And Track (1386.435mil,83.056mil)(1434.435mil,83.056mil) on Top Overlay Silk Text to Silk Clearance [6.653mil]
   Violation between Silk To Silk Clearance Constraint: (6.653mil < 10mil) Between Text "RX" (1331.695mil,1.686mil) on Top Overlay And Track (1434.435mil,83.056mil)(1434.435mil,188.056mil) on Top Overlay Silk Text to Silk Clearance [6.653mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TX" (1136.695mil,1.686mil) on Top Overlay And Track (1191.435mil,83.056mil)(1191.435mil,188.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.98mil < 10mil) Between Text "TX" (1136.695mil,1.686mil) on Top Overlay And Track (1191.435mil,83.056mil)(1239.435mil,83.056mil) on Top Overlay Silk Text to Silk Clearance [4.98mil]
   Violation between Silk To Silk Clearance Constraint: (4.98mil < 10mil) Between Text "TX" (1136.695mil,1.686mil) on Top Overlay And Track (1239.435mil,83.056mil)(1239.435mil,188.056mil) on Top Overlay Silk Text to Silk Clearance [4.98mil]
Rule Violations :70

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room BGAFANOUT (Bounding Region = (5098.425mil, 3011.811mil, 5767.717mil, 3681.102mil) (False)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 435
Waived Violations : 0
Time Elapsed        : 00:00:02