|Video
PIN_G6 => B6_Keyboard_hcc_8_kbDriver_IBUF.DATAIN
PIN_H5 => B7_Keyboard_hcc_8_kbDriver_IBUF.DATAIN
PIN_Y2 => B2_Demo_hcc_11_IBUF.DATAIN
PIN_A10 <= B69_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_A11 <= B66_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_A12 <= B76_LCD_hcc_16_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B10 <= B70_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B11 <= B67_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B8 <= B57_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C10 <= B80_LCD_hcc_16_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C11 <= B68_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C12 <= B65_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C13 <= B78_LCD_hcc_16_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C8 <= B58_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C9 <= B55_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D10 <= B52_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D11 <= B64_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D12 <= B63_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_E11 <= B53_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_E12 <= B54_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_F10 <= B56_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_F11 <= B79_LCD_hcc_16_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_F12 <= B51_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_F8 <= B60_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_G10 <= B50_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_G11 <= B61_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_G13 <= B77_LCD_hcc_16_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_G8 <= B62_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_H10 <= B47_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_H12 <= B59_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_H8 <= B48_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_J12 <= B49_LCD_hcc_7_lcd_driver_OBUF.DB_MAX_OUTPUT_PORT_TYPE


|Video|altpll:B3_Demo_hcc_12_pll
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Video|altpll:B3_Demo_hcc_12_pll|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Video|KBdriver:B3_Keyboard_hcc_6_kbDriver_keyboard
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
evType <= evType~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2data => byteBuffer.DATAB
ps2data => byteBuffer.DATAB
ps2data => byteBuffer.DATAB
ps2data => byteBuffer.DATAB
ps2data => byteBuffer.DATAB
ps2data => byteBuffer.DATAB
ps2data => byteBuffer.DATAB
ps2data => byteBuffer.DATAB
ps2clk => evType~reg0.CLK
ps2clk => data[0]~reg0.CLK
ps2clk => data[1]~reg0.CLK
ps2clk => data[2]~reg0.CLK
ps2clk => data[3]~reg0.CLK
ps2clk => data[4]~reg0.CLK
ps2clk => data[5]~reg0.CLK
ps2clk => data[6]~reg0.CLK
ps2clk => data[7]~reg0.CLK
ps2clk => data[8]~reg0.CLK
ps2clk => data[9]~reg0.CLK
ps2clk => data[10]~reg0.CLK
ps2clk => data[11]~reg0.CLK
ps2clk => data[12]~reg0.CLK
ps2clk => data[13]~reg0.CLK
ps2clk => data[14]~reg0.CLK
ps2clk => data[15]~reg0.CLK
ps2clk => evBuffer.CLK
ps2clk => keyBuffer[8].CLK
ps2clk => keyBuffer[9].CLK
ps2clk => keyBuffer[10].CLK
ps2clk => keyBuffer[11].CLK
ps2clk => keyBuffer[12].CLK
ps2clk => keyBuffer[13].CLK
ps2clk => keyBuffer[14].CLK
ps2clk => keyBuffer[15].CLK
ps2clk => status[0].CLK
ps2clk => status[1].CLK
ps2clk => status[2].CLK
ps2clk => status[3].CLK
ps2clk => byteBuffer[0].CLK
ps2clk => byteBuffer[1].CLK
ps2clk => byteBuffer[2].CLK
ps2clk => byteBuffer[3].CLK
ps2clk => byteBuffer[4].CLK
ps2clk => byteBuffer[5].CLK
ps2clk => byteBuffer[6].CLK
ps2clk => byteBuffer[7].CLK


|Video|vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd
pixel_clk => v_blank~reg0.CLK
pixel_clk => h_blank~reg0.CLK
pixel_clk => n_blank~reg0.CLK
pixel_clk => row[0]~reg0.CLK
pixel_clk => row[1]~reg0.CLK
pixel_clk => row[2]~reg0.CLK
pixel_clk => row[3]~reg0.CLK
pixel_clk => row[4]~reg0.CLK
pixel_clk => row[5]~reg0.CLK
pixel_clk => row[6]~reg0.CLK
pixel_clk => row[7]~reg0.CLK
pixel_clk => row[8]~reg0.CLK
pixel_clk => row[9]~reg0.CLK
pixel_clk => row[10]~reg0.CLK
pixel_clk => row[11]~reg0.CLK
pixel_clk => row[12]~reg0.CLK
pixel_clk => row[13]~reg0.CLK
pixel_clk => row[14]~reg0.CLK
pixel_clk => row[15]~reg0.CLK
pixel_clk => row[16]~reg0.CLK
pixel_clk => row[17]~reg0.CLK
pixel_clk => row[18]~reg0.CLK
pixel_clk => row[19]~reg0.CLK
pixel_clk => row[20]~reg0.CLK
pixel_clk => row[21]~reg0.CLK
pixel_clk => row[22]~reg0.CLK
pixel_clk => row[23]~reg0.CLK
pixel_clk => row[24]~reg0.CLK
pixel_clk => row[25]~reg0.CLK
pixel_clk => row[26]~reg0.CLK
pixel_clk => row[27]~reg0.CLK
pixel_clk => row[28]~reg0.CLK
pixel_clk => row[29]~reg0.CLK
pixel_clk => row[30]~reg0.CLK
pixel_clk => row[31]~reg0.CLK
pixel_clk => column[0]~reg0.CLK
pixel_clk => column[1]~reg0.CLK
pixel_clk => column[2]~reg0.CLK
pixel_clk => column[3]~reg0.CLK
pixel_clk => column[4]~reg0.CLK
pixel_clk => column[5]~reg0.CLK
pixel_clk => column[6]~reg0.CLK
pixel_clk => column[7]~reg0.CLK
pixel_clk => column[8]~reg0.CLK
pixel_clk => column[9]~reg0.CLK
pixel_clk => column[10]~reg0.CLK
pixel_clk => column[11]~reg0.CLK
pixel_clk => column[12]~reg0.CLK
pixel_clk => column[13]~reg0.CLK
pixel_clk => column[14]~reg0.CLK
pixel_clk => column[15]~reg0.CLK
pixel_clk => column[16]~reg0.CLK
pixel_clk => column[17]~reg0.CLK
pixel_clk => column[18]~reg0.CLK
pixel_clk => column[19]~reg0.CLK
pixel_clk => column[20]~reg0.CLK
pixel_clk => column[21]~reg0.CLK
pixel_clk => column[22]~reg0.CLK
pixel_clk => column[23]~reg0.CLK
pixel_clk => column[24]~reg0.CLK
pixel_clk => column[25]~reg0.CLK
pixel_clk => column[26]~reg0.CLK
pixel_clk => column[27]~reg0.CLK
pixel_clk => column[28]~reg0.CLK
pixel_clk => column[29]~reg0.CLK
pixel_clk => column[30]~reg0.CLK
pixel_clk => column[31]~reg0.CLK
pixel_clk => v_sync~reg0.CLK
pixel_clk => h_sync~reg0.CLK
pixel_clk => v_count[0].CLK
pixel_clk => v_count[1].CLK
pixel_clk => v_count[2].CLK
pixel_clk => v_count[3].CLK
pixel_clk => v_count[4].CLK
pixel_clk => v_count[5].CLK
pixel_clk => v_count[6].CLK
pixel_clk => v_count[7].CLK
pixel_clk => v_count[8].CLK
pixel_clk => v_count[9].CLK
pixel_clk => h_count[0].CLK
pixel_clk => h_count[1].CLK
pixel_clk => h_count[2].CLK
pixel_clk => h_count[3].CLK
pixel_clk => h_count[4].CLK
pixel_clk => h_count[5].CLK
pixel_clk => h_count[6].CLK
pixel_clk => h_count[7].CLK
pixel_clk => h_count[8].CLK
pixel_clk => h_count[9].CLK
pixel_clk => h_count[10].CLK
h_sync <= h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[0] <= column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[1] <= column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[2] <= column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[3] <= column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[4] <= column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[5] <= column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[6] <= column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[7] <= column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[8] <= column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[9] <= column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[10] <= column[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[11] <= column[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[12] <= column[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[13] <= column[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[14] <= column[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[15] <= column[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[16] <= column[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[17] <= column[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[18] <= column[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[19] <= column[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[20] <= column[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[21] <= column[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[22] <= column[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[23] <= column[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[24] <= column[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[25] <= column[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[26] <= column[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[27] <= column[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[28] <= column[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[29] <= column[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[30] <= column[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[31] <= column[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[8] <= row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[9] <= row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[10] <= row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[11] <= row[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[12] <= row[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[13] <= row[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[14] <= row[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[15] <= row[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[16] <= row[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[17] <= row[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[18] <= row[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[19] <= row[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[20] <= row[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[21] <= row[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[22] <= row[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[23] <= row[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[24] <= row[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[25] <= row[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[26] <= row[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[27] <= row[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[28] <= row[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[29] <= row[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[30] <= row[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[31] <= row[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_blank <= n_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_blank <= h_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_blank <= v_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Video|ALTSYNCRAM:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids
wren_a => altsyncram_g991:auto_generated.wren_a
rden_a => altsyncram_g991:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g991:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g991:auto_generated.address_a[0]
address_a[1] => altsyncram_g991:auto_generated.address_a[1]
address_a[2] => altsyncram_g991:auto_generated.address_a[2]
address_a[3] => altsyncram_g991:auto_generated.address_a[3]
address_a[4] => altsyncram_g991:auto_generated.address_a[4]
address_a[5] => altsyncram_g991:auto_generated.address_a[5]
address_a[6] => altsyncram_g991:auto_generated.address_a[6]
address_a[7] => altsyncram_g991:auto_generated.address_a[7]
address_a[8] => altsyncram_g991:auto_generated.address_a[8]
address_a[9] => altsyncram_g991:auto_generated.address_a[9]
address_a[10] => altsyncram_g991:auto_generated.address_a[10]
address_a[11] => altsyncram_g991:auto_generated.address_a[11]
address_a[12] => altsyncram_g991:auto_generated.address_a[12]
address_a[13] => altsyncram_g991:auto_generated.address_a[13]
address_a[14] => altsyncram_g991:auto_generated.address_a[14]
address_a[15] => altsyncram_g991:auto_generated.address_a[15]
address_a[16] => altsyncram_g991:auto_generated.address_a[16]
address_a[17] => altsyncram_g991:auto_generated.address_a[17]
address_a[18] => altsyncram_g991:auto_generated.address_a[18]
address_a[19] => altsyncram_g991:auto_generated.address_a[19]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g991:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video|ALTSYNCRAM:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_iua:decode3.data[0]
address_a[13] => decode_iua:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_iua:decode3.data[1]
address_a[14] => decode_iua:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_iua:decode3.data[2]
address_a[15] => decode_iua:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_iua:decode3.data[3]
address_a[16] => decode_iua:rden_decode.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_iua:decode3.data[4]
address_a[17] => decode_iua:rden_decode.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_iua:decode3.data[5]
address_a[18] => decode_iua:rden_decode.data[5]
address_a[19] => address_reg_a[6].DATAIN
address_a[19] => decode_iua:decode3.data[6]
address_a[19] => decode_iua:rden_decode.data[6]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => address_reg_a[6].CLK
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
data_a[0] => ram_block1a35.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a37.PORTADATAIN
data_a[0] => ram_block1a38.PORTADATAIN
data_a[0] => ram_block1a39.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a41.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a43.PORTADATAIN
data_a[0] => ram_block1a44.PORTADATAIN
data_a[0] => ram_block1a45.PORTADATAIN
data_a[0] => ram_block1a46.PORTADATAIN
data_a[0] => ram_block1a47.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a49.PORTADATAIN
data_a[0] => ram_block1a50.PORTADATAIN
data_a[0] => ram_block1a51.PORTADATAIN
data_a[0] => ram_block1a52.PORTADATAIN
data_a[0] => ram_block1a53.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[0] => ram_block1a55.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[0] => ram_block1a57.PORTADATAIN
data_a[0] => ram_block1a58.PORTADATAIN
data_a[0] => ram_block1a59.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[0] => ram_block1a61.PORTADATAIN
data_a[0] => ram_block1a62.PORTADATAIN
data_a[0] => ram_block1a63.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a65.PORTADATAIN
data_a[0] => ram_block1a66.PORTADATAIN
data_a[0] => ram_block1a67.PORTADATAIN
data_a[0] => ram_block1a68.PORTADATAIN
data_a[0] => ram_block1a69.PORTADATAIN
data_a[0] => ram_block1a70.PORTADATAIN
data_a[0] => ram_block1a71.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a73.PORTADATAIN
q_a[0] <= mux_rob:mux2.result[0]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => ram_block1a64.PORTARE
rden_a => ram_block1a65.PORTARE
rden_a => ram_block1a66.PORTARE
rden_a => ram_block1a67.PORTARE
rden_a => ram_block1a68.PORTARE
rden_a => ram_block1a69.PORTARE
rden_a => ram_block1a70.PORTARE
rden_a => ram_block1a71.PORTARE
rden_a => ram_block1a72.PORTARE
rden_a => ram_block1a73.PORTARE
rden_a => address_reg_a[6].ENA
rden_a => address_reg_a[5].ENA
rden_a => address_reg_a[4].ENA
rden_a => address_reg_a[3].ENA
rden_a => address_reg_a[2].ENA
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_iua:decode3.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN


|Video|ALTSYNCRAM:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|decode_iua:decode3
data[0] => w_anode1543w[1].IN0
data[0] => w_anode1560w[1].IN1
data[0] => w_anode1570w[1].IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1].IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1643w[1].IN0
data[0] => w_anode1654w[1].IN1
data[0] => w_anode1664w[1].IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1].IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1].IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1736w[1].IN0
data[0] => w_anode1747w[1].IN1
data[0] => w_anode1757w[1].IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1].IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1829w[1].IN0
data[0] => w_anode1840w[1].IN1
data[0] => w_anode1850w[1].IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1].IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1922w[1].IN0
data[0] => w_anode1933w[1].IN1
data[0] => w_anode1943w[1].IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1].IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1].IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2015w[1].IN0
data[0] => w_anode2026w[1].IN1
data[0] => w_anode2036w[1].IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1].IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1].IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2108w[1].IN0
data[0] => w_anode2119w[1].IN1
data[0] => w_anode2129w[1].IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1].IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1].IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2201w[1].IN0
data[0] => w_anode2212w[1].IN1
data[0] => w_anode2222w[1].IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1].IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1].IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode1006w[1].IN1
data[0] => w_anode1016w[1].IN0
data[0] => w_anode1026w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1046w[1].IN1
data[0] => w_anode1068w[1].IN0
data[0] => w_anode1079w[1].IN1
data[0] => w_anode1089w[1].IN0
data[0] => w_anode1099w[1].IN1
data[0] => w_anode1109w[1].IN0
data[0] => w_anode1119w[1].IN1
data[0] => w_anode1129w[1].IN0
data[0] => w_anode1139w[1].IN1
data[0] => w_anode1161w[1].IN0
data[0] => w_anode1172w[1].IN1
data[0] => w_anode1182w[1].IN0
data[0] => w_anode1192w[1].IN1
data[0] => w_anode1202w[1].IN0
data[0] => w_anode1212w[1].IN1
data[0] => w_anode1222w[1].IN0
data[0] => w_anode1232w[1].IN1
data[0] => w_anode1254w[1].IN0
data[0] => w_anode1265w[1].IN1
data[0] => w_anode1275w[1].IN0
data[0] => w_anode1285w[1].IN1
data[0] => w_anode1295w[1].IN0
data[0] => w_anode1305w[1].IN1
data[0] => w_anode1315w[1].IN0
data[0] => w_anode1325w[1].IN1
data[0] => w_anode1347w[1].IN0
data[0] => w_anode1358w[1].IN1
data[0] => w_anode1368w[1].IN0
data[0] => w_anode1378w[1].IN1
data[0] => w_anode1388w[1].IN0
data[0] => w_anode1398w[1].IN1
data[0] => w_anode1408w[1].IN0
data[0] => w_anode1418w[1].IN1
data[0] => w_anode1440w[1].IN0
data[0] => w_anode1451w[1].IN1
data[0] => w_anode1461w[1].IN0
data[0] => w_anode1471w[1].IN1
data[0] => w_anode1481w[1].IN0
data[0] => w_anode1491w[1].IN1
data[0] => w_anode1501w[1].IN0
data[0] => w_anode1511w[1].IN1
data[0] => w_anode782w[1].IN0
data[0] => w_anode799w[1].IN1
data[0] => w_anode809w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode882w[1].IN0
data[0] => w_anode893w[1].IN1
data[0] => w_anode903w[1].IN0
data[0] => w_anode913w[1].IN1
data[0] => w_anode923w[1].IN0
data[0] => w_anode933w[1].IN1
data[0] => w_anode943w[1].IN0
data[0] => w_anode953w[1].IN1
data[0] => w_anode975w[1].IN0
data[0] => w_anode986w[1].IN1
data[0] => w_anode996w[1].IN0
data[1] => w_anode1543w[2].IN0
data[1] => w_anode1560w[2].IN0
data[1] => w_anode1570w[2].IN1
data[1] => w_anode1580w[2].IN1
data[1] => w_anode1590w[2].IN0
data[1] => w_anode1600w[2].IN0
data[1] => w_anode1610w[2].IN1
data[1] => w_anode1620w[2].IN1
data[1] => w_anode1643w[2].IN0
data[1] => w_anode1654w[2].IN0
data[1] => w_anode1664w[2].IN1
data[1] => w_anode1674w[2].IN1
data[1] => w_anode1684w[2].IN0
data[1] => w_anode1694w[2].IN0
data[1] => w_anode1704w[2].IN1
data[1] => w_anode1714w[2].IN1
data[1] => w_anode1736w[2].IN0
data[1] => w_anode1747w[2].IN0
data[1] => w_anode1757w[2].IN1
data[1] => w_anode1767w[2].IN1
data[1] => w_anode1777w[2].IN0
data[1] => w_anode1787w[2].IN0
data[1] => w_anode1797w[2].IN1
data[1] => w_anode1807w[2].IN1
data[1] => w_anode1829w[2].IN0
data[1] => w_anode1840w[2].IN0
data[1] => w_anode1850w[2].IN1
data[1] => w_anode1860w[2].IN1
data[1] => w_anode1870w[2].IN0
data[1] => w_anode1880w[2].IN0
data[1] => w_anode1890w[2].IN1
data[1] => w_anode1900w[2].IN1
data[1] => w_anode1922w[2].IN0
data[1] => w_anode1933w[2].IN0
data[1] => w_anode1943w[2].IN1
data[1] => w_anode1953w[2].IN1
data[1] => w_anode1963w[2].IN0
data[1] => w_anode1973w[2].IN0
data[1] => w_anode1983w[2].IN1
data[1] => w_anode1993w[2].IN1
data[1] => w_anode2015w[2].IN0
data[1] => w_anode2026w[2].IN0
data[1] => w_anode2036w[2].IN1
data[1] => w_anode2046w[2].IN1
data[1] => w_anode2056w[2].IN0
data[1] => w_anode2066w[2].IN0
data[1] => w_anode2076w[2].IN1
data[1] => w_anode2086w[2].IN1
data[1] => w_anode2108w[2].IN0
data[1] => w_anode2119w[2].IN0
data[1] => w_anode2129w[2].IN1
data[1] => w_anode2139w[2].IN1
data[1] => w_anode2149w[2].IN0
data[1] => w_anode2159w[2].IN0
data[1] => w_anode2169w[2].IN1
data[1] => w_anode2179w[2].IN1
data[1] => w_anode2201w[2].IN0
data[1] => w_anode2212w[2].IN0
data[1] => w_anode2222w[2].IN1
data[1] => w_anode2232w[2].IN1
data[1] => w_anode2242w[2].IN0
data[1] => w_anode2252w[2].IN0
data[1] => w_anode2262w[2].IN1
data[1] => w_anode2272w[2].IN1
data[1] => w_anode1006w[2].IN1
data[1] => w_anode1016w[2].IN0
data[1] => w_anode1026w[2].IN0
data[1] => w_anode1036w[2].IN1
data[1] => w_anode1046w[2].IN1
data[1] => w_anode1068w[2].IN0
data[1] => w_anode1079w[2].IN0
data[1] => w_anode1089w[2].IN1
data[1] => w_anode1099w[2].IN1
data[1] => w_anode1109w[2].IN0
data[1] => w_anode1119w[2].IN0
data[1] => w_anode1129w[2].IN1
data[1] => w_anode1139w[2].IN1
data[1] => w_anode1161w[2].IN0
data[1] => w_anode1172w[2].IN0
data[1] => w_anode1182w[2].IN1
data[1] => w_anode1192w[2].IN1
data[1] => w_anode1202w[2].IN0
data[1] => w_anode1212w[2].IN0
data[1] => w_anode1222w[2].IN1
data[1] => w_anode1232w[2].IN1
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1265w[2].IN0
data[1] => w_anode1275w[2].IN1
data[1] => w_anode1285w[2].IN1
data[1] => w_anode1295w[2].IN0
data[1] => w_anode1305w[2].IN0
data[1] => w_anode1315w[2].IN1
data[1] => w_anode1325w[2].IN1
data[1] => w_anode1347w[2].IN0
data[1] => w_anode1358w[2].IN0
data[1] => w_anode1368w[2].IN1
data[1] => w_anode1378w[2].IN1
data[1] => w_anode1388w[2].IN0
data[1] => w_anode1398w[2].IN0
data[1] => w_anode1408w[2].IN1
data[1] => w_anode1418w[2].IN1
data[1] => w_anode1440w[2].IN0
data[1] => w_anode1451w[2].IN0
data[1] => w_anode1461w[2].IN1
data[1] => w_anode1471w[2].IN1
data[1] => w_anode1481w[2].IN0
data[1] => w_anode1491w[2].IN0
data[1] => w_anode1501w[2].IN1
data[1] => w_anode1511w[2].IN1
data[1] => w_anode782w[2].IN0
data[1] => w_anode799w[2].IN0
data[1] => w_anode809w[2].IN1
data[1] => w_anode819w[2].IN1
data[1] => w_anode829w[2].IN0
data[1] => w_anode839w[2].IN0
data[1] => w_anode849w[2].IN1
data[1] => w_anode859w[2].IN1
data[1] => w_anode882w[2].IN0
data[1] => w_anode893w[2].IN0
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN1
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN0
data[1] => w_anode943w[2].IN1
data[1] => w_anode953w[2].IN1
data[1] => w_anode975w[2].IN0
data[1] => w_anode986w[2].IN0
data[1] => w_anode996w[2].IN1
data[2] => w_anode1543w[3].IN0
data[2] => w_anode1560w[3].IN0
data[2] => w_anode1570w[3].IN0
data[2] => w_anode1580w[3].IN0
data[2] => w_anode1590w[3].IN1
data[2] => w_anode1600w[3].IN1
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1643w[3].IN0
data[2] => w_anode1654w[3].IN0
data[2] => w_anode1664w[3].IN0
data[2] => w_anode1674w[3].IN0
data[2] => w_anode1684w[3].IN1
data[2] => w_anode1694w[3].IN1
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1736w[3].IN0
data[2] => w_anode1747w[3].IN0
data[2] => w_anode1757w[3].IN0
data[2] => w_anode1767w[3].IN0
data[2] => w_anode1777w[3].IN1
data[2] => w_anode1787w[3].IN1
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1829w[3].IN0
data[2] => w_anode1840w[3].IN0
data[2] => w_anode1850w[3].IN0
data[2] => w_anode1860w[3].IN0
data[2] => w_anode1870w[3].IN1
data[2] => w_anode1880w[3].IN1
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1922w[3].IN0
data[2] => w_anode1933w[3].IN0
data[2] => w_anode1943w[3].IN0
data[2] => w_anode1953w[3].IN0
data[2] => w_anode1963w[3].IN1
data[2] => w_anode1973w[3].IN1
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2015w[3].IN0
data[2] => w_anode2026w[3].IN0
data[2] => w_anode2036w[3].IN0
data[2] => w_anode2046w[3].IN0
data[2] => w_anode2056w[3].IN1
data[2] => w_anode2066w[3].IN1
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2108w[3].IN0
data[2] => w_anode2119w[3].IN0
data[2] => w_anode2129w[3].IN0
data[2] => w_anode2139w[3].IN0
data[2] => w_anode2149w[3].IN1
data[2] => w_anode2159w[3].IN1
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2201w[3].IN0
data[2] => w_anode2212w[3].IN0
data[2] => w_anode2222w[3].IN0
data[2] => w_anode2232w[3].IN0
data[2] => w_anode2242w[3].IN1
data[2] => w_anode2252w[3].IN1
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode1006w[3].IN0
data[2] => w_anode1016w[3].IN1
data[2] => w_anode1026w[3].IN1
data[2] => w_anode1036w[3].IN1
data[2] => w_anode1046w[3].IN1
data[2] => w_anode1068w[3].IN0
data[2] => w_anode1079w[3].IN0
data[2] => w_anode1089w[3].IN0
data[2] => w_anode1099w[3].IN0
data[2] => w_anode1109w[3].IN1
data[2] => w_anode1119w[3].IN1
data[2] => w_anode1129w[3].IN1
data[2] => w_anode1139w[3].IN1
data[2] => w_anode1161w[3].IN0
data[2] => w_anode1172w[3].IN0
data[2] => w_anode1182w[3].IN0
data[2] => w_anode1192w[3].IN0
data[2] => w_anode1202w[3].IN1
data[2] => w_anode1212w[3].IN1
data[2] => w_anode1222w[3].IN1
data[2] => w_anode1232w[3].IN1
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1265w[3].IN0
data[2] => w_anode1275w[3].IN0
data[2] => w_anode1285w[3].IN0
data[2] => w_anode1295w[3].IN1
data[2] => w_anode1305w[3].IN1
data[2] => w_anode1315w[3].IN1
data[2] => w_anode1325w[3].IN1
data[2] => w_anode1347w[3].IN0
data[2] => w_anode1358w[3].IN0
data[2] => w_anode1368w[3].IN0
data[2] => w_anode1378w[3].IN0
data[2] => w_anode1388w[3].IN1
data[2] => w_anode1398w[3].IN1
data[2] => w_anode1408w[3].IN1
data[2] => w_anode1418w[3].IN1
data[2] => w_anode1440w[3].IN0
data[2] => w_anode1451w[3].IN0
data[2] => w_anode1461w[3].IN0
data[2] => w_anode1471w[3].IN0
data[2] => w_anode1481w[3].IN1
data[2] => w_anode1491w[3].IN1
data[2] => w_anode1501w[3].IN1
data[2] => w_anode1511w[3].IN1
data[2] => w_anode782w[3].IN0
data[2] => w_anode799w[3].IN0
data[2] => w_anode809w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN1
data[2] => w_anode839w[3].IN1
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode882w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN0
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode953w[3].IN1
data[2] => w_anode975w[3].IN0
data[2] => w_anode986w[3].IN0
data[2] => w_anode996w[3].IN0
data[3] => w_anode1057w[1].IN1
data[3] => w_anode1150w[1].IN0
data[3] => w_anode1243w[1].IN1
data[3] => w_anode1336w[1].IN0
data[3] => w_anode1429w[1].IN1
data[3] => w_anode1532w[1].IN0
data[3] => w_anode1632w[1].IN1
data[3] => w_anode1725w[1].IN0
data[3] => w_anode1818w[1].IN1
data[3] => w_anode1911w[1].IN0
data[3] => w_anode2004w[1].IN1
data[3] => w_anode2097w[1].IN0
data[3] => w_anode2190w[1].IN1
data[3] => w_anode765w[1].IN0
data[3] => w_anode871w[1].IN1
data[3] => w_anode964w[1].IN0
data[4] => w_anode1057w[2].IN1
data[4] => w_anode1150w[2].IN0
data[4] => w_anode1243w[2].IN0
data[4] => w_anode1336w[2].IN1
data[4] => w_anode1429w[2].IN1
data[4] => w_anode1532w[2].IN0
data[4] => w_anode1632w[2].IN0
data[4] => w_anode1725w[2].IN1
data[4] => w_anode1818w[2].IN1
data[4] => w_anode1911w[2].IN0
data[4] => w_anode2004w[2].IN0
data[4] => w_anode2097w[2].IN1
data[4] => w_anode2190w[2].IN1
data[4] => w_anode765w[2].IN0
data[4] => w_anode871w[2].IN0
data[4] => w_anode964w[2].IN1
data[5] => w_anode1057w[3].IN0
data[5] => w_anode1150w[3].IN1
data[5] => w_anode1243w[3].IN1
data[5] => w_anode1336w[3].IN1
data[5] => w_anode1429w[3].IN1
data[5] => w_anode1532w[3].IN0
data[5] => w_anode1632w[3].IN0
data[5] => w_anode1725w[3].IN0
data[5] => w_anode1818w[3].IN0
data[5] => w_anode1911w[3].IN1
data[5] => w_anode2004w[3].IN1
data[5] => w_anode2097w[3].IN1
data[5] => w_anode2190w[3].IN1
data[5] => w_anode765w[3].IN0
data[5] => w_anode871w[3].IN0
data[5] => w_anode964w[3].IN0
data[6] => w_anode1524w[1].IN1
data[6] => w_anode754w[1].IN0
enable => w_anode1524w[1].IN0
enable => w_anode754w[1].IN0
eq[0] <= w_anode782w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode893w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode903w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode913w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode923w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode933w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode986w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode996w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1006w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1016w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1026w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1036w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1068w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1079w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1089w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1099w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1109w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1161w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1172w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1182w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1192w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1202w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1212w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode1222w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode1232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode1265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode1275w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode1285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1295w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1305w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1315w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1358w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1368w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1378w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1388w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1398w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1408w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1418w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1440w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode1543w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode1560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode1570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode1643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode1654w[3].DB_MAX_OUTPUT_PORT_TYPE


|Video|ALTSYNCRAM:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|decode_iua:rden_decode
data[0] => w_anode1543w[1].IN0
data[0] => w_anode1560w[1].IN1
data[0] => w_anode1570w[1].IN0
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1590w[1].IN0
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1610w[1].IN0
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1643w[1].IN0
data[0] => w_anode1654w[1].IN1
data[0] => w_anode1664w[1].IN0
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1684w[1].IN0
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1704w[1].IN0
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1736w[1].IN0
data[0] => w_anode1747w[1].IN1
data[0] => w_anode1757w[1].IN0
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1777w[1].IN0
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1797w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1829w[1].IN0
data[0] => w_anode1840w[1].IN1
data[0] => w_anode1850w[1].IN0
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1870w[1].IN0
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1922w[1].IN0
data[0] => w_anode1933w[1].IN1
data[0] => w_anode1943w[1].IN0
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1963w[1].IN0
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1983w[1].IN0
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2015w[1].IN0
data[0] => w_anode2026w[1].IN1
data[0] => w_anode2036w[1].IN0
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2056w[1].IN0
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2076w[1].IN0
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2108w[1].IN0
data[0] => w_anode2119w[1].IN1
data[0] => w_anode2129w[1].IN0
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2149w[1].IN0
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2169w[1].IN0
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2201w[1].IN0
data[0] => w_anode2212w[1].IN1
data[0] => w_anode2222w[1].IN0
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2242w[1].IN0
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2262w[1].IN0
data[0] => w_anode2272w[1].IN1
data[0] => w_anode1006w[1].IN1
data[0] => w_anode1016w[1].IN0
data[0] => w_anode1026w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1046w[1].IN1
data[0] => w_anode1068w[1].IN0
data[0] => w_anode1079w[1].IN1
data[0] => w_anode1089w[1].IN0
data[0] => w_anode1099w[1].IN1
data[0] => w_anode1109w[1].IN0
data[0] => w_anode1119w[1].IN1
data[0] => w_anode1129w[1].IN0
data[0] => w_anode1139w[1].IN1
data[0] => w_anode1161w[1].IN0
data[0] => w_anode1172w[1].IN1
data[0] => w_anode1182w[1].IN0
data[0] => w_anode1192w[1].IN1
data[0] => w_anode1202w[1].IN0
data[0] => w_anode1212w[1].IN1
data[0] => w_anode1222w[1].IN0
data[0] => w_anode1232w[1].IN1
data[0] => w_anode1254w[1].IN0
data[0] => w_anode1265w[1].IN1
data[0] => w_anode1275w[1].IN0
data[0] => w_anode1285w[1].IN1
data[0] => w_anode1295w[1].IN0
data[0] => w_anode1305w[1].IN1
data[0] => w_anode1315w[1].IN0
data[0] => w_anode1325w[1].IN1
data[0] => w_anode1347w[1].IN0
data[0] => w_anode1358w[1].IN1
data[0] => w_anode1368w[1].IN0
data[0] => w_anode1378w[1].IN1
data[0] => w_anode1388w[1].IN0
data[0] => w_anode1398w[1].IN1
data[0] => w_anode1408w[1].IN0
data[0] => w_anode1418w[1].IN1
data[0] => w_anode1440w[1].IN0
data[0] => w_anode1451w[1].IN1
data[0] => w_anode1461w[1].IN0
data[0] => w_anode1471w[1].IN1
data[0] => w_anode1481w[1].IN0
data[0] => w_anode1491w[1].IN1
data[0] => w_anode1501w[1].IN0
data[0] => w_anode1511w[1].IN1
data[0] => w_anode782w[1].IN0
data[0] => w_anode799w[1].IN1
data[0] => w_anode809w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode882w[1].IN0
data[0] => w_anode893w[1].IN1
data[0] => w_anode903w[1].IN0
data[0] => w_anode913w[1].IN1
data[0] => w_anode923w[1].IN0
data[0] => w_anode933w[1].IN1
data[0] => w_anode943w[1].IN0
data[0] => w_anode953w[1].IN1
data[0] => w_anode975w[1].IN0
data[0] => w_anode986w[1].IN1
data[0] => w_anode996w[1].IN0
data[1] => w_anode1543w[2].IN0
data[1] => w_anode1560w[2].IN0
data[1] => w_anode1570w[2].IN1
data[1] => w_anode1580w[2].IN1
data[1] => w_anode1590w[2].IN0
data[1] => w_anode1600w[2].IN0
data[1] => w_anode1610w[2].IN1
data[1] => w_anode1620w[2].IN1
data[1] => w_anode1643w[2].IN0
data[1] => w_anode1654w[2].IN0
data[1] => w_anode1664w[2].IN1
data[1] => w_anode1674w[2].IN1
data[1] => w_anode1684w[2].IN0
data[1] => w_anode1694w[2].IN0
data[1] => w_anode1704w[2].IN1
data[1] => w_anode1714w[2].IN1
data[1] => w_anode1736w[2].IN0
data[1] => w_anode1747w[2].IN0
data[1] => w_anode1757w[2].IN1
data[1] => w_anode1767w[2].IN1
data[1] => w_anode1777w[2].IN0
data[1] => w_anode1787w[2].IN0
data[1] => w_anode1797w[2].IN1
data[1] => w_anode1807w[2].IN1
data[1] => w_anode1829w[2].IN0
data[1] => w_anode1840w[2].IN0
data[1] => w_anode1850w[2].IN1
data[1] => w_anode1860w[2].IN1
data[1] => w_anode1870w[2].IN0
data[1] => w_anode1880w[2].IN0
data[1] => w_anode1890w[2].IN1
data[1] => w_anode1900w[2].IN1
data[1] => w_anode1922w[2].IN0
data[1] => w_anode1933w[2].IN0
data[1] => w_anode1943w[2].IN1
data[1] => w_anode1953w[2].IN1
data[1] => w_anode1963w[2].IN0
data[1] => w_anode1973w[2].IN0
data[1] => w_anode1983w[2].IN1
data[1] => w_anode1993w[2].IN1
data[1] => w_anode2015w[2].IN0
data[1] => w_anode2026w[2].IN0
data[1] => w_anode2036w[2].IN1
data[1] => w_anode2046w[2].IN1
data[1] => w_anode2056w[2].IN0
data[1] => w_anode2066w[2].IN0
data[1] => w_anode2076w[2].IN1
data[1] => w_anode2086w[2].IN1
data[1] => w_anode2108w[2].IN0
data[1] => w_anode2119w[2].IN0
data[1] => w_anode2129w[2].IN1
data[1] => w_anode2139w[2].IN1
data[1] => w_anode2149w[2].IN0
data[1] => w_anode2159w[2].IN0
data[1] => w_anode2169w[2].IN1
data[1] => w_anode2179w[2].IN1
data[1] => w_anode2201w[2].IN0
data[1] => w_anode2212w[2].IN0
data[1] => w_anode2222w[2].IN1
data[1] => w_anode2232w[2].IN1
data[1] => w_anode2242w[2].IN0
data[1] => w_anode2252w[2].IN0
data[1] => w_anode2262w[2].IN1
data[1] => w_anode2272w[2].IN1
data[1] => w_anode1006w[2].IN1
data[1] => w_anode1016w[2].IN0
data[1] => w_anode1026w[2].IN0
data[1] => w_anode1036w[2].IN1
data[1] => w_anode1046w[2].IN1
data[1] => w_anode1068w[2].IN0
data[1] => w_anode1079w[2].IN0
data[1] => w_anode1089w[2].IN1
data[1] => w_anode1099w[2].IN1
data[1] => w_anode1109w[2].IN0
data[1] => w_anode1119w[2].IN0
data[1] => w_anode1129w[2].IN1
data[1] => w_anode1139w[2].IN1
data[1] => w_anode1161w[2].IN0
data[1] => w_anode1172w[2].IN0
data[1] => w_anode1182w[2].IN1
data[1] => w_anode1192w[2].IN1
data[1] => w_anode1202w[2].IN0
data[1] => w_anode1212w[2].IN0
data[1] => w_anode1222w[2].IN1
data[1] => w_anode1232w[2].IN1
data[1] => w_anode1254w[2].IN0
data[1] => w_anode1265w[2].IN0
data[1] => w_anode1275w[2].IN1
data[1] => w_anode1285w[2].IN1
data[1] => w_anode1295w[2].IN0
data[1] => w_anode1305w[2].IN0
data[1] => w_anode1315w[2].IN1
data[1] => w_anode1325w[2].IN1
data[1] => w_anode1347w[2].IN0
data[1] => w_anode1358w[2].IN0
data[1] => w_anode1368w[2].IN1
data[1] => w_anode1378w[2].IN1
data[1] => w_anode1388w[2].IN0
data[1] => w_anode1398w[2].IN0
data[1] => w_anode1408w[2].IN1
data[1] => w_anode1418w[2].IN1
data[1] => w_anode1440w[2].IN0
data[1] => w_anode1451w[2].IN0
data[1] => w_anode1461w[2].IN1
data[1] => w_anode1471w[2].IN1
data[1] => w_anode1481w[2].IN0
data[1] => w_anode1491w[2].IN0
data[1] => w_anode1501w[2].IN1
data[1] => w_anode1511w[2].IN1
data[1] => w_anode782w[2].IN0
data[1] => w_anode799w[2].IN0
data[1] => w_anode809w[2].IN1
data[1] => w_anode819w[2].IN1
data[1] => w_anode829w[2].IN0
data[1] => w_anode839w[2].IN0
data[1] => w_anode849w[2].IN1
data[1] => w_anode859w[2].IN1
data[1] => w_anode882w[2].IN0
data[1] => w_anode893w[2].IN0
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN1
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN0
data[1] => w_anode943w[2].IN1
data[1] => w_anode953w[2].IN1
data[1] => w_anode975w[2].IN0
data[1] => w_anode986w[2].IN0
data[1] => w_anode996w[2].IN1
data[2] => w_anode1543w[3].IN0
data[2] => w_anode1560w[3].IN0
data[2] => w_anode1570w[3].IN0
data[2] => w_anode1580w[3].IN0
data[2] => w_anode1590w[3].IN1
data[2] => w_anode1600w[3].IN1
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1643w[3].IN0
data[2] => w_anode1654w[3].IN0
data[2] => w_anode1664w[3].IN0
data[2] => w_anode1674w[3].IN0
data[2] => w_anode1684w[3].IN1
data[2] => w_anode1694w[3].IN1
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1736w[3].IN0
data[2] => w_anode1747w[3].IN0
data[2] => w_anode1757w[3].IN0
data[2] => w_anode1767w[3].IN0
data[2] => w_anode1777w[3].IN1
data[2] => w_anode1787w[3].IN1
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1829w[3].IN0
data[2] => w_anode1840w[3].IN0
data[2] => w_anode1850w[3].IN0
data[2] => w_anode1860w[3].IN0
data[2] => w_anode1870w[3].IN1
data[2] => w_anode1880w[3].IN1
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1922w[3].IN0
data[2] => w_anode1933w[3].IN0
data[2] => w_anode1943w[3].IN0
data[2] => w_anode1953w[3].IN0
data[2] => w_anode1963w[3].IN1
data[2] => w_anode1973w[3].IN1
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2015w[3].IN0
data[2] => w_anode2026w[3].IN0
data[2] => w_anode2036w[3].IN0
data[2] => w_anode2046w[3].IN0
data[2] => w_anode2056w[3].IN1
data[2] => w_anode2066w[3].IN1
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2108w[3].IN0
data[2] => w_anode2119w[3].IN0
data[2] => w_anode2129w[3].IN0
data[2] => w_anode2139w[3].IN0
data[2] => w_anode2149w[3].IN1
data[2] => w_anode2159w[3].IN1
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2201w[3].IN0
data[2] => w_anode2212w[3].IN0
data[2] => w_anode2222w[3].IN0
data[2] => w_anode2232w[3].IN0
data[2] => w_anode2242w[3].IN1
data[2] => w_anode2252w[3].IN1
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode1006w[3].IN0
data[2] => w_anode1016w[3].IN1
data[2] => w_anode1026w[3].IN1
data[2] => w_anode1036w[3].IN1
data[2] => w_anode1046w[3].IN1
data[2] => w_anode1068w[3].IN0
data[2] => w_anode1079w[3].IN0
data[2] => w_anode1089w[3].IN0
data[2] => w_anode1099w[3].IN0
data[2] => w_anode1109w[3].IN1
data[2] => w_anode1119w[3].IN1
data[2] => w_anode1129w[3].IN1
data[2] => w_anode1139w[3].IN1
data[2] => w_anode1161w[3].IN0
data[2] => w_anode1172w[3].IN0
data[2] => w_anode1182w[3].IN0
data[2] => w_anode1192w[3].IN0
data[2] => w_anode1202w[3].IN1
data[2] => w_anode1212w[3].IN1
data[2] => w_anode1222w[3].IN1
data[2] => w_anode1232w[3].IN1
data[2] => w_anode1254w[3].IN0
data[2] => w_anode1265w[3].IN0
data[2] => w_anode1275w[3].IN0
data[2] => w_anode1285w[3].IN0
data[2] => w_anode1295w[3].IN1
data[2] => w_anode1305w[3].IN1
data[2] => w_anode1315w[3].IN1
data[2] => w_anode1325w[3].IN1
data[2] => w_anode1347w[3].IN0
data[2] => w_anode1358w[3].IN0
data[2] => w_anode1368w[3].IN0
data[2] => w_anode1378w[3].IN0
data[2] => w_anode1388w[3].IN1
data[2] => w_anode1398w[3].IN1
data[2] => w_anode1408w[3].IN1
data[2] => w_anode1418w[3].IN1
data[2] => w_anode1440w[3].IN0
data[2] => w_anode1451w[3].IN0
data[2] => w_anode1461w[3].IN0
data[2] => w_anode1471w[3].IN0
data[2] => w_anode1481w[3].IN1
data[2] => w_anode1491w[3].IN1
data[2] => w_anode1501w[3].IN1
data[2] => w_anode1511w[3].IN1
data[2] => w_anode782w[3].IN0
data[2] => w_anode799w[3].IN0
data[2] => w_anode809w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN1
data[2] => w_anode839w[3].IN1
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode882w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN0
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode953w[3].IN1
data[2] => w_anode975w[3].IN0
data[2] => w_anode986w[3].IN0
data[2] => w_anode996w[3].IN0
data[3] => w_anode1057w[1].IN1
data[3] => w_anode1150w[1].IN0
data[3] => w_anode1243w[1].IN1
data[3] => w_anode1336w[1].IN0
data[3] => w_anode1429w[1].IN1
data[3] => w_anode1532w[1].IN0
data[3] => w_anode1632w[1].IN1
data[3] => w_anode1725w[1].IN0
data[3] => w_anode1818w[1].IN1
data[3] => w_anode1911w[1].IN0
data[3] => w_anode2004w[1].IN1
data[3] => w_anode2097w[1].IN0
data[3] => w_anode2190w[1].IN1
data[3] => w_anode765w[1].IN0
data[3] => w_anode871w[1].IN1
data[3] => w_anode964w[1].IN0
data[4] => w_anode1057w[2].IN1
data[4] => w_anode1150w[2].IN0
data[4] => w_anode1243w[2].IN0
data[4] => w_anode1336w[2].IN1
data[4] => w_anode1429w[2].IN1
data[4] => w_anode1532w[2].IN0
data[4] => w_anode1632w[2].IN0
data[4] => w_anode1725w[2].IN1
data[4] => w_anode1818w[2].IN1
data[4] => w_anode1911w[2].IN0
data[4] => w_anode2004w[2].IN0
data[4] => w_anode2097w[2].IN1
data[4] => w_anode2190w[2].IN1
data[4] => w_anode765w[2].IN0
data[4] => w_anode871w[2].IN0
data[4] => w_anode964w[2].IN1
data[5] => w_anode1057w[3].IN0
data[5] => w_anode1150w[3].IN1
data[5] => w_anode1243w[3].IN1
data[5] => w_anode1336w[3].IN1
data[5] => w_anode1429w[3].IN1
data[5] => w_anode1532w[3].IN0
data[5] => w_anode1632w[3].IN0
data[5] => w_anode1725w[3].IN0
data[5] => w_anode1818w[3].IN0
data[5] => w_anode1911w[3].IN1
data[5] => w_anode2004w[3].IN1
data[5] => w_anode2097w[3].IN1
data[5] => w_anode2190w[3].IN1
data[5] => w_anode765w[3].IN0
data[5] => w_anode871w[3].IN0
data[5] => w_anode964w[3].IN0
data[6] => w_anode1524w[1].IN1
data[6] => w_anode754w[1].IN0
enable => w_anode1524w[1].IN0
enable => w_anode754w[1].IN0
eq[0] <= w_anode782w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode893w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode903w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode913w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode923w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode933w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode986w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode996w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1006w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1016w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1026w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1036w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1068w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1079w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1089w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1099w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1109w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1161w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1172w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1182w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1192w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1202w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1212w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode1222w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode1232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode1254w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode1265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode1275w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode1285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1295w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1305w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1315w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1358w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1368w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1378w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1388w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1398w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1408w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1418w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1440w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode1543w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode1560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode1570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode1643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode1654w[3].DB_MAX_OUTPUT_PORT_TYPE


|Video|ALTSYNCRAM:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|mux_rob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[6] => result_node[0].IN0
sel[6] => _.IN0


|Video|ALTSYNCRAM:SPROM_B14_Car_hcc_4_LPMROM_sinTable
wren_a => ~NO_FANOUT~
rden_a => altsyncram_5071:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5071:auto_generated.address_a[0]
address_a[1] => altsyncram_5071:auto_generated.address_a[1]
address_a[2] => altsyncram_5071:auto_generated.address_a[2]
address_a[3] => altsyncram_5071:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5071:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5071:auto_generated.q_a[0]
q_a[1] <= altsyncram_5071:auto_generated.q_a[1]
q_a[2] <= altsyncram_5071:auto_generated.q_a[2]
q_a[3] <= altsyncram_5071:auto_generated.q_a[3]
q_a[4] <= altsyncram_5071:auto_generated.q_a[4]
q_a[5] <= altsyncram_5071:auto_generated.q_a[5]
q_a[6] <= altsyncram_5071:auto_generated.q_a[6]
q_a[7] <= altsyncram_5071:auto_generated.q_a[7]
q_a[8] <= altsyncram_5071:auto_generated.q_a[8]
q_a[9] <= altsyncram_5071:auto_generated.q_a[9]
q_a[10] <= altsyncram_5071:auto_generated.q_a[10]
q_a[11] <= altsyncram_5071:auto_generated.q_a[11]
q_a[12] <= altsyncram_5071:auto_generated.q_a[12]
q_a[13] <= altsyncram_5071:auto_generated.q_a[13]
q_a[14] <= altsyncram_5071:auto_generated.q_a[14]
q_a[15] <= altsyncram_5071:auto_generated.q_a[15]
q_a[16] <= altsyncram_5071:auto_generated.q_a[16]
q_a[17] <= altsyncram_5071:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video|ALTSYNCRAM:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE


|Video|ALTSYNCRAM:SPROM_B25_Car_hcc_5_LPMROM_cosTable
wren_a => ~NO_FANOUT~
rden_a => altsyncram_6071:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6071:auto_generated.address_a[0]
address_a[1] => altsyncram_6071:auto_generated.address_a[1]
address_a[2] => altsyncram_6071:auto_generated.address_a[2]
address_a[3] => altsyncram_6071:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6071:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6071:auto_generated.q_a[0]
q_a[1] <= altsyncram_6071:auto_generated.q_a[1]
q_a[2] <= altsyncram_6071:auto_generated.q_a[2]
q_a[3] <= altsyncram_6071:auto_generated.q_a[3]
q_a[4] <= altsyncram_6071:auto_generated.q_a[4]
q_a[5] <= altsyncram_6071:auto_generated.q_a[5]
q_a[6] <= altsyncram_6071:auto_generated.q_a[6]
q_a[7] <= altsyncram_6071:auto_generated.q_a[7]
q_a[8] <= altsyncram_6071:auto_generated.q_a[8]
q_a[9] <= altsyncram_6071:auto_generated.q_a[9]
q_a[10] <= altsyncram_6071:auto_generated.q_a[10]
q_a[11] <= altsyncram_6071:auto_generated.q_a[11]
q_a[12] <= altsyncram_6071:auto_generated.q_a[12]
q_a[13] <= altsyncram_6071:auto_generated.q_a[13]
q_a[14] <= altsyncram_6071:auto_generated.q_a[14]
q_a[15] <= altsyncram_6071:auto_generated.q_a[15]
q_a[16] <= altsyncram_6071:auto_generated.q_a[16]
q_a[17] <= altsyncram_6071:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video|ALTSYNCRAM:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE


|Video|ALTSYNCRAM:SPROM_B718_Sprites_hcc_594_LPMROM_DigitSprites
wren_a => ~NO_FANOUT~
rden_a => altsyncram_b371:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b371:auto_generated.address_a[0]
address_a[1] => altsyncram_b371:auto_generated.address_a[1]
address_a[2] => altsyncram_b371:auto_generated.address_a[2]
address_a[3] => altsyncram_b371:auto_generated.address_a[3]
address_a[4] => altsyncram_b371:auto_generated.address_a[4]
address_a[5] => altsyncram_b371:auto_generated.address_a[5]
address_a[6] => altsyncram_b371:auto_generated.address_a[6]
address_a[7] => altsyncram_b371:auto_generated.address_a[7]
address_a[8] => altsyncram_b371:auto_generated.address_a[8]
address_a[9] => altsyncram_b371:auto_generated.address_a[9]
address_a[10] => altsyncram_b371:auto_generated.address_a[10]
address_a[11] => altsyncram_b371:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b371:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b371:auto_generated.q_a[0]
q_a[1] <= altsyncram_b371:auto_generated.q_a[1]
q_a[2] <= altsyncram_b371:auto_generated.q_a[2]
q_a[3] <= altsyncram_b371:auto_generated.q_a[3]
q_a[4] <= altsyncram_b371:auto_generated.q_a[4]
q_a[5] <= altsyncram_b371:auto_generated.q_a[5]
q_a[6] <= altsyncram_b371:auto_generated.q_a[6]
q_a[7] <= altsyncram_b371:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video|ALTSYNCRAM:SPROM_B718_Sprites_hcc_594_LPMROM_DigitSprites|altsyncram_b371:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|Video|ALTSYNCRAM:SPROM_B732_Sprites_hcc_813_LPMROM_TrackSprite
wren_a => ~NO_FANOUT~
rden_a => altsyncram_3571:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3571:auto_generated.address_a[0]
address_a[1] => altsyncram_3571:auto_generated.address_a[1]
address_a[2] => altsyncram_3571:auto_generated.address_a[2]
address_a[3] => altsyncram_3571:auto_generated.address_a[3]
address_a[4] => altsyncram_3571:auto_generated.address_a[4]
address_a[5] => altsyncram_3571:auto_generated.address_a[5]
address_a[6] => altsyncram_3571:auto_generated.address_a[6]
address_a[7] => altsyncram_3571:auto_generated.address_a[7]
address_a[8] => altsyncram_3571:auto_generated.address_a[8]
address_a[9] => altsyncram_3571:auto_generated.address_a[9]
address_a[10] => altsyncram_3571:auto_generated.address_a[10]
address_a[11] => altsyncram_3571:auto_generated.address_a[11]
address_a[12] => altsyncram_3571:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3571:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3571:auto_generated.q_a[0]
q_a[1] <= altsyncram_3571:auto_generated.q_a[1]
q_a[2] <= altsyncram_3571:auto_generated.q_a[2]
q_a[3] <= altsyncram_3571:auto_generated.q_a[3]
q_a[4] <= altsyncram_3571:auto_generated.q_a[4]
q_a[5] <= altsyncram_3571:auto_generated.q_a[5]
q_a[6] <= altsyncram_3571:auto_generated.q_a[6]
q_a[7] <= altsyncram_3571:auto_generated.q_a[7]
q_a[8] <= altsyncram_3571:auto_generated.q_a[8]
q_a[9] <= altsyncram_3571:auto_generated.q_a[9]
q_a[10] <= altsyncram_3571:auto_generated.q_a[10]
q_a[11] <= altsyncram_3571:auto_generated.q_a[11]
q_a[12] <= altsyncram_3571:auto_generated.q_a[12]
q_a[13] <= altsyncram_3571:auto_generated.q_a[13]
q_a[14] <= altsyncram_3571:auto_generated.q_a[14]
q_a[15] <= altsyncram_3571:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video|ALTSYNCRAM:SPROM_B732_Sprites_hcc_813_LPMROM_TrackSprite|altsyncram_3571:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => rden_a_store.DATAIN


|Video|ALTSYNCRAM:SPROM_B758_Sprites_hcc_14_LPMROM_CarSprites_0
wren_a => ~NO_FANOUT~
rden_a => altsyncram_k371:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k371:auto_generated.address_a[0]
address_a[1] => altsyncram_k371:auto_generated.address_a[1]
address_a[2] => altsyncram_k371:auto_generated.address_a[2]
address_a[3] => altsyncram_k371:auto_generated.address_a[3]
address_a[4] => altsyncram_k371:auto_generated.address_a[4]
address_a[5] => altsyncram_k371:auto_generated.address_a[5]
address_a[6] => altsyncram_k371:auto_generated.address_a[6]
address_a[7] => altsyncram_k371:auto_generated.address_a[7]
address_a[8] => altsyncram_k371:auto_generated.address_a[8]
address_a[9] => altsyncram_k371:auto_generated.address_a[9]
address_a[10] => altsyncram_k371:auto_generated.address_a[10]
address_a[11] => altsyncram_k371:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k371:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k371:auto_generated.q_a[0]
q_a[1] <= altsyncram_k371:auto_generated.q_a[1]
q_a[2] <= altsyncram_k371:auto_generated.q_a[2]
q_a[3] <= altsyncram_k371:auto_generated.q_a[3]
q_a[4] <= altsyncram_k371:auto_generated.q_a[4]
q_a[5] <= altsyncram_k371:auto_generated.q_a[5]
q_a[6] <= altsyncram_k371:auto_generated.q_a[6]
q_a[7] <= altsyncram_k371:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video|ALTSYNCRAM:SPROM_B758_Sprites_hcc_14_LPMROM_CarSprites_0|altsyncram_k371:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


|Video|ALTSYNCRAM:SPROM_B785_Sprites_hcc_14_LPMROM_CarSprites_1
wren_a => ~NO_FANOUT~
rden_a => altsyncram_l371:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l371:auto_generated.address_a[0]
address_a[1] => altsyncram_l371:auto_generated.address_a[1]
address_a[2] => altsyncram_l371:auto_generated.address_a[2]
address_a[3] => altsyncram_l371:auto_generated.address_a[3]
address_a[4] => altsyncram_l371:auto_generated.address_a[4]
address_a[5] => altsyncram_l371:auto_generated.address_a[5]
address_a[6] => altsyncram_l371:auto_generated.address_a[6]
address_a[7] => altsyncram_l371:auto_generated.address_a[7]
address_a[8] => altsyncram_l371:auto_generated.address_a[8]
address_a[9] => altsyncram_l371:auto_generated.address_a[9]
address_a[10] => altsyncram_l371:auto_generated.address_a[10]
address_a[11] => altsyncram_l371:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l371:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l371:auto_generated.q_a[0]
q_a[1] <= altsyncram_l371:auto_generated.q_a[1]
q_a[2] <= altsyncram_l371:auto_generated.q_a[2]
q_a[3] <= altsyncram_l371:auto_generated.q_a[3]
q_a[4] <= altsyncram_l371:auto_generated.q_a[4]
q_a[5] <= altsyncram_l371:auto_generated.q_a[5]
q_a[6] <= altsyncram_l371:auto_generated.q_a[6]
q_a[7] <= altsyncram_l371:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video|ALTSYNCRAM:SPROM_B785_Sprites_hcc_14_LPMROM_CarSprites_1|altsyncram_l371:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => rden_a_store.DATAIN


