My implementation of RISC V ISA in Verilog


<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/RISC-V.jpg" width="800">
</p>

Control unit signals

|      |      |
|------|------|
| 1    |  2   |

