#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  4 22:25:06 2019
# Process ID: 6304
# Current directory: D:/FPGA/LAB02_HW/p2/block1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2788 D:\FPGA\LAB02_HW\p2\block1\block1.xpr
# Log file: D:/FPGA/LAB02_HW/p2/block1/vivado.log
# Journal file: D:/FPGA/LAB02_HW/p2/block1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/LAB02_HW/p2/block1/block1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/LAB02_HW/p2/block1/block1.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 767.328 ; gain = 147.008
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/fpga/lab02_hw/p2/block1/block1.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FPGA/LAB02_HW/p2/block1/block1.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FPGA/LAB02_HW/p2/block1/block1.srcs'
close_project
create_project block_top D:/FPGA/LAB02_HW/p2/block_top -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property  ip_repo_paths  D:/FPGA/LAB02_HW/p2 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/LAB02_HW/p2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/LAB02_HW/p2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/LAB02_HW/p2/block_top'.)
create_bd_design "design_1"
Wrote  : <D:\FPGA\LAB02_HW\p2\block_top\block_top.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 889.199 ; gain = 59.984
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:divider:1.0 divider_0
create_bd_cell -type ip -vlnv xilinx.com:user:main:1.0 main_0
create_bd_cell -type ip -vlnv xilinx.com:user:RGB_LED:1.0 RGB_LED_0
endgroup
set_property location {0.5 -81 -133} [get_bd_cells main_0]
set_property location {0.5 -278 -126} [get_bd_cells divider_0]
connect_bd_net [get_bd_pins divider_0/clk_div] [get_bd_pins main_0/clk_div]
connect_bd_net [get_bd_pins main_0/c_count] [get_bd_pins RGB_LED_0/R_time_in]
create_bd_port -dir I -type rst rst
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports rst]
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_ports clk] [get_bd_pins divider_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins RGB_LED_0/clk]
connect_bd_net [get_bd_ports rst] [get_bd_pins divider_0/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins main_0/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins RGB_LED_0/rst]
create_bd_port -dir O -type data led4_r
startgroup
connect_bd_net [get_bd_ports led4_r] [get_bd_pins RGB_LED_0/R_out]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /divider_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /main_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /RGB_LED_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /RGB_LED_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
file mkdir D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1
file mkdir D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1/new
close [ open D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1/new/pynq-z2_v1.0.xdc w ]
add_files -fileset constrs_1 D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1/new/pynq-z2_v1.0.xdc
make_wrapper -files [get_files D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\LAB02_HW\p2\block_top\block_top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block main_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_LED_0 .
Exporting to file D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs synth_1 -jobs 12
[Sun Aug  4 22:30:56 2019] Launched design_1_main_0_0_synth_1, design_1_RGB_LED_0_0_synth_1, design_1_divider_0_0_synth_1...
Run output will be captured here:
design_1_main_0_0_synth_1: D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/design_1_main_0_0_synth_1/runme.log
design_1_RGB_LED_0_0_synth_1: D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/design_1_RGB_LED_0_0_synth_1/runme.log
design_1_divider_0_0_synth_1: D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/design_1_divider_0_0_synth_1/runme.log
[Sun Aug  4 22:30:56 2019] Launched synth_1...
Run output will be captured here: D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sun Aug  4 22:32:02 2019] Launched impl_1...
Run output will be captured here: D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Aug  4 22:33:05 2019] Launched impl_1...
Run output will be captured here: D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  4 22:36:03 2019...
