module Flags(input logic [31:0] result, output logic zero, output logic overflow, output logic sign);
    assign zero = (result == 0);
    assign overflow = (result[31] ^ result[30]) & (result[31] ^ result[29]);
    assign sign = result[31];
endmodule