Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jul 20 12:06:18 2019
| Host         : Chukwuemeka running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SAP1_timing_summary_routed.rpt -pb SAP1_timing_summary_routed.pb -rpx SAP1_timing_summary_routed.rpx -warn_on_violation
| Design       : SAP1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: BTN[1] (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: COMPONENT_3/Q_tmp_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: COMPONENT_3/Q_tmp_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: COMPONENT_3/Q_tmp_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: COMPONENT_3/Q_tmp_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: COMPONENT_5/RC/T_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: COMPONENT_5/RC/T_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: COMPONENT_5/RC/T_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: COMPONENT_5/RC/T_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: COMPONENT_5/RC/T_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 428 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.646        0.000                      0                   90        0.087        0.000                      0                   90        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.646        0.000                      0                   90        0.087        0.000                      0                   90        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMPONENT_1/Pre_Q_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.873%)  route 0.660ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.276ns = ( 12.276 - 5.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[2]/Q
                         net (fo=12, routed)          0.660     8.979    COMPONENT_1/count
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    10.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.241 f  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    10.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.843 f  clock_BUFG_inst/O
                         net (fo=46, routed)          1.433    12.276    COMPONENT_1/clock_BUFG
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.549    12.825    
                         clock uncertainty           -0.035    12.789    
    SLICE_X30Y59         FDCE (Setup_fdce_C_CE)      -0.164    12.625    COMPONENT_1/Pre_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMPONENT_1/Pre_Q_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.873%)  route 0.660ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.276ns = ( 12.276 - 5.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[2]/Q
                         net (fo=12, routed)          0.660     8.979    COMPONENT_1/count
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    10.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.241 f  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    10.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.843 f  clock_BUFG_inst/O
                         net (fo=46, routed)          1.433    12.276    COMPONENT_1/clock_BUFG
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.549    12.825    
                         clock uncertainty           -0.035    12.789    
    SLICE_X30Y59         FDCE (Setup_fdce_C_CE)      -0.164    12.625    COMPONENT_1/Pre_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMPONENT_1/Pre_Q_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.873%)  route 0.660ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.276ns = ( 12.276 - 5.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[2]/Q
                         net (fo=12, routed)          0.660     8.979    COMPONENT_1/count
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    10.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.241 f  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    10.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.843 f  clock_BUFG_inst/O
                         net (fo=46, routed)          1.433    12.276    COMPONENT_1/clock_BUFG
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.549    12.825    
                         clock uncertainty           -0.035    12.789    
    SLICE_X30Y59         FDCE (Setup_fdce_C_CE)      -0.164    12.625    COMPONENT_1/Pre_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMPONENT_1/Pre_Q_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.873%)  route 0.660ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.276ns = ( 12.276 - 5.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[2]/Q
                         net (fo=12, routed)          0.660     8.979    COMPONENT_1/count
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    10.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.241 f  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    10.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.843 f  clock_BUFG_inst/O
                         net (fo=46, routed)          1.433    12.276    COMPONENT_1/clock_BUFG
    SLICE_X30Y59         FDCE                                         r  COMPONENT_1/Pre_Q_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.549    12.825    
                         clock uncertainty           -0.035    12.789    
    SLICE_X30Y59         FDCE (Setup_fdce_C_CE)      -0.164    12.625    COMPONENT_1/Pre_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OR9/Q_tmp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.676ns (14.254%)  route 4.067ns (85.746%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.278ns = ( 17.278 - 10.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[4]/Q
                         net (fo=11, routed)          1.165     9.485    COMPONENT_3/T[1]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.609 r  COMPONENT_3/Ea_BUFG_inst_i_1/O
                         net (fo=11, routed)          1.149    10.758    Ea
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    10.854 r  Ea_BUFG_inst/O
                         net (fo=24, routed)          1.752    12.606    OR9/E[0]
    SLICE_X32Y55         FDCE                                         r  OR9/Q_tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    15.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.435    17.278    OR9/clock_BUFG
    SLICE_X32Y55         FDCE                                         r  OR9/Q_tmp_reg[2]/C
                         clock pessimism              0.549    17.827    
                         clock uncertainty           -0.035    17.791    
    SLICE_X32Y55         FDCE (Setup_fdce_C_CE)      -0.205    17.586    OR9/Q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.586    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OR9/Q_tmp_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.676ns (14.254%)  route 4.067ns (85.746%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.278ns = ( 17.278 - 10.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[4]/Q
                         net (fo=11, routed)          1.165     9.485    COMPONENT_3/T[1]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.609 r  COMPONENT_3/Ea_BUFG_inst_i_1/O
                         net (fo=11, routed)          1.149    10.758    Ea
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    10.854 r  Ea_BUFG_inst/O
                         net (fo=24, routed)          1.752    12.606    OR9/E[0]
    SLICE_X32Y55         FDCE                                         r  OR9/Q_tmp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    15.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.435    17.278    OR9/clock_BUFG
    SLICE_X32Y55         FDCE                                         r  OR9/Q_tmp_reg[6]/C
                         clock pessimism              0.549    17.827    
                         clock uncertainty           -0.035    17.791    
    SLICE_X32Y55         FDCE (Setup_fdce_C_CE)      -0.205    17.586    OR9/Q_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         17.586    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OR9/Q_tmp_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.676ns (14.254%)  route 4.067ns (85.746%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.278ns = ( 17.278 - 10.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[4]/Q
                         net (fo=11, routed)          1.165     9.485    COMPONENT_3/T[1]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.609 r  COMPONENT_3/Ea_BUFG_inst_i_1/O
                         net (fo=11, routed)          1.149    10.758    Ea
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    10.854 r  Ea_BUFG_inst/O
                         net (fo=24, routed)          1.752    12.606    OR9/E[0]
    SLICE_X32Y55         FDCE                                         r  OR9/Q_tmp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    15.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.435    17.278    OR9/clock_BUFG
    SLICE_X32Y55         FDCE                                         r  OR9/Q_tmp_reg[7]/C
                         clock pessimism              0.549    17.827    
                         clock uncertainty           -0.035    17.791    
    SLICE_X32Y55         FDCE (Setup_fdce_C_CE)      -0.205    17.586    OR9/Q_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         17.586    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OR9/Q_tmp_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.676ns (14.298%)  route 4.052ns (85.702%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.276ns = ( 17.276 - 10.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[4]/Q
                         net (fo=11, routed)          1.165     9.485    COMPONENT_3/T[1]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.609 r  COMPONENT_3/Ea_BUFG_inst_i_1/O
                         net (fo=11, routed)          1.149    10.758    Ea
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    10.854 r  Ea_BUFG_inst/O
                         net (fo=24, routed)          1.738    12.592    OR9/E[0]
    SLICE_X35Y57         FDCE                                         r  OR9/Q_tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    15.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.433    17.276    OR9/clock_BUFG
    SLICE_X35Y57         FDCE                                         r  OR9/Q_tmp_reg[4]/C
                         clock pessimism              0.549    17.825    
                         clock uncertainty           -0.035    17.789    
    SLICE_X35Y57         FDCE (Setup_fdce_C_CE)      -0.205    17.584    OR9/Q_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         17.584    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OR9/Q_tmp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.676ns (14.295%)  route 4.053ns (85.705%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 17.277 - 10.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[4]/Q
                         net (fo=11, routed)          1.165     9.485    COMPONENT_3/T[1]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.609 r  COMPONENT_3/Ea_BUFG_inst_i_1/O
                         net (fo=11, routed)          1.149    10.758    Ea
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    10.854 r  Ea_BUFG_inst/O
                         net (fo=24, routed)          1.739    12.593    OR9/E[0]
    SLICE_X34Y55         FDCE                                         r  OR9/Q_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    15.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.434    17.277    OR9/clock_BUFG
    SLICE_X34Y55         FDCE                                         r  OR9/Q_tmp_reg[0]/C
                         clock pessimism              0.549    17.826    
                         clock uncertainty           -0.035    17.790    
    SLICE_X34Y55         FDCE (Setup_fdce_C_CE)      -0.169    17.621    OR9/Q_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 COMPONENT_5/RC/T_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OR9/Q_tmp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.676ns (14.295%)  route 4.053ns (85.705%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 17.277 - 10.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.006     5.527    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.651 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     6.218    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.314 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.550     7.864    COMPONENT_5/RC/clock_BUFG
    SLICE_X28Y62         FDRE                                         r  COMPONENT_5/RC/T_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     8.320 r  COMPONENT_5/RC/T_reg[4]/Q
                         net (fo=11, routed)          1.165     9.485    COMPONENT_3/T[1]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.609 r  COMPONENT_3/Ea_BUFG_inst_i_1/O
                         net (fo=11, routed)          1.149    10.758    Ea
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    10.854 r  Ea_BUFG_inst/O
                         net (fo=24, routed)          1.739    12.593    OR9/E[0]
    SLICE_X34Y55         FDCE                                         r  OR9/Q_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.800    15.141    COMPONENT_3/CLK_IBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  COMPONENT_3/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.752    clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  clock_BUFG_inst/O
                         net (fo=46, routed)          1.434    17.277    OR9/clock_BUFG
    SLICE_X34Y55         FDCE                                         r  OR9/Q_tmp_reg[1]/C
                         clock pessimism              0.549    17.826    
                         clock uncertainty           -0.035    17.790    
    SLICE_X34Y55         FDCE (Setup_fdce_C_CE)      -0.169    17.621    OR9/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  5.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.935 r  SCREEN/countM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    SCREEN/countM_reg[8]_i_1_n_8
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.948 r  SCREEN/countM_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.948    SCREEN/countM_reg[8]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.971 r  SCREEN/countM_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    SCREEN/countM_reg[8]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.973 r  SCREEN/countM_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    SCREEN/countM_reg[8]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  SCREEN/countM_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.922 r  SCREEN/countM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    SCREEN/countM_reg[8]_i_1_n_1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.975 r  SCREEN/countM_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    SCREEN/countM_reg[12]_i_1_n_8
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.922 r  SCREEN/countM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    SCREEN/countM_reg[8]_i_1_n_1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.988 r  SCREEN/countM_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    SCREEN/countM_reg[12]_i_1_n_6
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.922 r  SCREEN/countM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    SCREEN/countM_reg[8]_i_1_n_1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.011 r  SCREEN/countM_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    SCREEN/countM_reg[12]_i_1_n_7
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.922 r  SCREEN/countM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    SCREEN/countM_reg[8]_i_1_n_1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.013 r  SCREEN/countM_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    SCREEN/countM_reg[12]_i_1_n_5
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  SCREEN/countM_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.922 r  SCREEN/countM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    SCREEN/countM_reg[8]_i_1_n_1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.962 r  SCREEN/countM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    SCREEN/countM_reg[12]_i_1_n_1
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.015 r  SCREEN/countM_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    SCREEN/countM_reg[16]_i_1_n_8
    SLICE_X38Y52         FDRE                                         r  SCREEN/countM_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  SCREEN/countM_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SCREEN/countM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCREEN/countM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SCREEN/countM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SCREEN/countM_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    SCREEN/countM_reg_n_1_[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  SCREEN/countM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    SCREEN/countM_reg[4]_i_1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.922 r  SCREEN/countM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    SCREEN/countM_reg[8]_i_1_n_1
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.962 r  SCREEN/countM_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    SCREEN/countM_reg[12]_i_1_n_1
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.028 r  SCREEN/countM_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.028    SCREEN/countM_reg[16]_i_1_n_6
    SLICE_X38Y52         FDRE                                         r  SCREEN/countM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    SCREEN/CLK_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  SCREEN/countM_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.134     1.848    SCREEN/countM_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y58   COMPONENT_2/Q_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y58   COMPONENT_2/Q_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y58   COMPONENT_2/Q_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y58   COMPONENT_3/Q_tmp_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y61   COMPONENT_5/RC/T_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y58   COMPONENT_3/Q_tmp_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y58   COMPONENT_8/Q_tmp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   SCREEN/countM_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   SCREEN/countM_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   SCREEN/countM_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   SCREEN/countM_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   SCREEN/countM_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   SCREEN/countM_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   SCREEN/countM_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y59   COMPONENT_1/Pre_Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   COMPONENT_8/Q_tmp_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   COMPONENT_8/Q_tmp_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   COMPONENT_8/Q_tmp_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   COMPONENT_8/Q_tmp_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   SCREEN/countM_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   SCREEN/countM_reg[18]/C



