INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 19:26:30 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.435ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/dataKnown_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 1.897ns (23.321%)  route 6.237ns (76.679%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4194, unset)         1.394     1.394    c_LSQ_A/loadQ/clk
    SLICE_X51Y141        FDRE                                         r  c_LSQ_A/loadQ/dataKnown_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDRE (Prop_fdre_C_Q)         0.269     1.663 f  c_LSQ_A/loadQ/dataKnown_2_reg/Q
                         net (fo=6, routed)           0.692     2.355    c_LSQ_A/loadQ/storeQ_io_loadDataDone_2
    SLICE_X52Y144        LUT6 (Prop_lut6_I4_O)        0.053     2.408 f  c_LSQ_A/loadQ/head[3]_i_5/O
                         net (fo=3, routed)           0.500     2.908    c_LSQ_A/loadQ/head[3]_i_5_n_0
    SLICE_X52Y143        LUT5 (Prop_lut5_I0_O)        0.053     2.961 r  c_LSQ_A/loadQ/full_reg_i_5/O
                         net (fo=5, routed)           0.334     3.295    c_LSQ_A/loadQ/full_reg_i_5_n_0
    SLICE_X52Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.348 r  c_LSQ_A/loadQ/Memory_reg_0_1_0_5_i_13/O
                         net (fo=64, routed)          0.820     4.168    c_LSQ_A/loadQ/Memory_reg_0_1_0_5_i_13_n_0
    SLICE_X53Y138        MUXF7 (Prop_muxf7_S_O)       0.174     4.342 f  c_LSQ_A/loadQ/Memory_reg_0_1_0_5_i_10/O
                         net (fo=1, routed)           0.317     4.659    c_LSQ_A/loadQ/Memory_reg_0_1_0_5_i_10_n_0
    SLICE_X54Y139        LUT6 (Prop_lut6_I1_O)        0.153     4.812 r  c_LSQ_A/loadQ/Memory_reg_0_1_0_5_i_2/O
                         net (fo=9, routed)           0.477     5.289    c_LSQ_A/loadQ/dataKnown_7_reg_0
    SLICE_X55Y144        LUT2 (Prop_lut2_I0_O)        0.053     5.342 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_1/O
                         net (fo=1, routed)           0.143     5.485    icmp_8/dataOutArray[0]0_carry__0_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     5.844 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.844    icmp_8/dataOutArray[0]0_carry_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.904 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.904    icmp_8/dataOutArray[0]0_carry__0_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.964 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.964    icmp_8/dataOutArray[0]0_carry__1_n_0
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     6.096 f  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=22, routed)          0.328     6.424    Buffer_6/fifo/CO[0]
    SLICE_X51Y147        LUT3 (Prop_lut3_I0_O)        0.160     6.584 f  Buffer_6/fifo/end_valid_INST_0_i_8/O
                         net (fo=6, routed)           0.274     6.858    Buffer_6/fifo/Empty_reg_3
    SLICE_X50Y148        LUT6 (Prop_lut6_I2_O)        0.053     6.911 f  Buffer_6/fifo/validArray[0]_i_2/O
                         net (fo=7, routed)           0.487     7.398    forkC_9/generateBlocks[0].regblock/Tail_reg[0]
    SLICE_X48Y148        LUT6 (Prop_lut6_I1_O)        0.053     7.451 f  forkC_9/generateBlocks[0].regblock/Memory_reg_0_1_0_5_i_9/O
                         net (fo=4, routed)           0.320     7.771    fork_8/generateBlocks[2].regblock/full_reg_i_10
    SLICE_X49Y146        LUT6 (Prop_lut6_I1_O)        0.053     7.824 f  fork_8/generateBlocks[2].regblock/full_reg_i_19/O
                         net (fo=3, routed)           0.574     8.398    fork_8/generateBlocks[1].regblock/reg_value_i_3__0_0
    SLICE_X49Y145        LUT6 (Prop_lut6_I3_O)        0.053     8.451 f  fork_8/generateBlocks[1].regblock/reg_value_i_6/O
                         net (fo=3, routed)           0.249     8.700    fork_8/generateBlocks[1].regblock/reg_value_reg_0
    SLICE_X49Y144        LUT6 (Prop_lut6_I4_O)        0.053     8.753 f  fork_8/generateBlocks[1].regblock/reg_value_i_3__0/O
                         net (fo=19, routed)          0.327     9.080    c_LSQ_A/loadQ/loadCompleted_0_reg_0
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.053     9.133 r  c_LSQ_A/loadQ/head[3]_i_1__0/O
                         net (fo=4, routed)           0.395     9.528    c_LSQ_A/loadQ/_T_98230
    SLICE_X53Y143        FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4194, unset)         1.284     5.284    c_LSQ_A/loadQ/clk
    SLICE_X53Y143        FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
                         clock pessimism              0.089     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X53Y143        FDRE (Setup_fdre_C_CE)      -0.244     5.094    c_LSQ_A/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          5.094    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 -4.435    




