<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4'" level="0">
<item name = "Date">Sun Nov 13 23:03:27 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">serialization_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 8.000 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8020, 8020, 64.160 us, 64.160 us, 8020, 8020, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_63_3_VITIS_LOOP_64_4">8018, 8018, 20, 1, 1, 8000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 615, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 807, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln63_fu_238_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln66_1_fu_337_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln66_2_fu_351_p2">+, 0, 0, 32, 32, 4</column>
<column name="add_ln66_3_fu_367_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln66_fu_327_p2">+, 0, 0, 39, 32, 32</column>
<column name="counter_4_fu_281_p2">+, 0, 0, 39, 32, 1</column>
<column name="dst_counter_4_fu_401_p2">+, 0, 0, 39, 32, 4</column>
<column name="j_2_fu_295_p2">+, 0, 0, 13, 4, 1</column>
<column name="src_counter_6_fu_384_p2">+, 0, 0, 39, 32, 32</column>
<column name="src_counter_8_fu_396_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln66_fu_357_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_state14_pp0_stage0_iter13">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_408">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op91_readreq_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op98_read_state14">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln63_fu_232_p2">icmp, 0, 0, 12, 13, 9</column>
<column name="icmp_ln64_fu_247_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln65_fu_261_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln70_fu_270_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="counter_fu_287_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_counter_fu_407_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln63_1_fu_253_p3">select, 0, 0, 4, 1, 1</column>
<column name="src_counter_7_fu_389_p3">select, 0, 0, 32, 1, 32</column>
<column name="src_counter_fu_414_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter15_storemerge1_reg_188">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_storemerge1_reg_188">9, 2, 8, 16</column>
<column name="counter_2_fu_108">9, 2, 32, 64</column>
<column name="dst_counter_1_fu_100">9, 2, 32, 64</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_112">9, 2, 13, 26</column>
<column name="j_fu_96">9, 2, 4, 8</column>
<column name="src_counter_5_fu_104">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter10_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter11_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter12_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter13_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter14_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter15_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter4_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter5_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter6_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter7_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter8_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter9_storemerge1_reg_188">8, 0, 8, 0</column>
<column name="counter_2_fu_108">32, 0, 32, 0</column>
<column name="dst_counter_1_fu_100">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_539">8, 0, 8, 0</column>
<column name="gmem_addr_2_reg_533">64, 0, 64, 0</column>
<column name="gmem_addr_reg_527">64, 0, 64, 0</column>
<column name="icmp_ln63_reg_493">1, 0, 1, 0</column>
<column name="icmp_ln65_reg_502">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_506">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_112">13, 0, 13, 0</column>
<column name="j_fu_96">4, 0, 4, 0</column>
<column name="mul_ln72_reg_522">32, 0, 32, 0</column>
<column name="select_ln63_1_reg_497">4, 0, 4, 0</column>
<column name="select_ln63_cast_reg_488">7, 0, 32, 25</column>
<column name="skip_row_arr_load_reg_517">32, 0, 32, 0</column>
<column name="src_counter_5_fu_104">32, 0, 32, 0</column>
<column name="gmem_addr_reg_527">64, 32, 64, 0</column>
<column name="icmp_ln63_reg_493">64, 32, 1, 0</column>
<column name="icmp_ln65_reg_502">64, 32, 1, 0</column>
<column name="icmp_ln70_reg_506">64, 32, 1, 0</column>
<column name="select_ln63_1_reg_497">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="grp_fu_1424_p_din0">out, 32, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="grp_fu_1424_p_din1">out, 5, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="grp_fu_1424_p_dout0">in, 32, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="grp_fu_1424_p_ce">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="skip_row_arr_address0">out, 10, ap_memory, skip_row_arr, array</column>
<column name="skip_row_arr_ce0">out, 1, ap_memory, skip_row_arr, array</column>
<column name="skip_row_arr_q0">in, 32, ap_memory, skip_row_arr, array</column>
<column name="icmp_ln31">in, 1, ap_none, icmp_ln31, scalar</column>
<column name="select_ln63">in, 7, ap_none, select_ln63, scalar</column>
<column name="dst_buff">in, 64, ap_none, dst_buff, scalar</column>
<column name="src_buff">in, 64, ap_none, src_buff, scalar</column>
<column name="dst_counter_1_out">out, 32, ap_vld, dst_counter_1_out, pointer</column>
<column name="dst_counter_1_out_ap_vld">out, 1, ap_vld, dst_counter_1_out, pointer</column>
</table>
</item>
</section>
</profile>
