GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v'
Analyzing included file 'define.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v":1)
Back to file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v":1)
Analyzing included file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\static_macro_define.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v":2)
Back to file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v":2)
Analyzing included file 'parameter.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v":15)
Back to file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v":15)
Analyzing Verilog file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v'
Analyzing included file 'define.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":416)
Back to file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":416)
Analyzing included file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\static_macro_define.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":416)
Back to file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":416)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Undeclared symbol '**', assumed default net type '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
Analyzing Verilog file 'F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\static_macro_define.v'
Compiling module 'Complex_Multiplier_Top'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\cmult_wrap.v":3)
Compiling module '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
WARN  (EX3670) : Actual bit length ** differs from formal bit length ** for port '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
WARN  (EX3670) : Actual bit length ** differs from formal bit length ** for port '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
WARN  (EX3670) : Actual bit length ** differs from formal bit length ** for port '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
WARN  (EX3670) : Actual bit length ** differs from formal bit length ** for port '**'("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Complex_Multiplier\data\comp_mult.v":0)
NOTE  (EX0101) : Current top module is "Complex_Multiplier_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\schoolwork\chipdesign\codes\own\fpga_gowin_flow_estimation-main\fpga_gowin_flow_estimation-main\src\complex_multiplier\temp\Complex_Multiplier\complex_multiplier.vg" completed
Generate template file "F:\schoolwork\chipdesign\codes\own\fpga_gowin_flow_estimation-main\fpga_gowin_flow_estimation-main\src\complex_multiplier\temp\Complex_Multiplier\complex_multiplier_tmp.v" completed
[100%] Generate report file "F:\schoolwork\chipdesign\codes\own\fpga_gowin_flow_estimation-main\fpga_gowin_flow_estimation-main\src\complex_multiplier\temp\Complex_Multiplier\complex_multiplier_syn.rpt.html" completed
GowinSynthesis finish
