{
  "design": {
    "design_info": {
      "boundary_crc": "0xA109ACEDA109ACED",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_3",
      "name": "design_3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "design_2_wrapper_0": ""
    },
    "ports": {
      "N_0_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk_0_0": {
        "direction": "I"
      },
      "u_0_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "t_last_0_0": {
        "direction": "O"
      }
    },
    "components": {
      "design_2_wrapper_0": {
        "vlnv": "xilinx.com:user:design_2_wrapper:1.0",
        "xci_name": "design_3_design_2_wrapper_0_0",
        "xci_path": "ip\\design_3_design_2_wrapper_0_0\\design_3_design_2_wrapper_0_0.xci",
        "inst_hier_path": "design_2_wrapper_0"
      }
    },
    "nets": {
      "N_0_0_1": {
        "ports": [
          "N_0_0",
          "design_2_wrapper_0/N_0"
        ]
      },
      "clk_0_0_1": {
        "ports": [
          "clk_0_0",
          "design_2_wrapper_0/clk_0"
        ]
      },
      "design_2_wrapper_0_t_last_0": {
        "ports": [
          "design_2_wrapper_0/t_last_0",
          "t_last_0_0"
        ]
      },
      "u_0_0_1": {
        "ports": [
          "u_0_0",
          "design_2_wrapper_0/u_0"
        ]
      }
    }
  }
}