ğŸ‘‹ Hi, Iâ€™m @harish7387
ğŸ‘€ Iâ€™m interested in VLSI chip design
ğŸŒ± Iâ€™m currently learning Verilog, SystemVerilog, and RTL to GDSII flow
ğŸ’ï¸ Iâ€™m looking to collaborate on internships and embedded systems projects
ğŸ“« How to reach me: reddyharish527@gmail.com
ğŸ˜„ Pronouns: he/him
âš¡ Fun fact: I can get lost in chip schematics the way others get lost in Netflix
<!---
harish7387/harish7387 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
