C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module controler

Top level modules:
	controler

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module br

Top level modules:
	br

} {} {}} /home/jules/Documents/RISC-V/tb/cpu_tb.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/tb/cpu_tb.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/ram.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/ram.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ram

Top level modules:
	ram

} {} {}} /home/jules/Documents/RISC-V/verilog/mem_unit/ram.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/mem_unit/ram.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module if_id_register

Top level modules:
	if_id_register

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/br.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/br.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module br

Top level modules:
	br

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/lsu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/lsu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module lsu

Top level modules:
	lsu

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/br.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/br.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module br

Top level modules:
	br

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/rom.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/rom.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module pc

Top level modules:
	pc

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux3x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux2x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module ram

Top level modules:
	ram

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module controller

Top level modules:
	controller

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module mem_wb_register

Top level modules:
	mem_wb_register

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ex_stage

Top level modules:
	ex_stage

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mem_stage

Top level modules:
	mem_stage

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module id_ex_register

Top level modules:
	id_ex_register

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/lsu.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/lsu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module lsu

Top level modules:
	lsu

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module id_stage

Top level modules:
	id_stage

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pc.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pc.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module pc

Top level modules:
	pc

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/mux3x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module wb_stage

Top level modules:
	wb_stage

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module if_id_register

Top level modules:
	if_id_register

} {} {}} /home/jules/Documents/RISC-V/verilog/cpu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/cpu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux2x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module id_stage

Top level modules:
	id_stage

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/rom.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/rom.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rom

Top level modules:
	rom

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module pc

Top level modules:
	pc

} {} {}} /home/jules/Documents/RISC-V/verilog/mem_unit/rom.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/mem_unit/rom.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module controller

Top level modules:
	controller

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module wb_stage

Top level modules:
	wb_stage

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/alu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/ram.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/mem_unit/ram.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/br.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/br.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module br

Top level modules:
	br

} {} {}} /home/jules/Documents/RISC-V/verilog/controller.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/controller.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module controler

Top level modules:
	controler

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module id_ex_register

Top level modules:
	id_ex_register

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/alu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module lsu

Top level modules:
	lsu

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux3x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}} /home/jules/Documents/RISC-V/verilog/exec_unit/mux2x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/exec_unit/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module ex_stage

Top level modules:
	ex_stage

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module mem_stage

Top level modules:
	mem_stage

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/hazard_detection_unit.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/hazard_detection_unit.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module hazard_detection_unit

Top level modules:
	hazard_detection_unit

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
-- Compiling module lsu

Top level modules:
	lsu

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module if_stage

Top level modules:
	if_stage

} {} {}} C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/alu.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mem_wb_register

Top level modules:
	mem_wb_register

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module controler

Top level modules:
	controler

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}} /home/jules/Documents/RISC-V/verilog/register_file.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/register_file.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/lsu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/exec_unit/lsu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module lsu

Top level modules:
	lsu

} {} {}} /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ex_mem_register

Top level modules:
	ex_mem_register

} {} {}}
