
thesis-2-nucleo-h7a3zi-q.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aac4  080002b0  080002b0  000102b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  0800ad78  0800ad78  0001ad78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800aef8  0800aef8  0001aef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800af00  0800af00  0001af00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800af04  0800af04  0001af04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  24000000  0800af08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007e8  24000074  0800af7c  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400085c  0800af7c  0002085c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ee4c  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003ba2  00000000  00000000  0003eeee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001760  00000000  00000000  00042a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000015b8  00000000  00000000  000441f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000348f2  00000000  00000000  000457a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021096  00000000  00000000  0007a09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015574b  00000000  00000000  0009b130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001f087b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000065c4  00000000  00000000  001f08cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000074 	.word	0x24000074
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800ad5c 	.word	0x0800ad5c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000078 	.word	0x24000078
 80002ec:	0800ad5c 	.word	0x0800ad5c

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b974 	b.w	8000968 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f806 	bl	8000698 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__udivmoddi4>:
 8000698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800069c:	9d08      	ldr	r5, [sp, #32]
 800069e:	4604      	mov	r4, r0
 80006a0:	468e      	mov	lr, r1
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d14d      	bne.n	8000742 <__udivmoddi4+0xaa>
 80006a6:	428a      	cmp	r2, r1
 80006a8:	4694      	mov	ip, r2
 80006aa:	d969      	bls.n	8000780 <__udivmoddi4+0xe8>
 80006ac:	fab2 f282 	clz	r2, r2
 80006b0:	b152      	cbz	r2, 80006c8 <__udivmoddi4+0x30>
 80006b2:	fa01 f302 	lsl.w	r3, r1, r2
 80006b6:	f1c2 0120 	rsb	r1, r2, #32
 80006ba:	fa20 f101 	lsr.w	r1, r0, r1
 80006be:	fa0c fc02 	lsl.w	ip, ip, r2
 80006c2:	ea41 0e03 	orr.w	lr, r1, r3
 80006c6:	4094      	lsls	r4, r2
 80006c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80006cc:	0c21      	lsrs	r1, r4, #16
 80006ce:	fbbe f6f8 	udiv	r6, lr, r8
 80006d2:	fa1f f78c 	uxth.w	r7, ip
 80006d6:	fb08 e316 	mls	r3, r8, r6, lr
 80006da:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80006de:	fb06 f107 	mul.w	r1, r6, r7
 80006e2:	4299      	cmp	r1, r3
 80006e4:	d90a      	bls.n	80006fc <__udivmoddi4+0x64>
 80006e6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ea:	f106 30ff 	add.w	r0, r6, #4294967295
 80006ee:	f080 811f 	bcs.w	8000930 <__udivmoddi4+0x298>
 80006f2:	4299      	cmp	r1, r3
 80006f4:	f240 811c 	bls.w	8000930 <__udivmoddi4+0x298>
 80006f8:	3e02      	subs	r6, #2
 80006fa:	4463      	add	r3, ip
 80006fc:	1a5b      	subs	r3, r3, r1
 80006fe:	b2a4      	uxth	r4, r4
 8000700:	fbb3 f0f8 	udiv	r0, r3, r8
 8000704:	fb08 3310 	mls	r3, r8, r0, r3
 8000708:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800070c:	fb00 f707 	mul.w	r7, r0, r7
 8000710:	42a7      	cmp	r7, r4
 8000712:	d90a      	bls.n	800072a <__udivmoddi4+0x92>
 8000714:	eb1c 0404 	adds.w	r4, ip, r4
 8000718:	f100 33ff 	add.w	r3, r0, #4294967295
 800071c:	f080 810a 	bcs.w	8000934 <__udivmoddi4+0x29c>
 8000720:	42a7      	cmp	r7, r4
 8000722:	f240 8107 	bls.w	8000934 <__udivmoddi4+0x29c>
 8000726:	4464      	add	r4, ip
 8000728:	3802      	subs	r0, #2
 800072a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800072e:	1be4      	subs	r4, r4, r7
 8000730:	2600      	movs	r6, #0
 8000732:	b11d      	cbz	r5, 800073c <__udivmoddi4+0xa4>
 8000734:	40d4      	lsrs	r4, r2
 8000736:	2300      	movs	r3, #0
 8000738:	e9c5 4300 	strd	r4, r3, [r5]
 800073c:	4631      	mov	r1, r6
 800073e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000742:	428b      	cmp	r3, r1
 8000744:	d909      	bls.n	800075a <__udivmoddi4+0xc2>
 8000746:	2d00      	cmp	r5, #0
 8000748:	f000 80ef 	beq.w	800092a <__udivmoddi4+0x292>
 800074c:	2600      	movs	r6, #0
 800074e:	e9c5 0100 	strd	r0, r1, [r5]
 8000752:	4630      	mov	r0, r6
 8000754:	4631      	mov	r1, r6
 8000756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075a:	fab3 f683 	clz	r6, r3
 800075e:	2e00      	cmp	r6, #0
 8000760:	d14a      	bne.n	80007f8 <__udivmoddi4+0x160>
 8000762:	428b      	cmp	r3, r1
 8000764:	d302      	bcc.n	800076c <__udivmoddi4+0xd4>
 8000766:	4282      	cmp	r2, r0
 8000768:	f200 80f9 	bhi.w	800095e <__udivmoddi4+0x2c6>
 800076c:	1a84      	subs	r4, r0, r2
 800076e:	eb61 0303 	sbc.w	r3, r1, r3
 8000772:	2001      	movs	r0, #1
 8000774:	469e      	mov	lr, r3
 8000776:	2d00      	cmp	r5, #0
 8000778:	d0e0      	beq.n	800073c <__udivmoddi4+0xa4>
 800077a:	e9c5 4e00 	strd	r4, lr, [r5]
 800077e:	e7dd      	b.n	800073c <__udivmoddi4+0xa4>
 8000780:	b902      	cbnz	r2, 8000784 <__udivmoddi4+0xec>
 8000782:	deff      	udf	#255	; 0xff
 8000784:	fab2 f282 	clz	r2, r2
 8000788:	2a00      	cmp	r2, #0
 800078a:	f040 8092 	bne.w	80008b2 <__udivmoddi4+0x21a>
 800078e:	eba1 010c 	sub.w	r1, r1, ip
 8000792:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000796:	fa1f fe8c 	uxth.w	lr, ip
 800079a:	2601      	movs	r6, #1
 800079c:	0c20      	lsrs	r0, r4, #16
 800079e:	fbb1 f3f7 	udiv	r3, r1, r7
 80007a2:	fb07 1113 	mls	r1, r7, r3, r1
 80007a6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80007aa:	fb0e f003 	mul.w	r0, lr, r3
 80007ae:	4288      	cmp	r0, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0x12c>
 80007b2:	eb1c 0101 	adds.w	r1, ip, r1
 80007b6:	f103 38ff 	add.w	r8, r3, #4294967295
 80007ba:	d202      	bcs.n	80007c2 <__udivmoddi4+0x12a>
 80007bc:	4288      	cmp	r0, r1
 80007be:	f200 80cb 	bhi.w	8000958 <__udivmoddi4+0x2c0>
 80007c2:	4643      	mov	r3, r8
 80007c4:	1a09      	subs	r1, r1, r0
 80007c6:	b2a4      	uxth	r4, r4
 80007c8:	fbb1 f0f7 	udiv	r0, r1, r7
 80007cc:	fb07 1110 	mls	r1, r7, r0, r1
 80007d0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80007d4:	fb0e fe00 	mul.w	lr, lr, r0
 80007d8:	45a6      	cmp	lr, r4
 80007da:	d908      	bls.n	80007ee <__udivmoddi4+0x156>
 80007dc:	eb1c 0404 	adds.w	r4, ip, r4
 80007e0:	f100 31ff 	add.w	r1, r0, #4294967295
 80007e4:	d202      	bcs.n	80007ec <__udivmoddi4+0x154>
 80007e6:	45a6      	cmp	lr, r4
 80007e8:	f200 80bb 	bhi.w	8000962 <__udivmoddi4+0x2ca>
 80007ec:	4608      	mov	r0, r1
 80007ee:	eba4 040e 	sub.w	r4, r4, lr
 80007f2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80007f6:	e79c      	b.n	8000732 <__udivmoddi4+0x9a>
 80007f8:	f1c6 0720 	rsb	r7, r6, #32
 80007fc:	40b3      	lsls	r3, r6
 80007fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000802:	ea4c 0c03 	orr.w	ip, ip, r3
 8000806:	fa20 f407 	lsr.w	r4, r0, r7
 800080a:	fa01 f306 	lsl.w	r3, r1, r6
 800080e:	431c      	orrs	r4, r3
 8000810:	40f9      	lsrs	r1, r7
 8000812:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000816:	fa00 f306 	lsl.w	r3, r0, r6
 800081a:	fbb1 f8f9 	udiv	r8, r1, r9
 800081e:	0c20      	lsrs	r0, r4, #16
 8000820:	fa1f fe8c 	uxth.w	lr, ip
 8000824:	fb09 1118 	mls	r1, r9, r8, r1
 8000828:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800082c:	fb08 f00e 	mul.w	r0, r8, lr
 8000830:	4288      	cmp	r0, r1
 8000832:	fa02 f206 	lsl.w	r2, r2, r6
 8000836:	d90b      	bls.n	8000850 <__udivmoddi4+0x1b8>
 8000838:	eb1c 0101 	adds.w	r1, ip, r1
 800083c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000840:	f080 8088 	bcs.w	8000954 <__udivmoddi4+0x2bc>
 8000844:	4288      	cmp	r0, r1
 8000846:	f240 8085 	bls.w	8000954 <__udivmoddi4+0x2bc>
 800084a:	f1a8 0802 	sub.w	r8, r8, #2
 800084e:	4461      	add	r1, ip
 8000850:	1a09      	subs	r1, r1, r0
 8000852:	b2a4      	uxth	r4, r4
 8000854:	fbb1 f0f9 	udiv	r0, r1, r9
 8000858:	fb09 1110 	mls	r1, r9, r0, r1
 800085c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000860:	fb00 fe0e 	mul.w	lr, r0, lr
 8000864:	458e      	cmp	lr, r1
 8000866:	d908      	bls.n	800087a <__udivmoddi4+0x1e2>
 8000868:	eb1c 0101 	adds.w	r1, ip, r1
 800086c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000870:	d26c      	bcs.n	800094c <__udivmoddi4+0x2b4>
 8000872:	458e      	cmp	lr, r1
 8000874:	d96a      	bls.n	800094c <__udivmoddi4+0x2b4>
 8000876:	3802      	subs	r0, #2
 8000878:	4461      	add	r1, ip
 800087a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800087e:	fba0 9402 	umull	r9, r4, r0, r2
 8000882:	eba1 010e 	sub.w	r1, r1, lr
 8000886:	42a1      	cmp	r1, r4
 8000888:	46c8      	mov	r8, r9
 800088a:	46a6      	mov	lr, r4
 800088c:	d356      	bcc.n	800093c <__udivmoddi4+0x2a4>
 800088e:	d053      	beq.n	8000938 <__udivmoddi4+0x2a0>
 8000890:	b15d      	cbz	r5, 80008aa <__udivmoddi4+0x212>
 8000892:	ebb3 0208 	subs.w	r2, r3, r8
 8000896:	eb61 010e 	sbc.w	r1, r1, lr
 800089a:	fa01 f707 	lsl.w	r7, r1, r7
 800089e:	fa22 f306 	lsr.w	r3, r2, r6
 80008a2:	40f1      	lsrs	r1, r6
 80008a4:	431f      	orrs	r7, r3
 80008a6:	e9c5 7100 	strd	r7, r1, [r5]
 80008aa:	2600      	movs	r6, #0
 80008ac:	4631      	mov	r1, r6
 80008ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b2:	f1c2 0320 	rsb	r3, r2, #32
 80008b6:	40d8      	lsrs	r0, r3
 80008b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80008bc:	fa21 f303 	lsr.w	r3, r1, r3
 80008c0:	4091      	lsls	r1, r2
 80008c2:	4301      	orrs	r1, r0
 80008c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008c8:	fa1f fe8c 	uxth.w	lr, ip
 80008cc:	fbb3 f0f7 	udiv	r0, r3, r7
 80008d0:	fb07 3610 	mls	r6, r7, r0, r3
 80008d4:	0c0b      	lsrs	r3, r1, #16
 80008d6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80008da:	fb00 f60e 	mul.w	r6, r0, lr
 80008de:	429e      	cmp	r6, r3
 80008e0:	fa04 f402 	lsl.w	r4, r4, r2
 80008e4:	d908      	bls.n	80008f8 <__udivmoddi4+0x260>
 80008e6:	eb1c 0303 	adds.w	r3, ip, r3
 80008ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80008ee:	d22f      	bcs.n	8000950 <__udivmoddi4+0x2b8>
 80008f0:	429e      	cmp	r6, r3
 80008f2:	d92d      	bls.n	8000950 <__udivmoddi4+0x2b8>
 80008f4:	3802      	subs	r0, #2
 80008f6:	4463      	add	r3, ip
 80008f8:	1b9b      	subs	r3, r3, r6
 80008fa:	b289      	uxth	r1, r1
 80008fc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000900:	fb07 3316 	mls	r3, r7, r6, r3
 8000904:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000908:	fb06 f30e 	mul.w	r3, r6, lr
 800090c:	428b      	cmp	r3, r1
 800090e:	d908      	bls.n	8000922 <__udivmoddi4+0x28a>
 8000910:	eb1c 0101 	adds.w	r1, ip, r1
 8000914:	f106 38ff 	add.w	r8, r6, #4294967295
 8000918:	d216      	bcs.n	8000948 <__udivmoddi4+0x2b0>
 800091a:	428b      	cmp	r3, r1
 800091c:	d914      	bls.n	8000948 <__udivmoddi4+0x2b0>
 800091e:	3e02      	subs	r6, #2
 8000920:	4461      	add	r1, ip
 8000922:	1ac9      	subs	r1, r1, r3
 8000924:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000928:	e738      	b.n	800079c <__udivmoddi4+0x104>
 800092a:	462e      	mov	r6, r5
 800092c:	4628      	mov	r0, r5
 800092e:	e705      	b.n	800073c <__udivmoddi4+0xa4>
 8000930:	4606      	mov	r6, r0
 8000932:	e6e3      	b.n	80006fc <__udivmoddi4+0x64>
 8000934:	4618      	mov	r0, r3
 8000936:	e6f8      	b.n	800072a <__udivmoddi4+0x92>
 8000938:	454b      	cmp	r3, r9
 800093a:	d2a9      	bcs.n	8000890 <__udivmoddi4+0x1f8>
 800093c:	ebb9 0802 	subs.w	r8, r9, r2
 8000940:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000944:	3801      	subs	r0, #1
 8000946:	e7a3      	b.n	8000890 <__udivmoddi4+0x1f8>
 8000948:	4646      	mov	r6, r8
 800094a:	e7ea      	b.n	8000922 <__udivmoddi4+0x28a>
 800094c:	4620      	mov	r0, r4
 800094e:	e794      	b.n	800087a <__udivmoddi4+0x1e2>
 8000950:	4640      	mov	r0, r8
 8000952:	e7d1      	b.n	80008f8 <__udivmoddi4+0x260>
 8000954:	46d0      	mov	r8, sl
 8000956:	e77b      	b.n	8000850 <__udivmoddi4+0x1b8>
 8000958:	3b02      	subs	r3, #2
 800095a:	4461      	add	r1, ip
 800095c:	e732      	b.n	80007c4 <__udivmoddi4+0x12c>
 800095e:	4630      	mov	r0, r6
 8000960:	e709      	b.n	8000776 <__udivmoddi4+0xde>
 8000962:	4464      	add	r4, ip
 8000964:	3802      	subs	r0, #2
 8000966:	e742      	b.n	80007ee <__udivmoddi4+0x156>

08000968 <__aeabi_idiv0>:
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop

0800096c <Delay_Init>:
#define SAMPLE_RATE 96000
#define PI 3.14159265359

DelayEffect delay;

void Delay_Init() {
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	delay.delayBufferLength = 2*SAMPLE_RATE;
 8000970:	4b22      	ldr	r3, [pc, #136]	; (80009fc <Delay_Init+0x90>)
 8000972:	4a23      	ldr	r2, [pc, #140]	; (8000a00 <Delay_Init+0x94>)
 8000974:	611a      	str	r2, [r3, #16]
	delay.delayLength = 0.75;
 8000976:	4b21      	ldr	r3, [pc, #132]	; (80009fc <Delay_Init+0x90>)
 8000978:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800097c:	60da      	str	r2, [r3, #12]
	delay.delayWritePtr = 0;
 800097e:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <Delay_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	605a      	str	r2, [r3, #4]
	delay.delayReadPtr = (int)(delay.delayWritePtr - (delay.delayLength * SAMPLE_RATE) + delay.delayBufferLength) % delay.delayBufferLength;
 8000984:	4b1d      	ldr	r3, [pc, #116]	; (80009fc <Delay_Init+0x90>)
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	ee07 3a90 	vmov	s15, r3
 800098c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000990:	4b1a      	ldr	r3, [pc, #104]	; (80009fc <Delay_Init+0x90>)
 8000992:	edd3 7a03 	vldr	s15, [r3, #12]
 8000996:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000a04 <Delay_Init+0x98>
 800099a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800099e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009a2:	4b16      	ldr	r3, [pc, #88]	; (80009fc <Delay_Init+0x90>)
 80009a4:	691b      	ldr	r3, [r3, #16]
 80009a6:	ee07 3a90 	vmov	s15, r3
 80009aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009b6:	ee17 1a90 	vmov	r1, s15
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <Delay_Init+0x90>)
 80009bc:	691b      	ldr	r3, [r3, #16]
 80009be:	fb91 f2f3 	sdiv	r2, r1, r3
 80009c2:	fb02 f303 	mul.w	r3, r2, r3
 80009c6:	1acb      	subs	r3, r1, r3
 80009c8:	4a0c      	ldr	r2, [pc, #48]	; (80009fc <Delay_Init+0x90>)
 80009ca:	6093      	str	r3, [r2, #8]
	delay.delayData = (uint16_t*) malloc(delay.delayBufferLength * sizeof(uint16_t));
 80009cc:	4b0b      	ldr	r3, [pc, #44]	; (80009fc <Delay_Init+0x90>)
 80009ce:	691b      	ldr	r3, [r3, #16]
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	4618      	mov	r0, r3
 80009d4:	f00a f822 	bl	800aa1c <malloc>
 80009d8:	4603      	mov	r3, r0
 80009da:	461a      	mov	r2, r3
 80009dc:	4b07      	ldr	r3, [pc, #28]	; (80009fc <Delay_Init+0x90>)
 80009de:	601a      	str	r2, [r3, #0]
	delay.feedback = 0.5;
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <Delay_Init+0x90>)
 80009e2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80009e6:	615a      	str	r2, [r3, #20]
	delay.dryMix = 1;
 80009e8:	4b04      	ldr	r3, [pc, #16]	; (80009fc <Delay_Init+0x90>)
 80009ea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80009ee:	619a      	str	r2, [r3, #24]
	delay.wetMix = 0.85;
 80009f0:	4b02      	ldr	r3, [pc, #8]	; (80009fc <Delay_Init+0x90>)
 80009f2:	4a05      	ldr	r2, [pc, #20]	; (8000a08 <Delay_Init+0x9c>)
 80009f4:	61da      	str	r2, [r3, #28]
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	24000090 	.word	0x24000090
 8000a00:	0002ee00 	.word	0x0002ee00
 8000a04:	47bb8000 	.word	0x47bb8000
 8000a08:	3f59999a 	.word	0x3f59999a
 8000a0c:	00000000 	.word	0x00000000

08000a10 <lfo>:
#define PI 3.14159265359

TremoloEffect tremolo;

float lfo(float phase, int waveform)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	ed87 0a01 	vstr	s0, [r7, #4]
 8000a1a:	6038      	str	r0, [r7, #0]
	switch(waveform) {
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d04a      	beq.n	8000ab8 <lfo+0xa8>
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	f300 8082 	bgt.w	8000b2e <lfo+0x11e>
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d003      	beq.n	8000a38 <lfo+0x28>
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d031      	beq.n	8000a9a <lfo+0x8a>
 8000a36:	e07a      	b.n	8000b2e <lfo+0x11e>
		case Triangle:
			if(phase < 0.25f)
 8000a38:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a3c:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8000a40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a48:	d508      	bpl.n	8000a5c <lfo+0x4c>
				return 0.5f + 2.0f*phase;
 8000a4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a4e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a52:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000a56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a5a:	e080      	b.n	8000b5e <lfo+0x14e>
			else if(phase < 0.75f)
 8000a5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a60:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8000a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a6c:	d50c      	bpl.n	8000a88 <lfo+0x78>
				return 1.0f - 2.0f*(phase - 0.25f);
 8000a6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a72:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8000a76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000a7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a86:	e06a      	b.n	8000b5e <lfo+0x14e>
			else
				return 2.0f*(phase-0.75f);
 8000a88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a8c:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8000a90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000a94:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a98:	e061      	b.n	8000b5e <lfo+0x14e>
		case Square:
			if(phase < 0.5f)
 8000a9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a9e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000aa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aaa:	d502      	bpl.n	8000ab2 <lfo+0xa2>
				return 1.0f;
 8000aac:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000ab0:	e055      	b.n	8000b5e <lfo+0x14e>
			else
				return 0.0f;
 8000ab2:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8000b70 <lfo+0x160>
 8000ab6:	e052      	b.n	8000b5e <lfo+0x14e>
		case SquareSlopedEdges:
			if(phase < 0.48f)
 8000ab8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000abc:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8000b74 <lfo+0x164>
 8000ac0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ac8:	d502      	bpl.n	8000ad0 <lfo+0xc0>
				return 1.0f;
 8000aca:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000ace:	e046      	b.n	8000b5e <lfo+0x14e>
			else if(phase < 0.5f)
 8000ad0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ad4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000ad8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ae0:	d50e      	bpl.n	8000b00 <lfo+0xf0>
				return 1.0f - 50.0f*(phase - 0.48f);
 8000ae2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ae6:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8000b74 <lfo+0x164>
 8000aea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000aee:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8000b78 <lfo+0x168>
 8000af2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000af6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000afa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000afe:	e02e      	b.n	8000b5e <lfo+0x14e>
			else if(phase < 0.98f)
 8000b00:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b04:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8000b7c <lfo+0x16c>
 8000b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b10:	d502      	bpl.n	8000b18 <lfo+0x108>
				return 0.0f;
 8000b12:	eddf 7a17 	vldr	s15, [pc, #92]	; 8000b70 <lfo+0x160>
 8000b16:	e022      	b.n	8000b5e <lfo+0x14e>
			else
				return 50.0f*(phase - 0.98f);
 8000b18:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b1c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8000b7c <lfo+0x16c>
 8000b20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b24:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000b78 <lfo+0x168>
 8000b28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b2c:	e017      	b.n	8000b5e <lfo+0x14e>
		case Sine:
		default:
			return 0.5f + 0.5f*sinf(2.0 * PI * phase);
 8000b2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b32:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b36:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8000b68 <lfo+0x158>
 8000b3a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b3e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b42:	eeb0 0a67 	vmov.f32	s0, s15
 8000b46:	f00a f857 	bl	800abf8 <sinf>
 8000b4a:	eef0 7a40 	vmov.f32	s15, s0
 8000b4e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000b52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b56:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000b5a:	ee77 7a87 	vadd.f32	s15, s15, s14
		}
}
 8000b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	54442eea 	.word	0x54442eea
 8000b6c:	401921fb 	.word	0x401921fb
 8000b70:	00000000 	.word	0x00000000
 8000b74:	3ef5c28f 	.word	0x3ef5c28f
 8000b78:	42480000 	.word	0x42480000
 8000b7c:	3f7ae148 	.word	0x3f7ae148

08000b80 <Tremolo_Init>:

void Tremolo_Init() {
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
	tremolo.phase = 0;
 8000b84:	4b09      	ldr	r3, [pc, #36]	; (8000bac <Tremolo_Init+0x2c>)
 8000b86:	f04f 0200 	mov.w	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
	tremolo.inverseSampleRate = 1.0f/SAMPLE_RATE;
 8000b8c:	4b07      	ldr	r3, [pc, #28]	; (8000bac <Tremolo_Init+0x2c>)
 8000b8e:	4a08      	ldr	r2, [pc, #32]	; (8000bb0 <Tremolo_Init+0x30>)
 8000b90:	605a      	str	r2, [r3, #4]
	tremolo.depth = 1.0f;
 8000b92:	4b06      	ldr	r3, [pc, #24]	; (8000bac <Tremolo_Init+0x2c>)
 8000b94:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000b98:	609a      	str	r2, [r3, #8]
	tremolo.frequency = 3.0f;
 8000b9a:	4b04      	ldr	r3, [pc, #16]	; (8000bac <Tremolo_Init+0x2c>)
 8000b9c:	4a05      	ldr	r2, [pc, #20]	; (8000bb4 <Tremolo_Init+0x34>)
 8000b9e:	60da      	str	r2, [r3, #12]
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	240000b0 	.word	0x240000b0
 8000bb0:	372ec33e 	.word	0x372ec33e
 8000bb4:	40400000 	.word	0x40400000

08000bb8 <calculateTremolo>:

uint16_t calculateTremolo(uint16_t in, float depth, float frequency) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	ed2d 8b02 	vpush	{d8}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	ed87 0a02 	vstr	s0, [r7, #8]
 8000bc8:	edc7 0a01 	vstr	s1, [r7, #4]
 8000bcc:	81fb      	strh	r3, [r7, #14]
	tremolo.depth = depth;
 8000bce:	4a2b      	ldr	r2, [pc, #172]	; (8000c7c <calculateTremolo+0xc4>)
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	6093      	str	r3, [r2, #8]
	tremolo.frequency *= frequency;
 8000bd4:	4b29      	ldr	r3, [pc, #164]	; (8000c7c <calculateTremolo+0xc4>)
 8000bd6:	ed93 7a03 	vldr	s14, [r3, #12]
 8000bda:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000be2:	4b26      	ldr	r3, [pc, #152]	; (8000c7c <calculateTremolo+0xc4>)
 8000be4:	edc3 7a03 	vstr	s15, [r3, #12]
	uint16_t out;
	out = in * (1.0f - tremolo.depth * lfo(tremolo.phase, Square));
 8000be8:	89fb      	ldrh	r3, [r7, #14]
 8000bea:	ee07 3a90 	vmov	s15, r3
 8000bee:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000bf2:	4b22      	ldr	r3, [pc, #136]	; (8000c7c <calculateTremolo+0xc4>)
 8000bf4:	edd3 8a02 	vldr	s17, [r3, #8]
 8000bf8:	4b20      	ldr	r3, [pc, #128]	; (8000c7c <calculateTremolo+0xc4>)
 8000bfa:	edd3 7a00 	vldr	s15, [r3]
 8000bfe:	2001      	movs	r0, #1
 8000c00:	eeb0 0a67 	vmov.f32	s0, s15
 8000c04:	f7ff ff04 	bl	8000a10 <lfo>
 8000c08:	eef0 7a40 	vmov.f32	s15, s0
 8000c0c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8000c10:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c18:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000c1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c20:	ee17 3a90 	vmov	r3, s15
 8000c24:	82fb      	strh	r3, [r7, #22]

	tremolo.phase += tremolo.frequency*tremolo.inverseSampleRate;
 8000c26:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <calculateTremolo+0xc4>)
 8000c28:	ed93 7a00 	vldr	s14, [r3]
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <calculateTremolo+0xc4>)
 8000c2e:	edd3 6a03 	vldr	s13, [r3, #12]
 8000c32:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <calculateTremolo+0xc4>)
 8000c34:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c40:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <calculateTremolo+0xc4>)
 8000c42:	edc3 7a00 	vstr	s15, [r3]
	if(tremolo.phase >= 1.0)
 8000c46:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <calculateTremolo+0xc4>)
 8000c48:	edd3 7a00 	vldr	s15, [r3]
 8000c4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c58:	db09      	blt.n	8000c6e <calculateTremolo+0xb6>
		tremolo.phase -= 1.0;
 8000c5a:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <calculateTremolo+0xc4>)
 8000c5c:	edd3 7a00 	vldr	s15, [r3]
 8000c60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000c64:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c68:	4b04      	ldr	r3, [pc, #16]	; (8000c7c <calculateTremolo+0xc4>)
 8000c6a:	edc3 7a00 	vstr	s15, [r3]

	return out;
 8000c6e:	8afb      	ldrh	r3, [r7, #22]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3718      	adds	r7, #24
 8000c74:	46bd      	mov	sp, r7
 8000c76:	ecbd 8b02 	vpop	{d8}
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	240000b0 	.word	0x240000b0

08000c80 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08a      	sub	sp, #40	; 0x28
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c86:	f107 031c 	add.w	r3, r7, #28
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c92:	463b      	mov	r3, r7
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
 8000ca0:	615a      	str	r2, [r3, #20]
 8000ca2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ca4:	4b30      	ldr	r3, [pc, #192]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000ca6:	4a31      	ldr	r2, [pc, #196]	; (8000d6c <MX_ADC1_Init+0xec>)
 8000ca8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000caa:	4b2f      	ldr	r3, [pc, #188]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cb0:	4b2d      	ldr	r3, [pc, #180]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cb2:	2208      	movs	r2, #8
 8000cb4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cb6:	4b2c      	ldr	r3, [pc, #176]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cbc:	4b2a      	ldr	r3, [pc, #168]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cbe:	2204      	movs	r2, #4
 8000cc0:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cc2:	4b29      	ldr	r3, [pc, #164]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cc8:	4b27      	ldr	r3, [pc, #156]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000cce:	4b26      	ldr	r3, [pc, #152]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cd4:	4b24      	ldr	r3, [pc, #144]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000cda:	4b23      	ldr	r3, [pc, #140]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cdc:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8000ce0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000ce2:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000ce4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ce8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000cea:	4b1f      	ldr	r3, [pc, #124]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cec:	2203      	movs	r2, #3
 8000cee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cf0:	4b1d      	ldr	r3, [pc, #116]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000cf6:	4b1c      	ldr	r3, [pc, #112]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000cfc:	4b1a      	ldr	r3, [pc, #104]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d04:	4818      	ldr	r0, [pc, #96]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000d06:	f001 fa15 	bl	8002134 <HAL_ADC_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000d10:	f000 fcb4 	bl	800167c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d14:	2300      	movs	r3, #0
 8000d16:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d18:	f107 031c 	add.w	r3, r7, #28
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4812      	ldr	r0, [pc, #72]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000d20:	f002 f908 	bl	8002f34 <HAL_ADCEx_MultiModeConfigChannel>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000d2a:	f000 fca7 	bl	800167c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000d2e:	4b10      	ldr	r3, [pc, #64]	; (8000d70 <MX_ADC1_Init+0xf0>)
 8000d30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d32:	2306      	movs	r3, #6
 8000d34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d3a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000d3e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d40:	2304      	movs	r3, #4
 8000d42:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_ADC1_Init+0xe8>)
 8000d52:	f001 fc07 	bl	8002564 <HAL_ADC_ConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000d5c:	f000 fc8e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3728      	adds	r7, #40	; 0x28
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	240000c0 	.word	0x240000c0
 8000d6c:	40022000 	.word	0x40022000
 8000d70:	08600004 	.word	0x08600004

08000d74 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b088      	sub	sp, #32
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
 8000d88:	615a      	str	r2, [r3, #20]
 8000d8a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d8c:	4b2a      	ldr	r3, [pc, #168]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000d8e:	4a2b      	ldr	r2, [pc, #172]	; (8000e3c <MX_ADC2_Init+0xc8>)
 8000d90:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d92:	4b29      	ldr	r3, [pc, #164]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000d98:	4b27      	ldr	r3, [pc, #156]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000d9a:	2208      	movs	r2, #8
 8000d9c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d9e:	4b26      	ldr	r3, [pc, #152]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000da4:	4b24      	ldr	r3, [pc, #144]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000da6:	2204      	movs	r2, #4
 8000da8:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000daa:	4b23      	ldr	r3, [pc, #140]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000db0:	4b21      	ldr	r3, [pc, #132]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8000db6:	4b20      	ldr	r3, [pc, #128]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000dbc:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000dc2:	4b1d      	ldr	r3, [pc, #116]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000dc4:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000dc8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000dca:	4b1b      	ldr	r3, [pc, #108]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000dcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dd0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000dd2:	4b19      	ldr	r3, [pc, #100]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000dd4:	2203      	movs	r2, #3
 8000dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000dd8:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000dde:	4b16      	ldr	r3, [pc, #88]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000de4:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000dec:	4812      	ldr	r0, [pc, #72]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000dee:	f001 f9a1 	bl	8002134 <HAL_ADC_Init>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8000df8:	f000 fc40 	bl	800167c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000dfc:	4b10      	ldr	r3, [pc, #64]	; (8000e40 <MX_ADC2_Init+0xcc>)
 8000dfe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e00:	2306      	movs	r3, #6
 8000e02:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e04:	2300      	movs	r3, #0
 8000e06:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e08:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000e0c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e0e:	2304      	movs	r3, #4
 8000e10:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4806      	ldr	r0, [pc, #24]	; (8000e38 <MX_ADC2_Init+0xc4>)
 8000e20:	f001 fba0 	bl	8002564 <HAL_ADC_ConfigChannel>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000e2a:	f000 fc27 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e2e:	bf00      	nop
 8000e30:	3720      	adds	r7, #32
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	24000124 	.word	0x24000124
 8000e3c:	40022100 	.word	0x40022100
 8000e40:	19200040 	.word	0x19200040

08000e44 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08c      	sub	sp, #48	; 0x30
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 031c 	add.w	r3, r7, #28
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a6a      	ldr	r2, [pc, #424]	; (800100c <HAL_ADC_MspInit+0x1c8>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d165      	bne.n	8000f32 <HAL_ADC_MspInit+0xee>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e66:	4b6a      	ldr	r3, [pc, #424]	; (8001010 <HAL_ADC_MspInit+0x1cc>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	4a68      	ldr	r2, [pc, #416]	; (8001010 <HAL_ADC_MspInit+0x1cc>)
 8000e6e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e70:	4b67      	ldr	r3, [pc, #412]	; (8001010 <HAL_ADC_MspInit+0x1cc>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d10e      	bne.n	8000e96 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e78:	4b66      	ldr	r3, [pc, #408]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000e7a:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e7e:	4a65      	ldr	r2, [pc, #404]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000e80:	f043 0320 	orr.w	r3, r3, #32
 8000e84:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000e88:	4b62      	ldr	r3, [pc, #392]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000e8a:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e8e:	f003 0320 	and.w	r3, r3, #32
 8000e92:	61bb      	str	r3, [r7, #24]
 8000e94:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e96:	4b5f      	ldr	r3, [pc, #380]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000e98:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e9c:	4a5d      	ldr	r2, [pc, #372]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000e9e:	f043 0320 	orr.w	r3, r3, #32
 8000ea2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ea6:	4b5b      	ldr	r3, [pc, #364]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000ea8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000eac:	f003 0320 	and.w	r3, r3, #32
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000eb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ec2:	f107 031c 	add.w	r3, r7, #28
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4853      	ldr	r0, [pc, #332]	; (8001018 <HAL_ADC_MspInit+0x1d4>)
 8000eca:	f004 fe21 	bl	8005b10 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000ece:	4b53      	ldr	r3, [pc, #332]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000ed0:	4a53      	ldr	r2, [pc, #332]	; (8001020 <HAL_ADC_MspInit+0x1dc>)
 8000ed2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000ed4:	4b51      	ldr	r3, [pc, #324]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000ed6:	2209      	movs	r2, #9
 8000ed8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eda:	4b50      	ldr	r3, [pc, #320]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ee0:	4b4e      	ldr	r3, [pc, #312]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ee6:	4b4d      	ldr	r3, [pc, #308]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000ee8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000eec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eee:	4b4b      	ldr	r3, [pc, #300]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000ef0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ef4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ef6:	4b49      	ldr	r3, [pc, #292]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000ef8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000efc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000efe:	4b47      	ldr	r3, [pc, #284]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000f00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f04:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000f06:	4b45      	ldr	r3, [pc, #276]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000f08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f0c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f0e:	4b43      	ldr	r3, [pc, #268]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f14:	4841      	ldr	r0, [pc, #260]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000f16:	f002 fc7f 	bl	8003818 <HAL_DMA_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <HAL_ADC_MspInit+0xe0>
    {
      Error_Handler();
 8000f20:	f000 fbac 	bl	800167c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4a3d      	ldr	r2, [pc, #244]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000f28:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f2a:	4a3c      	ldr	r2, [pc, #240]	; (800101c <HAL_ADC_MspInit+0x1d8>)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000f30:	e068      	b.n	8001004 <HAL_ADC_MspInit+0x1c0>
  else if(adcHandle->Instance==ADC2)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a3b      	ldr	r2, [pc, #236]	; (8001024 <HAL_ADC_MspInit+0x1e0>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d163      	bne.n	8001004 <HAL_ADC_MspInit+0x1c0>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f3c:	4b34      	ldr	r3, [pc, #208]	; (8001010 <HAL_ADC_MspInit+0x1cc>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	3301      	adds	r3, #1
 8000f42:	4a33      	ldr	r2, [pc, #204]	; (8001010 <HAL_ADC_MspInit+0x1cc>)
 8000f44:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f46:	4b32      	ldr	r3, [pc, #200]	; (8001010 <HAL_ADC_MspInit+0x1cc>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d10e      	bne.n	8000f6c <HAL_ADC_MspInit+0x128>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f4e:	4b31      	ldr	r3, [pc, #196]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000f50:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000f54:	4a2f      	ldr	r2, [pc, #188]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000f56:	f043 0320 	orr.w	r3, r3, #32
 8000f5a:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000f5e:	4b2d      	ldr	r3, [pc, #180]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000f60:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000f64:	f003 0320 	and.w	r3, r3, #32
 8000f68:	613b      	str	r3, [r7, #16]
 8000f6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f6c:	4b29      	ldr	r3, [pc, #164]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000f6e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f72:	4a28      	ldr	r2, [pc, #160]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000f74:	f043 0320 	orr.w	r3, r3, #32
 8000f78:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f7c:	4b25      	ldr	r3, [pc, #148]	; (8001014 <HAL_ADC_MspInit+0x1d0>)
 8000f7e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f82:	f003 0320 	and.w	r3, r3, #32
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f8a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f90:	2303      	movs	r3, #3
 8000f92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f98:	f107 031c 	add.w	r3, r7, #28
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	481e      	ldr	r0, [pc, #120]	; (8001018 <HAL_ADC_MspInit+0x1d4>)
 8000fa0:	f004 fdb6 	bl	8005b10 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Stream2;
 8000fa4:	4b20      	ldr	r3, [pc, #128]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fa6:	4a21      	ldr	r2, [pc, #132]	; (800102c <HAL_ADC_MspInit+0x1e8>)
 8000fa8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000faa:	4b1f      	ldr	r3, [pc, #124]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fac:	220a      	movs	r2, #10
 8000fae:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fb0:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fb6:	4b1c      	ldr	r3, [pc, #112]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000fbc:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fc2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fc4:	4b18      	ldr	r3, [pc, #96]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fc6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fca:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fd2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fda:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000fe8:	480f      	ldr	r0, [pc, #60]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000fea:	f002 fc15 	bl	8003818 <HAL_DMA_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <HAL_ADC_MspInit+0x1b4>
      Error_Handler();
 8000ff4:	f000 fb42 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8000ffc:	64da      	str	r2, [r3, #76]	; 0x4c
 8000ffe:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <HAL_ADC_MspInit+0x1e4>)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001004:	bf00      	nop
 8001006:	3730      	adds	r7, #48	; 0x30
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40022000 	.word	0x40022000
 8001010:	24000278 	.word	0x24000278
 8001014:	58024400 	.word	0x58024400
 8001018:	58021400 	.word	0x58021400
 800101c:	24000188 	.word	0x24000188
 8001020:	40020010 	.word	0x40020010
 8001024:	40022100 	.word	0x40022100
 8001028:	24000200 	.word	0x24000200
 800102c:	40020040 	.word	0x40020040

08001030 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2224      	movs	r2, #36	; 0x24
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f009 fcf5 	bl	800aa2c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001042:	4b12      	ldr	r3, [pc, #72]	; (800108c <MX_DAC1_Init+0x5c>)
 8001044:	4a12      	ldr	r2, [pc, #72]	; (8001090 <MX_DAC1_Init+0x60>)
 8001046:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001048:	4810      	ldr	r0, [pc, #64]	; (800108c <MX_DAC1_Init+0x5c>)
 800104a:	f002 f91e 	bl	800328a <HAL_DAC_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001054:	f000 fb12 	bl	800167c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800105c:	2316      	movs	r3, #22
 800105e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001064:	2301      	movs	r3, #1
 8001066:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	2200      	movs	r2, #0
 8001070:	4619      	mov	r1, r3
 8001072:	4806      	ldr	r0, [pc, #24]	; (800108c <MX_DAC1_Init+0x5c>)
 8001074:	f002 fa16 	bl	80034a4 <HAL_DAC_ConfigChannel>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800107e:	f000 fafd 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	; 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2400027c 	.word	0x2400027c
 8001090:	40007400 	.word	0x40007400

08001094 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	; 0x28
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a30      	ldr	r2, [pc, #192]	; (8001174 <HAL_DAC_MspInit+0xe0>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d15a      	bne.n	800116c <HAL_DAC_MspInit+0xd8>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80010b6:	4b30      	ldr	r3, [pc, #192]	; (8001178 <HAL_DAC_MspInit+0xe4>)
 80010b8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80010bc:	4a2e      	ldr	r2, [pc, #184]	; (8001178 <HAL_DAC_MspInit+0xe4>)
 80010be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80010c2:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80010c6:	4b2c      	ldr	r3, [pc, #176]	; (8001178 <HAL_DAC_MspInit+0xe4>)
 80010c8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80010cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010d0:	613b      	str	r3, [r7, #16]
 80010d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d4:	4b28      	ldr	r3, [pc, #160]	; (8001178 <HAL_DAC_MspInit+0xe4>)
 80010d6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010da:	4a27      	ldr	r2, [pc, #156]	; (8001178 <HAL_DAC_MspInit+0xe4>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80010e4:	4b24      	ldr	r3, [pc, #144]	; (8001178 <HAL_DAC_MspInit+0xe4>)
 80010e6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010f2:	2310      	movs	r3, #16
 80010f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010f6:	2303      	movs	r3, #3
 80010f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	481d      	ldr	r0, [pc, #116]	; (800117c <HAL_DAC_MspInit+0xe8>)
 8001106:	f004 fd03 	bl	8005b10 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800110a:	4b1d      	ldr	r3, [pc, #116]	; (8001180 <HAL_DAC_MspInit+0xec>)
 800110c:	4a1d      	ldr	r2, [pc, #116]	; (8001184 <HAL_DAC_MspInit+0xf0>)
 800110e:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001110:	4b1b      	ldr	r3, [pc, #108]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001112:	2243      	movs	r2, #67	; 0x43
 8001114:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001116:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001118:	2240      	movs	r2, #64	; 0x40
 800111a:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800111c:	4b18      	ldr	r3, [pc, #96]	; (8001180 <HAL_DAC_MspInit+0xec>)
 800111e:	2200      	movs	r2, #0
 8001120:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001122:	4b17      	ldr	r3, [pc, #92]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001124:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001128:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800112a:	4b15      	ldr	r3, [pc, #84]	; (8001180 <HAL_DAC_MspInit+0xec>)
 800112c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001130:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001132:	4b13      	ldr	r3, [pc, #76]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001134:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001138:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800113a:	4b11      	ldr	r3, [pc, #68]	; (8001180 <HAL_DAC_MspInit+0xec>)
 800113c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001140:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001142:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001144:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001148:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <HAL_DAC_MspInit+0xec>)
 800114c:	2200      	movs	r2, #0
 800114e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001150:	480b      	ldr	r0, [pc, #44]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001152:	f002 fb61 	bl	8003818 <HAL_DMA_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <HAL_DAC_MspInit+0xcc>
    {
      Error_Handler();
 800115c:	f000 fa8e 	bl	800167c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a07      	ldr	r2, [pc, #28]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	4a06      	ldr	r2, [pc, #24]	; (8001180 <HAL_DAC_MspInit+0xec>)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800116c:	bf00      	nop
 800116e:	3728      	adds	r7, #40	; 0x28
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40007400 	.word	0x40007400
 8001178:	58024400 	.word	0x58024400
 800117c:	58020000 	.word	0x58020000
 8001180:	24000290 	.word	0x24000290
 8001184:	40020028 	.word	0x40020028

08001188 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800118e:	4b15      	ldr	r3, [pc, #84]	; (80011e4 <MX_DMA_Init+0x5c>)
 8001190:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001194:	4a13      	ldr	r2, [pc, #76]	; (80011e4 <MX_DMA_Init+0x5c>)
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 800119e:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <MX_DMA_Init+0x5c>)
 80011a0:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2100      	movs	r1, #0
 80011b0:	200b      	movs	r0, #11
 80011b2:	f002 f836 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80011b6:	200b      	movs	r0, #11
 80011b8:	f002 f84d 	bl	8003256 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2100      	movs	r1, #0
 80011c0:	200c      	movs	r0, #12
 80011c2:	f002 f82e 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80011c6:	200c      	movs	r0, #12
 80011c8:	f002 f845 	bl	8003256 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2100      	movs	r1, #0
 80011d0:	200d      	movs	r0, #13
 80011d2:	f002 f826 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80011d6:	200d      	movs	r0, #13
 80011d8:	f002 f83d 	bl	8003256 <HAL_NVIC_EnableIRQ>

}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	58024400 	.word	0x58024400

080011e8 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_HS_ID
     PA11   ------> USB_OTG_HS_DM
     PA12   ------> USB_OTG_HS_DP
*/
void MX_GPIO_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08c      	sub	sp, #48	; 0x30
 80011ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
 80011fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fe:	4b56      	ldr	r3, [pc, #344]	; (8001358 <MX_GPIO_Init+0x170>)
 8001200:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001204:	4a54      	ldr	r2, [pc, #336]	; (8001358 <MX_GPIO_Init+0x170>)
 8001206:	f043 0304 	orr.w	r3, r3, #4
 800120a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800120e:	4b52      	ldr	r3, [pc, #328]	; (8001358 <MX_GPIO_Init+0x170>)
 8001210:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	61bb      	str	r3, [r7, #24]
 800121a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800121c:	4b4e      	ldr	r3, [pc, #312]	; (8001358 <MX_GPIO_Init+0x170>)
 800121e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001222:	4a4d      	ldr	r2, [pc, #308]	; (8001358 <MX_GPIO_Init+0x170>)
 8001224:	f043 0320 	orr.w	r3, r3, #32
 8001228:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800122c:	4b4a      	ldr	r3, [pc, #296]	; (8001358 <MX_GPIO_Init+0x170>)
 800122e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001232:	f003 0320 	and.w	r3, r3, #32
 8001236:	617b      	str	r3, [r7, #20]
 8001238:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123a:	4b47      	ldr	r3, [pc, #284]	; (8001358 <MX_GPIO_Init+0x170>)
 800123c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001240:	4a45      	ldr	r2, [pc, #276]	; (8001358 <MX_GPIO_Init+0x170>)
 8001242:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001246:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800124a:	4b43      	ldr	r3, [pc, #268]	; (8001358 <MX_GPIO_Init+0x170>)
 800124c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001250:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001254:	613b      	str	r3, [r7, #16]
 8001256:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001258:	4b3f      	ldr	r3, [pc, #252]	; (8001358 <MX_GPIO_Init+0x170>)
 800125a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800125e:	4a3e      	ldr	r2, [pc, #248]	; (8001358 <MX_GPIO_Init+0x170>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001268:	4b3b      	ldr	r3, [pc, #236]	; (8001358 <MX_GPIO_Init+0x170>)
 800126a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001276:	4b38      	ldr	r3, [pc, #224]	; (8001358 <MX_GPIO_Init+0x170>)
 8001278:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800127c:	4a36      	ldr	r2, [pc, #216]	; (8001358 <MX_GPIO_Init+0x170>)
 800127e:	f043 0308 	orr.w	r3, r3, #8
 8001282:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001286:	4b34      	ldr	r3, [pc, #208]	; (8001358 <MX_GPIO_Init+0x170>)
 8001288:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800128c:	f003 0308 	and.w	r3, r3, #8
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001294:	4b30      	ldr	r3, [pc, #192]	; (8001358 <MX_GPIO_Init+0x170>)
 8001296:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800129a:	4a2f      	ldr	r2, [pc, #188]	; (8001358 <MX_GPIO_Init+0x170>)
 800129c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012a0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80012a4:	4b2c      	ldr	r3, [pc, #176]	; (8001358 <MX_GPIO_Init+0x170>)
 80012a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80012aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012b8:	4828      	ldr	r0, [pc, #160]	; (800135c <MX_GPIO_Init+0x174>)
 80012ba:	f004 fdd9 	bl	8005e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 80012be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c4:	2301      	movs	r3, #1
 80012c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80012d0:	f107 031c 	add.w	r3, r7, #28
 80012d4:	4619      	mov	r1, r3
 80012d6:	4821      	ldr	r0, [pc, #132]	; (800135c <MX_GPIO_Init+0x174>)
 80012d8:	f004 fc1a 	bl	8005b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 80012dc:	2380      	movs	r3, #128	; 0x80
 80012de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012e0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80012ea:	f107 031c 	add.w	r3, r7, #28
 80012ee:	4619      	mov	r1, r3
 80012f0:	481b      	ldr	r0, [pc, #108]	; (8001360 <MX_GPIO_Init+0x178>)
 80012f2:	f004 fc0d 	bl	8005b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 80012f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fc:	2300      	movs	r3, #0
 80012fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 031c 	add.w	r3, r7, #28
 8001308:	4619      	mov	r1, r3
 800130a:	4816      	ldr	r0, [pc, #88]	; (8001364 <MX_GPIO_Init+0x17c>)
 800130c:	f004 fc00 	bl	8005b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8001310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001314:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	2302      	movs	r3, #2
 8001318:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131e:	2300      	movs	r3, #0
 8001320:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001322:	230a      	movs	r3, #10
 8001324:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	4619      	mov	r1, r3
 800132c:	480d      	ldr	r0, [pc, #52]	; (8001364 <MX_GPIO_Init+0x17c>)
 800132e:	f004 fbef 	bl	8005b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8001332:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001336:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001340:	2300      	movs	r3, #0
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	4619      	mov	r1, r3
 800134a:	4806      	ldr	r0, [pc, #24]	; (8001364 <MX_GPIO_Init+0x17c>)
 800134c:	f004 fbe0 	bl	8005b10 <HAL_GPIO_Init>

}
 8001350:	bf00      	nop
 8001352:	3730      	adds	r7, #48	; 0x30
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	58024400 	.word	0x58024400
 800135c:	58021400 	.word	0x58021400
 8001360:	58021800 	.word	0x58021800
 8001364:	58020000 	.word	0x58020000

08001368 <HAL_ADC_ConvHalfCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) {
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a09      	ldr	r2, [pc, #36]	; (8001398 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d108      	bne.n	800138a <HAL_ADC_ConvHalfCpltCallback+0x22>
		// when we enter this function, first half of the buffer is complete
		// so we set the input buffer pointer at the beginning
		inBuffPtr = &adcData[0];
 8001378:	4b08      	ldr	r3, [pc, #32]	; (800139c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800137a:	4a09      	ldr	r2, [pc, #36]	; (80013a0 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800137c:	601a      	str	r2, [r3, #0]
		outBuffPtr = &dacData[DATA_SIZE];
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8001380:	4a09      	ldr	r2, [pc, #36]	; (80013a8 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8001382:	601a      	str	r2, [r3, #0]

		dataReady = 1;
 8001384:	4b09      	ldr	r3, [pc, #36]	; (80013ac <HAL_ADC_ConvHalfCpltCallback+0x44>)
 8001386:	2201      	movs	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
	}

}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	240000c0 	.word	0x240000c0
 800139c:	24000710 	.word	0x24000710
 80013a0:	24000308 	.word	0x24000308
 80013a4:	24000714 	.word	0x24000714
 80013a8:	24000608 	.word	0x24000608
 80013ac:	24000718 	.word	0x24000718

080013b0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]

	if(hadc == &hadc1) {
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a09      	ldr	r2, [pc, #36]	; (80013e0 <HAL_ADC_ConvCpltCallback+0x30>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d108      	bne.n	80013d2 <HAL_ADC_ConvCpltCallback+0x22>
		// when we enter this function, first half of the buffer is complete
		// so we set the input buffer pointer at the beginning

		inBuffPtr = &adcData[DATA_SIZE];
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <HAL_ADC_ConvCpltCallback+0x34>)
 80013c2:	4a09      	ldr	r2, [pc, #36]	; (80013e8 <HAL_ADC_ConvCpltCallback+0x38>)
 80013c4:	601a      	str	r2, [r3, #0]
		outBuffPtr = &dacData[0];
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <HAL_ADC_ConvCpltCallback+0x3c>)
 80013c8:	4a09      	ldr	r2, [pc, #36]	; (80013f0 <HAL_ADC_ConvCpltCallback+0x40>)
 80013ca:	601a      	str	r2, [r3, #0]

		dataReady = 1;
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <HAL_ADC_ConvCpltCallback+0x44>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	701a      	strb	r2, [r3, #0]
	}

}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	240000c0 	.word	0x240000c0
 80013e4:	24000710 	.word	0x24000710
 80013e8:	24000408 	.word	0x24000408
 80013ec:	24000714 	.word	0x24000714
 80013f0:	24000508 	.word	0x24000508
 80013f4:	24000718 	.word	0x24000718

080013f8 <processData>:


void processData()
{
 80013f8:	b590      	push	{r4, r7, lr}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
	for(int i = 0; i < DATA_SIZE; i++) {
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	e021      	b.n	8001448 <processData+0x50>
		outBuffPtr[i] = calculateTremolo(inBuffPtr[i], adc2Data[0]/4095.0f, 1);
 8001404:	4b15      	ldr	r3, [pc, #84]	; (800145c <processData+0x64>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	4413      	add	r3, r2
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	b299      	uxth	r1, r3
 8001412:	4b13      	ldr	r3, [pc, #76]	; (8001460 <processData+0x68>)
 8001414:	881b      	ldrh	r3, [r3, #0]
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141e:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001464 <processData+0x6c>
 8001422:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <processData+0x70>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	18d4      	adds	r4, r2, r3
 8001430:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001434:	eeb0 0a47 	vmov.f32	s0, s14
 8001438:	4608      	mov	r0, r1
 800143a:	f7ff fbbd 	bl	8000bb8 <calculateTremolo>
 800143e:	4603      	mov	r3, r0
 8001440:	8023      	strh	r3, [r4, #0]
	for(int i = 0; i < DATA_SIZE; i++) {
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	3301      	adds	r3, #1
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b7f      	cmp	r3, #127	; 0x7f
 800144c:	ddda      	ble.n	8001404 <processData+0xc>
	}


	dataReady = 0;
 800144e:	4b07      	ldr	r3, [pc, #28]	; (800146c <processData+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bd90      	pop	{r4, r7, pc}
 800145c:	24000710 	.word	0x24000710
 8001460:	24000708 	.word	0x24000708
 8001464:	457ff000 	.word	0x457ff000
 8001468:	24000714 	.word	0x24000714
 800146c:	24000718 	.word	0x24000718

08001470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	; 0x28
 8001474:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001476:	f000 fbbf 	bl	8001bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147a:	f000 f857 	bl	800152c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800147e:	f000 f8d1 	bl	8001624 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001482:	f7ff feb1 	bl	80011e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001486:	f000 fad3 	bl	8001a30 <MX_USART3_UART_Init>
  MX_DMA_Init();
 800148a:	f7ff fe7d 	bl	8001188 <MX_DMA_Init>
  MX_USB_OTG_HS_USB_Init();
 800148e:	f000 fb81 	bl	8001b94 <MX_USB_OTG_HS_USB_Init>
  MX_ADC1_Init();
 8001492:	f7ff fbf5 	bl	8000c80 <MX_ADC1_Init>
  MX_TIM6_Init();
 8001496:	f000 fa5b 	bl	8001950 <MX_TIM6_Init>
  MX_DAC1_Init();
 800149a:	f7ff fdc9 	bl	8001030 <MX_DAC1_Init>
  MX_ADC2_Init();
 800149e:	f7ff fc69 	bl	8000d74 <MX_ADC2_Init>
  MX_TIM1_Init();
 80014a2:	f000 fa01 	bl	80018a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80014a6:	4818      	ldr	r0, [pc, #96]	; (8001508 <main+0x98>)
 80014a8:	f007 fdec 	bl	8009084 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim6);
 80014ac:	4817      	ldr	r0, [pc, #92]	; (800150c <main+0x9c>)
 80014ae:	f007 fde9 	bl	8009084 <HAL_TIM_Base_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adcData, BUFFER_SIZE);
 80014b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014b6:	4916      	ldr	r1, [pc, #88]	; (8001510 <main+0xa0>)
 80014b8:	4816      	ldr	r0, [pc, #88]	; (8001514 <main+0xa4>)
 80014ba:	f000 ff95 	bl	80023e8 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *) dacData, BUFFER_SIZE, DAC_ALIGN_12B_R);
 80014be:	2300      	movs	r3, #0
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014c6:	4a14      	ldr	r2, [pc, #80]	; (8001518 <main+0xa8>)
 80014c8:	2100      	movs	r1, #0
 80014ca:	4814      	ldr	r0, [pc, #80]	; (800151c <main+0xac>)
 80014cc:	f001 ff00 	bl	80032d0 <HAL_DAC_Start_DMA>

  Delay_Init();
 80014d0:	f7ff fa4c 	bl	800096c <Delay_Init>
  Tremolo_Init();
 80014d4:	f7ff fb54 	bl	8000b80 <Tremolo_Init>
  uint8_t msg[30] = "\0";
 80014d8:	2300      	movs	r3, #0
 80014da:	603b      	str	r3, [r7, #0]
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	831a      	strh	r2, [r3, #24]
  HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2Data, 3);
 80014ee:	2203      	movs	r2, #3
 80014f0:	490b      	ldr	r1, [pc, #44]	; (8001520 <main+0xb0>)
 80014f2:	480c      	ldr	r0, [pc, #48]	; (8001524 <main+0xb4>)
 80014f4:	f000 ff78 	bl	80023e8 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(dataReady) {
 80014f8:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <main+0xb8>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d0fb      	beq.n	80014f8 <main+0x88>
		  processData();
 8001500:	f7ff ff7a 	bl	80013f8 <processData>
	  if(dataReady) {
 8001504:	e7f8      	b.n	80014f8 <main+0x88>
 8001506:	bf00      	nop
 8001508:	24000720 	.word	0x24000720
 800150c:	2400076c 	.word	0x2400076c
 8001510:	24000308 	.word	0x24000308
 8001514:	240000c0 	.word	0x240000c0
 8001518:	24000508 	.word	0x24000508
 800151c:	2400027c 	.word	0x2400027c
 8001520:	24000708 	.word	0x24000708
 8001524:	24000124 	.word	0x24000124
 8001528:	24000718 	.word	0x24000718

0800152c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b09c      	sub	sp, #112	; 0x70
 8001530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001536:	224c      	movs	r2, #76	; 0x4c
 8001538:	2100      	movs	r1, #0
 800153a:	4618      	mov	r0, r3
 800153c:	f009 fa76 	bl	800aa2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	2220      	movs	r2, #32
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f009 fa70 	bl	800aa2c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800154c:	2004      	movs	r0, #4
 800154e:	f004 fca9 	bl	8005ea4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	4b31      	ldr	r3, [pc, #196]	; (800161c <SystemClock_Config+0xf0>)
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	4a30      	ldr	r2, [pc, #192]	; (800161c <SystemClock_Config+0xf0>)
 800155c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001560:	6193      	str	r3, [r2, #24]
 8001562:	4b2e      	ldr	r3, [pc, #184]	; (800161c <SystemClock_Config+0xf0>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800156e:	bf00      	nop
 8001570:	4b2a      	ldr	r3, [pc, #168]	; (800161c <SystemClock_Config+0xf0>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800157c:	d1f8      	bne.n	8001570 <SystemClock_Config+0x44>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800157e:	4b28      	ldr	r3, [pc, #160]	; (8001620 <SystemClock_Config+0xf4>)
 8001580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001582:	f023 0303 	bic.w	r3, r3, #3
 8001586:	4a26      	ldr	r2, [pc, #152]	; (8001620 <SystemClock_Config+0xf4>)
 8001588:	f043 0302 	orr.w	r3, r3, #2
 800158c:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 800158e:	2329      	movs	r3, #41	; 0x29
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001592:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001596:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001598:	2301      	movs	r3, #1
 800159a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800159c:	2301      	movs	r3, #1
 800159e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a0:	2302      	movs	r3, #2
 80015a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015a4:	2302      	movs	r3, #2
 80015a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015a8:	2301      	movs	r3, #1
 80015aa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 70;
 80015ac:	2346      	movs	r3, #70	; 0x46
 80015ae:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80015b0:	2302      	movs	r3, #2
 80015b2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015b4:	2304      	movs	r3, #4
 80015b6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015b8:	2302      	movs	r3, #2
 80015ba:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80015bc:	230c      	movs	r3, #12
 80015be:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80015c0:	2300      	movs	r3, #0
 80015c2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015cc:	4618      	mov	r0, r3
 80015ce:	f004 fcc3 	bl	8005f58 <HAL_RCC_OscConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80015d8:	f000 f850 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015dc:	233f      	movs	r3, #63	; 0x3f
 80015de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e0:	2303      	movs	r3, #3
 80015e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80015ec:	2340      	movs	r3, #64	; 0x40
 80015ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80015f0:	2340      	movs	r3, #64	; 0x40
 80015f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80015f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80015fa:	2340      	movs	r3, #64	; 0x40
 80015fc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2107      	movs	r1, #7
 8001602:	4618      	mov	r0, r3
 8001604:	f005 f8ac 	bl	8006760 <HAL_RCC_ClockConfig>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800160e:	f000 f835 	bl	800167c <Error_Handler>
  }
}
 8001612:	bf00      	nop
 8001614:	3770      	adds	r7, #112	; 0x70
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	58024800 	.word	0x58024800
 8001620:	58024400 	.word	0x58024400

08001624 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b0ae      	sub	sp, #184	; 0xb8
 8001628:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800162a:	463b      	mov	r3, r7
 800162c:	22b8      	movs	r2, #184	; 0xb8
 800162e:	2100      	movs	r1, #0
 8001630:	4618      	mov	r0, r3
 8001632:	f009 f9fb 	bl	800aa2c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001636:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800163a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 800163c:	2301      	movs	r3, #1
 800163e:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8001640:	2310      	movs	r3, #16
 8001642:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 1;
 8001644:	2301      	movs	r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001648:	2302      	movs	r3, #2
 800164a:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800164c:	2302      	movs	r3, #2
 800164e:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001650:	23c0      	movs	r3, #192	; 0xc0
 8001652:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001658:	2300      	movs	r3, #0
 800165a:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001662:	463b      	mov	r3, r7
 8001664:	4618      	mov	r0, r3
 8001666:	f005 fc07 	bl	8006e78 <HAL_RCCEx_PeriphCLKConfig>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 8001670:	f000 f804 	bl	800167c <Error_Handler>
  }
}
 8001674:	bf00      	nop
 8001676:	37b8      	adds	r7, #184	; 0xb8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	e7fe      	b.n	8001684 <Error_Handler+0x8>
	...

08001688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <HAL_MspInit+0x30>)
 8001690:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001694:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <HAL_MspInit+0x30>)
 8001696:	f043 0302 	orr.w	r3, r3, #2
 800169a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_MspInit+0x30>)
 80016a0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	58024400 	.word	0x58024400

080016bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <NMI_Handler+0x4>

080016c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <HardFault_Handler+0x4>

080016c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016cc:	e7fe      	b.n	80016cc <MemManage_Handler+0x4>

080016ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ce:	b480      	push	{r7}
 80016d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d2:	e7fe      	b.n	80016d2 <BusFault_Handler+0x4>

080016d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d8:	e7fe      	b.n	80016d8 <UsageFault_Handler+0x4>

080016da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001708:	f000 fae8 	bl	8001cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800170c:	bf00      	nop
 800170e:	bd80      	pop	{r7, pc}

08001710 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001714:	4802      	ldr	r0, [pc, #8]	; (8001720 <DMA1_Stream0_IRQHandler+0x10>)
 8001716:	f002 fe79 	bl	800440c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	24000188 	.word	0x24000188

08001724 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001728:	4802      	ldr	r0, [pc, #8]	; (8001734 <DMA1_Stream1_IRQHandler+0x10>)
 800172a:	f002 fe6f 	bl	800440c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	24000290 	.word	0x24000290

08001738 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800173c:	4802      	ldr	r0, [pc, #8]	; (8001748 <DMA1_Stream2_IRQHandler+0x10>)
 800173e:	f002 fe65 	bl	800440c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	24000200 	.word	0x24000200

0800174c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001754:	4a14      	ldr	r2, [pc, #80]	; (80017a8 <_sbrk+0x5c>)
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <_sbrk+0x60>)
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <_sbrk+0x64>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d102      	bne.n	800176e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001768:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <_sbrk+0x64>)
 800176a:	4a12      	ldr	r2, [pc, #72]	; (80017b4 <_sbrk+0x68>)
 800176c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	429a      	cmp	r2, r3
 800177a:	d207      	bcs.n	800178c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800177c:	f009 f924 	bl	800a9c8 <__errno>
 8001780:	4603      	mov	r3, r0
 8001782:	220c      	movs	r2, #12
 8001784:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	e009      	b.n	80017a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <_sbrk+0x64>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001792:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	4a05      	ldr	r2, [pc, #20]	; (80017b0 <_sbrk+0x64>)
 800179c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179e:	68fb      	ldr	r3, [r7, #12]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	24100000 	.word	0x24100000
 80017ac:	00000400 	.word	0x00000400
 80017b0:	2400071c 	.word	0x2400071c
 80017b4:	24000860 	.word	0x24000860

080017b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017bc:	4b32      	ldr	r3, [pc, #200]	; (8001888 <SystemInit+0xd0>)
 80017be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017c2:	4a31      	ldr	r2, [pc, #196]	; (8001888 <SystemInit+0xd0>)
 80017c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017cc:	4b2f      	ldr	r3, [pc, #188]	; (800188c <SystemInit+0xd4>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 030f 	and.w	r3, r3, #15
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d807      	bhi.n	80017e8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017d8:	4b2c      	ldr	r3, [pc, #176]	; (800188c <SystemInit+0xd4>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f023 030f 	bic.w	r3, r3, #15
 80017e0:	4a2a      	ldr	r2, [pc, #168]	; (800188c <SystemInit+0xd4>)
 80017e2:	f043 0303 	orr.w	r3, r3, #3
 80017e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80017e8:	4b29      	ldr	r3, [pc, #164]	; (8001890 <SystemInit+0xd8>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a28      	ldr	r2, [pc, #160]	; (8001890 <SystemInit+0xd8>)
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017f4:	4b26      	ldr	r3, [pc, #152]	; (8001890 <SystemInit+0xd8>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80017fa:	4b25      	ldr	r3, [pc, #148]	; (8001890 <SystemInit+0xd8>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4924      	ldr	r1, [pc, #144]	; (8001890 <SystemInit+0xd8>)
 8001800:	4b24      	ldr	r3, [pc, #144]	; (8001894 <SystemInit+0xdc>)
 8001802:	4013      	ands	r3, r2
 8001804:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001806:	4b21      	ldr	r3, [pc, #132]	; (800188c <SystemInit+0xd4>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 030c 	and.w	r3, r3, #12
 800180e:	2b00      	cmp	r3, #0
 8001810:	d007      	beq.n	8001822 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001812:	4b1e      	ldr	r3, [pc, #120]	; (800188c <SystemInit+0xd4>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f023 030f 	bic.w	r3, r3, #15
 800181a:	4a1c      	ldr	r2, [pc, #112]	; (800188c <SystemInit+0xd4>)
 800181c:	f043 0303 	orr.w	r3, r3, #3
 8001820:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001822:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <SystemInit+0xd8>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001828:	4b19      	ldr	r3, [pc, #100]	; (8001890 <SystemInit+0xd8>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 800182e:	4b18      	ldr	r3, [pc, #96]	; (8001890 <SystemInit+0xd8>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001834:	4b16      	ldr	r3, [pc, #88]	; (8001890 <SystemInit+0xd8>)
 8001836:	4a18      	ldr	r2, [pc, #96]	; (8001898 <SystemInit+0xe0>)
 8001838:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800183a:	4b15      	ldr	r3, [pc, #84]	; (8001890 <SystemInit+0xd8>)
 800183c:	4a17      	ldr	r2, [pc, #92]	; (800189c <SystemInit+0xe4>)
 800183e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001840:	4b13      	ldr	r3, [pc, #76]	; (8001890 <SystemInit+0xd8>)
 8001842:	4a17      	ldr	r2, [pc, #92]	; (80018a0 <SystemInit+0xe8>)
 8001844:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001846:	4b12      	ldr	r3, [pc, #72]	; (8001890 <SystemInit+0xd8>)
 8001848:	2200      	movs	r2, #0
 800184a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800184c:	4b10      	ldr	r3, [pc, #64]	; (8001890 <SystemInit+0xd8>)
 800184e:	4a14      	ldr	r2, [pc, #80]	; (80018a0 <SystemInit+0xe8>)
 8001850:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001852:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <SystemInit+0xd8>)
 8001854:	2200      	movs	r2, #0
 8001856:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001858:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <SystemInit+0xd8>)
 800185a:	4a11      	ldr	r2, [pc, #68]	; (80018a0 <SystemInit+0xe8>)
 800185c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800185e:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <SystemInit+0xd8>)
 8001860:	2200      	movs	r2, #0
 8001862:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001864:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <SystemInit+0xd8>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a09      	ldr	r2, [pc, #36]	; (8001890 <SystemInit+0xd8>)
 800186a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800186e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <SystemInit+0xd8>)
 8001872:	2200      	movs	r2, #0
 8001874:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <SystemInit+0xec>)
 8001878:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800187c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000ed00 	.word	0xe000ed00
 800188c:	52002000 	.word	0x52002000
 8001890:	58024400 	.word	0x58024400
 8001894:	eaf6ed7f 	.word	0xeaf6ed7f
 8001898:	02020200 	.word	0x02020200
 800189c:	01ff0000 	.word	0x01ff0000
 80018a0:	01010280 	.word	0x01010280
 80018a4:	52004000 	.word	0x52004000

080018a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ae:	f107 0310 	add.w	r3, r7, #16
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018c6:	4b20      	ldr	r3, [pc, #128]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018c8:	4a20      	ldr	r2, [pc, #128]	; (800194c <MX_TIM1_Init+0xa4>)
 80018ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000;
 80018cc:	4b1e      	ldr	r3, [pc, #120]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d4:	4b1c      	ldr	r3, [pc, #112]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2800;
 80018da:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018dc:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 80018e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e2:	4b19      	ldr	r3, [pc, #100]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018e8:	4b17      	ldr	r3, [pc, #92]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ee:	4b16      	ldr	r3, [pc, #88]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018f4:	4814      	ldr	r0, [pc, #80]	; (8001948 <MX_TIM1_Init+0xa0>)
 80018f6:	f007 fb6d 	bl	8008fd4 <HAL_TIM_Base_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001900:	f7ff febc 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001904:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001908:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800190a:	f107 0310 	add.w	r3, r7, #16
 800190e:	4619      	mov	r1, r3
 8001910:	480d      	ldr	r0, [pc, #52]	; (8001948 <MX_TIM1_Init+0xa0>)
 8001912:	f007 fc27 	bl	8009164 <HAL_TIM_ConfigClockSource>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800191c:	f7ff feae 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001920:	2320      	movs	r3, #32
 8001922:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001924:	2300      	movs	r3, #0
 8001926:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	4619      	mov	r1, r3
 8001930:	4805      	ldr	r0, [pc, #20]	; (8001948 <MX_TIM1_Init+0xa0>)
 8001932:	f007 fe47 	bl	80095c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800193c:	f7ff fe9e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001940:	bf00      	nop
 8001942:	3720      	adds	r7, #32
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	24000720 	.word	0x24000720
 800194c:	40010000 	.word	0x40010000

08001950 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001960:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <MX_TIM6_Init+0x64>)
 8001962:	4a15      	ldr	r2, [pc, #84]	; (80019b8 <MX_TIM6_Init+0x68>)
 8001964:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001966:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <MX_TIM6_Init+0x64>)
 8001968:	2200      	movs	r2, #0
 800196a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <MX_TIM6_Init+0x64>)
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <MX_TIM6_Init+0x64>)
 8001974:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001978:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <MX_TIM6_Init+0x64>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001980:	480c      	ldr	r0, [pc, #48]	; (80019b4 <MX_TIM6_Init+0x64>)
 8001982:	f007 fb27 	bl	8008fd4 <HAL_TIM_Base_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800198c:	f7ff fe76 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001990:	2320      	movs	r3, #32
 8001992:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	4619      	mov	r1, r3
 800199c:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_TIM6_Init+0x64>)
 800199e:	f007 fe11 	bl	80095c4 <HAL_TIMEx_MasterConfigSynchronization>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80019a8:	f7ff fe68 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	2400076c 	.word	0x2400076c
 80019b8:	40001000 	.word	0x40001000

080019bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a16      	ldr	r2, [pc, #88]	; (8001a24 <HAL_TIM_Base_MspInit+0x68>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d10f      	bne.n	80019ee <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ce:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <HAL_TIM_Base_MspInit+0x6c>)
 80019d0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80019d4:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <HAL_TIM_Base_MspInit+0x6c>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 80019de:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_TIM_Base_MspInit+0x6c>)
 80019e0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80019ec:	e013      	b.n	8001a16 <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM6)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a0e      	ldr	r2, [pc, #56]	; (8001a2c <HAL_TIM_Base_MspInit+0x70>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d10e      	bne.n	8001a16 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80019f8:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <HAL_TIM_Base_MspInit+0x6c>)
 80019fa:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80019fe:	4a0a      	ldr	r2, [pc, #40]	; (8001a28 <HAL_TIM_Base_MspInit+0x6c>)
 8001a00:	f043 0310 	orr.w	r3, r3, #16
 8001a04:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <HAL_TIM_Base_MspInit+0x6c>)
 8001a0a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001a0e:	f003 0310 	and.w	r3, r3, #16
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
}
 8001a16:	bf00      	nop
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	40010000 	.word	0x40010000
 8001a28:	58024400 	.word	0x58024400
 8001a2c:	40001000 	.word	0x40001000

08001a30 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a34:	4b22      	ldr	r3, [pc, #136]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a36:	4a23      	ldr	r2, [pc, #140]	; (8001ac4 <MX_USART3_UART_Init+0x94>)
 8001a38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a3a:	4b21      	ldr	r3, [pc, #132]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a42:	4b1f      	ldr	r3, [pc, #124]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a48:	4b1d      	ldr	r3, [pc, #116]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a4e:	4b1c      	ldr	r3, [pc, #112]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a54:	4b1a      	ldr	r3, [pc, #104]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a56:	220c      	movs	r2, #12
 8001a58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5a:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a60:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a6c:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a72:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a78:	4811      	ldr	r0, [pc, #68]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a7a:	f007 fe31 	bl	80096e0 <HAL_UART_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001a84:	f7ff fdfa 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a88:	2100      	movs	r1, #0
 8001a8a:	480d      	ldr	r0, [pc, #52]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a8c:	f008 fed2 	bl	800a834 <HAL_UARTEx_SetTxFifoThreshold>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001a96:	f7ff fdf1 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4808      	ldr	r0, [pc, #32]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001a9e:	f008 ff07 	bl	800a8b0 <HAL_UARTEx_SetRxFifoThreshold>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001aa8:	f7ff fde8 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001aac:	4804      	ldr	r0, [pc, #16]	; (8001ac0 <MX_USART3_UART_Init+0x90>)
 8001aae:	f008 fe88 	bl	800a7c2 <HAL_UARTEx_DisableFifoMode>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001ab8:	f7ff fde0 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	240007b8 	.word	0x240007b8
 8001ac4:	40004800 	.word	0x40004800

08001ac8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b0b8      	sub	sp, #224	; 0xe0
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	22b8      	movs	r2, #184	; 0xb8
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f008 ff9f 	bl	800aa2c <memset>
  if(uartHandle->Instance==USART3)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a25      	ldr	r2, [pc, #148]	; (8001b88 <HAL_UART_MspInit+0xc0>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d142      	bne.n	8001b7e <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001af8:	2302      	movs	r3, #2
 8001afa:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4618      	mov	r0, r3
 8001b08:	f005 f9b6 	bl	8006e78 <HAL_RCCEx_PeriphCLKConfig>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001b12:	f7ff fdb3 	bl	800167c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b16:	4b1d      	ldr	r3, [pc, #116]	; (8001b8c <HAL_UART_MspInit+0xc4>)
 8001b18:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001b1c:	4a1b      	ldr	r2, [pc, #108]	; (8001b8c <HAL_UART_MspInit+0xc4>)
 8001b1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b22:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001b26:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <HAL_UART_MspInit+0xc4>)
 8001b28:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001b2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <HAL_UART_MspInit+0xc4>)
 8001b36:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001b3a:	4a14      	ldr	r2, [pc, #80]	; (8001b8c <HAL_UART_MspInit+0xc4>)
 8001b3c:	f043 0308 	orr.w	r3, r3, #8
 8001b40:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <HAL_UART_MspInit+0xc4>)
 8001b46:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001b52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b6c:	2307      	movs	r3, #7
 8001b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b72:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b76:	4619      	mov	r1, r3
 8001b78:	4805      	ldr	r0, [pc, #20]	; (8001b90 <HAL_UART_MspInit+0xc8>)
 8001b7a:	f003 ffc9 	bl	8005b10 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b7e:	bf00      	nop
 8001b80:	37e0      	adds	r7, #224	; 0xe0
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40004800 	.word	0x40004800
 8001b8c:	58024400 	.word	0x58024400
 8001b90:	58020c00 	.word	0x58020c00

08001b94 <MX_USB_OTG_HS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_USB_Init(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
	...

08001ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bdc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ba8:	f7ff fe06 	bl	80017b8 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bac:	480c      	ldr	r0, [pc, #48]	; (8001be0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bae:	490d      	ldr	r1, [pc, #52]	; (8001be4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	; (8001be8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb4:	e002      	b.n	8001bbc <LoopCopyDataInit>

08001bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bba:	3304      	adds	r3, #4

08001bbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc0:	d3f9      	bcc.n	8001bb6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bc2:	4a0a      	ldr	r2, [pc, #40]	; (8001bec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bc4:	4c0a      	ldr	r4, [pc, #40]	; (8001bf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc8:	e001      	b.n	8001bce <LoopFillZerobss>

08001bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bcc:	3204      	adds	r2, #4

08001bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd0:	d3fb      	bcc.n	8001bca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001bd2:	f008 feff 	bl	800a9d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bd6:	f7ff fc4b 	bl	8001470 <main>
  bx  lr
 8001bda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bdc:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001be0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001be4:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8001be8:	0800af08 	.word	0x0800af08
  ldr r2, =_sbss
 8001bec:	24000074 	.word	0x24000074
  ldr r4, =_ebss
 8001bf0:	2400085c 	.word	0x2400085c

08001bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bf4:	e7fe      	b.n	8001bf4 <ADC_IRQHandler>
	...

08001bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bfe:	2003      	movs	r0, #3
 8001c00:	f001 fb04 	bl	800320c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001c04:	f004 ff62 	bl	8006acc <HAL_RCC_GetSysClockFreq>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <HAL_Init+0x68>)
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	f003 030f 	and.w	r3, r3, #15
 8001c14:	4913      	ldr	r1, [pc, #76]	; (8001c64 <HAL_Init+0x6c>)
 8001c16:	5ccb      	ldrb	r3, [r1, r3]
 8001c18:	f003 031f 	and.w	r3, r3, #31
 8001c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c20:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001c22:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <HAL_Init+0x68>)
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	4a0e      	ldr	r2, [pc, #56]	; (8001c64 <HAL_Init+0x6c>)
 8001c2c:	5cd3      	ldrb	r3, [r2, r3]
 8001c2e:	f003 031f 	and.w	r3, r3, #31
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
 8001c38:	4a0b      	ldr	r2, [pc, #44]	; (8001c68 <HAL_Init+0x70>)
 8001c3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c3c:	4a0b      	ldr	r2, [pc, #44]	; (8001c6c <HAL_Init+0x74>)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c42:	2000      	movs	r0, #0
 8001c44:	f000 f814 	bl	8001c70 <HAL_InitTick>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e002      	b.n	8001c58 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c52:	f7ff fd19 	bl	8001688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	58024400 	.word	0x58024400
 8001c64:	0800ad78 	.word	0x0800ad78
 8001c68:	24000004 	.word	0x24000004
 8001c6c:	24000000 	.word	0x24000000

08001c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001c78:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <HAL_InitTick+0x60>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e021      	b.n	8001cc8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001c84:	4b13      	ldr	r3, [pc, #76]	; (8001cd4 <HAL_InitTick+0x64>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <HAL_InitTick+0x60>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f001 fae9 	bl	8003272 <HAL_SYSTICK_Config>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e00e      	b.n	8001cc8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b0f      	cmp	r3, #15
 8001cae:	d80a      	bhi.n	8001cc6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb8:	f001 fab3 	bl	8003222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cbc:	4a06      	ldr	r2, [pc, #24]	; (8001cd8 <HAL_InitTick+0x68>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e000      	b.n	8001cc8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	2400000c 	.word	0x2400000c
 8001cd4:	24000000 	.word	0x24000000
 8001cd8:	24000008 	.word	0x24000008

08001cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <HAL_IncTick+0x20>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <HAL_IncTick+0x24>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4413      	add	r3, r2
 8001cec:	4a04      	ldr	r2, [pc, #16]	; (8001d00 <HAL_IncTick+0x24>)
 8001cee:	6013      	str	r3, [r2, #0]
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	2400000c 	.word	0x2400000c
 8001d00:	24000848 	.word	0x24000848

08001d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return uwTick;
 8001d08:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <HAL_GetTick+0x14>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	24000848 	.word	0x24000848

08001d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d24:	f7ff ffee 	bl	8001d04 <HAL_GetTick>
 8001d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d34:	d005      	beq.n	8001d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <HAL_Delay+0x44>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	4413      	add	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d42:	bf00      	nop
 8001d44:	f7ff ffde 	bl	8001d04 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d8f7      	bhi.n	8001d44 <HAL_Delay+0x28>
  {
  }
}
 8001d54:	bf00      	nop
 8001d56:	bf00      	nop
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	2400000c 	.word	0x2400000c

08001d64 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
 8001d92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	609a      	str	r2, [r3, #8]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b087      	sub	sp, #28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
 8001dd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	3360      	adds	r3, #96	; 0x60
 8001dde:	461a      	mov	r2, r3
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001e00:	bf00      	nop
 8001e02:	371c      	adds	r7, #28
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	f003 031f 	and.w	r3, r3, #31
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2c:	431a      	orrs	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	611a      	str	r2, [r3, #16]
}
 8001e32:	bf00      	nop
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b087      	sub	sp, #28
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	60f8      	str	r0, [r7, #12]
 8001e46:	60b9      	str	r1, [r7, #8]
 8001e48:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	3360      	adds	r3, #96	; 0x60
 8001e4e:	461a      	mov	r2, r3
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	431a      	orrs	r2, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	601a      	str	r2, [r3, #0]
  }
}
 8001e68:	bf00      	nop
 8001e6a:	371c      	adds	r7, #28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e000      	b.n	8001e8e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b087      	sub	sp, #28
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	3330      	adds	r3, #48	; 0x30
 8001eaa:	461a      	mov	r2, r3
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	0a1b      	lsrs	r3, r3, #8
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	f003 030c 	and.w	r3, r3, #12
 8001eb6:	4413      	add	r3, r2
 8001eb8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	f003 031f 	and.w	r3, r3, #31
 8001ec4:	211f      	movs	r1, #31
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	401a      	ands	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	0e9b      	lsrs	r3, r3, #26
 8001ed2:	f003 011f 	and.w	r1, r3, #31
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	f003 031f 	and.w	r3, r3, #31
 8001edc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ee6:	bf00      	nop
 8001ee8:	371c      	adds	r7, #28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f023 0203 	bic.w	r2, r3, #3
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	60da      	str	r2, [r3, #12]
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b087      	sub	sp, #28
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	3314      	adds	r3, #20
 8001f28:	461a      	mov	r2, r3
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	0e5b      	lsrs	r3, r3, #25
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	4413      	add	r3, r2
 8001f36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	0d1b      	lsrs	r3, r3, #20
 8001f40:	f003 031f 	and.w	r3, r3, #31
 8001f44:	2107      	movs	r1, #7
 8001f46:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	401a      	ands	r2, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	0d1b      	lsrs	r3, r3, #20
 8001f52:	f003 031f 	and.w	r3, r3, #31
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f62:	bf00      	nop
 8001f64:	371c      	adds	r7, #28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
	...

08001f70 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	401a      	ands	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f003 0318 	and.w	r3, r3, #24
 8001f92:	4908      	ldr	r1, [pc, #32]	; (8001fb4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f94:	40d9      	lsrs	r1, r3
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	400b      	ands	r3, r1
 8001f9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8001fa6:	bf00      	nop
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	000fffff 	.word	0x000fffff

08001fb8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 031f 	and.w	r3, r3, #31
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	4b04      	ldr	r3, [pc, #16]	; (8001ff4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6093      	str	r3, [r2, #8]
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	5fffffc0 	.word	0x5fffffc0

08001ff8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002008:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800200c:	d101      	bne.n	8002012 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800200e:	2301      	movs	r3, #1
 8002010:	e000      	b.n	8002014 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	4b05      	ldr	r3, [pc, #20]	; (8002044 <LL_ADC_EnableInternalRegulator+0x24>)
 800202e:	4013      	ands	r3, r2
 8002030:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	6fffffc0 	.word	0x6fffffc0

08002048 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002058:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800205c:	d101      	bne.n	8002062 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	4b05      	ldr	r3, [pc, #20]	; (8002094 <LL_ADC_Enable+0x24>)
 800207e:	4013      	ands	r3, r2
 8002080:	f043 0201 	orr.w	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	7fffffc0 	.word	0x7fffffc0

08002098 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <LL_ADC_IsEnabled+0x18>
 80020ac:	2301      	movs	r3, #1
 80020ae:	e000      	b.n	80020b2 <LL_ADC_IsEnabled+0x1a>
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	4b05      	ldr	r3, [pc, #20]	; (80020e4 <LL_ADC_REG_StartConversion+0x24>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	f043 0204 	orr.w	r2, r3, #4
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	7fffffc0 	.word	0x7fffffc0

080020e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	d101      	bne.n	8002100 <LL_ADC_REG_IsConversionOngoing+0x18>
 80020fc:	2301      	movs	r3, #1
 80020fe:	e000      	b.n	8002102 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 0308 	and.w	r3, r3, #8
 800211e:	2b08      	cmp	r3, #8
 8002120:	d101      	bne.n	8002126 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002134:	b590      	push	{r4, r7, lr}
 8002136:	b089      	sub	sp, #36	; 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002140:	2300      	movs	r3, #0
 8002142:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e138      	b.n	80023c0 <HAL_ADC_Init+0x28c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002158:	2b00      	cmp	r3, #0
 800215a:	d109      	bne.n	8002170 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f7fe fe71 	bl	8000e44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff ff3f 	bl	8001ff8 <LL_ADC_IsDeepPowerDownEnabled>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d004      	beq.n	800218a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff ff25 	bl	8001fd4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff ff5a 	bl	8002048 <LL_ADC_IsInternalRegulatorEnabled>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d114      	bne.n	80021c4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff ff3e 	bl	8002020 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021a4:	4b88      	ldr	r3, [pc, #544]	; (80023c8 <HAL_ADC_Init+0x294>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	099b      	lsrs	r3, r3, #6
 80021aa:	4a88      	ldr	r2, [pc, #544]	; (80023cc <HAL_ADC_Init+0x298>)
 80021ac:	fba2 2303 	umull	r2, r3, r2, r3
 80021b0:	099b      	lsrs	r3, r3, #6
 80021b2:	3301      	adds	r3, #1
 80021b4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021b6:	e002      	b.n	80021be <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1f9      	bne.n	80021b8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff3d 	bl	8002048 <LL_ADC_IsInternalRegulatorEnabled>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d10d      	bne.n	80021f0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d8:	f043 0210 	orr.w	r2, r3, #16
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e4:	f043 0201 	orr.w	r2, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ff77 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 80021fa:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002200:	f003 0310 	and.w	r3, r3, #16
 8002204:	2b00      	cmp	r3, #0
 8002206:	f040 80d2 	bne.w	80023ae <HAL_ADC_Init+0x27a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	2b00      	cmp	r3, #0
 800220e:	f040 80ce 	bne.w	80023ae <HAL_ADC_Init+0x27a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002216:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800221a:	f043 0202 	orr.w	r2, r3, #2
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff36 	bl	8002098 <LL_ADC_IsEnabled>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d110      	bne.n	8002254 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002232:	4867      	ldr	r0, [pc, #412]	; (80023d0 <HAL_ADC_Init+0x29c>)
 8002234:	f7ff ff30 	bl	8002098 <LL_ADC_IsEnabled>
 8002238:	4604      	mov	r4, r0
 800223a:	4866      	ldr	r0, [pc, #408]	; (80023d4 <HAL_ADC_Init+0x2a0>)
 800223c:	f7ff ff2c 	bl	8002098 <LL_ADC_IsEnabled>
 8002240:	4603      	mov	r3, r0
 8002242:	4323      	orrs	r3, r4
 8002244:	2b00      	cmp	r3, #0
 8002246:	d105      	bne.n	8002254 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	4619      	mov	r1, r3
 800224e:	4862      	ldr	r0, [pc, #392]	; (80023d8 <HAL_ADC_Init+0x2a4>)
 8002250:	f7ff fd88 	bl	8001d64 <LL_ADC_SetCommonClock>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
#if defined(ADC_VER_V5_3)

    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	7d5b      	ldrb	r3, [r3, #21]
 8002258:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800225e:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                    |
 8002264:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	7f1b      	ldrb	r3, [r3, #28]
 800226a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800226c:	4313      	orrs	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	7f1b      	ldrb	r3, [r3, #28]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d106      	bne.n	8002286 <HAL_ADC_Init+0x152>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	3b01      	subs	r3, #1
 800227e:	045b      	lsls	r3, r3, #17
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228a:	2b00      	cmp	r3, #0
 800228c:	d009      	beq.n	80022a2 <HAL_ADC_Init+0x16e>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002292:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800229a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	4b4c      	ldr	r3, [pc, #304]	; (80023dc <HAL_ADC_Init+0x2a8>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6812      	ldr	r2, [r2, #0]
 80022b0:	69b9      	ldr	r1, [r7, #24]
 80022b2:	430b      	orrs	r3, r1
 80022b4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff ff14 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 80022c0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff ff21 	bl	800210e <LL_ADC_INJ_IsConversionOngoing>
 80022cc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d14a      	bne.n	800236a <HAL_ADC_Init+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d147      	bne.n	800236a <HAL_ADC_Init+0x236>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	7d1b      	ldrb	r3, [r3, #20]
 80022de:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	4b3c      	ldr	r3, [pc, #240]	; (80023e0 <HAL_ADC_Init+0x2ac>)
 80022f0:	4013      	ands	r3, r2
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	6812      	ldr	r2, [r2, #0]
 80022f6:	69b9      	ldr	r1, [r7, #24]
 80022f8:	430b      	orrs	r3, r1
 80022fa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002302:	2b01      	cmp	r3, #1
 8002304:	d11b      	bne.n	800233e <HAL_ADC_Init+0x20a>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	691a      	ldr	r2, [r3, #16]
 8002312:	4b34      	ldr	r3, [pc, #208]	; (80023e4 <HAL_ADC_Init+0x2b0>)
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800231a:	3a01      	subs	r2, #1
 800231c:	0411      	lsls	r1, r2, #16
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002322:	4311      	orrs	r1, r2
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002328:	4311      	orrs	r1, r2
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800232e:	430a      	orrs	r2, r1
 8002330:	431a      	orrs	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0201 	orr.w	r2, r2, #1
 800233a:	611a      	str	r2, [r3, #16]
 800233c:	e007      	b.n	800234e <HAL_ADC_Init+0x21a>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 0201 	bic.w	r2, r2, #1
 800234c:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	691b      	ldr	r3, [r3, #16]
 8002354:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 fcf3 	bl	8002d50 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d10c      	bne.n	800238c <HAL_ADC_Init+0x258>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002378:	f023 010f 	bic.w	r1, r3, #15
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	1e5a      	subs	r2, r3, #1
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	430a      	orrs	r2, r1
 8002388:	631a      	str	r2, [r3, #48]	; 0x30
 800238a:	e007      	b.n	800239c <HAL_ADC_Init+0x268>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 020f 	bic.w	r2, r2, #15
 800239a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023a0:	f023 0303 	bic.w	r3, r3, #3
 80023a4:	f043 0201 	orr.w	r2, r3, #1
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	655a      	str	r2, [r3, #84]	; 0x54
 80023ac:	e007      	b.n	80023be <HAL_ADC_Init+0x28a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b2:	f043 0210 	orr.w	r2, r3, #16
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80023be:	7ffb      	ldrb	r3, [r7, #31]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3724      	adds	r7, #36	; 0x24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd90      	pop	{r4, r7, pc}
 80023c8:	24000000 	.word	0x24000000
 80023cc:	053e2d63 	.word	0x053e2d63
 80023d0:	40022000 	.word	0x40022000
 80023d4:	40022100 	.word	0x40022100
 80023d8:	40022300 	.word	0x40022300
 80023dc:	fff0c003 	.word	0xfff0c003
 80023e0:	ffffbffc 	.word	0xffffbffc
 80023e4:	fc00f81e 	.word	0xfc00f81e

080023e8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023f4:	484f      	ldr	r0, [pc, #316]	; (8002534 <HAL_ADC_Start_DMA+0x14c>)
 80023f6:	f7ff fddf 	bl	8001fb8 <LL_ADC_GetMultimode>
 80023fa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fe71 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	f040 808c 	bne.w	8002526 <HAL_ADC_Start_DMA+0x13e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002414:	2b01      	cmp	r3, #1
 8002416:	d101      	bne.n	800241c <HAL_ADC_Start_DMA+0x34>
 8002418:	2302      	movs	r3, #2
 800241a:	e087      	b.n	800252c <HAL_ADC_Start_DMA+0x144>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d005      	beq.n	8002436 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	2b05      	cmp	r3, #5
 800242e:	d002      	beq.n	8002436 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b09      	cmp	r3, #9
 8002434:	d170      	bne.n	8002518 <HAL_ADC_Start_DMA+0x130>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 fb7a 	bl	8002b30 <ADC_Enable>
 800243c:	4603      	mov	r3, r0
 800243e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002440:	7dfb      	ldrb	r3, [r7, #23]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d163      	bne.n	800250e <HAL_ADC_Start_DMA+0x126>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800244a:	4b3b      	ldr	r3, [pc, #236]	; (8002538 <HAL_ADC_Start_DMA+0x150>)
 800244c:	4013      	ands	r3, r2
 800244e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a38      	ldr	r2, [pc, #224]	; (800253c <HAL_ADC_Start_DMA+0x154>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d002      	beq.n	8002466 <HAL_ADC_Start_DMA+0x7e>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	e000      	b.n	8002468 <HAL_ADC_Start_DMA+0x80>
 8002466:	4b36      	ldr	r3, [pc, #216]	; (8002540 <HAL_ADC_Start_DMA+0x158>)
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	6812      	ldr	r2, [r2, #0]
 800246c:	4293      	cmp	r3, r2
 800246e:	d002      	beq.n	8002476 <HAL_ADC_Start_DMA+0x8e>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d105      	bne.n	8002482 <HAL_ADC_Start_DMA+0x9a>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002486:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <HAL_ADC_Start_DMA+0xb4>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002492:	f023 0206 	bic.w	r2, r3, #6
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	659a      	str	r2, [r3, #88]	; 0x58
 800249a:	e002      	b.n	80024a2 <HAL_ADC_Start_DMA+0xba>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2200      	movs	r2, #0
 80024a0:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a6:	4a27      	ldr	r2, [pc, #156]	; (8002544 <HAL_ADC_Start_DMA+0x15c>)
 80024a8:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ae:	4a26      	ldr	r2, [pc, #152]	; (8002548 <HAL_ADC_Start_DMA+0x160>)
 80024b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b6:	4a25      	ldr	r2, [pc, #148]	; (800254c <HAL_ADC_Start_DMA+0x164>)
 80024b8:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	221c      	movs	r2, #28
 80024c0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f042 0210 	orr.w	r2, r2, #16
 80024d8:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	4619      	mov	r1, r3
 80024e4:	4610      	mov	r0, r2
 80024e6:	f7ff fd04 	bl	8001ef2 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	3340      	adds	r3, #64	; 0x40
 80024f4:	4619      	mov	r1, r3
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f001 fd1d 	bl	8003f38 <HAL_DMA_Start_IT>
 80024fe:	4603      	mov	r3, r0
 8002500:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fdda 	bl	80020c0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800250c:	e00d      	b.n	800252a <HAL_ADC_Start_DMA+0x142>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8002516:	e008      	b.n	800252a <HAL_ADC_Start_DMA+0x142>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002524:	e001      	b.n	800252a <HAL_ADC_Start_DMA+0x142>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002526:	2302      	movs	r3, #2
 8002528:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800252a:	7dfb      	ldrb	r3, [r7, #23]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40022300 	.word	0x40022300
 8002538:	fffff0fe 	.word	0xfffff0fe
 800253c:	40022100 	.word	0x40022100
 8002540:	40022000 	.word	0x40022000
 8002544:	08002c29 	.word	0x08002c29
 8002548:	08002d01 	.word	0x08002d01
 800254c:	08002d1d 	.word	0x08002d1d

08002550 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002564:	b590      	push	{r4, r7, lr}
 8002566:	b0a1      	sub	sp, #132	; 0x84
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800256e:	2300      	movs	r3, #0
 8002570:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	4a9a      	ldr	r2, [pc, #616]	; (80027e8 <HAL_ADC_ConfigChannel+0x284>)
 800257e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002586:	2b01      	cmp	r3, #1
 8002588:	d101      	bne.n	800258e <HAL_ADC_ConfigChannel+0x2a>
 800258a:	2302      	movs	r3, #2
 800258c:	e2bc      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x5a4>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2201      	movs	r2, #1
 8002592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff fda4 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f040 82a1 	bne.w	8002aea <HAL_ADC_ConfigChannel+0x586>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d108      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x62>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	0e9b      	lsrs	r3, r3, #26
 80025ba:	f003 031f 	and.w	r3, r3, #31
 80025be:	2201      	movs	r2, #1
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	e016      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x90>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025ce:	fa93 f3a3 	rbit	r3, r3
 80025d2:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025d6:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 80025de:	2320      	movs	r3, #32
 80025e0:	e003      	b.n	80025ea <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 80025e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025e4:	fab3 f383 	clz	r3, r3
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	f003 031f 	and.w	r3, r3, #31
 80025ee:	2201      	movs	r2, #1
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6812      	ldr	r2, [r2, #0]
 80025f8:	69d1      	ldr	r1, [r2, #28]
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	6812      	ldr	r2, [r2, #0]
 80025fe:	430b      	orrs	r3, r1
 8002600:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6818      	ldr	r0, [r3, #0]
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	6859      	ldr	r1, [r3, #4]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	f7ff fc43 	bl	8001e9a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff fd65 	bl	80020e8 <LL_ADC_REG_IsConversionOngoing>
 800261e:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff fd72 	bl	800210e <LL_ADC_INJ_IsConversionOngoing>
 800262a:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800262c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800262e:	2b00      	cmp	r3, #0
 8002630:	f040 80a0 	bne.w	8002774 <HAL_ADC_ConfigChannel+0x210>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002634:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002636:	2b00      	cmp	r3, #0
 8002638:	f040 809c 	bne.w	8002774 <HAL_ADC_ConfigChannel+0x210>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6818      	ldr	r0, [r3, #0]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	6819      	ldr	r1, [r3, #0]
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	461a      	mov	r2, r3
 800264a:	f7ff fc65 	bl	8001f18 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10b      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x110>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	695a      	ldr	r2, [r3, #20]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	089b      	lsrs	r3, r3, #2
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	e00a      	b.n	800268a <HAL_ADC_ConfigChannel+0x126>
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	695a      	ldr	r2, [r3, #20]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	089b      	lsrs	r3, r3, #2
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	fa02 f303 	lsl.w	r3, r2, r3
 800268a:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	2b04      	cmp	r3, #4
 8002692:	d027      	beq.n	80026e4 <HAL_ADC_ConfigChannel+0x180>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	6919      	ldr	r1, [r3, #16]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026a2:	f7ff fb93 	bl	8001dcc <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6818      	ldr	r0, [r3, #0]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	6919      	ldr	r1, [r3, #16]
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	7e5b      	ldrb	r3, [r3, #25]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d102      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x158>
 80026b6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80026ba:	e000      	b.n	80026be <HAL_ADC_ConfigChannel+0x15a>
 80026bc:	2300      	movs	r3, #0
 80026be:	461a      	mov	r2, r3
 80026c0:	f7ff fbbd 	bl	8001e3e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6818      	ldr	r0, [r3, #0]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	6919      	ldr	r1, [r3, #16]
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	7e1b      	ldrb	r3, [r3, #24]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d102      	bne.n	80026da <HAL_ADC_ConfigChannel+0x176>
 80026d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026d8:	e000      	b.n	80026dc <HAL_ADC_ConfigChannel+0x178>
 80026da:	2300      	movs	r3, #0
 80026dc:	461a      	mov	r2, r3
 80026de:	f7ff fb95 	bl	8001e0c <LL_ADC_SetDataRightShift>
 80026e2:	e047      	b.n	8002774 <HAL_ADC_ConfigChannel+0x210>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	069b      	lsls	r3, r3, #26
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d107      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x1a4>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002706:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800270e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	069b      	lsls	r3, r3, #26
 8002718:	429a      	cmp	r2, r3
 800271a:	d107      	bne.n	800272c <HAL_ADC_ConfigChannel+0x1c8>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800272a:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002732:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	069b      	lsls	r3, r3, #26
 800273c:	429a      	cmp	r2, r3
 800273e:	d107      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x1ec>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800274e:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002756:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	069b      	lsls	r3, r3, #26
 8002760:	429a      	cmp	r2, r3
 8002762:	d107      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x210>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002772:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fc8d 	bl	8002098 <LL_ADC_IsEnabled>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	f040 81bb 	bne.w	8002afc <HAL_ADC_ConfigChannel+0x598>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6818      	ldr	r0, [r3, #0]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	6819      	ldr	r1, [r3, #0]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	461a      	mov	r2, r3
 8002794:	f7ff fbec 	bl	8001f70 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <HAL_ADC_ConfigChannel+0x284>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	f040 8130 	bne.w	8002a04 <HAL_ADC_ConfigChannel+0x4a0>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10b      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x268>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	0e9b      	lsrs	r3, r3, #26
 80027ba:	3301      	adds	r3, #1
 80027bc:	f003 031f 	and.w	r3, r3, #31
 80027c0:	2b09      	cmp	r3, #9
 80027c2:	bf94      	ite	ls
 80027c4:	2301      	movls	r3, #1
 80027c6:	2300      	movhi	r3, #0
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	e01b      	b.n	8002804 <HAL_ADC_ConfigChannel+0x2a0>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027d4:	fa93 f3a3 	rbit	r3, r3
 80027d8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80027da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80027de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d103      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x288>
    return 32U;
 80027e4:	2320      	movs	r3, #32
 80027e6:	e005      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x290>
 80027e8:	47ff0000 	.word	0x47ff0000
  return __builtin_clz(value);
 80027ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027ee:	fab3 f383 	clz	r3, r3
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	3301      	adds	r3, #1
 80027f6:	f003 031f 	and.w	r3, r3, #31
 80027fa:	2b09      	cmp	r3, #9
 80027fc:	bf94      	ite	ls
 80027fe:	2301      	movls	r3, #1
 8002800:	2300      	movhi	r3, #0
 8002802:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002804:	2b00      	cmp	r3, #0
 8002806:	d079      	beq.n	80028fc <HAL_ADC_ConfigChannel+0x398>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002810:	2b00      	cmp	r3, #0
 8002812:	d107      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x2c0>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	0e9b      	lsrs	r3, r3, #26
 800281a:	3301      	adds	r3, #1
 800281c:	069b      	lsls	r3, r3, #26
 800281e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002822:	e015      	b.n	8002850 <HAL_ADC_ConfigChannel+0x2ec>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002832:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002834:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002836:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 800283c:	2320      	movs	r3, #32
 800283e:	e003      	b.n	8002848 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002840:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	3301      	adds	r3, #1
 800284a:	069b      	lsls	r3, r3, #26
 800284c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002858:	2b00      	cmp	r3, #0
 800285a:	d109      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x30c>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	0e9b      	lsrs	r3, r3, #26
 8002862:	3301      	adds	r3, #1
 8002864:	f003 031f 	and.w	r3, r3, #31
 8002868:	2101      	movs	r1, #1
 800286a:	fa01 f303 	lsl.w	r3, r1, r3
 800286e:	e017      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x33c>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800287e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002880:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002882:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_ADC_ConfigChannel+0x328>
    return 32U;
 8002888:	2320      	movs	r3, #32
 800288a:	e003      	b.n	8002894 <HAL_ADC_ConfigChannel+0x330>
  return __builtin_clz(value);
 800288c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800288e:	fab3 f383 	clz	r3, r3
 8002892:	b2db      	uxtb	r3, r3
 8002894:	3301      	adds	r3, #1
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2101      	movs	r1, #1
 800289c:	fa01 f303 	lsl.w	r3, r1, r3
 80028a0:	ea42 0103 	orr.w	r1, r2, r3
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10a      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x362>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	0e9b      	lsrs	r3, r3, #26
 80028b6:	3301      	adds	r3, #1
 80028b8:	f003 021f 	and.w	r2, r3, #31
 80028bc:	4613      	mov	r3, r2
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4413      	add	r3, r2
 80028c2:	051b      	lsls	r3, r3, #20
 80028c4:	e018      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x394>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ce:	fa93 f3a3 	rbit	r3, r3
 80028d2:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80028d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80028d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 80028de:	2320      	movs	r3, #32
 80028e0:	e003      	b.n	80028ea <HAL_ADC_ConfigChannel+0x386>
  return __builtin_clz(value);
 80028e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e4:	fab3 f383 	clz	r3, r3
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	3301      	adds	r3, #1
 80028ec:	f003 021f 	and.w	r2, r3, #31
 80028f0:	4613      	mov	r3, r2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	4413      	add	r3, r2
 80028f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028f8:	430b      	orrs	r3, r1
 80028fa:	e07e      	b.n	80029fa <HAL_ADC_ConfigChannel+0x496>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002904:	2b00      	cmp	r3, #0
 8002906:	d107      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x3b4>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	0e9b      	lsrs	r3, r3, #26
 800290e:	3301      	adds	r3, #1
 8002910:	069b      	lsls	r3, r3, #26
 8002912:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002916:	e015      	b.n	8002944 <HAL_ADC_ConfigChannel+0x3e0>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002920:	fa93 f3a3 	rbit	r3, r3
 8002924:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002928:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800292a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002930:	2320      	movs	r3, #32
 8002932:	e003      	b.n	800293c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	3301      	adds	r3, #1
 800293e:	069b      	lsls	r3, r3, #26
 8002940:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800294c:	2b00      	cmp	r3, #0
 800294e:	d109      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x400>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	0e9b      	lsrs	r3, r3, #26
 8002956:	3301      	adds	r3, #1
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	2101      	movs	r1, #1
 800295e:	fa01 f303 	lsl.w	r3, r1, r3
 8002962:	e017      	b.n	8002994 <HAL_ADC_ConfigChannel+0x430>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	fa93 f3a3 	rbit	r3, r3
 8002970:	61bb      	str	r3, [r7, #24]
  return result;
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002976:	6a3b      	ldr	r3, [r7, #32]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x41c>
    return 32U;
 800297c:	2320      	movs	r3, #32
 800297e:	e003      	b.n	8002988 <HAL_ADC_ConfigChannel+0x424>
  return __builtin_clz(value);
 8002980:	6a3b      	ldr	r3, [r7, #32]
 8002982:	fab3 f383 	clz	r3, r3
 8002986:	b2db      	uxtb	r3, r3
 8002988:	3301      	adds	r3, #1
 800298a:	f003 031f 	and.w	r3, r3, #31
 800298e:	2101      	movs	r1, #1
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	ea42 0103 	orr.w	r1, r2, r3
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d10d      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x45c>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	0e9b      	lsrs	r3, r3, #26
 80029aa:	3301      	adds	r3, #1
 80029ac:	f003 021f 	and.w	r2, r3, #31
 80029b0:	4613      	mov	r3, r2
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	4413      	add	r3, r2
 80029b6:	3b1e      	subs	r3, #30
 80029b8:	051b      	lsls	r3, r3, #20
 80029ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029be:	e01b      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x494>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	fa93 f3a3 	rbit	r3, r3
 80029cc:	60fb      	str	r3, [r7, #12]
  return result;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x478>
    return 32U;
 80029d8:	2320      	movs	r3, #32
 80029da:	e003      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x480>
  return __builtin_clz(value);
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	fab3 f383 	clz	r3, r3
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	3301      	adds	r3, #1
 80029e6:	f003 021f 	and.w	r2, r3, #31
 80029ea:	4613      	mov	r3, r2
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	4413      	add	r3, r2
 80029f0:	3b1e      	subs	r3, #30
 80029f2:	051b      	lsls	r3, r3, #20
 80029f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f8:	430b      	orrs	r3, r1
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	6892      	ldr	r2, [r2, #8]
 80029fe:	4619      	mov	r1, r3
 8002a00:	f7ff fa8a 	bl	8001f18 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	da77      	bge.n	8002afc <HAL_ADC_ConfigChannel+0x598>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a0c:	4840      	ldr	r0, [pc, #256]	; (8002b10 <HAL_ADC_ConfigChannel+0x5ac>)
 8002a0e:	f7ff f9cf 	bl	8001db0 <LL_ADC_GetCommonPathInternalCh>
 8002a12:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a14:	483f      	ldr	r0, [pc, #252]	; (8002b14 <HAL_ADC_ConfigChannel+0x5b0>)
 8002a16:	f7ff fb3f 	bl	8002098 <LL_ADC_IsEnabled>
 8002a1a:	4604      	mov	r4, r0
 8002a1c:	483e      	ldr	r0, [pc, #248]	; (8002b18 <HAL_ADC_ConfigChannel+0x5b4>)
 8002a1e:	f7ff fb3b 	bl	8002098 <LL_ADC_IsEnabled>
 8002a22:	4603      	mov	r3, r0
 8002a24:	4323      	orrs	r3, r4
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d155      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x572>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a3b      	ldr	r2, [pc, #236]	; (8002b1c <HAL_ADC_ConfigChannel+0x5b8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d122      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x516>
 8002a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d11d      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x516>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a35      	ldr	r2, [pc, #212]	; (8002b18 <HAL_ADC_ConfigChannel+0x5b4>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d159      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a4a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a4e:	4619      	mov	r1, r3
 8002a50:	482f      	ldr	r0, [pc, #188]	; (8002b10 <HAL_ADC_ConfigChannel+0x5ac>)
 8002a52:	f7ff f99a 	bl	8001d8a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a56:	4b32      	ldr	r3, [pc, #200]	; (8002b20 <HAL_ADC_ConfigChannel+0x5bc>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	099b      	lsrs	r3, r3, #6
 8002a5c:	4a31      	ldr	r2, [pc, #196]	; (8002b24 <HAL_ADC_ConfigChannel+0x5c0>)
 8002a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a62:	099b      	lsrs	r3, r3, #6
 8002a64:	3301      	adds	r3, #1
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002a6a:	e002      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x50e>
              {
                wait_loop_index--;
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1f9      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x508>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a78:	e040      	b.n	8002afc <HAL_ADC_ConfigChannel+0x598>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a2a      	ldr	r2, [pc, #168]	; (8002b28 <HAL_ADC_ConfigChannel+0x5c4>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d111      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x544>
 8002a84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10c      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x544>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a21      	ldr	r2, [pc, #132]	; (8002b18 <HAL_ADC_ConfigChannel+0x5b4>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d131      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002a98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	481b      	ldr	r0, [pc, #108]	; (8002b10 <HAL_ADC_ConfigChannel+0x5ac>)
 8002aa2:	f7ff f972 	bl	8001d8a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aa6:	e029      	b.n	8002afc <HAL_ADC_ConfigChannel+0x598>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a1f      	ldr	r2, [pc, #124]	; (8002b2c <HAL_ADC_ConfigChannel+0x5c8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d124      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x598>
 8002ab2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ab4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d11f      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x598>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a15      	ldr	r2, [pc, #84]	; (8002b18 <HAL_ADC_ConfigChannel+0x5b4>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d11a      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ac8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002acc:	4619      	mov	r1, r3
 8002ace:	4810      	ldr	r0, [pc, #64]	; (8002b10 <HAL_ADC_ConfigChannel+0x5ac>)
 8002ad0:	f7ff f95b 	bl	8001d8a <LL_ADC_SetCommonPathInternalCh>
 8002ad4:	e012      	b.n	8002afc <HAL_ADC_ConfigChannel+0x598>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ada:	f043 0220 	orr.w	r2, r3, #32
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002ae8:	e008      	b.n	8002afc <HAL_ADC_ConfigChannel+0x598>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aee:	f043 0220 	orr.w	r2, r3, #32
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b04:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3784      	adds	r7, #132	; 0x84
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd90      	pop	{r4, r7, pc}
 8002b10:	40022300 	.word	0x40022300
 8002b14:	40022000 	.word	0x40022000
 8002b18:	40022100 	.word	0x40022100
 8002b1c:	cb840000 	.word	0xcb840000
 8002b20:	24000000 	.word	0x24000000
 8002b24:	053e2d63 	.word	0x053e2d63
 8002b28:	bac04000 	.word	0xbac04000
 8002b2c:	cfb80000 	.word	0xcfb80000

08002b30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff faab 	bl	8002098 <LL_ADC_IsEnabled>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d161      	bne.n	8002c0c <ADC_Enable+0xdc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	4b32      	ldr	r3, [pc, #200]	; (8002c18 <ADC_Enable+0xe8>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00d      	beq.n	8002b72 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b5a:	f043 0210 	orr.w	r2, r3, #16
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b66:	f043 0201 	orr.w	r2, r3, #1
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e04d      	b.n	8002c0e <ADC_Enable+0xde>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7ff fa7a 	bl	8002070 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002b7c:	f7ff f8c2 	bl	8001d04 <HAL_GetTick>
 8002b80:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b82:	4826      	ldr	r0, [pc, #152]	; (8002c1c <ADC_Enable+0xec>)
 8002b84:	f7ff fa18 	bl	8001fb8 <LL_ADC_GetMultimode>
 8002b88:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a24      	ldr	r2, [pc, #144]	; (8002c20 <ADC_Enable+0xf0>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d002      	beq.n	8002b9a <ADC_Enable+0x6a>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	e000      	b.n	8002b9c <ADC_Enable+0x6c>
 8002b9a:	4b22      	ldr	r3, [pc, #136]	; (8002c24 <ADC_Enable+0xf4>)
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	6812      	ldr	r2, [r2, #0]
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d02c      	beq.n	8002bfe <ADC_Enable+0xce>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d130      	bne.n	8002c0c <ADC_Enable+0xdc>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002baa:	e028      	b.n	8002bfe <ADC_Enable+0xce>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff fa71 	bl	8002098 <LL_ADC_IsEnabled>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d104      	bne.n	8002bc6 <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff fa55 	bl	8002070 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bc6:	f7ff f89d 	bl	8001d04 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d914      	bls.n	8002bfe <ADC_Enable+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d00d      	beq.n	8002bfe <ADC_Enable+0xce>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be6:	f043 0210 	orr.w	r2, r3, #16
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf2:	f043 0201 	orr.w	r2, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e007      	b.n	8002c0e <ADC_Enable+0xde>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d1cf      	bne.n	8002bac <ADC_Enable+0x7c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	8000003f 	.word	0x8000003f
 8002c1c:	40022300 	.word	0x40022300
 8002c20:	40022100 	.word	0x40022100
 8002c24:	40022000 	.word	0x40022000

08002c28 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c34:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d14b      	bne.n	8002cda <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c46:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0308 	and.w	r3, r3, #8
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d021      	beq.n	8002ca0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff f907 	bl	8001e74 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d032      	beq.n	8002cd2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d12b      	bne.n	8002cd2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d11f      	bne.n	8002cd2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c96:	f043 0201 	orr.w	r2, r3, #1
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	655a      	str	r2, [r3, #84]	; 0x54
 8002c9e:	e018      	b.n	8002cd2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d111      	bne.n	8002cd2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d105      	bne.n	8002cd2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	f043 0201 	orr.w	r2, r3, #1
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f7fe fb6c 	bl	80013b0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cd8:	e00e      	b.n	8002cf8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f7ff fc32 	bl	8002550 <HAL_ADC_ErrorCallback>
}
 8002cec:	e004      	b.n	8002cf8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	4798      	blx	r3
}
 8002cf8:	bf00      	nop
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f7fe fb2a 	bl	8001368 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d14:	bf00      	nop
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d28:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d2e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3a:	f043 0204 	orr.w	r2, r3, #4
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f7ff fc04 	bl	8002550 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d48:	bf00      	nop
 8002d4a:	3710      	adds	r7, #16
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002d58:	4b5f      	ldr	r3, [pc, #380]	; (8002ed8 <ADC_ConfigureBoostMode+0x188>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d01c      	beq.n	8002d9e <ADC_ConfigureBoostMode+0x4e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002d64:	f004 f82c 	bl	8006dc0 <HAL_RCC_GetHCLKFreq>
 8002d68:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d72:	d010      	beq.n	8002d96 <ADC_ConfigureBoostMode+0x46>
 8002d74:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d78:	d871      	bhi.n	8002e5e <ADC_ConfigureBoostMode+0x10e>
 8002d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d7e:	d002      	beq.n	8002d86 <ADC_ConfigureBoostMode+0x36>
 8002d80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d84:	d16b      	bne.n	8002e5e <ADC_ConfigureBoostMode+0x10e>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	0c1b      	lsrs	r3, r3, #16
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d92:	60fb      	str	r3, [r7, #12]
        break;
 8002d94:	e066      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	089b      	lsrs	r3, r3, #2
 8002d9a:	60fb      	str	r3, [r7, #12]
        break;
 8002d9c:	e062      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002d9e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002da2:	f004 ff75 	bl	8007c90 <HAL_RCCEx_GetPeriphCLKFreq>
 8002da6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002db0:	d051      	beq.n	8002e56 <ADC_ConfigureBoostMode+0x106>
 8002db2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002db6:	d854      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002db8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002dbc:	d047      	beq.n	8002e4e <ADC_ConfigureBoostMode+0xfe>
 8002dbe:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002dc2:	d84e      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002dc4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002dc8:	d03d      	beq.n	8002e46 <ADC_ConfigureBoostMode+0xf6>
 8002dca:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002dce:	d848      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002dd0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002dd4:	d033      	beq.n	8002e3e <ADC_ConfigureBoostMode+0xee>
 8002dd6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002dda:	d842      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002ddc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002de0:	d029      	beq.n	8002e36 <ADC_ConfigureBoostMode+0xe6>
 8002de2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002de6:	d83c      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002de8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002dec:	d01a      	beq.n	8002e24 <ADC_ConfigureBoostMode+0xd4>
 8002dee:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002df2:	d836      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002df4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002df8:	d014      	beq.n	8002e24 <ADC_ConfigureBoostMode+0xd4>
 8002dfa:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002dfe:	d830      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002e00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e04:	d00e      	beq.n	8002e24 <ADC_ConfigureBoostMode+0xd4>
 8002e06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e0a:	d82a      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002e0c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002e10:	d008      	beq.n	8002e24 <ADC_ConfigureBoostMode+0xd4>
 8002e12:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002e16:	d824      	bhi.n	8002e62 <ADC_ConfigureBoostMode+0x112>
 8002e18:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e1c:	d002      	beq.n	8002e24 <ADC_ConfigureBoostMode+0xd4>
 8002e1e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e22:	d11e      	bne.n	8002e62 <ADC_ConfigureBoostMode+0x112>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	0c9b      	lsrs	r3, r3, #18
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e32:	60fb      	str	r3, [r7, #12]
        break;
 8002e34:	e016      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	60fb      	str	r3, [r7, #12]
        break;
 8002e3c:	e012      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	095b      	lsrs	r3, r3, #5
 8002e42:	60fb      	str	r3, [r7, #12]
        break;
 8002e44:	e00e      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	099b      	lsrs	r3, r3, #6
 8002e4a:	60fb      	str	r3, [r7, #12]
        break;
 8002e4c:	e00a      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	09db      	lsrs	r3, r3, #7
 8002e52:	60fb      	str	r3, [r7, #12]
        break;
 8002e54:	e006      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	0a1b      	lsrs	r3, r3, #8
 8002e5a:	60fb      	str	r3, [r7, #12]
        break;
 8002e5c:	e002      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
        break;
 8002e5e:	bf00      	nop
 8002e60:	e000      	b.n	8002e64 <ADC_ConfigureBoostMode+0x114>
      default:
        break;
 8002e62:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	085b      	lsrs	r3, r3, #1
 8002e68:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	4a1b      	ldr	r2, [pc, #108]	; (8002edc <ADC_ConfigureBoostMode+0x18c>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d808      	bhi.n	8002e84 <ADC_ConfigureBoostMode+0x134>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002e80:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002e82:	e025      	b.n	8002ed0 <ADC_ConfigureBoostMode+0x180>
  else if (freq <= 12500000UL)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4a16      	ldr	r2, [pc, #88]	; (8002ee0 <ADC_ConfigureBoostMode+0x190>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d80a      	bhi.n	8002ea2 <ADC_ConfigureBoostMode+0x152>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e9e:	609a      	str	r2, [r3, #8]
}
 8002ea0:	e016      	b.n	8002ed0 <ADC_ConfigureBoostMode+0x180>
  else if (freq <= 25000000UL)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	4a0f      	ldr	r2, [pc, #60]	; (8002ee4 <ADC_ConfigureBoostMode+0x194>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d80a      	bhi.n	8002ec0 <ADC_ConfigureBoostMode+0x170>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ebc:	609a      	str	r2, [r3, #8]
}
 8002ebe:	e007      	b.n	8002ed0 <ADC_ConfigureBoostMode+0x180>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8002ece:	609a      	str	r2, [r3, #8]
}
 8002ed0:	bf00      	nop
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40022300 	.word	0x40022300
 8002edc:	005f5e10 	.word	0x005f5e10
 8002ee0:	00bebc20 	.word	0x00bebc20
 8002ee4:	017d7840 	.word	0x017d7840

08002ee8 <LL_ADC_IsEnabled>:
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d101      	bne.n	8002f00 <LL_ADC_IsEnabled+0x18>
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <LL_ADC_IsEnabled+0x1a>
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <LL_ADC_REG_IsConversionOngoing>:
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 0304 	and.w	r3, r3, #4
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d101      	bne.n	8002f26 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002f34:	b590      	push	{r4, r7, lr}
 8002f36:	b09f      	sub	sp, #124	; 0x7c
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d101      	bne.n	8002f52 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e080      	b.n	8003054 <HAL_ADCEx_MultiModeConfigChannel+0x120>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a3d      	ldr	r2, [pc, #244]	; (800305c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d102      	bne.n	8002f72 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002f6c:	4b3c      	ldr	r3, [pc, #240]	; (8003060 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	e001      	b.n	8002f76 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002f72:	2300      	movs	r3, #0
 8002f74:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10b      	bne.n	8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f80:	f043 0220 	orr.w	r2, r3, #32
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e05f      	b.n	8003054 <HAL_ADCEx_MultiModeConfigChannel+0x120>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7ff ffb9 	bl	8002f0e <LL_ADC_REG_IsConversionOngoing>
 8002f9c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff ffb3 	bl	8002f0e <LL_ADC_REG_IsConversionOngoing>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d141      	bne.n	8003032 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002fae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d13e      	bne.n	8003032 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002fb4:	4b2b      	ldr	r3, [pc, #172]	; (8003064 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 8002fb6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d020      	beq.n	8003002 <HAL_ADCEx_MultiModeConfigChannel+0xce>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	431a      	orrs	r2, r3
 8002fce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fd0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fd2:	4822      	ldr	r0, [pc, #136]	; (800305c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002fd4:	f7ff ff88 	bl	8002ee8 <LL_ADC_IsEnabled>
 8002fd8:	4604      	mov	r4, r0
 8002fda:	4821      	ldr	r0, [pc, #132]	; (8003060 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002fdc:	f7ff ff84 	bl	8002ee8 <LL_ADC_IsEnabled>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	4323      	orrs	r3, r4
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d12e      	bne.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	4b1e      	ldr	r3, [pc, #120]	; (8003068 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8002fee:	4013      	ands	r3, r2
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	6811      	ldr	r1, [r2, #0]
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	6892      	ldr	r2, [r2, #8]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ffe:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003000:	e021      	b.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x112>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800300a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800300c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800300e:	4813      	ldr	r0, [pc, #76]	; (800305c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8003010:	f7ff ff6a 	bl	8002ee8 <LL_ADC_IsEnabled>
 8003014:	4604      	mov	r4, r0
 8003016:	4812      	ldr	r0, [pc, #72]	; (8003060 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8003018:	f7ff ff66 	bl	8002ee8 <LL_ADC_IsEnabled>
 800301c:	4603      	mov	r3, r0
 800301e:	4323      	orrs	r3, r4
 8003020:	2b00      	cmp	r3, #0
 8003022:	d110      	bne.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 800302a:	4013      	ands	r3, r2
 800302c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800302e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003030:	e009      	b.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x112>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003036:	f043 0220 	orr.w	r2, r3, #32
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003044:	e000      	b.n	8003048 <HAL_ADCEx_MultiModeConfigChannel+0x114>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003046:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003050:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003054:	4618      	mov	r0, r3
 8003056:	377c      	adds	r7, #124	; 0x7c
 8003058:	46bd      	mov	sp, r7
 800305a:	bd90      	pop	{r4, r7, pc}
 800305c:	40022000 	.word	0x40022000
 8003060:	40022100 	.word	0x40022100
 8003064:	40022300 	.word	0x40022300
 8003068:	fffff0e0 	.word	0xfffff0e0

0800306c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800307c:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <__NVIC_SetPriorityGrouping+0x40>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003088:	4013      	ands	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003094:	4b06      	ldr	r3, [pc, #24]	; (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 8003096:	4313      	orrs	r3, r2
 8003098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800309a:	4a04      	ldr	r2, [pc, #16]	; (80030ac <__NVIC_SetPriorityGrouping+0x40>)
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	60d3      	str	r3, [r2, #12]
}
 80030a0:	bf00      	nop
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	e000ed00 	.word	0xe000ed00
 80030b0:	05fa0000 	.word	0x05fa0000

080030b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b8:	4b04      	ldr	r3, [pc, #16]	; (80030cc <__NVIC_GetPriorityGrouping+0x18>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	f003 0307 	and.w	r3, r3, #7
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80030da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	db0b      	blt.n	80030fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	f003 021f 	and.w	r2, r3, #31
 80030e8:	4907      	ldr	r1, [pc, #28]	; (8003108 <__NVIC_EnableIRQ+0x38>)
 80030ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	2001      	movs	r0, #1
 80030f2:	fa00 f202 	lsl.w	r2, r0, r2
 80030f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	e000e100 	.word	0xe000e100

0800310c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	6039      	str	r1, [r7, #0]
 8003116:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003118:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800311c:	2b00      	cmp	r3, #0
 800311e:	db0a      	blt.n	8003136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	b2da      	uxtb	r2, r3
 8003124:	490c      	ldr	r1, [pc, #48]	; (8003158 <__NVIC_SetPriority+0x4c>)
 8003126:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800312a:	0112      	lsls	r2, r2, #4
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	440b      	add	r3, r1
 8003130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003134:	e00a      	b.n	800314c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	b2da      	uxtb	r2, r3
 800313a:	4908      	ldr	r1, [pc, #32]	; (800315c <__NVIC_SetPriority+0x50>)
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	3b04      	subs	r3, #4
 8003144:	0112      	lsls	r2, r2, #4
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	440b      	add	r3, r1
 800314a:	761a      	strb	r2, [r3, #24]
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	e000e100 	.word	0xe000e100
 800315c:	e000ed00 	.word	0xe000ed00

08003160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003160:	b480      	push	{r7}
 8003162:	b089      	sub	sp, #36	; 0x24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f1c3 0307 	rsb	r3, r3, #7
 800317a:	2b04      	cmp	r3, #4
 800317c:	bf28      	it	cs
 800317e:	2304      	movcs	r3, #4
 8003180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3304      	adds	r3, #4
 8003186:	2b06      	cmp	r3, #6
 8003188:	d902      	bls.n	8003190 <NVIC_EncodePriority+0x30>
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3b03      	subs	r3, #3
 800318e:	e000      	b.n	8003192 <NVIC_EncodePriority+0x32>
 8003190:	2300      	movs	r3, #0
 8003192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003194:	f04f 32ff 	mov.w	r2, #4294967295
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43da      	mvns	r2, r3
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	401a      	ands	r2, r3
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a8:	f04f 31ff 	mov.w	r1, #4294967295
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	fa01 f303 	lsl.w	r3, r1, r3
 80031b2:	43d9      	mvns	r1, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b8:	4313      	orrs	r3, r2
         );
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3724      	adds	r7, #36	; 0x24
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
	...

080031c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031d8:	d301      	bcc.n	80031de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031da:	2301      	movs	r3, #1
 80031dc:	e00f      	b.n	80031fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031de:	4a0a      	ldr	r2, [pc, #40]	; (8003208 <SysTick_Config+0x40>)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031e6:	210f      	movs	r1, #15
 80031e8:	f04f 30ff 	mov.w	r0, #4294967295
 80031ec:	f7ff ff8e 	bl	800310c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031f0:	4b05      	ldr	r3, [pc, #20]	; (8003208 <SysTick_Config+0x40>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031f6:	4b04      	ldr	r3, [pc, #16]	; (8003208 <SysTick_Config+0x40>)
 80031f8:	2207      	movs	r2, #7
 80031fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	e000e010 	.word	0xe000e010

0800320c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff ff29 	bl	800306c <__NVIC_SetPriorityGrouping>
}
 800321a:	bf00      	nop
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b086      	sub	sp, #24
 8003226:	af00      	add	r7, sp, #0
 8003228:	4603      	mov	r3, r0
 800322a:	60b9      	str	r1, [r7, #8]
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003230:	f7ff ff40 	bl	80030b4 <__NVIC_GetPriorityGrouping>
 8003234:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	68b9      	ldr	r1, [r7, #8]
 800323a:	6978      	ldr	r0, [r7, #20]
 800323c:	f7ff ff90 	bl	8003160 <NVIC_EncodePriority>
 8003240:	4602      	mov	r2, r0
 8003242:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003246:	4611      	mov	r1, r2
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff ff5f 	bl	800310c <__NVIC_SetPriority>
}
 800324e:	bf00      	nop
 8003250:	3718      	adds	r7, #24
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	4603      	mov	r3, r0
 800325e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003260:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff ff33 	bl	80030d0 <__NVIC_EnableIRQ>
}
 800326a:	bf00      	nop
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b082      	sub	sp, #8
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7ff ffa4 	bl	80031c8 <SysTick_Config>
 8003280:	4603      	mov	r3, r0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e014      	b.n	80032c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	791b      	ldrb	r3, [r3, #4]
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d105      	bne.n	80032b2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f7fd fef1 	bl	8001094 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
	...

080032d0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80032de:	2300      	movs	r3, #0
 80032e0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	795b      	ldrb	r3, [r3, #5]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d101      	bne.n	80032ee <HAL_DAC_Start_DMA+0x1e>
 80032ea:	2302      	movs	r3, #2
 80032ec:	e0ab      	b.n	8003446 <HAL_DAC_Start_DMA+0x176>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2201      	movs	r2, #1
 80032f2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2202      	movs	r2, #2
 80032f8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d12f      	bne.n	8003360 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	4a52      	ldr	r2, [pc, #328]	; (8003450 <HAL_DAC_Start_DMA+0x180>)
 8003306:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	4a51      	ldr	r2, [pc, #324]	; (8003454 <HAL_DAC_Start_DMA+0x184>)
 800330e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	4a50      	ldr	r2, [pc, #320]	; (8003458 <HAL_DAC_Start_DMA+0x188>)
 8003316:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003326:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	2b08      	cmp	r3, #8
 800332c:	d013      	beq.n	8003356 <HAL_DAC_Start_DMA+0x86>
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	2b08      	cmp	r3, #8
 8003332:	d845      	bhi.n	80033c0 <HAL_DAC_Start_DMA+0xf0>
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <HAL_DAC_Start_DMA+0x72>
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	2b04      	cmp	r3, #4
 800333e:	d005      	beq.n	800334c <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003340:	e03e      	b.n	80033c0 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	3308      	adds	r3, #8
 8003348:	613b      	str	r3, [r7, #16]
        break;
 800334a:	e03c      	b.n	80033c6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	330c      	adds	r3, #12
 8003352:	613b      	str	r3, [r7, #16]
        break;
 8003354:	e037      	b.n	80033c6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	3310      	adds	r3, #16
 800335c:	613b      	str	r3, [r7, #16]
        break;
 800335e:	e032      	b.n	80033c6 <HAL_DAC_Start_DMA+0xf6>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	4a3d      	ldr	r2, [pc, #244]	; (800345c <HAL_DAC_Start_DMA+0x18c>)
 8003366:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	4a3c      	ldr	r2, [pc, #240]	; (8003460 <HAL_DAC_Start_DMA+0x190>)
 800336e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4a3b      	ldr	r2, [pc, #236]	; (8003464 <HAL_DAC_Start_DMA+0x194>)
 8003376:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003386:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	2b08      	cmp	r3, #8
 800338c:	d013      	beq.n	80033b6 <HAL_DAC_Start_DMA+0xe6>
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	2b08      	cmp	r3, #8
 8003392:	d817      	bhi.n	80033c4 <HAL_DAC_Start_DMA+0xf4>
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_DAC_Start_DMA+0xd2>
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	2b04      	cmp	r3, #4
 800339e:	d005      	beq.n	80033ac <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80033a0:	e010      	b.n	80033c4 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	3314      	adds	r3, #20
 80033a8:	613b      	str	r3, [r7, #16]
        break;
 80033aa:	e00c      	b.n	80033c6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	3318      	adds	r3, #24
 80033b2:	613b      	str	r3, [r7, #16]
        break;
 80033b4:	e007      	b.n	80033c6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	331c      	adds	r3, #28
 80033bc:	613b      	str	r3, [r7, #16]
        break;
 80033be:	e002      	b.n	80033c6 <HAL_DAC_Start_DMA+0xf6>
        break;
 80033c0:	bf00      	nop
 80033c2:	e000      	b.n	80033c6 <HAL_DAC_Start_DMA+0xf6>
        break;
 80033c4:	bf00      	nop
    }
  }


  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d111      	bne.n	80033f0 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6898      	ldr	r0, [r3, #8]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	f000 fda7 	bl	8003f38 <HAL_DMA_Start_IT>
 80033ea:	4603      	mov	r3, r0
 80033ec:	75fb      	strb	r3, [r7, #23]
 80033ee:	e010      	b.n	8003412 <HAL_DAC_Start_DMA+0x142>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80033fe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	68d8      	ldr	r0, [r3, #12]
 8003404:	6879      	ldr	r1, [r7, #4]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	f000 fd95 	bl	8003f38 <HAL_DMA_Start_IT>
 800340e:	4603      	mov	r3, r0
 8003410:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003418:	7dfb      	ldrb	r3, [r7, #23]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10c      	bne.n	8003438 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6819      	ldr	r1, [r3, #0]
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	2201      	movs	r2, #1
 800342c:	409a      	lsls	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	e005      	b.n	8003444 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	f043 0204 	orr.w	r2, r3, #4
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003444:	7dfb      	ldrb	r3, [r7, #23]
}
 8003446:	4618      	mov	r0, r3
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	08003705 	.word	0x08003705
 8003454:	08003727 	.word	0x08003727
 8003458:	08003743 	.word	0x08003743
 800345c:	080037ad 	.word	0x080037ad
 8003460:	080037cf 	.word	0x080037cf
 8003464:	080037eb 	.word	0x080037eb

08003468 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b088      	sub	sp, #32
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	795b      	ldrb	r3, [r3, #5]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <HAL_DAC_ConfigChannel+0x18>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e11d      	b.n	80036f8 <HAL_DAC_ConfigChannel+0x254>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2201      	movs	r2, #1
 80034c0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2202      	movs	r2, #2
 80034c6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	d174      	bne.n	80035ba <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80034d0:	f7fe fc18 	bl	8001d04 <HAL_GetTick>
 80034d4:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d134      	bne.n	8003546 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034dc:	e011      	b.n	8003502 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80034de:	f7fe fc11 	bl	8001d04 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d90a      	bls.n	8003502 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	f043 0208 	orr.w	r2, r3, #8
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2203      	movs	r2, #3
 80034fc:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e0fa      	b.n	80036f8 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003508:	4b7d      	ldr	r3, [pc, #500]	; (8003700 <HAL_DAC_ConfigChannel+0x25c>)
 800350a:	4013      	ands	r3, r2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1e6      	bne.n	80034de <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8003510:	2001      	movs	r0, #1
 8003512:	f7fe fc03 	bl	8001d1c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	6992      	ldr	r2, [r2, #24]
 800351e:	641a      	str	r2, [r3, #64]	; 0x40
 8003520:	e01e      	b.n	8003560 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003522:	f7fe fbef 	bl	8001d04 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b01      	cmp	r3, #1
 800352e:	d90a      	bls.n	8003546 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f043 0208 	orr.w	r2, r3, #8
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2203      	movs	r2, #3
 8003540:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e0d8      	b.n	80036f8 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800354c:	2b00      	cmp	r3, #0
 800354e:	dbe8      	blt.n	8003522 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8003550:	2001      	movs	r0, #1
 8003552:	f7fe fbe3 	bl	8001d1c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	6992      	ldr	r2, [r2, #24]
 800355e:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f003 0310 	and.w	r3, r3, #16
 800356c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003570:	fa01 f303 	lsl.w	r3, r1, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	ea02 0103 	and.w	r1, r2, r3
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	69da      	ldr	r2, [r3, #28]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f003 0310 	and.w	r3, r3, #16
 8003584:	409a      	lsls	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	430a      	orrs	r2, r1
 800358c:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f003 0310 	and.w	r3, r3, #16
 800359a:	21ff      	movs	r1, #255	; 0xff
 800359c:	fa01 f303 	lsl.w	r3, r1, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	ea02 0103 	and.w	r1, r2, r3
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	6a1a      	ldr	r2, [r3, #32]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f003 0310 	and.w	r3, r3, #16
 80035b0:	409a      	lsls	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d11d      	bne.n	80035fe <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c8:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f003 0310 	and.w	r3, r3, #16
 80035d0:	221f      	movs	r2, #31
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43db      	mvns	r3, r3
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	4013      	ands	r3, r2
 80035dc:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003604:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	2207      	movs	r2, #7
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43db      	mvns	r3, r3
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	4013      	ands	r3, r2
 8003618:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d102      	bne.n	8003628 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8003622:	2300      	movs	r3, #0
 8003624:	61fb      	str	r3, [r7, #28]
 8003626:	e00f      	b.n	8003648 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b02      	cmp	r3, #2
 800362e:	d102      	bne.n	8003636 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003630:	2301      	movs	r3, #1
 8003632:	61fb      	str	r3, [r7, #28]
 8003634:	e008      	b.n	8003648 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d102      	bne.n	8003644 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800363e:	2301      	movs	r3, #1
 8003640:	61fb      	str	r3, [r7, #28]
 8003642:	e001      	b.n	8003648 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003644:	2300      	movs	r3, #0
 8003646:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	4313      	orrs	r3, r2
 8003652:	69fa      	ldr	r2, [r7, #28]
 8003654:	4313      	orrs	r3, r2
 8003656:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f003 0310 	and.w	r3, r3, #16
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	4313      	orrs	r3, r2
 8003668:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6819      	ldr	r1, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f003 0310 	and.w	r3, r3, #16
 800367e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43da      	mvns	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	400a      	ands	r2, r1
 800368e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f003 0310 	and.w	r3, r3, #16
 800369e:	f640 72fe 	movw	r2, #4094	; 0xffe
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	43db      	mvns	r3, r3
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	4013      	ands	r3, r2
 80036ac:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f003 0310 	and.w	r3, r3, #16
 80036ba:	693a      	ldr	r2, [r7, #16]
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6819      	ldr	r1, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	22c0      	movs	r2, #192	; 0xc0
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	43da      	mvns	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	400a      	ands	r2, r1
 80036e8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2201      	movs	r2, #1
 80036ee:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3720      	adds	r7, #32
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20008000 	.word	0x20008000

08003704 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003710:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f7ff fea8 	bl	8003468 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	711a      	strb	r2, [r3, #4]
}
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b084      	sub	sp, #16
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003732:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f7ff fea1 	bl	800347c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800373a:	bf00      	nop
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f043 0204 	orr.w	r2, r3, #4
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	f7ff fe97 	bl	8003490 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2201      	movs	r2, #1
 8003766:	711a      	strb	r2, [r3, #4]
}
 8003768:	bf00      	nop
 800376a:	3710      	adds	r7, #16
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f7ff ffd8 	bl	8003770 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2201      	movs	r2, #1
 80037c4:	711a      	strb	r2, [r3, #4]
}
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b084      	sub	sp, #16
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037da:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f7ff ffd1 	bl	8003784 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b084      	sub	sp, #16
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	f043 0204 	orr.w	r2, r3, #4
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f7ff ffc7 	bl	8003798 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	711a      	strb	r2, [r3, #4]
}
 8003810:	bf00      	nop
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003820:	f7fe fa70 	bl	8001d04 <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d101      	bne.n	8003830 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e37f      	b.n	8003f30 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a66      	ldr	r2, [pc, #408]	; (80039d0 <HAL_DMA_Init+0x1b8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d04a      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a65      	ldr	r2, [pc, #404]	; (80039d4 <HAL_DMA_Init+0x1bc>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d045      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a63      	ldr	r2, [pc, #396]	; (80039d8 <HAL_DMA_Init+0x1c0>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d040      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a62      	ldr	r2, [pc, #392]	; (80039dc <HAL_DMA_Init+0x1c4>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d03b      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a60      	ldr	r2, [pc, #384]	; (80039e0 <HAL_DMA_Init+0x1c8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d036      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a5f      	ldr	r2, [pc, #380]	; (80039e4 <HAL_DMA_Init+0x1cc>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d031      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a5d      	ldr	r2, [pc, #372]	; (80039e8 <HAL_DMA_Init+0x1d0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d02c      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a5c      	ldr	r2, [pc, #368]	; (80039ec <HAL_DMA_Init+0x1d4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d027      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a5a      	ldr	r2, [pc, #360]	; (80039f0 <HAL_DMA_Init+0x1d8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d022      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a59      	ldr	r2, [pc, #356]	; (80039f4 <HAL_DMA_Init+0x1dc>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d01d      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a57      	ldr	r2, [pc, #348]	; (80039f8 <HAL_DMA_Init+0x1e0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d018      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a56      	ldr	r2, [pc, #344]	; (80039fc <HAL_DMA_Init+0x1e4>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d013      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a54      	ldr	r2, [pc, #336]	; (8003a00 <HAL_DMA_Init+0x1e8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d00e      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a53      	ldr	r2, [pc, #332]	; (8003a04 <HAL_DMA_Init+0x1ec>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d009      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a51      	ldr	r2, [pc, #324]	; (8003a08 <HAL_DMA_Init+0x1f0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d004      	beq.n	80038d0 <HAL_DMA_Init+0xb8>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a50      	ldr	r2, [pc, #320]	; (8003a0c <HAL_DMA_Init+0x1f4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d101      	bne.n	80038d4 <HAL_DMA_Init+0xbc>
 80038d0:	2301      	movs	r3, #1
 80038d2:	e000      	b.n	80038d6 <HAL_DMA_Init+0xbe>
 80038d4:	2300      	movs	r3, #0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f000 813c 	beq.w	8003b54 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a37      	ldr	r2, [pc, #220]	; (80039d0 <HAL_DMA_Init+0x1b8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d04a      	beq.n	800398c <HAL_DMA_Init+0x174>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a36      	ldr	r2, [pc, #216]	; (80039d4 <HAL_DMA_Init+0x1bc>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d045      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a34      	ldr	r2, [pc, #208]	; (80039d8 <HAL_DMA_Init+0x1c0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d040      	beq.n	800398c <HAL_DMA_Init+0x174>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a33      	ldr	r2, [pc, #204]	; (80039dc <HAL_DMA_Init+0x1c4>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d03b      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a31      	ldr	r2, [pc, #196]	; (80039e0 <HAL_DMA_Init+0x1c8>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d036      	beq.n	800398c <HAL_DMA_Init+0x174>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a30      	ldr	r2, [pc, #192]	; (80039e4 <HAL_DMA_Init+0x1cc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d031      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a2e      	ldr	r2, [pc, #184]	; (80039e8 <HAL_DMA_Init+0x1d0>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d02c      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2d      	ldr	r2, [pc, #180]	; (80039ec <HAL_DMA_Init+0x1d4>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d027      	beq.n	800398c <HAL_DMA_Init+0x174>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a2b      	ldr	r2, [pc, #172]	; (80039f0 <HAL_DMA_Init+0x1d8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d022      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a2a      	ldr	r2, [pc, #168]	; (80039f4 <HAL_DMA_Init+0x1dc>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d01d      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a28      	ldr	r2, [pc, #160]	; (80039f8 <HAL_DMA_Init+0x1e0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d018      	beq.n	800398c <HAL_DMA_Init+0x174>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a27      	ldr	r2, [pc, #156]	; (80039fc <HAL_DMA_Init+0x1e4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d013      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a25      	ldr	r2, [pc, #148]	; (8003a00 <HAL_DMA_Init+0x1e8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00e      	beq.n	800398c <HAL_DMA_Init+0x174>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a24      	ldr	r2, [pc, #144]	; (8003a04 <HAL_DMA_Init+0x1ec>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d009      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a22      	ldr	r2, [pc, #136]	; (8003a08 <HAL_DMA_Init+0x1f0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d004      	beq.n	800398c <HAL_DMA_Init+0x174>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a21      	ldr	r2, [pc, #132]	; (8003a0c <HAL_DMA_Init+0x1f4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d108      	bne.n	800399e <HAL_DMA_Init+0x186>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0201 	bic.w	r2, r2, #1
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	e007      	b.n	80039ae <HAL_DMA_Init+0x196>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 0201 	bic.w	r2, r2, #1
 80039ac:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80039ae:	e02f      	b.n	8003a10 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039b0:	f7fe f9a8 	bl	8001d04 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b05      	cmp	r3, #5
 80039bc:	d928      	bls.n	8003a10 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2203      	movs	r2, #3
 80039c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e2af      	b.n	8003f30 <HAL_DMA_Init+0x718>
 80039d0:	40020010 	.word	0x40020010
 80039d4:	40020028 	.word	0x40020028
 80039d8:	40020040 	.word	0x40020040
 80039dc:	40020058 	.word	0x40020058
 80039e0:	40020070 	.word	0x40020070
 80039e4:	40020088 	.word	0x40020088
 80039e8:	400200a0 	.word	0x400200a0
 80039ec:	400200b8 	.word	0x400200b8
 80039f0:	40020410 	.word	0x40020410
 80039f4:	40020428 	.word	0x40020428
 80039f8:	40020440 	.word	0x40020440
 80039fc:	40020458 	.word	0x40020458
 8003a00:	40020470 	.word	0x40020470
 8003a04:	40020488 	.word	0x40020488
 8003a08:	400204a0 	.word	0x400204a0
 8003a0c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1c8      	bne.n	80039b0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4b73      	ldr	r3, [pc, #460]	; (8003bf8 <HAL_DMA_Init+0x3e0>)
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003a36:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a42:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a4e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d107      	bne.n	8003a74 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b28      	cmp	r3, #40	; 0x28
 8003a7a:	d903      	bls.n	8003a84 <HAL_DMA_Init+0x26c>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2b2e      	cmp	r3, #46	; 0x2e
 8003a82:	d91f      	bls.n	8003ac4 <HAL_DMA_Init+0x2ac>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	2b3e      	cmp	r3, #62	; 0x3e
 8003a8a:	d903      	bls.n	8003a94 <HAL_DMA_Init+0x27c>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b42      	cmp	r3, #66	; 0x42
 8003a92:	d917      	bls.n	8003ac4 <HAL_DMA_Init+0x2ac>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2b46      	cmp	r3, #70	; 0x46
 8003a9a:	d903      	bls.n	8003aa4 <HAL_DMA_Init+0x28c>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2b48      	cmp	r3, #72	; 0x48
 8003aa2:	d90f      	bls.n	8003ac4 <HAL_DMA_Init+0x2ac>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	2b4e      	cmp	r3, #78	; 0x4e
 8003aaa:	d903      	bls.n	8003ab4 <HAL_DMA_Init+0x29c>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b52      	cmp	r3, #82	; 0x52
 8003ab2:	d907      	bls.n	8003ac4 <HAL_DMA_Init+0x2ac>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	2b73      	cmp	r3, #115	; 0x73
 8003aba:	d905      	bls.n	8003ac8 <HAL_DMA_Init+0x2b0>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b77      	cmp	r3, #119	; 0x77
 8003ac2:	d801      	bhi.n	8003ac8 <HAL_DMA_Init+0x2b0>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e000      	b.n	8003aca <HAL_DMA_Init+0x2b2>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ad4:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f023 0307 	bic.w	r3, r3, #7
 8003aec:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d117      	bne.n	8003b30 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00e      	beq.n	8003b30 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f001 fe72 	bl	80057fc <DMA_CheckFifoParam>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d008      	beq.n	8003b30 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2240      	movs	r2, #64	; 0x40
 8003b22:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e1ff      	b.n	8003f30 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f001 fdad 	bl	8005698 <DMA_CalcBaseAndBitshift>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	223f      	movs	r2, #63	; 0x3f
 8003b4c:	409a      	lsls	r2, r3
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	609a      	str	r2, [r3, #8]
 8003b52:	e0fe      	b.n	8003d52 <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a28      	ldr	r2, [pc, #160]	; (8003bfc <HAL_DMA_Init+0x3e4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d04a      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a27      	ldr	r2, [pc, #156]	; (8003c00 <HAL_DMA_Init+0x3e8>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d045      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a25      	ldr	r2, [pc, #148]	; (8003c04 <HAL_DMA_Init+0x3ec>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d040      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a24      	ldr	r2, [pc, #144]	; (8003c08 <HAL_DMA_Init+0x3f0>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d03b      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a22      	ldr	r2, [pc, #136]	; (8003c0c <HAL_DMA_Init+0x3f4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d036      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a21      	ldr	r2, [pc, #132]	; (8003c10 <HAL_DMA_Init+0x3f8>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d031      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a1f      	ldr	r2, [pc, #124]	; (8003c14 <HAL_DMA_Init+0x3fc>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d02c      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a1e      	ldr	r2, [pc, #120]	; (8003c18 <HAL_DMA_Init+0x400>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d027      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a1c      	ldr	r2, [pc, #112]	; (8003c1c <HAL_DMA_Init+0x404>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d022      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a1b      	ldr	r2, [pc, #108]	; (8003c20 <HAL_DMA_Init+0x408>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d01d      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a19      	ldr	r2, [pc, #100]	; (8003c24 <HAL_DMA_Init+0x40c>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d018      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a18      	ldr	r2, [pc, #96]	; (8003c28 <HAL_DMA_Init+0x410>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d013      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a16      	ldr	r2, [pc, #88]	; (8003c2c <HAL_DMA_Init+0x414>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d00e      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a15      	ldr	r2, [pc, #84]	; (8003c30 <HAL_DMA_Init+0x418>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d009      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a13      	ldr	r2, [pc, #76]	; (8003c34 <HAL_DMA_Init+0x41c>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d004      	beq.n	8003bf4 <HAL_DMA_Init+0x3dc>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a12      	ldr	r2, [pc, #72]	; (8003c38 <HAL_DMA_Init+0x420>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d123      	bne.n	8003c3c <HAL_DMA_Init+0x424>
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e022      	b.n	8003c3e <HAL_DMA_Init+0x426>
 8003bf8:	fe10803f 	.word	0xfe10803f
 8003bfc:	48022c08 	.word	0x48022c08
 8003c00:	48022c1c 	.word	0x48022c1c
 8003c04:	48022c30 	.word	0x48022c30
 8003c08:	48022c44 	.word	0x48022c44
 8003c0c:	48022c58 	.word	0x48022c58
 8003c10:	48022c6c 	.word	0x48022c6c
 8003c14:	48022c80 	.word	0x48022c80
 8003c18:	48022c94 	.word	0x48022c94
 8003c1c:	58025408 	.word	0x58025408
 8003c20:	5802541c 	.word	0x5802541c
 8003c24:	58025430 	.word	0x58025430
 8003c28:	58025444 	.word	0x58025444
 8003c2c:	58025458 	.word	0x58025458
 8003c30:	5802546c 	.word	0x5802546c
 8003c34:	58025480 	.word	0x58025480
 8003c38:	58025494 	.word	0x58025494
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d07e      	beq.n	8003d40 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a80      	ldr	r2, [pc, #512]	; (8003e48 <HAL_DMA_Init+0x630>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d021      	beq.n	8003c90 <HAL_DMA_Init+0x478>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a7e      	ldr	r2, [pc, #504]	; (8003e4c <HAL_DMA_Init+0x634>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d01c      	beq.n	8003c90 <HAL_DMA_Init+0x478>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a7d      	ldr	r2, [pc, #500]	; (8003e50 <HAL_DMA_Init+0x638>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d017      	beq.n	8003c90 <HAL_DMA_Init+0x478>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a7b      	ldr	r2, [pc, #492]	; (8003e54 <HAL_DMA_Init+0x63c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d012      	beq.n	8003c90 <HAL_DMA_Init+0x478>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a7a      	ldr	r2, [pc, #488]	; (8003e58 <HAL_DMA_Init+0x640>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d00d      	beq.n	8003c90 <HAL_DMA_Init+0x478>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a78      	ldr	r2, [pc, #480]	; (8003e5c <HAL_DMA_Init+0x644>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d008      	beq.n	8003c90 <HAL_DMA_Init+0x478>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a77      	ldr	r2, [pc, #476]	; (8003e60 <HAL_DMA_Init+0x648>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d003      	beq.n	8003c90 <HAL_DMA_Init+0x478>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a75      	ldr	r2, [pc, #468]	; (8003e64 <HAL_DMA_Init+0x64c>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2202      	movs	r2, #2
 8003c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4b6e      	ldr	r3, [pc, #440]	; (8003e68 <HAL_DMA_Init+0x650>)
 8003cae:	4013      	ands	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	2b40      	cmp	r3, #64	; 0x40
 8003cb8:	d008      	beq.n	8003ccc <HAL_DMA_Init+0x4b4>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	2b80      	cmp	r3, #128	; 0x80
 8003cc0:	d102      	bne.n	8003cc8 <HAL_DMA_Init+0x4b0>
 8003cc2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003cc6:	e002      	b.n	8003cce <HAL_DMA_Init+0x4b6>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	e000      	b.n	8003cce <HAL_DMA_Init+0x4b6>
 8003ccc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	68d2      	ldr	r2, [r2, #12]
 8003cd2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003cd4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003cdc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003ce4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003cec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69db      	ldr	r3, [r3, #28]
 8003cf2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003cf4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003cfc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	461a      	mov	r2, r3
 8003d12:	4b56      	ldr	r3, [pc, #344]	; (8003e6c <HAL_DMA_Init+0x654>)
 8003d14:	4413      	add	r3, r2
 8003d16:	4a56      	ldr	r2, [pc, #344]	; (8003e70 <HAL_DMA_Init+0x658>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	091b      	lsrs	r3, r3, #4
 8003d1e:	009a      	lsls	r2, r3, #2
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f001 fcb7 	bl	8005698 <DMA_CalcBaseAndBitshift>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d32:	f003 031f 	and.w	r3, r3, #31
 8003d36:	2201      	movs	r2, #1
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	605a      	str	r2, [r3, #4]
 8003d3e:	e008      	b.n	8003d52 <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2240      	movs	r2, #64	; 0x40
 8003d44:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2203      	movs	r2, #3
 8003d4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e0ee      	b.n	8003f30 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a47      	ldr	r2, [pc, #284]	; (8003e74 <HAL_DMA_Init+0x65c>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d072      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a45      	ldr	r2, [pc, #276]	; (8003e78 <HAL_DMA_Init+0x660>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d06d      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a44      	ldr	r2, [pc, #272]	; (8003e7c <HAL_DMA_Init+0x664>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d068      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a42      	ldr	r2, [pc, #264]	; (8003e80 <HAL_DMA_Init+0x668>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d063      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a41      	ldr	r2, [pc, #260]	; (8003e84 <HAL_DMA_Init+0x66c>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d05e      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a3f      	ldr	r2, [pc, #252]	; (8003e88 <HAL_DMA_Init+0x670>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d059      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a3e      	ldr	r2, [pc, #248]	; (8003e8c <HAL_DMA_Init+0x674>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d054      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a3c      	ldr	r2, [pc, #240]	; (8003e90 <HAL_DMA_Init+0x678>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d04f      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a3b      	ldr	r2, [pc, #236]	; (8003e94 <HAL_DMA_Init+0x67c>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d04a      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a39      	ldr	r2, [pc, #228]	; (8003e98 <HAL_DMA_Init+0x680>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d045      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a38      	ldr	r2, [pc, #224]	; (8003e9c <HAL_DMA_Init+0x684>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d040      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a36      	ldr	r2, [pc, #216]	; (8003ea0 <HAL_DMA_Init+0x688>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d03b      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a35      	ldr	r2, [pc, #212]	; (8003ea4 <HAL_DMA_Init+0x68c>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d036      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a33      	ldr	r2, [pc, #204]	; (8003ea8 <HAL_DMA_Init+0x690>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d031      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a32      	ldr	r2, [pc, #200]	; (8003eac <HAL_DMA_Init+0x694>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d02c      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a30      	ldr	r2, [pc, #192]	; (8003eb0 <HAL_DMA_Init+0x698>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d027      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a14      	ldr	r2, [pc, #80]	; (8003e48 <HAL_DMA_Init+0x630>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d022      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a12      	ldr	r2, [pc, #72]	; (8003e4c <HAL_DMA_Init+0x634>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d01d      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a11      	ldr	r2, [pc, #68]	; (8003e50 <HAL_DMA_Init+0x638>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d018      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a0f      	ldr	r2, [pc, #60]	; (8003e54 <HAL_DMA_Init+0x63c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d013      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a0e      	ldr	r2, [pc, #56]	; (8003e58 <HAL_DMA_Init+0x640>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d00e      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0c      	ldr	r2, [pc, #48]	; (8003e5c <HAL_DMA_Init+0x644>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d009      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a0b      	ldr	r2, [pc, #44]	; (8003e60 <HAL_DMA_Init+0x648>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d004      	beq.n	8003e42 <HAL_DMA_Init+0x62a>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a09      	ldr	r2, [pc, #36]	; (8003e64 <HAL_DMA_Init+0x64c>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d138      	bne.n	8003eb4 <HAL_DMA_Init+0x69c>
 8003e42:	2301      	movs	r3, #1
 8003e44:	e037      	b.n	8003eb6 <HAL_DMA_Init+0x69e>
 8003e46:	bf00      	nop
 8003e48:	58025408 	.word	0x58025408
 8003e4c:	5802541c 	.word	0x5802541c
 8003e50:	58025430 	.word	0x58025430
 8003e54:	58025444 	.word	0x58025444
 8003e58:	58025458 	.word	0x58025458
 8003e5c:	5802546c 	.word	0x5802546c
 8003e60:	58025480 	.word	0x58025480
 8003e64:	58025494 	.word	0x58025494
 8003e68:	fffe000f 	.word	0xfffe000f
 8003e6c:	a7fdabf8 	.word	0xa7fdabf8
 8003e70:	cccccccd 	.word	0xcccccccd
 8003e74:	40020010 	.word	0x40020010
 8003e78:	40020028 	.word	0x40020028
 8003e7c:	40020040 	.word	0x40020040
 8003e80:	40020058 	.word	0x40020058
 8003e84:	40020070 	.word	0x40020070
 8003e88:	40020088 	.word	0x40020088
 8003e8c:	400200a0 	.word	0x400200a0
 8003e90:	400200b8 	.word	0x400200b8
 8003e94:	40020410 	.word	0x40020410
 8003e98:	40020428 	.word	0x40020428
 8003e9c:	40020440 	.word	0x40020440
 8003ea0:	40020458 	.word	0x40020458
 8003ea4:	40020470 	.word	0x40020470
 8003ea8:	40020488 	.word	0x40020488
 8003eac:	400204a0 	.word	0x400204a0
 8003eb0:	400204b8 	.word	0x400204b8
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d032      	beq.n	8003f20 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f001 fd1a 	bl	80058f4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	2b80      	cmp	r3, #128	; 0x80
 8003ec6:	d102      	bne.n	8003ece <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003ee2:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d010      	beq.n	8003f0e <HAL_DMA_Init+0x6f6>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d80c      	bhi.n	8003f0e <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f001 fd97 	bl	8005a28 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003efe:	2200      	movs	r2, #0
 8003f00:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003f0a:	605a      	str	r2, [r3, #4]
 8003f0c:	e008      	b.n	8003f20 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e226      	b.n	80043a2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d101      	bne.n	8003f62 <HAL_DMA_Start_IT+0x2a>
 8003f5e:	2302      	movs	r3, #2
 8003f60:	e21f      	b.n	80043a2 <HAL_DMA_Start_IT+0x46a>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	f040 820a 	bne.w	800438c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a68      	ldr	r2, [pc, #416]	; (800412c <HAL_DMA_Start_IT+0x1f4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d04a      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a66      	ldr	r2, [pc, #408]	; (8004130 <HAL_DMA_Start_IT+0x1f8>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d045      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a65      	ldr	r2, [pc, #404]	; (8004134 <HAL_DMA_Start_IT+0x1fc>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d040      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a63      	ldr	r2, [pc, #396]	; (8004138 <HAL_DMA_Start_IT+0x200>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d03b      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a62      	ldr	r2, [pc, #392]	; (800413c <HAL_DMA_Start_IT+0x204>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d036      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a60      	ldr	r2, [pc, #384]	; (8004140 <HAL_DMA_Start_IT+0x208>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d031      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a5f      	ldr	r2, [pc, #380]	; (8004144 <HAL_DMA_Start_IT+0x20c>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d02c      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a5d      	ldr	r2, [pc, #372]	; (8004148 <HAL_DMA_Start_IT+0x210>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d027      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a5c      	ldr	r2, [pc, #368]	; (800414c <HAL_DMA_Start_IT+0x214>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d022      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a5a      	ldr	r2, [pc, #360]	; (8004150 <HAL_DMA_Start_IT+0x218>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d01d      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a59      	ldr	r2, [pc, #356]	; (8004154 <HAL_DMA_Start_IT+0x21c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d018      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a57      	ldr	r2, [pc, #348]	; (8004158 <HAL_DMA_Start_IT+0x220>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d013      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a56      	ldr	r2, [pc, #344]	; (800415c <HAL_DMA_Start_IT+0x224>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d00e      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a54      	ldr	r2, [pc, #336]	; (8004160 <HAL_DMA_Start_IT+0x228>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d009      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a53      	ldr	r2, [pc, #332]	; (8004164 <HAL_DMA_Start_IT+0x22c>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d004      	beq.n	8004026 <HAL_DMA_Start_IT+0xee>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a51      	ldr	r2, [pc, #324]	; (8004168 <HAL_DMA_Start_IT+0x230>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d108      	bne.n	8004038 <HAL_DMA_Start_IT+0x100>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 0201 	bic.w	r2, r2, #1
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	e007      	b.n	8004048 <HAL_DMA_Start_IT+0x110>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 0201 	bic.w	r2, r2, #1
 8004046:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f001 f93e 	bl	80052d0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a34      	ldr	r2, [pc, #208]	; (800412c <HAL_DMA_Start_IT+0x1f4>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d04a      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a33      	ldr	r2, [pc, #204]	; (8004130 <HAL_DMA_Start_IT+0x1f8>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d045      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a31      	ldr	r2, [pc, #196]	; (8004134 <HAL_DMA_Start_IT+0x1fc>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d040      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a30      	ldr	r2, [pc, #192]	; (8004138 <HAL_DMA_Start_IT+0x200>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d03b      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a2e      	ldr	r2, [pc, #184]	; (800413c <HAL_DMA_Start_IT+0x204>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d036      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a2d      	ldr	r2, [pc, #180]	; (8004140 <HAL_DMA_Start_IT+0x208>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d031      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a2b      	ldr	r2, [pc, #172]	; (8004144 <HAL_DMA_Start_IT+0x20c>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d02c      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a2a      	ldr	r2, [pc, #168]	; (8004148 <HAL_DMA_Start_IT+0x210>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d027      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a28      	ldr	r2, [pc, #160]	; (800414c <HAL_DMA_Start_IT+0x214>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d022      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a27      	ldr	r2, [pc, #156]	; (8004150 <HAL_DMA_Start_IT+0x218>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d01d      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a25      	ldr	r2, [pc, #148]	; (8004154 <HAL_DMA_Start_IT+0x21c>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d018      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a24      	ldr	r2, [pc, #144]	; (8004158 <HAL_DMA_Start_IT+0x220>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d013      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a22      	ldr	r2, [pc, #136]	; (800415c <HAL_DMA_Start_IT+0x224>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00e      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a21      	ldr	r2, [pc, #132]	; (8004160 <HAL_DMA_Start_IT+0x228>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d009      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a1f      	ldr	r2, [pc, #124]	; (8004164 <HAL_DMA_Start_IT+0x22c>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d004      	beq.n	80040f4 <HAL_DMA_Start_IT+0x1bc>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a1e      	ldr	r2, [pc, #120]	; (8004168 <HAL_DMA_Start_IT+0x230>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d101      	bne.n	80040f8 <HAL_DMA_Start_IT+0x1c0>
 80040f4:	2301      	movs	r3, #1
 80040f6:	e000      	b.n	80040fa <HAL_DMA_Start_IT+0x1c2>
 80040f8:	2300      	movs	r3, #0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d036      	beq.n	800416c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f023 021e 	bic.w	r2, r3, #30
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f042 0216 	orr.w	r2, r2, #22
 8004110:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	2b00      	cmp	r3, #0
 8004118:	d03e      	beq.n	8004198 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f042 0208 	orr.w	r2, r2, #8
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	e035      	b.n	8004198 <HAL_DMA_Start_IT+0x260>
 800412c:	40020010 	.word	0x40020010
 8004130:	40020028 	.word	0x40020028
 8004134:	40020040 	.word	0x40020040
 8004138:	40020058 	.word	0x40020058
 800413c:	40020070 	.word	0x40020070
 8004140:	40020088 	.word	0x40020088
 8004144:	400200a0 	.word	0x400200a0
 8004148:	400200b8 	.word	0x400200b8
 800414c:	40020410 	.word	0x40020410
 8004150:	40020428 	.word	0x40020428
 8004154:	40020440 	.word	0x40020440
 8004158:	40020458 	.word	0x40020458
 800415c:	40020470 	.word	0x40020470
 8004160:	40020488 	.word	0x40020488
 8004164:	400204a0 	.word	0x400204a0
 8004168:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f023 020e 	bic.w	r2, r3, #14
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 020a 	orr.w	r2, r2, #10
 800417e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004184:	2b00      	cmp	r3, #0
 8004186:	d007      	beq.n	8004198 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0204 	orr.w	r2, r2, #4
 8004196:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a83      	ldr	r2, [pc, #524]	; (80043ac <HAL_DMA_Start_IT+0x474>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d072      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a82      	ldr	r2, [pc, #520]	; (80043b0 <HAL_DMA_Start_IT+0x478>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d06d      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a80      	ldr	r2, [pc, #512]	; (80043b4 <HAL_DMA_Start_IT+0x47c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d068      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a7f      	ldr	r2, [pc, #508]	; (80043b8 <HAL_DMA_Start_IT+0x480>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d063      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a7d      	ldr	r2, [pc, #500]	; (80043bc <HAL_DMA_Start_IT+0x484>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d05e      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a7c      	ldr	r2, [pc, #496]	; (80043c0 <HAL_DMA_Start_IT+0x488>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d059      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a7a      	ldr	r2, [pc, #488]	; (80043c4 <HAL_DMA_Start_IT+0x48c>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d054      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a79      	ldr	r2, [pc, #484]	; (80043c8 <HAL_DMA_Start_IT+0x490>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d04f      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a77      	ldr	r2, [pc, #476]	; (80043cc <HAL_DMA_Start_IT+0x494>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d04a      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a76      	ldr	r2, [pc, #472]	; (80043d0 <HAL_DMA_Start_IT+0x498>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d045      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a74      	ldr	r2, [pc, #464]	; (80043d4 <HAL_DMA_Start_IT+0x49c>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d040      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a73      	ldr	r2, [pc, #460]	; (80043d8 <HAL_DMA_Start_IT+0x4a0>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d03b      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a71      	ldr	r2, [pc, #452]	; (80043dc <HAL_DMA_Start_IT+0x4a4>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d036      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a70      	ldr	r2, [pc, #448]	; (80043e0 <HAL_DMA_Start_IT+0x4a8>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d031      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a6e      	ldr	r2, [pc, #440]	; (80043e4 <HAL_DMA_Start_IT+0x4ac>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d02c      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a6d      	ldr	r2, [pc, #436]	; (80043e8 <HAL_DMA_Start_IT+0x4b0>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d027      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a6b      	ldr	r2, [pc, #428]	; (80043ec <HAL_DMA_Start_IT+0x4b4>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d022      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a6a      	ldr	r2, [pc, #424]	; (80043f0 <HAL_DMA_Start_IT+0x4b8>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d01d      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a68      	ldr	r2, [pc, #416]	; (80043f4 <HAL_DMA_Start_IT+0x4bc>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d018      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a67      	ldr	r2, [pc, #412]	; (80043f8 <HAL_DMA_Start_IT+0x4c0>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d013      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a65      	ldr	r2, [pc, #404]	; (80043fc <HAL_DMA_Start_IT+0x4c4>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d00e      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a64      	ldr	r2, [pc, #400]	; (8004400 <HAL_DMA_Start_IT+0x4c8>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d009      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a62      	ldr	r2, [pc, #392]	; (8004404 <HAL_DMA_Start_IT+0x4cc>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d004      	beq.n	8004288 <HAL_DMA_Start_IT+0x350>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a61      	ldr	r2, [pc, #388]	; (8004408 <HAL_DMA_Start_IT+0x4d0>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d101      	bne.n	800428c <HAL_DMA_Start_IT+0x354>
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <HAL_DMA_Start_IT+0x356>
 800428c:	2300      	movs	r3, #0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d01a      	beq.n	80042c8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d007      	beq.n	80042b0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042ae:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d007      	beq.n	80042c8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a37      	ldr	r2, [pc, #220]	; (80043ac <HAL_DMA_Start_IT+0x474>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d04a      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a36      	ldr	r2, [pc, #216]	; (80043b0 <HAL_DMA_Start_IT+0x478>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d045      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a34      	ldr	r2, [pc, #208]	; (80043b4 <HAL_DMA_Start_IT+0x47c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d040      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a33      	ldr	r2, [pc, #204]	; (80043b8 <HAL_DMA_Start_IT+0x480>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d03b      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a31      	ldr	r2, [pc, #196]	; (80043bc <HAL_DMA_Start_IT+0x484>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d036      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a30      	ldr	r2, [pc, #192]	; (80043c0 <HAL_DMA_Start_IT+0x488>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d031      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a2e      	ldr	r2, [pc, #184]	; (80043c4 <HAL_DMA_Start_IT+0x48c>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d02c      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a2d      	ldr	r2, [pc, #180]	; (80043c8 <HAL_DMA_Start_IT+0x490>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d027      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a2b      	ldr	r2, [pc, #172]	; (80043cc <HAL_DMA_Start_IT+0x494>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d022      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a2a      	ldr	r2, [pc, #168]	; (80043d0 <HAL_DMA_Start_IT+0x498>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d01d      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a28      	ldr	r2, [pc, #160]	; (80043d4 <HAL_DMA_Start_IT+0x49c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d018      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a27      	ldr	r2, [pc, #156]	; (80043d8 <HAL_DMA_Start_IT+0x4a0>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d013      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a25      	ldr	r2, [pc, #148]	; (80043dc <HAL_DMA_Start_IT+0x4a4>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d00e      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a24      	ldr	r2, [pc, #144]	; (80043e0 <HAL_DMA_Start_IT+0x4a8>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d009      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a22      	ldr	r2, [pc, #136]	; (80043e4 <HAL_DMA_Start_IT+0x4ac>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d004      	beq.n	8004368 <HAL_DMA_Start_IT+0x430>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a21      	ldr	r2, [pc, #132]	; (80043e8 <HAL_DMA_Start_IT+0x4b0>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d108      	bne.n	800437a <HAL_DMA_Start_IT+0x442>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f042 0201 	orr.w	r2, r2, #1
 8004376:	601a      	str	r2, [r3, #0]
 8004378:	e012      	b.n	80043a0 <HAL_DMA_Start_IT+0x468>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f042 0201 	orr.w	r2, r2, #1
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	e009      	b.n	80043a0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004392:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80043a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40020010 	.word	0x40020010
 80043b0:	40020028 	.word	0x40020028
 80043b4:	40020040 	.word	0x40020040
 80043b8:	40020058 	.word	0x40020058
 80043bc:	40020070 	.word	0x40020070
 80043c0:	40020088 	.word	0x40020088
 80043c4:	400200a0 	.word	0x400200a0
 80043c8:	400200b8 	.word	0x400200b8
 80043cc:	40020410 	.word	0x40020410
 80043d0:	40020428 	.word	0x40020428
 80043d4:	40020440 	.word	0x40020440
 80043d8:	40020458 	.word	0x40020458
 80043dc:	40020470 	.word	0x40020470
 80043e0:	40020488 	.word	0x40020488
 80043e4:	400204a0 	.word	0x400204a0
 80043e8:	400204b8 	.word	0x400204b8
 80043ec:	58025408 	.word	0x58025408
 80043f0:	5802541c 	.word	0x5802541c
 80043f4:	58025430 	.word	0x58025430
 80043f8:	58025444 	.word	0x58025444
 80043fc:	58025458 	.word	0x58025458
 8004400:	5802546c 	.word	0x5802546c
 8004404:	58025480 	.word	0x58025480
 8004408:	58025494 	.word	0x58025494

0800440c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b08a      	sub	sp, #40	; 0x28
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004418:	4b67      	ldr	r3, [pc, #412]	; (80045b8 <HAL_DMA_IRQHandler+0x1ac>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a67      	ldr	r2, [pc, #412]	; (80045bc <HAL_DMA_IRQHandler+0x1b0>)
 800441e:	fba2 2303 	umull	r2, r3, r2, r3
 8004422:	0a9b      	lsrs	r3, r3, #10
 8004424:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800442a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004430:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004432:	6a3b      	ldr	r3, [r7, #32]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a5f      	ldr	r2, [pc, #380]	; (80045c0 <HAL_DMA_IRQHandler+0x1b4>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d04a      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a5d      	ldr	r2, [pc, #372]	; (80045c4 <HAL_DMA_IRQHandler+0x1b8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d045      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a5c      	ldr	r2, [pc, #368]	; (80045c8 <HAL_DMA_IRQHandler+0x1bc>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d040      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a5a      	ldr	r2, [pc, #360]	; (80045cc <HAL_DMA_IRQHandler+0x1c0>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d03b      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a59      	ldr	r2, [pc, #356]	; (80045d0 <HAL_DMA_IRQHandler+0x1c4>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d036      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a57      	ldr	r2, [pc, #348]	; (80045d4 <HAL_DMA_IRQHandler+0x1c8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d031      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a56      	ldr	r2, [pc, #344]	; (80045d8 <HAL_DMA_IRQHandler+0x1cc>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d02c      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a54      	ldr	r2, [pc, #336]	; (80045dc <HAL_DMA_IRQHandler+0x1d0>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d027      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a53      	ldr	r2, [pc, #332]	; (80045e0 <HAL_DMA_IRQHandler+0x1d4>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d022      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a51      	ldr	r2, [pc, #324]	; (80045e4 <HAL_DMA_IRQHandler+0x1d8>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d01d      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a50      	ldr	r2, [pc, #320]	; (80045e8 <HAL_DMA_IRQHandler+0x1dc>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d018      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a4e      	ldr	r2, [pc, #312]	; (80045ec <HAL_DMA_IRQHandler+0x1e0>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d013      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a4d      	ldr	r2, [pc, #308]	; (80045f0 <HAL_DMA_IRQHandler+0x1e4>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d00e      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a4b      	ldr	r2, [pc, #300]	; (80045f4 <HAL_DMA_IRQHandler+0x1e8>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d009      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a4a      	ldr	r2, [pc, #296]	; (80045f8 <HAL_DMA_IRQHandler+0x1ec>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d004      	beq.n	80044de <HAL_DMA_IRQHandler+0xd2>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a48      	ldr	r2, [pc, #288]	; (80045fc <HAL_DMA_IRQHandler+0x1f0>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d101      	bne.n	80044e2 <HAL_DMA_IRQHandler+0xd6>
 80044de:	2301      	movs	r3, #1
 80044e0:	e000      	b.n	80044e4 <HAL_DMA_IRQHandler+0xd8>
 80044e2:	2300      	movs	r3, #0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 842b 	beq.w	8004d40 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044ee:	f003 031f 	and.w	r3, r3, #31
 80044f2:	2208      	movs	r2, #8
 80044f4:	409a      	lsls	r2, r3
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	4013      	ands	r3, r2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 80a2 	beq.w	8004644 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a2e      	ldr	r2, [pc, #184]	; (80045c0 <HAL_DMA_IRQHandler+0x1b4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d04a      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a2d      	ldr	r2, [pc, #180]	; (80045c4 <HAL_DMA_IRQHandler+0x1b8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d045      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a2b      	ldr	r2, [pc, #172]	; (80045c8 <HAL_DMA_IRQHandler+0x1bc>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d040      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a2a      	ldr	r2, [pc, #168]	; (80045cc <HAL_DMA_IRQHandler+0x1c0>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d03b      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a28      	ldr	r2, [pc, #160]	; (80045d0 <HAL_DMA_IRQHandler+0x1c4>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d036      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a27      	ldr	r2, [pc, #156]	; (80045d4 <HAL_DMA_IRQHandler+0x1c8>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d031      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a25      	ldr	r2, [pc, #148]	; (80045d8 <HAL_DMA_IRQHandler+0x1cc>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d02c      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a24      	ldr	r2, [pc, #144]	; (80045dc <HAL_DMA_IRQHandler+0x1d0>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d027      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a22      	ldr	r2, [pc, #136]	; (80045e0 <HAL_DMA_IRQHandler+0x1d4>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d022      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a21      	ldr	r2, [pc, #132]	; (80045e4 <HAL_DMA_IRQHandler+0x1d8>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d01d      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a1f      	ldr	r2, [pc, #124]	; (80045e8 <HAL_DMA_IRQHandler+0x1dc>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d018      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a1e      	ldr	r2, [pc, #120]	; (80045ec <HAL_DMA_IRQHandler+0x1e0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d013      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a1c      	ldr	r2, [pc, #112]	; (80045f0 <HAL_DMA_IRQHandler+0x1e4>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00e      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a1b      	ldr	r2, [pc, #108]	; (80045f4 <HAL_DMA_IRQHandler+0x1e8>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d009      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a19      	ldr	r2, [pc, #100]	; (80045f8 <HAL_DMA_IRQHandler+0x1ec>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d004      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x194>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a18      	ldr	r2, [pc, #96]	; (80045fc <HAL_DMA_IRQHandler+0x1f0>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d12f      	bne.n	8004600 <HAL_DMA_IRQHandler+0x1f4>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0304 	and.w	r3, r3, #4
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	bf14      	ite	ne
 80045ae:	2301      	movne	r3, #1
 80045b0:	2300      	moveq	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	e02e      	b.n	8004614 <HAL_DMA_IRQHandler+0x208>
 80045b6:	bf00      	nop
 80045b8:	24000000 	.word	0x24000000
 80045bc:	1b4e81b5 	.word	0x1b4e81b5
 80045c0:	40020010 	.word	0x40020010
 80045c4:	40020028 	.word	0x40020028
 80045c8:	40020040 	.word	0x40020040
 80045cc:	40020058 	.word	0x40020058
 80045d0:	40020070 	.word	0x40020070
 80045d4:	40020088 	.word	0x40020088
 80045d8:	400200a0 	.word	0x400200a0
 80045dc:	400200b8 	.word	0x400200b8
 80045e0:	40020410 	.word	0x40020410
 80045e4:	40020428 	.word	0x40020428
 80045e8:	40020440 	.word	0x40020440
 80045ec:	40020458 	.word	0x40020458
 80045f0:	40020470 	.word	0x40020470
 80045f4:	40020488 	.word	0x40020488
 80045f8:	400204a0 	.word	0x400204a0
 80045fc:	400204b8 	.word	0x400204b8
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0308 	and.w	r3, r3, #8
 800460a:	2b00      	cmp	r3, #0
 800460c:	bf14      	ite	ne
 800460e:	2301      	movne	r3, #1
 8004610:	2300      	moveq	r3, #0
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	d015      	beq.n	8004644 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0204 	bic.w	r2, r2, #4
 8004626:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462c:	f003 031f 	and.w	r3, r3, #31
 8004630:	2208      	movs	r2, #8
 8004632:	409a      	lsls	r2, r3
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463c:	f043 0201 	orr.w	r2, r3, #1
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004648:	f003 031f 	and.w	r3, r3, #31
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	fa22 f303 	lsr.w	r3, r2, r3
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d06e      	beq.n	8004738 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a69      	ldr	r2, [pc, #420]	; (8004804 <HAL_DMA_IRQHandler+0x3f8>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d04a      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a67      	ldr	r2, [pc, #412]	; (8004808 <HAL_DMA_IRQHandler+0x3fc>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d045      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a66      	ldr	r2, [pc, #408]	; (800480c <HAL_DMA_IRQHandler+0x400>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d040      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a64      	ldr	r2, [pc, #400]	; (8004810 <HAL_DMA_IRQHandler+0x404>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d03b      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a63      	ldr	r2, [pc, #396]	; (8004814 <HAL_DMA_IRQHandler+0x408>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d036      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a61      	ldr	r2, [pc, #388]	; (8004818 <HAL_DMA_IRQHandler+0x40c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d031      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a60      	ldr	r2, [pc, #384]	; (800481c <HAL_DMA_IRQHandler+0x410>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d02c      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a5e      	ldr	r2, [pc, #376]	; (8004820 <HAL_DMA_IRQHandler+0x414>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d027      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a5d      	ldr	r2, [pc, #372]	; (8004824 <HAL_DMA_IRQHandler+0x418>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d022      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a5b      	ldr	r2, [pc, #364]	; (8004828 <HAL_DMA_IRQHandler+0x41c>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d01d      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a5a      	ldr	r2, [pc, #360]	; (800482c <HAL_DMA_IRQHandler+0x420>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d018      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a58      	ldr	r2, [pc, #352]	; (8004830 <HAL_DMA_IRQHandler+0x424>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d013      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a57      	ldr	r2, [pc, #348]	; (8004834 <HAL_DMA_IRQHandler+0x428>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d00e      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a55      	ldr	r2, [pc, #340]	; (8004838 <HAL_DMA_IRQHandler+0x42c>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d009      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a54      	ldr	r2, [pc, #336]	; (800483c <HAL_DMA_IRQHandler+0x430>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d004      	beq.n	80046fa <HAL_DMA_IRQHandler+0x2ee>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a52      	ldr	r2, [pc, #328]	; (8004840 <HAL_DMA_IRQHandler+0x434>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d10a      	bne.n	8004710 <HAL_DMA_IRQHandler+0x304>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004704:	2b00      	cmp	r3, #0
 8004706:	bf14      	ite	ne
 8004708:	2301      	movne	r3, #1
 800470a:	2300      	moveq	r3, #0
 800470c:	b2db      	uxtb	r3, r3
 800470e:	e003      	b.n	8004718 <HAL_DMA_IRQHandler+0x30c>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2300      	movs	r3, #0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00d      	beq.n	8004738 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004720:	f003 031f 	and.w	r3, r3, #31
 8004724:	2201      	movs	r2, #1
 8004726:	409a      	lsls	r2, r3
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004730:	f043 0202 	orr.w	r2, r3, #2
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473c:	f003 031f 	and.w	r3, r3, #31
 8004740:	2204      	movs	r2, #4
 8004742:	409a      	lsls	r2, r3
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	4013      	ands	r3, r2
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 808f 	beq.w	800486c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a2c      	ldr	r2, [pc, #176]	; (8004804 <HAL_DMA_IRQHandler+0x3f8>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d04a      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a2a      	ldr	r2, [pc, #168]	; (8004808 <HAL_DMA_IRQHandler+0x3fc>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d045      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a29      	ldr	r2, [pc, #164]	; (800480c <HAL_DMA_IRQHandler+0x400>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d040      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a27      	ldr	r2, [pc, #156]	; (8004810 <HAL_DMA_IRQHandler+0x404>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d03b      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a26      	ldr	r2, [pc, #152]	; (8004814 <HAL_DMA_IRQHandler+0x408>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d036      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a24      	ldr	r2, [pc, #144]	; (8004818 <HAL_DMA_IRQHandler+0x40c>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d031      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a23      	ldr	r2, [pc, #140]	; (800481c <HAL_DMA_IRQHandler+0x410>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d02c      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a21      	ldr	r2, [pc, #132]	; (8004820 <HAL_DMA_IRQHandler+0x414>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d027      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a20      	ldr	r2, [pc, #128]	; (8004824 <HAL_DMA_IRQHandler+0x418>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d022      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a1e      	ldr	r2, [pc, #120]	; (8004828 <HAL_DMA_IRQHandler+0x41c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d01d      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a1d      	ldr	r2, [pc, #116]	; (800482c <HAL_DMA_IRQHandler+0x420>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d018      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a1b      	ldr	r2, [pc, #108]	; (8004830 <HAL_DMA_IRQHandler+0x424>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d013      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a1a      	ldr	r2, [pc, #104]	; (8004834 <HAL_DMA_IRQHandler+0x428>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d00e      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a18      	ldr	r2, [pc, #96]	; (8004838 <HAL_DMA_IRQHandler+0x42c>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d009      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a17      	ldr	r2, [pc, #92]	; (800483c <HAL_DMA_IRQHandler+0x430>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d004      	beq.n	80047ee <HAL_DMA_IRQHandler+0x3e2>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a15      	ldr	r2, [pc, #84]	; (8004840 <HAL_DMA_IRQHandler+0x434>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d12a      	bne.n	8004844 <HAL_DMA_IRQHandler+0x438>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0302 	and.w	r3, r3, #2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	bf14      	ite	ne
 80047fc:	2301      	movne	r3, #1
 80047fe:	2300      	moveq	r3, #0
 8004800:	b2db      	uxtb	r3, r3
 8004802:	e023      	b.n	800484c <HAL_DMA_IRQHandler+0x440>
 8004804:	40020010 	.word	0x40020010
 8004808:	40020028 	.word	0x40020028
 800480c:	40020040 	.word	0x40020040
 8004810:	40020058 	.word	0x40020058
 8004814:	40020070 	.word	0x40020070
 8004818:	40020088 	.word	0x40020088
 800481c:	400200a0 	.word	0x400200a0
 8004820:	400200b8 	.word	0x400200b8
 8004824:	40020410 	.word	0x40020410
 8004828:	40020428 	.word	0x40020428
 800482c:	40020440 	.word	0x40020440
 8004830:	40020458 	.word	0x40020458
 8004834:	40020470 	.word	0x40020470
 8004838:	40020488 	.word	0x40020488
 800483c:	400204a0 	.word	0x400204a0
 8004840:	400204b8 	.word	0x400204b8
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2300      	movs	r3, #0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00d      	beq.n	800486c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004854:	f003 031f 	and.w	r3, r3, #31
 8004858:	2204      	movs	r2, #4
 800485a:	409a      	lsls	r2, r3
 800485c:	6a3b      	ldr	r3, [r7, #32]
 800485e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004864:	f043 0204 	orr.w	r2, r3, #4
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004870:	f003 031f 	and.w	r3, r3, #31
 8004874:	2210      	movs	r2, #16
 8004876:	409a      	lsls	r2, r3
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	4013      	ands	r3, r2
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 80a6 	beq.w	80049ce <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a85      	ldr	r2, [pc, #532]	; (8004a9c <HAL_DMA_IRQHandler+0x690>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d04a      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a83      	ldr	r2, [pc, #524]	; (8004aa0 <HAL_DMA_IRQHandler+0x694>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d045      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a82      	ldr	r2, [pc, #520]	; (8004aa4 <HAL_DMA_IRQHandler+0x698>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d040      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a80      	ldr	r2, [pc, #512]	; (8004aa8 <HAL_DMA_IRQHandler+0x69c>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d03b      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a7f      	ldr	r2, [pc, #508]	; (8004aac <HAL_DMA_IRQHandler+0x6a0>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d036      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a7d      	ldr	r2, [pc, #500]	; (8004ab0 <HAL_DMA_IRQHandler+0x6a4>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d031      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a7c      	ldr	r2, [pc, #496]	; (8004ab4 <HAL_DMA_IRQHandler+0x6a8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d02c      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a7a      	ldr	r2, [pc, #488]	; (8004ab8 <HAL_DMA_IRQHandler+0x6ac>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d027      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a79      	ldr	r2, [pc, #484]	; (8004abc <HAL_DMA_IRQHandler+0x6b0>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d022      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a77      	ldr	r2, [pc, #476]	; (8004ac0 <HAL_DMA_IRQHandler+0x6b4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d01d      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a76      	ldr	r2, [pc, #472]	; (8004ac4 <HAL_DMA_IRQHandler+0x6b8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d018      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a74      	ldr	r2, [pc, #464]	; (8004ac8 <HAL_DMA_IRQHandler+0x6bc>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d013      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a73      	ldr	r2, [pc, #460]	; (8004acc <HAL_DMA_IRQHandler+0x6c0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00e      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a71      	ldr	r2, [pc, #452]	; (8004ad0 <HAL_DMA_IRQHandler+0x6c4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d009      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a70      	ldr	r2, [pc, #448]	; (8004ad4 <HAL_DMA_IRQHandler+0x6c8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d004      	beq.n	8004922 <HAL_DMA_IRQHandler+0x516>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a6e      	ldr	r2, [pc, #440]	; (8004ad8 <HAL_DMA_IRQHandler+0x6cc>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d10a      	bne.n	8004938 <HAL_DMA_IRQHandler+0x52c>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0308 	and.w	r3, r3, #8
 800492c:	2b00      	cmp	r3, #0
 800492e:	bf14      	ite	ne
 8004930:	2301      	movne	r3, #1
 8004932:	2300      	moveq	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	e009      	b.n	800494c <HAL_DMA_IRQHandler+0x540>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0304 	and.w	r3, r3, #4
 8004942:	2b00      	cmp	r3, #0
 8004944:	bf14      	ite	ne
 8004946:	2301      	movne	r3, #1
 8004948:	2300      	moveq	r3, #0
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	d03e      	beq.n	80049ce <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004954:	f003 031f 	and.w	r3, r3, #31
 8004958:	2210      	movs	r2, #16
 800495a:	409a      	lsls	r2, r3
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d018      	beq.n	80049a0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d108      	bne.n	800498e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004980:	2b00      	cmp	r3, #0
 8004982:	d024      	beq.n	80049ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	4798      	blx	r3
 800498c:	e01f      	b.n	80049ce <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004992:	2b00      	cmp	r3, #0
 8004994:	d01b      	beq.n	80049ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	4798      	blx	r3
 800499e:	e016      	b.n	80049ce <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d107      	bne.n	80049be <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f022 0208 	bic.w	r2, r2, #8
 80049bc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d2:	f003 031f 	and.w	r3, r3, #31
 80049d6:	2220      	movs	r2, #32
 80049d8:	409a      	lsls	r2, r3
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	4013      	ands	r3, r2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	f000 8110 	beq.w	8004c04 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a2c      	ldr	r2, [pc, #176]	; (8004a9c <HAL_DMA_IRQHandler+0x690>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d04a      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a2b      	ldr	r2, [pc, #172]	; (8004aa0 <HAL_DMA_IRQHandler+0x694>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d045      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a29      	ldr	r2, [pc, #164]	; (8004aa4 <HAL_DMA_IRQHandler+0x698>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d040      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a28      	ldr	r2, [pc, #160]	; (8004aa8 <HAL_DMA_IRQHandler+0x69c>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d03b      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a26      	ldr	r2, [pc, #152]	; (8004aac <HAL_DMA_IRQHandler+0x6a0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d036      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a25      	ldr	r2, [pc, #148]	; (8004ab0 <HAL_DMA_IRQHandler+0x6a4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d031      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a23      	ldr	r2, [pc, #140]	; (8004ab4 <HAL_DMA_IRQHandler+0x6a8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d02c      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a22      	ldr	r2, [pc, #136]	; (8004ab8 <HAL_DMA_IRQHandler+0x6ac>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d027      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a20      	ldr	r2, [pc, #128]	; (8004abc <HAL_DMA_IRQHandler+0x6b0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d022      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1f      	ldr	r2, [pc, #124]	; (8004ac0 <HAL_DMA_IRQHandler+0x6b4>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d01d      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a1d      	ldr	r2, [pc, #116]	; (8004ac4 <HAL_DMA_IRQHandler+0x6b8>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d018      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a1c      	ldr	r2, [pc, #112]	; (8004ac8 <HAL_DMA_IRQHandler+0x6bc>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d013      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a1a      	ldr	r2, [pc, #104]	; (8004acc <HAL_DMA_IRQHandler+0x6c0>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00e      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a19      	ldr	r2, [pc, #100]	; (8004ad0 <HAL_DMA_IRQHandler+0x6c4>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d009      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a17      	ldr	r2, [pc, #92]	; (8004ad4 <HAL_DMA_IRQHandler+0x6c8>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d004      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x678>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a16      	ldr	r2, [pc, #88]	; (8004ad8 <HAL_DMA_IRQHandler+0x6cc>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d12b      	bne.n	8004adc <HAL_DMA_IRQHandler+0x6d0>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0310 	and.w	r3, r3, #16
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	bf14      	ite	ne
 8004a92:	2301      	movne	r3, #1
 8004a94:	2300      	moveq	r3, #0
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	e02a      	b.n	8004af0 <HAL_DMA_IRQHandler+0x6e4>
 8004a9a:	bf00      	nop
 8004a9c:	40020010 	.word	0x40020010
 8004aa0:	40020028 	.word	0x40020028
 8004aa4:	40020040 	.word	0x40020040
 8004aa8:	40020058 	.word	0x40020058
 8004aac:	40020070 	.word	0x40020070
 8004ab0:	40020088 	.word	0x40020088
 8004ab4:	400200a0 	.word	0x400200a0
 8004ab8:	400200b8 	.word	0x400200b8
 8004abc:	40020410 	.word	0x40020410
 8004ac0:	40020428 	.word	0x40020428
 8004ac4:	40020440 	.word	0x40020440
 8004ac8:	40020458 	.word	0x40020458
 8004acc:	40020470 	.word	0x40020470
 8004ad0:	40020488 	.word	0x40020488
 8004ad4:	400204a0 	.word	0x400204a0
 8004ad8:	400204b8 	.word	0x400204b8
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	bf14      	ite	ne
 8004aea:	2301      	movne	r3, #1
 8004aec:	2300      	moveq	r3, #0
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8087 	beq.w	8004c04 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004afa:	f003 031f 	and.w	r3, r3, #31
 8004afe:	2220      	movs	r2, #32
 8004b00:	409a      	lsls	r2, r3
 8004b02:	6a3b      	ldr	r3, [r7, #32]
 8004b04:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	d139      	bne.n	8004b86 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0216 	bic.w	r2, r2, #22
 8004b20:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695a      	ldr	r2, [r3, #20]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b30:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d103      	bne.n	8004b42 <HAL_DMA_IRQHandler+0x736>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d007      	beq.n	8004b52 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0208 	bic.w	r2, r2, #8
 8004b50:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b56:	f003 031f 	and.w	r3, r3, #31
 8004b5a:	223f      	movs	r2, #63	; 0x3f
 8004b5c:	409a      	lsls	r2, r3
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f000 8382 	beq.w	8005280 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	4798      	blx	r3
          }
          return;
 8004b84:	e37c      	b.n	8005280 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d018      	beq.n	8004bc6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d108      	bne.n	8004bb4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d02c      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	4798      	blx	r3
 8004bb2:	e027      	b.n	8004c04 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d023      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	4798      	blx	r3
 8004bc4:	e01e      	b.n	8004c04 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10f      	bne.n	8004bf4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0210 	bic.w	r2, r2, #16
 8004be2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d003      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 833e 	beq.w	800528a <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 8088 	beq.w	8004d2c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2204      	movs	r2, #4
 8004c20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a89      	ldr	r2, [pc, #548]	; (8004e50 <HAL_DMA_IRQHandler+0xa44>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d04a      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a88      	ldr	r2, [pc, #544]	; (8004e54 <HAL_DMA_IRQHandler+0xa48>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d045      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a86      	ldr	r2, [pc, #536]	; (8004e58 <HAL_DMA_IRQHandler+0xa4c>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d040      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a85      	ldr	r2, [pc, #532]	; (8004e5c <HAL_DMA_IRQHandler+0xa50>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d03b      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a83      	ldr	r2, [pc, #524]	; (8004e60 <HAL_DMA_IRQHandler+0xa54>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d036      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a82      	ldr	r2, [pc, #520]	; (8004e64 <HAL_DMA_IRQHandler+0xa58>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d031      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a80      	ldr	r2, [pc, #512]	; (8004e68 <HAL_DMA_IRQHandler+0xa5c>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d02c      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a7f      	ldr	r2, [pc, #508]	; (8004e6c <HAL_DMA_IRQHandler+0xa60>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d027      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a7d      	ldr	r2, [pc, #500]	; (8004e70 <HAL_DMA_IRQHandler+0xa64>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d022      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a7c      	ldr	r2, [pc, #496]	; (8004e74 <HAL_DMA_IRQHandler+0xa68>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d01d      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a7a      	ldr	r2, [pc, #488]	; (8004e78 <HAL_DMA_IRQHandler+0xa6c>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d018      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a79      	ldr	r2, [pc, #484]	; (8004e7c <HAL_DMA_IRQHandler+0xa70>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d013      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a77      	ldr	r2, [pc, #476]	; (8004e80 <HAL_DMA_IRQHandler+0xa74>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d00e      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a76      	ldr	r2, [pc, #472]	; (8004e84 <HAL_DMA_IRQHandler+0xa78>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d009      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a74      	ldr	r2, [pc, #464]	; (8004e88 <HAL_DMA_IRQHandler+0xa7c>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d004      	beq.n	8004cc4 <HAL_DMA_IRQHandler+0x8b8>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a73      	ldr	r2, [pc, #460]	; (8004e8c <HAL_DMA_IRQHandler+0xa80>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d108      	bne.n	8004cd6 <HAL_DMA_IRQHandler+0x8ca>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0201 	bic.w	r2, r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	e007      	b.n	8004ce6 <HAL_DMA_IRQHandler+0x8da>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 0201 	bic.w	r2, r2, #1
 8004ce4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	3301      	adds	r3, #1
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d307      	bcc.n	8004d02 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1f2      	bne.n	8004ce6 <HAL_DMA_IRQHandler+0x8da>
 8004d00:	e000      	b.n	8004d04 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004d02:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d004      	beq.n	8004d1c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2203      	movs	r2, #3
 8004d16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004d1a:	e003      	b.n	8004d24 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f000 82aa 	beq.w	800528a <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	4798      	blx	r3
 8004d3e:	e2a4      	b.n	800528a <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a52      	ldr	r2, [pc, #328]	; (8004e90 <HAL_DMA_IRQHandler+0xa84>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d04a      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a51      	ldr	r2, [pc, #324]	; (8004e94 <HAL_DMA_IRQHandler+0xa88>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d045      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a4f      	ldr	r2, [pc, #316]	; (8004e98 <HAL_DMA_IRQHandler+0xa8c>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d040      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a4e      	ldr	r2, [pc, #312]	; (8004e9c <HAL_DMA_IRQHandler+0xa90>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d03b      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a4c      	ldr	r2, [pc, #304]	; (8004ea0 <HAL_DMA_IRQHandler+0xa94>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d036      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a4b      	ldr	r2, [pc, #300]	; (8004ea4 <HAL_DMA_IRQHandler+0xa98>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d031      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a49      	ldr	r2, [pc, #292]	; (8004ea8 <HAL_DMA_IRQHandler+0xa9c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d02c      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a48      	ldr	r2, [pc, #288]	; (8004eac <HAL_DMA_IRQHandler+0xaa0>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d027      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a46      	ldr	r2, [pc, #280]	; (8004eb0 <HAL_DMA_IRQHandler+0xaa4>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d022      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a45      	ldr	r2, [pc, #276]	; (8004eb4 <HAL_DMA_IRQHandler+0xaa8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d01d      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a43      	ldr	r2, [pc, #268]	; (8004eb8 <HAL_DMA_IRQHandler+0xaac>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d018      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a42      	ldr	r2, [pc, #264]	; (8004ebc <HAL_DMA_IRQHandler+0xab0>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d013      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a40      	ldr	r2, [pc, #256]	; (8004ec0 <HAL_DMA_IRQHandler+0xab4>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d00e      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a3f      	ldr	r2, [pc, #252]	; (8004ec4 <HAL_DMA_IRQHandler+0xab8>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d009      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a3d      	ldr	r2, [pc, #244]	; (8004ec8 <HAL_DMA_IRQHandler+0xabc>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d004      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x9d4>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a3c      	ldr	r2, [pc, #240]	; (8004ecc <HAL_DMA_IRQHandler+0xac0>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d101      	bne.n	8004de4 <HAL_DMA_IRQHandler+0x9d8>
 8004de0:	2301      	movs	r3, #1
 8004de2:	e000      	b.n	8004de6 <HAL_DMA_IRQHandler+0x9da>
 8004de4:	2300      	movs	r3, #0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 824f 	beq.w	800528a <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df8:	f003 031f 	and.w	r3, r3, #31
 8004dfc:	2204      	movs	r2, #4
 8004dfe:	409a      	lsls	r2, r3
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	4013      	ands	r3, r2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 80dd 	beq.w	8004fc4 <HAL_DMA_IRQHandler+0xbb8>
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f003 0304 	and.w	r3, r3, #4
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 80d7 	beq.w	8004fc4 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e1a:	f003 031f 	and.w	r3, r3, #31
 8004e1e:	2204      	movs	r2, #4
 8004e20:	409a      	lsls	r2, r3
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d059      	beq.n	8004ee4 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d14a      	bne.n	8004ed0 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	f000 8220 	beq.w	8005284 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e4c:	e21a      	b.n	8005284 <HAL_DMA_IRQHandler+0xe78>
 8004e4e:	bf00      	nop
 8004e50:	40020010 	.word	0x40020010
 8004e54:	40020028 	.word	0x40020028
 8004e58:	40020040 	.word	0x40020040
 8004e5c:	40020058 	.word	0x40020058
 8004e60:	40020070 	.word	0x40020070
 8004e64:	40020088 	.word	0x40020088
 8004e68:	400200a0 	.word	0x400200a0
 8004e6c:	400200b8 	.word	0x400200b8
 8004e70:	40020410 	.word	0x40020410
 8004e74:	40020428 	.word	0x40020428
 8004e78:	40020440 	.word	0x40020440
 8004e7c:	40020458 	.word	0x40020458
 8004e80:	40020470 	.word	0x40020470
 8004e84:	40020488 	.word	0x40020488
 8004e88:	400204a0 	.word	0x400204a0
 8004e8c:	400204b8 	.word	0x400204b8
 8004e90:	48022c08 	.word	0x48022c08
 8004e94:	48022c1c 	.word	0x48022c1c
 8004e98:	48022c30 	.word	0x48022c30
 8004e9c:	48022c44 	.word	0x48022c44
 8004ea0:	48022c58 	.word	0x48022c58
 8004ea4:	48022c6c 	.word	0x48022c6c
 8004ea8:	48022c80 	.word	0x48022c80
 8004eac:	48022c94 	.word	0x48022c94
 8004eb0:	58025408 	.word	0x58025408
 8004eb4:	5802541c 	.word	0x5802541c
 8004eb8:	58025430 	.word	0x58025430
 8004ebc:	58025444 	.word	0x58025444
 8004ec0:	58025458 	.word	0x58025458
 8004ec4:	5802546c 	.word	0x5802546c
 8004ec8:	58025480 	.word	0x58025480
 8004ecc:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f000 81d5 	beq.w	8005284 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ee2:	e1cf      	b.n	8005284 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f003 0320 	and.w	r3, r3, #32
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d160      	bne.n	8004fb0 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a7f      	ldr	r2, [pc, #508]	; (80050f0 <HAL_DMA_IRQHandler+0xce4>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d04a      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a7d      	ldr	r2, [pc, #500]	; (80050f4 <HAL_DMA_IRQHandler+0xce8>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d045      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a7c      	ldr	r2, [pc, #496]	; (80050f8 <HAL_DMA_IRQHandler+0xcec>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d040      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a7a      	ldr	r2, [pc, #488]	; (80050fc <HAL_DMA_IRQHandler+0xcf0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d03b      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a79      	ldr	r2, [pc, #484]	; (8005100 <HAL_DMA_IRQHandler+0xcf4>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d036      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a77      	ldr	r2, [pc, #476]	; (8005104 <HAL_DMA_IRQHandler+0xcf8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d031      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a76      	ldr	r2, [pc, #472]	; (8005108 <HAL_DMA_IRQHandler+0xcfc>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d02c      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a74      	ldr	r2, [pc, #464]	; (800510c <HAL_DMA_IRQHandler+0xd00>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d027      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a73      	ldr	r2, [pc, #460]	; (8005110 <HAL_DMA_IRQHandler+0xd04>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d022      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a71      	ldr	r2, [pc, #452]	; (8005114 <HAL_DMA_IRQHandler+0xd08>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d01d      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a70      	ldr	r2, [pc, #448]	; (8005118 <HAL_DMA_IRQHandler+0xd0c>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d018      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a6e      	ldr	r2, [pc, #440]	; (800511c <HAL_DMA_IRQHandler+0xd10>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d013      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a6d      	ldr	r2, [pc, #436]	; (8005120 <HAL_DMA_IRQHandler+0xd14>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d00e      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a6b      	ldr	r2, [pc, #428]	; (8005124 <HAL_DMA_IRQHandler+0xd18>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d009      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a6a      	ldr	r2, [pc, #424]	; (8005128 <HAL_DMA_IRQHandler+0xd1c>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d004      	beq.n	8004f8e <HAL_DMA_IRQHandler+0xb82>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a68      	ldr	r2, [pc, #416]	; (800512c <HAL_DMA_IRQHandler+0xd20>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d108      	bne.n	8004fa0 <HAL_DMA_IRQHandler+0xb94>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 0208 	bic.w	r2, r2, #8
 8004f9c:	601a      	str	r2, [r3, #0]
 8004f9e:	e007      	b.n	8004fb0 <HAL_DMA_IRQHandler+0xba4>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f022 0204 	bic.w	r2, r2, #4
 8004fae:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 8165 	beq.w	8005284 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004fc2:	e15f      	b.n	8005284 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc8:	f003 031f 	and.w	r3, r3, #31
 8004fcc:	2202      	movs	r2, #2
 8004fce:	409a      	lsls	r2, r3
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 80c5 	beq.w	8005164 <HAL_DMA_IRQHandler+0xd58>
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 80bf 	beq.w	8005164 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fea:	f003 031f 	and.w	r3, r3, #31
 8004fee:	2202      	movs	r2, #2
 8004ff0:	409a      	lsls	r2, r3
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d018      	beq.n	8005032 <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d109      	bne.n	800501e <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800500e:	2b00      	cmp	r3, #0
 8005010:	f000 813a 	beq.w	8005288 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800501c:	e134      	b.n	8005288 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 8130 	beq.w	8005288 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005030:	e12a      	b.n	8005288 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	f003 0320 	and.w	r3, r3, #32
 8005038:	2b00      	cmp	r3, #0
 800503a:	f040 8089 	bne.w	8005150 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a2b      	ldr	r2, [pc, #172]	; (80050f0 <HAL_DMA_IRQHandler+0xce4>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d04a      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a29      	ldr	r2, [pc, #164]	; (80050f4 <HAL_DMA_IRQHandler+0xce8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d045      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a28      	ldr	r2, [pc, #160]	; (80050f8 <HAL_DMA_IRQHandler+0xcec>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d040      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a26      	ldr	r2, [pc, #152]	; (80050fc <HAL_DMA_IRQHandler+0xcf0>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d03b      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a25      	ldr	r2, [pc, #148]	; (8005100 <HAL_DMA_IRQHandler+0xcf4>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d036      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a23      	ldr	r2, [pc, #140]	; (8005104 <HAL_DMA_IRQHandler+0xcf8>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d031      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a22      	ldr	r2, [pc, #136]	; (8005108 <HAL_DMA_IRQHandler+0xcfc>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d02c      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a20      	ldr	r2, [pc, #128]	; (800510c <HAL_DMA_IRQHandler+0xd00>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d027      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1f      	ldr	r2, [pc, #124]	; (8005110 <HAL_DMA_IRQHandler+0xd04>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d022      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a1d      	ldr	r2, [pc, #116]	; (8005114 <HAL_DMA_IRQHandler+0xd08>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d01d      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1c      	ldr	r2, [pc, #112]	; (8005118 <HAL_DMA_IRQHandler+0xd0c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d018      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a1a      	ldr	r2, [pc, #104]	; (800511c <HAL_DMA_IRQHandler+0xd10>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d013      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a19      	ldr	r2, [pc, #100]	; (8005120 <HAL_DMA_IRQHandler+0xd14>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00e      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a17      	ldr	r2, [pc, #92]	; (8005124 <HAL_DMA_IRQHandler+0xd18>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a16      	ldr	r2, [pc, #88]	; (8005128 <HAL_DMA_IRQHandler+0xd1c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_DMA_IRQHandler+0xcd2>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a14      	ldr	r2, [pc, #80]	; (800512c <HAL_DMA_IRQHandler+0xd20>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d128      	bne.n	8005130 <HAL_DMA_IRQHandler+0xd24>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 0214 	bic.w	r2, r2, #20
 80050ec:	601a      	str	r2, [r3, #0]
 80050ee:	e027      	b.n	8005140 <HAL_DMA_IRQHandler+0xd34>
 80050f0:	40020010 	.word	0x40020010
 80050f4:	40020028 	.word	0x40020028
 80050f8:	40020040 	.word	0x40020040
 80050fc:	40020058 	.word	0x40020058
 8005100:	40020070 	.word	0x40020070
 8005104:	40020088 	.word	0x40020088
 8005108:	400200a0 	.word	0x400200a0
 800510c:	400200b8 	.word	0x400200b8
 8005110:	40020410 	.word	0x40020410
 8005114:	40020428 	.word	0x40020428
 8005118:	40020440 	.word	0x40020440
 800511c:	40020458 	.word	0x40020458
 8005120:	40020470 	.word	0x40020470
 8005124:	40020488 	.word	0x40020488
 8005128:	400204a0 	.word	0x400204a0
 800512c:	400204b8 	.word	0x400204b8
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 020a 	bic.w	r2, r2, #10
 800513e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 8097 	beq.w	8005288 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005162:	e091      	b.n	8005288 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005168:	f003 031f 	and.w	r3, r3, #31
 800516c:	2208      	movs	r2, #8
 800516e:	409a      	lsls	r2, r3
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	4013      	ands	r3, r2
 8005174:	2b00      	cmp	r3, #0
 8005176:	f000 8088 	beq.w	800528a <HAL_DMA_IRQHandler+0xe7e>
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f003 0308 	and.w	r3, r3, #8
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 8082 	beq.w	800528a <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a41      	ldr	r2, [pc, #260]	; (8005290 <HAL_DMA_IRQHandler+0xe84>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d04a      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a3f      	ldr	r2, [pc, #252]	; (8005294 <HAL_DMA_IRQHandler+0xe88>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d045      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a3e      	ldr	r2, [pc, #248]	; (8005298 <HAL_DMA_IRQHandler+0xe8c>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d040      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a3c      	ldr	r2, [pc, #240]	; (800529c <HAL_DMA_IRQHandler+0xe90>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d03b      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a3b      	ldr	r2, [pc, #236]	; (80052a0 <HAL_DMA_IRQHandler+0xe94>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d036      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a39      	ldr	r2, [pc, #228]	; (80052a4 <HAL_DMA_IRQHandler+0xe98>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d031      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a38      	ldr	r2, [pc, #224]	; (80052a8 <HAL_DMA_IRQHandler+0xe9c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d02c      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a36      	ldr	r2, [pc, #216]	; (80052ac <HAL_DMA_IRQHandler+0xea0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d027      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a35      	ldr	r2, [pc, #212]	; (80052b0 <HAL_DMA_IRQHandler+0xea4>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d022      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a33      	ldr	r2, [pc, #204]	; (80052b4 <HAL_DMA_IRQHandler+0xea8>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d01d      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a32      	ldr	r2, [pc, #200]	; (80052b8 <HAL_DMA_IRQHandler+0xeac>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d018      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a30      	ldr	r2, [pc, #192]	; (80052bc <HAL_DMA_IRQHandler+0xeb0>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d013      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a2f      	ldr	r2, [pc, #188]	; (80052c0 <HAL_DMA_IRQHandler+0xeb4>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d00e      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a2d      	ldr	r2, [pc, #180]	; (80052c4 <HAL_DMA_IRQHandler+0xeb8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d009      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a2c      	ldr	r2, [pc, #176]	; (80052c8 <HAL_DMA_IRQHandler+0xebc>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d004      	beq.n	8005226 <HAL_DMA_IRQHandler+0xe1a>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a2a      	ldr	r2, [pc, #168]	; (80052cc <HAL_DMA_IRQHandler+0xec0>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d108      	bne.n	8005238 <HAL_DMA_IRQHandler+0xe2c>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 021c 	bic.w	r2, r2, #28
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	e007      	b.n	8005248 <HAL_DMA_IRQHandler+0xe3c>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 020e 	bic.w	r2, r2, #14
 8005246:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524c:	f003 031f 	and.w	r3, r3, #31
 8005250:	2201      	movs	r2, #1
 8005252:	409a      	lsls	r2, r3
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005272:	2b00      	cmp	r3, #0
 8005274:	d009      	beq.n	800528a <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	4798      	blx	r3
 800527e:	e004      	b.n	800528a <HAL_DMA_IRQHandler+0xe7e>
          return;
 8005280:	bf00      	nop
 8005282:	e002      	b.n	800528a <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005284:	bf00      	nop
 8005286:	e000      	b.n	800528a <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005288:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800528a:	3728      	adds	r7, #40	; 0x28
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	40020010 	.word	0x40020010
 8005294:	40020028 	.word	0x40020028
 8005298:	40020040 	.word	0x40020040
 800529c:	40020058 	.word	0x40020058
 80052a0:	40020070 	.word	0x40020070
 80052a4:	40020088 	.word	0x40020088
 80052a8:	400200a0 	.word	0x400200a0
 80052ac:	400200b8 	.word	0x400200b8
 80052b0:	40020410 	.word	0x40020410
 80052b4:	40020428 	.word	0x40020428
 80052b8:	40020440 	.word	0x40020440
 80052bc:	40020458 	.word	0x40020458
 80052c0:	40020470 	.word	0x40020470
 80052c4:	40020488 	.word	0x40020488
 80052c8:	400204a0 	.word	0x400204a0
 80052cc:	400204b8 	.word	0x400204b8

080052d0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b087      	sub	sp, #28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
 80052dc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a7f      	ldr	r2, [pc, #508]	; (80054ec <DMA_SetConfig+0x21c>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d072      	beq.n	80053da <DMA_SetConfig+0x10a>
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a7d      	ldr	r2, [pc, #500]	; (80054f0 <DMA_SetConfig+0x220>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d06d      	beq.n	80053da <DMA_SetConfig+0x10a>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a7c      	ldr	r2, [pc, #496]	; (80054f4 <DMA_SetConfig+0x224>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d068      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a7a      	ldr	r2, [pc, #488]	; (80054f8 <DMA_SetConfig+0x228>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d063      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a79      	ldr	r2, [pc, #484]	; (80054fc <DMA_SetConfig+0x22c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d05e      	beq.n	80053da <DMA_SetConfig+0x10a>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a77      	ldr	r2, [pc, #476]	; (8005500 <DMA_SetConfig+0x230>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d059      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a76      	ldr	r2, [pc, #472]	; (8005504 <DMA_SetConfig+0x234>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d054      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a74      	ldr	r2, [pc, #464]	; (8005508 <DMA_SetConfig+0x238>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d04f      	beq.n	80053da <DMA_SetConfig+0x10a>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a73      	ldr	r2, [pc, #460]	; (800550c <DMA_SetConfig+0x23c>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d04a      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a71      	ldr	r2, [pc, #452]	; (8005510 <DMA_SetConfig+0x240>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d045      	beq.n	80053da <DMA_SetConfig+0x10a>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a70      	ldr	r2, [pc, #448]	; (8005514 <DMA_SetConfig+0x244>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d040      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a6e      	ldr	r2, [pc, #440]	; (8005518 <DMA_SetConfig+0x248>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d03b      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a6d      	ldr	r2, [pc, #436]	; (800551c <DMA_SetConfig+0x24c>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d036      	beq.n	80053da <DMA_SetConfig+0x10a>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a6b      	ldr	r2, [pc, #428]	; (8005520 <DMA_SetConfig+0x250>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d031      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a6a      	ldr	r2, [pc, #424]	; (8005524 <DMA_SetConfig+0x254>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d02c      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a68      	ldr	r2, [pc, #416]	; (8005528 <DMA_SetConfig+0x258>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d027      	beq.n	80053da <DMA_SetConfig+0x10a>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a67      	ldr	r2, [pc, #412]	; (800552c <DMA_SetConfig+0x25c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d022      	beq.n	80053da <DMA_SetConfig+0x10a>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a65      	ldr	r2, [pc, #404]	; (8005530 <DMA_SetConfig+0x260>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d01d      	beq.n	80053da <DMA_SetConfig+0x10a>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a64      	ldr	r2, [pc, #400]	; (8005534 <DMA_SetConfig+0x264>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d018      	beq.n	80053da <DMA_SetConfig+0x10a>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a62      	ldr	r2, [pc, #392]	; (8005538 <DMA_SetConfig+0x268>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d013      	beq.n	80053da <DMA_SetConfig+0x10a>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a61      	ldr	r2, [pc, #388]	; (800553c <DMA_SetConfig+0x26c>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d00e      	beq.n	80053da <DMA_SetConfig+0x10a>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a5f      	ldr	r2, [pc, #380]	; (8005540 <DMA_SetConfig+0x270>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d009      	beq.n	80053da <DMA_SetConfig+0x10a>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a5e      	ldr	r2, [pc, #376]	; (8005544 <DMA_SetConfig+0x274>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d004      	beq.n	80053da <DMA_SetConfig+0x10a>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a5c      	ldr	r2, [pc, #368]	; (8005548 <DMA_SetConfig+0x278>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d101      	bne.n	80053de <DMA_SetConfig+0x10e>
 80053da:	2301      	movs	r3, #1
 80053dc:	e000      	b.n	80053e0 <DMA_SetConfig+0x110>
 80053de:	2300      	movs	r3, #0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00d      	beq.n	8005400 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80053ec:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d004      	beq.n	8005400 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80053fe:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a39      	ldr	r2, [pc, #228]	; (80054ec <DMA_SetConfig+0x21c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d04a      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a38      	ldr	r2, [pc, #224]	; (80054f0 <DMA_SetConfig+0x220>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d045      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a36      	ldr	r2, [pc, #216]	; (80054f4 <DMA_SetConfig+0x224>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d040      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a35      	ldr	r2, [pc, #212]	; (80054f8 <DMA_SetConfig+0x228>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d03b      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a33      	ldr	r2, [pc, #204]	; (80054fc <DMA_SetConfig+0x22c>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d036      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a32      	ldr	r2, [pc, #200]	; (8005500 <DMA_SetConfig+0x230>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d031      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a30      	ldr	r2, [pc, #192]	; (8005504 <DMA_SetConfig+0x234>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d02c      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a2f      	ldr	r2, [pc, #188]	; (8005508 <DMA_SetConfig+0x238>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d027      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a2d      	ldr	r2, [pc, #180]	; (800550c <DMA_SetConfig+0x23c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d022      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a2c      	ldr	r2, [pc, #176]	; (8005510 <DMA_SetConfig+0x240>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d01d      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a2a      	ldr	r2, [pc, #168]	; (8005514 <DMA_SetConfig+0x244>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d018      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a29      	ldr	r2, [pc, #164]	; (8005518 <DMA_SetConfig+0x248>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d013      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a27      	ldr	r2, [pc, #156]	; (800551c <DMA_SetConfig+0x24c>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d00e      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a26      	ldr	r2, [pc, #152]	; (8005520 <DMA_SetConfig+0x250>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d009      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a24      	ldr	r2, [pc, #144]	; (8005524 <DMA_SetConfig+0x254>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d004      	beq.n	80054a0 <DMA_SetConfig+0x1d0>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a23      	ldr	r2, [pc, #140]	; (8005528 <DMA_SetConfig+0x258>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d101      	bne.n	80054a4 <DMA_SetConfig+0x1d4>
 80054a0:	2301      	movs	r3, #1
 80054a2:	e000      	b.n	80054a6 <DMA_SetConfig+0x1d6>
 80054a4:	2300      	movs	r3, #0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d059      	beq.n	800555e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ae:	f003 031f 	and.w	r3, r3, #31
 80054b2:	223f      	movs	r2, #63	; 0x3f
 80054b4:	409a      	lsls	r2, r3
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80054c8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	2b40      	cmp	r3, #64	; 0x40
 80054d8:	d138      	bne.n	800554c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80054ea:	e0ae      	b.n	800564a <DMA_SetConfig+0x37a>
 80054ec:	40020010 	.word	0x40020010
 80054f0:	40020028 	.word	0x40020028
 80054f4:	40020040 	.word	0x40020040
 80054f8:	40020058 	.word	0x40020058
 80054fc:	40020070 	.word	0x40020070
 8005500:	40020088 	.word	0x40020088
 8005504:	400200a0 	.word	0x400200a0
 8005508:	400200b8 	.word	0x400200b8
 800550c:	40020410 	.word	0x40020410
 8005510:	40020428 	.word	0x40020428
 8005514:	40020440 	.word	0x40020440
 8005518:	40020458 	.word	0x40020458
 800551c:	40020470 	.word	0x40020470
 8005520:	40020488 	.word	0x40020488
 8005524:	400204a0 	.word	0x400204a0
 8005528:	400204b8 	.word	0x400204b8
 800552c:	58025408 	.word	0x58025408
 8005530:	5802541c 	.word	0x5802541c
 8005534:	58025430 	.word	0x58025430
 8005538:	58025444 	.word	0x58025444
 800553c:	58025458 	.word	0x58025458
 8005540:	5802546c 	.word	0x5802546c
 8005544:	58025480 	.word	0x58025480
 8005548:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	60da      	str	r2, [r3, #12]
}
 800555c:	e075      	b.n	800564a <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a3d      	ldr	r2, [pc, #244]	; (8005658 <DMA_SetConfig+0x388>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d04a      	beq.n	80055fe <DMA_SetConfig+0x32e>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a3b      	ldr	r2, [pc, #236]	; (800565c <DMA_SetConfig+0x38c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d045      	beq.n	80055fe <DMA_SetConfig+0x32e>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a3a      	ldr	r2, [pc, #232]	; (8005660 <DMA_SetConfig+0x390>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d040      	beq.n	80055fe <DMA_SetConfig+0x32e>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a38      	ldr	r2, [pc, #224]	; (8005664 <DMA_SetConfig+0x394>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d03b      	beq.n	80055fe <DMA_SetConfig+0x32e>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a37      	ldr	r2, [pc, #220]	; (8005668 <DMA_SetConfig+0x398>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d036      	beq.n	80055fe <DMA_SetConfig+0x32e>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a35      	ldr	r2, [pc, #212]	; (800566c <DMA_SetConfig+0x39c>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d031      	beq.n	80055fe <DMA_SetConfig+0x32e>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a34      	ldr	r2, [pc, #208]	; (8005670 <DMA_SetConfig+0x3a0>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d02c      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a32      	ldr	r2, [pc, #200]	; (8005674 <DMA_SetConfig+0x3a4>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d027      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a31      	ldr	r2, [pc, #196]	; (8005678 <DMA_SetConfig+0x3a8>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d022      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a2f      	ldr	r2, [pc, #188]	; (800567c <DMA_SetConfig+0x3ac>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d01d      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a2e      	ldr	r2, [pc, #184]	; (8005680 <DMA_SetConfig+0x3b0>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d018      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a2c      	ldr	r2, [pc, #176]	; (8005684 <DMA_SetConfig+0x3b4>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d013      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a2b      	ldr	r2, [pc, #172]	; (8005688 <DMA_SetConfig+0x3b8>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d00e      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a29      	ldr	r2, [pc, #164]	; (800568c <DMA_SetConfig+0x3bc>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d009      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a28      	ldr	r2, [pc, #160]	; (8005690 <DMA_SetConfig+0x3c0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d004      	beq.n	80055fe <DMA_SetConfig+0x32e>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a26      	ldr	r2, [pc, #152]	; (8005694 <DMA_SetConfig+0x3c4>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d101      	bne.n	8005602 <DMA_SetConfig+0x332>
 80055fe:	2301      	movs	r3, #1
 8005600:	e000      	b.n	8005604 <DMA_SetConfig+0x334>
 8005602:	2300      	movs	r3, #0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d020      	beq.n	800564a <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800560c:	f003 031f 	and.w	r3, r3, #31
 8005610:	2201      	movs	r2, #1
 8005612:	409a      	lsls	r2, r3
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	683a      	ldr	r2, [r7, #0]
 800561e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	2b40      	cmp	r3, #64	; 0x40
 8005626:	d108      	bne.n	800563a <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	60da      	str	r2, [r3, #12]
}
 8005638:	e007      	b.n	800564a <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	60da      	str	r2, [r3, #12]
}
 800564a:	bf00      	nop
 800564c:	371c      	adds	r7, #28
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	48022c08 	.word	0x48022c08
 800565c:	48022c1c 	.word	0x48022c1c
 8005660:	48022c30 	.word	0x48022c30
 8005664:	48022c44 	.word	0x48022c44
 8005668:	48022c58 	.word	0x48022c58
 800566c:	48022c6c 	.word	0x48022c6c
 8005670:	48022c80 	.word	0x48022c80
 8005674:	48022c94 	.word	0x48022c94
 8005678:	58025408 	.word	0x58025408
 800567c:	5802541c 	.word	0x5802541c
 8005680:	58025430 	.word	0x58025430
 8005684:	58025444 	.word	0x58025444
 8005688:	58025458 	.word	0x58025458
 800568c:	5802546c 	.word	0x5802546c
 8005690:	58025480 	.word	0x58025480
 8005694:	58025494 	.word	0x58025494

08005698 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a42      	ldr	r2, [pc, #264]	; (80057b0 <DMA_CalcBaseAndBitshift+0x118>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d04a      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a41      	ldr	r2, [pc, #260]	; (80057b4 <DMA_CalcBaseAndBitshift+0x11c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d045      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a3f      	ldr	r2, [pc, #252]	; (80057b8 <DMA_CalcBaseAndBitshift+0x120>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d040      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a3e      	ldr	r2, [pc, #248]	; (80057bc <DMA_CalcBaseAndBitshift+0x124>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d03b      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a3c      	ldr	r2, [pc, #240]	; (80057c0 <DMA_CalcBaseAndBitshift+0x128>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d036      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a3b      	ldr	r2, [pc, #236]	; (80057c4 <DMA_CalcBaseAndBitshift+0x12c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d031      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a39      	ldr	r2, [pc, #228]	; (80057c8 <DMA_CalcBaseAndBitshift+0x130>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d02c      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a38      	ldr	r2, [pc, #224]	; (80057cc <DMA_CalcBaseAndBitshift+0x134>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d027      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a36      	ldr	r2, [pc, #216]	; (80057d0 <DMA_CalcBaseAndBitshift+0x138>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d022      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a35      	ldr	r2, [pc, #212]	; (80057d4 <DMA_CalcBaseAndBitshift+0x13c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d01d      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a33      	ldr	r2, [pc, #204]	; (80057d8 <DMA_CalcBaseAndBitshift+0x140>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d018      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a32      	ldr	r2, [pc, #200]	; (80057dc <DMA_CalcBaseAndBitshift+0x144>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d013      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a30      	ldr	r2, [pc, #192]	; (80057e0 <DMA_CalcBaseAndBitshift+0x148>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d00e      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a2f      	ldr	r2, [pc, #188]	; (80057e4 <DMA_CalcBaseAndBitshift+0x14c>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d009      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a2d      	ldr	r2, [pc, #180]	; (80057e8 <DMA_CalcBaseAndBitshift+0x150>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d004      	beq.n	8005740 <DMA_CalcBaseAndBitshift+0xa8>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a2c      	ldr	r2, [pc, #176]	; (80057ec <DMA_CalcBaseAndBitshift+0x154>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d101      	bne.n	8005744 <DMA_CalcBaseAndBitshift+0xac>
 8005740:	2301      	movs	r3, #1
 8005742:	e000      	b.n	8005746 <DMA_CalcBaseAndBitshift+0xae>
 8005744:	2300      	movs	r3, #0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d024      	beq.n	8005794 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	b2db      	uxtb	r3, r3
 8005750:	3b10      	subs	r3, #16
 8005752:	4a27      	ldr	r2, [pc, #156]	; (80057f0 <DMA_CalcBaseAndBitshift+0x158>)
 8005754:	fba2 2303 	umull	r2, r3, r2, r3
 8005758:	091b      	lsrs	r3, r3, #4
 800575a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f003 0307 	and.w	r3, r3, #7
 8005762:	4a24      	ldr	r2, [pc, #144]	; (80057f4 <DMA_CalcBaseAndBitshift+0x15c>)
 8005764:	5cd3      	ldrb	r3, [r2, r3]
 8005766:	461a      	mov	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b03      	cmp	r3, #3
 8005770:	d908      	bls.n	8005784 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	4b1f      	ldr	r3, [pc, #124]	; (80057f8 <DMA_CalcBaseAndBitshift+0x160>)
 800577a:	4013      	ands	r3, r2
 800577c:	1d1a      	adds	r2, r3, #4
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	659a      	str	r2, [r3, #88]	; 0x58
 8005782:	e00d      	b.n	80057a0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	461a      	mov	r2, r3
 800578a:	4b1b      	ldr	r3, [pc, #108]	; (80057f8 <DMA_CalcBaseAndBitshift+0x160>)
 800578c:	4013      	ands	r3, r2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6593      	str	r3, [r2, #88]	; 0x58
 8005792:	e005      	b.n	80057a0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3714      	adds	r7, #20
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr
 80057b0:	40020010 	.word	0x40020010
 80057b4:	40020028 	.word	0x40020028
 80057b8:	40020040 	.word	0x40020040
 80057bc:	40020058 	.word	0x40020058
 80057c0:	40020070 	.word	0x40020070
 80057c4:	40020088 	.word	0x40020088
 80057c8:	400200a0 	.word	0x400200a0
 80057cc:	400200b8 	.word	0x400200b8
 80057d0:	40020410 	.word	0x40020410
 80057d4:	40020428 	.word	0x40020428
 80057d8:	40020440 	.word	0x40020440
 80057dc:	40020458 	.word	0x40020458
 80057e0:	40020470 	.word	0x40020470
 80057e4:	40020488 	.word	0x40020488
 80057e8:	400204a0 	.word	0x400204a0
 80057ec:	400204b8 	.word	0x400204b8
 80057f0:	aaaaaaab 	.word	0xaaaaaaab
 80057f4:	0800ad88 	.word	0x0800ad88
 80057f8:	fffffc00 	.word	0xfffffc00

080057fc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b085      	sub	sp, #20
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d120      	bne.n	8005852 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005814:	2b03      	cmp	r3, #3
 8005816:	d858      	bhi.n	80058ca <DMA_CheckFifoParam+0xce>
 8005818:	a201      	add	r2, pc, #4	; (adr r2, 8005820 <DMA_CheckFifoParam+0x24>)
 800581a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800581e:	bf00      	nop
 8005820:	08005831 	.word	0x08005831
 8005824:	08005843 	.word	0x08005843
 8005828:	08005831 	.word	0x08005831
 800582c:	080058cb 	.word	0x080058cb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d048      	beq.n	80058ce <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005840:	e045      	b.n	80058ce <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005846:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800584a:	d142      	bne.n	80058d2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005850:	e03f      	b.n	80058d2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800585a:	d123      	bne.n	80058a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005860:	2b03      	cmp	r3, #3
 8005862:	d838      	bhi.n	80058d6 <DMA_CheckFifoParam+0xda>
 8005864:	a201      	add	r2, pc, #4	; (adr r2, 800586c <DMA_CheckFifoParam+0x70>)
 8005866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800586a:	bf00      	nop
 800586c:	0800587d 	.word	0x0800587d
 8005870:	08005883 	.word	0x08005883
 8005874:	0800587d 	.word	0x0800587d
 8005878:	08005895 	.word	0x08005895
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	73fb      	strb	r3, [r7, #15]
        break;
 8005880:	e030      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005886:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d025      	beq.n	80058da <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005892:	e022      	b.n	80058da <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005898:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800589c:	d11f      	bne.n	80058de <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80058a2:	e01c      	b.n	80058de <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d902      	bls.n	80058b2 <DMA_CheckFifoParam+0xb6>
 80058ac:	2b03      	cmp	r3, #3
 80058ae:	d003      	beq.n	80058b8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80058b0:	e018      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	73fb      	strb	r3, [r7, #15]
        break;
 80058b6:	e015      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00e      	beq.n	80058e2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	73fb      	strb	r3, [r7, #15]
    break;
 80058c8:	e00b      	b.n	80058e2 <DMA_CheckFifoParam+0xe6>
        break;
 80058ca:	bf00      	nop
 80058cc:	e00a      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
        break;
 80058ce:	bf00      	nop
 80058d0:	e008      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
        break;
 80058d2:	bf00      	nop
 80058d4:	e006      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
        break;
 80058d6:	bf00      	nop
 80058d8:	e004      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
        break;
 80058da:	bf00      	nop
 80058dc:	e002      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
        break;
 80058de:	bf00      	nop
 80058e0:	e000      	b.n	80058e4 <DMA_CheckFifoParam+0xe8>
    break;
 80058e2:	bf00      	nop
    }
  }

  return status;
 80058e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3714      	adds	r7, #20
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop

080058f4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a38      	ldr	r2, [pc, #224]	; (80059e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d022      	beq.n	8005952 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a36      	ldr	r2, [pc, #216]	; (80059ec <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d01d      	beq.n	8005952 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a35      	ldr	r2, [pc, #212]	; (80059f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d018      	beq.n	8005952 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a33      	ldr	r2, [pc, #204]	; (80059f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d013      	beq.n	8005952 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a32      	ldr	r2, [pc, #200]	; (80059f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d00e      	beq.n	8005952 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a30      	ldr	r2, [pc, #192]	; (80059fc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d009      	beq.n	8005952 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a2f      	ldr	r2, [pc, #188]	; (8005a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d004      	beq.n	8005952 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a2d      	ldr	r2, [pc, #180]	; (8005a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d101      	bne.n	8005956 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005956:	2300      	movs	r3, #0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d01a      	beq.n	8005992 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	b2db      	uxtb	r3, r3
 8005962:	3b08      	subs	r3, #8
 8005964:	4a28      	ldr	r2, [pc, #160]	; (8005a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005966:	fba2 2303 	umull	r2, r3, r2, r3
 800596a:	091b      	lsrs	r3, r3, #4
 800596c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	4b26      	ldr	r3, [pc, #152]	; (8005a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005972:	4413      	add	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	461a      	mov	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a24      	ldr	r2, [pc, #144]	; (8005a10 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005980:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f003 031f 	and.w	r3, r3, #31
 8005988:	2201      	movs	r2, #1
 800598a:	409a      	lsls	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005990:	e024      	b.n	80059dc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	b2db      	uxtb	r3, r3
 8005998:	3b10      	subs	r3, #16
 800599a:	4a1e      	ldr	r2, [pc, #120]	; (8005a14 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800599c:	fba2 2303 	umull	r2, r3, r2, r3
 80059a0:	091b      	lsrs	r3, r3, #4
 80059a2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	4a1c      	ldr	r2, [pc, #112]	; (8005a18 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d806      	bhi.n	80059ba <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	4a1b      	ldr	r2, [pc, #108]	; (8005a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d902      	bls.n	80059ba <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	3308      	adds	r3, #8
 80059b8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	4b18      	ldr	r3, [pc, #96]	; (8005a20 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80059be:	4413      	add	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	461a      	mov	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a16      	ldr	r2, [pc, #88]	; (8005a24 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80059cc:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f003 031f 	and.w	r3, r3, #31
 80059d4:	2201      	movs	r2, #1
 80059d6:	409a      	lsls	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	669a      	str	r2, [r3, #104]	; 0x68
}
 80059dc:	bf00      	nop
 80059de:	3714      	adds	r7, #20
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr
 80059e8:	58025408 	.word	0x58025408
 80059ec:	5802541c 	.word	0x5802541c
 80059f0:	58025430 	.word	0x58025430
 80059f4:	58025444 	.word	0x58025444
 80059f8:	58025458 	.word	0x58025458
 80059fc:	5802546c 	.word	0x5802546c
 8005a00:	58025480 	.word	0x58025480
 8005a04:	58025494 	.word	0x58025494
 8005a08:	cccccccd 	.word	0xcccccccd
 8005a0c:	16009600 	.word	0x16009600
 8005a10:	58025880 	.word	0x58025880
 8005a14:	aaaaaaab 	.word	0xaaaaaaab
 8005a18:	400204b8 	.word	0x400204b8
 8005a1c:	4002040f 	.word	0x4002040f
 8005a20:	10008200 	.word	0x10008200
 8005a24:	40020880 	.word	0x40020880

08005a28 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d04a      	beq.n	8005ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2b08      	cmp	r3, #8
 8005a42:	d847      	bhi.n	8005ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a25      	ldr	r2, [pc, #148]	; (8005ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d022      	beq.n	8005a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a24      	ldr	r2, [pc, #144]	; (8005ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d01d      	beq.n	8005a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a22      	ldr	r2, [pc, #136]	; (8005ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d018      	beq.n	8005a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a21      	ldr	r2, [pc, #132]	; (8005aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d013      	beq.n	8005a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a1f      	ldr	r2, [pc, #124]	; (8005af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d00e      	beq.n	8005a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a1e      	ldr	r2, [pc, #120]	; (8005af4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d009      	beq.n	8005a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a1c      	ldr	r2, [pc, #112]	; (8005af8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d004      	beq.n	8005a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a1b      	ldr	r2, [pc, #108]	; (8005afc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d101      	bne.n	8005a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005a94:	2301      	movs	r3, #1
 8005a96:	e000      	b.n	8005a9a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005a98:	2300      	movs	r3, #0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00a      	beq.n	8005ab4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4b17      	ldr	r3, [pc, #92]	; (8005b00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005aa2:	4413      	add	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a15      	ldr	r2, [pc, #84]	; (8005b04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005ab0:	671a      	str	r2, [r3, #112]	; 0x70
 8005ab2:	e009      	b.n	8005ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	4b14      	ldr	r3, [pc, #80]	; (8005b08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005ab8:	4413      	add	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	461a      	mov	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a11      	ldr	r2, [pc, #68]	; (8005b0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005ac6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	3b01      	subs	r3, #1
 8005acc:	2201      	movs	r2, #1
 8005ace:	409a      	lsls	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005ad4:	bf00      	nop
 8005ad6:	3714      	adds	r7, #20
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	58025408 	.word	0x58025408
 8005ae4:	5802541c 	.word	0x5802541c
 8005ae8:	58025430 	.word	0x58025430
 8005aec:	58025444 	.word	0x58025444
 8005af0:	58025458 	.word	0x58025458
 8005af4:	5802546c 	.word	0x5802546c
 8005af8:	58025480 	.word	0x58025480
 8005afc:	58025494 	.word	0x58025494
 8005b00:	1600963f 	.word	0x1600963f
 8005b04:	58025940 	.word	0x58025940
 8005b08:	1000823f 	.word	0x1000823f
 8005b0c:	40020940 	.word	0x40020940

08005b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b089      	sub	sp, #36	; 0x24
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005b1e:	4b89      	ldr	r3, [pc, #548]	; (8005d44 <HAL_GPIO_Init+0x234>)
 8005b20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005b22:	e194      	b.n	8005e4e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	2101      	movs	r1, #1
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b30:	4013      	ands	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 8186 	beq.w	8005e48 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f003 0303 	and.w	r3, r3, #3
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d005      	beq.n	8005b54 <HAL_GPIO_Init+0x44>
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f003 0303 	and.w	r3, r3, #3
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d130      	bne.n	8005bb6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	005b      	lsls	r3, r3, #1
 8005b5e:	2203      	movs	r2, #3
 8005b60:	fa02 f303 	lsl.w	r3, r2, r3
 8005b64:	43db      	mvns	r3, r3
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	68da      	ldr	r2, [r3, #12]
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	005b      	lsls	r3, r3, #1
 8005b74:	fa02 f303 	lsl.w	r3, r2, r3
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b92:	43db      	mvns	r3, r3
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	4013      	ands	r3, r2
 8005b98:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	091b      	lsrs	r3, r3, #4
 8005ba0:	f003 0201 	and.w	r2, r3, #1
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8005baa:	69ba      	ldr	r2, [r7, #24]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	69ba      	ldr	r2, [r7, #24]
 8005bb4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f003 0303 	and.w	r3, r3, #3
 8005bbe:	2b03      	cmp	r3, #3
 8005bc0:	d017      	beq.n	8005bf2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	005b      	lsls	r3, r3, #1
 8005bcc:	2203      	movs	r2, #3
 8005bce:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd2:	43db      	mvns	r3, r3
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	689a      	ldr	r2, [r3, #8]
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	005b      	lsls	r3, r3, #1
 8005be2:	fa02 f303 	lsl.w	r3, r2, r3
 8005be6:	69ba      	ldr	r2, [r7, #24]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	69ba      	ldr	r2, [r7, #24]
 8005bf0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f003 0303 	and.w	r3, r3, #3
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	d123      	bne.n	8005c46 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	08da      	lsrs	r2, r3, #3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	3208      	adds	r2, #8
 8005c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	f003 0307 	and.w	r3, r3, #7
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	220f      	movs	r2, #15
 8005c16:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1a:	43db      	mvns	r3, r3
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	4013      	ands	r3, r2
 8005c20:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	691a      	ldr	r2, [r3, #16]
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	f003 0307 	and.w	r3, r3, #7
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	08da      	lsrs	r2, r3, #3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3208      	adds	r2, #8
 8005c40:	69b9      	ldr	r1, [r7, #24]
 8005c42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	005b      	lsls	r3, r3, #1
 8005c50:	2203      	movs	r2, #3
 8005c52:	fa02 f303 	lsl.w	r3, r2, r3
 8005c56:	43db      	mvns	r3, r3
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f003 0203 	and.w	r2, r3, #3
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6e:	69ba      	ldr	r2, [r7, #24]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	69ba      	ldr	r2, [r7, #24]
 8005c78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f000 80e0 	beq.w	8005e48 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c88:	4b2f      	ldr	r3, [pc, #188]	; (8005d48 <HAL_GPIO_Init+0x238>)
 8005c8a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005c8e:	4a2e      	ldr	r2, [pc, #184]	; (8005d48 <HAL_GPIO_Init+0x238>)
 8005c90:	f043 0302 	orr.w	r3, r3, #2
 8005c94:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8005c98:	4b2b      	ldr	r3, [pc, #172]	; (8005d48 <HAL_GPIO_Init+0x238>)
 8005c9a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ca6:	4a29      	ldr	r2, [pc, #164]	; (8005d4c <HAL_GPIO_Init+0x23c>)
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	089b      	lsrs	r3, r3, #2
 8005cac:	3302      	adds	r3, #2
 8005cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	f003 0303 	and.w	r3, r3, #3
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	220f      	movs	r2, #15
 8005cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc2:	43db      	mvns	r3, r3
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a20      	ldr	r2, [pc, #128]	; (8005d50 <HAL_GPIO_Init+0x240>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d052      	beq.n	8005d78 <HAL_GPIO_Init+0x268>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a1f      	ldr	r2, [pc, #124]	; (8005d54 <HAL_GPIO_Init+0x244>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d031      	beq.n	8005d3e <HAL_GPIO_Init+0x22e>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a1e      	ldr	r2, [pc, #120]	; (8005d58 <HAL_GPIO_Init+0x248>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d02b      	beq.n	8005d3a <HAL_GPIO_Init+0x22a>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a1d      	ldr	r2, [pc, #116]	; (8005d5c <HAL_GPIO_Init+0x24c>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d025      	beq.n	8005d36 <HAL_GPIO_Init+0x226>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a1c      	ldr	r2, [pc, #112]	; (8005d60 <HAL_GPIO_Init+0x250>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d01f      	beq.n	8005d32 <HAL_GPIO_Init+0x222>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a1b      	ldr	r2, [pc, #108]	; (8005d64 <HAL_GPIO_Init+0x254>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d019      	beq.n	8005d2e <HAL_GPIO_Init+0x21e>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a1a      	ldr	r2, [pc, #104]	; (8005d68 <HAL_GPIO_Init+0x258>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d013      	beq.n	8005d2a <HAL_GPIO_Init+0x21a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a19      	ldr	r2, [pc, #100]	; (8005d6c <HAL_GPIO_Init+0x25c>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00d      	beq.n	8005d26 <HAL_GPIO_Init+0x216>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a18      	ldr	r2, [pc, #96]	; (8005d70 <HAL_GPIO_Init+0x260>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d007      	beq.n	8005d22 <HAL_GPIO_Init+0x212>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a17      	ldr	r2, [pc, #92]	; (8005d74 <HAL_GPIO_Init+0x264>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d101      	bne.n	8005d1e <HAL_GPIO_Init+0x20e>
 8005d1a:	2309      	movs	r3, #9
 8005d1c:	e02d      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d1e:	230a      	movs	r3, #10
 8005d20:	e02b      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d22:	2308      	movs	r3, #8
 8005d24:	e029      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d26:	2307      	movs	r3, #7
 8005d28:	e027      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d2a:	2306      	movs	r3, #6
 8005d2c:	e025      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d2e:	2305      	movs	r3, #5
 8005d30:	e023      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d32:	2304      	movs	r3, #4
 8005d34:	e021      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d36:	2303      	movs	r3, #3
 8005d38:	e01f      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d3a:	2302      	movs	r3, #2
 8005d3c:	e01d      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e01b      	b.n	8005d7a <HAL_GPIO_Init+0x26a>
 8005d42:	bf00      	nop
 8005d44:	58000080 	.word	0x58000080
 8005d48:	58024400 	.word	0x58024400
 8005d4c:	58000400 	.word	0x58000400
 8005d50:	58020000 	.word	0x58020000
 8005d54:	58020400 	.word	0x58020400
 8005d58:	58020800 	.word	0x58020800
 8005d5c:	58020c00 	.word	0x58020c00
 8005d60:	58021000 	.word	0x58021000
 8005d64:	58021400 	.word	0x58021400
 8005d68:	58021800 	.word	0x58021800
 8005d6c:	58021c00 	.word	0x58021c00
 8005d70:	58022000 	.word	0x58022000
 8005d74:	58022400 	.word	0x58022400
 8005d78:	2300      	movs	r3, #0
 8005d7a:	69fa      	ldr	r2, [r7, #28]
 8005d7c:	f002 0203 	and.w	r2, r2, #3
 8005d80:	0092      	lsls	r2, r2, #2
 8005d82:	4093      	lsls	r3, r2
 8005d84:	69ba      	ldr	r2, [r7, #24]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005d8a:	4938      	ldr	r1, [pc, #224]	; (8005e6c <HAL_GPIO_Init+0x35c>)
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	089b      	lsrs	r3, r3, #2
 8005d90:	3302      	adds	r3, #2
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	43db      	mvns	r3, r3
 8005da4:	69ba      	ldr	r2, [r7, #24]
 8005da6:	4013      	ands	r3, r2
 8005da8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005db6:	69ba      	ldr	r2, [r7, #24]
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005dbe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	43db      	mvns	r3, r3
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005de4:	69ba      	ldr	r2, [r7, #24]
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005dec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	43db      	mvns	r3, r3
 8005dfe:	69ba      	ldr	r2, [r7, #24]
 8005e00:	4013      	ands	r3, r2
 8005e02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d003      	beq.n	8005e18 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005e10:	69ba      	ldr	r2, [r7, #24]
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	43db      	mvns	r3, r3
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005e3a:	69ba      	ldr	r2, [r7, #24]
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	fa22 f303 	lsr.w	r3, r2, r3
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f47f ae63 	bne.w	8005b24 <HAL_GPIO_Init+0x14>
  }
}
 8005e5e:	bf00      	nop
 8005e60:	bf00      	nop
 8005e62:	3724      	adds	r7, #36	; 0x24
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	58000400 	.word	0x58000400

08005e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	460b      	mov	r3, r1
 8005e7a:	807b      	strh	r3, [r7, #2]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e80:	787b      	ldrb	r3, [r7, #1]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e86:	887a      	ldrh	r2, [r7, #2]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005e8c:	e003      	b.n	8005e96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005e8e:	887b      	ldrh	r3, [r7, #2]
 8005e90:	041a      	lsls	r2, r3, #16
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	619a      	str	r2, [r3, #24]
}
 8005e96:	bf00      	nop
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
	...

08005ea4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005eac:	4b29      	ldr	r3, [pc, #164]	; (8005f54 <HAL_PWREx_ConfigSupply+0xb0>)
 8005eae:	68db      	ldr	r3, [r3, #12]
 8005eb0:	f003 0307 	and.w	r3, r3, #7
 8005eb4:	2b06      	cmp	r3, #6
 8005eb6:	d00a      	beq.n	8005ece <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005eb8:	4b26      	ldr	r3, [pc, #152]	; (8005f54 <HAL_PWREx_ConfigSupply+0xb0>)
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d001      	beq.n	8005eca <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e040      	b.n	8005f4c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	e03e      	b.n	8005f4c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005ece:	4b21      	ldr	r3, [pc, #132]	; (8005f54 <HAL_PWREx_ConfigSupply+0xb0>)
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005ed6:	491f      	ldr	r1, [pc, #124]	; (8005f54 <HAL_PWREx_ConfigSupply+0xb0>)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005ede:	f7fb ff11 	bl	8001d04 <HAL_GetTick>
 8005ee2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ee4:	e009      	b.n	8005efa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005ee6:	f7fb ff0d 	bl	8001d04 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ef4:	d901      	bls.n	8005efa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e028      	b.n	8005f4c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005efa:	4b16      	ldr	r3, [pc, #88]	; (8005f54 <HAL_PWREx_ConfigSupply+0xb0>)
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f06:	d1ee      	bne.n	8005ee6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b1e      	cmp	r3, #30
 8005f0c:	d008      	beq.n	8005f20 <HAL_PWREx_ConfigSupply+0x7c>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b2e      	cmp	r3, #46	; 0x2e
 8005f12:	d005      	beq.n	8005f20 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b1d      	cmp	r3, #29
 8005f18:	d002      	beq.n	8005f20 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2b2d      	cmp	r3, #45	; 0x2d
 8005f1e:	d114      	bne.n	8005f4a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005f20:	f7fb fef0 	bl	8001d04 <HAL_GetTick>
 8005f24:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005f26:	e009      	b.n	8005f3c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005f28:	f7fb feec 	bl	8001d04 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f36:	d901      	bls.n	8005f3c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e007      	b.n	8005f4c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005f3c:	4b05      	ldr	r3, [pc, #20]	; (8005f54 <HAL_PWREx_ConfigSupply+0xb0>)
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f48:	d1ee      	bne.n	8005f28 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	58024800 	.word	0x58024800

08005f58 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08c      	sub	sp, #48	; 0x30
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e3f4      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f000 80b3 	beq.w	80060de <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f78:	4b95      	ldr	r3, [pc, #596]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005f7a:	691b      	ldr	r3, [r3, #16]
 8005f7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f80:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005f82:	4b93      	ldr	r3, [pc, #588]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f86:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8a:	2b10      	cmp	r3, #16
 8005f8c:	d007      	beq.n	8005f9e <HAL_RCC_OscConfig+0x46>
 8005f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f90:	2b18      	cmp	r3, #24
 8005f92:	d112      	bne.n	8005fba <HAL_RCC_OscConfig+0x62>
 8005f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f96:	f003 0303 	and.w	r3, r3, #3
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d10d      	bne.n	8005fba <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f9e:	4b8c      	ldr	r3, [pc, #560]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f000 8098 	beq.w	80060dc <HAL_RCC_OscConfig+0x184>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f040 8093 	bne.w	80060dc <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e3cc      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fc2:	d106      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x7a>
 8005fc4:	4b82      	ldr	r3, [pc, #520]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a81      	ldr	r2, [pc, #516]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005fca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fce:	6013      	str	r3, [r2, #0]
 8005fd0:	e058      	b.n	8006084 <HAL_RCC_OscConfig+0x12c>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d112      	bne.n	8006000 <HAL_RCC_OscConfig+0xa8>
 8005fda:	4b7d      	ldr	r3, [pc, #500]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a7c      	ldr	r2, [pc, #496]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005fe0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	4b7a      	ldr	r3, [pc, #488]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a79      	ldr	r2, [pc, #484]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005fec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ff0:	6013      	str	r3, [r2, #0]
 8005ff2:	4b77      	ldr	r3, [pc, #476]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a76      	ldr	r2, [pc, #472]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8005ff8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	e041      	b.n	8006084 <HAL_RCC_OscConfig+0x12c>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006008:	d112      	bne.n	8006030 <HAL_RCC_OscConfig+0xd8>
 800600a:	4b71      	ldr	r3, [pc, #452]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a70      	ldr	r2, [pc, #448]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	4b6e      	ldr	r3, [pc, #440]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a6d      	ldr	r2, [pc, #436]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800601c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006020:	6013      	str	r3, [r2, #0]
 8006022:	4b6b      	ldr	r3, [pc, #428]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a6a      	ldr	r2, [pc, #424]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800602c:	6013      	str	r3, [r2, #0]
 800602e:	e029      	b.n	8006084 <HAL_RCC_OscConfig+0x12c>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8006038:	d112      	bne.n	8006060 <HAL_RCC_OscConfig+0x108>
 800603a:	4b65      	ldr	r3, [pc, #404]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a64      	ldr	r2, [pc, #400]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006044:	6013      	str	r3, [r2, #0]
 8006046:	4b62      	ldr	r3, [pc, #392]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a61      	ldr	r2, [pc, #388]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800604c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006050:	6013      	str	r3, [r2, #0]
 8006052:	4b5f      	ldr	r3, [pc, #380]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a5e      	ldr	r2, [pc, #376]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	e011      	b.n	8006084 <HAL_RCC_OscConfig+0x12c>
 8006060:	4b5b      	ldr	r3, [pc, #364]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a5a      	ldr	r2, [pc, #360]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006066:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800606a:	6013      	str	r3, [r2, #0]
 800606c:	4b58      	ldr	r3, [pc, #352]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a57      	ldr	r2, [pc, #348]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006072:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006076:	6013      	str	r3, [r2, #0]
 8006078:	4b55      	ldr	r3, [pc, #340]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a54      	ldr	r2, [pc, #336]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800607e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d013      	beq.n	80060b4 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800608c:	f7fb fe3a 	bl	8001d04 <HAL_GetTick>
 8006090:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006094:	f7fb fe36 	bl	8001d04 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b64      	cmp	r3, #100	; 0x64
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e356      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80060a6:	4b4a      	ldr	r3, [pc, #296]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d0f0      	beq.n	8006094 <HAL_RCC_OscConfig+0x13c>
 80060b2:	e014      	b.n	80060de <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b4:	f7fb fe26 	bl	8001d04 <HAL_GetTick>
 80060b8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80060ba:	e008      	b.n	80060ce <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80060bc:	f7fb fe22 	bl	8001d04 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	2b64      	cmp	r3, #100	; 0x64
 80060c8:	d901      	bls.n	80060ce <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e342      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80060ce:	4b40      	ldr	r3, [pc, #256]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1f0      	bne.n	80060bc <HAL_RCC_OscConfig+0x164>
 80060da:	e000      	b.n	80060de <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 808d 	beq.w	8006206 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060ec:	4b38      	ldr	r3, [pc, #224]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060f4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80060f6:	4b36      	ldr	r3, [pc, #216]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 80060f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fa:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d007      	beq.n	8006112 <HAL_RCC_OscConfig+0x1ba>
 8006102:	6a3b      	ldr	r3, [r7, #32]
 8006104:	2b18      	cmp	r3, #24
 8006106:	d137      	bne.n	8006178 <HAL_RCC_OscConfig+0x220>
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	f003 0303 	and.w	r3, r3, #3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d132      	bne.n	8006178 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006112:	4b2f      	ldr	r3, [pc, #188]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0304 	and.w	r3, r3, #4
 800611a:	2b00      	cmp	r3, #0
 800611c:	d005      	beq.n	800612a <HAL_RCC_OscConfig+0x1d2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e314      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800612a:	4b29      	ldr	r3, [pc, #164]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f023 0219 	bic.w	r2, r3, #25
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	4926      	ldr	r1, [pc, #152]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006138:	4313      	orrs	r3, r2
 800613a:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800613c:	f7fb fde2 	bl	8001d04 <HAL_GetTick>
 8006140:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006142:	e008      	b.n	8006156 <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006144:	f7fb fdde 	bl	8001d04 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	2b02      	cmp	r3, #2
 8006150:	d901      	bls.n	8006156 <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e2fe      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006156:	4b1e      	ldr	r3, [pc, #120]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0304 	and.w	r3, r3, #4
 800615e:	2b00      	cmp	r3, #0
 8006160:	d0f0      	beq.n	8006144 <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006162:	4b1b      	ldr	r3, [pc, #108]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	061b      	lsls	r3, r3, #24
 8006170:	4917      	ldr	r1, [pc, #92]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006172:	4313      	orrs	r3, r2
 8006174:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006176:	e046      	b.n	8006206 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d029      	beq.n	80061d4 <HAL_RCC_OscConfig+0x27c>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006180:	4b13      	ldr	r3, [pc, #76]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f023 0219 	bic.w	r2, r3, #25
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	4910      	ldr	r1, [pc, #64]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 800618e:	4313      	orrs	r3, r2
 8006190:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006192:	f7fb fdb7 	bl	8001d04 <HAL_GetTick>
 8006196:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006198:	e008      	b.n	80061ac <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800619a:	f7fb fdb3 	bl	8001d04 <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e2d3      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061ac:	4b08      	ldr	r3, [pc, #32]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0f0      	beq.n	800619a <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061b8:	4b05      	ldr	r3, [pc, #20]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	061b      	lsls	r3, r3, #24
 80061c6:	4902      	ldr	r1, [pc, #8]	; (80061d0 <HAL_RCC_OscConfig+0x278>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	604b      	str	r3, [r1, #4]
 80061cc:	e01b      	b.n	8006206 <HAL_RCC_OscConfig+0x2ae>
 80061ce:	bf00      	nop
 80061d0:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061d4:	4b97      	ldr	r3, [pc, #604]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a96      	ldr	r2, [pc, #600]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80061da:	f023 0301 	bic.w	r3, r3, #1
 80061de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061e0:	f7fb fd90 	bl	8001d04 <HAL_GetTick>
 80061e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80061e6:	e008      	b.n	80061fa <HAL_RCC_OscConfig+0x2a2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061e8:	f7fb fd8c 	bl	8001d04 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d901      	bls.n	80061fa <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e2ac      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80061fa:	4b8e      	ldr	r3, [pc, #568]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0304 	and.w	r3, r3, #4
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1f0      	bne.n	80061e8 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0310 	and.w	r3, r3, #16
 800620e:	2b00      	cmp	r3, #0
 8006210:	d06a      	beq.n	80062e8 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006212:	4b88      	ldr	r3, [pc, #544]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800621a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800621c:	4b85      	ldr	r3, [pc, #532]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 800621e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006220:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	2b08      	cmp	r3, #8
 8006226:	d007      	beq.n	8006238 <HAL_RCC_OscConfig+0x2e0>
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	2b18      	cmp	r3, #24
 800622c:	d11b      	bne.n	8006266 <HAL_RCC_OscConfig+0x30e>
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f003 0303 	and.w	r3, r3, #3
 8006234:	2b01      	cmp	r3, #1
 8006236:	d116      	bne.n	8006266 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006238:	4b7e      	ldr	r3, [pc, #504]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006240:	2b00      	cmp	r3, #0
 8006242:	d005      	beq.n	8006250 <HAL_RCC_OscConfig+0x2f8>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	2b80      	cmp	r3, #128	; 0x80
 800624a:	d001      	beq.n	8006250 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e281      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006250:	4b78      	ldr	r3, [pc, #480]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	061b      	lsls	r3, r3, #24
 800625e:	4975      	ldr	r1, [pc, #468]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006260:	4313      	orrs	r3, r2
 8006262:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006264:	e040      	b.n	80062e8 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	69db      	ldr	r3, [r3, #28]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d023      	beq.n	80062b6 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800626e:	4b71      	ldr	r3, [pc, #452]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a70      	ldr	r2, [pc, #448]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006278:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800627a:	f7fb fd43 	bl	8001d04 <HAL_GetTick>
 800627e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006280:	e008      	b.n	8006294 <HAL_RCC_OscConfig+0x33c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006282:	f7fb fd3f 	bl	8001d04 <HAL_GetTick>
 8006286:	4602      	mov	r2, r0
 8006288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	2b02      	cmp	r3, #2
 800628e:	d901      	bls.n	8006294 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e25f      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006294:	4b67      	ldr	r3, [pc, #412]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0f0      	beq.n	8006282 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80062a0:	4b64      	ldr	r3, [pc, #400]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	061b      	lsls	r3, r3, #24
 80062ae:	4961      	ldr	r1, [pc, #388]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80062b0:	4313      	orrs	r3, r2
 80062b2:	60cb      	str	r3, [r1, #12]
 80062b4:	e018      	b.n	80062e8 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80062b6:	4b5f      	ldr	r3, [pc, #380]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a5e      	ldr	r2, [pc, #376]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80062bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c2:	f7fb fd1f 	bl	8001d04 <HAL_GetTick>
 80062c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80062c8:	e008      	b.n	80062dc <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80062ca:	f7fb fd1b 	bl	8001d04 <HAL_GetTick>
 80062ce:	4602      	mov	r2, r0
 80062d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	d901      	bls.n	80062dc <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e23b      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80062dc:	4b55      	ldr	r3, [pc, #340]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1f0      	bne.n	80062ca <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0308 	and.w	r3, r3, #8
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d036      	beq.n	8006362 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d019      	beq.n	8006330 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062fc:	4b4d      	ldr	r3, [pc, #308]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80062fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006300:	4a4c      	ldr	r2, [pc, #304]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006302:	f043 0301 	orr.w	r3, r3, #1
 8006306:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006308:	f7fb fcfc 	bl	8001d04 <HAL_GetTick>
 800630c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800630e:	e008      	b.n	8006322 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006310:	f7fb fcf8 	bl	8001d04 <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e218      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006322:	4b44      	ldr	r3, [pc, #272]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006324:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d0f0      	beq.n	8006310 <HAL_RCC_OscConfig+0x3b8>
 800632e:	e018      	b.n	8006362 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006330:	4b40      	ldr	r3, [pc, #256]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006334:	4a3f      	ldr	r2, [pc, #252]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006336:	f023 0301 	bic.w	r3, r3, #1
 800633a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800633c:	f7fb fce2 	bl	8001d04 <HAL_GetTick>
 8006340:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006342:	e008      	b.n	8006356 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006344:	f7fb fcde 	bl	8001d04 <HAL_GetTick>
 8006348:	4602      	mov	r2, r0
 800634a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	2b02      	cmp	r3, #2
 8006350:	d901      	bls.n	8006356 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006352:	2303      	movs	r3, #3
 8006354:	e1fe      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006356:	4b37      	ldr	r3, [pc, #220]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006358:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1f0      	bne.n	8006344 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0320 	and.w	r3, r3, #32
 800636a:	2b00      	cmp	r3, #0
 800636c:	d036      	beq.n	80063dc <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d019      	beq.n	80063aa <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006376:	4b2f      	ldr	r3, [pc, #188]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a2e      	ldr	r2, [pc, #184]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 800637c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006380:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006382:	f7fb fcbf 	bl	8001d04 <HAL_GetTick>
 8006386:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006388:	e008      	b.n	800639c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800638a:	f7fb fcbb 	bl	8001d04 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	2b02      	cmp	r3, #2
 8006396:	d901      	bls.n	800639c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e1db      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800639c:	4b25      	ldr	r3, [pc, #148]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d0f0      	beq.n	800638a <HAL_RCC_OscConfig+0x432>
 80063a8:	e018      	b.n	80063dc <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80063aa:	4b22      	ldr	r3, [pc, #136]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a21      	ldr	r2, [pc, #132]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80063b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80063b6:	f7fb fca5 	bl	8001d04 <HAL_GetTick>
 80063ba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80063bc:	e008      	b.n	80063d0 <HAL_RCC_OscConfig+0x478>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80063be:	f7fb fca1 	bl	8001d04 <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d901      	bls.n	80063d0 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e1c1      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80063d0:	4b18      	ldr	r3, [pc, #96]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1f0      	bne.n	80063be <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0304 	and.w	r3, r3, #4
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 80af 	beq.w	8006548 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80063ea:	4b13      	ldr	r3, [pc, #76]	; (8006438 <HAL_RCC_OscConfig+0x4e0>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a12      	ldr	r2, [pc, #72]	; (8006438 <HAL_RCC_OscConfig+0x4e0>)
 80063f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80063f6:	f7fb fc85 	bl	8001d04 <HAL_GetTick>
 80063fa:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063fc:	e008      	b.n	8006410 <HAL_RCC_OscConfig+0x4b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063fe:	f7fb fc81 	bl	8001d04 <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b64      	cmp	r3, #100	; 0x64
 800640a:	d901      	bls.n	8006410 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e1a1      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006410:	4b09      	ldr	r3, [pc, #36]	; (8006438 <HAL_RCC_OscConfig+0x4e0>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0f0      	beq.n	80063fe <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d10b      	bne.n	800643c <HAL_RCC_OscConfig+0x4e4>
 8006424:	4b03      	ldr	r3, [pc, #12]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 8006426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006428:	4a02      	ldr	r2, [pc, #8]	; (8006434 <HAL_RCC_OscConfig+0x4dc>)
 800642a:	f043 0301 	orr.w	r3, r3, #1
 800642e:	6713      	str	r3, [r2, #112]	; 0x70
 8006430:	e05b      	b.n	80064ea <HAL_RCC_OscConfig+0x592>
 8006432:	bf00      	nop
 8006434:	58024400 	.word	0x58024400
 8006438:	58024800 	.word	0x58024800
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d112      	bne.n	800646a <HAL_RCC_OscConfig+0x512>
 8006444:	4b9d      	ldr	r3, [pc, #628]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006448:	4a9c      	ldr	r2, [pc, #624]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800644a:	f023 0301 	bic.w	r3, r3, #1
 800644e:	6713      	str	r3, [r2, #112]	; 0x70
 8006450:	4b9a      	ldr	r3, [pc, #616]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006454:	4a99      	ldr	r2, [pc, #612]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800645a:	6713      	str	r3, [r2, #112]	; 0x70
 800645c:	4b97      	ldr	r3, [pc, #604]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006460:	4a96      	ldr	r2, [pc, #600]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006462:	f023 0304 	bic.w	r3, r3, #4
 8006466:	6713      	str	r3, [r2, #112]	; 0x70
 8006468:	e03f      	b.n	80064ea <HAL_RCC_OscConfig+0x592>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	2b05      	cmp	r3, #5
 8006470:	d112      	bne.n	8006498 <HAL_RCC_OscConfig+0x540>
 8006472:	4b92      	ldr	r3, [pc, #584]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006476:	4a91      	ldr	r2, [pc, #580]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006478:	f043 0304 	orr.w	r3, r3, #4
 800647c:	6713      	str	r3, [r2, #112]	; 0x70
 800647e:	4b8f      	ldr	r3, [pc, #572]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006482:	4a8e      	ldr	r2, [pc, #568]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006484:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006488:	6713      	str	r3, [r2, #112]	; 0x70
 800648a:	4b8c      	ldr	r3, [pc, #560]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800648c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800648e:	4a8b      	ldr	r2, [pc, #556]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006490:	f043 0301 	orr.w	r3, r3, #1
 8006494:	6713      	str	r3, [r2, #112]	; 0x70
 8006496:	e028      	b.n	80064ea <HAL_RCC_OscConfig+0x592>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	2b85      	cmp	r3, #133	; 0x85
 800649e:	d112      	bne.n	80064c6 <HAL_RCC_OscConfig+0x56e>
 80064a0:	4b86      	ldr	r3, [pc, #536]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064a4:	4a85      	ldr	r2, [pc, #532]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064a6:	f043 0304 	orr.w	r3, r3, #4
 80064aa:	6713      	str	r3, [r2, #112]	; 0x70
 80064ac:	4b83      	ldr	r3, [pc, #524]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b0:	4a82      	ldr	r2, [pc, #520]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064b6:	6713      	str	r3, [r2, #112]	; 0x70
 80064b8:	4b80      	ldr	r3, [pc, #512]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064bc:	4a7f      	ldr	r2, [pc, #508]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064be:	f043 0301 	orr.w	r3, r3, #1
 80064c2:	6713      	str	r3, [r2, #112]	; 0x70
 80064c4:	e011      	b.n	80064ea <HAL_RCC_OscConfig+0x592>
 80064c6:	4b7d      	ldr	r3, [pc, #500]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ca:	4a7c      	ldr	r2, [pc, #496]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064cc:	f023 0301 	bic.w	r3, r3, #1
 80064d0:	6713      	str	r3, [r2, #112]	; 0x70
 80064d2:	4b7a      	ldr	r3, [pc, #488]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064d6:	4a79      	ldr	r2, [pc, #484]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064d8:	f023 0304 	bic.w	r3, r3, #4
 80064dc:	6713      	str	r3, [r2, #112]	; 0x70
 80064de:	4b77      	ldr	r3, [pc, #476]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e2:	4a76      	ldr	r2, [pc, #472]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80064e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d015      	beq.n	800651e <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f2:	f7fb fc07 	bl	8001d04 <HAL_GetTick>
 80064f6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80064f8:	e00a      	b.n	8006510 <HAL_RCC_OscConfig+0x5b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064fa:	f7fb fc03 	bl	8001d04 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	f241 3288 	movw	r2, #5000	; 0x1388
 8006508:	4293      	cmp	r3, r2
 800650a:	d901      	bls.n	8006510 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e121      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006510:	4b6a      	ldr	r3, [pc, #424]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006514:	f003 0302 	and.w	r3, r3, #2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d0ee      	beq.n	80064fa <HAL_RCC_OscConfig+0x5a2>
 800651c:	e014      	b.n	8006548 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800651e:	f7fb fbf1 	bl	8001d04 <HAL_GetTick>
 8006522:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006524:	e00a      	b.n	800653c <HAL_RCC_OscConfig+0x5e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006526:	f7fb fbed 	bl	8001d04 <HAL_GetTick>
 800652a:	4602      	mov	r2, r0
 800652c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	f241 3288 	movw	r2, #5000	; 0x1388
 8006534:	4293      	cmp	r3, r2
 8006536:	d901      	bls.n	800653c <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e10b      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800653c:	4b5f      	ldr	r3, [pc, #380]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800653e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006540:	f003 0302 	and.w	r3, r3, #2
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1ee      	bne.n	8006526 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654c:	2b00      	cmp	r3, #0
 800654e:	f000 8100 	beq.w	8006752 <HAL_RCC_OscConfig+0x7fa>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006552:	4b5a      	ldr	r3, [pc, #360]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800655a:	2b18      	cmp	r3, #24
 800655c:	f000 80bb 	beq.w	80066d6 <HAL_RCC_OscConfig+0x77e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006564:	2b02      	cmp	r3, #2
 8006566:	f040 8095 	bne.w	8006694 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800656a:	4b54      	ldr	r3, [pc, #336]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a53      	ldr	r2, [pc, #332]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006570:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006574:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006576:	f7fb fbc5 	bl	8001d04 <HAL_GetTick>
 800657a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800657c:	e008      	b.n	8006590 <HAL_RCC_OscConfig+0x638>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800657e:	f7fb fbc1 	bl	8001d04 <HAL_GetTick>
 8006582:	4602      	mov	r2, r0
 8006584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006586:	1ad3      	subs	r3, r2, r3
 8006588:	2b02      	cmp	r3, #2
 800658a:	d901      	bls.n	8006590 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 800658c:	2303      	movs	r3, #3
 800658e:	e0e1      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006590:	4b4a      	ldr	r3, [pc, #296]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1f0      	bne.n	800657e <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800659c:	4b47      	ldr	r3, [pc, #284]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800659e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065a0:	4b47      	ldr	r3, [pc, #284]	; (80066c0 <HAL_RCC_OscConfig+0x768>)
 80065a2:	4013      	ands	r3, r2
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80065ac:	0112      	lsls	r2, r2, #4
 80065ae:	430a      	orrs	r2, r1
 80065b0:	4942      	ldr	r1, [pc, #264]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80065b2:	4313      	orrs	r3, r2
 80065b4:	628b      	str	r3, [r1, #40]	; 0x28
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ba:	3b01      	subs	r3, #1
 80065bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c4:	3b01      	subs	r3, #1
 80065c6:	025b      	lsls	r3, r3, #9
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	431a      	orrs	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d0:	3b01      	subs	r3, #1
 80065d2:	041b      	lsls	r3, r3, #16
 80065d4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80065d8:	431a      	orrs	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065de:	3b01      	subs	r3, #1
 80065e0:	061b      	lsls	r3, r3, #24
 80065e2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80065e6:	4935      	ldr	r1, [pc, #212]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80065ec:	4b33      	ldr	r3, [pc, #204]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80065ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f0:	4a32      	ldr	r2, [pc, #200]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80065f2:	f023 0301 	bic.w	r3, r3, #1
 80065f6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80065f8:	4b30      	ldr	r3, [pc, #192]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 80065fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065fc:	4b31      	ldr	r3, [pc, #196]	; (80066c4 <HAL_RCC_OscConfig+0x76c>)
 80065fe:	4013      	ands	r3, r2
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006604:	00d2      	lsls	r2, r2, #3
 8006606:	492d      	ldr	r1, [pc, #180]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006608:	4313      	orrs	r3, r2
 800660a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800660c:	4b2b      	ldr	r3, [pc, #172]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800660e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006610:	f023 020c 	bic.w	r2, r3, #12
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006618:	4928      	ldr	r1, [pc, #160]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800661a:	4313      	orrs	r3, r2
 800661c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800661e:	4b27      	ldr	r3, [pc, #156]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006622:	f023 0202 	bic.w	r2, r3, #2
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800662a:	4924      	ldr	r1, [pc, #144]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800662c:	4313      	orrs	r3, r2
 800662e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006630:	4b22      	ldr	r3, [pc, #136]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006634:	4a21      	ldr	r2, [pc, #132]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800663a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800663c:	4b1f      	ldr	r3, [pc, #124]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800663e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006640:	4a1e      	ldr	r2, [pc, #120]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006646:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006648:	4b1c      	ldr	r3, [pc, #112]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800664a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664c:	4a1b      	ldr	r2, [pc, #108]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800664e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006652:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006654:	4b19      	ldr	r3, [pc, #100]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006658:	4a18      	ldr	r2, [pc, #96]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800665a:	f043 0301 	orr.w	r3, r3, #1
 800665e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006660:	4b16      	ldr	r3, [pc, #88]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a15      	ldr	r2, [pc, #84]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800666a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666c:	f7fb fb4a 	bl	8001d04 <HAL_GetTick>
 8006670:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x72e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006674:	f7fb fb46 	bl	8001d04 <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e066      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006686:	4b0d      	ldr	r3, [pc, #52]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0f0      	beq.n	8006674 <HAL_RCC_OscConfig+0x71c>
 8006692:	e05e      	b.n	8006752 <HAL_RCC_OscConfig+0x7fa>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006694:	4b09      	ldr	r3, [pc, #36]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a08      	ldr	r2, [pc, #32]	; (80066bc <HAL_RCC_OscConfig+0x764>)
 800669a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800669e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a0:	f7fb fb30 	bl	8001d04 <HAL_GetTick>
 80066a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80066a6:	e00f      	b.n	80066c8 <HAL_RCC_OscConfig+0x770>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066a8:	f7fb fb2c 	bl	8001d04 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d908      	bls.n	80066c8 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e04c      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
 80066ba:	bf00      	nop
 80066bc:	58024400 	.word	0x58024400
 80066c0:	fffffc0c 	.word	0xfffffc0c
 80066c4:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80066c8:	4b24      	ldr	r3, [pc, #144]	; (800675c <HAL_RCC_OscConfig+0x804>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1e9      	bne.n	80066a8 <HAL_RCC_OscConfig+0x750>
 80066d4:	e03d      	b.n	8006752 <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80066d6:	4b21      	ldr	r3, [pc, #132]	; (800675c <HAL_RCC_OscConfig+0x804>)
 80066d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066da:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80066dc:	4b1f      	ldr	r3, [pc, #124]	; (800675c <HAL_RCC_OscConfig+0x804>)
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e0:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d031      	beq.n	800674e <HAL_RCC_OscConfig+0x7f6>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	f003 0203 	and.w	r2, r3, #3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d12a      	bne.n	800674e <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	091b      	lsrs	r3, r3, #4
 80066fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006704:	429a      	cmp	r2, r3
 8006706:	d122      	bne.n	800674e <HAL_RCC_OscConfig+0x7f6>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006712:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006714:	429a      	cmp	r2, r3
 8006716:	d11a      	bne.n	800674e <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	0a5b      	lsrs	r3, r3, #9
 800671c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006724:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006726:	429a      	cmp	r2, r3
 8006728:	d111      	bne.n	800674e <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	0c1b      	lsrs	r3, r3, #16
 800672e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006736:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006738:	429a      	cmp	r2, r3
 800673a:	d108      	bne.n	800674e <HAL_RCC_OscConfig+0x7f6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	0e1b      	lsrs	r3, r3, #24
 8006740:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006748:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800674a:	429a      	cmp	r2, r3
 800674c:	d001      	beq.n	8006752 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e000      	b.n	8006754 <HAL_RCC_OscConfig+0x7fc>
      }
    }
  }
  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3730      	adds	r7, #48	; 0x30
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	58024400 	.word	0x58024400

08006760 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d101      	bne.n	8006774 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e19c      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006774:	4b8a      	ldr	r3, [pc, #552]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 030f 	and.w	r3, r3, #15
 800677c:	683a      	ldr	r2, [r7, #0]
 800677e:	429a      	cmp	r2, r3
 8006780:	d910      	bls.n	80067a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006782:	4b87      	ldr	r3, [pc, #540]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f023 020f 	bic.w	r2, r3, #15
 800678a:	4985      	ldr	r1, [pc, #532]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	4313      	orrs	r3, r2
 8006790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006792:	4b83      	ldr	r3, [pc, #524]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 030f 	and.w	r3, r3, #15
 800679a:	683a      	ldr	r2, [r7, #0]
 800679c:	429a      	cmp	r2, r3
 800679e:	d001      	beq.n	80067a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e184      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0304 	and.w	r3, r3, #4
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d010      	beq.n	80067d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	691a      	ldr	r2, [r3, #16]
 80067b4:	4b7b      	ldr	r3, [pc, #492]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067bc:	429a      	cmp	r2, r3
 80067be:	d908      	bls.n	80067d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80067c0:	4b78      	ldr	r3, [pc, #480]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	4975      	ldr	r1, [pc, #468]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80067ce:	4313      	orrs	r3, r2
 80067d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 0308 	and.w	r3, r3, #8
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d010      	beq.n	8006800 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	695a      	ldr	r2, [r3, #20]
 80067e2:	4b70      	ldr	r3, [pc, #448]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d908      	bls.n	8006800 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80067ee:	4b6d      	ldr	r3, [pc, #436]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	496a      	ldr	r1, [pc, #424]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0310 	and.w	r3, r3, #16
 8006808:	2b00      	cmp	r3, #0
 800680a:	d010      	beq.n	800682e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	699a      	ldr	r2, [r3, #24]
 8006810:	4b64      	ldr	r3, [pc, #400]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006812:	69db      	ldr	r3, [r3, #28]
 8006814:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006818:	429a      	cmp	r2, r3
 800681a:	d908      	bls.n	800682e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800681c:	4b61      	ldr	r3, [pc, #388]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800681e:	69db      	ldr	r3, [r3, #28]
 8006820:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	699b      	ldr	r3, [r3, #24]
 8006828:	495e      	ldr	r1, [pc, #376]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800682a:	4313      	orrs	r3, r2
 800682c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0320 	and.w	r3, r3, #32
 8006836:	2b00      	cmp	r3, #0
 8006838:	d010      	beq.n	800685c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	69da      	ldr	r2, [r3, #28]
 800683e:	4b59      	ldr	r3, [pc, #356]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006846:	429a      	cmp	r2, r3
 8006848:	d908      	bls.n	800685c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800684a:	4b56      	ldr	r3, [pc, #344]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800684c:	6a1b      	ldr	r3, [r3, #32]
 800684e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	69db      	ldr	r3, [r3, #28]
 8006856:	4953      	ldr	r1, [pc, #332]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006858:	4313      	orrs	r3, r2
 800685a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	2b00      	cmp	r3, #0
 8006866:	d010      	beq.n	800688a <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	68da      	ldr	r2, [r3, #12]
 800686c:	4b4d      	ldr	r3, [pc, #308]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	f003 030f 	and.w	r3, r3, #15
 8006874:	429a      	cmp	r2, r3
 8006876:	d908      	bls.n	800688a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006878:	4b4a      	ldr	r3, [pc, #296]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800687a:	699b      	ldr	r3, [r3, #24]
 800687c:	f023 020f 	bic.w	r2, r3, #15
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	4947      	ldr	r1, [pc, #284]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006886:	4313      	orrs	r3, r2
 8006888:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	2b00      	cmp	r3, #0
 8006894:	d055      	beq.n	8006942 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006896:	4b43      	ldr	r3, [pc, #268]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	4940      	ldr	r1, [pc, #256]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80068a4:	4313      	orrs	r3, r2
 80068a6:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d107      	bne.n	80068c0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068b0:	4b3c      	ldr	r3, [pc, #240]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d121      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e0f6      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	2b03      	cmp	r3, #3
 80068c6:	d107      	bne.n	80068d8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068c8:	4b36      	ldr	r3, [pc, #216]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d115      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e0ea      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d107      	bne.n	80068f0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80068e0:	4b30      	ldr	r3, [pc, #192]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d109      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e0de      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068f0:	4b2c      	ldr	r3, [pc, #176]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0304 	and.w	r3, r3, #4
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e0d6      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006900:	4b28      	ldr	r3, [pc, #160]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	f023 0207 	bic.w	r2, r3, #7
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	4925      	ldr	r1, [pc, #148]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800690e:	4313      	orrs	r3, r2
 8006910:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006912:	f7fb f9f7 	bl	8001d04 <HAL_GetTick>
 8006916:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006918:	e00a      	b.n	8006930 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800691a:	f7fb f9f3 	bl	8001d04 <HAL_GetTick>
 800691e:	4602      	mov	r2, r0
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	1ad3      	subs	r3, r2, r3
 8006924:	f241 3288 	movw	r2, #5000	; 0x1388
 8006928:	4293      	cmp	r3, r2
 800692a:	d901      	bls.n	8006930 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e0be      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006930:	4b1c      	ldr	r3, [pc, #112]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	00db      	lsls	r3, r3, #3
 800693e:	429a      	cmp	r2, r3
 8006940:	d1eb      	bne.n	800691a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d010      	beq.n	8006970 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68da      	ldr	r2, [r3, #12]
 8006952:	4b14      	ldr	r3, [pc, #80]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	f003 030f 	and.w	r3, r3, #15
 800695a:	429a      	cmp	r2, r3
 800695c:	d208      	bcs.n	8006970 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800695e:	4b11      	ldr	r3, [pc, #68]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	f023 020f 	bic.w	r2, r3, #15
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	490e      	ldr	r1, [pc, #56]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800696c:	4313      	orrs	r3, r2
 800696e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006970:	4b0b      	ldr	r3, [pc, #44]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 030f 	and.w	r3, r3, #15
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	429a      	cmp	r2, r3
 800697c:	d214      	bcs.n	80069a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800697e:	4b08      	ldr	r3, [pc, #32]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f023 020f 	bic.w	r2, r3, #15
 8006986:	4906      	ldr	r1, [pc, #24]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	4313      	orrs	r3, r2
 800698c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800698e:	4b04      	ldr	r3, [pc, #16]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	429a      	cmp	r2, r3
 800699a:	d005      	beq.n	80069a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e086      	b.n	8006aae <HAL_RCC_ClockConfig+0x34e>
 80069a0:	52002000 	.word	0x52002000
 80069a4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0304 	and.w	r3, r3, #4
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d010      	beq.n	80069d6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	691a      	ldr	r2, [r3, #16]
 80069b8:	4b3f      	ldr	r3, [pc, #252]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 80069ba:	699b      	ldr	r3, [r3, #24]
 80069bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d208      	bcs.n	80069d6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80069c4:	4b3c      	ldr	r3, [pc, #240]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	4939      	ldr	r1, [pc, #228]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0308 	and.w	r3, r3, #8
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d010      	beq.n	8006a04 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	695a      	ldr	r2, [r3, #20]
 80069e6:	4b34      	ldr	r3, [pc, #208]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 80069e8:	69db      	ldr	r3, [r3, #28]
 80069ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d208      	bcs.n	8006a04 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80069f2:	4b31      	ldr	r3, [pc, #196]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 80069f4:	69db      	ldr	r3, [r3, #28]
 80069f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	695b      	ldr	r3, [r3, #20]
 80069fe:	492e      	ldr	r1, [pc, #184]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a00:	4313      	orrs	r3, r2
 8006a02:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0310 	and.w	r3, r3, #16
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d010      	beq.n	8006a32 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	699a      	ldr	r2, [r3, #24]
 8006a14:	4b28      	ldr	r3, [pc, #160]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a16:	69db      	ldr	r3, [r3, #28]
 8006a18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d208      	bcs.n	8006a32 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006a20:	4b25      	ldr	r3, [pc, #148]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	4922      	ldr	r1, [pc, #136]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d010      	beq.n	8006a60 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	69da      	ldr	r2, [r3, #28]
 8006a42:	4b1d      	ldr	r3, [pc, #116]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d208      	bcs.n	8006a60 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006a4e:	4b1a      	ldr	r3, [pc, #104]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	4917      	ldr	r1, [pc, #92]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8006a60:	f000 f834 	bl	8006acc <HAL_RCC_GetSysClockFreq>
 8006a64:	4602      	mov	r2, r0
 8006a66:	4b14      	ldr	r3, [pc, #80]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	0a1b      	lsrs	r3, r3, #8
 8006a6c:	f003 030f 	and.w	r3, r3, #15
 8006a70:	4912      	ldr	r1, [pc, #72]	; (8006abc <HAL_RCC_ClockConfig+0x35c>)
 8006a72:	5ccb      	ldrb	r3, [r1, r3]
 8006a74:	f003 031f 	and.w	r3, r3, #31
 8006a78:	fa22 f303 	lsr.w	r3, r2, r3
 8006a7c:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8006a7e:	4b0e      	ldr	r3, [pc, #56]	; (8006ab8 <HAL_RCC_ClockConfig+0x358>)
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	f003 030f 	and.w	r3, r3, #15
 8006a86:	4a0d      	ldr	r2, [pc, #52]	; (8006abc <HAL_RCC_ClockConfig+0x35c>)
 8006a88:	5cd3      	ldrb	r3, [r2, r3]
 8006a8a:	f003 031f 	and.w	r3, r3, #31
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	fa22 f303 	lsr.w	r3, r2, r3
 8006a94:	4a0a      	ldr	r2, [pc, #40]	; (8006ac0 <HAL_RCC_ClockConfig+0x360>)
 8006a96:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006a98:	4a0a      	ldr	r2, [pc, #40]	; (8006ac4 <HAL_RCC_ClockConfig+0x364>)
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006a9e:	4b0a      	ldr	r3, [pc, #40]	; (8006ac8 <HAL_RCC_ClockConfig+0x368>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f7fb f8e4 	bl	8001c70 <HAL_InitTick>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3718      	adds	r7, #24
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	58024400 	.word	0x58024400
 8006abc:	0800ad78 	.word	0x0800ad78
 8006ac0:	24000004 	.word	0x24000004
 8006ac4:	24000000 	.word	0x24000000
 8006ac8:	24000008 	.word	0x24000008

08006acc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b089      	sub	sp, #36	; 0x24
 8006ad0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ad2:	4bb3      	ldr	r3, [pc, #716]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ada:	2b18      	cmp	r3, #24
 8006adc:	f200 8155 	bhi.w	8006d8a <HAL_RCC_GetSysClockFreq+0x2be>
 8006ae0:	a201      	add	r2, pc, #4	; (adr r2, 8006ae8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae6:	bf00      	nop
 8006ae8:	08006b4d 	.word	0x08006b4d
 8006aec:	08006d8b 	.word	0x08006d8b
 8006af0:	08006d8b 	.word	0x08006d8b
 8006af4:	08006d8b 	.word	0x08006d8b
 8006af8:	08006d8b 	.word	0x08006d8b
 8006afc:	08006d8b 	.word	0x08006d8b
 8006b00:	08006d8b 	.word	0x08006d8b
 8006b04:	08006d8b 	.word	0x08006d8b
 8006b08:	08006b73 	.word	0x08006b73
 8006b0c:	08006d8b 	.word	0x08006d8b
 8006b10:	08006d8b 	.word	0x08006d8b
 8006b14:	08006d8b 	.word	0x08006d8b
 8006b18:	08006d8b 	.word	0x08006d8b
 8006b1c:	08006d8b 	.word	0x08006d8b
 8006b20:	08006d8b 	.word	0x08006d8b
 8006b24:	08006d8b 	.word	0x08006d8b
 8006b28:	08006b79 	.word	0x08006b79
 8006b2c:	08006d8b 	.word	0x08006d8b
 8006b30:	08006d8b 	.word	0x08006d8b
 8006b34:	08006d8b 	.word	0x08006d8b
 8006b38:	08006d8b 	.word	0x08006d8b
 8006b3c:	08006d8b 	.word	0x08006d8b
 8006b40:	08006d8b 	.word	0x08006d8b
 8006b44:	08006d8b 	.word	0x08006d8b
 8006b48:	08006b7f 	.word	0x08006b7f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b4c:	4b94      	ldr	r3, [pc, #592]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0320 	and.w	r3, r3, #32
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d009      	beq.n	8006b6c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006b58:	4b91      	ldr	r3, [pc, #580]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	08db      	lsrs	r3, r3, #3
 8006b5e:	f003 0303 	and.w	r3, r3, #3
 8006b62:	4a90      	ldr	r2, [pc, #576]	; (8006da4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006b64:	fa22 f303 	lsr.w	r3, r2, r3
 8006b68:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006b6a:	e111      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006b6c:	4b8d      	ldr	r3, [pc, #564]	; (8006da4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006b6e:	61bb      	str	r3, [r7, #24]
    break;
 8006b70:	e10e      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006b72:	4b8d      	ldr	r3, [pc, #564]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006b74:	61bb      	str	r3, [r7, #24]
    break;
 8006b76:	e10b      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006b78:	4b8c      	ldr	r3, [pc, #560]	; (8006dac <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006b7a:	61bb      	str	r3, [r7, #24]
    break;
 8006b7c:	e108      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006b7e:	4b88      	ldr	r3, [pc, #544]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b82:	f003 0303 	and.w	r3, r3, #3
 8006b86:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006b88:	4b85      	ldr	r3, [pc, #532]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b8c:	091b      	lsrs	r3, r3, #4
 8006b8e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b92:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006b94:	4b82      	ldr	r3, [pc, #520]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b98:	f003 0301 	and.w	r3, r3, #1
 8006b9c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006b9e:	4b80      	ldr	r3, [pc, #512]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ba2:	08db      	lsrs	r3, r3, #3
 8006ba4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ba8:	68fa      	ldr	r2, [r7, #12]
 8006baa:	fb02 f303 	mul.w	r3, r2, r3
 8006bae:	ee07 3a90 	vmov	s15, r3
 8006bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bb6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f000 80e1 	beq.w	8006d84 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	f000 8083 	beq.w	8006cd0 <HAL_RCC_GetSysClockFreq+0x204>
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	f200 80a1 	bhi.w	8006d14 <HAL_RCC_GetSysClockFreq+0x248>
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d003      	beq.n	8006be0 <HAL_RCC_GetSysClockFreq+0x114>
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d056      	beq.n	8006c8c <HAL_RCC_GetSysClockFreq+0x1c0>
 8006bde:	e099      	b.n	8006d14 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006be0:	4b6f      	ldr	r3, [pc, #444]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0320 	and.w	r3, r3, #32
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d02d      	beq.n	8006c48 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006bec:	4b6c      	ldr	r3, [pc, #432]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	08db      	lsrs	r3, r3, #3
 8006bf2:	f003 0303 	and.w	r3, r3, #3
 8006bf6:	4a6b      	ldr	r2, [pc, #428]	; (8006da4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	ee07 3a90 	vmov	s15, r3
 8006c04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	ee07 3a90 	vmov	s15, r3
 8006c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c16:	4b62      	ldr	r3, [pc, #392]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c1e:	ee07 3a90 	vmov	s15, r3
 8006c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c26:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c2a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006db0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006c2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006c46:	e087      	b.n	8006d58 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	ee07 3a90 	vmov	s15, r3
 8006c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c52:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006db4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006c56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c5a:	4b51      	ldr	r3, [pc, #324]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c62:	ee07 3a90 	vmov	s15, r3
 8006c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c6e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006db0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006c72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c8a:	e065      	b.n	8006d58 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	ee07 3a90 	vmov	s15, r3
 8006c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c96:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006db8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006c9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c9e:	4b40      	ldr	r3, [pc, #256]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ca6:	ee07 3a90 	vmov	s15, r3
 8006caa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cae:	ed97 6a02 	vldr	s12, [r7, #8]
 8006cb2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006db0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006cb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006cc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cce:	e043      	b.n	8006d58 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	ee07 3a90 	vmov	s15, r3
 8006cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cda:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006dbc <HAL_RCC_GetSysClockFreq+0x2f0>
 8006cde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ce2:	4b2f      	ldr	r3, [pc, #188]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cea:	ee07 3a90 	vmov	s15, r3
 8006cee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cf2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006cf6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006db0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006cfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d12:	e021      	b.n	8006d58 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	ee07 3a90 	vmov	s15, r3
 8006d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d1e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006db8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d26:	4b1e      	ldr	r3, [pc, #120]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d2e:	ee07 3a90 	vmov	s15, r3
 8006d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d36:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d3a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006db0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d56:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006d58:	4b11      	ldr	r3, [pc, #68]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d5c:	0a5b      	lsrs	r3, r3, #9
 8006d5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d62:	3301      	adds	r3, #1
 8006d64:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	ee07 3a90 	vmov	s15, r3
 8006d6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006d70:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d7c:	ee17 3a90 	vmov	r3, s15
 8006d80:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006d82:	e005      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006d84:	2300      	movs	r3, #0
 8006d86:	61bb      	str	r3, [r7, #24]
    break;
 8006d88:	e002      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8006d8a:	4b07      	ldr	r3, [pc, #28]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006d8c:	61bb      	str	r3, [r7, #24]
    break;
 8006d8e:	bf00      	nop
  }

  return sysclockfreq;
 8006d90:	69bb      	ldr	r3, [r7, #24]
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3724      	adds	r7, #36	; 0x24
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	58024400 	.word	0x58024400
 8006da4:	03d09000 	.word	0x03d09000
 8006da8:	003d0900 	.word	0x003d0900
 8006dac:	007a1200 	.word	0x007a1200
 8006db0:	46000000 	.word	0x46000000
 8006db4:	4c742400 	.word	0x4c742400
 8006db8:	4a742400 	.word	0x4a742400
 8006dbc:	4af42400 	.word	0x4af42400

08006dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8006dc6:	f7ff fe81 	bl	8006acc <HAL_RCC_GetSysClockFreq>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	4b10      	ldr	r3, [pc, #64]	; (8006e10 <HAL_RCC_GetHCLKFreq+0x50>)
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	0a1b      	lsrs	r3, r3, #8
 8006dd2:	f003 030f 	and.w	r3, r3, #15
 8006dd6:	490f      	ldr	r1, [pc, #60]	; (8006e14 <HAL_RCC_GetHCLKFreq+0x54>)
 8006dd8:	5ccb      	ldrb	r3, [r1, r3]
 8006dda:	f003 031f 	and.w	r3, r3, #31
 8006dde:	fa22 f303 	lsr.w	r3, r2, r3
 8006de2:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8006de4:	4b0a      	ldr	r3, [pc, #40]	; (8006e10 <HAL_RCC_GetHCLKFreq+0x50>)
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	f003 030f 	and.w	r3, r3, #15
 8006dec:	4a09      	ldr	r2, [pc, #36]	; (8006e14 <HAL_RCC_GetHCLKFreq+0x54>)
 8006dee:	5cd3      	ldrb	r3, [r2, r3]
 8006df0:	f003 031f 	and.w	r3, r3, #31
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	fa22 f303 	lsr.w	r3, r2, r3
 8006dfa:	4a07      	ldr	r2, [pc, #28]	; (8006e18 <HAL_RCC_GetHCLKFreq+0x58>)
 8006dfc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006dfe:	4a07      	ldr	r2, [pc, #28]	; (8006e1c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006e04:	4b04      	ldr	r3, [pc, #16]	; (8006e18 <HAL_RCC_GetHCLKFreq+0x58>)
 8006e06:	681b      	ldr	r3, [r3, #0]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3708      	adds	r7, #8
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	58024400 	.word	0x58024400
 8006e14:	0800ad78 	.word	0x0800ad78
 8006e18:	24000004 	.word	0x24000004
 8006e1c:	24000000 	.word	0x24000000

08006e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8006e24:	f7ff ffcc 	bl	8006dc0 <HAL_RCC_GetHCLKFreq>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	4b06      	ldr	r3, [pc, #24]	; (8006e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	091b      	lsrs	r3, r3, #4
 8006e30:	f003 0307 	and.w	r3, r3, #7
 8006e34:	4904      	ldr	r1, [pc, #16]	; (8006e48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e36:	5ccb      	ldrb	r3, [r1, r3]
 8006e38:	f003 031f 	and.w	r3, r3, #31
 8006e3c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	58024400 	.word	0x58024400
 8006e48:	0800ad78 	.word	0x0800ad78

08006e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8006e50:	f7ff ffb6 	bl	8006dc0 <HAL_RCC_GetHCLKFreq>
 8006e54:	4602      	mov	r2, r0
 8006e56:	4b06      	ldr	r3, [pc, #24]	; (8006e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	0a1b      	lsrs	r3, r3, #8
 8006e5c:	f003 0307 	and.w	r3, r3, #7
 8006e60:	4904      	ldr	r1, [pc, #16]	; (8006e74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006e62:	5ccb      	ldrb	r3, [r1, r3]
 8006e64:	f003 031f 	and.w	r3, r3, #31
 8006e68:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	58024400 	.word	0x58024400
 8006e74:	0800ad78 	.word	0x0800ad78

08006e78 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b086      	sub	sp, #24
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e80:	2300      	movs	r3, #0
 8006e82:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e84:	2300      	movs	r3, #0
 8006e86:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d03f      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e98:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006e9c:	d02a      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006e9e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006ea2:	d824      	bhi.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006ea4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ea8:	d018      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006eaa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006eae:	d81e      	bhi.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d003      	beq.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006eb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006eb8:	d007      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006eba:	e018      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ebc:	4b9f      	ldr	r3, [pc, #636]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec0:	4a9e      	ldr	r2, [pc, #632]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006ec2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ec6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006ec8:	e015      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	2102      	movs	r1, #2
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f001 ff1b 	bl	8008d0c <RCCEx_PLL2_Config>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006eda:	e00c      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	3324      	adds	r3, #36	; 0x24
 8006ee0:	2102      	movs	r1, #2
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f001 ffc4 	bl	8008e70 <RCCEx_PLL3_Config>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006eec:	e003      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	75fb      	strb	r3, [r7, #23]
      break;
 8006ef2:	e000      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006ef4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ef6:	7dfb      	ldrb	r3, [r7, #23]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d109      	bne.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006efc:	4b8f      	ldr	r3, [pc, #572]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f08:	498c      	ldr	r1, [pc, #560]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	650b      	str	r3, [r1, #80]	; 0x50
 8006f0e:	e001      	b.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f10:	7dfb      	ldrb	r3, [r7, #23]
 8006f12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d03d      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f24:	2b04      	cmp	r3, #4
 8006f26:	d826      	bhi.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006f28:	a201      	add	r2, pc, #4	; (adr r2, 8006f30 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f2e:	bf00      	nop
 8006f30:	08006f45 	.word	0x08006f45
 8006f34:	08006f53 	.word	0x08006f53
 8006f38:	08006f65 	.word	0x08006f65
 8006f3c:	08006f7d 	.word	0x08006f7d
 8006f40:	08006f7d 	.word	0x08006f7d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f44:	4b7d      	ldr	r3, [pc, #500]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f48:	4a7c      	ldr	r2, [pc, #496]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f4e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f50:	e015      	b.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	3304      	adds	r3, #4
 8006f56:	2100      	movs	r1, #0
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f001 fed7 	bl	8008d0c <RCCEx_PLL2_Config>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f62:	e00c      	b.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	3324      	adds	r3, #36	; 0x24
 8006f68:	2100      	movs	r1, #0
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f001 ff80 	bl	8008e70 <RCCEx_PLL3_Config>
 8006f70:	4603      	mov	r3, r0
 8006f72:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f74:	e003      	b.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	75fb      	strb	r3, [r7, #23]
      break;
 8006f7a:	e000      	b.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006f7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f7e:	7dfb      	ldrb	r3, [r7, #23]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d109      	bne.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f84:	4b6d      	ldr	r3, [pc, #436]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f88:	f023 0207 	bic.w	r2, r3, #7
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f90:	496a      	ldr	r1, [pc, #424]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f92:	4313      	orrs	r3, r2
 8006f94:	650b      	str	r3, [r1, #80]	; 0x50
 8006f96:	e001      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f98:	7dfb      	ldrb	r3, [r7, #23]
 8006f9a:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d04a      	beq.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fac:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006fb0:	d031      	beq.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8006fb2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006fb6:	d82b      	bhi.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006fb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fbc:	d02d      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8006fbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fc2:	d825      	bhi.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006fc4:	2bc0      	cmp	r3, #192	; 0xc0
 8006fc6:	d02a      	beq.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006fc8:	2bc0      	cmp	r3, #192	; 0xc0
 8006fca:	d821      	bhi.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006fcc:	2b80      	cmp	r3, #128	; 0x80
 8006fce:	d016      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006fd0:	2b80      	cmp	r3, #128	; 0x80
 8006fd2:	d81d      	bhi.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d002      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006fd8:	2b40      	cmp	r3, #64	; 0x40
 8006fda:	d007      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x174>
 8006fdc:	e018      	b.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fde:	4b57      	ldr	r3, [pc, #348]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe2:	4a56      	ldr	r2, [pc, #344]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fe4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fe8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006fea:	e019      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3304      	adds	r3, #4
 8006ff0:	2100      	movs	r1, #0
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f001 fe8a 	bl	8008d0c <RCCEx_PLL2_Config>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006ffc:	e010      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	3324      	adds	r3, #36	; 0x24
 8007002:	2100      	movs	r1, #0
 8007004:	4618      	mov	r0, r3
 8007006:	f001 ff33 	bl	8008e70 <RCCEx_PLL3_Config>
 800700a:	4603      	mov	r3, r0
 800700c:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800700e:	e007      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	75fb      	strb	r3, [r7, #23]
      break;
 8007014:	e004      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8007016:	bf00      	nop
 8007018:	e002      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800701a:	bf00      	nop
 800701c:	e000      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800701e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007020:	7dfb      	ldrb	r3, [r7, #23]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d109      	bne.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8007026:	4b45      	ldr	r3, [pc, #276]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800702a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007032:	4942      	ldr	r1, [pc, #264]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007034:	4313      	orrs	r3, r2
 8007036:	650b      	str	r3, [r1, #80]	; 0x50
 8007038:	e001      	b.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800703a:	7dfb      	ldrb	r3, [r7, #23]
 800703c:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007046:	2b00      	cmp	r3, #0
 8007048:	d04f      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800704e:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8007052:	d036      	beq.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8007054:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8007058:	d830      	bhi.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x244>
 800705a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800705e:	d032      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8007060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007064:	d82a      	bhi.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x244>
 8007066:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800706a:	d02e      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x252>
 800706c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007070:	d824      	bhi.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x244>
 8007072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007076:	d018      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x232>
 8007078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800707c:	d81e      	bhi.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x244>
 800707e:	2b00      	cmp	r3, #0
 8007080:	d003      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x212>
 8007082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007086:	d007      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8007088:	e018      	b.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800708a:	4b2c      	ldr	r3, [pc, #176]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800708c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708e:	4a2b      	ldr	r2, [pc, #172]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007094:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8007096:	e019      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	3304      	adds	r3, #4
 800709c:	2100      	movs	r1, #0
 800709e:	4618      	mov	r0, r3
 80070a0:	f001 fe34 	bl	8008d0c <RCCEx_PLL2_Config>
 80070a4:	4603      	mov	r3, r0
 80070a6:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80070a8:	e010      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	3324      	adds	r3, #36	; 0x24
 80070ae:	2100      	movs	r1, #0
 80070b0:	4618      	mov	r0, r3
 80070b2:	f001 fedd 	bl	8008e70 <RCCEx_PLL3_Config>
 80070b6:	4603      	mov	r3, r0
 80070b8:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80070ba:	e007      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	75fb      	strb	r3, [r7, #23]
      break;
 80070c0:	e004      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80070c2:	bf00      	nop
 80070c4:	e002      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80070c6:	bf00      	nop
 80070c8:	e000      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80070ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070cc:	7dfb      	ldrb	r3, [r7, #23]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d109      	bne.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80070d2:	4b1a      	ldr	r3, [pc, #104]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070d6:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070de:	4917      	ldr	r1, [pc, #92]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070e0:	4313      	orrs	r3, r2
 80070e2:	650b      	str	r3, [r1, #80]	; 0x50
 80070e4:	e001      	b.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070e6:	7dfb      	ldrb	r3, [r7, #23]
 80070e8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d034      	beq.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070fa:	2b30      	cmp	r3, #48	; 0x30
 80070fc:	d01c      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80070fe:	2b30      	cmp	r3, #48	; 0x30
 8007100:	d817      	bhi.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8007102:	2b20      	cmp	r3, #32
 8007104:	d00c      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007106:	2b20      	cmp	r3, #32
 8007108:	d813      	bhi.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800710a:	2b00      	cmp	r3, #0
 800710c:	d018      	beq.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 800710e:	2b10      	cmp	r3, #16
 8007110:	d10f      	bne.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007112:	4b0a      	ldr	r3, [pc, #40]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007116:	4a09      	ldr	r2, [pc, #36]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800711c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800711e:	e010      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x2ca>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	3304      	adds	r3, #4
 8007124:	2102      	movs	r1, #2
 8007126:	4618      	mov	r0, r3
 8007128:	f001 fdf0 	bl	8008d0c <RCCEx_PLL2_Config>
 800712c:	4603      	mov	r3, r0
 800712e:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8007130:	e007      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	75fb      	strb	r3, [r7, #23]
      break;
 8007136:	e004      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      break;
 8007138:	bf00      	nop
 800713a:	e002      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800713c:	58024400 	.word	0x58024400
      break;
 8007140:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007142:	7dfb      	ldrb	r3, [r7, #23]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d109      	bne.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007148:	4b9b      	ldr	r3, [pc, #620]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800714a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800714c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007154:	4998      	ldr	r1, [pc, #608]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007156:	4313      	orrs	r3, r2
 8007158:	64cb      	str	r3, [r1, #76]	; 0x4c
 800715a:	e001      	b.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800715c:	7dfb      	ldrb	r3, [r7, #23]
 800715e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d047      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007170:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007174:	d030      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007176:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800717a:	d82a      	bhi.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800717c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007180:	d02c      	beq.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x364>
 8007182:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007186:	d824      	bhi.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007188:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800718c:	d018      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800718e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007192:	d81e      	bhi.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007194:	2b00      	cmp	r3, #0
 8007196:	d003      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8007198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800719c:	d007      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x336>
 800719e:	e018      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071a0:	4b85      	ldr	r3, [pc, #532]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80071a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a4:	4a84      	ldr	r2, [pc, #528]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80071a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80071ac:	e017      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	3304      	adds	r3, #4
 80071b2:	2100      	movs	r1, #0
 80071b4:	4618      	mov	r0, r3
 80071b6:	f001 fda9 	bl	8008d0c <RCCEx_PLL2_Config>
 80071ba:	4603      	mov	r3, r0
 80071bc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80071be:	e00e      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	3324      	adds	r3, #36	; 0x24
 80071c4:	2100      	movs	r1, #0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f001 fe52 	bl	8008e70 <RCCEx_PLL3_Config>
 80071cc:	4603      	mov	r3, r0
 80071ce:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80071d0:	e005      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	75fb      	strb	r3, [r7, #23]
      break;
 80071d6:	e002      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80071d8:	bf00      	nop
 80071da:	e000      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80071dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071de:	7dfb      	ldrb	r3, [r7, #23]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d109      	bne.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80071e4:	4b74      	ldr	r3, [pc, #464]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80071e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071e8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071f0:	4971      	ldr	r1, [pc, #452]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	650b      	str	r3, [r1, #80]	; 0x50
 80071f6:	e001      	b.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071f8:	7dfb      	ldrb	r3, [r7, #23]
 80071fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d049      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800720c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007210:	d02e      	beq.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8007212:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007216:	d828      	bhi.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8007218:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800721c:	d02a      	beq.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800721e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007222:	d822      	bhi.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8007224:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007228:	d026      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800722a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800722e:	d81c      	bhi.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8007230:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007234:	d010      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007236:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800723a:	d816      	bhi.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01d      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x404>
 8007240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007244:	d111      	bne.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	3304      	adds	r3, #4
 800724a:	2101      	movs	r1, #1
 800724c:	4618      	mov	r0, r3
 800724e:	f001 fd5d 	bl	8008d0c <RCCEx_PLL2_Config>
 8007252:	4603      	mov	r3, r0
 8007254:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007256:	e012      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	3324      	adds	r3, #36	; 0x24
 800725c:	2101      	movs	r1, #1
 800725e:	4618      	mov	r0, r3
 8007260:	f001 fe06 	bl	8008e70 <RCCEx_PLL3_Config>
 8007264:	4603      	mov	r3, r0
 8007266:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007268:	e009      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	75fb      	strb	r3, [r7, #23]
      break;
 800726e:	e006      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8007270:	bf00      	nop
 8007272:	e004      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8007274:	bf00      	nop
 8007276:	e002      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8007278:	bf00      	nop
 800727a:	e000      	b.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 800727c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800727e:	7dfb      	ldrb	r3, [r7, #23]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d109      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007284:	4b4c      	ldr	r3, [pc, #304]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007286:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007288:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007290:	4949      	ldr	r1, [pc, #292]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007292:	4313      	orrs	r3, r2
 8007294:	650b      	str	r3, [r1, #80]	; 0x50
 8007296:	e001      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007298:	7dfb      	ldrb	r3, [r7, #23]
 800729a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d053      	beq.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80072ae:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80072b2:	d034      	beq.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80072b4:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80072b8:	d82e      	bhi.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80072ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072be:	d030      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80072c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072c4:	d828      	bhi.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80072c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072ca:	d02c      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80072cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d0:	d822      	bhi.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80072d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80072d6:	d028      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80072d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80072dc:	d81c      	bhi.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80072de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072e2:	d010      	beq.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 80072e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072e8:	d816      	bhi.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d01f      	beq.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80072ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072f2:	d111      	bne.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	3304      	adds	r3, #4
 80072f8:	2101      	movs	r1, #1
 80072fa:	4618      	mov	r0, r3
 80072fc:	f001 fd06 	bl	8008d0c <RCCEx_PLL2_Config>
 8007300:	4603      	mov	r3, r0
 8007302:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007304:	e014      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	3324      	adds	r3, #36	; 0x24
 800730a:	2101      	movs	r1, #1
 800730c:	4618      	mov	r0, r3
 800730e:	f001 fdaf 	bl	8008e70 <RCCEx_PLL3_Config>
 8007312:	4603      	mov	r3, r0
 8007314:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007316:	e00b      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	75fb      	strb	r3, [r7, #23]
      break;
 800731c:	e008      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800731e:	bf00      	nop
 8007320:	e006      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8007322:	bf00      	nop
 8007324:	e004      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8007326:	bf00      	nop
 8007328:	e002      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800732a:	bf00      	nop
 800732c:	e000      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800732e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007330:	7dfb      	ldrb	r3, [r7, #23]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d10a      	bne.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007336:	4b20      	ldr	r3, [pc, #128]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800733a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007344:	491c      	ldr	r1, [pc, #112]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007346:	4313      	orrs	r3, r2
 8007348:	658b      	str	r3, [r1, #88]	; 0x58
 800734a:	e001      	b.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800734c:	7dfb      	ldrb	r3, [r7, #23]
 800734e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d031      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007360:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007364:	d00e      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8007366:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800736a:	d814      	bhi.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d015      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007370:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007374:	d10f      	bne.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007376:	4b10      	ldr	r3, [pc, #64]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800737a:	4a0f      	ldr	r2, [pc, #60]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800737c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007380:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007382:	e00c      	b.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	3304      	adds	r3, #4
 8007388:	2101      	movs	r1, #1
 800738a:	4618      	mov	r0, r3
 800738c:	f001 fcbe 	bl	8008d0c <RCCEx_PLL2_Config>
 8007390:	4603      	mov	r3, r0
 8007392:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007394:	e003      	b.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	75fb      	strb	r3, [r7, #23]
      break;
 800739a:	e000      	b.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 800739c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800739e:	7dfb      	ldrb	r3, [r7, #23]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10b      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80073a4:	4b04      	ldr	r3, [pc, #16]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80073a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073a8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073b0:	4901      	ldr	r1, [pc, #4]	; (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	650b      	str	r3, [r1, #80]	; 0x50
 80073b6:	e003      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x548>
 80073b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073bc:	7dfb      	ldrb	r3, [r7, #23]
 80073be:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d032      	beq.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073d0:	2b03      	cmp	r3, #3
 80073d2:	d81b      	bhi.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x594>
 80073d4:	a201      	add	r2, pc, #4	; (adr r2, 80073dc <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80073d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073da:	bf00      	nop
 80073dc:	08007413 	.word	0x08007413
 80073e0:	080073ed 	.word	0x080073ed
 80073e4:	080073fb 	.word	0x080073fb
 80073e8:	08007413 	.word	0x08007413
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073ec:	4bb2      	ldr	r3, [pc, #712]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80073ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f0:	4ab1      	ldr	r2, [pc, #708]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80073f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80073f8:	e00c      	b.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	3304      	adds	r3, #4
 80073fe:	2102      	movs	r1, #2
 8007400:	4618      	mov	r0, r3
 8007402:	f001 fc83 	bl	8008d0c <RCCEx_PLL2_Config>
 8007406:	4603      	mov	r3, r0
 8007408:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800740a:	e003      	b.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	75fb      	strb	r3, [r7, #23]
      break;
 8007410:	e000      	b.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8007412:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007414:	7dfb      	ldrb	r3, [r7, #23]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d109      	bne.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800741a:	4ba7      	ldr	r3, [pc, #668]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800741c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800741e:	f023 0203 	bic.w	r2, r3, #3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007426:	49a4      	ldr	r1, [pc, #656]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007428:	4313      	orrs	r3, r2
 800742a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800742c:	e001      	b.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800742e:	7dfb      	ldrb	r3, [r7, #23]
 8007430:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 8086 	beq.w	800754c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007440:	4b9e      	ldr	r3, [pc, #632]	; (80076bc <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a9d      	ldr	r2, [pc, #628]	; (80076bc <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8007446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800744a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800744c:	f7fa fc5a 	bl	8001d04 <HAL_GetTick>
 8007450:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007452:	e009      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007454:	f7fa fc56 	bl	8001d04 <HAL_GetTick>
 8007458:	4602      	mov	r2, r0
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	1ad3      	subs	r3, r2, r3
 800745e:	2b64      	cmp	r3, #100	; 0x64
 8007460:	d902      	bls.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      {
        ret = HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	75fb      	strb	r3, [r7, #23]
        break;
 8007466:	e005      	b.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007468:	4b94      	ldr	r3, [pc, #592]	; (80076bc <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007470:	2b00      	cmp	r3, #0
 8007472:	d0ef      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8007474:	7dfb      	ldrb	r3, [r7, #23]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d166      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800747a:	4b8f      	ldr	r3, [pc, #572]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800747c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007484:	4053      	eors	r3, r2
 8007486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800748a:	2b00      	cmp	r3, #0
 800748c:	d013      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x63e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800748e:	4b8a      	ldr	r3, [pc, #552]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007496:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007498:	4b87      	ldr	r3, [pc, #540]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800749a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749c:	4a86      	ldr	r2, [pc, #536]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800749e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074a2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074a4:	4b84      	ldr	r3, [pc, #528]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80074a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074a8:	4a83      	ldr	r2, [pc, #524]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80074aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074ae:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80074b0:	4a81      	ldr	r2, [pc, #516]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80074bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074c0:	d115      	bne.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c2:	f7fa fc1f 	bl	8001d04 <HAL_GetTick>
 80074c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074c8:	e00b      	b.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074ca:	f7fa fc1b 	bl	8001d04 <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80074d8:	4293      	cmp	r3, r2
 80074da:	d902      	bls.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
          {
            ret = HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	75fb      	strb	r3, [r7, #23]
            break;
 80074e0:	e005      	b.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x676>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074e2:	4b75      	ldr	r3, [pc, #468]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80074e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074e6:	f003 0302 	and.w	r3, r3, #2
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d0ed      	beq.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if(ret == HAL_OK)
 80074ee:	7dfb      	ldrb	r3, [r7, #23]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d126      	bne.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80074fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007502:	d10d      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8007504:	4b6c      	ldr	r3, [pc, #432]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007506:	691b      	ldr	r3, [r3, #16]
 8007508:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007512:	0919      	lsrs	r1, r3, #4
 8007514:	4b6a      	ldr	r3, [pc, #424]	; (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007516:	400b      	ands	r3, r1
 8007518:	4967      	ldr	r1, [pc, #412]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800751a:	4313      	orrs	r3, r2
 800751c:	610b      	str	r3, [r1, #16]
 800751e:	e005      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x6b4>
 8007520:	4b65      	ldr	r3, [pc, #404]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	4a64      	ldr	r2, [pc, #400]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007526:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800752a:	6113      	str	r3, [r2, #16]
 800752c:	4b62      	ldr	r3, [pc, #392]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800752e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007536:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800753a:	495f      	ldr	r1, [pc, #380]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800753c:	4313      	orrs	r3, r2
 800753e:	670b      	str	r3, [r1, #112]	; 0x70
 8007540:	e004      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007542:	7dfb      	ldrb	r3, [r7, #23]
 8007544:	75bb      	strb	r3, [r7, #22]
 8007546:	e001      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007548:	7dfb      	ldrb	r3, [r7, #23]
 800754a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f003 0301 	and.w	r3, r3, #1
 8007554:	2b00      	cmp	r3, #0
 8007556:	d07f      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800755e:	2b28      	cmp	r3, #40	; 0x28
 8007560:	d866      	bhi.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8007562:	a201      	add	r2, pc, #4	; (adr r2, 8007568 <HAL_RCCEx_PeriphCLKConfig+0x6f0>)
 8007564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007568:	08007637 	.word	0x08007637
 800756c:	08007631 	.word	0x08007631
 8007570:	08007631 	.word	0x08007631
 8007574:	08007631 	.word	0x08007631
 8007578:	08007631 	.word	0x08007631
 800757c:	08007631 	.word	0x08007631
 8007580:	08007631 	.word	0x08007631
 8007584:	08007631 	.word	0x08007631
 8007588:	0800760d 	.word	0x0800760d
 800758c:	08007631 	.word	0x08007631
 8007590:	08007631 	.word	0x08007631
 8007594:	08007631 	.word	0x08007631
 8007598:	08007631 	.word	0x08007631
 800759c:	08007631 	.word	0x08007631
 80075a0:	08007631 	.word	0x08007631
 80075a4:	08007631 	.word	0x08007631
 80075a8:	0800761f 	.word	0x0800761f
 80075ac:	08007631 	.word	0x08007631
 80075b0:	08007631 	.word	0x08007631
 80075b4:	08007631 	.word	0x08007631
 80075b8:	08007631 	.word	0x08007631
 80075bc:	08007631 	.word	0x08007631
 80075c0:	08007631 	.word	0x08007631
 80075c4:	08007631 	.word	0x08007631
 80075c8:	08007637 	.word	0x08007637
 80075cc:	08007631 	.word	0x08007631
 80075d0:	08007631 	.word	0x08007631
 80075d4:	08007631 	.word	0x08007631
 80075d8:	08007631 	.word	0x08007631
 80075dc:	08007631 	.word	0x08007631
 80075e0:	08007631 	.word	0x08007631
 80075e4:	08007631 	.word	0x08007631
 80075e8:	08007637 	.word	0x08007637
 80075ec:	08007631 	.word	0x08007631
 80075f0:	08007631 	.word	0x08007631
 80075f4:	08007631 	.word	0x08007631
 80075f8:	08007631 	.word	0x08007631
 80075fc:	08007631 	.word	0x08007631
 8007600:	08007631 	.word	0x08007631
 8007604:	08007631 	.word	0x08007631
 8007608:	08007637 	.word	0x08007637
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	3304      	adds	r3, #4
 8007610:	2101      	movs	r1, #1
 8007612:	4618      	mov	r0, r3
 8007614:	f001 fb7a 	bl	8008d0c <RCCEx_PLL2_Config>
 8007618:	4603      	mov	r3, r0
 800761a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800761c:	e00c      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x7c0>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	3324      	adds	r3, #36	; 0x24
 8007622:	2101      	movs	r1, #1
 8007624:	4618      	mov	r0, r3
 8007626:	f001 fc23 	bl	8008e70 <RCCEx_PLL3_Config>
 800762a:	4603      	mov	r3, r0
 800762c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800762e:	e003      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	75fb      	strb	r3, [r7, #23]
      break;
 8007634:	e000      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      break;
 8007636:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007638:	7dfb      	ldrb	r3, [r7, #23]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10a      	bne.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x7dc>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800763e:	4b1e      	ldr	r3, [pc, #120]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007642:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800764c:	491a      	ldr	r1, [pc, #104]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800764e:	4313      	orrs	r3, r2
 8007650:	654b      	str	r3, [r1, #84]	; 0x54
 8007652:	e001      	b.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007654:	7dfb      	ldrb	r3, [r7, #23]
 8007656:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 0302 	and.w	r3, r3, #2
 8007660:	2b00      	cmp	r3, #0
 8007662:	d03f      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007668:	2b05      	cmp	r3, #5
 800766a:	d821      	bhi.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x838>
 800766c:	a201      	add	r2, pc, #4	; (adr r2, 8007674 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 800766e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007672:	bf00      	nop
 8007674:	080076c5 	.word	0x080076c5
 8007678:	0800768d 	.word	0x0800768d
 800767c:	0800769f 	.word	0x0800769f
 8007680:	080076c5 	.word	0x080076c5
 8007684:	080076c5 	.word	0x080076c5
 8007688:	080076c5 	.word	0x080076c5
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	3304      	adds	r3, #4
 8007690:	2101      	movs	r1, #1
 8007692:	4618      	mov	r0, r3
 8007694:	f001 fb3a 	bl	8008d0c <RCCEx_PLL2_Config>
 8007698:	4603      	mov	r3, r0
 800769a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800769c:	e013      	b.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	3324      	adds	r3, #36	; 0x24
 80076a2:	2101      	movs	r1, #1
 80076a4:	4618      	mov	r0, r3
 80076a6:	f001 fbe3 	bl	8008e70 <RCCEx_PLL3_Config>
 80076aa:	4603      	mov	r3, r0
 80076ac:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80076ae:	e00a      	b.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	75fb      	strb	r3, [r7, #23]
      break;
 80076b4:	e007      	b.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
 80076b6:	bf00      	nop
 80076b8:	58024400 	.word	0x58024400
 80076bc:	58024800 	.word	0x58024800
 80076c0:	00ffffcf 	.word	0x00ffffcf
      break;
 80076c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076c6:	7dfb      	ldrb	r3, [r7, #23]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d109      	bne.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80076cc:	4b9f      	ldr	r3, [pc, #636]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80076ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076d0:	f023 0207 	bic.w	r2, r3, #7
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076d8:	499c      	ldr	r1, [pc, #624]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	654b      	str	r3, [r1, #84]	; 0x54
 80076de:	e001      	b.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076e0:	7dfb      	ldrb	r3, [r7, #23]
 80076e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0304 	and.w	r3, r3, #4
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d039      	beq.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80076f6:	2b05      	cmp	r3, #5
 80076f8:	d820      	bhi.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 80076fa:	a201      	add	r2, pc, #4	; (adr r2, 8007700 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 80076fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007700:	08007743 	.word	0x08007743
 8007704:	08007719 	.word	0x08007719
 8007708:	0800772b 	.word	0x0800772b
 800770c:	08007743 	.word	0x08007743
 8007710:	08007743 	.word	0x08007743
 8007714:	08007743 	.word	0x08007743
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	3304      	adds	r3, #4
 800771c:	2101      	movs	r1, #1
 800771e:	4618      	mov	r0, r3
 8007720:	f001 faf4 	bl	8008d0c <RCCEx_PLL2_Config>
 8007724:	4603      	mov	r3, r0
 8007726:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007728:	e00c      	b.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	3324      	adds	r3, #36	; 0x24
 800772e:	2101      	movs	r1, #1
 8007730:	4618      	mov	r0, r3
 8007732:	f001 fb9d 	bl	8008e70 <RCCEx_PLL3_Config>
 8007736:	4603      	mov	r3, r0
 8007738:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800773a:	e003      	b.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	75fb      	strb	r3, [r7, #23]
      break;
 8007740:	e000      	b.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 8007742:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007744:	7dfb      	ldrb	r3, [r7, #23]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d10a      	bne.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800774a:	4b80      	ldr	r3, [pc, #512]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800774c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800774e:	f023 0207 	bic.w	r2, r3, #7
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007758:	497c      	ldr	r1, [pc, #496]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800775a:	4313      	orrs	r3, r2
 800775c:	658b      	str	r3, [r1, #88]	; 0x58
 800775e:	e001      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007760:	7dfb      	ldrb	r3, [r7, #23]
 8007762:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0320 	and.w	r3, r3, #32
 800776c:	2b00      	cmp	r3, #0
 800776e:	d04b      	beq.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007776:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800777a:	d02e      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0x962>
 800777c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007780:	d828      	bhi.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8007782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007786:	d02a      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x966>
 8007788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800778c:	d822      	bhi.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800778e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007792:	d026      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8007794:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007798:	d81c      	bhi.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800779a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800779e:	d010      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 80077a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077a4:	d816      	bhi.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d01d      	beq.n	80077e6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80077aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80077ae:	d111      	bne.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	3304      	adds	r3, #4
 80077b4:	2100      	movs	r1, #0
 80077b6:	4618      	mov	r0, r3
 80077b8:	f001 faa8 	bl	8008d0c <RCCEx_PLL2_Config>
 80077bc:	4603      	mov	r3, r0
 80077be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80077c0:	e012      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	3324      	adds	r3, #36	; 0x24
 80077c6:	2102      	movs	r1, #2
 80077c8:	4618      	mov	r0, r3
 80077ca:	f001 fb51 	bl	8008e70 <RCCEx_PLL3_Config>
 80077ce:	4603      	mov	r3, r0
 80077d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80077d2:	e009      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	75fb      	strb	r3, [r7, #23]
      break;
 80077d8:	e006      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80077da:	bf00      	nop
 80077dc:	e004      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80077de:	bf00      	nop
 80077e0:	e002      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80077e2:	bf00      	nop
 80077e4:	e000      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 80077e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077e8:	7dfb      	ldrb	r3, [r7, #23]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d10a      	bne.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80077ee:	4b57      	ldr	r3, [pc, #348]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80077f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80077fc:	4953      	ldr	r1, [pc, #332]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80077fe:	4313      	orrs	r3, r2
 8007800:	654b      	str	r3, [r1, #84]	; 0x54
 8007802:	e001      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007804:	7dfb      	ldrb	r3, [r7, #23]
 8007806:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007810:	2b00      	cmp	r3, #0
 8007812:	d04b      	beq.n	80078ac <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800781a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800781e:	d02e      	beq.n	800787e <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8007820:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007824:	d828      	bhi.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8007826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800782a:	d02a      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800782c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007830:	d822      	bhi.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8007832:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007836:	d026      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8007838:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800783c:	d81c      	bhi.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800783e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007842:	d010      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8007844:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007848:	d816      	bhi.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800784a:	2b00      	cmp	r3, #0
 800784c:	d01d      	beq.n	800788a <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800784e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007852:	d111      	bne.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	3304      	adds	r3, #4
 8007858:	2100      	movs	r1, #0
 800785a:	4618      	mov	r0, r3
 800785c:	f001 fa56 	bl	8008d0c <RCCEx_PLL2_Config>
 8007860:	4603      	mov	r3, r0
 8007862:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007864:	e012      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	3324      	adds	r3, #36	; 0x24
 800786a:	2102      	movs	r1, #2
 800786c:	4618      	mov	r0, r3
 800786e:	f001 faff 	bl	8008e70 <RCCEx_PLL3_Config>
 8007872:	4603      	mov	r3, r0
 8007874:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007876:	e009      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	75fb      	strb	r3, [r7, #23]
      break;
 800787c:	e006      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800787e:	bf00      	nop
 8007880:	e004      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8007882:	bf00      	nop
 8007884:	e002      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8007886:	bf00      	nop
 8007888:	e000      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800788a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800788c:	7dfb      	ldrb	r3, [r7, #23]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10a      	bne.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007892:	4b2e      	ldr	r3, [pc, #184]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007896:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80078a0:	492a      	ldr	r1, [pc, #168]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80078a2:	4313      	orrs	r3, r2
 80078a4:	658b      	str	r3, [r1, #88]	; 0x58
 80078a6:	e001      	b.n	80078ac <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078a8:	7dfb      	ldrb	r3, [r7, #23]
 80078aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d04d      	beq.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80078be:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80078c2:	d02e      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 80078c4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80078c8:	d828      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80078ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078ce:	d02a      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80078d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078d4:	d822      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80078d6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80078da:	d026      	beq.n	800792a <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80078dc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80078e0:	d81c      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80078e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078e6:	d010      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0xa92>
 80078e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078ec:	d816      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d01d      	beq.n	800792e <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80078f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078f6:	d111      	bne.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	3304      	adds	r3, #4
 80078fc:	2100      	movs	r1, #0
 80078fe:	4618      	mov	r0, r3
 8007900:	f001 fa04 	bl	8008d0c <RCCEx_PLL2_Config>
 8007904:	4603      	mov	r3, r0
 8007906:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007908:	e012      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	3324      	adds	r3, #36	; 0x24
 800790e:	2102      	movs	r1, #2
 8007910:	4618      	mov	r0, r3
 8007912:	f001 faad 	bl	8008e70 <RCCEx_PLL3_Config>
 8007916:	4603      	mov	r3, r0
 8007918:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800791a:	e009      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	75fb      	strb	r3, [r7, #23]
      break;
 8007920:	e006      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8007922:	bf00      	nop
 8007924:	e004      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8007926:	bf00      	nop
 8007928:	e002      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800792a:	bf00      	nop
 800792c:	e000      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800792e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007930:	7dfb      	ldrb	r3, [r7, #23]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10c      	bne.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007936:	4b05      	ldr	r3, [pc, #20]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800793a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007944:	4901      	ldr	r1, [pc, #4]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007946:	4313      	orrs	r3, r2
 8007948:	658b      	str	r3, [r1, #88]	; 0x58
 800794a:	e003      	b.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800794c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007950:	7dfb      	ldrb	r3, [r7, #23]
 8007952:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0308 	and.w	r3, r3, #8
 800795c:	2b00      	cmp	r3, #0
 800795e:	d01a      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800796a:	d10a      	bne.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	3324      	adds	r3, #36	; 0x24
 8007970:	2102      	movs	r1, #2
 8007972:	4618      	mov	r0, r3
 8007974:	f001 fa7c 	bl	8008e70 <RCCEx_PLL3_Config>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d001      	beq.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007982:	4b8c      	ldr	r3, [pc, #560]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007986:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007990:	4988      	ldr	r1, [pc, #544]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007992:	4313      	orrs	r3, r2
 8007994:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0310 	and.w	r3, r3, #16
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d01a      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80079a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079ac:	d10a      	bne.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	3324      	adds	r3, #36	; 0x24
 80079b2:	2102      	movs	r1, #2
 80079b4:	4618      	mov	r0, r3
 80079b6:	f001 fa5b 	bl	8008e70 <RCCEx_PLL3_Config>
 80079ba:	4603      	mov	r3, r0
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80079c4:	4b7b      	ldr	r3, [pc, #492]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80079c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80079d2:	4978      	ldr	r1, [pc, #480]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80079d4:	4313      	orrs	r3, r2
 80079d6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d034      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80079ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079ee:	d01d      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 80079f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079f4:	d817      	bhi.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d003      	beq.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 80079fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079fe:	d009      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8007a00:	e011      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	3304      	adds	r3, #4
 8007a06:	2100      	movs	r1, #0
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f001 f97f 	bl	8008d0c <RCCEx_PLL2_Config>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007a12:	e00c      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	3324      	adds	r3, #36	; 0x24
 8007a18:	2102      	movs	r1, #2
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f001 fa28 	bl	8008e70 <RCCEx_PLL3_Config>
 8007a20:	4603      	mov	r3, r0
 8007a22:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007a24:	e003      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	75fb      	strb	r3, [r7, #23]
      break;
 8007a2a:	e000      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8007a2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a2e:	7dfb      	ldrb	r3, [r7, #23]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10a      	bne.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007a34:	4b5f      	ldr	r3, [pc, #380]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007a42:	495c      	ldr	r1, [pc, #368]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	658b      	str	r3, [r1, #88]	; 0x58
 8007a48:	e001      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a4a:	7dfb      	ldrb	r3, [r7, #23]
 8007a4c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d033      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a60:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007a64:	d01c      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8007a66:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007a6a:	d816      	bhi.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8007a6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a70:	d003      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8007a72:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a76:	d007      	beq.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8007a78:	e00f      	b.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a7a:	4b4e      	ldr	r3, [pc, #312]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a7e:	4a4d      	ldr	r2, [pc, #308]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a84:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007a86:	e00c      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	3324      	adds	r3, #36	; 0x24
 8007a8c:	2101      	movs	r1, #1
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f001 f9ee 	bl	8008e70 <RCCEx_PLL3_Config>
 8007a94:	4603      	mov	r3, r0
 8007a96:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007a98:	e003      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	75fb      	strb	r3, [r7, #23]
      break;
 8007a9e:	e000      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8007aa0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007aa2:	7dfb      	ldrb	r3, [r7, #23]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10a      	bne.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007aa8:	4b42      	ldr	r3, [pc, #264]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007aaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ab6:	493f      	ldr	r1, [pc, #252]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	654b      	str	r3, [r1, #84]	; 0x54
 8007abc:	e001      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007abe:	7dfb      	ldrb	r3, [r7, #23]
 8007ac0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d029      	beq.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0xcaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d003      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0xc66>
 8007ad6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ada:	d007      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007adc:	e00f      	b.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0xc86>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ade:	4b35      	ldr	r3, [pc, #212]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae2:	4a34      	ldr	r2, [pc, #208]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ae8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007aea:	e00b      	b.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	3304      	adds	r3, #4
 8007af0:	2102      	movs	r1, #2
 8007af2:	4618      	mov	r0, r3
 8007af4:	f001 f90a 	bl	8008d0c <RCCEx_PLL2_Config>
 8007af8:	4603      	mov	r3, r0
 8007afa:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007afc:	e002      	b.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    default:
      ret = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	75fb      	strb	r3, [r7, #23]
      break;
 8007b02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b04:	7dfb      	ldrb	r3, [r7, #23]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d109      	bne.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0xca6>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007b0a:	4b2a      	ldr	r3, [pc, #168]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b0e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b16:	4927      	ldr	r1, [pc, #156]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007b1c:	e001      	b.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0xcaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b1e:	7dfb      	ldrb	r3, [r7, #23]
 8007b20:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00a      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	3324      	adds	r3, #36	; 0x24
 8007b32:	2102      	movs	r1, #2
 8007b34:	4618      	mov	r0, r3
 8007b36:	f001 f99b 	bl	8008e70 <RCCEx_PLL3_Config>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d001      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      status=HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d035      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b5a:	d017      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007b5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b60:	d811      	bhi.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8007b62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b66:	d013      	beq.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8007b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b6c:	d80b      	bhi.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d010      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8007b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b76:	d106      	bne.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b78:	4b0e      	ldr	r3, [pc, #56]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b7c:	4a0d      	ldr	r2, [pc, #52]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007b7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b82:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007b84:	e007      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	75fb      	strb	r3, [r7, #23]
      break;
 8007b8a:	e004      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007b8c:	bf00      	nop
 8007b8e:	e002      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007b90:	bf00      	nop
 8007b92:	e000      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007b94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b96:	7dfb      	ldrb	r3, [r7, #23]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10d      	bne.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b9c:	4b05      	ldr	r3, [pc, #20]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007baa:	4902      	ldr	r1, [pc, #8]	; (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007bac:	4313      	orrs	r3, r2
 8007bae:	654b      	str	r3, [r1, #84]	; 0x54
 8007bb0:	e004      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007bb2:	bf00      	nop
 8007bb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb8:	7dfb      	ldrb	r3, [r7, #23]
 8007bba:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d008      	beq.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007bc8:	4b30      	ldr	r3, [pc, #192]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007bca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bcc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bd4:	492d      	ldr	r1, [pc, #180]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d008      	beq.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007be6:	4b29      	ldr	r3, [pc, #164]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bea:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bf2:	4926      	ldr	r1, [pc, #152]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d008      	beq.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8007c04:	4b21      	ldr	r3, [pc, #132]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c08:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c10:	491e      	ldr	r1, [pc, #120]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c12:	4313      	orrs	r3, r2
 8007c14:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00d      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007c22:	4b1a      	ldr	r3, [pc, #104]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	4a19      	ldr	r2, [pc, #100]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c28:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007c2c:	6113      	str	r3, [r2, #16]
 8007c2e:	4b17      	ldr	r3, [pc, #92]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c30:	691a      	ldr	r2, [r3, #16]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007c38:	4914      	ldr	r1, [pc, #80]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	da08      	bge.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007c46:	4b11      	ldr	r3, [pc, #68]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c4a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c52:	490e      	ldr	r1, [pc, #56]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c54:	4313      	orrs	r3, r2
 8007c56:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d009      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007c64:	4b09      	ldr	r3, [pc, #36]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c72:	4906      	ldr	r1, [pc, #24]	; (8007c8c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007c78:	7dbb      	ldrb	r3, [r7, #22]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	e000      	b.n	8007c84 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3718      	adds	r7, #24
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	58024400 	.word	0x58024400

08007c90 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b090      	sub	sp, #64	; 0x40
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c9e:	f040 8089 	bne.w	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8007ca2:	4b91      	ldr	r3, [pc, #580]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ca6:	f003 0307 	and.w	r3, r3, #7
 8007caa:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cae:	2b04      	cmp	r3, #4
 8007cb0:	d87d      	bhi.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8007cb2:	a201      	add	r2, pc, #4	; (adr r2, 8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8007cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb8:	08007ccd 	.word	0x08007ccd
 8007cbc:	08007cf1 	.word	0x08007cf1
 8007cc0:	08007d15 	.word	0x08007d15
 8007cc4:	08007da9 	.word	0x08007da9
 8007cc8:	08007d39 	.word	0x08007d39
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007ccc:	4b86      	ldr	r3, [pc, #536]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007cd8:	d107      	bne.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f000 fec2 	bl	8008a68 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007ce8:	e3f4      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007cea:	2300      	movs	r3, #0
 8007cec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007cee:	e3f1      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007cf0:	4b7d      	ldr	r3, [pc, #500]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cf8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007cfc:	d107      	bne.n	8007d0e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cfe:	f107 0318 	add.w	r3, r7, #24
 8007d02:	4618      	mov	r0, r3
 8007d04:	f000 fc08 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007d08:	69bb      	ldr	r3, [r7, #24]
 8007d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007d0c:	e3e2      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007d12:	e3df      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007d14:	4b74      	ldr	r3, [pc, #464]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d20:	d107      	bne.n	8007d32 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d22:	f107 030c 	add.w	r3, r7, #12
 8007d26:	4618      	mov	r0, r3
 8007d28:	f000 fd4a 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007d30:	e3d0      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007d32:	2300      	movs	r3, #0
 8007d34:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007d36:	e3cd      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007d38:	4b6b      	ldr	r3, [pc, #428]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007d40:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d42:	4b69      	ldr	r3, [pc, #420]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0304 	and.w	r3, r3, #4
 8007d4a:	2b04      	cmp	r3, #4
 8007d4c:	d10c      	bne.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8007d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d109      	bne.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007d54:	4b64      	ldr	r3, [pc, #400]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	08db      	lsrs	r3, r3, #3
 8007d5a:	f003 0303 	and.w	r3, r3, #3
 8007d5e:	4a63      	ldr	r2, [pc, #396]	; (8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 8007d60:	fa22 f303 	lsr.w	r3, r2, r3
 8007d64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d66:	e01e      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d68:	4b5f      	ldr	r3, [pc, #380]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d74:	d106      	bne.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8007d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d7c:	d102      	bne.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007d7e:	4b5c      	ldr	r3, [pc, #368]	; (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8007d80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d82:	e010      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d84:	4b58      	ldr	r3, [pc, #352]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d90:	d106      	bne.n	8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d98:	d102      	bne.n	8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007d9a:	4b56      	ldr	r3, [pc, #344]	; (8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8007d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d9e:	e002      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007da0:	2300      	movs	r3, #0
 8007da2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007da4:	e396      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8007da6:	e395      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007da8:	4b53      	ldr	r3, [pc, #332]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007daa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007dac:	e392      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 8007dae:	2300      	movs	r3, #0
 8007db0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007db2:	e38f      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
    }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

    else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dba:	f040 809f 	bne.w	8007efc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
    {
      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
 8007dbe:	4b4a      	ldr	r3, [pc, #296]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007dc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dc2:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8007dc6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dce:	d04d      	beq.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8007dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dd6:	f200 8084 	bhi.w	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8007dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ddc:	2bc0      	cmp	r3, #192	; 0xc0
 8007dde:	d07d      	beq.n	8007edc <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
 8007de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de2:	2bc0      	cmp	r3, #192	; 0xc0
 8007de4:	d87d      	bhi.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8007de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de8:	2b80      	cmp	r3, #128	; 0x80
 8007dea:	d02d      	beq.n	8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8007dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dee:	2b80      	cmp	r3, #128	; 0x80
 8007df0:	d877      	bhi.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8007df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8007df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfa:	2b40      	cmp	r3, #64	; 0x40
 8007dfc:	d012      	beq.n	8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8007dfe:	e070      	b.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
      {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007e00:	4b39      	ldr	r3, [pc, #228]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e08:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e0c:	d107      	bne.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007e12:	4618      	mov	r0, r3
 8007e14:	f000 fe28 	bl	8008a68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007e1c:	e35a      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007e22:	e357      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e24:	4b30      	ldr	r3, [pc, #192]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e30:	d107      	bne.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e32:	f107 0318 	add.w	r3, r7, #24
 8007e36:	4618      	mov	r0, r3
 8007e38:	f000 fb6e 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e3c:	69bb      	ldr	r3, [r7, #24]
 8007e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007e40:	e348      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007e42:	2300      	movs	r3, #0
 8007e44:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007e46:	e345      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e48:	4b27      	ldr	r3, [pc, #156]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e54:	d107      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e56:	f107 030c 	add.w	r3, r7, #12
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 fcb0 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007e64:	e336      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007e66:	2300      	movs	r3, #0
 8007e68:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007e6a:	e333      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007e6c:	4b1e      	ldr	r3, [pc, #120]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007e74:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e76:	4b1c      	ldr	r3, [pc, #112]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 0304 	and.w	r3, r3, #4
 8007e7e:	2b04      	cmp	r3, #4
 8007e80:	d10c      	bne.n	8007e9c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8007e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d109      	bne.n	8007e9c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e88:	4b17      	ldr	r3, [pc, #92]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	08db      	lsrs	r3, r3, #3
 8007e8e:	f003 0303 	and.w	r3, r3, #3
 8007e92:	4a16      	ldr	r2, [pc, #88]	; (8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 8007e94:	fa22 f303 	lsr.w	r3, r2, r3
 8007e98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e9a:	e01e      	b.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e9c:	4b12      	ldr	r3, [pc, #72]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ea4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ea8:	d106      	bne.n	8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 8007eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007eac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007eb0:	d102      	bne.n	8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007eb2:	4b0f      	ldr	r3, [pc, #60]	; (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8007eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007eb6:	e010      	b.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007eb8:	4b0b      	ldr	r3, [pc, #44]	; (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ec0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ec4:	d106      	bne.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8007ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ec8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ecc:	d102      	bne.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007ece:	4b09      	ldr	r3, [pc, #36]	; (8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8007ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ed2:	e002      	b.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007ed8:	e2fc      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8007eda:	e2fb      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007edc:	4b06      	ldr	r3, [pc, #24]	; (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007ede:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ee0:	e2f8      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ee6:	e2f5      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8007ee8:	58024400 	.word	0x58024400
 8007eec:	03d09000 	.word	0x03d09000
 8007ef0:	003d0900 	.word	0x003d0900
 8007ef4:	007a1200 	.word	0x007a1200
 8007ef8:	00bb8000 	.word	0x00bb8000

    }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f02:	f040 809c 	bne.w	800803e <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
    {

      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
 8007f06:	4b9d      	ldr	r3, [pc, #628]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007f08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f0a:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 8007f0e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f16:	d054      	beq.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 8007f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f1e:	f200 808b 	bhi.w	8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8007f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f24:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007f28:	f000 8083 	beq.w	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007f32:	f200 8081 	bhi.w	8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8007f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f3c:	d02f      	beq.n	8007f9e <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 8007f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f44:	d878      	bhi.n	8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d004      	beq.n	8007f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 8007f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f52:	d012      	beq.n	8007f7a <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8007f54:	e070      	b.n	8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
      {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f56:	4b89      	ldr	r3, [pc, #548]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f62:	d107      	bne.n	8007f74 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f000 fd7d 	bl	8008a68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f70:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007f72:	e2af      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007f74:	2300      	movs	r3, #0
 8007f76:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007f78:	e2ac      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f7a:	4b80      	ldr	r3, [pc, #512]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f86:	d107      	bne.n	8007f98 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f88:	f107 0318 	add.w	r3, r7, #24
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f000 fac3 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007f96:	e29d      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007f9c:	e29a      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007f9e:	4b77      	ldr	r3, [pc, #476]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007fa6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007faa:	d107      	bne.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fac:	f107 030c 	add.w	r3, r7, #12
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f000 fc05 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007fba:	e28b      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007fc0:	e288      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007fc2:	4b6e      	ldr	r3, [pc, #440]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fc6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007fca:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007fcc:	4b6b      	ldr	r3, [pc, #428]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0304 	and.w	r3, r3, #4
 8007fd4:	2b04      	cmp	r3, #4
 8007fd6:	d10c      	bne.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d109      	bne.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fde:	4b67      	ldr	r3, [pc, #412]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	08db      	lsrs	r3, r3, #3
 8007fe4:	f003 0303 	and.w	r3, r3, #3
 8007fe8:	4a65      	ldr	r2, [pc, #404]	; (8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 8007fea:	fa22 f303 	lsr.w	r3, r2, r3
 8007fee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ff0:	e01e      	b.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007ff2:	4b62      	ldr	r3, [pc, #392]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ffe:	d106      	bne.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8008000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008002:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008006:	d102      	bne.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008008:	4b5e      	ldr	r3, [pc, #376]	; (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800800a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800800c:	e010      	b.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800800e:	4b5b      	ldr	r3, [pc, #364]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008016:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800801a:	d106      	bne.n	800802a <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 800801c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800801e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008022:	d102      	bne.n	800802a <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008024:	4b58      	ldr	r3, [pc, #352]	; (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 8008026:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008028:	e002      	b.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800802a:	2300      	movs	r3, #0
 800802c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
          break;
 800802e:	e251      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8008030:	e250      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008032:	4b56      	ldr	r3, [pc, #344]	; (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008034:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008036:	e24d      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8008038:	2300      	movs	r3, #0
 800803a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800803c:	e24a      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          break;
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008044:	f040 80a7 	bne.w	8008196 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8008048:	4b4c      	ldr	r3, [pc, #304]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800804a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800804c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8008050:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008054:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008058:	d055      	beq.n	8008106 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 800805a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800805c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008060:	f200 8096 	bhi.w	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 8008064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008066:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800806a:	f000 8084 	beq.w	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
 800806e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008070:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008074:	f200 808c 	bhi.w	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 8008078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800807a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800807e:	d030      	beq.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8008080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008082:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008086:	f200 8083 	bhi.w	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 800808a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800808c:	2b00      	cmp	r3, #0
 800808e:	d004      	beq.n	800809a <HAL_RCCEx_GetPeriphCLKFreq+0x40a>
 8008090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008092:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008096:	d012      	beq.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
 8008098:	e07a      	b.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800809a:	4b38      	ldr	r3, [pc, #224]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80080a6:	d107      	bne.n	80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80080ac:	4618      	mov	r0, r3
 80080ae:	f000 fcdb 	bl	8008a68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80080b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80080b6:	e20d      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80080bc:	e20a      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80080be:	4b2f      	ldr	r3, [pc, #188]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080ca:	d107      	bne.n	80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080cc:	f107 0318 	add.w	r3, r7, #24
 80080d0:	4618      	mov	r0, r3
 80080d2:	f000 fa21 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80080da:	e1fb      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80080dc:	2300      	movs	r3, #0
 80080de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80080e0:	e1f8      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80080e2:	4b26      	ldr	r3, [pc, #152]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80080ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80080ee:	d107      	bne.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080f0:	f107 030c 	add.w	r3, r7, #12
 80080f4:	4618      	mov	r0, r3
 80080f6:	f000 fb63 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80080fe:	e1e9      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8008100:	2300      	movs	r3, #0
 8008102:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008104:	e1e6      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008106:	4b1d      	ldr	r3, [pc, #116]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800810a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800810e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008110:	4b1a      	ldr	r3, [pc, #104]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 0304 	and.w	r3, r3, #4
 8008118:	2b04      	cmp	r3, #4
 800811a:	d10c      	bne.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 800811c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800811e:	2b00      	cmp	r3, #0
 8008120:	d109      	bne.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008122:	4b16      	ldr	r3, [pc, #88]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	08db      	lsrs	r3, r3, #3
 8008128:	f003 0303 	and.w	r3, r3, #3
 800812c:	4a14      	ldr	r2, [pc, #80]	; (8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 800812e:	fa22 f303 	lsr.w	r3, r2, r3
 8008132:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008134:	e01e      	b.n	8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008136:	4b11      	ldr	r3, [pc, #68]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800813e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008142:	d106      	bne.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
 8008144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008146:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800814a:	d102      	bne.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800814c:	4b0d      	ldr	r3, [pc, #52]	; (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800814e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008150:	e010      	b.n	8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008152:	4b0a      	ldr	r3, [pc, #40]	; (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800815a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800815e:	d106      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008160:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008162:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008166:	d102      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008168:	4b07      	ldr	r3, [pc, #28]	; (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 800816a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800816c:	e002      	b.n	8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800816e:	2300      	movs	r3, #0
 8008170:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008172:	e1af      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8008174:	e1ae      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008176:	4b05      	ldr	r3, [pc, #20]	; (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008178:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800817a:	e1ab      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800817c:	58024400 	.word	0x58024400
 8008180:	03d09000 	.word	0x03d09000
 8008184:	003d0900 	.word	0x003d0900
 8008188:	007a1200 	.word	0x007a1200
 800818c:	00bb8000 	.word	0x00bb8000
        }
      default :
        {
          frequency = 0;
 8008190:	2300      	movs	r3, #0
 8008192:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008194:	e19e      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800819c:	d173      	bne.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800819e:	4b9d      	ldr	r3, [pc, #628]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80081a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80081a6:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80081a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081ae:	d02f      	beq.n	8008210 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 80081b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081b6:	d863      	bhi.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80081b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d004      	beq.n	80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80081be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081c4:	d012      	beq.n	80081ec <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 80081c6:	e05b      	b.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80081c8:	4b92      	ldr	r3, [pc, #584]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081d4:	d107      	bne.n	80081e6 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081d6:	f107 0318 	add.w	r3, r7, #24
 80081da:	4618      	mov	r0, r3
 80081dc:	f000 f99c 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80081e4:	e176      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80081e6:	2300      	movs	r3, #0
 80081e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80081ea:	e173      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80081ec:	4b89      	ldr	r3, [pc, #548]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081f8:	d107      	bne.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081fa:	f107 030c 	add.w	r3, r7, #12
 80081fe:	4618      	mov	r0, r3
 8008200:	f000 fade 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008208:	e164      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800820a:	2300      	movs	r3, #0
 800820c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800820e:	e161      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008210:	4b80      	ldr	r3, [pc, #512]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008214:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008218:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800821a:	4b7e      	ldr	r3, [pc, #504]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0304 	and.w	r3, r3, #4
 8008222:	2b04      	cmp	r3, #4
 8008224:	d10c      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 8008226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008228:	2b00      	cmp	r3, #0
 800822a:	d109      	bne.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800822c:	4b79      	ldr	r3, [pc, #484]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	08db      	lsrs	r3, r3, #3
 8008232:	f003 0303 	and.w	r3, r3, #3
 8008236:	4a78      	ldr	r2, [pc, #480]	; (8008418 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008238:	fa22 f303 	lsr.w	r3, r2, r3
 800823c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800823e:	e01e      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008240:	4b74      	ldr	r3, [pc, #464]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800824c:	d106      	bne.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800824e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008250:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008254:	d102      	bne.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008256:	4b71      	ldr	r3, [pc, #452]	; (800841c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8008258:	63fb      	str	r3, [r7, #60]	; 0x3c
 800825a:	e010      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800825c:	4b6d      	ldr	r3, [pc, #436]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008264:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008268:	d106      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 800826a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800826c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008270:	d102      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008272:	4b6b      	ldr	r3, [pc, #428]	; (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8008274:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008276:	e002      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008278:	2300      	movs	r3, #0
 800827a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800827c:	e12a      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800827e:	e129      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8008280:	2300      	movs	r3, #0
 8008282:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008284:	e126      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800828c:	d133      	bne.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800828e:	4b61      	ldr	r3, [pc, #388]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008292:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008296:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800829a:	2b00      	cmp	r3, #0
 800829c:	d004      	beq.n	80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 800829e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082a4:	d012      	beq.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 80082a6:	e023      	b.n	80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80082a8:	4b5a      	ldr	r3, [pc, #360]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082b4:	d107      	bne.n	80082c6 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80082ba:	4618      	mov	r0, r3
 80082bc:	f000 fbd4 	bl	8008a68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80082c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80082c4:	e106      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80082c6:	2300      	movs	r3, #0
 80082c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80082ca:	e103      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082cc:	4b51      	ldr	r3, [pc, #324]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80082d8:	d107      	bne.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082da:	f107 0318 	add.w	r3, r7, #24
 80082de:	4618      	mov	r0, r3
 80082e0:	f000 f91a 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80082e4:	6a3b      	ldr	r3, [r7, #32]
 80082e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80082e8:	e0f4      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80082ea:	2300      	movs	r3, #0
 80082ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80082ee:	e0f1      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 80082f0:	2300      	movs	r3, #0
 80082f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80082f4:	e0ee      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80082fc:	f040 809b 	bne.w	8008436 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8008300:	4b44      	ldr	r3, [pc, #272]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008304:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008308:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800830a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800830c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8008310:	f000 808b 	beq.w	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8008314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008316:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800831a:	f200 8089 	bhi.w	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 800831e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008320:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008324:	d06c      	beq.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008328:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800832c:	f200 8080 	bhi.w	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8008330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008336:	d056      	beq.n	80083e6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8008338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800833a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800833e:	d877      	bhi.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8008340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008342:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008346:	d03b      	beq.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8008348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800834a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800834e:	d86f      	bhi.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8008350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008352:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008356:	d021      	beq.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
 8008358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800835a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800835e:	d867      	bhi.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8008360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008362:	2b00      	cmp	r3, #0
 8008364:	d004      	beq.n	8008370 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8008366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008368:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800836c:	d004      	beq.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 800836e:	e05f      	b.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008370:	f000 f8bc 	bl	80084ec <HAL_RCCEx_GetD3PCLK1Freq>
 8008374:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8008376:	e0ad      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008378:	4b26      	ldr	r3, [pc, #152]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008380:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008384:	d107      	bne.n	8008396 <HAL_RCCEx_GetPeriphCLKFreq+0x706>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008386:	f107 0318 	add.w	r3, r7, #24
 800838a:	4618      	mov	r0, r3
 800838c:	f000 f8c4 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008394:	e09e      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8008396:	2300      	movs	r3, #0
 8008398:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800839a:	e09b      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800839c:	4b1d      	ldr	r3, [pc, #116]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80083a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083a8:	d107      	bne.n	80083ba <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083aa:	f107 030c 	add.w	r3, r7, #12
 80083ae:	4618      	mov	r0, r3
 80083b0:	f000 fa06 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80083b8:	e08c      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80083ba:	2300      	movs	r3, #0
 80083bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083be:	e089      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80083c0:	4b14      	ldr	r3, [pc, #80]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 0304 	and.w	r3, r3, #4
 80083c8:	2b04      	cmp	r3, #4
 80083ca:	d109      	bne.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083cc:	4b11      	ldr	r3, [pc, #68]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	08db      	lsrs	r3, r3, #3
 80083d2:	f003 0303 	and.w	r3, r3, #3
 80083d6:	4a10      	ldr	r2, [pc, #64]	; (8008418 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80083d8:	fa22 f303 	lsr.w	r3, r2, r3
 80083dc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80083de:	e079      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80083e0:	2300      	movs	r3, #0
 80083e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083e4:	e076      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80083e6:	4b0b      	ldr	r3, [pc, #44]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083f2:	d102      	bne.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
         {
          frequency = CSI_VALUE;
 80083f4:	4b09      	ldr	r3, [pc, #36]	; (800841c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80083f6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80083f8:	e06c      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80083fa:	2300      	movs	r3, #0
 80083fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083fe:	e069      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008400:	4b04      	ldr	r3, [pc, #16]	; (8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008408:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800840c:	d10a      	bne.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          frequency = HSE_VALUE;
 800840e:	4b04      	ldr	r3, [pc, #16]	; (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8008410:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008412:	e05f      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8008414:	58024400 	.word	0x58024400
 8008418:	03d09000 	.word	0x03d09000
 800841c:	003d0900 	.word	0x003d0900
 8008420:	007a1200 	.word	0x007a1200
          frequency = 0;
 8008424:	2300      	movs	r3, #0
 8008426:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008428:	e054      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800842a:	4b2d      	ldr	r3, [pc, #180]	; (80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800842c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800842e:	e051      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8008430:	2300      	movs	r3, #0
 8008432:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008434:	e04e      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800843c:	d148      	bne.n	80084d0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800843e:	4b29      	ldr	r3, [pc, #164]	; (80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8008440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008442:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008446:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800844a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800844e:	d02a      	beq.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008452:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008456:	d838      	bhi.n	80084ca <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800845a:	2b00      	cmp	r3, #0
 800845c:	d004      	beq.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
 800845e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008460:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008464:	d00d      	beq.n	8008482 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008466:	e030      	b.n	80084ca <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008468:	4b1e      	ldr	r3, [pc, #120]	; (80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008474:	d102      	bne.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
         {
          frequency = HSE_VALUE;
 8008476:	4b1c      	ldr	r3, [pc, #112]	; (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 8008478:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800847a:	e02b      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 800847c:	2300      	movs	r3, #0
 800847e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008480:	e028      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008482:	4b18      	ldr	r3, [pc, #96]	; (80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800848a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800848e:	d107      	bne.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008490:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008494:	4618      	mov	r0, r3
 8008496:	f000 fae7 	bl	8008a68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800849a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800849e:	e019      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80084a0:	2300      	movs	r3, #0
 80084a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084a4:	e016      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084a6:	4b0f      	ldr	r3, [pc, #60]	; (80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084b2:	d107      	bne.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084b4:	f107 0318 	add.w	r3, r7, #24
 80084b8:	4618      	mov	r0, r3
 80084ba:	f000 f82d 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80084c2:	e007      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 80084c4:	2300      	movs	r3, #0
 80084c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084c8:	e004      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 80084ca:	2300      	movs	r3, #0
 80084cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80084ce:	e001      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else
    {
      frequency = 0;
 80084d0:	2300      	movs	r3, #0
 80084d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 80084d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3740      	adds	r7, #64	; 0x40
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	00bb8000 	.word	0x00bb8000
 80084e4:	58024400 	.word	0x58024400
 80084e8:	007a1200 	.word	0x007a1200

080084ec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 80084f0:	f7fe fc66 	bl	8006dc0 <HAL_RCC_GetHCLKFreq>
 80084f4:	4602      	mov	r2, r0
 80084f6:	4b06      	ldr	r3, [pc, #24]	; (8008510 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	091b      	lsrs	r3, r3, #4
 80084fc:	f003 0307 	and.w	r3, r3, #7
 8008500:	4904      	ldr	r1, [pc, #16]	; (8008514 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008502:	5ccb      	ldrb	r3, [r1, r3]
 8008504:	f003 031f 	and.w	r3, r3, #31
 8008508:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800850c:	4618      	mov	r0, r3
 800850e:	bd80      	pop	{r7, pc}
 8008510:	58024400 	.word	0x58024400
 8008514:	0800ad78 	.word	0x0800ad78

08008518 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008518:	b480      	push	{r7}
 800851a:	b089      	sub	sp, #36	; 0x24
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008520:	4ba1      	ldr	r3, [pc, #644]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008524:	f003 0303 	and.w	r3, r3, #3
 8008528:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800852a:	4b9f      	ldr	r3, [pc, #636]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800852c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800852e:	0b1b      	lsrs	r3, r3, #12
 8008530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008534:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008536:	4b9c      	ldr	r3, [pc, #624]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800853a:	091b      	lsrs	r3, r3, #4
 800853c:	f003 0301 	and.w	r3, r3, #1
 8008540:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008542:	4b99      	ldr	r3, [pc, #612]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008546:	08db      	lsrs	r3, r3, #3
 8008548:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800854c:	693a      	ldr	r2, [r7, #16]
 800854e:	fb02 f303 	mul.w	r3, r2, r3
 8008552:	ee07 3a90 	vmov	s15, r3
 8008556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800855a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 8111 	beq.w	8008788 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	2b02      	cmp	r3, #2
 800856a:	f000 8083 	beq.w	8008674 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	2b02      	cmp	r3, #2
 8008572:	f200 80a1 	bhi.w	80086b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d003      	beq.n	8008584 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800857c:	69bb      	ldr	r3, [r7, #24]
 800857e:	2b01      	cmp	r3, #1
 8008580:	d056      	beq.n	8008630 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008582:	e099      	b.n	80086b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008584:	4b88      	ldr	r3, [pc, #544]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f003 0320 	and.w	r3, r3, #32
 800858c:	2b00      	cmp	r3, #0
 800858e:	d02d      	beq.n	80085ec <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008590:	4b85      	ldr	r3, [pc, #532]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	08db      	lsrs	r3, r3, #3
 8008596:	f003 0303 	and.w	r3, r3, #3
 800859a:	4a84      	ldr	r2, [pc, #528]	; (80087ac <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800859c:	fa22 f303 	lsr.w	r3, r2, r3
 80085a0:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	ee07 3a90 	vmov	s15, r3
 80085a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	ee07 3a90 	vmov	s15, r3
 80085b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085ba:	4b7b      	ldr	r3, [pc, #492]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085c2:	ee07 3a90 	vmov	s15, r3
 80085c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80085ce:	eddf 5a78 	vldr	s11, [pc, #480]	; 80087b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80085d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80085de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085e6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80085ea:	e087      	b.n	80086fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	ee07 3a90 	vmov	s15, r3
 80085f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085f6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80087b4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80085fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085fe:	4b6a      	ldr	r3, [pc, #424]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008606:	ee07 3a90 	vmov	s15, r3
 800860a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800860e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008612:	eddf 5a67 	vldr	s11, [pc, #412]	; 80087b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800861a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800861e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800862a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800862e:	e065      	b.n	80086fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	ee07 3a90 	vmov	s15, r3
 8008636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800863a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80087b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800863e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008642:	4b59      	ldr	r3, [pc, #356]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800864a:	ee07 3a90 	vmov	s15, r3
 800864e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008652:	ed97 6a03 	vldr	s12, [r7, #12]
 8008656:	eddf 5a56 	vldr	s11, [pc, #344]	; 80087b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800865a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800865e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008662:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800866a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800866e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008672:	e043      	b.n	80086fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	ee07 3a90 	vmov	s15, r3
 800867a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800867e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80087bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008686:	4b48      	ldr	r3, [pc, #288]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800868e:	ee07 3a90 	vmov	s15, r3
 8008692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008696:	ed97 6a03 	vldr	s12, [r7, #12]
 800869a:	eddf 5a45 	vldr	s11, [pc, #276]	; 80087b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800869e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086b6:	e021      	b.n	80086fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	ee07 3a90 	vmov	s15, r3
 80086be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086c2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80087b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80086c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086ca:	4b37      	ldr	r3, [pc, #220]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086d2:	ee07 3a90 	vmov	s15, r3
 80086d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086da:	ed97 6a03 	vldr	s12, [r7, #12]
 80086de:	eddf 5a34 	vldr	s11, [pc, #208]	; 80087b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086fa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80086fc:	4b2a      	ldr	r3, [pc, #168]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008700:	0a5b      	lsrs	r3, r3, #9
 8008702:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008706:	ee07 3a90 	vmov	s15, r3
 800870a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800870e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008712:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008716:	edd7 6a07 	vldr	s13, [r7, #28]
 800871a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800871e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008722:	ee17 2a90 	vmov	r2, s15
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800872a:	4b1f      	ldr	r3, [pc, #124]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800872c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800872e:	0c1b      	lsrs	r3, r3, #16
 8008730:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008734:	ee07 3a90 	vmov	s15, r3
 8008738:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800873c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008740:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008744:	edd7 6a07 	vldr	s13, [r7, #28]
 8008748:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800874c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008750:	ee17 2a90 	vmov	r2, s15
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008758:	4b13      	ldr	r3, [pc, #76]	; (80087a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800875a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875c:	0e1b      	lsrs	r3, r3, #24
 800875e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008762:	ee07 3a90 	vmov	s15, r3
 8008766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800876a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800876e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008772:	edd7 6a07 	vldr	s13, [r7, #28]
 8008776:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800877a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800877e:	ee17 2a90 	vmov	r2, s15
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008786:	e008      	b.n	800879a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2200      	movs	r2, #0
 8008792:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	609a      	str	r2, [r3, #8]
}
 800879a:	bf00      	nop
 800879c:	3724      	adds	r7, #36	; 0x24
 800879e:	46bd      	mov	sp, r7
 80087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop
 80087a8:	58024400 	.word	0x58024400
 80087ac:	03d09000 	.word	0x03d09000
 80087b0:	46000000 	.word	0x46000000
 80087b4:	4c742400 	.word	0x4c742400
 80087b8:	4a742400 	.word	0x4a742400
 80087bc:	4af42400 	.word	0x4af42400

080087c0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b089      	sub	sp, #36	; 0x24
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80087c8:	4ba1      	ldr	r3, [pc, #644]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087cc:	f003 0303 	and.w	r3, r3, #3
 80087d0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80087d2:	4b9f      	ldr	r3, [pc, #636]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d6:	0d1b      	lsrs	r3, r3, #20
 80087d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087dc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80087de:	4b9c      	ldr	r3, [pc, #624]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e2:	0a1b      	lsrs	r3, r3, #8
 80087e4:	f003 0301 	and.w	r3, r3, #1
 80087e8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80087ea:	4b99      	ldr	r3, [pc, #612]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087ee:	08db      	lsrs	r3, r3, #3
 80087f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80087f4:	693a      	ldr	r2, [r7, #16]
 80087f6:	fb02 f303 	mul.w	r3, r2, r3
 80087fa:	ee07 3a90 	vmov	s15, r3
 80087fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008802:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2b00      	cmp	r3, #0
 800880a:	f000 8111 	beq.w	8008a30 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800880e:	69bb      	ldr	r3, [r7, #24]
 8008810:	2b02      	cmp	r3, #2
 8008812:	f000 8083 	beq.w	800891c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	2b02      	cmp	r3, #2
 800881a:	f200 80a1 	bhi.w	8008960 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d003      	beq.n	800882c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008824:	69bb      	ldr	r3, [r7, #24]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d056      	beq.n	80088d8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800882a:	e099      	b.n	8008960 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800882c:	4b88      	ldr	r3, [pc, #544]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 0320 	and.w	r3, r3, #32
 8008834:	2b00      	cmp	r3, #0
 8008836:	d02d      	beq.n	8008894 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008838:	4b85      	ldr	r3, [pc, #532]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	08db      	lsrs	r3, r3, #3
 800883e:	f003 0303 	and.w	r3, r3, #3
 8008842:	4a84      	ldr	r2, [pc, #528]	; (8008a54 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008844:	fa22 f303 	lsr.w	r3, r2, r3
 8008848:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	ee07 3a90 	vmov	s15, r3
 8008850:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	ee07 3a90 	vmov	s15, r3
 800885a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800885e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008862:	4b7b      	ldr	r3, [pc, #492]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800886a:	ee07 3a90 	vmov	s15, r3
 800886e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008872:	ed97 6a03 	vldr	s12, [r7, #12]
 8008876:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008a58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800887a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800887e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008882:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800888a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800888e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008892:	e087      	b.n	80089a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	ee07 3a90 	vmov	s15, r3
 800889a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800889e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008a5c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80088a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088a6:	4b6a      	ldr	r3, [pc, #424]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088ae:	ee07 3a90 	vmov	s15, r3
 80088b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80088ba:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008a58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80088be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80088ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80088d6:	e065      	b.n	80089a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	ee07 3a90 	vmov	s15, r3
 80088de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088e2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008a60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80088e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088ea:	4b59      	ldr	r3, [pc, #356]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088f2:	ee07 3a90 	vmov	s15, r3
 80088f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80088fe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008a58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800890a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800890e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008916:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800891a:	e043      	b.n	80089a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	ee07 3a90 	vmov	s15, r3
 8008922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008926:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008a64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800892a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800892e:	4b48      	ldr	r3, [pc, #288]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008936:	ee07 3a90 	vmov	s15, r3
 800893a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800893e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008942:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008a58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800894a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800894e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800895a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800895e:	e021      	b.n	80089a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	ee07 3a90 	vmov	s15, r3
 8008966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800896a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008a60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800896e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008972:	4b37      	ldr	r3, [pc, #220]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800897a:	ee07 3a90 	vmov	s15, r3
 800897e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008982:	ed97 6a03 	vldr	s12, [r7, #12]
 8008986:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008a58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800898a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800898e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008992:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800899a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800899e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80089a2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80089a4:	4b2a      	ldr	r3, [pc, #168]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a8:	0a5b      	lsrs	r3, r3, #9
 80089aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089ae:	ee07 3a90 	vmov	s15, r3
 80089b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80089ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80089be:	edd7 6a07 	vldr	s13, [r7, #28]
 80089c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80089ca:	ee17 2a90 	vmov	r2, s15
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80089d2:	4b1f      	ldr	r3, [pc, #124]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d6:	0c1b      	lsrs	r3, r3, #16
 80089d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089dc:	ee07 3a90 	vmov	s15, r3
 80089e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80089e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80089ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80089f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80089f8:	ee17 2a90 	vmov	r2, s15
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008a00:	4b13      	ldr	r3, [pc, #76]	; (8008a50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a04:	0e1b      	lsrs	r3, r3, #24
 8008a06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a0a:	ee07 3a90 	vmov	s15, r3
 8008a0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a26:	ee17 2a90 	vmov	r2, s15
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008a2e:	e008      	b.n	8008a42 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	609a      	str	r2, [r3, #8]
}
 8008a42:	bf00      	nop
 8008a44:	3724      	adds	r7, #36	; 0x24
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr
 8008a4e:	bf00      	nop
 8008a50:	58024400 	.word	0x58024400
 8008a54:	03d09000 	.word	0x03d09000
 8008a58:	46000000 	.word	0x46000000
 8008a5c:	4c742400 	.word	0x4c742400
 8008a60:	4a742400 	.word	0x4a742400
 8008a64:	4af42400 	.word	0x4af42400

08008a68 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b089      	sub	sp, #36	; 0x24
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008a70:	4ba0      	ldr	r3, [pc, #640]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a74:	f003 0303 	and.w	r3, r3, #3
 8008a78:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8008a7a:	4b9e      	ldr	r3, [pc, #632]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a7e:	091b      	lsrs	r3, r3, #4
 8008a80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a84:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008a86:	4b9b      	ldr	r3, [pc, #620]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a8a:	f003 0301 	and.w	r3, r3, #1
 8008a8e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008a90:	4b98      	ldr	r3, [pc, #608]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a94:	08db      	lsrs	r3, r3, #3
 8008a96:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008a9a:	693a      	ldr	r2, [r7, #16]
 8008a9c:	fb02 f303 	mul.w	r3, r2, r3
 8008aa0:	ee07 3a90 	vmov	s15, r3
 8008aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aa8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f000 8111 	beq.w	8008cd6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	2b02      	cmp	r3, #2
 8008ab8:	f000 8083 	beq.w	8008bc2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008abc:	69bb      	ldr	r3, [r7, #24]
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	f200 80a1 	bhi.w	8008c06 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008ac4:	69bb      	ldr	r3, [r7, #24]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d003      	beq.n	8008ad2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d056      	beq.n	8008b7e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008ad0:	e099      	b.n	8008c06 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ad2:	4b88      	ldr	r3, [pc, #544]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f003 0320 	and.w	r3, r3, #32
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d02d      	beq.n	8008b3a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008ade:	4b85      	ldr	r3, [pc, #532]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	08db      	lsrs	r3, r3, #3
 8008ae4:	f003 0303 	and.w	r3, r3, #3
 8008ae8:	4a83      	ldr	r2, [pc, #524]	; (8008cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008aea:	fa22 f303 	lsr.w	r3, r2, r3
 8008aee:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	ee07 3a90 	vmov	s15, r3
 8008af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	ee07 3a90 	vmov	s15, r3
 8008b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b08:	4b7a      	ldr	r3, [pc, #488]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b10:	ee07 3a90 	vmov	s15, r3
 8008b14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b18:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b1c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8008cfc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008b20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b34:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008b38:	e087      	b.n	8008c4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	ee07 3a90 	vmov	s15, r3
 8008b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b44:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8008d00 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008b48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b4c:	4b69      	ldr	r3, [pc, #420]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b54:	ee07 3a90 	vmov	s15, r3
 8008b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b60:	eddf 5a66 	vldr	s11, [pc, #408]	; 8008cfc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008b64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b78:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008b7c:	e065      	b.n	8008c4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	ee07 3a90 	vmov	s15, r3
 8008b84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b88:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008d04 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008b8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b90:	4b58      	ldr	r3, [pc, #352]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b98:	ee07 3a90 	vmov	s15, r3
 8008b9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ba0:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ba4:	eddf 5a55 	vldr	s11, [pc, #340]	; 8008cfc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008ba8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bb0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008bb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bbc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008bc0:	e043      	b.n	8008c4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	ee07 3a90 	vmov	s15, r3
 8008bc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bcc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008d08 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008bd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bd4:	4b47      	ldr	r3, [pc, #284]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bdc:	ee07 3a90 	vmov	s15, r3
 8008be0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008be4:	ed97 6a03 	vldr	s12, [r7, #12]
 8008be8:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008cfc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008bec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bf4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008bf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c00:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c04:	e021      	b.n	8008c4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	ee07 3a90 	vmov	s15, r3
 8008c0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c10:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8008d00 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008c14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c18:	4b36      	ldr	r3, [pc, #216]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c20:	ee07 3a90 	vmov	s15, r3
 8008c24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c28:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c2c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008cfc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c44:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c48:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8008c4a:	4b2a      	ldr	r3, [pc, #168]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c4e:	0a5b      	lsrs	r3, r3, #9
 8008c50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c54:	ee07 3a90 	vmov	s15, r3
 8008c58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c64:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c70:	ee17 2a90 	vmov	r2, s15
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8008c78:	4b1e      	ldr	r3, [pc, #120]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c7c:	0c1b      	lsrs	r3, r3, #16
 8008c7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c82:	ee07 3a90 	vmov	s15, r3
 8008c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c92:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c9e:	ee17 2a90 	vmov	r2, s15
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008ca6:	4b13      	ldr	r3, [pc, #76]	; (8008cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008caa:	0e1b      	lsrs	r3, r3, #24
 8008cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cb0:	ee07 3a90 	vmov	s15, r3
 8008cb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cb8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008cbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ccc:	ee17 2a90 	vmov	r2, s15
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008cd4:	e008      	b.n	8008ce8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	609a      	str	r2, [r3, #8]
}
 8008ce8:	bf00      	nop
 8008cea:	3724      	adds	r7, #36	; 0x24
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr
 8008cf4:	58024400 	.word	0x58024400
 8008cf8:	03d09000 	.word	0x03d09000
 8008cfc:	46000000 	.word	0x46000000
 8008d00:	4c742400 	.word	0x4c742400
 8008d04:	4a742400 	.word	0x4a742400
 8008d08:	4af42400 	.word	0x4af42400

08008d0c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d16:	2300      	movs	r3, #0
 8008d18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d1a:	4b53      	ldr	r3, [pc, #332]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d1e:	f003 0303 	and.w	r3, r3, #3
 8008d22:	2b03      	cmp	r3, #3
 8008d24:	d101      	bne.n	8008d2a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e099      	b.n	8008e5e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008d2a:	4b4f      	ldr	r3, [pc, #316]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a4e      	ldr	r2, [pc, #312]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008d30:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008d34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d36:	f7f8 ffe5 	bl	8001d04 <HAL_GetTick>
 8008d3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d3c:	e008      	b.n	8008d50 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008d3e:	f7f8 ffe1 	bl	8001d04 <HAL_GetTick>
 8008d42:	4602      	mov	r2, r0
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	1ad3      	subs	r3, r2, r3
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d901      	bls.n	8008d50 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e086      	b.n	8008e5e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d50:	4b45      	ldr	r3, [pc, #276]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1f0      	bne.n	8008d3e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008d5c:	4b42      	ldr	r3, [pc, #264]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d60:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	031b      	lsls	r3, r3, #12
 8008d6a:	493f      	ldr	r1, [pc, #252]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	628b      	str	r3, [r1, #40]	; 0x28
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	3b01      	subs	r3, #1
 8008d76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	3b01      	subs	r3, #1
 8008d80:	025b      	lsls	r3, r3, #9
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	431a      	orrs	r2, r3
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	041b      	lsls	r3, r3, #16
 8008d8e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008d92:	431a      	orrs	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	691b      	ldr	r3, [r3, #16]
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	061b      	lsls	r3, r3, #24
 8008d9c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008da0:	4931      	ldr	r1, [pc, #196]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008da2:	4313      	orrs	r3, r2
 8008da4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008da6:	4b30      	ldr	r3, [pc, #192]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008daa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	695b      	ldr	r3, [r3, #20]
 8008db2:	492d      	ldr	r1, [pc, #180]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008db4:	4313      	orrs	r3, r2
 8008db6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008db8:	4b2b      	ldr	r3, [pc, #172]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dbc:	f023 0220 	bic.w	r2, r3, #32
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	699b      	ldr	r3, [r3, #24]
 8008dc4:	4928      	ldr	r1, [pc, #160]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008dca:	4b27      	ldr	r3, [pc, #156]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dce:	4a26      	ldr	r2, [pc, #152]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008dd0:	f023 0310 	bic.w	r3, r3, #16
 8008dd4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008dd6:	4b24      	ldr	r3, [pc, #144]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008dd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008dda:	4b24      	ldr	r3, [pc, #144]	; (8008e6c <RCCEx_PLL2_Config+0x160>)
 8008ddc:	4013      	ands	r3, r2
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	69d2      	ldr	r2, [r2, #28]
 8008de2:	00d2      	lsls	r2, r2, #3
 8008de4:	4920      	ldr	r1, [pc, #128]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008de6:	4313      	orrs	r3, r2
 8008de8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008dea:	4b1f      	ldr	r3, [pc, #124]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dee:	4a1e      	ldr	r2, [pc, #120]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008df0:	f043 0310 	orr.w	r3, r3, #16
 8008df4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d106      	bne.n	8008e0a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008dfc:	4b1a      	ldr	r3, [pc, #104]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e00:	4a19      	ldr	r2, [pc, #100]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e02:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e06:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008e08:	e00f      	b.n	8008e2a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d106      	bne.n	8008e1e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008e10:	4b15      	ldr	r3, [pc, #84]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e14:	4a14      	ldr	r2, [pc, #80]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e1a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008e1c:	e005      	b.n	8008e2a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008e1e:	4b12      	ldr	r3, [pc, #72]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e22:	4a11      	ldr	r2, [pc, #68]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008e28:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008e2a:	4b0f      	ldr	r3, [pc, #60]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a0e      	ldr	r2, [pc, #56]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e30:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008e34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e36:	f7f8 ff65 	bl	8001d04 <HAL_GetTick>
 8008e3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e3c:	e008      	b.n	8008e50 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008e3e:	f7f8 ff61 	bl	8001d04 <HAL_GetTick>
 8008e42:	4602      	mov	r2, r0
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	1ad3      	subs	r3, r2, r3
 8008e48:	2b02      	cmp	r3, #2
 8008e4a:	d901      	bls.n	8008e50 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	e006      	b.n	8008e5e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e50:	4b05      	ldr	r3, [pc, #20]	; (8008e68 <RCCEx_PLL2_Config+0x15c>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d0f0      	beq.n	8008e3e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	58024400 	.word	0x58024400
 8008e6c:	ffff0007 	.word	0xffff0007

08008e70 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008e7e:	4b53      	ldr	r3, [pc, #332]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e82:	f003 0303 	and.w	r3, r3, #3
 8008e86:	2b03      	cmp	r3, #3
 8008e88:	d101      	bne.n	8008e8e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e099      	b.n	8008fc2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008e8e:	4b4f      	ldr	r3, [pc, #316]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a4e      	ldr	r2, [pc, #312]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008e94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e9a:	f7f8 ff33 	bl	8001d04 <HAL_GetTick>
 8008e9e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ea0:	e008      	b.n	8008eb4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008ea2:	f7f8 ff2f 	bl	8001d04 <HAL_GetTick>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	2b02      	cmp	r3, #2
 8008eae:	d901      	bls.n	8008eb4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	e086      	b.n	8008fc2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008eb4:	4b45      	ldr	r3, [pc, #276]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1f0      	bne.n	8008ea2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008ec0:	4b42      	ldr	r3, [pc, #264]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	051b      	lsls	r3, r3, #20
 8008ece:	493f      	ldr	r1, [pc, #252]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	628b      	str	r3, [r1, #40]	; 0x28
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	025b      	lsls	r3, r3, #9
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	431a      	orrs	r2, r3
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	3b01      	subs	r3, #1
 8008ef0:	041b      	lsls	r3, r3, #16
 8008ef2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	691b      	ldr	r3, [r3, #16]
 8008efc:	3b01      	subs	r3, #1
 8008efe:	061b      	lsls	r3, r3, #24
 8008f00:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008f04:	4931      	ldr	r1, [pc, #196]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f06:	4313      	orrs	r3, r2
 8008f08:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008f0a:	4b30      	ldr	r3, [pc, #192]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f0e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	695b      	ldr	r3, [r3, #20]
 8008f16:	492d      	ldr	r1, [pc, #180]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008f1c:	4b2b      	ldr	r3, [pc, #172]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f20:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	699b      	ldr	r3, [r3, #24]
 8008f28:	4928      	ldr	r1, [pc, #160]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008f2e:	4b27      	ldr	r3, [pc, #156]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f32:	4a26      	ldr	r2, [pc, #152]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f38:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008f3a:	4b24      	ldr	r3, [pc, #144]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f3e:	4b24      	ldr	r3, [pc, #144]	; (8008fd0 <RCCEx_PLL3_Config+0x160>)
 8008f40:	4013      	ands	r3, r2
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	69d2      	ldr	r2, [r2, #28]
 8008f46:	00d2      	lsls	r2, r2, #3
 8008f48:	4920      	ldr	r1, [pc, #128]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008f4e:	4b1f      	ldr	r3, [pc, #124]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f52:	4a1e      	ldr	r2, [pc, #120]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f58:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d106      	bne.n	8008f6e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008f60:	4b1a      	ldr	r3, [pc, #104]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f64:	4a19      	ldr	r2, [pc, #100]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f66:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008f6a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008f6c:	e00f      	b.n	8008f8e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d106      	bne.n	8008f82 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008f74:	4b15      	ldr	r3, [pc, #84]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f78:	4a14      	ldr	r2, [pc, #80]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f7a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008f7e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008f80:	e005      	b.n	8008f8e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008f82:	4b12      	ldr	r3, [pc, #72]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f86:	4a11      	ldr	r2, [pc, #68]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008f8c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008f8e:	4b0f      	ldr	r3, [pc, #60]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a0e      	ldr	r2, [pc, #56]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f9a:	f7f8 feb3 	bl	8001d04 <HAL_GetTick>
 8008f9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008fa0:	e008      	b.n	8008fb4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008fa2:	f7f8 feaf 	bl	8001d04 <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d901      	bls.n	8008fb4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008fb0:	2303      	movs	r3, #3
 8008fb2:	e006      	b.n	8008fc2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008fb4:	4b05      	ldr	r3, [pc, #20]	; (8008fcc <RCCEx_PLL3_Config+0x15c>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d0f0      	beq.n	8008fa2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	58024400 	.word	0x58024400
 8008fd0:	ffff0007 	.word	0xffff0007

08008fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d101      	bne.n	8008fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e049      	b.n	800907a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fec:	b2db      	uxtb	r3, r3
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d106      	bne.n	8009000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f7f8 fcde 	bl	80019bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2202      	movs	r2, #2
 8009004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	3304      	adds	r3, #4
 8009010:	4619      	mov	r1, r3
 8009012:	4610      	mov	r0, r2
 8009014:	f000 f99e 	bl	8009354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2201      	movs	r2, #1
 8009044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2201      	movs	r2, #1
 800904c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2201      	movs	r2, #1
 8009074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009078:	2300      	movs	r3, #0
}
 800907a:	4618      	mov	r0, r3
 800907c:	3708      	adds	r7, #8
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
	...

08009084 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009084:	b480      	push	{r7}
 8009086:	b085      	sub	sp, #20
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b01      	cmp	r3, #1
 8009096:	d001      	beq.n	800909c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	e04c      	b.n	8009136 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2202      	movs	r2, #2
 80090a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a26      	ldr	r2, [pc, #152]	; (8009144 <HAL_TIM_Base_Start+0xc0>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d022      	beq.n	80090f4 <HAL_TIM_Base_Start+0x70>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090b6:	d01d      	beq.n	80090f4 <HAL_TIM_Base_Start+0x70>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a22      	ldr	r2, [pc, #136]	; (8009148 <HAL_TIM_Base_Start+0xc4>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d018      	beq.n	80090f4 <HAL_TIM_Base_Start+0x70>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a21      	ldr	r2, [pc, #132]	; (800914c <HAL_TIM_Base_Start+0xc8>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d013      	beq.n	80090f4 <HAL_TIM_Base_Start+0x70>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a1f      	ldr	r2, [pc, #124]	; (8009150 <HAL_TIM_Base_Start+0xcc>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d00e      	beq.n	80090f4 <HAL_TIM_Base_Start+0x70>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a1e      	ldr	r2, [pc, #120]	; (8009154 <HAL_TIM_Base_Start+0xd0>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d009      	beq.n	80090f4 <HAL_TIM_Base_Start+0x70>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a1c      	ldr	r2, [pc, #112]	; (8009158 <HAL_TIM_Base_Start+0xd4>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d004      	beq.n	80090f4 <HAL_TIM_Base_Start+0x70>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a1b      	ldr	r2, [pc, #108]	; (800915c <HAL_TIM_Base_Start+0xd8>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d115      	bne.n	8009120 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	689a      	ldr	r2, [r3, #8]
 80090fa:	4b19      	ldr	r3, [pc, #100]	; (8009160 <HAL_TIM_Base_Start+0xdc>)
 80090fc:	4013      	ands	r3, r2
 80090fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2b06      	cmp	r3, #6
 8009104:	d015      	beq.n	8009132 <HAL_TIM_Base_Start+0xae>
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800910c:	d011      	beq.n	8009132 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f042 0201 	orr.w	r2, r2, #1
 800911c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800911e:	e008      	b.n	8009132 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f042 0201 	orr.w	r2, r2, #1
 800912e:	601a      	str	r2, [r3, #0]
 8009130:	e000      	b.n	8009134 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009132:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3714      	adds	r7, #20
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	40010000 	.word	0x40010000
 8009148:	40000400 	.word	0x40000400
 800914c:	40000800 	.word	0x40000800
 8009150:	40000c00 	.word	0x40000c00
 8009154:	40010400 	.word	0x40010400
 8009158:	40001800 	.word	0x40001800
 800915c:	40014000 	.word	0x40014000
 8009160:	00010007 	.word	0x00010007

08009164 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800916e:	2300      	movs	r3, #0
 8009170:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009178:	2b01      	cmp	r3, #1
 800917a:	d101      	bne.n	8009180 <HAL_TIM_ConfigClockSource+0x1c>
 800917c:	2302      	movs	r3, #2
 800917e:	e0dc      	b.n	800933a <HAL_TIM_ConfigClockSource+0x1d6>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2202      	movs	r2, #2
 800918c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009198:	68ba      	ldr	r2, [r7, #8]
 800919a:	4b6a      	ldr	r3, [pc, #424]	; (8009344 <HAL_TIM_ConfigClockSource+0x1e0>)
 800919c:	4013      	ands	r3, r2
 800919e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68ba      	ldr	r2, [r7, #8]
 80091ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4a64      	ldr	r2, [pc, #400]	; (8009348 <HAL_TIM_ConfigClockSource+0x1e4>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	f000 80a9 	beq.w	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 80091bc:	4a62      	ldr	r2, [pc, #392]	; (8009348 <HAL_TIM_ConfigClockSource+0x1e4>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	f200 80ae 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 80091c4:	4a61      	ldr	r2, [pc, #388]	; (800934c <HAL_TIM_ConfigClockSource+0x1e8>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	f000 80a1 	beq.w	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 80091cc:	4a5f      	ldr	r2, [pc, #380]	; (800934c <HAL_TIM_ConfigClockSource+0x1e8>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	f200 80a6 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 80091d4:	4a5e      	ldr	r2, [pc, #376]	; (8009350 <HAL_TIM_ConfigClockSource+0x1ec>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	f000 8099 	beq.w	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 80091dc:	4a5c      	ldr	r2, [pc, #368]	; (8009350 <HAL_TIM_ConfigClockSource+0x1ec>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	f200 809e 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 80091e4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80091e8:	f000 8091 	beq.w	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 80091ec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80091f0:	f200 8096 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 80091f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80091f8:	f000 8089 	beq.w	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 80091fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009200:	f200 808e 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009204:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009208:	d03e      	beq.n	8009288 <HAL_TIM_ConfigClockSource+0x124>
 800920a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800920e:	f200 8087 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009216:	f000 8086 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x1c2>
 800921a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800921e:	d87f      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009220:	2b70      	cmp	r3, #112	; 0x70
 8009222:	d01a      	beq.n	800925a <HAL_TIM_ConfigClockSource+0xf6>
 8009224:	2b70      	cmp	r3, #112	; 0x70
 8009226:	d87b      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009228:	2b60      	cmp	r3, #96	; 0x60
 800922a:	d050      	beq.n	80092ce <HAL_TIM_ConfigClockSource+0x16a>
 800922c:	2b60      	cmp	r3, #96	; 0x60
 800922e:	d877      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009230:	2b50      	cmp	r3, #80	; 0x50
 8009232:	d03c      	beq.n	80092ae <HAL_TIM_ConfigClockSource+0x14a>
 8009234:	2b50      	cmp	r3, #80	; 0x50
 8009236:	d873      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009238:	2b40      	cmp	r3, #64	; 0x40
 800923a:	d058      	beq.n	80092ee <HAL_TIM_ConfigClockSource+0x18a>
 800923c:	2b40      	cmp	r3, #64	; 0x40
 800923e:	d86f      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009240:	2b30      	cmp	r3, #48	; 0x30
 8009242:	d064      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 8009244:	2b30      	cmp	r3, #48	; 0x30
 8009246:	d86b      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009248:	2b20      	cmp	r3, #32
 800924a:	d060      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 800924c:	2b20      	cmp	r3, #32
 800924e:	d867      	bhi.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
 8009250:	2b00      	cmp	r3, #0
 8009252:	d05c      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 8009254:	2b10      	cmp	r3, #16
 8009256:	d05a      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x1aa>
 8009258:	e062      	b.n	8009320 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6818      	ldr	r0, [r3, #0]
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	6899      	ldr	r1, [r3, #8]
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	685a      	ldr	r2, [r3, #4]
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	68db      	ldr	r3, [r3, #12]
 800926a:	f000 f98b 	bl	8009584 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	689b      	ldr	r3, [r3, #8]
 8009274:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800927c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	609a      	str	r2, [r3, #8]
      break;
 8009286:	e04f      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6818      	ldr	r0, [r3, #0]
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	6899      	ldr	r1, [r3, #8]
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	685a      	ldr	r2, [r3, #4]
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	f000 f974 	bl	8009584 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	689a      	ldr	r2, [r3, #8]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80092aa:	609a      	str	r2, [r3, #8]
      break;
 80092ac:	e03c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6818      	ldr	r0, [r3, #0]
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	6859      	ldr	r1, [r3, #4]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	461a      	mov	r2, r3
 80092bc:	f000 f8e4 	bl	8009488 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2150      	movs	r1, #80	; 0x50
 80092c6:	4618      	mov	r0, r3
 80092c8:	f000 f93e 	bl	8009548 <TIM_ITRx_SetConfig>
      break;
 80092cc:	e02c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6818      	ldr	r0, [r3, #0]
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	6859      	ldr	r1, [r3, #4]
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	68db      	ldr	r3, [r3, #12]
 80092da:	461a      	mov	r2, r3
 80092dc:	f000 f903 	bl	80094e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	2160      	movs	r1, #96	; 0x60
 80092e6:	4618      	mov	r0, r3
 80092e8:	f000 f92e 	bl	8009548 <TIM_ITRx_SetConfig>
      break;
 80092ec:	e01c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6818      	ldr	r0, [r3, #0]
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	6859      	ldr	r1, [r3, #4]
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	68db      	ldr	r3, [r3, #12]
 80092fa:	461a      	mov	r2, r3
 80092fc:	f000 f8c4 	bl	8009488 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2140      	movs	r1, #64	; 0x40
 8009306:	4618      	mov	r0, r3
 8009308:	f000 f91e 	bl	8009548 <TIM_ITRx_SetConfig>
      break;
 800930c:	e00c      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4619      	mov	r1, r3
 8009318:	4610      	mov	r0, r2
 800931a:	f000 f915 	bl	8009548 <TIM_ITRx_SetConfig>
      break;
 800931e:	e003      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	73fb      	strb	r3, [r7, #15]
      break;
 8009324:	e000      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009326:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009338:	7bfb      	ldrb	r3, [r7, #15]
}
 800933a:	4618      	mov	r0, r3
 800933c:	3710      	adds	r7, #16
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}
 8009342:	bf00      	nop
 8009344:	ffceff88 	.word	0xffceff88
 8009348:	00100040 	.word	0x00100040
 800934c:	00100030 	.word	0x00100030
 8009350:	00100020 	.word	0x00100020

08009354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009354:	b480      	push	{r7}
 8009356:	b085      	sub	sp, #20
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	4a40      	ldr	r2, [pc, #256]	; (8009468 <TIM_Base_SetConfig+0x114>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d013      	beq.n	8009394 <TIM_Base_SetConfig+0x40>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009372:	d00f      	beq.n	8009394 <TIM_Base_SetConfig+0x40>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	4a3d      	ldr	r2, [pc, #244]	; (800946c <TIM_Base_SetConfig+0x118>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d00b      	beq.n	8009394 <TIM_Base_SetConfig+0x40>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a3c      	ldr	r2, [pc, #240]	; (8009470 <TIM_Base_SetConfig+0x11c>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d007      	beq.n	8009394 <TIM_Base_SetConfig+0x40>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	4a3b      	ldr	r2, [pc, #236]	; (8009474 <TIM_Base_SetConfig+0x120>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d003      	beq.n	8009394 <TIM_Base_SetConfig+0x40>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4a3a      	ldr	r2, [pc, #232]	; (8009478 <TIM_Base_SetConfig+0x124>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d108      	bne.n	80093a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800939a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a2f      	ldr	r2, [pc, #188]	; (8009468 <TIM_Base_SetConfig+0x114>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d01f      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093b4:	d01b      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a2c      	ldr	r2, [pc, #176]	; (800946c <TIM_Base_SetConfig+0x118>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d017      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a2b      	ldr	r2, [pc, #172]	; (8009470 <TIM_Base_SetConfig+0x11c>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d013      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a2a      	ldr	r2, [pc, #168]	; (8009474 <TIM_Base_SetConfig+0x120>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d00f      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	4a29      	ldr	r2, [pc, #164]	; (8009478 <TIM_Base_SetConfig+0x124>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d00b      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a28      	ldr	r2, [pc, #160]	; (800947c <TIM_Base_SetConfig+0x128>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d007      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4a27      	ldr	r2, [pc, #156]	; (8009480 <TIM_Base_SetConfig+0x12c>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d003      	beq.n	80093ee <TIM_Base_SetConfig+0x9a>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a26      	ldr	r2, [pc, #152]	; (8009484 <TIM_Base_SetConfig+0x130>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d108      	bne.n	8009400 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	68db      	ldr	r3, [r3, #12]
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	4313      	orrs	r3, r2
 80093fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	695b      	ldr	r3, [r3, #20]
 800940a:	4313      	orrs	r3, r2
 800940c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	68fa      	ldr	r2, [r7, #12]
 8009412:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	689a      	ldr	r2, [r3, #8]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	681a      	ldr	r2, [r3, #0]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a10      	ldr	r2, [pc, #64]	; (8009468 <TIM_Base_SetConfig+0x114>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d00f      	beq.n	800944c <TIM_Base_SetConfig+0xf8>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a12      	ldr	r2, [pc, #72]	; (8009478 <TIM_Base_SetConfig+0x124>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d00b      	beq.n	800944c <TIM_Base_SetConfig+0xf8>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a11      	ldr	r2, [pc, #68]	; (800947c <TIM_Base_SetConfig+0x128>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d007      	beq.n	800944c <TIM_Base_SetConfig+0xf8>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a10      	ldr	r2, [pc, #64]	; (8009480 <TIM_Base_SetConfig+0x12c>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d003      	beq.n	800944c <TIM_Base_SetConfig+0xf8>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a0f      	ldr	r2, [pc, #60]	; (8009484 <TIM_Base_SetConfig+0x130>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d103      	bne.n	8009454 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	691a      	ldr	r2, [r3, #16]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	615a      	str	r2, [r3, #20]
}
 800945a:	bf00      	nop
 800945c:	3714      	adds	r7, #20
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr
 8009466:	bf00      	nop
 8009468:	40010000 	.word	0x40010000
 800946c:	40000400 	.word	0x40000400
 8009470:	40000800 	.word	0x40000800
 8009474:	40000c00 	.word	0x40000c00
 8009478:	40010400 	.word	0x40010400
 800947c:	40014000 	.word	0x40014000
 8009480:	40014400 	.word	0x40014400
 8009484:	40014800 	.word	0x40014800

08009488 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009488:	b480      	push	{r7}
 800948a:	b087      	sub	sp, #28
 800948c:	af00      	add	r7, sp, #0
 800948e:	60f8      	str	r0, [r7, #12]
 8009490:	60b9      	str	r1, [r7, #8]
 8009492:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6a1b      	ldr	r3, [r3, #32]
 8009498:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	6a1b      	ldr	r3, [r3, #32]
 800949e:	f023 0201 	bic.w	r2, r3, #1
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	699b      	ldr	r3, [r3, #24]
 80094aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	011b      	lsls	r3, r3, #4
 80094b8:	693a      	ldr	r2, [r7, #16]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	f023 030a 	bic.w	r3, r3, #10
 80094c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094c6:	697a      	ldr	r2, [r7, #20]
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	693a      	ldr	r2, [r7, #16]
 80094d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	621a      	str	r2, [r3, #32]
}
 80094da:	bf00      	nop
 80094dc:	371c      	adds	r7, #28
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr

080094e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094e6:	b480      	push	{r7}
 80094e8:	b087      	sub	sp, #28
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	60f8      	str	r0, [r7, #12]
 80094ee:	60b9      	str	r1, [r7, #8]
 80094f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	6a1b      	ldr	r3, [r3, #32]
 80094f6:	f023 0210 	bic.w	r2, r3, #16
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6a1b      	ldr	r3, [r3, #32]
 8009508:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009510:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	031b      	lsls	r3, r3, #12
 8009516:	697a      	ldr	r2, [r7, #20]
 8009518:	4313      	orrs	r3, r2
 800951a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009522:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	011b      	lsls	r3, r3, #4
 8009528:	693a      	ldr	r2, [r7, #16]
 800952a:	4313      	orrs	r3, r2
 800952c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	697a      	ldr	r2, [r7, #20]
 8009532:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	621a      	str	r2, [r3, #32]
}
 800953a:	bf00      	nop
 800953c:	371c      	adds	r7, #28
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr
	...

08009548 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009548:	b480      	push	{r7}
 800954a:	b085      	sub	sp, #20
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009558:	68fa      	ldr	r2, [r7, #12]
 800955a:	4b09      	ldr	r3, [pc, #36]	; (8009580 <TIM_ITRx_SetConfig+0x38>)
 800955c:	4013      	ands	r3, r2
 800955e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009560:	683a      	ldr	r2, [r7, #0]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	4313      	orrs	r3, r2
 8009566:	f043 0307 	orr.w	r3, r3, #7
 800956a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68fa      	ldr	r2, [r7, #12]
 8009570:	609a      	str	r2, [r3, #8]
}
 8009572:	bf00      	nop
 8009574:	3714      	adds	r7, #20
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	ffcfff8f 	.word	0xffcfff8f

08009584 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009584:	b480      	push	{r7}
 8009586:	b087      	sub	sp, #28
 8009588:	af00      	add	r7, sp, #0
 800958a:	60f8      	str	r0, [r7, #12]
 800958c:	60b9      	str	r1, [r7, #8]
 800958e:	607a      	str	r2, [r7, #4]
 8009590:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	689b      	ldr	r3, [r3, #8]
 8009596:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800959e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	021a      	lsls	r2, r3, #8
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	431a      	orrs	r2, r3
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	4313      	orrs	r3, r2
 80095ac:	697a      	ldr	r2, [r7, #20]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	697a      	ldr	r2, [r7, #20]
 80095b6:	609a      	str	r2, [r3, #8]
}
 80095b8:	bf00      	nop
 80095ba:	371c      	adds	r7, #28
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b085      	sub	sp, #20
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
 80095cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d101      	bne.n	80095dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80095d8:	2302      	movs	r3, #2
 80095da:	e06d      	b.n	80096b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2202      	movs	r2, #2
 80095e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a30      	ldr	r2, [pc, #192]	; (80096c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d004      	beq.n	8009610 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a2f      	ldr	r2, [pc, #188]	; (80096c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d108      	bne.n	8009622 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009616:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	4313      	orrs	r3, r2
 8009620:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009628:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	68fa      	ldr	r2, [r7, #12]
 8009630:	4313      	orrs	r3, r2
 8009632:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	68fa      	ldr	r2, [r7, #12]
 800963a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a20      	ldr	r2, [pc, #128]	; (80096c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d022      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800964e:	d01d      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a1d      	ldr	r2, [pc, #116]	; (80096cc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d018      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a1c      	ldr	r2, [pc, #112]	; (80096d0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d013      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a1a      	ldr	r2, [pc, #104]	; (80096d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d00e      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a15      	ldr	r2, [pc, #84]	; (80096c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d009      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a16      	ldr	r2, [pc, #88]	; (80096d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d004      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a15      	ldr	r2, [pc, #84]	; (80096dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d10c      	bne.n	80096a6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009692:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	68ba      	ldr	r2, [r7, #8]
 800969a:	4313      	orrs	r3, r2
 800969c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2201      	movs	r2, #1
 80096aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3714      	adds	r7, #20
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr
 80096c4:	40010000 	.word	0x40010000
 80096c8:	40010400 	.word	0x40010400
 80096cc:	40000400 	.word	0x40000400
 80096d0:	40000800 	.word	0x40000800
 80096d4:	40000c00 	.word	0x40000c00
 80096d8:	40001800 	.word	0x40001800
 80096dc:	40014000 	.word	0x40014000

080096e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d101      	bne.n	80096f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80096ee:	2301      	movs	r3, #1
 80096f0:	e042      	b.n	8009778 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d106      	bne.n	800970a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2200      	movs	r2, #0
 8009700:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f7f8 f9df 	bl	8001ac8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2224      	movs	r2, #36	; 0x24
 800970e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f022 0201 	bic.w	r2, r2, #1
 8009720:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f000 f82c 	bl	8009780 <UART_SetConfig>
 8009728:	4603      	mov	r3, r0
 800972a:	2b01      	cmp	r3, #1
 800972c:	d101      	bne.n	8009732 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	e022      	b.n	8009778 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009736:	2b00      	cmp	r3, #0
 8009738:	d002      	beq.n	8009740 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 fe8c 	bl	800a458 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800974e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	689a      	ldr	r2, [r3, #8]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800975e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f042 0201 	orr.w	r2, r2, #1
 800976e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 ff13 	bl	800a59c <UART_CheckIdleState>
 8009776:	4603      	mov	r3, r0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3708      	adds	r7, #8
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009784:	b092      	sub	sp, #72	; 0x48
 8009786:	af00      	add	r7, sp, #0
 8009788:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800978a:	2300      	movs	r3, #0
 800978c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	689a      	ldr	r2, [r3, #8]
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	691b      	ldr	r3, [r3, #16]
 8009798:	431a      	orrs	r2, r3
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	695b      	ldr	r3, [r3, #20]
 800979e:	431a      	orrs	r2, r3
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	69db      	ldr	r3, [r3, #28]
 80097a4:	4313      	orrs	r3, r2
 80097a6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	4bbe      	ldr	r3, [pc, #760]	; (8009aa8 <UART_SetConfig+0x328>)
 80097b0:	4013      	ands	r3, r2
 80097b2:	697a      	ldr	r2, [r7, #20]
 80097b4:	6812      	ldr	r2, [r2, #0]
 80097b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80097b8:	430b      	orrs	r3, r1
 80097ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	68da      	ldr	r2, [r3, #12]
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	430a      	orrs	r2, r1
 80097d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	699b      	ldr	r3, [r3, #24]
 80097d6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4ab3      	ldr	r2, [pc, #716]	; (8009aac <UART_SetConfig+0x32c>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d004      	beq.n	80097ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	6a1b      	ldr	r3, [r3, #32]
 80097e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097e8:	4313      	orrs	r3, r2
 80097ea:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	689a      	ldr	r2, [r3, #8]
 80097f2:	4baf      	ldr	r3, [pc, #700]	; (8009ab0 <UART_SetConfig+0x330>)
 80097f4:	4013      	ands	r3, r2
 80097f6:	697a      	ldr	r2, [r7, #20]
 80097f8:	6812      	ldr	r2, [r2, #0]
 80097fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80097fc:	430b      	orrs	r3, r1
 80097fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009806:	f023 010f 	bic.w	r1, r3, #15
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	430a      	orrs	r2, r1
 8009814:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4aa6      	ldr	r2, [pc, #664]	; (8009ab4 <UART_SetConfig+0x334>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d177      	bne.n	8009910 <UART_SetConfig+0x190>
 8009820:	4ba5      	ldr	r3, [pc, #660]	; (8009ab8 <UART_SetConfig+0x338>)
 8009822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009824:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009828:	2b28      	cmp	r3, #40	; 0x28
 800982a:	d86d      	bhi.n	8009908 <UART_SetConfig+0x188>
 800982c:	a201      	add	r2, pc, #4	; (adr r2, 8009834 <UART_SetConfig+0xb4>)
 800982e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009832:	bf00      	nop
 8009834:	080098d9 	.word	0x080098d9
 8009838:	08009909 	.word	0x08009909
 800983c:	08009909 	.word	0x08009909
 8009840:	08009909 	.word	0x08009909
 8009844:	08009909 	.word	0x08009909
 8009848:	08009909 	.word	0x08009909
 800984c:	08009909 	.word	0x08009909
 8009850:	08009909 	.word	0x08009909
 8009854:	080098e1 	.word	0x080098e1
 8009858:	08009909 	.word	0x08009909
 800985c:	08009909 	.word	0x08009909
 8009860:	08009909 	.word	0x08009909
 8009864:	08009909 	.word	0x08009909
 8009868:	08009909 	.word	0x08009909
 800986c:	08009909 	.word	0x08009909
 8009870:	08009909 	.word	0x08009909
 8009874:	080098e9 	.word	0x080098e9
 8009878:	08009909 	.word	0x08009909
 800987c:	08009909 	.word	0x08009909
 8009880:	08009909 	.word	0x08009909
 8009884:	08009909 	.word	0x08009909
 8009888:	08009909 	.word	0x08009909
 800988c:	08009909 	.word	0x08009909
 8009890:	08009909 	.word	0x08009909
 8009894:	080098f1 	.word	0x080098f1
 8009898:	08009909 	.word	0x08009909
 800989c:	08009909 	.word	0x08009909
 80098a0:	08009909 	.word	0x08009909
 80098a4:	08009909 	.word	0x08009909
 80098a8:	08009909 	.word	0x08009909
 80098ac:	08009909 	.word	0x08009909
 80098b0:	08009909 	.word	0x08009909
 80098b4:	080098f9 	.word	0x080098f9
 80098b8:	08009909 	.word	0x08009909
 80098bc:	08009909 	.word	0x08009909
 80098c0:	08009909 	.word	0x08009909
 80098c4:	08009909 	.word	0x08009909
 80098c8:	08009909 	.word	0x08009909
 80098cc:	08009909 	.word	0x08009909
 80098d0:	08009909 	.word	0x08009909
 80098d4:	08009901 	.word	0x08009901
 80098d8:	2301      	movs	r3, #1
 80098da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098de:	e326      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80098e0:	2304      	movs	r3, #4
 80098e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098e6:	e322      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80098e8:	2308      	movs	r3, #8
 80098ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098ee:	e31e      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80098f0:	2310      	movs	r3, #16
 80098f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098f6:	e31a      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80098f8:	2320      	movs	r3, #32
 80098fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098fe:	e316      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009900:	2340      	movs	r3, #64	; 0x40
 8009902:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009906:	e312      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009908:	2380      	movs	r3, #128	; 0x80
 800990a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800990e:	e30e      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009910:	697b      	ldr	r3, [r7, #20]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a69      	ldr	r2, [pc, #420]	; (8009abc <UART_SetConfig+0x33c>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d130      	bne.n	800997c <UART_SetConfig+0x1fc>
 800991a:	4b67      	ldr	r3, [pc, #412]	; (8009ab8 <UART_SetConfig+0x338>)
 800991c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800991e:	f003 0307 	and.w	r3, r3, #7
 8009922:	2b05      	cmp	r3, #5
 8009924:	d826      	bhi.n	8009974 <UART_SetConfig+0x1f4>
 8009926:	a201      	add	r2, pc, #4	; (adr r2, 800992c <UART_SetConfig+0x1ac>)
 8009928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800992c:	08009945 	.word	0x08009945
 8009930:	0800994d 	.word	0x0800994d
 8009934:	08009955 	.word	0x08009955
 8009938:	0800995d 	.word	0x0800995d
 800993c:	08009965 	.word	0x08009965
 8009940:	0800996d 	.word	0x0800996d
 8009944:	2300      	movs	r3, #0
 8009946:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800994a:	e2f0      	b.n	8009f2e <UART_SetConfig+0x7ae>
 800994c:	2304      	movs	r3, #4
 800994e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009952:	e2ec      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009954:	2308      	movs	r3, #8
 8009956:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800995a:	e2e8      	b.n	8009f2e <UART_SetConfig+0x7ae>
 800995c:	2310      	movs	r3, #16
 800995e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009962:	e2e4      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009964:	2320      	movs	r3, #32
 8009966:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800996a:	e2e0      	b.n	8009f2e <UART_SetConfig+0x7ae>
 800996c:	2340      	movs	r3, #64	; 0x40
 800996e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009972:	e2dc      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009974:	2380      	movs	r3, #128	; 0x80
 8009976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800997a:	e2d8      	b.n	8009f2e <UART_SetConfig+0x7ae>
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a4f      	ldr	r2, [pc, #316]	; (8009ac0 <UART_SetConfig+0x340>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d130      	bne.n	80099e8 <UART_SetConfig+0x268>
 8009986:	4b4c      	ldr	r3, [pc, #304]	; (8009ab8 <UART_SetConfig+0x338>)
 8009988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800998a:	f003 0307 	and.w	r3, r3, #7
 800998e:	2b05      	cmp	r3, #5
 8009990:	d826      	bhi.n	80099e0 <UART_SetConfig+0x260>
 8009992:	a201      	add	r2, pc, #4	; (adr r2, 8009998 <UART_SetConfig+0x218>)
 8009994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009998:	080099b1 	.word	0x080099b1
 800999c:	080099b9 	.word	0x080099b9
 80099a0:	080099c1 	.word	0x080099c1
 80099a4:	080099c9 	.word	0x080099c9
 80099a8:	080099d1 	.word	0x080099d1
 80099ac:	080099d9 	.word	0x080099d9
 80099b0:	2300      	movs	r3, #0
 80099b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099b6:	e2ba      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80099b8:	2304      	movs	r3, #4
 80099ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099be:	e2b6      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80099c0:	2308      	movs	r3, #8
 80099c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099c6:	e2b2      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80099c8:	2310      	movs	r3, #16
 80099ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099ce:	e2ae      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80099d0:	2320      	movs	r3, #32
 80099d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099d6:	e2aa      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80099d8:	2340      	movs	r3, #64	; 0x40
 80099da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099de:	e2a6      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80099e0:	2380      	movs	r3, #128	; 0x80
 80099e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099e6:	e2a2      	b.n	8009f2e <UART_SetConfig+0x7ae>
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a35      	ldr	r2, [pc, #212]	; (8009ac4 <UART_SetConfig+0x344>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d130      	bne.n	8009a54 <UART_SetConfig+0x2d4>
 80099f2:	4b31      	ldr	r3, [pc, #196]	; (8009ab8 <UART_SetConfig+0x338>)
 80099f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099f6:	f003 0307 	and.w	r3, r3, #7
 80099fa:	2b05      	cmp	r3, #5
 80099fc:	d826      	bhi.n	8009a4c <UART_SetConfig+0x2cc>
 80099fe:	a201      	add	r2, pc, #4	; (adr r2, 8009a04 <UART_SetConfig+0x284>)
 8009a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a04:	08009a1d 	.word	0x08009a1d
 8009a08:	08009a25 	.word	0x08009a25
 8009a0c:	08009a2d 	.word	0x08009a2d
 8009a10:	08009a35 	.word	0x08009a35
 8009a14:	08009a3d 	.word	0x08009a3d
 8009a18:	08009a45 	.word	0x08009a45
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a22:	e284      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a24:	2304      	movs	r3, #4
 8009a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a2a:	e280      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a2c:	2308      	movs	r3, #8
 8009a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a32:	e27c      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a34:	2310      	movs	r3, #16
 8009a36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a3a:	e278      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a3c:	2320      	movs	r3, #32
 8009a3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a42:	e274      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a44:	2340      	movs	r3, #64	; 0x40
 8009a46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a4a:	e270      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a4c:	2380      	movs	r3, #128	; 0x80
 8009a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a52:	e26c      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a1b      	ldr	r2, [pc, #108]	; (8009ac8 <UART_SetConfig+0x348>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d142      	bne.n	8009ae4 <UART_SetConfig+0x364>
 8009a5e:	4b16      	ldr	r3, [pc, #88]	; (8009ab8 <UART_SetConfig+0x338>)
 8009a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a62:	f003 0307 	and.w	r3, r3, #7
 8009a66:	2b05      	cmp	r3, #5
 8009a68:	d838      	bhi.n	8009adc <UART_SetConfig+0x35c>
 8009a6a:	a201      	add	r2, pc, #4	; (adr r2, 8009a70 <UART_SetConfig+0x2f0>)
 8009a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a70:	08009a89 	.word	0x08009a89
 8009a74:	08009a91 	.word	0x08009a91
 8009a78:	08009a99 	.word	0x08009a99
 8009a7c:	08009aa1 	.word	0x08009aa1
 8009a80:	08009acd 	.word	0x08009acd
 8009a84:	08009ad5 	.word	0x08009ad5
 8009a88:	2300      	movs	r3, #0
 8009a8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a8e:	e24e      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a90:	2304      	movs	r3, #4
 8009a92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a96:	e24a      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009a98:	2308      	movs	r3, #8
 8009a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a9e:	e246      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009aa0:	2310      	movs	r3, #16
 8009aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009aa6:	e242      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009aa8:	cfff69f3 	.word	0xcfff69f3
 8009aac:	58000c00 	.word	0x58000c00
 8009ab0:	11fff4ff 	.word	0x11fff4ff
 8009ab4:	40011000 	.word	0x40011000
 8009ab8:	58024400 	.word	0x58024400
 8009abc:	40004400 	.word	0x40004400
 8009ac0:	40004800 	.word	0x40004800
 8009ac4:	40004c00 	.word	0x40004c00
 8009ac8:	40005000 	.word	0x40005000
 8009acc:	2320      	movs	r3, #32
 8009ace:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ad2:	e22c      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009ad4:	2340      	movs	r3, #64	; 0x40
 8009ad6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ada:	e228      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009adc:	2380      	movs	r3, #128	; 0x80
 8009ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ae2:	e224      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4ab1      	ldr	r2, [pc, #708]	; (8009db0 <UART_SetConfig+0x630>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d176      	bne.n	8009bdc <UART_SetConfig+0x45c>
 8009aee:	4bb1      	ldr	r3, [pc, #708]	; (8009db4 <UART_SetConfig+0x634>)
 8009af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009af2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009af6:	2b28      	cmp	r3, #40	; 0x28
 8009af8:	d86c      	bhi.n	8009bd4 <UART_SetConfig+0x454>
 8009afa:	a201      	add	r2, pc, #4	; (adr r2, 8009b00 <UART_SetConfig+0x380>)
 8009afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b00:	08009ba5 	.word	0x08009ba5
 8009b04:	08009bd5 	.word	0x08009bd5
 8009b08:	08009bd5 	.word	0x08009bd5
 8009b0c:	08009bd5 	.word	0x08009bd5
 8009b10:	08009bd5 	.word	0x08009bd5
 8009b14:	08009bd5 	.word	0x08009bd5
 8009b18:	08009bd5 	.word	0x08009bd5
 8009b1c:	08009bd5 	.word	0x08009bd5
 8009b20:	08009bad 	.word	0x08009bad
 8009b24:	08009bd5 	.word	0x08009bd5
 8009b28:	08009bd5 	.word	0x08009bd5
 8009b2c:	08009bd5 	.word	0x08009bd5
 8009b30:	08009bd5 	.word	0x08009bd5
 8009b34:	08009bd5 	.word	0x08009bd5
 8009b38:	08009bd5 	.word	0x08009bd5
 8009b3c:	08009bd5 	.word	0x08009bd5
 8009b40:	08009bb5 	.word	0x08009bb5
 8009b44:	08009bd5 	.word	0x08009bd5
 8009b48:	08009bd5 	.word	0x08009bd5
 8009b4c:	08009bd5 	.word	0x08009bd5
 8009b50:	08009bd5 	.word	0x08009bd5
 8009b54:	08009bd5 	.word	0x08009bd5
 8009b58:	08009bd5 	.word	0x08009bd5
 8009b5c:	08009bd5 	.word	0x08009bd5
 8009b60:	08009bbd 	.word	0x08009bbd
 8009b64:	08009bd5 	.word	0x08009bd5
 8009b68:	08009bd5 	.word	0x08009bd5
 8009b6c:	08009bd5 	.word	0x08009bd5
 8009b70:	08009bd5 	.word	0x08009bd5
 8009b74:	08009bd5 	.word	0x08009bd5
 8009b78:	08009bd5 	.word	0x08009bd5
 8009b7c:	08009bd5 	.word	0x08009bd5
 8009b80:	08009bc5 	.word	0x08009bc5
 8009b84:	08009bd5 	.word	0x08009bd5
 8009b88:	08009bd5 	.word	0x08009bd5
 8009b8c:	08009bd5 	.word	0x08009bd5
 8009b90:	08009bd5 	.word	0x08009bd5
 8009b94:	08009bd5 	.word	0x08009bd5
 8009b98:	08009bd5 	.word	0x08009bd5
 8009b9c:	08009bd5 	.word	0x08009bd5
 8009ba0:	08009bcd 	.word	0x08009bcd
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009baa:	e1c0      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009bac:	2304      	movs	r3, #4
 8009bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bb2:	e1bc      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009bb4:	2308      	movs	r3, #8
 8009bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bba:	e1b8      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009bbc:	2310      	movs	r3, #16
 8009bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bc2:	e1b4      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009bc4:	2320      	movs	r3, #32
 8009bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bca:	e1b0      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009bcc:	2340      	movs	r3, #64	; 0x40
 8009bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bd2:	e1ac      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009bd4:	2380      	movs	r3, #128	; 0x80
 8009bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bda:	e1a8      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4a75      	ldr	r2, [pc, #468]	; (8009db8 <UART_SetConfig+0x638>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d130      	bne.n	8009c48 <UART_SetConfig+0x4c8>
 8009be6:	4b73      	ldr	r3, [pc, #460]	; (8009db4 <UART_SetConfig+0x634>)
 8009be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bea:	f003 0307 	and.w	r3, r3, #7
 8009bee:	2b05      	cmp	r3, #5
 8009bf0:	d826      	bhi.n	8009c40 <UART_SetConfig+0x4c0>
 8009bf2:	a201      	add	r2, pc, #4	; (adr r2, 8009bf8 <UART_SetConfig+0x478>)
 8009bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf8:	08009c11 	.word	0x08009c11
 8009bfc:	08009c19 	.word	0x08009c19
 8009c00:	08009c21 	.word	0x08009c21
 8009c04:	08009c29 	.word	0x08009c29
 8009c08:	08009c31 	.word	0x08009c31
 8009c0c:	08009c39 	.word	0x08009c39
 8009c10:	2300      	movs	r3, #0
 8009c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c16:	e18a      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c18:	2304      	movs	r3, #4
 8009c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c1e:	e186      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c20:	2308      	movs	r3, #8
 8009c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c26:	e182      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c28:	2310      	movs	r3, #16
 8009c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c2e:	e17e      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c30:	2320      	movs	r3, #32
 8009c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c36:	e17a      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c38:	2340      	movs	r3, #64	; 0x40
 8009c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c3e:	e176      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c40:	2380      	movs	r3, #128	; 0x80
 8009c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c46:	e172      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4a5b      	ldr	r2, [pc, #364]	; (8009dbc <UART_SetConfig+0x63c>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d130      	bne.n	8009cb4 <UART_SetConfig+0x534>
 8009c52:	4b58      	ldr	r3, [pc, #352]	; (8009db4 <UART_SetConfig+0x634>)
 8009c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c56:	f003 0307 	and.w	r3, r3, #7
 8009c5a:	2b05      	cmp	r3, #5
 8009c5c:	d826      	bhi.n	8009cac <UART_SetConfig+0x52c>
 8009c5e:	a201      	add	r2, pc, #4	; (adr r2, 8009c64 <UART_SetConfig+0x4e4>)
 8009c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c64:	08009c7d 	.word	0x08009c7d
 8009c68:	08009c85 	.word	0x08009c85
 8009c6c:	08009c8d 	.word	0x08009c8d
 8009c70:	08009c95 	.word	0x08009c95
 8009c74:	08009c9d 	.word	0x08009c9d
 8009c78:	08009ca5 	.word	0x08009ca5
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c82:	e154      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c84:	2304      	movs	r3, #4
 8009c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c8a:	e150      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c8c:	2308      	movs	r3, #8
 8009c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c92:	e14c      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c94:	2310      	movs	r3, #16
 8009c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c9a:	e148      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009c9c:	2320      	movs	r3, #32
 8009c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ca2:	e144      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009ca4:	2340      	movs	r3, #64	; 0x40
 8009ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009caa:	e140      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009cac:	2380      	movs	r3, #128	; 0x80
 8009cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cb2:	e13c      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a41      	ldr	r2, [pc, #260]	; (8009dc0 <UART_SetConfig+0x640>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	f040 8082 	bne.w	8009dc4 <UART_SetConfig+0x644>
 8009cc0:	4b3c      	ldr	r3, [pc, #240]	; (8009db4 <UART_SetConfig+0x634>)
 8009cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cc4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009cc8:	2b28      	cmp	r3, #40	; 0x28
 8009cca:	d86d      	bhi.n	8009da8 <UART_SetConfig+0x628>
 8009ccc:	a201      	add	r2, pc, #4	; (adr r2, 8009cd4 <UART_SetConfig+0x554>)
 8009cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cd2:	bf00      	nop
 8009cd4:	08009d79 	.word	0x08009d79
 8009cd8:	08009da9 	.word	0x08009da9
 8009cdc:	08009da9 	.word	0x08009da9
 8009ce0:	08009da9 	.word	0x08009da9
 8009ce4:	08009da9 	.word	0x08009da9
 8009ce8:	08009da9 	.word	0x08009da9
 8009cec:	08009da9 	.word	0x08009da9
 8009cf0:	08009da9 	.word	0x08009da9
 8009cf4:	08009d81 	.word	0x08009d81
 8009cf8:	08009da9 	.word	0x08009da9
 8009cfc:	08009da9 	.word	0x08009da9
 8009d00:	08009da9 	.word	0x08009da9
 8009d04:	08009da9 	.word	0x08009da9
 8009d08:	08009da9 	.word	0x08009da9
 8009d0c:	08009da9 	.word	0x08009da9
 8009d10:	08009da9 	.word	0x08009da9
 8009d14:	08009d89 	.word	0x08009d89
 8009d18:	08009da9 	.word	0x08009da9
 8009d1c:	08009da9 	.word	0x08009da9
 8009d20:	08009da9 	.word	0x08009da9
 8009d24:	08009da9 	.word	0x08009da9
 8009d28:	08009da9 	.word	0x08009da9
 8009d2c:	08009da9 	.word	0x08009da9
 8009d30:	08009da9 	.word	0x08009da9
 8009d34:	08009d91 	.word	0x08009d91
 8009d38:	08009da9 	.word	0x08009da9
 8009d3c:	08009da9 	.word	0x08009da9
 8009d40:	08009da9 	.word	0x08009da9
 8009d44:	08009da9 	.word	0x08009da9
 8009d48:	08009da9 	.word	0x08009da9
 8009d4c:	08009da9 	.word	0x08009da9
 8009d50:	08009da9 	.word	0x08009da9
 8009d54:	08009d99 	.word	0x08009d99
 8009d58:	08009da9 	.word	0x08009da9
 8009d5c:	08009da9 	.word	0x08009da9
 8009d60:	08009da9 	.word	0x08009da9
 8009d64:	08009da9 	.word	0x08009da9
 8009d68:	08009da9 	.word	0x08009da9
 8009d6c:	08009da9 	.word	0x08009da9
 8009d70:	08009da9 	.word	0x08009da9
 8009d74:	08009da1 	.word	0x08009da1
 8009d78:	2301      	movs	r3, #1
 8009d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d7e:	e0d6      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009d80:	2304      	movs	r3, #4
 8009d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d86:	e0d2      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009d88:	2308      	movs	r3, #8
 8009d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d8e:	e0ce      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009d90:	2310      	movs	r3, #16
 8009d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d96:	e0ca      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009d98:	2320      	movs	r3, #32
 8009d9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d9e:	e0c6      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009da0:	2340      	movs	r3, #64	; 0x40
 8009da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009da6:	e0c2      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009da8:	2380      	movs	r3, #128	; 0x80
 8009daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dae:	e0be      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009db0:	40011400 	.word	0x40011400
 8009db4:	58024400 	.word	0x58024400
 8009db8:	40007800 	.word	0x40007800
 8009dbc:	40007c00 	.word	0x40007c00
 8009dc0:	40011800 	.word	0x40011800
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4aad      	ldr	r2, [pc, #692]	; (800a080 <UART_SetConfig+0x900>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d176      	bne.n	8009ebc <UART_SetConfig+0x73c>
 8009dce:	4bad      	ldr	r3, [pc, #692]	; (800a084 <UART_SetConfig+0x904>)
 8009dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009dd6:	2b28      	cmp	r3, #40	; 0x28
 8009dd8:	d86c      	bhi.n	8009eb4 <UART_SetConfig+0x734>
 8009dda:	a201      	add	r2, pc, #4	; (adr r2, 8009de0 <UART_SetConfig+0x660>)
 8009ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009de0:	08009e85 	.word	0x08009e85
 8009de4:	08009eb5 	.word	0x08009eb5
 8009de8:	08009eb5 	.word	0x08009eb5
 8009dec:	08009eb5 	.word	0x08009eb5
 8009df0:	08009eb5 	.word	0x08009eb5
 8009df4:	08009eb5 	.word	0x08009eb5
 8009df8:	08009eb5 	.word	0x08009eb5
 8009dfc:	08009eb5 	.word	0x08009eb5
 8009e00:	08009e8d 	.word	0x08009e8d
 8009e04:	08009eb5 	.word	0x08009eb5
 8009e08:	08009eb5 	.word	0x08009eb5
 8009e0c:	08009eb5 	.word	0x08009eb5
 8009e10:	08009eb5 	.word	0x08009eb5
 8009e14:	08009eb5 	.word	0x08009eb5
 8009e18:	08009eb5 	.word	0x08009eb5
 8009e1c:	08009eb5 	.word	0x08009eb5
 8009e20:	08009e95 	.word	0x08009e95
 8009e24:	08009eb5 	.word	0x08009eb5
 8009e28:	08009eb5 	.word	0x08009eb5
 8009e2c:	08009eb5 	.word	0x08009eb5
 8009e30:	08009eb5 	.word	0x08009eb5
 8009e34:	08009eb5 	.word	0x08009eb5
 8009e38:	08009eb5 	.word	0x08009eb5
 8009e3c:	08009eb5 	.word	0x08009eb5
 8009e40:	08009e9d 	.word	0x08009e9d
 8009e44:	08009eb5 	.word	0x08009eb5
 8009e48:	08009eb5 	.word	0x08009eb5
 8009e4c:	08009eb5 	.word	0x08009eb5
 8009e50:	08009eb5 	.word	0x08009eb5
 8009e54:	08009eb5 	.word	0x08009eb5
 8009e58:	08009eb5 	.word	0x08009eb5
 8009e5c:	08009eb5 	.word	0x08009eb5
 8009e60:	08009ea5 	.word	0x08009ea5
 8009e64:	08009eb5 	.word	0x08009eb5
 8009e68:	08009eb5 	.word	0x08009eb5
 8009e6c:	08009eb5 	.word	0x08009eb5
 8009e70:	08009eb5 	.word	0x08009eb5
 8009e74:	08009eb5 	.word	0x08009eb5
 8009e78:	08009eb5 	.word	0x08009eb5
 8009e7c:	08009eb5 	.word	0x08009eb5
 8009e80:	08009ead 	.word	0x08009ead
 8009e84:	2301      	movs	r3, #1
 8009e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e8a:	e050      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009e8c:	2304      	movs	r3, #4
 8009e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e92:	e04c      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009e94:	2308      	movs	r3, #8
 8009e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e9a:	e048      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009e9c:	2310      	movs	r3, #16
 8009e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ea2:	e044      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009ea4:	2320      	movs	r3, #32
 8009ea6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009eaa:	e040      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009eac:	2340      	movs	r3, #64	; 0x40
 8009eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009eb2:	e03c      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009eb4:	2380      	movs	r3, #128	; 0x80
 8009eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009eba:	e038      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a71      	ldr	r2, [pc, #452]	; (800a088 <UART_SetConfig+0x908>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d130      	bne.n	8009f28 <UART_SetConfig+0x7a8>
 8009ec6:	4b6f      	ldr	r3, [pc, #444]	; (800a084 <UART_SetConfig+0x904>)
 8009ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eca:	f003 0307 	and.w	r3, r3, #7
 8009ece:	2b05      	cmp	r3, #5
 8009ed0:	d826      	bhi.n	8009f20 <UART_SetConfig+0x7a0>
 8009ed2:	a201      	add	r2, pc, #4	; (adr r2, 8009ed8 <UART_SetConfig+0x758>)
 8009ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed8:	08009ef1 	.word	0x08009ef1
 8009edc:	08009ef9 	.word	0x08009ef9
 8009ee0:	08009f01 	.word	0x08009f01
 8009ee4:	08009f09 	.word	0x08009f09
 8009ee8:	08009f11 	.word	0x08009f11
 8009eec:	08009f19 	.word	0x08009f19
 8009ef0:	2302      	movs	r3, #2
 8009ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ef6:	e01a      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009ef8:	2304      	movs	r3, #4
 8009efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009efe:	e016      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009f00:	2308      	movs	r3, #8
 8009f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f06:	e012      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009f08:	2310      	movs	r3, #16
 8009f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f0e:	e00e      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009f10:	2320      	movs	r3, #32
 8009f12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f16:	e00a      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009f18:	2340      	movs	r3, #64	; 0x40
 8009f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f1e:	e006      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009f20:	2380      	movs	r3, #128	; 0x80
 8009f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f26:	e002      	b.n	8009f2e <UART_SetConfig+0x7ae>
 8009f28:	2380      	movs	r3, #128	; 0x80
 8009f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a55      	ldr	r2, [pc, #340]	; (800a088 <UART_SetConfig+0x908>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	f040 80f8 	bne.w	800a12a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f3a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009f3e:	2b20      	cmp	r3, #32
 8009f40:	dc46      	bgt.n	8009fd0 <UART_SetConfig+0x850>
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	db75      	blt.n	800a032 <UART_SetConfig+0x8b2>
 8009f46:	3b02      	subs	r3, #2
 8009f48:	2b1e      	cmp	r3, #30
 8009f4a:	d872      	bhi.n	800a032 <UART_SetConfig+0x8b2>
 8009f4c:	a201      	add	r2, pc, #4	; (adr r2, 8009f54 <UART_SetConfig+0x7d4>)
 8009f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f52:	bf00      	nop
 8009f54:	08009fd7 	.word	0x08009fd7
 8009f58:	0800a033 	.word	0x0800a033
 8009f5c:	08009fdf 	.word	0x08009fdf
 8009f60:	0800a033 	.word	0x0800a033
 8009f64:	0800a033 	.word	0x0800a033
 8009f68:	0800a033 	.word	0x0800a033
 8009f6c:	08009fef 	.word	0x08009fef
 8009f70:	0800a033 	.word	0x0800a033
 8009f74:	0800a033 	.word	0x0800a033
 8009f78:	0800a033 	.word	0x0800a033
 8009f7c:	0800a033 	.word	0x0800a033
 8009f80:	0800a033 	.word	0x0800a033
 8009f84:	0800a033 	.word	0x0800a033
 8009f88:	0800a033 	.word	0x0800a033
 8009f8c:	08009fff 	.word	0x08009fff
 8009f90:	0800a033 	.word	0x0800a033
 8009f94:	0800a033 	.word	0x0800a033
 8009f98:	0800a033 	.word	0x0800a033
 8009f9c:	0800a033 	.word	0x0800a033
 8009fa0:	0800a033 	.word	0x0800a033
 8009fa4:	0800a033 	.word	0x0800a033
 8009fa8:	0800a033 	.word	0x0800a033
 8009fac:	0800a033 	.word	0x0800a033
 8009fb0:	0800a033 	.word	0x0800a033
 8009fb4:	0800a033 	.word	0x0800a033
 8009fb8:	0800a033 	.word	0x0800a033
 8009fbc:	0800a033 	.word	0x0800a033
 8009fc0:	0800a033 	.word	0x0800a033
 8009fc4:	0800a033 	.word	0x0800a033
 8009fc8:	0800a033 	.word	0x0800a033
 8009fcc:	0800a025 	.word	0x0800a025
 8009fd0:	2b40      	cmp	r3, #64	; 0x40
 8009fd2:	d02a      	beq.n	800a02a <UART_SetConfig+0x8aa>
 8009fd4:	e02d      	b.n	800a032 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009fd6:	f7fe fa89 	bl	80084ec <HAL_RCCEx_GetD3PCLK1Freq>
 8009fda:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009fdc:	e02f      	b.n	800a03e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7fe fa98 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009fec:	e027      	b.n	800a03e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fee:	f107 0318 	add.w	r3, r7, #24
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7fe fbe4 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009ff8:	69fb      	ldr	r3, [r7, #28]
 8009ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009ffc:	e01f      	b.n	800a03e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ffe:	4b21      	ldr	r3, [pc, #132]	; (800a084 <UART_SetConfig+0x904>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0320 	and.w	r3, r3, #32
 800a006:	2b00      	cmp	r3, #0
 800a008:	d009      	beq.n	800a01e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a00a:	4b1e      	ldr	r3, [pc, #120]	; (800a084 <UART_SetConfig+0x904>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	08db      	lsrs	r3, r3, #3
 800a010:	f003 0303 	and.w	r3, r3, #3
 800a014:	4a1d      	ldr	r2, [pc, #116]	; (800a08c <UART_SetConfig+0x90c>)
 800a016:	fa22 f303 	lsr.w	r3, r2, r3
 800a01a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a01c:	e00f      	b.n	800a03e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a01e:	4b1b      	ldr	r3, [pc, #108]	; (800a08c <UART_SetConfig+0x90c>)
 800a020:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a022:	e00c      	b.n	800a03e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a024:	4b1a      	ldr	r3, [pc, #104]	; (800a090 <UART_SetConfig+0x910>)
 800a026:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a028:	e009      	b.n	800a03e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a02a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a02e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a030:	e005      	b.n	800a03e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a032:	2300      	movs	r3, #0
 800a034:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a036:	2301      	movs	r3, #1
 800a038:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a03c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a03e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a040:	2b00      	cmp	r3, #0
 800a042:	f000 81ee 	beq.w	800a422 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a04a:	4a12      	ldr	r2, [pc, #72]	; (800a094 <UART_SetConfig+0x914>)
 800a04c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a050:	461a      	mov	r2, r3
 800a052:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a054:	fbb3 f3f2 	udiv	r3, r3, r2
 800a058:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	4613      	mov	r3, r2
 800a060:	005b      	lsls	r3, r3, #1
 800a062:	4413      	add	r3, r2
 800a064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a066:	429a      	cmp	r2, r3
 800a068:	d305      	bcc.n	800a076 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a06a:	697b      	ldr	r3, [r7, #20]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a070:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a072:	429a      	cmp	r2, r3
 800a074:	d910      	bls.n	800a098 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800a076:	2301      	movs	r3, #1
 800a078:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a07c:	e1d1      	b.n	800a422 <UART_SetConfig+0xca2>
 800a07e:	bf00      	nop
 800a080:	40011c00 	.word	0x40011c00
 800a084:	58024400 	.word	0x58024400
 800a088:	58000c00 	.word	0x58000c00
 800a08c:	03d09000 	.word	0x03d09000
 800a090:	003d0900 	.word	0x003d0900
 800a094:	0800ad90 	.word	0x0800ad90
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a09a:	2200      	movs	r2, #0
 800a09c:	60bb      	str	r3, [r7, #8]
 800a09e:	60fa      	str	r2, [r7, #12]
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0a4:	4ac0      	ldr	r2, [pc, #768]	; (800a3a8 <UART_SetConfig+0xc28>)
 800a0a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	603b      	str	r3, [r7, #0]
 800a0b0:	607a      	str	r2, [r7, #4]
 800a0b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0ba:	f7f6 fad5 	bl	8000668 <__aeabi_uldivmod>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	4610      	mov	r0, r2
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	f04f 0200 	mov.w	r2, #0
 800a0ca:	f04f 0300 	mov.w	r3, #0
 800a0ce:	020b      	lsls	r3, r1, #8
 800a0d0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a0d4:	0202      	lsls	r2, r0, #8
 800a0d6:	6979      	ldr	r1, [r7, #20]
 800a0d8:	6849      	ldr	r1, [r1, #4]
 800a0da:	0849      	lsrs	r1, r1, #1
 800a0dc:	2000      	movs	r0, #0
 800a0de:	460c      	mov	r4, r1
 800a0e0:	4605      	mov	r5, r0
 800a0e2:	eb12 0804 	adds.w	r8, r2, r4
 800a0e6:	eb43 0905 	adc.w	r9, r3, r5
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	469a      	mov	sl, r3
 800a0f2:	4693      	mov	fp, r2
 800a0f4:	4652      	mov	r2, sl
 800a0f6:	465b      	mov	r3, fp
 800a0f8:	4640      	mov	r0, r8
 800a0fa:	4649      	mov	r1, r9
 800a0fc:	f7f6 fab4 	bl	8000668 <__aeabi_uldivmod>
 800a100:	4602      	mov	r2, r0
 800a102:	460b      	mov	r3, r1
 800a104:	4613      	mov	r3, r2
 800a106:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a10a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a10e:	d308      	bcc.n	800a122 <UART_SetConfig+0x9a2>
 800a110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a112:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a116:	d204      	bcs.n	800a122 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a11e:	60da      	str	r2, [r3, #12]
 800a120:	e17f      	b.n	800a422 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800a122:	2301      	movs	r3, #1
 800a124:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a128:	e17b      	b.n	800a422 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	69db      	ldr	r3, [r3, #28]
 800a12e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a132:	f040 80bd 	bne.w	800a2b0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800a136:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a13a:	2b20      	cmp	r3, #32
 800a13c:	dc48      	bgt.n	800a1d0 <UART_SetConfig+0xa50>
 800a13e:	2b00      	cmp	r3, #0
 800a140:	db7b      	blt.n	800a23a <UART_SetConfig+0xaba>
 800a142:	2b20      	cmp	r3, #32
 800a144:	d879      	bhi.n	800a23a <UART_SetConfig+0xaba>
 800a146:	a201      	add	r2, pc, #4	; (adr r2, 800a14c <UART_SetConfig+0x9cc>)
 800a148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a14c:	0800a1d7 	.word	0x0800a1d7
 800a150:	0800a1df 	.word	0x0800a1df
 800a154:	0800a23b 	.word	0x0800a23b
 800a158:	0800a23b 	.word	0x0800a23b
 800a15c:	0800a1e7 	.word	0x0800a1e7
 800a160:	0800a23b 	.word	0x0800a23b
 800a164:	0800a23b 	.word	0x0800a23b
 800a168:	0800a23b 	.word	0x0800a23b
 800a16c:	0800a1f7 	.word	0x0800a1f7
 800a170:	0800a23b 	.word	0x0800a23b
 800a174:	0800a23b 	.word	0x0800a23b
 800a178:	0800a23b 	.word	0x0800a23b
 800a17c:	0800a23b 	.word	0x0800a23b
 800a180:	0800a23b 	.word	0x0800a23b
 800a184:	0800a23b 	.word	0x0800a23b
 800a188:	0800a23b 	.word	0x0800a23b
 800a18c:	0800a207 	.word	0x0800a207
 800a190:	0800a23b 	.word	0x0800a23b
 800a194:	0800a23b 	.word	0x0800a23b
 800a198:	0800a23b 	.word	0x0800a23b
 800a19c:	0800a23b 	.word	0x0800a23b
 800a1a0:	0800a23b 	.word	0x0800a23b
 800a1a4:	0800a23b 	.word	0x0800a23b
 800a1a8:	0800a23b 	.word	0x0800a23b
 800a1ac:	0800a23b 	.word	0x0800a23b
 800a1b0:	0800a23b 	.word	0x0800a23b
 800a1b4:	0800a23b 	.word	0x0800a23b
 800a1b8:	0800a23b 	.word	0x0800a23b
 800a1bc:	0800a23b 	.word	0x0800a23b
 800a1c0:	0800a23b 	.word	0x0800a23b
 800a1c4:	0800a23b 	.word	0x0800a23b
 800a1c8:	0800a23b 	.word	0x0800a23b
 800a1cc:	0800a22d 	.word	0x0800a22d
 800a1d0:	2b40      	cmp	r3, #64	; 0x40
 800a1d2:	d02e      	beq.n	800a232 <UART_SetConfig+0xab2>
 800a1d4:	e031      	b.n	800a23a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1d6:	f7fc fe23 	bl	8006e20 <HAL_RCC_GetPCLK1Freq>
 800a1da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a1dc:	e033      	b.n	800a246 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1de:	f7fc fe35 	bl	8006e4c <HAL_RCC_GetPCLK2Freq>
 800a1e2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a1e4:	e02f      	b.n	800a246 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fe f994 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a1f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a1f4:	e027      	b.n	800a246 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1f6:	f107 0318 	add.w	r3, r7, #24
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f7fe fae0 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a204:	e01f      	b.n	800a246 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a206:	4b69      	ldr	r3, [pc, #420]	; (800a3ac <UART_SetConfig+0xc2c>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f003 0320 	and.w	r3, r3, #32
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d009      	beq.n	800a226 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a212:	4b66      	ldr	r3, [pc, #408]	; (800a3ac <UART_SetConfig+0xc2c>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	08db      	lsrs	r3, r3, #3
 800a218:	f003 0303 	and.w	r3, r3, #3
 800a21c:	4a64      	ldr	r2, [pc, #400]	; (800a3b0 <UART_SetConfig+0xc30>)
 800a21e:	fa22 f303 	lsr.w	r3, r2, r3
 800a222:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a224:	e00f      	b.n	800a246 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800a226:	4b62      	ldr	r3, [pc, #392]	; (800a3b0 <UART_SetConfig+0xc30>)
 800a228:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a22a:	e00c      	b.n	800a246 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a22c:	4b61      	ldr	r3, [pc, #388]	; (800a3b4 <UART_SetConfig+0xc34>)
 800a22e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a230:	e009      	b.n	800a246 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a236:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a238:	e005      	b.n	800a246 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800a23a:	2300      	movs	r3, #0
 800a23c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a244:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a246:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a248:	2b00      	cmp	r3, #0
 800a24a:	f000 80ea 	beq.w	800a422 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a252:	4a55      	ldr	r2, [pc, #340]	; (800a3a8 <UART_SetConfig+0xc28>)
 800a254:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a258:	461a      	mov	r2, r3
 800a25a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a25c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a260:	005a      	lsls	r2, r3, #1
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	085b      	lsrs	r3, r3, #1
 800a268:	441a      	add	r2, r3
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a272:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a276:	2b0f      	cmp	r3, #15
 800a278:	d916      	bls.n	800a2a8 <UART_SetConfig+0xb28>
 800a27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a27c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a280:	d212      	bcs.n	800a2a8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a284:	b29b      	uxth	r3, r3
 800a286:	f023 030f 	bic.w	r3, r3, #15
 800a28a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a28e:	085b      	lsrs	r3, r3, #1
 800a290:	b29b      	uxth	r3, r3
 800a292:	f003 0307 	and.w	r3, r3, #7
 800a296:	b29a      	uxth	r2, r3
 800a298:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a29a:	4313      	orrs	r3, r2
 800a29c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800a29e:	697b      	ldr	r3, [r7, #20]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a2a4:	60da      	str	r2, [r3, #12]
 800a2a6:	e0bc      	b.n	800a422 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a2ae:	e0b8      	b.n	800a422 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2b0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a2b4:	2b20      	cmp	r3, #32
 800a2b6:	dc4b      	bgt.n	800a350 <UART_SetConfig+0xbd0>
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	f2c0 8087 	blt.w	800a3cc <UART_SetConfig+0xc4c>
 800a2be:	2b20      	cmp	r3, #32
 800a2c0:	f200 8084 	bhi.w	800a3cc <UART_SetConfig+0xc4c>
 800a2c4:	a201      	add	r2, pc, #4	; (adr r2, 800a2cc <UART_SetConfig+0xb4c>)
 800a2c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ca:	bf00      	nop
 800a2cc:	0800a357 	.word	0x0800a357
 800a2d0:	0800a35f 	.word	0x0800a35f
 800a2d4:	0800a3cd 	.word	0x0800a3cd
 800a2d8:	0800a3cd 	.word	0x0800a3cd
 800a2dc:	0800a367 	.word	0x0800a367
 800a2e0:	0800a3cd 	.word	0x0800a3cd
 800a2e4:	0800a3cd 	.word	0x0800a3cd
 800a2e8:	0800a3cd 	.word	0x0800a3cd
 800a2ec:	0800a377 	.word	0x0800a377
 800a2f0:	0800a3cd 	.word	0x0800a3cd
 800a2f4:	0800a3cd 	.word	0x0800a3cd
 800a2f8:	0800a3cd 	.word	0x0800a3cd
 800a2fc:	0800a3cd 	.word	0x0800a3cd
 800a300:	0800a3cd 	.word	0x0800a3cd
 800a304:	0800a3cd 	.word	0x0800a3cd
 800a308:	0800a3cd 	.word	0x0800a3cd
 800a30c:	0800a387 	.word	0x0800a387
 800a310:	0800a3cd 	.word	0x0800a3cd
 800a314:	0800a3cd 	.word	0x0800a3cd
 800a318:	0800a3cd 	.word	0x0800a3cd
 800a31c:	0800a3cd 	.word	0x0800a3cd
 800a320:	0800a3cd 	.word	0x0800a3cd
 800a324:	0800a3cd 	.word	0x0800a3cd
 800a328:	0800a3cd 	.word	0x0800a3cd
 800a32c:	0800a3cd 	.word	0x0800a3cd
 800a330:	0800a3cd 	.word	0x0800a3cd
 800a334:	0800a3cd 	.word	0x0800a3cd
 800a338:	0800a3cd 	.word	0x0800a3cd
 800a33c:	0800a3cd 	.word	0x0800a3cd
 800a340:	0800a3cd 	.word	0x0800a3cd
 800a344:	0800a3cd 	.word	0x0800a3cd
 800a348:	0800a3cd 	.word	0x0800a3cd
 800a34c:	0800a3bf 	.word	0x0800a3bf
 800a350:	2b40      	cmp	r3, #64	; 0x40
 800a352:	d037      	beq.n	800a3c4 <UART_SetConfig+0xc44>
 800a354:	e03a      	b.n	800a3cc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a356:	f7fc fd63 	bl	8006e20 <HAL_RCC_GetPCLK1Freq>
 800a35a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a35c:	e03c      	b.n	800a3d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a35e:	f7fc fd75 	bl	8006e4c <HAL_RCC_GetPCLK2Freq>
 800a362:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a364:	e038      	b.n	800a3d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a36a:	4618      	mov	r0, r3
 800a36c:	f7fe f8d4 	bl	8008518 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a372:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a374:	e030      	b.n	800a3d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a376:	f107 0318 	add.w	r3, r7, #24
 800a37a:	4618      	mov	r0, r3
 800a37c:	f7fe fa20 	bl	80087c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a380:	69fb      	ldr	r3, [r7, #28]
 800a382:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a384:	e028      	b.n	800a3d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a386:	4b09      	ldr	r3, [pc, #36]	; (800a3ac <UART_SetConfig+0xc2c>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f003 0320 	and.w	r3, r3, #32
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d012      	beq.n	800a3b8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a392:	4b06      	ldr	r3, [pc, #24]	; (800a3ac <UART_SetConfig+0xc2c>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	08db      	lsrs	r3, r3, #3
 800a398:	f003 0303 	and.w	r3, r3, #3
 800a39c:	4a04      	ldr	r2, [pc, #16]	; (800a3b0 <UART_SetConfig+0xc30>)
 800a39e:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3a4:	e018      	b.n	800a3d8 <UART_SetConfig+0xc58>
 800a3a6:	bf00      	nop
 800a3a8:	0800ad90 	.word	0x0800ad90
 800a3ac:	58024400 	.word	0x58024400
 800a3b0:	03d09000 	.word	0x03d09000
 800a3b4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800a3b8:	4b24      	ldr	r3, [pc, #144]	; (800a44c <UART_SetConfig+0xccc>)
 800a3ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3bc:	e00c      	b.n	800a3d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3be:	4b24      	ldr	r3, [pc, #144]	; (800a450 <UART_SetConfig+0xcd0>)
 800a3c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3c2:	e009      	b.n	800a3d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3ca:	e005      	b.n	800a3d8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a3d6:	bf00      	nop
    }

    if (pclk != 0U)
 800a3d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d021      	beq.n	800a422 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e2:	4a1c      	ldr	r2, [pc, #112]	; (800a454 <UART_SetConfig+0xcd4>)
 800a3e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3ec:	fbb3 f2f2 	udiv	r2, r3, r2
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	085b      	lsrs	r3, r3, #1
 800a3f6:	441a      	add	r2, r3
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a400:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a404:	2b0f      	cmp	r3, #15
 800a406:	d909      	bls.n	800a41c <UART_SetConfig+0xc9c>
 800a408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a40a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a40e:	d205      	bcs.n	800a41c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a412:	b29a      	uxth	r2, r3
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	60da      	str	r2, [r3, #12]
 800a41a:	e002      	b.n	800a422 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	2201      	movs	r2, #1
 800a426:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	2201      	movs	r2, #1
 800a42e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	2200      	movs	r2, #0
 800a436:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	2200      	movs	r2, #0
 800a43c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a43e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800a442:	4618      	mov	r0, r3
 800a444:	3748      	adds	r7, #72	; 0x48
 800a446:	46bd      	mov	sp, r7
 800a448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a44c:	03d09000 	.word	0x03d09000
 800a450:	003d0900 	.word	0x003d0900
 800a454:	0800ad90 	.word	0x0800ad90

0800a458 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a464:	f003 0301 	and.w	r3, r3, #1
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00a      	beq.n	800a482 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	430a      	orrs	r2, r1
 800a480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a486:	f003 0302 	and.w	r3, r3, #2
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d00a      	beq.n	800a4a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	430a      	orrs	r2, r1
 800a4a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4a8:	f003 0304 	and.w	r3, r3, #4
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d00a      	beq.n	800a4c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	430a      	orrs	r2, r1
 800a4c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ca:	f003 0308 	and.w	r3, r3, #8
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00a      	beq.n	800a4e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	430a      	orrs	r2, r1
 800a4e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ec:	f003 0310 	and.w	r3, r3, #16
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d00a      	beq.n	800a50a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	430a      	orrs	r2, r1
 800a508:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50e:	f003 0320 	and.w	r3, r3, #32
 800a512:	2b00      	cmp	r3, #0
 800a514:	d00a      	beq.n	800a52c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	430a      	orrs	r2, r1
 800a52a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a534:	2b00      	cmp	r3, #0
 800a536:	d01a      	beq.n	800a56e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	430a      	orrs	r2, r1
 800a54c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a552:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a556:	d10a      	bne.n	800a56e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	430a      	orrs	r2, r1
 800a56c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00a      	beq.n	800a590 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	430a      	orrs	r2, r1
 800a58e:	605a      	str	r2, [r3, #4]
  }
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b086      	sub	sp, #24
 800a5a0:	af02      	add	r7, sp, #8
 800a5a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5ac:	f7f7 fbaa 	bl	8001d04 <HAL_GetTick>
 800a5b0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f003 0308 	and.w	r3, r3, #8
 800a5bc:	2b08      	cmp	r3, #8
 800a5be:	d10e      	bne.n	800a5de <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 f82f 	bl	800a632 <UART_WaitOnFlagUntilTimeout>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d001      	beq.n	800a5de <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e025      	b.n	800a62a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f003 0304 	and.w	r3, r3, #4
 800a5e8:	2b04      	cmp	r3, #4
 800a5ea:	d10e      	bne.n	800a60a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5f0:	9300      	str	r3, [sp, #0]
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f000 f819 	bl	800a632 <UART_WaitOnFlagUntilTimeout>
 800a600:	4603      	mov	r3, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d001      	beq.n	800a60a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a606:	2303      	movs	r3, #3
 800a608:	e00f      	b.n	800a62a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2220      	movs	r2, #32
 800a60e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2220      	movs	r2, #32
 800a616:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2200      	movs	r2, #0
 800a624:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3710      	adds	r7, #16
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b09c      	sub	sp, #112	; 0x70
 800a636:	af00      	add	r7, sp, #0
 800a638:	60f8      	str	r0, [r7, #12]
 800a63a:	60b9      	str	r1, [r7, #8]
 800a63c:	603b      	str	r3, [r7, #0]
 800a63e:	4613      	mov	r3, r2
 800a640:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a642:	e0a9      	b.n	800a798 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a644:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a64a:	f000 80a5 	beq.w	800a798 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a64e:	f7f7 fb59 	bl	8001d04 <HAL_GetTick>
 800a652:	4602      	mov	r2, r0
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	1ad3      	subs	r3, r2, r3
 800a658:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d302      	bcc.n	800a664 <UART_WaitOnFlagUntilTimeout+0x32>
 800a65e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a660:	2b00      	cmp	r3, #0
 800a662:	d140      	bne.n	800a6e6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a66a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a66c:	e853 3f00 	ldrex	r3, [r3]
 800a670:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a674:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a678:	667b      	str	r3, [r7, #100]	; 0x64
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	461a      	mov	r2, r3
 800a680:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a682:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a684:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a686:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a688:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a68a:	e841 2300 	strex	r3, r2, [r1]
 800a68e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a690:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a692:	2b00      	cmp	r3, #0
 800a694:	d1e6      	bne.n	800a664 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	3308      	adds	r3, #8
 800a69c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a69e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6a0:	e853 3f00 	ldrex	r3, [r3]
 800a6a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a6a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a8:	f023 0301 	bic.w	r3, r3, #1
 800a6ac:	663b      	str	r3, [r7, #96]	; 0x60
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	3308      	adds	r3, #8
 800a6b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a6b6:	64ba      	str	r2, [r7, #72]	; 0x48
 800a6b8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a6bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a6be:	e841 2300 	strex	r3, r2, [r1]
 800a6c2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a6c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d1e5      	bne.n	800a696 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2220      	movs	r2, #32
 800a6ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	2220      	movs	r2, #32
 800a6d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a6e2:	2303      	movs	r3, #3
 800a6e4:	e069      	b.n	800a7ba <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f003 0304 	and.w	r3, r3, #4
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d051      	beq.n	800a798 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	69db      	ldr	r3, [r3, #28]
 800a6fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a702:	d149      	bne.n	800a798 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a70c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a716:	e853 3f00 	ldrex	r3, [r3]
 800a71a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a71c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a722:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	461a      	mov	r2, r3
 800a72a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a72c:	637b      	str	r3, [r7, #52]	; 0x34
 800a72e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a730:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a732:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a734:	e841 2300 	strex	r3, r2, [r1]
 800a738:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a73a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1e6      	bne.n	800a70e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	3308      	adds	r3, #8
 800a746:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	e853 3f00 	ldrex	r3, [r3]
 800a74e:	613b      	str	r3, [r7, #16]
   return(result);
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	f023 0301 	bic.w	r3, r3, #1
 800a756:	66bb      	str	r3, [r7, #104]	; 0x68
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	3308      	adds	r3, #8
 800a75e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a760:	623a      	str	r2, [r7, #32]
 800a762:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a764:	69f9      	ldr	r1, [r7, #28]
 800a766:	6a3a      	ldr	r2, [r7, #32]
 800a768:	e841 2300 	strex	r3, r2, [r1]
 800a76c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a76e:	69bb      	ldr	r3, [r7, #24]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d1e5      	bne.n	800a740 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2220      	movs	r2, #32
 800a778:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	2220      	movs	r2, #32
 800a780:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	2220      	movs	r2, #32
 800a788:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2200      	movs	r2, #0
 800a790:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a794:	2303      	movs	r3, #3
 800a796:	e010      	b.n	800a7ba <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	69da      	ldr	r2, [r3, #28]
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	4013      	ands	r3, r2
 800a7a2:	68ba      	ldr	r2, [r7, #8]
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	bf0c      	ite	eq
 800a7a8:	2301      	moveq	r3, #1
 800a7aa:	2300      	movne	r3, #0
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	79fb      	ldrb	r3, [r7, #7]
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	f43f af46 	beq.w	800a644 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3770      	adds	r7, #112	; 0x70
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}

0800a7c2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a7c2:	b480      	push	{r7}
 800a7c4:	b085      	sub	sp, #20
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d101      	bne.n	800a7d8 <HAL_UARTEx_DisableFifoMode+0x16>
 800a7d4:	2302      	movs	r3, #2
 800a7d6:	e027      	b.n	800a828 <HAL_UARTEx_DisableFifoMode+0x66>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2224      	movs	r2, #36	; 0x24
 800a7e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	681a      	ldr	r2, [r3, #0]
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f022 0201 	bic.w	r2, r2, #1
 800a7fe:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a806:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	68fa      	ldr	r2, [r7, #12]
 800a814:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2220      	movs	r2, #32
 800a81a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2200      	movs	r2, #0
 800a822:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a826:	2300      	movs	r3, #0
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3714      	adds	r7, #20
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr

0800a834 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a844:	2b01      	cmp	r3, #1
 800a846:	d101      	bne.n	800a84c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a848:	2302      	movs	r3, #2
 800a84a:	e02d      	b.n	800a8a8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2224      	movs	r2, #36	; 0x24
 800a858:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f022 0201 	bic.w	r2, r2, #1
 800a872:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	683a      	ldr	r2, [r7, #0]
 800a884:	430a      	orrs	r2, r1
 800a886:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 f84f 	bl	800a92c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2220      	movs	r2, #32
 800a89a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a8a6:	2300      	movs	r3, #0
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3710      	adds	r7, #16
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a8c0:	2b01      	cmp	r3, #1
 800a8c2:	d101      	bne.n	800a8c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a8c4:	2302      	movs	r3, #2
 800a8c6:	e02d      	b.n	800a924 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2224      	movs	r2, #36	; 0x24
 800a8d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	681a      	ldr	r2, [r3, #0]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f022 0201 	bic.w	r2, r2, #1
 800a8ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	689b      	ldr	r3, [r3, #8]
 800a8f6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	683a      	ldr	r2, [r7, #0]
 800a900:	430a      	orrs	r2, r1
 800a902:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 f811 	bl	800a92c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68fa      	ldr	r2, [r7, #12]
 800a910:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2220      	movs	r2, #32
 800a916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2200      	movs	r2, #0
 800a91e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a922:	2300      	movs	r3, #0
}
 800a924:	4618      	mov	r0, r3
 800a926:	3710      	adds	r7, #16
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a92c:	b480      	push	{r7}
 800a92e:	b085      	sub	sp, #20
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d108      	bne.n	800a94e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2201      	movs	r2, #1
 800a948:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a94c:	e031      	b.n	800a9b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a94e:	2310      	movs	r3, #16
 800a950:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a952:	2310      	movs	r3, #16
 800a954:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	0e5b      	lsrs	r3, r3, #25
 800a95e:	b2db      	uxtb	r3, r3
 800a960:	f003 0307 	and.w	r3, r3, #7
 800a964:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	0f5b      	lsrs	r3, r3, #29
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	f003 0307 	and.w	r3, r3, #7
 800a974:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a976:	7bbb      	ldrb	r3, [r7, #14]
 800a978:	7b3a      	ldrb	r2, [r7, #12]
 800a97a:	4911      	ldr	r1, [pc, #68]	; (800a9c0 <UARTEx_SetNbDataToProcess+0x94>)
 800a97c:	5c8a      	ldrb	r2, [r1, r2]
 800a97e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a982:	7b3a      	ldrb	r2, [r7, #12]
 800a984:	490f      	ldr	r1, [pc, #60]	; (800a9c4 <UARTEx_SetNbDataToProcess+0x98>)
 800a986:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a988:	fb93 f3f2 	sdiv	r3, r3, r2
 800a98c:	b29a      	uxth	r2, r3
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a994:	7bfb      	ldrb	r3, [r7, #15]
 800a996:	7b7a      	ldrb	r2, [r7, #13]
 800a998:	4909      	ldr	r1, [pc, #36]	; (800a9c0 <UARTEx_SetNbDataToProcess+0x94>)
 800a99a:	5c8a      	ldrb	r2, [r1, r2]
 800a99c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a9a0:	7b7a      	ldrb	r2, [r7, #13]
 800a9a2:	4908      	ldr	r1, [pc, #32]	; (800a9c4 <UARTEx_SetNbDataToProcess+0x98>)
 800a9a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9aa:	b29a      	uxth	r2, r3
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a9b2:	bf00      	nop
 800a9b4:	3714      	adds	r7, #20
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	0800ada8 	.word	0x0800ada8
 800a9c4:	0800adb0 	.word	0x0800adb0

0800a9c8 <__errno>:
 800a9c8:	4b01      	ldr	r3, [pc, #4]	; (800a9d0 <__errno+0x8>)
 800a9ca:	6818      	ldr	r0, [r3, #0]
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	24000010 	.word	0x24000010

0800a9d4 <__libc_init_array>:
 800a9d4:	b570      	push	{r4, r5, r6, lr}
 800a9d6:	4d0d      	ldr	r5, [pc, #52]	; (800aa0c <__libc_init_array+0x38>)
 800a9d8:	4c0d      	ldr	r4, [pc, #52]	; (800aa10 <__libc_init_array+0x3c>)
 800a9da:	1b64      	subs	r4, r4, r5
 800a9dc:	10a4      	asrs	r4, r4, #2
 800a9de:	2600      	movs	r6, #0
 800a9e0:	42a6      	cmp	r6, r4
 800a9e2:	d109      	bne.n	800a9f8 <__libc_init_array+0x24>
 800a9e4:	4d0b      	ldr	r5, [pc, #44]	; (800aa14 <__libc_init_array+0x40>)
 800a9e6:	4c0c      	ldr	r4, [pc, #48]	; (800aa18 <__libc_init_array+0x44>)
 800a9e8:	f000 f9b8 	bl	800ad5c <_init>
 800a9ec:	1b64      	subs	r4, r4, r5
 800a9ee:	10a4      	asrs	r4, r4, #2
 800a9f0:	2600      	movs	r6, #0
 800a9f2:	42a6      	cmp	r6, r4
 800a9f4:	d105      	bne.n	800aa02 <__libc_init_array+0x2e>
 800a9f6:	bd70      	pop	{r4, r5, r6, pc}
 800a9f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9fc:	4798      	blx	r3
 800a9fe:	3601      	adds	r6, #1
 800aa00:	e7ee      	b.n	800a9e0 <__libc_init_array+0xc>
 800aa02:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa06:	4798      	blx	r3
 800aa08:	3601      	adds	r6, #1
 800aa0a:	e7f2      	b.n	800a9f2 <__libc_init_array+0x1e>
 800aa0c:	0800af00 	.word	0x0800af00
 800aa10:	0800af00 	.word	0x0800af00
 800aa14:	0800af00 	.word	0x0800af00
 800aa18:	0800af04 	.word	0x0800af04

0800aa1c <malloc>:
 800aa1c:	4b02      	ldr	r3, [pc, #8]	; (800aa28 <malloc+0xc>)
 800aa1e:	4601      	mov	r1, r0
 800aa20:	6818      	ldr	r0, [r3, #0]
 800aa22:	f000 b82b 	b.w	800aa7c <_malloc_r>
 800aa26:	bf00      	nop
 800aa28:	24000010 	.word	0x24000010

0800aa2c <memset>:
 800aa2c:	4402      	add	r2, r0
 800aa2e:	4603      	mov	r3, r0
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d100      	bne.n	800aa36 <memset+0xa>
 800aa34:	4770      	bx	lr
 800aa36:	f803 1b01 	strb.w	r1, [r3], #1
 800aa3a:	e7f9      	b.n	800aa30 <memset+0x4>

0800aa3c <sbrk_aligned>:
 800aa3c:	b570      	push	{r4, r5, r6, lr}
 800aa3e:	4e0e      	ldr	r6, [pc, #56]	; (800aa78 <sbrk_aligned+0x3c>)
 800aa40:	460c      	mov	r4, r1
 800aa42:	6831      	ldr	r1, [r6, #0]
 800aa44:	4605      	mov	r5, r0
 800aa46:	b911      	cbnz	r1, 800aa4e <sbrk_aligned+0x12>
 800aa48:	f000 f88c 	bl	800ab64 <_sbrk_r>
 800aa4c:	6030      	str	r0, [r6, #0]
 800aa4e:	4621      	mov	r1, r4
 800aa50:	4628      	mov	r0, r5
 800aa52:	f000 f887 	bl	800ab64 <_sbrk_r>
 800aa56:	1c43      	adds	r3, r0, #1
 800aa58:	d00a      	beq.n	800aa70 <sbrk_aligned+0x34>
 800aa5a:	1cc4      	adds	r4, r0, #3
 800aa5c:	f024 0403 	bic.w	r4, r4, #3
 800aa60:	42a0      	cmp	r0, r4
 800aa62:	d007      	beq.n	800aa74 <sbrk_aligned+0x38>
 800aa64:	1a21      	subs	r1, r4, r0
 800aa66:	4628      	mov	r0, r5
 800aa68:	f000 f87c 	bl	800ab64 <_sbrk_r>
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	d101      	bne.n	800aa74 <sbrk_aligned+0x38>
 800aa70:	f04f 34ff 	mov.w	r4, #4294967295
 800aa74:	4620      	mov	r0, r4
 800aa76:	bd70      	pop	{r4, r5, r6, pc}
 800aa78:	24000850 	.word	0x24000850

0800aa7c <_malloc_r>:
 800aa7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa80:	1ccd      	adds	r5, r1, #3
 800aa82:	f025 0503 	bic.w	r5, r5, #3
 800aa86:	3508      	adds	r5, #8
 800aa88:	2d0c      	cmp	r5, #12
 800aa8a:	bf38      	it	cc
 800aa8c:	250c      	movcc	r5, #12
 800aa8e:	2d00      	cmp	r5, #0
 800aa90:	4607      	mov	r7, r0
 800aa92:	db01      	blt.n	800aa98 <_malloc_r+0x1c>
 800aa94:	42a9      	cmp	r1, r5
 800aa96:	d905      	bls.n	800aaa4 <_malloc_r+0x28>
 800aa98:	230c      	movs	r3, #12
 800aa9a:	603b      	str	r3, [r7, #0]
 800aa9c:	2600      	movs	r6, #0
 800aa9e:	4630      	mov	r0, r6
 800aaa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaa4:	4e2e      	ldr	r6, [pc, #184]	; (800ab60 <_malloc_r+0xe4>)
 800aaa6:	f000 f86d 	bl	800ab84 <__malloc_lock>
 800aaaa:	6833      	ldr	r3, [r6, #0]
 800aaac:	461c      	mov	r4, r3
 800aaae:	bb34      	cbnz	r4, 800aafe <_malloc_r+0x82>
 800aab0:	4629      	mov	r1, r5
 800aab2:	4638      	mov	r0, r7
 800aab4:	f7ff ffc2 	bl	800aa3c <sbrk_aligned>
 800aab8:	1c43      	adds	r3, r0, #1
 800aaba:	4604      	mov	r4, r0
 800aabc:	d14d      	bne.n	800ab5a <_malloc_r+0xde>
 800aabe:	6834      	ldr	r4, [r6, #0]
 800aac0:	4626      	mov	r6, r4
 800aac2:	2e00      	cmp	r6, #0
 800aac4:	d140      	bne.n	800ab48 <_malloc_r+0xcc>
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	4631      	mov	r1, r6
 800aaca:	4638      	mov	r0, r7
 800aacc:	eb04 0803 	add.w	r8, r4, r3
 800aad0:	f000 f848 	bl	800ab64 <_sbrk_r>
 800aad4:	4580      	cmp	r8, r0
 800aad6:	d13a      	bne.n	800ab4e <_malloc_r+0xd2>
 800aad8:	6821      	ldr	r1, [r4, #0]
 800aada:	3503      	adds	r5, #3
 800aadc:	1a6d      	subs	r5, r5, r1
 800aade:	f025 0503 	bic.w	r5, r5, #3
 800aae2:	3508      	adds	r5, #8
 800aae4:	2d0c      	cmp	r5, #12
 800aae6:	bf38      	it	cc
 800aae8:	250c      	movcc	r5, #12
 800aaea:	4629      	mov	r1, r5
 800aaec:	4638      	mov	r0, r7
 800aaee:	f7ff ffa5 	bl	800aa3c <sbrk_aligned>
 800aaf2:	3001      	adds	r0, #1
 800aaf4:	d02b      	beq.n	800ab4e <_malloc_r+0xd2>
 800aaf6:	6823      	ldr	r3, [r4, #0]
 800aaf8:	442b      	add	r3, r5
 800aafa:	6023      	str	r3, [r4, #0]
 800aafc:	e00e      	b.n	800ab1c <_malloc_r+0xa0>
 800aafe:	6822      	ldr	r2, [r4, #0]
 800ab00:	1b52      	subs	r2, r2, r5
 800ab02:	d41e      	bmi.n	800ab42 <_malloc_r+0xc6>
 800ab04:	2a0b      	cmp	r2, #11
 800ab06:	d916      	bls.n	800ab36 <_malloc_r+0xba>
 800ab08:	1961      	adds	r1, r4, r5
 800ab0a:	42a3      	cmp	r3, r4
 800ab0c:	6025      	str	r5, [r4, #0]
 800ab0e:	bf18      	it	ne
 800ab10:	6059      	strne	r1, [r3, #4]
 800ab12:	6863      	ldr	r3, [r4, #4]
 800ab14:	bf08      	it	eq
 800ab16:	6031      	streq	r1, [r6, #0]
 800ab18:	5162      	str	r2, [r4, r5]
 800ab1a:	604b      	str	r3, [r1, #4]
 800ab1c:	4638      	mov	r0, r7
 800ab1e:	f104 060b 	add.w	r6, r4, #11
 800ab22:	f000 f835 	bl	800ab90 <__malloc_unlock>
 800ab26:	f026 0607 	bic.w	r6, r6, #7
 800ab2a:	1d23      	adds	r3, r4, #4
 800ab2c:	1af2      	subs	r2, r6, r3
 800ab2e:	d0b6      	beq.n	800aa9e <_malloc_r+0x22>
 800ab30:	1b9b      	subs	r3, r3, r6
 800ab32:	50a3      	str	r3, [r4, r2]
 800ab34:	e7b3      	b.n	800aa9e <_malloc_r+0x22>
 800ab36:	6862      	ldr	r2, [r4, #4]
 800ab38:	42a3      	cmp	r3, r4
 800ab3a:	bf0c      	ite	eq
 800ab3c:	6032      	streq	r2, [r6, #0]
 800ab3e:	605a      	strne	r2, [r3, #4]
 800ab40:	e7ec      	b.n	800ab1c <_malloc_r+0xa0>
 800ab42:	4623      	mov	r3, r4
 800ab44:	6864      	ldr	r4, [r4, #4]
 800ab46:	e7b2      	b.n	800aaae <_malloc_r+0x32>
 800ab48:	4634      	mov	r4, r6
 800ab4a:	6876      	ldr	r6, [r6, #4]
 800ab4c:	e7b9      	b.n	800aac2 <_malloc_r+0x46>
 800ab4e:	230c      	movs	r3, #12
 800ab50:	603b      	str	r3, [r7, #0]
 800ab52:	4638      	mov	r0, r7
 800ab54:	f000 f81c 	bl	800ab90 <__malloc_unlock>
 800ab58:	e7a1      	b.n	800aa9e <_malloc_r+0x22>
 800ab5a:	6025      	str	r5, [r4, #0]
 800ab5c:	e7de      	b.n	800ab1c <_malloc_r+0xa0>
 800ab5e:	bf00      	nop
 800ab60:	2400084c 	.word	0x2400084c

0800ab64 <_sbrk_r>:
 800ab64:	b538      	push	{r3, r4, r5, lr}
 800ab66:	4d06      	ldr	r5, [pc, #24]	; (800ab80 <_sbrk_r+0x1c>)
 800ab68:	2300      	movs	r3, #0
 800ab6a:	4604      	mov	r4, r0
 800ab6c:	4608      	mov	r0, r1
 800ab6e:	602b      	str	r3, [r5, #0]
 800ab70:	f7f6 fdec 	bl	800174c <_sbrk>
 800ab74:	1c43      	adds	r3, r0, #1
 800ab76:	d102      	bne.n	800ab7e <_sbrk_r+0x1a>
 800ab78:	682b      	ldr	r3, [r5, #0]
 800ab7a:	b103      	cbz	r3, 800ab7e <_sbrk_r+0x1a>
 800ab7c:	6023      	str	r3, [r4, #0]
 800ab7e:	bd38      	pop	{r3, r4, r5, pc}
 800ab80:	24000854 	.word	0x24000854

0800ab84 <__malloc_lock>:
 800ab84:	4801      	ldr	r0, [pc, #4]	; (800ab8c <__malloc_lock+0x8>)
 800ab86:	f000 b809 	b.w	800ab9c <__retarget_lock_acquire_recursive>
 800ab8a:	bf00      	nop
 800ab8c:	24000858 	.word	0x24000858

0800ab90 <__malloc_unlock>:
 800ab90:	4801      	ldr	r0, [pc, #4]	; (800ab98 <__malloc_unlock+0x8>)
 800ab92:	f000 b804 	b.w	800ab9e <__retarget_lock_release_recursive>
 800ab96:	bf00      	nop
 800ab98:	24000858 	.word	0x24000858

0800ab9c <__retarget_lock_acquire_recursive>:
 800ab9c:	4770      	bx	lr

0800ab9e <__retarget_lock_release_recursive>:
 800ab9e:	4770      	bx	lr

0800aba0 <sinf_poly>:
 800aba0:	07cb      	lsls	r3, r1, #31
 800aba2:	d412      	bmi.n	800abca <sinf_poly+0x2a>
 800aba4:	ee21 5b00 	vmul.f64	d5, d1, d0
 800aba8:	ed90 6b1a 	vldr	d6, [r0, #104]	; 0x68
 800abac:	ed90 7b18 	vldr	d7, [r0, #96]	; 0x60
 800abb0:	eea6 7b01 	vfma.f64	d7, d6, d1
 800abb4:	ed90 6b16 	vldr	d6, [r0, #88]	; 0x58
 800abb8:	ee21 1b05 	vmul.f64	d1, d1, d5
 800abbc:	eea6 0b05 	vfma.f64	d0, d6, d5
 800abc0:	eea7 0b01 	vfma.f64	d0, d7, d1
 800abc4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800abc8:	4770      	bx	lr
 800abca:	ed90 6b14 	vldr	d6, [r0, #80]	; 0x50
 800abce:	ee21 5b01 	vmul.f64	d5, d1, d1
 800abd2:	ed90 7b12 	vldr	d7, [r0, #72]	; 0x48
 800abd6:	ed90 0b0c 	vldr	d0, [r0, #48]	; 0x30
 800abda:	eea1 7b06 	vfma.f64	d7, d1, d6
 800abde:	ed90 6b0e 	vldr	d6, [r0, #56]	; 0x38
 800abe2:	eea1 0b06 	vfma.f64	d0, d1, d6
 800abe6:	ed90 6b10 	vldr	d6, [r0, #64]	; 0x40
 800abea:	ee21 1b05 	vmul.f64	d1, d1, d5
 800abee:	eea5 0b06 	vfma.f64	d0, d5, d6
 800abf2:	e7e5      	b.n	800abc0 <sinf_poly+0x20>
 800abf4:	0000      	movs	r0, r0
	...

0800abf8 <sinf>:
 800abf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800abfa:	ee10 4a10 	vmov	r4, s0
 800abfe:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800ac02:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 800ac06:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800ac0a:	eef0 7a40 	vmov.f32	s15, s0
 800ac0e:	ea4f 5214 	mov.w	r2, r4, lsr #20
 800ac12:	d218      	bcs.n	800ac46 <sinf+0x4e>
 800ac14:	ee26 1b06 	vmul.f64	d1, d6, d6
 800ac18:	f5b3 7f66 	cmp.w	r3, #920	; 0x398
 800ac1c:	d20a      	bcs.n	800ac34 <sinf+0x3c>
 800ac1e:	f412 6fff 	tst.w	r2, #2040	; 0x7f8
 800ac22:	d103      	bne.n	800ac2c <sinf+0x34>
 800ac24:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 800ac28:	ed8d 1a01 	vstr	s2, [sp, #4]
 800ac2c:	eeb0 0a67 	vmov.f32	s0, s15
 800ac30:	b003      	add	sp, #12
 800ac32:	bd30      	pop	{r4, r5, pc}
 800ac34:	483a      	ldr	r0, [pc, #232]	; (800ad20 <sinf+0x128>)
 800ac36:	eeb0 0b46 	vmov.f64	d0, d6
 800ac3a:	2100      	movs	r1, #0
 800ac3c:	b003      	add	sp, #12
 800ac3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac42:	f7ff bfad 	b.w	800aba0 <sinf_poly>
 800ac46:	f240 422e 	movw	r2, #1070	; 0x42e
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d824      	bhi.n	800ac98 <sinf+0xa0>
 800ac4e:	4b34      	ldr	r3, [pc, #208]	; (800ad20 <sinf+0x128>)
 800ac50:	ed93 7b08 	vldr	d7, [r3, #32]
 800ac54:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ac58:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800ac5c:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800ac60:	ee17 1a90 	vmov	r1, s15
 800ac64:	f501 0100 	add.w	r1, r1, #8388608	; 0x800000
 800ac68:	1609      	asrs	r1, r1, #24
 800ac6a:	ee07 1a90 	vmov	s15, r1
 800ac6e:	f001 0203 	and.w	r2, r1, #3
 800ac72:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800ac76:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800ac7a:	ed92 0b00 	vldr	d0, [r2]
 800ac7e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800ac82:	f011 0f02 	tst.w	r1, #2
 800ac86:	eea5 6b47 	vfms.f64	d6, d5, d7
 800ac8a:	bf08      	it	eq
 800ac8c:	4618      	moveq	r0, r3
 800ac8e:	ee26 1b06 	vmul.f64	d1, d6, d6
 800ac92:	ee20 0b06 	vmul.f64	d0, d0, d6
 800ac96:	e7d1      	b.n	800ac3c <sinf+0x44>
 800ac98:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 800ac9c:	d237      	bcs.n	800ad0e <sinf+0x116>
 800ac9e:	4a21      	ldr	r2, [pc, #132]	; (800ad24 <sinf+0x12c>)
 800aca0:	f3c4 6183 	ubfx	r1, r4, #26, #4
 800aca4:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 800aca8:	f3c4 0316 	ubfx	r3, r4, #0, #23
 800acac:	f3c4 50c2 	ubfx	r0, r4, #23, #3
 800acb0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800acb4:	4083      	lsls	r3, r0
 800acb6:	6a28      	ldr	r0, [r5, #32]
 800acb8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800acbc:	fba3 1000 	umull	r1, r0, r3, r0
 800acc0:	6929      	ldr	r1, [r5, #16]
 800acc2:	435a      	muls	r2, r3
 800acc4:	fbe3 0201 	umlal	r0, r2, r3, r1
 800acc8:	f102 5100 	add.w	r1, r2, #536870912	; 0x20000000
 800accc:	0f8d      	lsrs	r5, r1, #30
 800acce:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 800acd2:	1a51      	subs	r1, r2, r1
 800acd4:	f7f5 fc9a 	bl	800060c <__aeabi_l2d>
 800acd8:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 800acdc:	4b10      	ldr	r3, [pc, #64]	; (800ad20 <sinf+0x128>)
 800acde:	f004 0203 	and.w	r2, r4, #3
 800ace2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800ace6:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800ad18 <sinf+0x120>
 800acea:	ed92 0b00 	vldr	d0, [r2]
 800acee:	ec41 0b16 	vmov	d6, r0, r1
 800acf2:	f014 0f02 	tst.w	r4, #2
 800acf6:	ee26 7b07 	vmul.f64	d7, d6, d7
 800acfa:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800acfe:	4629      	mov	r1, r5
 800ad00:	bf08      	it	eq
 800ad02:	4618      	moveq	r0, r3
 800ad04:	ee27 1b07 	vmul.f64	d1, d7, d7
 800ad08:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ad0c:	e796      	b.n	800ac3c <sinf+0x44>
 800ad0e:	b003      	add	sp, #12
 800ad10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad14:	f000 b813 	b.w	800ad3e <__math_invalidf>
 800ad18:	54442d18 	.word	0x54442d18
 800ad1c:	3c1921fb 	.word	0x3c1921fb
 800ad20:	0800ae18 	.word	0x0800ae18
 800ad24:	0800adb8 	.word	0x0800adb8

0800ad28 <with_errnof>:
 800ad28:	b513      	push	{r0, r1, r4, lr}
 800ad2a:	4604      	mov	r4, r0
 800ad2c:	ed8d 0a01 	vstr	s0, [sp, #4]
 800ad30:	f7ff fe4a 	bl	800a9c8 <__errno>
 800ad34:	ed9d 0a01 	vldr	s0, [sp, #4]
 800ad38:	6004      	str	r4, [r0, #0]
 800ad3a:	b002      	add	sp, #8
 800ad3c:	bd10      	pop	{r4, pc}

0800ad3e <__math_invalidf>:
 800ad3e:	eef0 7a40 	vmov.f32	s15, s0
 800ad42:	ee30 7a40 	vsub.f32	s14, s0, s0
 800ad46:	eef4 7a67 	vcmp.f32	s15, s15
 800ad4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad4e:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800ad52:	d602      	bvs.n	800ad5a <__math_invalidf+0x1c>
 800ad54:	2021      	movs	r0, #33	; 0x21
 800ad56:	f7ff bfe7 	b.w	800ad28 <with_errnof>
 800ad5a:	4770      	bx	lr

0800ad5c <_init>:
 800ad5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5e:	bf00      	nop
 800ad60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad62:	bc08      	pop	{r3}
 800ad64:	469e      	mov	lr, r3
 800ad66:	4770      	bx	lr

0800ad68 <_fini>:
 800ad68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6a:	bf00      	nop
 800ad6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad6e:	bc08      	pop	{r3}
 800ad70:	469e      	mov	lr, r3
 800ad72:	4770      	bx	lr
