/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [22:0] _02_;
  wire [22:0] _03_;
  reg [4:0] _04_;
  reg [22:0] _05_;
  wire [6:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [18:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_43z;
  wire [19:0] celloutsig_0_45z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_64z;
  wire [11:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_85z;
  wire [7:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_96z;
  wire [2:0] celloutsig_0_97z;
  wire [12:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [21:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~(celloutsig_0_16z[1] | celloutsig_0_13z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_8z | celloutsig_0_3z[9]);
  assign celloutsig_0_24z = ~(celloutsig_0_4z | celloutsig_0_22z);
  assign celloutsig_0_39z = _00_ | ~(celloutsig_0_29z);
  assign celloutsig_0_48z = ~(_01_ ^ celloutsig_0_28z[5]);
  assign celloutsig_0_53z = ~(celloutsig_0_41z[7] ^ celloutsig_0_9z[9]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z ^ celloutsig_0_6z[4]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z ^ celloutsig_1_7z);
  assign celloutsig_1_13z = ~(celloutsig_1_1z ^ in_data[180]);
  assign celloutsig_0_1z = ~(in_data[86] ^ celloutsig_0_0z[0]);
  assign celloutsig_0_5z = celloutsig_0_2z[6:1] + in_data[15:10];
  assign celloutsig_1_18z = { celloutsig_1_16z[5:2], celloutsig_1_3z } + { celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_4z[2:1], celloutsig_1_2z };
  assign celloutsig_0_28z = { celloutsig_0_3z[6:0], celloutsig_0_16z, _02_[10:8], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_18z } + { _03_[22], celloutsig_0_9z, celloutsig_0_2z };
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_43z[1:0], celloutsig_0_64z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 23'h000000;
    else _05_ <= { celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_46z };
  reg [2:0] _22_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_5z[3:2], celloutsig_0_4z };
  assign _02_[10:8] = _22_;
  reg [6:0] _23_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 7'h00;
    else _23_ <= celloutsig_0_3z[9:3];
  assign { _00_, _01_, _06_[4:2], _03_[22], _06_[0] } = _23_;
  assign celloutsig_0_41z = { celloutsig_0_5z[5:1], _02_[10:8], celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_23z, celloutsig_0_29z } & celloutsig_0_28z[18:7];
  assign celloutsig_0_13z = { _06_[3:2], _03_[22], _06_[0] } & { _06_[4:2], _03_[22] };
  assign celloutsig_0_46z = { celloutsig_0_45z[3], celloutsig_0_6z } / { 1'h1, celloutsig_0_9z[6:5], celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_1_10z = { in_data[167:165], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z[2:1], celloutsig_1_2z } / { 1'h1, in_data[130:116] };
  assign celloutsig_1_14z = { celloutsig_1_9z[7:6], celloutsig_1_3z } / { 1'h1, celloutsig_1_9z[9], celloutsig_1_8z };
  assign celloutsig_0_15z = { _02_[10:8], celloutsig_0_8z, celloutsig_0_14z } / { 1'h1, _06_[2], _03_[22], celloutsig_0_12z, in_data[0] };
  assign celloutsig_1_2z = in_data[136:126] <= { in_data[150:148], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[182:173] <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[189:176], celloutsig_1_2z, celloutsig_1_4z[2:1], celloutsig_1_2z } <= { celloutsig_1_4z[2], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_0z[3:2], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_13z } <= { celloutsig_0_6z[6:3], celloutsig_0_3z, celloutsig_0_5z, _00_, _01_, _06_[4:2], _03_[22], _06_[0] };
  assign celloutsig_0_23z = { celloutsig_0_20z[7:6], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_12z, _02_[10:8], celloutsig_0_3z } <= { celloutsig_0_5z[3:2], celloutsig_0_12z, celloutsig_0_0z, _02_[10:8], celloutsig_0_13z, celloutsig_0_22z, _02_[10:8], celloutsig_0_15z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z } || celloutsig_0_3z[10:1];
  assign celloutsig_0_63z = celloutsig_0_16z[3:0] || celloutsig_0_3z[7:4];
  assign celloutsig_0_22z = { celloutsig_0_16z[3:1], celloutsig_0_2z } || celloutsig_0_6z;
  assign celloutsig_1_17z = { in_data[132:129], celloutsig_1_14z, celloutsig_1_3z } < celloutsig_1_9z[14:7];
  assign celloutsig_0_64z = { celloutsig_0_63z, celloutsig_0_39z, celloutsig_0_51z } % { 1'h1, celloutsig_0_18z[1:0] };
  assign celloutsig_0_34z = { in_data[29], celloutsig_0_11z, celloutsig_0_25z } % { 1'h1, in_data[34:18], celloutsig_0_22z };
  assign celloutsig_0_86z = { celloutsig_0_3z[7:6], celloutsig_0_16z, celloutsig_0_29z } % { 1'h1, celloutsig_0_11z };
  assign celloutsig_1_15z = { celloutsig_1_5z[7], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_12z } % { 1'h1, celloutsig_1_10z[4:1], celloutsig_1_4z[2], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[73:70], celloutsig_0_0z } % { 1'h1, in_data[34:28], celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_28z[20:18] * { celloutsig_0_18z[2:1], celloutsig_0_24z };
  assign celloutsig_0_3z = celloutsig_0_2z[5] ? { in_data[46:41], celloutsig_0_0z } : in_data[86:76];
  assign celloutsig_0_85z = celloutsig_0_11z[0] ? _05_[15:8] : { celloutsig_0_53z, celloutsig_0_48z, celloutsig_0_5z };
  assign celloutsig_1_4z[2:1] = celloutsig_1_1z ? celloutsig_1_0z[6:5] : in_data[112:111];
  assign celloutsig_0_11z = celloutsig_0_9z[4] ? { _00_, _01_, _06_[4:2], _03_[22], _06_[0] } : celloutsig_0_6z[8:2];
  assign celloutsig_0_25z = celloutsig_0_24z ? { celloutsig_0_6z[10:1], celloutsig_0_14z } : { celloutsig_0_6z[11:3], celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_38z = | celloutsig_0_9z[12:2];
  assign celloutsig_0_12z = | celloutsig_0_6z[6:4];
  assign celloutsig_0_29z = | { celloutsig_0_3z[8:5], celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_51z = ~^ { celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_1_1z = ~^ { celloutsig_1_0z[6], celloutsig_1_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_3z[9:1], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[38:34] << in_data[11:7];
  assign celloutsig_0_96z = _04_[4:1] << { celloutsig_0_85z[6:4], celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[142:135] << in_data[142:135];
  assign celloutsig_1_5z = in_data[173:165] << { celloutsig_1_0z[4:1], celloutsig_1_4z[2:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_7z } << { in_data[155:147], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_3z[3:2], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_45z = { celloutsig_0_3z[9:2], celloutsig_0_20z, celloutsig_0_21z } <<< { celloutsig_0_28z[14:3], celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_0_18z = in_data[20:18] <<< celloutsig_0_16z[4:2];
  assign celloutsig_0_32z = celloutsig_0_25z[5:0] >>> { celloutsig_0_31z[1:0], celloutsig_0_31z, celloutsig_0_8z };
  assign celloutsig_0_43z = { celloutsig_0_34z[3:1], celloutsig_0_8z } >>> celloutsig_0_9z[10:7];
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z } >>> { in_data[141:127], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_9z[5:2], celloutsig_0_8z } >>> { _01_, _06_[4:2], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z } >>> celloutsig_0_3z;
  assign celloutsig_0_9z = { celloutsig_0_0z[2], _02_[10:8], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z } ~^ { celloutsig_0_5z[5], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, _02_[10:8], celloutsig_0_4z };
  assign celloutsig_0_97z = celloutsig_0_96z[3:1] ^ celloutsig_0_86z[3:1];
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_10z[5]) | celloutsig_1_7z);
  assign celloutsig_1_7z = ~((in_data[156] & celloutsig_1_2z) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z[1] & celloutsig_1_11z) | (celloutsig_1_4z[2] & celloutsig_1_7z));
  assign { _02_[22:11], _02_[7:0] } = { celloutsig_0_3z[6:0], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_18z };
  assign _03_[21:0] = { celloutsig_0_9z, celloutsig_0_2z };
  assign { _06_[6:5], _06_[1] } = { _00_, _01_, _03_[22] };
  assign celloutsig_1_4z[0] = celloutsig_1_2z;
  assign { out_data[132:128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
