Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Finished loading tool scripts (7 seconds elapsed)

                                                Cadence Encounter(R) RTL Compiler
                                   Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 654 days old.
         Visit downloads.cadence.com for the latest release of RC.


=================================================================================================================================
                                          Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
=================================================================================================================================

rc:/> source rc
rc.cmd  rc.cmd1  rc.log  rc.log1  rc.tcl
rc:/> source rc.tcl 
Sourcing './rc.tcl' (Sat Apr 07 20:04:42 -0500 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./

  Message Summary for Library gscl45nm.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 96
  Missing library level attribute. [LBR-516]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = gscl45nm.lib
   );
   |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of symbol 'stoch2bin_16' in file './pipe_mul.v' on line 764, column 4.
        : A variable cannot be redeclared in the same scope.
1
rc:/> source rc
rc.cmd  rc.cmd1  rc.log  rc.log1  rc.tcl
rc:/> source rc.tcl 
Sourcing './rc.tcl' (Sat Apr 07 20:05:16 -0500 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
Freeing libraries in memory (gscl45nm.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
  Setting attribute of root '/': 'library' = gscl45nm.lib
module counter #(
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'counter' with Verilog module in file './pipe_mul.v' on line 5, column 14.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module comp_1b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_1b' with Verilog module in file './pipe_mul.v' on line 61, column 14.
module comp_2b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_2b' with Verilog module in file './pipe_mul.v' on line 79, column 14.
module comp_4b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_4b' with Verilog module in file './pipe_mul.v' on line 100, column 14.
module comp_5b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_5b' with Verilog module in file './pipe_mul.v' on line 122, column 14.
module comp_8b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_8b' with Verilog module in file './pipe_mul.v' on line 148, column 14.
module comp_10b (
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_10b' with Verilog module in file './pipe_mul.v' on line 183, column 15.
module prg_4b (
            |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'prg_4b' with Verilog module in file './pipe_mul.v' on line 224, column 13.
module prg_5b (
            |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'prg_5b' with Verilog module in file './pipe_mul.v' on line 257, column 13.
module det_stoch_mul (
                   |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'det_stoch_mul' with Verilog module in file './pipe_mul.v' on line 292, column 20.
module shift_reg_32b (
                   |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'shift_reg_32b' with Verilog module in file './pipe_mul.v' on line 307, column 20.
module shift_reg_16b_half (
                        |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'shift_reg_16b_half' with Verilog module in file './pipe_mul.v' on line 346, column 25.
module shift_reg_16b_quarter (
                           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'shift_reg_16b_quarter' with Verilog module in file './pipe_mul.v' on line 381, column 28.
module shift_reg_16b_eighth (
                          |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'shift_reg_16b_eighth' with Verilog module in file './pipe_mul.v' on line 415, column 27.
module shift_reg_16b_noshift (
                           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'shift_reg_16b_noshift' with Verilog module in file './pipe_mul.v' on line 452, column 28.
module pipe_mul_32b (
                  |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'pipe_mul_32b' with Verilog module in file './pipe_mul.v' on line 487, column 19.
module pipe_mul_16b_half (
                       |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'pipe_mul_16b_half' with Verilog module in file './pipe_mul.v' on line 535, column 24.
module pipe_mul_16b_quarter (
                          |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'pipe_mul_16b_quarter' with Verilog module in file './pipe_mul.v' on line 556, column 27.
module pipe_mul_16b_eighth (
                         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'pipe_mul_16b_eighth' with Verilog module in file './pipe_mul.v' on line 573, column 26.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'counter' in library 'default' with newly read Verilog module 'counter' in the same library in file './pipe_mul.v' on line 5.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_1b' in library 'default' with newly read Verilog module 'comp_1b' in the same library in file './pipe_mul.v' on line 61.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_2b' in library 'default' with newly read Verilog module 'comp_2b' in the same library in file './pipe_mul.v' on line 79.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_4b' in library 'default' with newly read Verilog module 'comp_4b' in the same library in file './pipe_mul.v' on line 100.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_5b' in library 'default' with newly read Verilog module 'comp_5b' in the same library in file './pipe_mul.v' on line 122.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_8b' in library 'default' with newly read Verilog module 'comp_8b' in the same library in file './pipe_mul.v' on line 148.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_10b' in library 'default' with newly read Verilog module 'comp_10b' in the same library in file './pipe_mul.v' on line 183.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'prg_4b' in library 'default' with newly read Verilog module 'prg_4b' in the same library in file './pipe_mul.v' on line 224.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'prg_5b' in library 'default' with newly read Verilog module 'prg_5b' in the same library in file './pipe_mul.v' on line 257.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'det_stoch_mul' in library 'default' with newly read Verilog module 'det_stoch_mul' in the same library in file './pipe_mul.v' on line 292.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'shift_reg_32b' in library 'default' with newly read Verilog module 'shift_reg_32b' in the same library in file './pipe_mul.v' on line 307.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'shift_reg_16b_half' in library 'default' with newly read Verilog module 'shift_reg_16b_half' in the same library in file './pipe_mul.v' on line 346.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'shift_reg_16b_quarter' in library 'default' with newly read Verilog module 'shift_reg_16b_quarter' in the same library in file './pipe_mul.v' on line 381.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'shift_reg_16b_eighth' in library 'default' with newly read Verilog module 'shift_reg_16b_eighth' in the same library in file './pipe_mul.v' on line 415.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'shift_reg_16b_noshift' in library 'default' with newly read Verilog module 'shift_reg_16b_noshift' in the same library in file './pipe_mul.v' on line 452.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'pipe_mul_32b' in library 'default' with newly read Verilog module 'pipe_mul_32b' in the same library in file './pipe_mul.v' on line 487.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'pipe_mul_16b_half' in library 'default' with newly read Verilog module 'pipe_mul_16b_half' in the same library in file './pipe_mul.v' on line 535.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'pipe_mul_16b_quarter' in library 'default' with newly read Verilog module 'pipe_mul_16b_quarter' in the same library in file './pipe_mul.v' on line 556.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'pipe_mul_16b_eighth' in library 'default' with newly read Verilog module 'pipe_mul_16b_eighth' in the same library in file './pipe_mul.v' on line 573.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ctr_out_bank_32' from file './pipe_mul.v'.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'unused' in module 'ctr_out_bank_32' in file './pipe_mul.v' on line 609.
        : Verify that the drivers of this signal are correct.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ctr_out_bank_32'.
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'ctr_out_bank_32'

No empty modules in design 'ctr_out_bank_32'

  Done Checking the design.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Apr 07 2018  08:05:16 pm
  Module:                 ctr_out_bank_32
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/ctr_out_bank_32/instances_hier/stoch2bin_0/instances_seq/out_reg[0]/pins_in/clk
/designs/ctr_out_bank_32/instances_hier/stoch2bin_0/instances_seq/out_reg[1]/pins_in/clk
/designs/ctr_out_bank_32/instances_hier/stoch2bin_0/instances_seq/out_reg[2]/pins_in/clk
  ... 189 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/ctr_out_bank_32/ports_in/clk
/designs/ctr_out_bank_32/ports_in/en
/designs/ctr_out_bank_32/ports_in/mul_in[0]
  ... 32 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/ctr_out_bank_32/ports_out/bin_out[0]
/designs/ctr_out_bank_32/ports_out/bin_out[10]
/designs/ctr_out_bank_32/ports_out/bin_out[11]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/ctr_out_bank_32/ports_in/clk
/designs/ctr_out_bank_32/ports_in/en
/designs/ctr_out_bank_32/ports_in/mul_in[0]
  ... 32 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/ctr_out_bank_32/ports_out/bin_out[0]
/designs/ctr_out_bank_32/ports_out/bin_out[10]
/designs/ctr_out_bank_32/ports_out/bin_out[11]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                   192
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          35
 Outputs without clocked external delays                         32
 Inputs without external driver/transition                       35
 Outputs without external load                                   32
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        326

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ctr_out_bank_32' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 64 hierarchical instances.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'ctr_out_bank_32' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'counter_WIDTH5' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'counter_WIDTH5'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'counter_WIDTH5'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'ctr_out_bank_32' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'ctr_out_bank_32'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'ctr_out_bank_32'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'ctr_out_bank_32'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ctr_out_bank_32' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'ctr_out_bank_32' using 'medium' effort.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 4572        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                4888        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'ctr_out_bank_32' in file 'fv/ctr_out_bank_32/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ctr_out_bank_32'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ctr_out_bank_32' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_iopt                  4888        0         0       240
 const_prop                 4888        0         0       240
 simp_cc_inputs             4828        0         0       240
 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                 4828        0         0       240

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   4828        0         0       240

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       160  (        0 /        0 )  0.00
        plc_star       160  (        0 /        0 )  0.00
      drc_buf_sp       320  (        0 /      160 )  0.02
        drc_bufs       320  (        0 /      160 )  0.11
        drc_fopt       160  (        0 /        0 )  0.05
        drc_bufb       160  (        0 /        0 )  0.00
      simple_buf       160  (        0 /        0 )  0.16
             dup       160  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       160  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   4828        0         0       240

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  4828        0         0       240

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       160  (        0 /        0 )  0.15
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        14  (        0 /       14 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf       160  (        0 /        0 )  0.15
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                 4828        0         0       240

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   4828        0         0       240

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       160  (        0 /        0 )  0.00
        plc_star       160  (        0 /        0 )  0.00
        drc_bufs       320  (        0 /      160 )  0.07
        drc_fopt       160  (        0 /        0 )  0.04
        drc_bufb       160  (        0 /        0 )  0.00
      simple_buf       160  (        0 /        0 )  0.16
             dup       160  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       160  (        0 /        0 )  0.09


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  4828        0         0       240

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       160  (        0 /        0 )  0.15
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        14  (        0 /       14 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ctr_out_bank_32'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ctr_out_bank_32'.
        : Use 'report timing -lint' for more information.
rc:/> quit
