{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576175502329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576175502329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 19:31:42 2019 " "Processing started: Thu Dec 12 19:31:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576175502329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576175502329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AoA_SPI -c AoA_SPI " "Command: quartus_map --read_settings_files=on --write_settings_files=off AoA_SPI -c AoA_SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576175502329 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576175502620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 records " "Found design unit 1: records" {  } { { "../../src/records.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/records.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175502960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576175502960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175502963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175502963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576175502963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aoa_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aoa_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AoA_SPI-behavioural " "Found design unit 1: AoA_SPI-behavioural" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175502968 ""} { "Info" "ISGN_ENTITY_NAME" "1 AoA_SPI " "Found entity 1: AoA_SPI" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175502968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576175502968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AoA_SPI " "Elaborating entity \"AoA_SPI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576175502996 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_rx_data AoA_SPI.vhd(40) " "VHDL Signal Declaration warning at AoA_SPI.vhd(40): used explicit default value for signal \"o_rx_data\" because signal was never assigned a value" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1576175502998 "|AoA_SPI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "trdy 0 AoA_SPI.vhd(35) " "Net \"trdy\" at AoA_SPI.vhd(35) has no driver or initial value, using a default initial value '0'" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576175503000 "|AoA_SPI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rrdy 0 AoA_SPI.vhd(36) " "Net \"rrdy\" at AoA_SPI.vhd(36) has no driver or initial value, using a default initial value '0'" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576175503001 "|AoA_SPI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "roe 0 AoA_SPI.vhd(37) " "Net \"roe\" at AoA_SPI.vhd(37) has no driver or initial value, using a default initial value '0'" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576175503001 "|AoA_SPI"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576175503424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576175503424 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[17\] r_tx_buffer\[17\]~_emulated r_tx_buffer\[17\]~1 " "Register \"r_tx_buffer\[17\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[17\]~_emulated\" and latch \"r_tx_buffer\[17\]~1\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[16\] r_tx_buffer\[16\]~_emulated r_tx_buffer\[16\]~6 " "Register \"r_tx_buffer\[16\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[16\]~_emulated\" and latch \"r_tx_buffer\[16\]~6\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[15\] r_tx_buffer\[15\]~_emulated r_tx_buffer\[15\]~11 " "Register \"r_tx_buffer\[15\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[15\]~_emulated\" and latch \"r_tx_buffer\[15\]~11\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[14\] r_tx_buffer\[14\]~_emulated r_tx_buffer\[14\]~16 " "Register \"r_tx_buffer\[14\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[14\]~_emulated\" and latch \"r_tx_buffer\[14\]~16\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[13\] r_tx_buffer\[13\]~_emulated r_tx_buffer\[13\]~21 " "Register \"r_tx_buffer\[13\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[13\]~_emulated\" and latch \"r_tx_buffer\[13\]~21\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[12\] r_tx_buffer\[12\]~_emulated r_tx_buffer\[12\]~26 " "Register \"r_tx_buffer\[12\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[12\]~_emulated\" and latch \"r_tx_buffer\[12\]~26\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[11\] r_tx_buffer\[11\]~_emulated r_tx_buffer\[11\]~31 " "Register \"r_tx_buffer\[11\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[11\]~_emulated\" and latch \"r_tx_buffer\[11\]~31\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[10\] r_tx_buffer\[10\]~_emulated r_tx_buffer\[10\]~36 " "Register \"r_tx_buffer\[10\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[10\]~_emulated\" and latch \"r_tx_buffer\[10\]~36\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[9\] r_tx_buffer\[9\]~_emulated r_tx_buffer\[9\]~41 " "Register \"r_tx_buffer\[9\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[9\]~_emulated\" and latch \"r_tx_buffer\[9\]~41\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[8\] r_tx_buffer\[8\]~_emulated r_tx_buffer\[8\]~46 " "Register \"r_tx_buffer\[8\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[8\]~_emulated\" and latch \"r_tx_buffer\[8\]~46\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[7\] r_tx_buffer\[7\]~_emulated r_tx_buffer\[7\]~51 " "Register \"r_tx_buffer\[7\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[7\]~_emulated\" and latch \"r_tx_buffer\[7\]~51\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[6\] r_tx_buffer\[6\]~_emulated r_tx_buffer\[6\]~56 " "Register \"r_tx_buffer\[6\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[6\]~_emulated\" and latch \"r_tx_buffer\[6\]~56\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[5\] r_tx_buffer\[5\]~_emulated r_tx_buffer\[5\]~61 " "Register \"r_tx_buffer\[5\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[5\]~_emulated\" and latch \"r_tx_buffer\[5\]~61\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[4\] r_tx_buffer\[4\]~_emulated r_tx_buffer\[4\]~66 " "Register \"r_tx_buffer\[4\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[4\]~_emulated\" and latch \"r_tx_buffer\[4\]~66\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[3\] r_tx_buffer\[3\]~_emulated r_tx_buffer\[3\]~71 " "Register \"r_tx_buffer\[3\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[3\]~_emulated\" and latch \"r_tx_buffer\[3\]~71\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[2\] r_tx_buffer\[2\]~_emulated r_tx_buffer\[2\]~76 " "Register \"r_tx_buffer\[2\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[2\]~_emulated\" and latch \"r_tx_buffer\[2\]~76\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[1\] r_tx_buffer\[1\]~_emulated r_tx_buffer\[1\]~81 " "Register \"r_tx_buffer\[1\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[1\]~_emulated\" and latch \"r_tx_buffer\[1\]~81\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_tx_buffer\[0\] r_tx_buffer\[0\]~_emulated r_tx_buffer\[0\]~86 " "Register \"r_tx_buffer\[0\]\" is converted into an equivalent circuit using register \"r_tx_buffer\[0\]~_emulated\" and latch \"r_tx_buffer\[0\]~86\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576175503425 "|AoA_SPI|r_tx_buffer[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1576175503425 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "trdy GND " "Pin \"trdy\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|trdy"} { "Warning" "WMLS_MLS_STUCK_PIN" "rrdy GND " "Pin \"rrdy\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|rrdy"} { "Warning" "WMLS_MLS_STUCK_PIN" "roe GND " "Pin \"roe\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|roe"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[0\] GND " "Pin \"o_rx_data\[0\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[1\] GND " "Pin \"o_rx_data\[1\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[2\] GND " "Pin \"o_rx_data\[2\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[3\] GND " "Pin \"o_rx_data\[3\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[4\] GND " "Pin \"o_rx_data\[4\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[5\] GND " "Pin \"o_rx_data\[5\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[6\] GND " "Pin \"o_rx_data\[6\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[7\] GND " "Pin \"o_rx_data\[7\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[8\] GND " "Pin \"o_rx_data\[8\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[9\] GND " "Pin \"o_rx_data\[9\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[10\] GND " "Pin \"o_rx_data\[10\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[11\] GND " "Pin \"o_rx_data\[11\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[12\] GND " "Pin \"o_rx_data\[12\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[13\] GND " "Pin \"o_rx_data\[13\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[14\] GND " "Pin \"o_rx_data\[14\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[15\] GND " "Pin \"o_rx_data\[15\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[16\] GND " "Pin \"o_rx_data\[16\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_data\[17\] GND " "Pin \"o_rx_data\[17\]\" is stuck at GND" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576175503460 "|AoA_SPI|o_rx_data[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576175503460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576175503559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576175503854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576175503854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "114 " "Implemented 114 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576175503952 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576175503952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576175503952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576175503952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576175503992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 19:31:43 2019 " "Processing ended: Thu Dec 12 19:31:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576175503992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576175503992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576175503992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576175503992 ""}
