// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_HH_
#define _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_42_32_1_1.h"
#include "pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.h"

namespace ap_rtl {

struct pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<6> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<6> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<6> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<6> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_signal< sc_lv<6> > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s);

    ~pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi* line_buffer_Array_V_2_0_0_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi* line_buffer_Array_V_2_0_1_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi* line_buffer_Array_V_2_0_2_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi* line_buffer_Array_V_2_0_3_U;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U88;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U89;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U90;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U91;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX_1;
    sc_signal< sc_lv<32> > sX_1;
    sc_signal< sc_lv<32> > pY_1;
    sc_signal< sc_lv<32> > sY_1;
    sc_signal< sc_lv<6> > kernel_data_V_2_4;
    sc_signal< sc_lv<6> > kernel_data_V_2_5;
    sc_signal< sc_lv<6> > kernel_data_V_2_6;
    sc_signal< sc_lv<6> > kernel_data_V_2_7;
    sc_signal< sc_lv<6> > kernel_data_V_2_12;
    sc_signal< sc_lv<6> > kernel_data_V_2_13;
    sc_signal< sc_lv<6> > kernel_data_V_2_14;
    sc_signal< sc_lv<6> > kernel_data_V_2_15;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_0_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_2_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_1_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_2_0_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_2_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_2_0_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_2_0_3_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_2_0_3_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln241_reg_915;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > and_ln191_4_reg_952;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<12> > indvar_flatten_reg_150;
    sc_signal< sc_lv<1> > icmp_ln241_fu_172_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op154;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln241_reg_915_pp0_iter1_reg;
    sc_signal< sc_lv<12> > add_ln241_fu_178_p2;
    sc_signal< sc_lv<12> > add_ln241_reg_919;
    sc_signal< sc_lv<6> > tmp_data_0_V_4_reg_924;
    sc_signal< sc_logic > io_acc_block_signal_op21;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<6> > tmp_data_1_V_4_reg_931;
    sc_signal< sc_lv<6> > tmp_data_2_V_4_reg_938;
    sc_signal< sc_lv<6> > tmp_data_3_V_4_reg_945;
    sc_signal< sc_lv<1> > and_ln191_4_fu_364_p2;
    sc_signal< sc_lv<16> > pool_window_0_V_fu_370_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_reg_956;
    sc_signal< sc_lv<16> > pool_window_1_V_fu_378_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_reg_962;
    sc_signal< sc_lv<16> > pool_window_2_V_fu_386_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_reg_968;
    sc_signal< sc_lv<16> > pool_window_3_V_fu_394_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_reg_974;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_401_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_980;
    sc_signal< sc_lv<1> > icmp_ln1496_12_fu_407_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_12_reg_986;
    sc_signal< sc_lv<16> > pool_window_0_V_9_fu_413_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_9_reg_992;
    sc_signal< sc_lv<16> > pool_window_1_V_9_fu_421_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_9_reg_998;
    sc_signal< sc_lv<16> > pool_window_2_V_9_fu_429_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_9_reg_1004;
    sc_signal< sc_lv<16> > pool_window_3_V_9_fu_437_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_9_reg_1010;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_444_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_1016;
    sc_signal< sc_lv<1> > icmp_ln1496_14_fu_450_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_14_reg_1022;
    sc_signal< sc_lv<16> > pool_window_0_V_11_fu_456_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_11_reg_1028;
    sc_signal< sc_lv<16> > pool_window_1_V_11_fu_464_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_11_reg_1034;
    sc_signal< sc_lv<16> > pool_window_2_V_11_fu_472_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_11_reg_1040;
    sc_signal< sc_lv<16> > pool_window_3_V_11_fu_480_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_11_reg_1046;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_487_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_2_reg_1052;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_493_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_16_reg_1058;
    sc_signal< sc_lv<16> > pool_window_0_V_13_fu_499_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_13_reg_1064;
    sc_signal< sc_lv<16> > pool_window_1_V_13_fu_507_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_13_reg_1070;
    sc_signal< sc_lv<16> > pool_window_2_V_13_fu_515_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_13_reg_1076;
    sc_signal< sc_lv<16> > pool_window_3_V_13_fu_523_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_13_reg_1082;
    sc_signal< sc_lv<1> > icmp_ln1496_18_fu_530_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_18_reg_1088;
    sc_signal< sc_lv<1> > icmp_ln1496_19_fu_536_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_19_reg_1094;
    sc_signal< sc_lv<1> > icmp_ln212_fu_542_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1100;
    sc_signal< sc_lv<32> > select_ln227_fu_566_p3;
    sc_signal< sc_lv<32> > select_ln227_reg_1104;
    sc_signal< sc_lv<1> > icmp_ln216_fu_586_p2;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1109;
    sc_signal< sc_lv<32> > select_ln222_fu_610_p3;
    sc_signal< sc_lv<32> > select_ln222_reg_1113;
    sc_signal< sc_lv<2> > select_ln65_24_fu_650_p3;
    sc_signal< sc_lv<2> > select_ln65_24_reg_1118;
    sc_signal< sc_lv<2> > select_ln65_28_fu_684_p3;
    sc_signal< sc_lv<2> > select_ln65_28_reg_1123;
    sc_signal< sc_lv<2> > select_ln65_31_fu_718_p3;
    sc_signal< sc_lv<2> > select_ln65_31_reg_1128;
    sc_signal< sc_lv<2> > select_ln65_33_fu_752_p3;
    sc_signal< sc_lv<2> > select_ln65_33_reg_1133;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<12> > ap_phi_mux_indvar_flatten_phi_fu_154_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_161;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_161;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_161;
    sc_signal< sc_lv<32> > add_ln225_fu_548_p2;
    sc_signal< sc_lv<32> > add_ln220_fu_592_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_1_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln191_fu_316_p2;
    sc_signal< sc_lv<1> > icmp_ln191_4_fu_326_p2;
    sc_signal< sc_lv<1> > icmp_ln191_5_fu_336_p2;
    sc_signal< sc_lv<1> > icmp_ln191_6_fu_346_p2;
    sc_signal< sc_lv<1> > and_ln191_3_fu_358_p2;
    sc_signal< sc_lv<1> > and_ln191_fu_352_p2;
    sc_signal< sc_lv<32> > add_ln227_fu_560_p2;
    sc_signal< sc_lv<32> > add_ln222_fu_604_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_624_p3;
    sc_signal< sc_lv<16> > select_ln65_17_fu_636_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_13_fu_641_p2;
    sc_signal< sc_lv<2> > select_ln65_22_fu_629_p3;
    sc_signal< sc_lv<2> > zext_ln65_fu_647_p1;
    sc_signal< sc_lv<16> > select_ln65_19_fu_658_p3;
    sc_signal< sc_lv<16> > select_ln65_21_fu_670_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_675_p2;
    sc_signal< sc_lv<2> > select_ln65_26_fu_663_p3;
    sc_signal< sc_lv<2> > zext_ln65_4_fu_681_p1;
    sc_signal< sc_lv<16> > select_ln65_23_fu_692_p3;
    sc_signal< sc_lv<16> > select_ln65_25_fu_704_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_17_fu_709_p2;
    sc_signal< sc_lv<2> > select_ln65_30_fu_697_p3;
    sc_signal< sc_lv<2> > zext_ln65_5_fu_715_p1;
    sc_signal< sc_lv<16> > select_ln65_27_fu_726_p3;
    sc_signal< sc_lv<16> > select_ln65_29_fu_738_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_20_fu_743_p2;
    sc_signal< sc_lv<2> > select_ln65_32_fu_731_p3;
    sc_signal< sc_lv<2> > zext_ln65_6_fu_749_p1;
    sc_signal< sc_lv<32> > tmp_31_fu_777_p1;
    sc_signal< sc_lv<32> > tmp_31_fu_777_p2;
    sc_signal< sc_lv<32> > tmp_31_fu_777_p3;
    sc_signal< sc_lv<32> > tmp_31_fu_777_p4;
    sc_signal< sc_lv<32> > tmp_31_fu_777_p6;
    sc_signal< sc_lv<32> > tmp_32_fu_813_p1;
    sc_signal< sc_lv<32> > tmp_32_fu_813_p2;
    sc_signal< sc_lv<32> > tmp_32_fu_813_p3;
    sc_signal< sc_lv<32> > tmp_32_fu_813_p4;
    sc_signal< sc_lv<32> > tmp_32_fu_813_p6;
    sc_signal< sc_lv<32> > tmp_33_fu_849_p1;
    sc_signal< sc_lv<32> > tmp_33_fu_849_p2;
    sc_signal< sc_lv<32> > tmp_33_fu_849_p3;
    sc_signal< sc_lv<32> > tmp_33_fu_849_p4;
    sc_signal< sc_lv<32> > tmp_33_fu_849_p6;
    sc_signal< sc_lv<32> > tmp_34_fu_885_p1;
    sc_signal< sc_lv<32> > tmp_34_fu_885_p2;
    sc_signal< sc_lv<32> > tmp_34_fu_885_p3;
    sc_signal< sc_lv<32> > tmp_34_fu_885_p4;
    sc_signal< sc_lv<32> > tmp_34_fu_885_p6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_318;
    sc_signal< bool > ap_condition_313;
    sc_signal< bool > ap_condition_303;
    sc_signal< bool > ap_condition_796;
    sc_signal< bool > ap_condition_263;
    sc_signal< bool > ap_condition_801;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<12> ap_const_lv12_F04;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln220_fu_592_p2();
    void thread_add_ln222_fu_604_p2();
    void thread_add_ln225_fu_548_p2();
    void thread_add_ln227_fu_560_p2();
    void thread_add_ln241_fu_178_p2();
    void thread_and_ln191_3_fu_358_p2();
    void thread_and_ln191_4_fu_364_p2();
    void thread_and_ln191_fu_352_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_condition_263();
    void thread_ap_condition_303();
    void thread_ap_condition_313();
    void thread_ap_condition_318();
    void thread_ap_condition_796();
    void thread_ap_condition_801();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_154_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_161();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_1_load();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_icmp_ln1496_12_fu_407_p2();
    void thread_icmp_ln1496_13_fu_641_p2();
    void thread_icmp_ln1496_14_fu_450_p2();
    void thread_icmp_ln1496_15_fu_675_p2();
    void thread_icmp_ln1496_16_fu_493_p2();
    void thread_icmp_ln1496_17_fu_709_p2();
    void thread_icmp_ln1496_18_fu_530_p2();
    void thread_icmp_ln1496_19_fu_536_p2();
    void thread_icmp_ln1496_1_fu_444_p2();
    void thread_icmp_ln1496_20_fu_743_p2();
    void thread_icmp_ln1496_2_fu_487_p2();
    void thread_icmp_ln1496_fu_401_p2();
    void thread_icmp_ln191_4_fu_326_p2();
    void thread_icmp_ln191_5_fu_336_p2();
    void thread_icmp_ln191_6_fu_346_p2();
    void thread_icmp_ln191_fu_316_p2();
    void thread_icmp_ln212_fu_542_p2();
    void thread_icmp_ln216_fu_586_p2();
    void thread_icmp_ln241_fu_172_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op154();
    void thread_io_acc_block_signal_op21();
    void thread_line_buffer_Array_V_2_0_0_ce0();
    void thread_line_buffer_Array_V_2_0_0_we0();
    void thread_line_buffer_Array_V_2_0_1_ce0();
    void thread_line_buffer_Array_V_2_0_1_we0();
    void thread_line_buffer_Array_V_2_0_2_ce0();
    void thread_line_buffer_Array_V_2_0_2_we0();
    void thread_line_buffer_Array_V_2_0_3_ce0();
    void thread_line_buffer_Array_V_2_0_3_we0();
    void thread_pool_window_0_V_11_fu_456_p3();
    void thread_pool_window_0_V_13_fu_499_p3();
    void thread_pool_window_0_V_9_fu_413_p3();
    void thread_pool_window_0_V_fu_370_p3();
    void thread_pool_window_1_V_11_fu_464_p3();
    void thread_pool_window_1_V_13_fu_507_p3();
    void thread_pool_window_1_V_9_fu_421_p3();
    void thread_pool_window_1_V_fu_378_p3();
    void thread_pool_window_2_V_11_fu_472_p3();
    void thread_pool_window_2_V_13_fu_515_p3();
    void thread_pool_window_2_V_9_fu_429_p3();
    void thread_pool_window_2_V_fu_386_p3();
    void thread_pool_window_3_V_11_fu_480_p3();
    void thread_pool_window_3_V_13_fu_523_p3();
    void thread_pool_window_3_V_9_fu_437_p3();
    void thread_pool_window_3_V_fu_394_p3();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln222_fu_610_p3();
    void thread_select_ln227_fu_566_p3();
    void thread_select_ln65_17_fu_636_p3();
    void thread_select_ln65_19_fu_658_p3();
    void thread_select_ln65_21_fu_670_p3();
    void thread_select_ln65_22_fu_629_p3();
    void thread_select_ln65_23_fu_692_p3();
    void thread_select_ln65_24_fu_650_p3();
    void thread_select_ln65_25_fu_704_p3();
    void thread_select_ln65_26_fu_663_p3();
    void thread_select_ln65_27_fu_726_p3();
    void thread_select_ln65_28_fu_684_p3();
    void thread_select_ln65_29_fu_738_p3();
    void thread_select_ln65_30_fu_697_p3();
    void thread_select_ln65_31_fu_718_p3();
    void thread_select_ln65_32_fu_731_p3();
    void thread_select_ln65_33_fu_752_p3();
    void thread_select_ln65_fu_624_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_31_fu_777_p1();
    void thread_tmp_31_fu_777_p2();
    void thread_tmp_31_fu_777_p3();
    void thread_tmp_31_fu_777_p4();
    void thread_tmp_32_fu_813_p1();
    void thread_tmp_32_fu_813_p2();
    void thread_tmp_32_fu_813_p3();
    void thread_tmp_32_fu_813_p4();
    void thread_tmp_33_fu_849_p1();
    void thread_tmp_33_fu_849_p2();
    void thread_tmp_33_fu_849_p3();
    void thread_tmp_33_fu_849_p4();
    void thread_tmp_34_fu_885_p1();
    void thread_tmp_34_fu_885_p2();
    void thread_tmp_34_fu_885_p3();
    void thread_tmp_34_fu_885_p4();
    void thread_zext_ln65_4_fu_681_p1();
    void thread_zext_ln65_5_fu_715_p1();
    void thread_zext_ln65_6_fu_749_p1();
    void thread_zext_ln65_fu_647_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
