[project]
name=int
netlist=int
contents=
date=10/22/03
time=03:29:35
version=3.1.6.00.18c
Type=F21i
FndType=F4.1i
FndTypeE=F4.1i
top_level=VHDL
HDL netlist format=Auto
generics=MAX
synthesize_only=Off
lib_order=1103 133 171
[libraries]
1103=
133=c:\xilinx\active\syslib\simprims
171=c:\xilinx\active\syslib\virtex
[APP_95]


lid=0
oid=0
format=19
source=c:\cop2000\xcv200\int\int.vhd
server_hwnd=6947450































[OpenDoc]
hde/INT=0,0,-4,-4,1028,738,int.vhd
[Top Doc]
INT.vhd=21
[hdl_sheets]
INT.vhd= 
[ext_sheets]
int.ucf= 
[implement_HDL]
family=2
xfam=Virtex
part=V200PQ240-6
xilinx=V200PQ240-6
[xilinx]
family=2
xfam=Virtex
xact9=On
[device]
part=V200PQ240-6
xilinx=V200PQ240-6
[OPEN32]
lpstrInitialDir=C:\XILINX\ACTIVE\PROJECTS
lpstrTitle=Browse
Flags=3
cmdLine=-b -h 614 -hp 424 -m PCM_BROWSE32_MESSAGE -f C:\XILINX\ACTIVE\PROJECTS\current.pdf
