

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24'
================================================================
* Date:           Sat Nov 19 15:44:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131078|   131078|  1.311 ms|  1.311 ms|  131078|  131078|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24  |   131076|   131076|         6|          1|          1|  131072|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     276|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     106|    -|
|Register         |        -|     -|     448|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     448|     528|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U115  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U116  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  18|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln247_1_fu_483_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln247_fu_289_p2                |         +|   0|  0|  25|          18|           1|
    |add_ln248_1_fu_425_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln248_fu_349_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln249_fu_419_p2                |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_243                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_619                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_625                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter6_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_load_state4     |       and|   0|  0|   2|           1|           1|
    |cmp250_fu_263_p2                   |      icmp|   0|  0|  10|           7|           1|
    |cmp250_mid1_fu_363_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln247_fu_283_p2               |      icmp|   0|  0|  14|          18|          19|
    |icmp_ln248_fu_301_p2               |      icmp|   0|  0|  12|          13|          12|
    |or_ln247_1_fu_343_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln247_fu_323_p2                 |        or|   0|  0|   2|           1|           1|
    |ret_2_fu_634_p3                    |    select|   0|  0|  16|           1|           1|
    |ret_fu_627_p3                      |    select|   0|  0|  16|           1|           1|
    |select_ln247_1_fu_315_p3           |    select|   0|  0|   7|           1|           1|
    |select_ln247_2_fu_589_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln247_3_fu_510_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln247_4_fu_527_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln247_5_fu_549_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln247_fu_307_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln248_1_fu_369_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln248_2_fu_605_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln248_3_fu_391_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln248_4_fu_555_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln248_5_fu_431_p3           |    select|   0|  0|  12|           1|           1|
    |select_ln248_fu_355_p3             |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln249_fu_337_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 276|         123|         115|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_fu_94                  |   9|          2|    7|         14|
    |indvar_flatten50_fu_90   |   9|          2|   13|         26|
    |indvar_flatten95_fu_98   |   9|          2|   18|         36|
    |j_fu_86                  |   9|          2|    7|         14|
    |k_fu_82                  |   9|          2|    7|         14|
    |reg_file_6_0_address0    |  20|          4|   11|         44|
    |reg_file_6_1_address0    |  14|          3|   11|         33|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 106|         23|   77|        187|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_42_reg_681                  |   1|   0|    1|          0|
    |empty_42_reg_681_pp0_iter2_reg    |   1|   0|    1|          0|
    |empty_46_reg_720                  |   1|   0|    1|          0|
    |empty_46_reg_720_pp0_iter2_reg    |   1|   0|    1|          0|
    |i_fu_94                           |   7|   0|    7|          0|
    |icmp_ln247_reg_687                |   1|   0|    1|          0|
    |icmp_ln248_reg_691                |   1|   0|    1|          0|
    |icmp_ln248_reg_691_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten50_fu_90            |  13|   0|   13|          0|
    |indvar_flatten95_fu_98            |  18|   0|   18|          0|
    |indvars_iv114_udiv_mid1_reg_715   |   5|   0|    5|          0|
    |indvars_iv114_udiv_reg_676        |   5|   0|    5|          0|
    |j_fu_86                           |   7|   0|    7|          0|
    |k_fu_82                           |   7|   0|    7|          0|
    |lshr_ln_reg_726                   |   5|   0|    5|          0|
    |lshr_ln_reg_726_pp0_iter2_reg     |   5|   0|    5|          0|
    |mul259_1_reg_825                  |  16|   0|   16|          0|
    |mul2_reg_815                      |  16|   0|   16|          0|
    |or_ln247_1_reg_703                |   1|   0|    1|          0|
    |or_ln247_1_reg_703_pp0_iter2_reg  |   1|   0|    1|          0|
    |reg_file_3_0_addr_reg_788         |  11|   0|   11|          0|
    |reg_file_3_1_addr_reg_799         |  11|   0|   11|          0|
    |ret_2_reg_820                     |  16|   0|   16|          0|
    |ret_reg_810                       |  16|   0|   16|          0|
    |select_ln247_4_reg_757            |   1|   0|    1|          0|
    |select_ln248_1_reg_709            |   1|   0|    1|          0|
    |tmp_16_dup_reg_752                |   5|   0|    5|          0|
    |tmp_19_reg_732                    |   5|   0|    5|          0|
    |tmp_reg_699                       |   1|   0|    1|          0|
    |icmp_ln247_reg_687                |  64|  32|    1|          0|
    |reg_file_3_0_addr_reg_788         |  64|  32|   11|          0|
    |reg_file_3_1_addr_reg_799         |  64|  32|   11|          0|
    |select_ln248_1_reg_709            |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 448| 128|  216|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_284_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_288_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_300_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|grp_fu_304_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24|  return value|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                                                            reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                                                            reg_file_6_1|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_1_q1        |   in|   16|   ap_memory|                                                            reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_3_0_q1        |   in|   16|   ap_memory|                                                            reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                                            reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                                            reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                                            reg_file_2_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten95 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten95"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten50"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body244"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j"   --->   Operation 26 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten95_load = load i18 %indvar_flatten95" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 27 'load' 'indvar_flatten95_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.81ns)   --->   "%cmp250 = icmp_eq  i7 %j_7, i7 0"   --->   Operation 28 'icmp' 'cmp250' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv114_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5"   --->   Operation 29 'partselect' 'indvars_iv114_udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_42 = trunc i7 %j_7"   --->   Operation 30 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.08ns)   --->   "%icmp_ln247 = icmp_eq  i18 %indvar_flatten95_load, i18 131072" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 31 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln247 = add i18 %indvar_flatten95_load, i18 1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 32 'add' 'add_ln247' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %for.inc271, void %for.inc281.0.split.preheader.exitStub" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 33 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 34 'load' 'k_load' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i13 %indvar_flatten50" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 35 'load' 'indvar_flatten50_load' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%icmp_ln248 = icmp_eq  i13 %indvar_flatten50_load, i13 2048" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 36 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln247)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.36ns)   --->   "%select_ln247 = select i1 %icmp_ln248, i7 0, i7 %j_7" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 37 'select' 'select_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln248)   --->   "%select_ln247_1 = select i1 %icmp_ln248, i7 0, i7 %k_load" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 38 'select' 'select_ln247_1' <Predicate = (!icmp_ln247)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln248_1)   --->   "%or_ln247 = or i1 %icmp_ln248, i1 %cmp250" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 39 'or' 'or_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln247_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_load, i32 6" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln247_1)   --->   "%xor_ln249 = xor i1 %tmp, i1 1" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 41 'xor' 'xor_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln247_1 = or i1 %icmp_ln248, i1 %xor_ln249" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 42 'or' 'or_ln247_1' <Predicate = (!icmp_ln247)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln248 = add i7 %select_ln247, i7 1" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 43 'add' 'add_ln248' <Predicate = (!icmp_ln247)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln248 = select i1 %or_ln247_1, i7 %select_ln247_1, i7 0" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 44 'select' 'select_ln248' <Predicate = (!icmp_ln247)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.81ns)   --->   "%cmp250_mid1 = icmp_eq  i7 %add_ln248, i7 0" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 45 'icmp' 'cmp250_mid1' <Predicate = (!icmp_ln247)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln248_1 = select i1 %or_ln247_1, i1 %or_ln247, i1 %cmp250_mid1" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 46 'select' 'select_ln248_1' <Predicate = (!icmp_ln247)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvars_iv114_udiv_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln248, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 47 'partselect' 'indvars_iv114_udiv_mid1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_46 = trunc i7 %add_ln248" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 48 'trunc' 'empty_46' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.36ns)   --->   "%select_ln248_3 = select i1 %or_ln247_1, i7 %select_ln247, i7 %add_ln248" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 49 'select' 'select_ln248_3' <Predicate = (!icmp_ln247)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln248, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 50 'partselect' 'lshr_ln' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln248_3, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 51 'partselect' 'tmp_19' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln249 = add i7 %select_ln248, i7 2" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 52 'add' 'add_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.82ns)   --->   "%add_ln248_1 = add i13 %indvar_flatten50_load, i13 1" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 53 'add' 'add_ln248_1' <Predicate = (!icmp_ln247)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.30ns)   --->   "%select_ln248_5 = select i1 %icmp_ln248, i13 1, i13 %add_ln248_1" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 54 'select' 'select_ln248_5' <Predicate = (!icmp_ln247)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln249 = store i18 %add_ln247, i18 %indvar_flatten95" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 55 'store' 'store_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.42>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln249 = store i13 %select_ln248_5, i13 %indvar_flatten50" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 56 'store' 'store_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln249 = store i7 %select_ln248_3, i7 %j" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 57 'store' 'store_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln249 = store i7 %add_ln249, i7 %k" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 58 'store' 'store_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i"   --->   Operation 59 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_7"   --->   Operation 60 'trunc' 'empty' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_41 = trunc i7 %i_7"   --->   Operation 61 'trunc' 'empty_41' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_41, i5 %indvars_iv114_udiv"   --->   Operation 62 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %tmp_17"   --->   Operation 63 'zext' 'p_cast' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %p_cast"   --->   Operation 64 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr"   --->   Operation 65 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln247 & !icmp_ln248 & !tmp & !empty_42 & or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %p_cast"   --->   Operation 66 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr"   --->   Operation 67 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln247_1 = add i7 %i_7, i7 1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 68 'add' 'add_ln247_1' <Predicate = (!icmp_ln247)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_44 = trunc i7 %add_ln247_1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 69 'trunc' 'empty_44' <Predicate = (!icmp_ln247 & icmp_ln248)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_45 = trunc i7 %add_ln247_1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 70 'trunc' 'empty_45' <Predicate = (!icmp_ln247 & icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_17_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_45, i5 0" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 71 'bitconcatenate' 'tmp_17_mid' <Predicate = (!icmp_ln247 & icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast_mid181 = zext i11 %tmp_17_mid" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 72 'zext' 'p_cast_mid181' <Predicate = (!icmp_ln247 & icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_7 = getelementptr i16 %reg_file_6_0, i64 0, i64 %p_cast_mid181" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 73 'getelementptr' 'reg_file_6_0_addr_7' <Predicate = (!icmp_ln247 & icmp_ln248 & or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.23ns)   --->   "%reg_file_6_0_load_4 = load i11 %reg_file_6_0_addr_7" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 74 'load' 'reg_file_6_0_load_4' <Predicate = (!icmp_ln247 & icmp_ln248 & or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 75 [1/1] (0.36ns)   --->   "%select_ln247_3 = select i1 %icmp_ln248, i7 %add_ln247_1, i7 %i_7" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 75 'select' 'select_ln247_3' <Predicate = (!icmp_ln247)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_16_dup = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln247_3, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 76 'partselect' 'tmp_16_dup' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.17ns)   --->   "%select_ln247_4 = select i1 %icmp_ln248, i1 %empty_44, i1 %empty" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 77 'select' 'select_ln247_4' <Predicate = (!icmp_ln247)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_16_dup, i1 %select_ln247_4, i5 %indvars_iv114_udiv_mid1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 78 'bitconcatenate' 'tmp_17_mid1' <Predicate = (!icmp_ln247 & !or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i11 %tmp_17_mid1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 79 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln247 & !or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_8 = getelementptr i16 %reg_file_6_0, i64 0, i64 %p_cast_mid1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 80 'getelementptr' 'reg_file_6_0_addr_8' <Predicate = (!icmp_ln247 & !or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%reg_file_6_0_load_5 = load i11 %reg_file_6_0_addr_8" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 81 'load' 'reg_file_6_0_load_5' <Predicate = (!icmp_ln247 & !icmp_ln248 & tmp & !empty_46 & !or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_7 = getelementptr i16 %reg_file_6_1, i64 0, i64 %p_cast_mid1" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 82 'getelementptr' 'reg_file_6_1_addr_7' <Predicate = (!icmp_ln247 & !or_ln247_1)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.23ns)   --->   "%reg_file_6_1_load_4 = load i11 %reg_file_6_1_addr_7" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 83 'load' 'reg_file_6_1_load_4' <Predicate = (!icmp_ln247 & !or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln248_4)   --->   "%select_ln247_5 = select i1 %icmp_ln248, i1 0, i1 %empty_42" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 84 'select' 'select_ln247_5' <Predicate = (!icmp_ln247 & or_ln247_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln248_4 = select i1 %or_ln247_1, i1 %select_ln247_5, i1 %empty_46" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 85 'select' 'select_ln248_4' <Predicate = (!icmp_ln247)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%add_ln9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_19, i1 %select_ln248_4, i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 86 'bitconcatenate' 'add_ln9' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i11 %add_ln9" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 87 'zext' 'zext_ln259' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln259" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 88 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 89 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln247)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln259" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 90 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 91 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln247)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln249 = store i7 %select_ln247_3, i7 %i" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 92 'store' 'store_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 6.74>
ST_4 : Operation 93 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr"   --->   Operation 93 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln247 & !icmp_ln248 & !tmp & !empty_42 & or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 94 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr"   --->   Operation 94 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 95 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %empty_42" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 95 'mux' 'tmp_s' <Predicate = (!icmp_ln248 & or_ln247_1)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (1.23ns)   --->   "%reg_file_6_0_load_4 = load i11 %reg_file_6_0_addr_7" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 96 'load' 'reg_file_6_0_load_4' <Predicate = (!icmp_ln247 & icmp_ln248 & or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln248_2)   --->   "%select_ln247_2 = select i1 %icmp_ln248, i16 %reg_file_6_0_load_4, i16 %tmp_s" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 97 'select' 'select_ln247_2' <Predicate = (!icmp_ln247 & or_ln247_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (1.23ns)   --->   "%reg_file_6_0_load_5 = load i11 %reg_file_6_0_addr_8" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 98 'load' 'reg_file_6_0_load_5' <Predicate = (!icmp_ln247 & !icmp_ln248 & tmp & !empty_46 & !or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 99 [1/2] (1.23ns)   --->   "%reg_file_6_1_load_4 = load i11 %reg_file_6_1_addr_7" [correlation-max-throughput/src/correlation.cpp:247]   --->   Operation 99 'load' 'reg_file_6_1_load_4' <Predicate = (!icmp_ln247 & !or_ln247_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 100 [1/1] (0.42ns)   --->   "%tmp_69_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load_5, i16 %reg_file_6_1_load_4, i1 %empty_46" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 100 'mux' 'tmp_69_mid1' <Predicate = (!icmp_ln247 & !or_ln247_1)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln248_2 = select i1 %or_ln247_1, i16 %select_ln247_2, i16 %tmp_69_mid1" [correlation-max-throughput/src/correlation.cpp:248]   --->   Operation 101 'select' 'select_ln248_2' <Predicate = (!icmp_ln247)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%add_ln8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_16_dup, i1 %select_ln247_4, i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 102 'bitconcatenate' 'add_ln8' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i11 %add_ln8" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 103 'zext' 'zext_ln253' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln253" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 104 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (1.23ns)   --->   "%val = load i11 %reg_file_3_0_addr" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 105 'load' 'val' <Predicate = (!icmp_ln247 & !select_ln248_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 106 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 106 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln247)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 107 [2/2] (4.72ns)   --->   "%mul2 = hmul i16 %select_ln248_2, i16 %reg_file_2_0_load" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 107 'hmul' 'mul2' <Predicate = (!icmp_ln247)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln253" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 108 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (1.23ns)   --->   "%val_1 = load i11 %reg_file_3_1_addr" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 109 'load' 'val_1' <Predicate = (!icmp_ln247 & !select_ln248_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 110 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 110 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln247)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 111 [2/2] (4.72ns)   --->   "%mul259_1 = hmul i16 %select_ln248_2, i16 %reg_file_2_1_load" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 111 'hmul' 'mul259_1' <Predicate = (!icmp_ln247)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 112 [1/2] (1.23ns)   --->   "%val = load i11 %reg_file_3_0_addr" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 112 'load' 'val' <Predicate = (!select_ln248_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 113 [1/1] (0.35ns)   --->   "%ret = select i1 %select_ln248_1, i16 0, i16 %val" [correlation-max-throughput/src/correlation.cpp:255]   --->   Operation 113 'select' 'ret' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (4.72ns)   --->   "%mul2 = hmul i16 %select_ln248_2, i16 %reg_file_2_0_load" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 114 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/2] (1.23ns)   --->   "%val_1 = load i11 %reg_file_3_1_addr" [correlation-max-throughput/src/correlation.cpp:253]   --->   Operation 115 'load' 'val_1' <Predicate = (!select_ln248_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 116 [1/1] (0.35ns)   --->   "%ret_2 = select i1 %select_ln248_1, i16 0, i16 %val_1" [correlation-max-throughput/src/correlation.cpp:255]   --->   Operation 116 'select' 'ret_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/2] (4.72ns)   --->   "%mul259_1 = hmul i16 %select_ln248_2, i16 %reg_file_2_1_load" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 117 'hmul' 'mul259_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.90>
ST_6 : Operation 118 [2/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret, i16 %mul2" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 118 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [2/2] (5.90ns)   --->   "%ret_3 = hadd i16 %ret_2, i16 %mul259_1" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 119 'hadd' 'ret_3' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln247)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 131072, i64 131072, i64 131072"   --->   Operation 121 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_248_23_VITIS_LOOP_249_24_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln252 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:252]   --->   Operation 123 'specpipeline' 'specpipeline_ln252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 124 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret, i16 %mul2" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 125 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln260 = store i16 %ret_1, i11 %reg_file_3_0_addr" [correlation-max-throughput/src/correlation.cpp:260]   --->   Operation 126 'store' 'store_ln260' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 127 [1/2] (5.90ns)   --->   "%ret_3 = hadd i16 %ret_2, i16 %mul259_1" [correlation-max-throughput/src/correlation.cpp:259]   --->   Operation 127 'hadd' 'ret_3' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln260 = store i16 %ret_3, i11 %reg_file_3_1_addr" [correlation-max-throughput/src/correlation.cpp:260]   --->   Operation 128 'store' 'store_ln260' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body244" [correlation-max-throughput/src/correlation.cpp:249]   --->   Operation 129 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 01100000]
j                       (alloca           ) [ 01100000]
indvar_flatten50        (alloca           ) [ 01100000]
i                       (alloca           ) [ 01110000]
indvar_flatten95        (alloca           ) [ 01100000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
specmemcore_ln0         (specmemcore      ) [ 00000000]
store_ln0               (store            ) [ 00000000]
store_ln0               (store            ) [ 00000000]
store_ln0               (store            ) [ 00000000]
store_ln0               (store            ) [ 00000000]
store_ln0               (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
j_7                     (load             ) [ 00000000]
indvar_flatten95_load   (load             ) [ 00000000]
cmp250                  (icmp             ) [ 00000000]
indvars_iv114_udiv      (partselect       ) [ 01010000]
empty_42                (trunc            ) [ 01011000]
icmp_ln247              (icmp             ) [ 01111110]
add_ln247               (add              ) [ 00000000]
br_ln247                (br               ) [ 00000000]
k_load                  (load             ) [ 00000000]
indvar_flatten50_load   (load             ) [ 00000000]
icmp_ln248              (icmp             ) [ 01011000]
select_ln247            (select           ) [ 00000000]
select_ln247_1          (select           ) [ 00000000]
or_ln247                (or               ) [ 00000000]
tmp                     (bitselect        ) [ 01011000]
xor_ln249               (xor              ) [ 00000000]
or_ln247_1              (or               ) [ 01011000]
add_ln248               (add              ) [ 00000000]
select_ln248            (select           ) [ 00000000]
cmp250_mid1             (icmp             ) [ 00000000]
select_ln248_1          (select           ) [ 01011100]
indvars_iv114_udiv_mid1 (partselect       ) [ 01010000]
empty_46                (trunc            ) [ 01011000]
select_ln248_3          (select           ) [ 00000000]
lshr_ln                 (partselect       ) [ 01011000]
tmp_19                  (partselect       ) [ 01010000]
add_ln249               (add              ) [ 00000000]
add_ln248_1             (add              ) [ 00000000]
select_ln248_5          (select           ) [ 00000000]
store_ln249             (store            ) [ 00000000]
store_ln249             (store            ) [ 00000000]
store_ln249             (store            ) [ 00000000]
store_ln249             (store            ) [ 00000000]
i_7                     (load             ) [ 00000000]
empty                   (trunc            ) [ 00000000]
empty_41                (trunc            ) [ 00000000]
tmp_17                  (bitconcatenate   ) [ 00000000]
p_cast                  (zext             ) [ 00000000]
reg_file_6_0_addr       (getelementptr    ) [ 01001000]
reg_file_6_1_addr       (getelementptr    ) [ 01001000]
add_ln247_1             (add              ) [ 00000000]
empty_44                (trunc            ) [ 00000000]
empty_45                (trunc            ) [ 00000000]
tmp_17_mid              (bitconcatenate   ) [ 00000000]
p_cast_mid181           (zext             ) [ 00000000]
reg_file_6_0_addr_7     (getelementptr    ) [ 01001000]
select_ln247_3          (select           ) [ 00000000]
tmp_16_dup              (partselect       ) [ 01001000]
select_ln247_4          (select           ) [ 01001000]
tmp_17_mid1             (bitconcatenate   ) [ 00000000]
p_cast_mid1             (zext             ) [ 00000000]
reg_file_6_0_addr_8     (getelementptr    ) [ 01001000]
reg_file_6_1_addr_7     (getelementptr    ) [ 01001000]
select_ln247_5          (select           ) [ 00000000]
select_ln248_4          (select           ) [ 00000000]
add_ln9                 (bitconcatenate   ) [ 00000000]
zext_ln259              (zext             ) [ 00000000]
reg_file_2_0_addr       (getelementptr    ) [ 01001000]
reg_file_2_1_addr       (getelementptr    ) [ 01001000]
store_ln249             (store            ) [ 00000000]
reg_file_6_0_load       (load             ) [ 00000000]
reg_file_6_1_load       (load             ) [ 00000000]
tmp_s                   (mux              ) [ 00000000]
reg_file_6_0_load_4     (load             ) [ 00000000]
select_ln247_2          (select           ) [ 00000000]
reg_file_6_0_load_5     (load             ) [ 00000000]
reg_file_6_1_load_4     (load             ) [ 00000000]
tmp_69_mid1             (mux              ) [ 00000000]
select_ln248_2          (select           ) [ 01000100]
add_ln8                 (bitconcatenate   ) [ 00000000]
zext_ln253              (zext             ) [ 00000000]
reg_file_3_0_addr       (getelementptr    ) [ 01000111]
reg_file_2_0_load       (load             ) [ 01000100]
reg_file_3_1_addr       (getelementptr    ) [ 01000111]
reg_file_2_1_load       (load             ) [ 01000100]
val                     (load             ) [ 00000000]
ret                     (select           ) [ 01000011]
mul2                    (hmul             ) [ 01000011]
val_1                   (load             ) [ 00000000]
ret_2                   (select           ) [ 01000011]
mul259_1                (hmul             ) [ 01000011]
specloopname_ln0        (specloopname     ) [ 00000000]
empty_43                (speclooptripcount) [ 00000000]
specloopname_ln0        (specloopname     ) [ 00000000]
specpipeline_ln252      (specpipeline     ) [ 00000000]
specloopname_ln132      (specloopname     ) [ 00000000]
ret_1                   (hadd             ) [ 00000000]
store_ln260             (store            ) [ 00000000]
ret_3                   (hadd             ) [ 00000000]
store_ln260             (store            ) [ 00000000]
br_ln249                (br               ) [ 00000000]
ret_ln0                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_248_23_VITIS_LOOP_249_24_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="k_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten50_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten50/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten95_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten95/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="reg_file_6_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_0_load/3 reg_file_6_0_load_4/3 reg_file_6_0_load_5/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="reg_file_6_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_1_load/3 reg_file_6_1_load_4/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="reg_file_6_0_addr_7_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr_7/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="reg_file_6_0_addr_8_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr_8/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="reg_file_6_1_addr_7_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr_7/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="reg_file_2_0_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="reg_file_2_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reg_file_3_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="3"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="191" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="193" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val/4 store_ln260/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="reg_file_3_1_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="3"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="210" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val_1/4 store_ln260/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="0" index="1" bw="16" slack="1"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="ret_1/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="1"/>
<pin id="219" dir="0" index="1" bw="16" slack="1"/>
<pin id="220" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="ret_3/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul2/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul259_1/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="18" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_7_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="1"/>
<pin id="259" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvar_flatten95_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="1"/>
<pin id="262" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten95_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="cmp250_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp250/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvars_iv114_udiv_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="4" slack="0"/>
<pin id="274" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indvars_iv114_udiv/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="empty_42_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln247_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="18" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln247_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="k_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="1"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten50_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="1"/>
<pin id="300" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten50_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln248_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="0" index="1" bw="13" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln247_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln247_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln247_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln247/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="xor_ln249_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln249/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_ln247_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln247_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln248_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln248_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="cmp250_mid1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp250_mid1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln248_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvars_iv114_udiv_mid1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="7" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="0" index="3" bw="4" slack="0"/>
<pin id="382" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indvars_iv114_udiv_mid1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="empty_46_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln248_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248_3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="lshr_ln_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="0" index="3" bw="4" slack="0"/>
<pin id="404" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_19_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="7" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="0" index="3" bw="4" slack="0"/>
<pin id="414" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln249_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="3" slack="0"/>
<pin id="422" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln248_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln248_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="13" slack="0"/>
<pin id="434" dir="0" index="2" bw="13" slack="0"/>
<pin id="435" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248_5/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln249_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="18" slack="0"/>
<pin id="441" dir="0" index="1" bw="18" slack="1"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln249_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="13" slack="0"/>
<pin id="446" dir="0" index="1" bw="13" slack="1"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln249_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="7" slack="1"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln249_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="1"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="i_7_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="2"/>
<pin id="461" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="empty_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="empty_41_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_41/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_17_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="1"/>
<pin id="474" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln247_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247_1/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="empty_44_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="empty_45_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_17_mid_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_mid/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_cast_mid181_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid181/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln247_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="7" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_3/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_16_dup_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="0" index="3" bw="4" slack="0"/>
<pin id="522" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16_dup/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln247_4_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_4/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_17_mid1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="0" index="3" bw="5" slack="1"/>
<pin id="539" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_mid1/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_cast_mid1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln247_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="1"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_5/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln248_4_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="1"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248_4/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln9_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="1"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="0" index="3" bw="5" slack="1"/>
<pin id="566" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln9/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln259_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln249_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="2"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_s_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="16" slack="0"/>
<pin id="584" dir="0" index="3" bw="1" slack="2"/>
<pin id="585" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln247_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="2"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="0" index="2" bw="16" slack="0"/>
<pin id="593" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247_2/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_69_mid1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="0"/>
<pin id="599" dir="0" index="2" bw="16" slack="0"/>
<pin id="600" dir="0" index="3" bw="1" slack="2"/>
<pin id="601" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_69_mid1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln248_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="2"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="16" slack="0"/>
<pin id="609" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248_2/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln8_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="5" slack="1"/>
<pin id="617" dir="0" index="2" bw="1" slack="1"/>
<pin id="618" dir="0" index="3" bw="5" slack="2"/>
<pin id="619" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln8/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln253_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="ret_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="3"/>
<pin id="629" dir="0" index="1" bw="16" slack="0"/>
<pin id="630" dir="0" index="2" bw="16" slack="0"/>
<pin id="631" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="ret_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="3"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="0" index="2" bw="16" slack="0"/>
<pin id="638" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_2/5 "/>
</bind>
</comp>

<comp id="641" class="1005" name="k_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="648" class="1005" name="j_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="655" class="1005" name="indvar_flatten50_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="0"/>
<pin id="657" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten50 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="669" class="1005" name="indvar_flatten95_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="18" slack="0"/>
<pin id="671" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten95 "/>
</bind>
</comp>

<comp id="676" class="1005" name="indvars_iv114_udiv_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="1"/>
<pin id="678" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv114_udiv "/>
</bind>
</comp>

<comp id="681" class="1005" name="empty_42_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln247_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln247 "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln248_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln248 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="703" class="1005" name="or_ln247_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln247_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln248_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="2"/>
<pin id="711" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="select_ln248_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="indvars_iv114_udiv_mid1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="1"/>
<pin id="717" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv114_udiv_mid1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="empty_46_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="726" class="1005" name="lshr_ln_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_19_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="737" class="1005" name="reg_file_6_0_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="1"/>
<pin id="739" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="reg_file_6_1_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="1"/>
<pin id="744" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="reg_file_6_0_addr_7_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="1"/>
<pin id="749" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr_7 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_16_dup_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="1"/>
<pin id="754" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_dup "/>
</bind>
</comp>

<comp id="757" class="1005" name="select_ln247_4_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247_4 "/>
</bind>
</comp>

<comp id="762" class="1005" name="reg_file_6_0_addr_8_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="1"/>
<pin id="764" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_0_addr_8 "/>
</bind>
</comp>

<comp id="767" class="1005" name="reg_file_6_1_addr_7_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="1"/>
<pin id="769" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_6_1_addr_7 "/>
</bind>
</comp>

<comp id="772" class="1005" name="reg_file_2_0_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="1"/>
<pin id="774" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="reg_file_2_1_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="11" slack="1"/>
<pin id="779" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln248_2_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln248_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="reg_file_3_0_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="1"/>
<pin id="790" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_0_addr "/>
</bind>
</comp>

<comp id="794" class="1005" name="reg_file_2_0_load_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_load "/>
</bind>
</comp>

<comp id="799" class="1005" name="reg_file_3_1_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="1"/>
<pin id="801" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_1_addr "/>
</bind>
</comp>

<comp id="805" class="1005" name="reg_file_2_1_load_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="1"/>
<pin id="807" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_load "/>
</bind>
</comp>

<comp id="810" class="1005" name="ret_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="815" class="1005" name="mul2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="ret_2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_2 "/>
</bind>
</comp>

<comp id="825" class="1005" name="mul259_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul259_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="178" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="195" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="216"><net_src comp="212" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="221"><net_src comp="217" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="226"><net_src comp="159" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="172" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="257" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="257" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="260" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="260" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="257" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="301" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="295" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="301" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="263" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="295" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="301" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="307" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="343" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="315" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="349" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="343" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="323" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="363" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="349" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="390"><net_src comp="349" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="343" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="307" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="349" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="355" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="12" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="391" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="12" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="423"><net_src comp="355" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="298" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="301" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="289" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="431" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="391" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="419" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="487"><net_src comp="459" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="483" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="50" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="515"><net_src comp="483" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="459" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="28" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="510" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="12" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="532"><net_src comp="489" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="462" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="56" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="517" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="527" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="534" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="56" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="555" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="579"><net_src comp="510" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="109" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="122" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="109" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="580" pin="4"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="60" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="109" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="122" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="610"><net_src comp="589" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="596" pin="4"/><net_sink comp="605" pin=2"/></net>

<net id="612"><net_src comp="605" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="613"><net_src comp="605" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="620"><net_src comp="56" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="614" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="632"><net_src comp="62" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="633"><net_src comp="185" pin="7"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="62" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="202" pin="7"/><net_sink comp="634" pin=2"/></net>

<net id="644"><net_src comp="82" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="651"><net_src comp="86" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="658"><net_src comp="90" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="665"><net_src comp="94" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="672"><net_src comp="98" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="679"><net_src comp="269" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="684"><net_src comp="279" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="580" pin=3"/></net>

<net id="690"><net_src comp="283" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="301" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="702"><net_src comp="329" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="343" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="712"><net_src comp="369" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="718"><net_src comp="377" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="534" pin=3"/></net>

<net id="723"><net_src comp="387" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="596" pin=3"/></net>

<net id="729"><net_src comp="399" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="561" pin=3"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="614" pin=3"/></net>

<net id="735"><net_src comp="409" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="740"><net_src comp="102" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="745"><net_src comp="115" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="750"><net_src comp="128" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="755"><net_src comp="517" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="760"><net_src comp="527" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="765"><net_src comp="136" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="770"><net_src comp="144" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="775"><net_src comp="152" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="780"><net_src comp="165" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="785"><net_src comp="605" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="791"><net_src comp="178" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="797"><net_src comp="159" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="802"><net_src comp="195" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="808"><net_src comp="172" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="813"><net_src comp="627" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="818"><net_src comp="222" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="823"><net_src comp="634" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="828"><net_src comp="227" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="217" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_6_0 | {}
	Port: reg_file_6_1 | {}
	Port: reg_file_3_1 | {7 }
	Port: reg_file_3_0 | {7 }
	Port: reg_file_2_1 | {}
	Port: reg_file_2_0 | {}
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 : reg_file_6_0 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 : reg_file_6_1 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 : reg_file_3_1 | {4 5 }
	Port: compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 : reg_file_3_0 | {4 5 }
	Port: compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 : reg_file_2_1 | {3 4 }
	Port: compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 : reg_file_2_0 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		cmp250 : 1
		indvars_iv114_udiv : 1
		empty_42 : 1
		icmp_ln247 : 1
		add_ln247 : 1
		br_ln247 : 2
		icmp_ln248 : 1
		select_ln247 : 2
		select_ln247_1 : 2
		or_ln247 : 2
		tmp : 1
		xor_ln249 : 2
		or_ln247_1 : 2
		add_ln248 : 3
		select_ln248 : 2
		cmp250_mid1 : 4
		select_ln248_1 : 5
		indvars_iv114_udiv_mid1 : 4
		empty_46 : 4
		select_ln248_3 : 4
		lshr_ln : 3
		tmp_19 : 5
		add_ln249 : 3
		add_ln248_1 : 1
		select_ln248_5 : 2
		store_ln249 : 2
		store_ln249 : 3
		store_ln249 : 5
		store_ln249 : 4
	State 3
		empty : 1
		empty_41 : 1
		tmp_17 : 2
		p_cast : 3
		reg_file_6_0_addr : 4
		reg_file_6_0_load : 5
		reg_file_6_1_addr : 4
		reg_file_6_1_load : 5
		add_ln247_1 : 1
		empty_44 : 2
		empty_45 : 2
		tmp_17_mid : 3
		p_cast_mid181 : 4
		reg_file_6_0_addr_7 : 5
		reg_file_6_0_load_4 : 6
		select_ln247_3 : 2
		tmp_16_dup : 3
		select_ln247_4 : 3
		tmp_17_mid1 : 4
		p_cast_mid1 : 5
		reg_file_6_0_addr_8 : 6
		reg_file_6_0_load_5 : 7
		reg_file_6_1_addr_7 : 6
		reg_file_6_1_load_4 : 7
		select_ln248_4 : 1
		add_ln9 : 2
		zext_ln259 : 3
		reg_file_2_0_addr : 4
		reg_file_2_0_load : 5
		reg_file_2_1_addr : 4
		reg_file_2_1_load : 5
		store_ln249 : 3
	State 4
		tmp_s : 1
		select_ln247_2 : 2
		tmp_69_mid1 : 1
		select_ln248_2 : 3
		zext_ln253 : 1
		reg_file_3_0_addr : 2
		val : 3
		mul2 : 4
		reg_file_3_1_addr : 2
		val_1 : 3
		mul259_1 : 4
	State 5
		ret : 1
		ret_2 : 1
	State 6
	State 7
		store_ln260 : 1
		store_ln260 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   hadd   |           grp_fu_212           |    2    |    94   |   113   |
|          |           grp_fu_217           |    2    |    94   |   113   |
|----------|--------------------------------|---------|---------|---------|
|   hmul   |           grp_fu_222           |    2    |    64   |    34   |
|          |           grp_fu_227           |    2    |    64   |    34   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln247_fu_307      |    0    |    0    |    7    |
|          |      select_ln247_1_fu_315     |    0    |    0    |    7    |
|          |       select_ln248_fu_355      |    0    |    0    |    7    |
|          |      select_ln248_1_fu_369     |    0    |    0    |    2    |
|          |      select_ln248_3_fu_391     |    0    |    0    |    7    |
|          |      select_ln248_5_fu_431     |    0    |    0    |    12   |
|  select  |      select_ln247_3_fu_510     |    0    |    0    |    7    |
|          |      select_ln247_4_fu_527     |    0    |    0    |    2    |
|          |      select_ln247_5_fu_549     |    0    |    0    |    2    |
|          |      select_ln248_4_fu_555     |    0    |    0    |    2    |
|          |      select_ln247_2_fu_589     |    0    |    0    |    16   |
|          |      select_ln248_2_fu_605     |    0    |    0    |    16   |
|          |           ret_fu_627           |    0    |    0    |    16   |
|          |          ret_2_fu_634          |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln247_fu_289        |    0    |    0    |    25   |
|          |        add_ln248_fu_349        |    0    |    0    |    14   |
|    add   |        add_ln249_fu_419        |    0    |    0    |    14   |
|          |       add_ln248_1_fu_425       |    0    |    0    |    20   |
|          |       add_ln247_1_fu_483       |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|          |          cmp250_fu_263         |    0    |    0    |    10   |
|   icmp   |        icmp_ln247_fu_283       |    0    |    0    |    13   |
|          |        icmp_ln248_fu_301       |    0    |    0    |    12   |
|          |       cmp250_mid1_fu_363       |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|    mux   |          tmp_s_fu_580          |    0    |    0    |    9    |
|          |       tmp_69_mid1_fu_596       |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln247_fu_323        |    0    |    0    |    2    |
|          |        or_ln247_1_fu_343       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln249_fu_337        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |    indvars_iv114_udiv_fu_269   |    0    |    0    |    0    |
|          | indvars_iv114_udiv_mid1_fu_377 |    0    |    0    |    0    |
|partselect|         lshr_ln_fu_399         |    0    |    0    |    0    |
|          |          tmp_19_fu_409         |    0    |    0    |    0    |
|          |        tmp_16_dup_fu_517       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         empty_42_fu_279        |    0    |    0    |    0    |
|          |         empty_46_fu_387        |    0    |    0    |    0    |
|   trunc  |          empty_fu_462          |    0    |    0    |    0    |
|          |         empty_41_fu_466        |    0    |    0    |    0    |
|          |         empty_44_fu_489        |    0    |    0    |    0    |
|          |         empty_45_fu_493        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_329           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_17_fu_470         |    0    |    0    |    0    |
|          |        tmp_17_mid_fu_497       |    0    |    0    |    0    |
|bitconcatenate|       tmp_17_mid1_fu_534       |    0    |    0    |    0    |
|          |         add_ln9_fu_561         |    0    |    0    |    0    |
|          |         add_ln8_fu_614         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_cast_fu_477         |    0    |    0    |    0    |
|          |      p_cast_mid181_fu_505      |    0    |    0    |    0    |
|   zext   |       p_cast_mid1_fu_543       |    0    |    0    |    0    |
|          |        zext_ln259_fu_569       |    0    |    0    |    0    |
|          |        zext_ln253_fu_621       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    8    |   316   |   569   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        empty_42_reg_681       |    1   |
|        empty_46_reg_720       |    1   |
|           i_reg_662           |    7   |
|       icmp_ln247_reg_687      |    1   |
|       icmp_ln248_reg_691      |    1   |
|    indvar_flatten50_reg_655   |   13   |
|    indvar_flatten95_reg_669   |   18   |
|indvars_iv114_udiv_mid1_reg_715|    5   |
|   indvars_iv114_udiv_reg_676  |    5   |
|           j_reg_648           |    7   |
|           k_reg_641           |    7   |
|        lshr_ln_reg_726        |    5   |
|        mul259_1_reg_825       |   16   |
|          mul2_reg_815         |   16   |
|       or_ln247_1_reg_703      |    1   |
|   reg_file_2_0_addr_reg_772   |   11   |
|   reg_file_2_0_load_reg_794   |   16   |
|   reg_file_2_1_addr_reg_777   |   11   |
|   reg_file_2_1_load_reg_805   |   16   |
|   reg_file_3_0_addr_reg_788   |   11   |
|   reg_file_3_1_addr_reg_799   |   11   |
|  reg_file_6_0_addr_7_reg_747  |   11   |
|  reg_file_6_0_addr_8_reg_762  |   11   |
|   reg_file_6_0_addr_reg_737   |   11   |
|  reg_file_6_1_addr_7_reg_767  |   11   |
|   reg_file_6_1_addr_reg_742   |   11   |
|         ret_2_reg_820         |   16   |
|          ret_reg_810          |   16   |
|     select_ln247_4_reg_757    |    1   |
|     select_ln248_1_reg_709    |    1   |
|     select_ln248_2_reg_782    |   16   |
|       tmp_16_dup_reg_752      |    5   |
|         tmp_19_reg_732        |    5   |
|          tmp_reg_699          |    1   |
+-------------------------------+--------+
|             Total             |   296  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   6  |  11  |   66   ||    31   |
| grp_access_fu_122 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_159 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_202 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_222    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_222    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_227    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_227    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   282  ||  4.564  ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   316  |   569  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   123  |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   612  |   692  |
+-----------+--------+--------+--------+--------+
