$date
	Fri Aug  8 10:12:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_detector_1011_tb $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 1 ! detected $end
$var reg 3 * next_state [2:0] $end
$var reg 3 + state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b0 *
1$
0#
0"
0!
$end
#5000
1"
#10000
b1 *
0"
1#
0$
#15000
b1 +
1"
#20000
b10 *
0"
0#
#25000
b0 *
b10 +
1"
#30000
b11 *
0"
1#
#35000
b100 *
b11 +
1"
#40000
0"
#45000
1!
b1 *
b100 +
1"
#50000
0"
#55000
0!
b1 +
1"
#60000
b10 *
0"
0#
#65000
b0 *
b10 +
1"
#70000
b11 *
0"
1#
#75000
b100 *
b11 +
1"
#80000
0"
#85000
1!
b1 *
b100 +
1"
#90000
0"
#95000
0!
b1 +
1"
#100000
0"
#105000
1"
#110000
0"
