<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/mem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mem.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2arm_2insts_2mem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Stephen Hines</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_MEM_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define __ARCH_ARM_MEM_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classArmISA_1_1MightBeMicro.html">   50</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classArmISA_1_1MightBeMicro.html#a0a90e0ad4a134d90ddeb2a54911e63f9">   53</a></span>&#160;    <a class="code" href="classArmISA_1_1MightBeMicro.html#a0a90e0ad4a134d90ddeb2a54911e63f9">MightBeMicro</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        : <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    {}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classArmISA_1_1MightBeMicro.html#abb4bf76f7622b5bace8cced926b13b33">   58</a></span>&#160;    <a class="code" href="classArmISA_1_1MightBeMicro.html#abb4bf76f7622b5bace8cced926b13b33">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsLastMicroop]) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            pcState.uEnd();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMicroop]) {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            pcState.uAdvance();</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            pcState.advance();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;};</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// The address is a base register plus an immediate.</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html">   71</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1RfeOp.html">RfeOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919">   74</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919">AddrMode</a> {</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919ae5ee5c6f4dc5894545da5f2f1b8d9e8a">   75</a></span>&#160;        <a class="code" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919ae5ee5c6f4dc5894545da5f2f1b8d9e8a">DecrementAfter</a>,</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919a9a3da63e1306b85b0252184f4d2c4e1f">   76</a></span>&#160;        <a class="code" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919a9a3da63e1306b85b0252184f4d2c4e1f">DecrementBefore</a>,</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919ac22de2dc4042401c82bb89ed7dacd7a3">   77</a></span>&#160;        <a class="code" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919ac22de2dc4042401c82bb89ed7dacd7a3">IncrementAfter</a>,</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919a24b6bdd21de59523659b844257eaf62a">   78</a></span>&#160;        IncrementBefore</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    };</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a7419b2a40c3b669aa6513bb2bc460dcb">   81</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1RfeOp.html#a7419b2a40c3b669aa6513bb2bc460dcb">base</a>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a70627d6226808c9194e5036fd3a07806">   82</a></span>&#160;    <a class="code" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919">AddrMode</a> <a class="code" href="classArmISA_1_1RfeOp.html#a70627d6226808c9194e5036fd3a07806">mode</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a3b660117a97b57de13ca3126648f9666">   83</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1RfeOp.html#a3b660117a97b57de13ca3126648f9666">wb</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#addf0b8f57424bbd1868786a36dd510cc">   84</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ura, urb, <a class="code" href="classArmISA_1_1RfeOp.html#addf0b8f57424bbd1868786a36dd510cc">urc</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a61dc269bced0b75c55369b780118c3b0">   85</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> numMicroops = 3;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a9886b03e6a87fbaf91d7b515d57b169c">   87</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *<a class="code" href="classArmISA_1_1RfeOp.html#a9886b03e6a87fbaf91d7b515d57b169c">uops</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a0744f5a007c5bf867dc12cf42c86e8f1">   89</a></span>&#160;    <a class="code" href="classArmISA_1_1RfeOp.html#a0744f5a007c5bf867dc12cf42c86e8f1">RfeOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;          <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <a class="code" href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919">AddrMode</a> _mode, <span class="keywordtype">bool</span> _wb)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        : <a class="code" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;          base(_base), mode(_mode), wb(_wb),</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;          ura(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>), urb(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;          urc(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce">INTREG_UREG2</a>),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;          uops(NULL)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    {}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">virtual</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a60dc0d94842b979c89144441547debda">   99</a></span>&#160;    <a class="code" href="classArmISA_1_1RfeOp.html#a60dc0d94842b979c89144441547debda">~RfeOp</a>()</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keyword">delete</span> [] uops;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classArmISA_1_1RfeOp.html#a39cba100160a5c3a7133d7d104403393">  105</a></span>&#160;    <a class="code" href="classArmISA_1_1RfeOp.html#a39cba100160a5c3a7133d7d104403393">fetchMicroop</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> microPC)<span class="keyword"> const override</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        assert(uops != NULL &amp;&amp; microPC &lt; numMicroops);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="keywordflow">return</span> uops[microPC];</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// The address is a base register plus an immediate.</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html">  116</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SrsOp.html">SrsOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33">  119</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33">AddrMode</a> {</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33a89c8860325b594b011c89b8e1935cbcb">  120</a></span>&#160;        <a class="code" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33a89c8860325b594b011c89b8e1935cbcb">DecrementAfter</a>,</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33aa6a5239ee0275b3f2eeb8e64f8da9f08">  121</a></span>&#160;        <a class="code" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33aa6a5239ee0275b3f2eeb8e64f8da9f08">DecrementBefore</a>,</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33ab2ba672df0a51daa4be27d993e07f5a5">  122</a></span>&#160;        <a class="code" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33ab2ba672df0a51daa4be27d993e07f5a5">IncrementAfter</a>,</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33a83f69857d2e9cc55a1e7dee3c257b7d3">  123</a></span>&#160;        IncrementBefore</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    };</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#ac3678c666ec431f85618fc283bafee53">  126</a></span>&#160;    uint32_t <a class="code" href="classArmISA_1_1SrsOp.html#ac3678c666ec431f85618fc283bafee53">regMode</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#ad00da63877dc22fa56225da7a1f98cf1">  127</a></span>&#160;    <a class="code" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33">AddrMode</a> <a class="code" href="classArmISA_1_1SrsOp.html#ad00da63877dc22fa56225da7a1f98cf1">mode</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a1e4d884d24ff8058e800d225987ae352">  128</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SrsOp.html#a1e4d884d24ff8058e800d225987ae352">wb</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#ac3f7d602e1acb2422bbc38525c1cbb4c">  129</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> numMicroops = 2;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#af7219f6210a7a5bb95d20540b598e2fa">  131</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *<a class="code" href="classArmISA_1_1SrsOp.html#af7219f6210a7a5bb95d20540b598e2fa">uops</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a1c38b8be5ceb464acb4ee193bb48ffbc">  133</a></span>&#160;    <a class="code" href="classArmISA_1_1SrsOp.html#a1c38b8be5ceb464acb4ee193bb48ffbc">SrsOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;          uint32_t _regMode, <a class="code" href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33">AddrMode</a> _mode, <span class="keywordtype">bool</span> _wb)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        : <a class="code" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;          regMode(_regMode), mode(_mode), wb(_wb), uops(NULL)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    {}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keyword">virtual</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a37b8e4725964878b0dbbcc0c916ba8ab">  140</a></span>&#160;    <a class="code" href="classArmISA_1_1SrsOp.html#a37b8e4725964878b0dbbcc0c916ba8ab">~SrsOp</a>()</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keyword">delete</span> [] uops;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classArmISA_1_1SrsOp.html#a03de960757d430b908d0305f887b009d">  146</a></span>&#160;    <a class="code" href="classArmISA_1_1SrsOp.html#a03de960757d430b908d0305f887b009d">fetchMicroop</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> microPC)<span class="keyword"> const override</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        assert(uops != NULL &amp;&amp; microPC &lt; numMicroops);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordflow">return</span> uops[microPC];</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">generateDisassembly</a>(</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;};</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html">  156</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1Memory.html">Memory</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bf">  159</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bf">AddrMode</a> {</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa8493412425af765fbb0b2dbb56ebc10b">  160</a></span>&#160;        <a class="code" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa8493412425af765fbb0b2dbb56ebc10b">AddrMd_Offset</a>,</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa12cf32879768846a54ab8f5d1316fc3b">  161</a></span>&#160;        <a class="code" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa12cf32879768846a54ab8f5d1316fc3b">AddrMd_PreIndex</a>,</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa8a20f63f0191306a4a7f78a443eb372c">  162</a></span>&#160;        AddrMd_PostIndex</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    };</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#ab045ca5f823341d4cf894034aaafdc5c">  167</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1Memory.html#ab045ca5f823341d4cf894034aaafdc5c">dest</a>;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a67e4325d7474594d7a963ff5a21bac34">  168</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1Memory.html#a67e4325d7474594d7a963ff5a21bac34">base</a>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a9be4362dfffd09b690e7b50ac69979cd">  169</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1Memory.html#a9be4362dfffd09b690e7b50ac69979cd">add</a>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a886798a3eb9cbef0a1d2cae6711221b4">  170</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> numMicroops = 3;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a9283c69727ab63be6137edf0534e4a3d">  172</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *<a class="code" href="classArmISA_1_1Memory.html#a9283c69727ab63be6137edf0534e4a3d">uops</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a4735aa8efe13e2f130e9edfd64d3ab1e">  174</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory.html#a4735aa8efe13e2f130e9edfd64d3ab1e">Memory</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;           <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        : <a class="code" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;          dest(_dest), base(_base), add(_add), uops(NULL)</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    {}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keyword">virtual</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a3336e4dae4f848997f7cb3abd1b0d429">  181</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory.html#a3336e4dae4f848997f7cb3abd1b0d429">~Memory</a>()</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keyword">delete</span> [] uops;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a586482ae013411a9a004a0c545f1edd9">  187</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory.html#a586482ae013411a9a004a0c545f1edd9">fetchMicroop</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> microPC)<span class="keyword"> const override</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        assert(uops != NULL &amp;&amp; microPC &lt; numMicroops);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">return</span> uops[microPC];</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#ae110ae18814b3e5fd2e5c82b2d918f24">  194</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory.html#ae110ae18814b3e5fd2e5c82b2d918f24">printOffset</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">    </span>{}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory.html#a6eadac1f97f806b3b3ee07cd04d4e8f4">  198</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory.html#a6eadac1f97f806b3b3ee07cd04d4e8f4">printDest</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(os, dest);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordtype">void</span> printInst(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <a class="code" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bf">AddrMode</a> addrMode) <span class="keyword">const</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// The address is a base register plus an immediate.</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryImm.html">  207</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryImm.html">MemoryImm</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1Memory.html">Memory</a></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryImm.html#aed5ff733071347c3c79def289fe734eb">  210</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1MemoryImm.html#aed5ff733071347c3c79def289fe734eb">imm</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryImm.html#a35eab61932ca58447f5b687cfff671dd">  212</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryImm.html#a35eab61932ca58447f5b687cfff671dd">MemoryImm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        : <a class="code" href="classArmISA_1_1Memory.html">Memory</a>(mnem, _machInst, __opClass, _dest, _base, _add), imm(_imm)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    {}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryImm.html#ad0b0965efa07dff38a8635131e851291">  218</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryImm.html#ad0b0965efa07dff38a8635131e851291">printOffset</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        int32_t pImm = <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">if</span> (!add)</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            pImm = -pImm;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(os, <span class="stringliteral">&quot;#%d&quot;</span>, pImm);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;};</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExImm.html">  227</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryExImm.html">MemoryExImm</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryImm.html">MemoryImm</a></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;{</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExImm.html#a8b28cff17af47a3e8995ecd15978a50a">  230</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryExImm.html#a8b28cff17af47a3e8995ecd15978a50a">result</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExImm.html#a309929df8a4bbb3c9c07b6d292f12db4">  232</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryExImm.html#a309929df8a4bbb3c9c07b6d292f12db4">MemoryExImm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _result, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryImm.html">MemoryImm</a>(mnem, _machInst, __opClass, _dest, _base, _add, _imm),</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                    result(_result)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    {}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExImm.html#acdfb454b1e46d0c1a1d5b4bf54a0d3e9">  240</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryExImm.html#acdfb454b1e46d0c1a1d5b4bf54a0d3e9">printDest</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(os, result);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <a class="code" href="classArmISA_1_1Memory.html#a6eadac1f97f806b3b3ee07cd04d4e8f4">MemoryImm::printDest</a>(os);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;};</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// The address is a base register plus an immediate.</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImm.html">  249</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryDImm.html">MemoryDImm</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryImm.html">MemoryImm</a></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImm.html#a2ec9e34264013986983f3b80dcbee5e1">  252</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryDImm.html#a2ec9e34264013986983f3b80dcbee5e1">dest2</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImm.html#ae70b4d4635a03e371fee6110f548d81a">  254</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryDImm.html#ae70b4d4635a03e371fee6110f548d81a">MemoryDImm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryImm.html">MemoryImm</a>(mnem, _machInst, __opClass, _dest, _base, _add, _imm),</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;          dest2(_dest2)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    {}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImm.html#a236405feef5a6588e3f639ce0d5de777">  262</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryDImm.html#a236405feef5a6588e3f639ce0d5de777">printDest</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <a class="code" href="classArmISA_1_1Memory.html#a6eadac1f97f806b3b3ee07cd04d4e8f4">MemoryImm::printDest</a>(os);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(os, dest2);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;};</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExDImm.html">  270</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryExDImm.html">MemoryExDImm</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryDImm.html">MemoryDImm</a></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExDImm.html#a9f20776088302dfd70a429dd7dce2961">  273</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryExDImm.html#a9f20776088302dfd70a429dd7dce2961">result</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExDImm.html#a277377d41b46e756f4e70df5cbf8af8e">  275</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryExDImm.html#a277377d41b46e756f4e70df5cbf8af8e">MemoryExDImm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _result, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryDImm.html">MemoryDImm</a>(mnem, _machInst, __opClass, _dest, _dest2,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                     _base, _add, _imm), result(_result)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    {}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryExDImm.html#a386e6ea8baae02cbf0fde53c2994b2bf">  283</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryExDImm.html#a386e6ea8baae02cbf0fde53c2994b2bf">printDest</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(os, result);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <a class="code" href="classArmISA_1_1MemoryDImm.html#a236405feef5a6588e3f639ce0d5de777">MemoryDImm::printDest</a>(os);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;};</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// The address is a shifted register plus an immediate</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg.html">  292</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryReg.html">MemoryReg</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1Memory.html">Memory</a></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg.html#ad6c2dcf874b3ed6f4151be23cb71375e">  295</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1MemoryReg.html#ad6c2dcf874b3ed6f4151be23cb71375e">shiftAmt</a>;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg.html#ad5a3cea30349fd690aa376cd158f439a">  296</a></span>&#160;    <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="classArmISA_1_1MemoryReg.html#ad5a3cea30349fd690aa376cd158f439a">shiftType</a>;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg.html#aad3915dd0335799bd35086c77b7671f4">  297</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryReg.html#aad3915dd0335799bd35086c77b7671f4">index</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg.html#a4196aa82f3687d8dd7cd8e7dc9011014">  299</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryReg.html#a4196aa82f3687d8dd7cd8e7dc9011014">MemoryReg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;              int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        : <a class="code" href="classArmISA_1_1Memory.html">Memory</a>(mnem, _machInst, __opClass, _dest, _base, _add),</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;          shiftAmt(_shiftAmt), shiftType(_shiftType), index(_index)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    {}</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordtype">void</span> printOffset(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;};</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDReg.html">  310</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryDReg.html">MemoryDReg</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryReg.html">MemoryReg</a></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDReg.html#ace84dbb2ff1092993e529795947128bc">  313</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryDReg.html#ace84dbb2ff1092993e529795947128bc">dest2</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDReg.html#a9c1622dbd7a9c913becaefb4b02df902">  315</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryDReg.html#a9c1622dbd7a9c913becaefb4b02df902">MemoryDReg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;               int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryReg.html">MemoryReg</a>(mnem, _machInst, __opClass, _dest, _base, _add,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                    _shiftAmt, _shiftType, _index),</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;          dest2(_dest2)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    {}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDReg.html#adaf80d1990e846573d8c32ee8a6dfcf8">  326</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryDReg.html#adaf80d1990e846573d8c32ee8a6dfcf8">printDest</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <a class="code" href="classArmISA_1_1Memory.html#a6eadac1f97f806b3b3ee07cd04d4e8f4">MemoryReg::printDest</a>(os);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(os, dest2);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;};</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> Base&gt;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryOffset.html">  335</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryOffset.html">MemoryOffset</a> : <span class="keyword">public</span> Base</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;{</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryOffset.html#af5c8cffd5cb92660b6d6e680e8f2a5cb">  338</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryOffset.html#af5c8cffd5cb92660b6d6e680e8f2a5cb">MemoryOffset</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                 OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                 <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _base, _add, _imm)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    {}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryOffset.html#a89dd09ee517f6b8a09bf66f097e316b6">  344</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryOffset.html#a89dd09ee517f6b8a09bf66f097e316b6">MemoryOffset</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                 OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                 <span class="keywordtype">bool</span> _add, int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _base, _add,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                _shiftAmt, _shiftType, _index)</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    {}</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryOffset.html#a0c9a21a957c8548b96d3f7426e972411">  352</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryOffset.html#a0c9a21a957c8548b96d3f7426e972411">MemoryOffset</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                 OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _dest2, _base, _add, _imm)</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    {}</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryOffset.html#ae5c9c9ed33845d261a2bc899b42357a4">  358</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryOffset.html#ae5c9c9ed33845d261a2bc899b42357a4">MemoryOffset</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                 OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _result,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        : Base(mnem, _machInst, __opClass, _result,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                _dest, _dest2, _base, _add, _imm)</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    {}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryOffset.html#a50eb793bc9c255c09c5d66248f268af4">  366</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryOffset.html#a50eb793bc9c255c09c5d66248f268af4">MemoryOffset</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                 OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                 int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _dest2, _base, _add,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                _shiftAmt, _shiftType, _index)</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    {}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    std::string</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryOffset.html#a4697c67e232991ad0b76cd3fd40d233a">  376</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryOffset.html#a4697c67e232991ad0b76cd3fd40d233a">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        this-&gt;printInst(ss, <a class="code" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa8493412425af765fbb0b2dbb56ebc10b">Memory::AddrMd_Offset</a>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    }</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;};</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> Base&gt;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex.html">  385</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryPreIndex.html">MemoryPreIndex</a> : <span class="keyword">public</span> Base</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;{</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex.html#a72866b4a9603920fb4417fcc24f2dc1e">  388</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPreIndex.html#a72866b4a9603920fb4417fcc24f2dc1e">MemoryPreIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                   OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                   <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _base, _add, _imm)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    {}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex.html#afe8f99489e1c82650daac3e7306e8e2d">  394</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPreIndex.html#afe8f99489e1c82650daac3e7306e8e2d">MemoryPreIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                   OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                   <span class="keywordtype">bool</span> _add, int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _base, _add,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                _shiftAmt, _shiftType, _index)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    {}</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex.html#a701530d4be0eb21756df7091fd519d18">  402</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPreIndex.html#a701530d4be0eb21756df7091fd519d18">MemoryPreIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                   OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _dest2, _base, _add, _imm)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    {}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex.html#ac6e87246df2cc1a8d62f93f27b15c9d7">  408</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPreIndex.html#ac6e87246df2cc1a8d62f93f27b15c9d7">MemoryPreIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                   OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _result,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        : Base(mnem, _machInst, __opClass, _result,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                _dest, _dest2, _base, _add, _imm)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    {}</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex.html#a0a832d75844d97f851d6ccec92eec380">  416</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPreIndex.html#a0a832d75844d97f851d6ccec92eec380">MemoryPreIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                   OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add,</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                   int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _dest2, _base, _add,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                _shiftAmt, _shiftType, _index)</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    {}</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    std::string</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex.html#a1ff267e7d962e51024147ab09896bf63">  426</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPreIndex.html#a1ff267e7d962e51024147ab09896bf63">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        this-&gt;printInst(ss, <a class="code" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa12cf32879768846a54ab8f5d1316fc3b">Memory::AddrMd_PreIndex</a>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;};</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> Base&gt;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex.html">  435</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryPostIndex.html">MemoryPostIndex</a> : <span class="keyword">public</span> Base</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex.html#ad098c3972b1da3e3cd790c167f4a0b34">  438</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPostIndex.html#ad098c3972b1da3e3cd790c167f4a0b34">MemoryPostIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                    OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                    <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _base, _add, _imm)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    {}</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex.html#aeffc62eb8bff9f9e97993b0aa8e5e7b3">  444</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPostIndex.html#aeffc62eb8bff9f9e97993b0aa8e5e7b3">MemoryPostIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                    OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                    <span class="keywordtype">bool</span> _add, int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _base, _add,</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                _shiftAmt, _shiftType, _index)</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    {}</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex.html#a88b3b37026fb59b65d0d91fc3efcb664">  452</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPostIndex.html#a88b3b37026fb59b65d0d91fc3efcb664">MemoryPostIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                    OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _dest2, _base, _add, _imm)</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    {}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex.html#ab799e5b70eca97a23b44de48055cfa6b">  458</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPostIndex.html#ab799e5b70eca97a23b44de48055cfa6b">MemoryPostIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                    OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _result,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add, int32_t _imm)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        : Base(mnem, _machInst, __opClass, _result,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                _dest, _dest2, _base, _add, _imm)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    {}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex.html#a0915ac47e77f1293e9c80f22d11ff1b5">  466</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPostIndex.html#a0915ac47e77f1293e9c80f22d11ff1b5">MemoryPostIndex</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                    OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <span class="keywordtype">bool</span> _add,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                    int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _index)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        : Base(mnem, _machInst, __opClass, _dest, _dest2, _base, _add,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                _shiftAmt, _shiftType, _index)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    {}</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    std::string</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex.html#af0fbcb846d49c84c24e1ee7ed96ab722">  476</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPostIndex.html#af0fbcb846d49c84c24e1ee7ed96ab722">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        this-&gt;printInst(ss, <a class="code" href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa8a20f63f0191306a4a7f78a443eb372c">Memory::AddrMd_PostIndex</a>);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    }</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;};</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;}</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#endif //__ARCH_ARM_INSTS_MEM_HH__</span></div><div class="ttc" id="classArmISA_1_1MemoryImm_html"><div class="ttname"><a href="classArmISA_1_1MemoryImm.html">ArmISA::MemoryImm</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00207">mem.hh:207</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_abd16b569aabde6d1aac738f78bcd8919"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919">ArmISA::RfeOp::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00074">mem.hh:74</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="classArmISA_1_1MightBeMicro_html_abb4bf76f7622b5bace8cced926b13b33"><div class="ttname"><a href="classArmISA_1_1MightBeMicro.html#abb4bf76f7622b5bace8cced926b13b33">ArmISA::MightBeMicro::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pcState) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00058">mem.hh:58</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a37b8e4725964878b0dbbcc0c916ba8ab"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a37b8e4725964878b0dbbcc0c916ba8ab">ArmISA::SrsOp::~SrsOp</a></div><div class="ttdeci">virtual ~SrsOp()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00140">mem.hh:140</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html"><div class="ttname"><a href="classArmISA_1_1SrsOp.html">ArmISA::SrsOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00116">mem.hh:116</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryImm_html_aed5ff733071347c3c79def289fe734eb"><div class="ttname"><a href="classArmISA_1_1MemoryImm.html#aed5ff733071347c3c79def289fe734eb">ArmISA::MemoryImm::imm</a></div><div class="ttdeci">int32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00210">mem.hh:210</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex_html"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex.html">ArmISA::MemoryPreIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00385">mem.hh:385</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg_html_ad5a3cea30349fd690aa376cd158f439a"><div class="ttname"><a href="classArmISA_1_1MemoryReg.html#ad5a3cea30349fd690aa376cd158f439a">ArmISA::MemoryReg::shiftType</a></div><div class="ttdeci">ArmShiftType shiftType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00296">mem.hh:296</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a08c3dc86a6f6e2e238df01b309237b33"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33">ArmISA::SrsOp::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00119">mem.hh:119</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">ArmISA::INTREG_UREG1</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00116">intregs.hh:116</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryOffset_html_a50eb793bc9c255c09c5d66248f268af4"><div class="ttname"><a href="classArmISA_1_1MemoryOffset.html#a50eb793bc9c255c09c5d66248f268af4">ArmISA::MemoryOffset::MemoryOffset</a></div><div class="ttdeci">MemoryOffset(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00366">mem.hh:366</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex_html_ab799e5b70eca97a23b44de48055cfa6b"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex.html#ab799e5b70eca97a23b44de48055cfa6b">ArmISA::MemoryPostIndex::MemoryPostIndex</a></div><div class="ttdeci">MemoryPostIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _result, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00458">mem.hh:458</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a9be4362dfffd09b690e7b50ac69979cd"><div class="ttname"><a href="classArmISA_1_1Memory.html#a9be4362dfffd09b690e7b50ac69979cd">ArmISA::Memory::add</a></div><div class="ttdeci">bool add</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00169">mem.hh:169</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a08c3dc86a6f6e2e238df01b309237b33a89c8860325b594b011c89b8e1935cbcb"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33a89c8860325b594b011c89b8e1935cbcb">ArmISA::SrsOp::DecrementAfter</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00120">mem.hh:120</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryOffset_html_a89dd09ee517f6b8a09bf66f097e316b6"><div class="ttname"><a href="classArmISA_1_1MemoryOffset.html#a89dd09ee517f6b8a09bf66f097e316b6">ArmISA::MemoryOffset::MemoryOffset</a></div><div class="ttdeci">MemoryOffset(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00344">mem.hh:344</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a586482ae013411a9a004a0c545f1edd9"><div class="ttname"><a href="classArmISA_1_1Memory.html#a586482ae013411a9a004a0c545f1edd9">ArmISA::Memory::fetchMicroop</a></div><div class="ttdeci">StaticInstPtr fetchMicroop(MicroPC microPC) const override</div><div class="ttdoc">Return the microop that goes with a particular micropc. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00187">mem.hh:187</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryOffset_html_ae5c9c9ed33845d261a2bc899b42357a4"><div class="ttname"><a href="classArmISA_1_1MemoryOffset.html#ae5c9c9ed33845d261a2bc899b42357a4">ArmISA::MemoryOffset::MemoryOffset</a></div><div class="ttdeci">MemoryOffset(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _result, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00358">mem.hh:358</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a6eadac1f97f806b3b3ee07cd04d4e8f4"><div class="ttname"><a href="classArmISA_1_1Memory.html#a6eadac1f97f806b3b3ee07cd04d4e8f4">ArmISA::Memory::printDest</a></div><div class="ttdeci">virtual void printDest(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00198">mem.hh:198</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDReg_html"><div class="ttname"><a href="classArmISA_1_1MemoryDReg.html">ArmISA::MemoryDReg</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00310">mem.hh:310</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a3336e4dae4f848997f7cb3abd1b0d429"><div class="ttname"><a href="classArmISA_1_1Memory.html#a3336e4dae4f848997f7cb3abd1b0d429">ArmISA::Memory::~Memory</a></div><div class="ttdeci">virtual ~Memory()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00181">mem.hh:181</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_af7219f6210a7a5bb95d20540b598e2fa"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#af7219f6210a7a5bb95d20540b598e2fa">ArmISA::SrsOp::uops</a></div><div class="ttdeci">StaticInstPtr * uops</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00131">mem.hh:131</a></div></div>
<div class="ttc" id="classArmISA_1_1PredOp_html"><div class="ttname"><a href="classArmISA_1_1PredOp.html">ArmISA::PredOp</a></div><div class="ttdoc">Base class for predicated integer operations. </div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00211">pred_inst.hh:211</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExDImm_html"><div class="ttname"><a href="classArmISA_1_1MemoryExDImm.html">ArmISA::MemoryExDImm</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00270">mem.hh:270</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExImm_html_a8b28cff17af47a3e8995ecd15978a50a"><div class="ttname"><a href="classArmISA_1_1MemoryExImm.html#a8b28cff17af47a3e8995ecd15978a50a">ArmISA::MemoryExImm::result</a></div><div class="ttdeci">IntRegIndex result</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00230">mem.hh:230</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_abd16b569aabde6d1aac738f78bcd8919ae5ee5c6f4dc5894545da5f2f1b8d9e8a"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919ae5ee5c6f4dc5894545da5f2f1b8d9e8a">ArmISA::RfeOp::DecrementAfter</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00075">mem.hh:75</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryImm_html_ad0b0965efa07dff38a8635131e851291"><div class="ttname"><a href="classArmISA_1_1MemoryImm.html#ad0b0965efa07dff38a8635131e851291">ArmISA::MemoryImm::printOffset</a></div><div class="ttdeci">void printOffset(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00218">mem.hh:218</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExDImm_html_a9f20776088302dfd70a429dd7dce2961"><div class="ttname"><a href="classArmISA_1_1MemoryExDImm.html#a9f20776088302dfd70a429dd7dce2961">ArmISA::MemoryExDImm::result</a></div><div class="ttdeci">IntRegIndex result</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00273">mem.hh:273</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex_html_afe8f99489e1c82650daac3e7306e8e2d"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex.html#afe8f99489e1c82650daac3e7306e8e2d">ArmISA::MemoryPreIndex::MemoryPreIndex</a></div><div class="ttdeci">MemoryPreIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00394">mem.hh:394</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_a3b660117a97b57de13ca3126648f9666"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#a3b660117a97b57de13ca3126648f9666">ArmISA::RfeOp::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00083">mem.hh:83</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_abd16b569aabde6d1aac738f78bcd8919a9a3da63e1306b85b0252184f4d2c4e1f"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919a9a3da63e1306b85b0252184f4d2c4e1f">ArmISA::RfeOp::DecrementBefore</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00076">mem.hh:76</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a1c38b8be5ceb464acb4ee193bb48ffbc"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a1c38b8be5ceb464acb4ee193bb48ffbc">ArmISA::SrsOp::SrsOp</a></div><div class="ttdeci">SrsOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, uint32_t _regMode, AddrMode _mode, bool _wb)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00133">mem.hh:133</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a4735aa8efe13e2f130e9edfd64d3ab1e"><div class="ttname"><a href="classArmISA_1_1Memory.html#a4735aa8efe13e2f130e9edfd64d3ab1e">ArmISA::Memory::Memory</a></div><div class="ttdeci">Memory(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00174">mem.hh:174</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryOffset_html_a0c9a21a957c8548b96d3f7426e972411"><div class="ttname"><a href="classArmISA_1_1MemoryOffset.html#a0c9a21a957c8548b96d3f7426e972411">ArmISA::MemoryOffset::MemoryOffset</a></div><div class="ttdeci">MemoryOffset(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00352">mem.hh:352</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a0cc479cfa49d2fb01fbb27ba09aed0bfa12cf32879768846a54ab8f5d1316fc3b"><div class="ttname"><a href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa12cf32879768846a54ab8f5d1316fc3b">ArmISA::Memory::AddrMd_PreIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00161">mem.hh:161</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex_html_a88b3b37026fb59b65d0d91fc3efcb664"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex.html#a88b3b37026fb59b65d0d91fc3efcb664">ArmISA::MemoryPostIndex::MemoryPostIndex</a></div><div class="ttdeci">MemoryPostIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00452">mem.hh:452</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_a70627d6226808c9194e5036fd3a07806"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#a70627d6226808c9194e5036fd3a07806">ArmISA::RfeOp::mode</a></div><div class="ttdeci">AddrMode mode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00082">mem.hh:82</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDReg_html_adaf80d1990e846573d8c32ee8a6dfcf8"><div class="ttname"><a href="classArmISA_1_1MemoryDReg.html#adaf80d1990e846573d8c32ee8a6dfcf8">ArmISA::MemoryDReg::printDest</a></div><div class="ttdeci">void printDest(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00326">mem.hh:326</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex_html_aeffc62eb8bff9f9e97993b0aa8e5e7b3"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex.html#aeffc62eb8bff9f9e97993b0aa8e5e7b3">ArmISA::MemoryPostIndex::MemoryPostIndex</a></div><div class="ttdeci">MemoryPostIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00444">mem.hh:444</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryOffset_html_a4697c67e232991ad0b76cd3fd40d233a"><div class="ttname"><a href="classArmISA_1_1MemoryOffset.html#a4697c67e232991ad0b76cd3fd40d233a">ArmISA::MemoryOffset::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00376">mem.hh:376</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_ab045ca5f823341d4cf894034aaafdc5c"><div class="ttname"><a href="classArmISA_1_1Memory.html#ab045ca5f823341d4cf894034aaafdc5c">ArmISA::Memory::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00167">mem.hh:167</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_a60dc0d94842b979c89144441547debda"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#a60dc0d94842b979c89144441547debda">ArmISA::RfeOp::~RfeOp</a></div><div class="ttdeci">virtual ~RfeOp()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00099">mem.hh:99</a></div></div>
<div class="ttc" id="classStaticInst_html_ae197596583d99170e6823390a040ab47"><div class="ttname"><a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a></div><div class="ttdeci">std::bitset&lt; Num_Flags &gt; flags</div><div class="ttdoc">Flag values for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00097">static_inst.hh:97</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_a7419b2a40c3b669aa6513bb2bc460dcb"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#a7419b2a40c3b669aa6513bb2bc460dcb">ArmISA::RfeOp::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00081">mem.hh:81</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a08c3dc86a6f6e2e238df01b309237b33ab2ba672df0a51daa4be27d993e07f5a5"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33ab2ba672df0a51daa4be27d993e07f5a5">ArmISA::SrsOp::IncrementAfter</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00122">mem.hh:122</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">ArmISA::INTREG_UREG0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00115">intregs.hh:115</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex_html_af0fbcb846d49c84c24e1ee7ed96ab722"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex.html#af0fbcb846d49c84c24e1ee7ed96ab722">ArmISA::MemoryPostIndex::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00476">mem.hh:476</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImm_html"><div class="ttname"><a href="classArmISA_1_1MemoryDImm.html">ArmISA::MemoryDImm</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00249">mem.hh:249</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImm_html_a236405feef5a6588e3f639ce0d5de777"><div class="ttname"><a href="classArmISA_1_1MemoryDImm.html#a236405feef5a6588e3f639ce0d5de777">ArmISA::MemoryDImm::printDest</a></div><div class="ttdeci">void printDest(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00262">mem.hh:262</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a1993c6b7b90b1ca29ecb3159bd0acd7d"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">ArmISA::ArmStaticInst::printIntReg</a></div><div class="ttdeci">void printIntReg(std::ostream &amp;os, RegIndex reg_idx, uint8_t opWidth=0) const</div><div class="ttdoc">Print a register name for disassembly given the unique dependence tag number (FP or int)...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">static_inst.cc:296</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryOffset_html"><div class="ttname"><a href="classArmISA_1_1MemoryOffset.html">ArmISA::MemoryOffset</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00335">mem.hh:335</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a08c3dc86a6f6e2e238df01b309237b33aa6a5239ee0275b3f2eeb8e64f8da9f08"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a08c3dc86a6f6e2e238df01b309237b33aa6a5239ee0275b3f2eeb8e64f8da9f08">ArmISA::SrsOp::DecrementBefore</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00121">mem.hh:121</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a03de960757d430b908d0305f887b009d"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a03de960757d430b908d0305f887b009d">ArmISA::SrsOp::fetchMicroop</a></div><div class="ttdeci">StaticInstPtr fetchMicroop(MicroPC microPC) const override</div><div class="ttdoc">Return the microop that goes with a particular micropc. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00146">mem.hh:146</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExDImm_html_a386e6ea8baae02cbf0fde53c2994b2bf"><div class="ttname"><a href="classArmISA_1_1MemoryExDImm.html#a386e6ea8baae02cbf0fde53c2994b2bf">ArmISA::MemoryExDImm::printDest</a></div><div class="ttdeci">void printDest(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00283">mem.hh:283</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex_html_ad098c3972b1da3e3cd790c167f4a0b34"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex.html#ad098c3972b1da3e3cd790c167f4a0b34">ArmISA::MemoryPostIndex::MemoryPostIndex</a></div><div class="ttdeci">MemoryPostIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00438">mem.hh:438</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a0cc479cfa49d2fb01fbb27ba09aed0bfa8a20f63f0191306a4a7f78a443eb372c"><div class="ttname"><a href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa8a20f63f0191306a4a7f78a443eb372c">ArmISA::Memory::AddrMd_PostIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00162">mem.hh:162</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab1b18e0fb80cdb5c2246e2ebcfb325db"><div class="ttname"><a href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00059">miscregs_types.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1MightBeMicro_html_a0a90e0ad4a134d90ddeb2a54911e63f9"><div class="ttname"><a href="classArmISA_1_1MightBeMicro.html#a0a90e0ad4a134d90ddeb2a54911e63f9">ArmISA::MightBeMicro::MightBeMicro</a></div><div class="ttdeci">MightBeMicro(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00053">mem.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a67e4325d7474594d7a963ff5a21bac34"><div class="ttname"><a href="classArmISA_1_1Memory.html#a67e4325d7474594d7a963ff5a21bac34">ArmISA::Memory::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00168">mem.hh:168</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExImm_html_acdfb454b1e46d0c1a1d5b4bf54a0d3e9"><div class="ttname"><a href="classArmISA_1_1MemoryExImm.html#acdfb454b1e46d0c1a1d5b4bf54a0d3e9">ArmISA::MemoryExImm::printDest</a></div><div class="ttdeci">void printDest(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00240">mem.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryOffset_html_af5c8cffd5cb92660b6d6e680e8f2a5cb"><div class="ttname"><a href="classArmISA_1_1MemoryOffset.html#af5c8cffd5cb92660b6d6e680e8f2a5cb">ArmISA::MemoryOffset::MemoryOffset</a></div><div class="ttdeci">MemoryOffset(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00338">mem.hh:338</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6fcf5d70f200e4511a440bf788ea99e8"><div class="ttname"><a href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">ArmISA::imm</a></div><div class="ttdeci">Bitfield&lt; 7, 0 &gt; imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex_html_a0915ac47e77f1293e9c80f22d11ff1b5"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex.html#a0915ac47e77f1293e9c80f22d11ff1b5">ArmISA::MemoryPostIndex::MemoryPostIndex</a></div><div class="ttdeci">MemoryPostIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00466">mem.hh:466</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex_html_a0a832d75844d97f851d6ccec92eec380"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex.html#a0a832d75844d97f851d6ccec92eec380">ArmISA::MemoryPreIndex::MemoryPreIndex</a></div><div class="ttdeci">MemoryPreIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00416">mem.hh:416</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg_html_aad3915dd0335799bd35086c77b7671f4"><div class="ttname"><a href="classArmISA_1_1MemoryReg.html#aad3915dd0335799bd35086c77b7671f4">ArmISA::MemoryReg::index</a></div><div class="ttdeci">IntRegIndex index</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00297">mem.hh:297</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex_html_ac6e87246df2cc1a8d62f93f27b15c9d7"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex.html#ac6e87246df2cc1a8d62f93f27b15c9d7">ArmISA::MemoryPreIndex::MemoryPreIndex</a></div><div class="ttdeci">MemoryPreIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _result, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00408">mem.hh:408</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex_html_a72866b4a9603920fb4417fcc24f2dc1e"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex.html#a72866b4a9603920fb4417fcc24f2dc1e">ArmISA::MemoryPreIndex::MemoryPreIndex</a></div><div class="ttdeci">MemoryPreIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00388">mem.hh:388</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_ac3678c666ec431f85618fc283bafee53"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#ac3678c666ec431f85618fc283bafee53">ArmISA::SrsOp::regMode</a></div><div class="ttdeci">uint32_t regMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00126">mem.hh:126</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDReg_html_ace84dbb2ff1092993e529795947128bc"><div class="ttname"><a href="classArmISA_1_1MemoryDReg.html#ace84dbb2ff1092993e529795947128bc">ArmISA::MemoryDReg::dest2</a></div><div class="ttdeci">IntRegIndex dest2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00313">mem.hh:313</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a0cc479cfa49d2fb01fbb27ba09aed0bfa8493412425af765fbb0b2dbb56ebc10b"><div class="ttname"><a href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bfa8493412425af765fbb0b2dbb56ebc10b">ArmISA::Memory::AddrMd_Offset</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00160">mem.hh:160</a></div></div>
<div class="ttc" id="pred__inst_8hh_html"><div class="ttname"><a href="pred__inst_8hh.html">pred_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDReg_html_a9c1622dbd7a9c913becaefb4b02df902"><div class="ttname"><a href="classArmISA_1_1MemoryDReg.html#a9c1622dbd7a9c913becaefb4b02df902">ArmISA::MemoryDReg::MemoryDReg</a></div><div class="ttdeci">MemoryDReg(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00315">mem.hh:315</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImm_html_ae70b4d4635a03e371fee6110f548d81a"><div class="ttname"><a href="classArmISA_1_1MemoryDImm.html#ae70b4d4635a03e371fee6110f548d81a">ArmISA::MemoryDImm::MemoryDImm</a></div><div class="ttdeci">MemoryDImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00254">mem.hh:254</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryImm_html_a35eab61932ca58447f5b687cfff671dd"><div class="ttname"><a href="classArmISA_1_1MemoryImm.html#a35eab61932ca58447f5b687cfff671dd">ArmISA::MemoryImm::MemoryImm</a></div><div class="ttdeci">MemoryImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00212">mem.hh:212</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_addf0b8f57424bbd1868786a36dd510cc"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#addf0b8f57424bbd1868786a36dd510cc">ArmISA::RfeOp::urc</a></div><div class="ttdeci">IntRegIndex urc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00084">mem.hh:84</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExDImm_html_a277377d41b46e756f4e70df5cbf8af8e"><div class="ttname"><a href="classArmISA_1_1MemoryExDImm.html#a277377d41b46e756f4e70df5cbf8af8e">ArmISA::MemoryExDImm::MemoryExDImm</a></div><div class="ttdeci">MemoryExDImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _result, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00275">mem.hh:275</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex_html_a701530d4be0eb21756df7091fd519d18"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex.html#a701530d4be0eb21756df7091fd519d18">ArmISA::MemoryPreIndex::MemoryPreIndex</a></div><div class="ttdeci">MemoryPreIndex(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00402">mem.hh:402</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg_html_a4196aa82f3687d8dd7cd8e7dc9011014"><div class="ttname"><a href="classArmISA_1_1MemoryReg.html#a4196aa82f3687d8dd7cd8e7dc9011014">ArmISA::MemoryReg::MemoryReg</a></div><div class="ttdeci">MemoryReg(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _shiftAmt, ArmShiftType _shiftType, IntRegIndex _index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00299">mem.hh:299</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_a9886b03e6a87fbaf91d7b515d57b169c"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#a9886b03e6a87fbaf91d7b515d57b169c">ArmISA::RfeOp::uops</a></div><div class="ttdeci">StaticInstPtr * uops</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00087">mem.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExImm_html"><div class="ttname"><a href="classArmISA_1_1MemoryExImm.html">ArmISA::MemoryExImm</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00227">mem.hh:227</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a2b949b20644edba3a5af9c22410ab872"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">ArmISA::ArmStaticInst::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00621">static_inst.cc:621</a></div></div>
<div class="ttc" id="classArmISA_1_1MightBeMicro_html"><div class="ttname"><a href="classArmISA_1_1MightBeMicro.html">ArmISA::MightBeMicro</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00050">mem.hh:50</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_ae110ae18814b3e5fd2e5c82b2d918f24"><div class="ttname"><a href="classArmISA_1_1Memory.html#ae110ae18814b3e5fd2e5c82b2d918f24">ArmISA::Memory::printOffset</a></div><div class="ttdeci">virtual void printOffset(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00194">mem.hh:194</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_abd16b569aabde6d1aac738f78bcd8919ac22de2dc4042401c82bb89ed7dacd7a3"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#abd16b569aabde6d1aac738f78bcd8919ac22de2dc4042401c82bb89ed7dacd7a3">ArmISA::RfeOp::IncrementAfter</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00077">mem.hh:77</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg_html"><div class="ttname"><a href="classArmISA_1_1MemoryReg.html">ArmISA::MemoryReg</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00292">mem.hh:292</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryExImm_html_a309929df8a4bbb3c9c07b6d292f12db4"><div class="ttname"><a href="classArmISA_1_1MemoryExImm.html#a309929df8a4bbb3c9c07b6d292f12db4">ArmISA::MemoryExImm::MemoryExImm</a></div><div class="ttdeci">MemoryExImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _result, IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00232">mem.hh:232</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce">ArmISA::INTREG_UREG2</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00117">intregs.hh:117</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a0cc479cfa49d2fb01fbb27ba09aed0bf"><div class="ttname"><a href="classArmISA_1_1Memory.html#a0cc479cfa49d2fb01fbb27ba09aed0bf">ArmISA::Memory::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00159">mem.hh:159</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_ad00da63877dc22fa56225da7a1f98cf1"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#ad00da63877dc22fa56225da7a1f98cf1">ArmISA::SrsOp::mode</a></div><div class="ttdeci">AddrMode mode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00127">mem.hh:127</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImm_html_a2ec9e34264013986983f3b80dcbee5e1"><div class="ttname"><a href="classArmISA_1_1MemoryDImm.html#a2ec9e34264013986983f3b80dcbee5e1">ArmISA::MemoryDImm::dest2</a></div><div class="ttdeci">IntRegIndex dest2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00252">mem.hh:252</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg_html_ad6c2dcf874b3ed6f4151be23cb71375e"><div class="ttname"><a href="classArmISA_1_1MemoryReg.html#ad6c2dcf874b3ed6f4151be23cb71375e">ArmISA::MemoryReg::shiftAmt</a></div><div class="ttdeci">int32_t shiftAmt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00295">mem.hh:295</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html"><div class="ttname"><a href="classArmISA_1_1RfeOp.html">ArmISA::RfeOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00071">mem.hh:71</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html_a9283c69727ab63be6137edf0534e4a3d"><div class="ttname"><a href="classArmISA_1_1Memory.html#a9283c69727ab63be6137edf0534e4a3d">ArmISA::Memory::uops</a></div><div class="ttdeci">StaticInstPtr * uops</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00172">mem.hh:172</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_a0744f5a007c5bf867dc12cf42c86e8f1"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#a0744f5a007c5bf867dc12cf42c86e8f1">ArmISA::RfeOp::RfeOp</a></div><div class="ttdeci">RfeOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _base, AddrMode _mode, bool _wb)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00089">mem.hh:89</a></div></div>
<div class="ttc" id="classArmISA_1_1SrsOp_html_a1e4d884d24ff8058e800d225987ae352"><div class="ttname"><a href="classArmISA_1_1SrsOp.html#a1e4d884d24ff8058e800d225987ae352">ArmISA::SrsOp::wb</a></div><div class="ttdeci">bool wb</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00128">mem.hh:128</a></div></div>
<div class="ttc" id="classArmISA_1_1RfeOp_html_a39cba100160a5c3a7133d7d104403393"><div class="ttname"><a href="classArmISA_1_1RfeOp.html#a39cba100160a5c3a7133d7d104403393">ArmISA::RfeOp::fetchMicroop</a></div><div class="ttdeci">StaticInstPtr fetchMicroop(MicroPC microPC) const override</div><div class="ttdoc">Return the microop that goes with a particular micropc. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00105">mem.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex_html"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex.html">ArmISA::MemoryPostIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00435">mem.hh:435</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa2f84de7c24134154dbfb1cdab44b329"><div class="ttname"><a href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmISA::ArmShiftType</a></div><div class="ttdeci">ArmShiftType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00531">types.hh:531</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex_html_a1ff267e7d962e51024147ab09896bf63"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex.html#a1ff267e7d962e51024147ab09896bf63">ArmISA::MemoryPreIndex::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00426">mem.hh:426</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory_html"><div class="ttname"><a href="classArmISA_1_1Memory.html">ArmISA::Memory</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2mem_8hh_source.html#l00156">mem.hh:156</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
