	.cpu cortex-m0
	.fpu softvfp
	.eabi_attribute 20, 1
	.eabi_attribute 21, 1
	.eabi_attribute 23, 3
	.eabi_attribute 24, 1
	.eabi_attribute 25, 1
	.eabi_attribute 26, 1
	.eabi_attribute 30, 4
	.eabi_attribute 34, 0
	.eabi_attribute 18, 4
	.code	16
	.file	"main.cpp"
	.section	.text._ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv,"axG",%progbits,_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv,comdat
	.align	1
	.weak	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv
	.code	16
	.thumb_func
	.type	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv, %function
_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv:
	ldr	r3, .L4+8
	push	{r4, r5, r6, r7, lr}
	ldr	r4, [r3, #8]
	ldr	r3, .L4+12
	mvn	r4, r4
	ldr	r2, [r3]
	lsl	r4, r4, #8
	lsr	r4, r4, #8
	mov	r5, r3
	ldr	r1, .L4+16
	cmp	r4, r2
	bcs	.L2
	ldr	r6, [r1]
	ldr	r7, [r1, #4]
	ldr	r3, .L4+4
	ldr	r2, .L4
	add	r2, r2, r6
	adc	r3, r3, r7
	str	r2, [r1]
	str	r3, [r1, #4]
.L2:
	ldr	r7, [r1]
	ldr	r1, [r1, #4]
	str	r4, [r5]
	orr	r4, r7
	str	r4, [r0]
	str	r1, [r0, #4]
	@ sp needed
	pop	{r4, r5, r6, r7, pc}
.L5:
	.align	3
.L4:
	.word	16777216
	.word	0
	.word	-536813552
	.word	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE8last_low
	.word	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE4high
	.size	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv, .-_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv
	.section	.text._ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE,"axG",%progbits,_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE,comdat
	.align	1
	.weak	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE
	.code	16
	.thumb_func
	.type	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE, %function
_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE:
	push	{r0, r1, r2, r4, r5, lr}
	mov	r4, r0
	mov	r5, r1
	mov	r0, sp
	bl	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv
	ldr	r2, [sp]
	ldr	r3, [sp, #4]
	add	r4, r4, r2
	adc	r5, r5, r3
.L9:
	mov	r0, sp
	bl	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE3nowEv
	ldr	r3, [sp, #4]
	ldr	r2, [sp]
	cmp	r5, r3
	bgt	.L9
	bne	.L6
	cmp	r4, r2
	bhi	.L9
.L6:
	@ sp needed
	pop	{r0, r1, r2, r4, r5, pc}
	.size	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE, .-_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE
	.section	.text._ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb,"axG",%progbits,_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb,comdat
	.align	1
	.weak	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb
	.code	16
	.thumb_func
	.type	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb, %function
_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb:
	ldr	r3, .L14
	mov	r2, #32
	ldr	r1, [r3]
	cmp	r0, #0
	beq	.L12
	bic	r1, r2
	str	r1, [r3]
	mov	r3, #1
	neg	r3, r3
	b	.L13
.L12:
	orr	r2, r1
	str	r2, [r3]
	ldr	r3, .L14+4
	str	r0, [r3]
	mov	r3, r0
.L13:
	ldr	r2, .L14+8
	@ sp needed
	str	r3, [r2]
	ldr	r2, .L14+12
	neg	r3, r0
	str	r3, [r2]
	ldr	r2, .L14+16
	str	r3, [r2]
	ldr	r2, .L14+20
	str	r3, [r2]
	mov	r3, #1
	eor	r0, r3
	ldr	r3, .L14+24
	neg	r0, r0
	str	r0, [r3]
	ldr	r3, .L14+28
	str	r0, [r3]
	ldr	r3, .L14+32
	str	r0, [r3]
	ldr	r3, .L14+36
	str	r0, [r3]
	ldr	r3, .L14+40
	str	r0, [r3]
	ldr	r3, .L14+44
	str	r0, [r3]
	bx	lr
.L15:
	.align	2
.L14:
	.word	1342210048
	.word	1342177408
	.word	1342177536
	.word	1342177792
	.word	1342242820
	.word	1342242824
	.word	1342242832
	.word	1342242848
	.word	1342242880
	.word	1342242944
	.word	1342243840
	.word	1342244864
	.size	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb, .-_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb
	.weak	_ZN5hwcpp3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb
	.thumb_set _ZN5hwcpp3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb,_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb
	.section	.text._ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv,"axG",%progbits,_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv,comdat
	.align	1
	.weak	_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv
	.code	16
	.thumb_func
	.type	_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv, %function
_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv:
	ldr	r2, .L17
	mov	r0, #128
	ldr	r3, [r2, #124]
	lsl	r0, r0, #9
	orr	r3, r0
	push	{r4, r5, r6, lr}
	str	r3, [r2, #124]
	ldr	r3, .L17+4
	mov	r1, #7
	ldr	r4, [r3]
	mov	r5, #129
	bic	r4, r1
	orr	r4, r5
	str	r4, [r3]
	ldr	r3, .L17+8
	mov	r5, #8
	ldr	r4, [r3]
	mov	r6, #128
	orr	r4, r5
	str	r4, [r3]
	ldr	r4, [r2, #124]
	@ sp needed
	orr	r4, r0
	str	r4, [r2, #124]
	ldr	r4, .L17+12
	ldr	r5, [r4]
	bic	r5, r1
	orr	r5, r6
	str	r5, [r4]
	ldr	r4, [r3]
	mov	r5, #16
	orr	r4, r5
	str	r4, [r3]
	ldr	r4, [r2, #124]
	orr	r4, r0
	str	r4, [r2, #124]
	ldr	r4, .L17+16
	ldr	r5, [r4]
	bic	r5, r1
	str	r5, [r4]
	ldr	r4, [r3]
	mov	r5, #32
	orr	r4, r5
	str	r4, [r3]
	ldr	r4, [r2, #124]
	orr	r4, r0
	str	r4, [r2, #124]
	ldr	r4, .L17+20
	ldr	r5, [r4]
	bic	r5, r1
	str	r5, [r4]
	ldr	r5, [r3]
	lsl	r4, r6, #1
	orr	r4, r5
	str	r4, [r3]
	ldr	r4, [r2, #124]
	orr	r0, r4
	str	r0, [r2, #124]
	ldr	r2, .L17+24
	ldr	r0, [r2]
	bic	r0, r1
	str	r0, [r2]
	ldr	r1, [r3]
	lsl	r2, r6, #2
	orr	r2, r1
	str	r2, [r3]
	pop	{r4, r5, r6, pc}
.L18:
	.align	2
.L17:
	.word	1074036740
	.word	1074020496
	.word	1342275584
	.word	1074020500
	.word	1074020512
	.word	1074020372
	.word	1074020408
	.size	_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv, .-_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv
	.weak	_ZN5hwcpp3allIJNS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv
	.thumb_set _ZN5hwcpp3allIJNS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv,_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv
	.section	.text._ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv,"axG",%progbits,_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv,comdat
	.align	1
	.weak	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv
	.code	16
	.thumb_func
	.type	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv, %function
_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv:
	ldr	r2, .L20
	push	{r4, r5, r6, lr}
	ldr	r3, [r2, #124]
	mov	r4, #128
	lsl	r4, r4, #9
	orr	r3, r4
	str	r3, [r2, #124]
	ldr	r3, .L20+4
	mov	r0, #7
	ldr	r5, [r3]
	mov	r1, #129
	bic	r5, r0
	orr	r5, r1
	str	r5, [r3]
	ldr	r3, .L20+8
	mov	r6, #2
	ldr	r5, [r3]
	@ sp needed
	orr	r5, r6
	str	r5, [r3]
	ldr	r5, [r2, #124]
	orr	r4, r5
	str	r4, [r2, #124]
	ldr	r2, .L20+12
	ldr	r4, [r2]
	bic	r4, r0
	orr	r1, r4
	str	r1, [r2]
	ldr	r2, [r3]
	mov	r1, #4
	orr	r2, r1
	str	r2, [r3]
	bl	_ZN5hwcpp3allIINS_6invertINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi3ELi4EEEvEENS1_INS4_ILi1ELi4ELi5EEEvEENS1_INS3_17pin_in_out_pullupILi1ELi5EEEvEENS1_INS9_ILi1ELi8EEEvEENS1_INS9_ILi1ELi9EEEvEEEE4initEv
	pop	{r4, r5, r6, pc}
.L21:
	.align	2
.L20:
	.word	1074036740
	.word	1074020476
	.word	1342275584
	.word	1074020480
	.size	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv, .-_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv
	.weak	_ZN5hwcpp3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv
	.thumb_set _ZN5hwcpp3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv,_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv
	.section	.text._ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv,"axG",%progbits,_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv,comdat
	.align	1
	.weak	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv
	.code	16
	.thumb_func
	.type	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv, %function
_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv:
	push	{r3, r4, r5, lr}
	ldr	r3, .L23
	mov	r0, #128
	ldr	r2, [r3, #124]
	lsl	r0, r0, #9
	orr	r2, r0
	str	r2, [r3, #124]
	ldr	r2, .L23+4
	mov	r1, #7
	ldr	r4, [r2]
	mov	r5, #64
	bic	r4, r1
	str	r4, [r2]
	ldr	r2, .L23+8
	@ sp needed
	ldr	r4, [r2]
	orr	r4, r5
	str	r4, [r2]
	ldr	r4, [r3, #124]
	orr	r4, r0
	str	r4, [r3, #124]
	ldr	r4, .L23+12
	ldr	r5, [r4]
	bic	r5, r1
	str	r5, [r4]
	ldr	r4, [r2]
	mov	r5, #128
	orr	r4, r5
	str	r4, [r2]
	ldr	r2, [r3, #124]
	orr	r0, r2
	str	r0, [r3, #124]
	ldr	r3, .L23+16
	ldr	r2, [r3]
	bic	r2, r1
	mov	r1, #129
	orr	r2, r1
	str	r2, [r3]
	ldr	r3, .L23+20
	mov	r1, #1
	ldr	r2, [r3]
	orr	r2, r1
	str	r2, [r3]
	bl	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE20pin_in_out_ad_pullupILi1ELi1ELi2EEENS_6invertINS3_ILi1ELi2ELi3EEEvEENS5_INS3_ILi1ELi3ELi4EEEvEENS5_INS3_ILi1ELi4ELi5EEEvEENS5_INS2_17pin_in_out_pullupILi1ELi5EEEvEENS5_INSC_ILi1ELi8EEEvEENS5_INSC_ILi1ELi9EEEvEEEE4initEv
	pop	{r3, r4, r5, pc}
.L24:
	.align	2
.L23:
	.word	1074036740
	.word	1074020428
	.word	1342210048
	.word	1074020432
	.word	1074020472
	.word	1342275584
	.size	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv, .-_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv
	.weak	_ZN5hwcpp3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv
	.thumb_set _ZN5hwcpp3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv,_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv
	.section	.text._ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE,"axG",%progbits,_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE,comdat
	.align	1
	.weak	_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE
	.code	16
	.thumb_func
	.type	_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE, %function
_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE:
	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	ldr	r3, .L27
	ldr	r2, .L27+4
	mov	r5, #0
	str	r5, [r3]
	str	r2, [r3, #4]
	mov	r2, #1
	str	r5, [r3, #8]
	str	r2, [r3]
	ldr	r3, .L27+8
	mov	r7, r1
	ldr	r2, [r3, #124]
	mov	r1, #128
	lsl	r1, r1, #9
	mov	r6, r0
	orr	r2, r1
	ldr	r0, .L27+12
	str	r2, [r3, #124]
	ldr	r4, [r0]
	mov	r2, #7
	bic	r4, r2
	str	r4, [r0]
	ldr	r4, .L27+16
	mov	r2, #16
	ldr	r0, [r4]
	orr	r0, r2
	str	r0, [r4]
	ldr	r0, [r3, #124]
	orr	r1, r0
	str	r1, [r3, #124]
	ldr	r3, .L27+20
	mov	r0, #7
	ldr	r1, [r3]
	mov	r2, r1
	bic	r2, r0
	str	r2, [r3]
	ldr	r3, [r4]
	mov	r2, #32
	orr	r3, r2
	str	r3, [r4]
	bl	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE17pin_in_out_pullupILi0ELi6EEENS3_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS6_ILi1ELi1ELi2EEENS_6invertINS6_ILi1ELi2ELi3EEEvEENS9_INS6_ILi1ELi3ELi4EEEvEENS9_INS6_ILi1ELi4ELi5EEEvEENS9_INS3_ILi1ELi5EEEvEENS9_INS3_ILi1ELi8EEEvEENS9_INS3_ILi1ELi9EEEvEEEE4initEv
	mov	r3, r5
	lsr	r2, r7, #31
	add	r2, r2, r6
	adc	r3, r3, r7
	lsl	r1, r3, #31
	lsr	r5, r2, #1
	orr	r5, r1
	asr	r6, r3, #1
.L26:
	ldr	r3, [r4]
	mov	r7, #16
	bic	r3, r7
	str	r3, [r4]
	mov	r0, #1
	bl	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb
	mov	r1, r6
	mov	r0, r5
	bl	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE
	ldr	r3, [r4]
	mov	r0, #0
	orr	r7, r3
	ldr	r3, .L27+24
	str	r7, [r4]
	str	r0, [r3]
	bl	_ZN5hwcpp3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi5EEENS2_17pin_in_out_pullupILi0ELi6EEENS5_ILi0ELi7EEENS2_20pin_in_out_ad_pullupILi1ELi0ELi1EEENS8_ILi1ELi1ELi2EEENS_6invertINS8_ILi1ELi2ELi3EEEvEENSB_INS8_ILi1ELi3ELi4EEEvEENSB_INS8_ILi1ELi4ELi5EEEvEENSB_INS5_ILi1ELi5EEEvEENSB_INS5_ILi1ELi8EEEvEENSB_INS5_ILi1ELi9EEEvEEEE3setEb
	mov	r0, r5
	mov	r1, r6
	bl	_ZN5hwcpp13timing_waiterINS_12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_64EE4waitENS_15moment_durationIxLx6EE8durationE
	b	.L26
.L28:
	.align	2
.L27:
	.word	-536813552
	.word	16777215
	.word	1074036740
	.word	1074020400
	.word	1342210048
	.word	1074020404
	.word	1342177344
	.size	_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE, .-_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE
	.weak	_ZN5hwcpp8blinkingINS_3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE
	.thumb_set _ZN5hwcpp8blinkingINS_3allIJNS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE,_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE
	.section	.text.startup.main,"ax",%progbits
	.align	1
	.global	main
	.code	16
	.thumb_func
	.type	main, %function
main:
	push	{r3, lr}
	ldr	r1, .L30+4
	ldr	r0, .L30
	bl	_ZN5hwcpp8blinkingINS_3allIINS_12lpc1114_baseILi4096ELi32768ELi12000000EE6pin_ocILi0ELi4EEENS4_ILi0ELi5EEENS3_17pin_in_out_pullupILi0ELi6EEENS7_ILi0ELi7EEENS3_20pin_in_out_ad_pullupILi1ELi0ELi1EEENSA_ILi1ELi1ELi2EEENS_6invertINSA_ILi1ELi2ELi3EEEvEENSD_INSA_ILi1ELi3ELi4EEEvEENSD_INSA_ILi1ELi4ELi5EEEvEENSD_INS7_ILi1ELi5EEEvEENSD_INS7_ILi1ELi8EEEvEENSD_INS7_ILi1ELi9EEEvEEEEENS_21timing_implementationINS3_8timer_64EEEE5blinkENS_15moment_durationIxLx6EE8durationE
.L31:
	.align	3
.L30:
	.word	3000000
	.word	0
	.size	main, .-main
	.weak	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE4high
	.section	.bss._ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE4high,"awG",%nobits,_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE4high,comdat
	.align	3
	.type	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE4high, %object
	.size	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE4high, 8
_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE4high:
	.space	8
	.weak	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE8last_low
	.section	.bss._ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE8last_low,"awG",%nobits,_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE8last_low,comdat
	.align	2
	.type	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE8last_low, %object
	.size	_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE8last_low, 4
_ZZN5hwcpp12lpc1114_baseILi4096ELi32768ELi12000000EE8timer_643nowEvE8last_low:
	.space	4
	.weak	_ZSt4cout
	.section	.data._ZSt4cout,"aw",%progbits
	.align	2
	.type	_ZSt4cout, %object
	.size	_ZSt4cout, 20
_ZSt4cout:
	.word	0
	.word	10
	.byte	32
	.byte	65
	.byte	1
	.byte	0
	.byte	0
	.byte	0
	.space	2
	.word	0
	.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.3 20131129 (release) [ARM/embedded-4_8-branch revision 205641]"
