TOOL:	xrun(64)	22.03-s003: Started on May 15, 2023 at 09:29:05 CST
xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
Recompiling... reason: file './bdw_work/modules/Filter/FLAT_UNROLL_ALL_FAST/Filter_rtl.v' is newer than expected.
	expected: Mon May 15 09:24:45 2023
	actual:   Mon May 15 09:28:55 2023
file: bdw_work/sims/top_V_FLAT_UNROLL_ALL_FAST.v
			$value$plusargs("BDW_VLOG_DUMPFILE+%s",dump_file);
			              |
xmvlog: *W,NOSYST (bdw_work/sims/top_V_FLAT_UNROLL_ALL_FAST.v,41|17): System function '$value$plusargs' invoked as a task. Return value will be ignored.
file: bdw_work/modules/Filter/FLAT_UNROLL_ALL_FAST/Filter_rtl.v
	module worklib.Filter:v
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:v <0x7691294b>
			streams: 114, words: 104067
		worklib.Filter:v <0x7e59e956>
			streams: 308, words: 148913
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:             368     368
		Scalar wires:           97       -
		Vectored wires:         39       -
		Always blocks:         252     252
		Initial blocks:          7       7
		Cont. assignments:     126     130
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
xcelium> source /usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> run

        SystemC 2.3.3-Accellera --- Jun 11 2021 12:51:14
        Copyright (c) 1996-2018 by all Contributors,
        ALL RIGHTS RESERVED
NOTE: Cadence Design Systems Hub Simulation Platform : version 21.20-p100

Info: /OSCI/SystemC: Simulation stopped by user.
Simulation stopped via $stop(1) at time 5273655100 PS + 0
./bdw_work/sims/top_V_FLAT_UNROLL_ALL_FAST.v:67 		#100 $stop;
xcelium> quit
Total run time = 5273590 ns
Throught = 0.124272 outputs/clock
Average latency = 6.04688 clocks/output
TOOL:	xrun(64)	22.03-s003: Exiting on May 15, 2023 at 09:29:21 CST  (total: 00:00:16)
