read -sv run_verilog_mid/adder_32b_10_91_fd3672bd9777efdec411c8648fa27c6b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_91_fd3672bd9777efdec411c8648fa27c6b_yosys.v
