# FAQ

[TOC]



## ðŸ‘‰ word, wordlength, double word, quad word
#word #wordlength #ASM #double_word #quad_word

**å­—å’Œå­—é•¿**
64ä½ç³»ç»Ÿå’Œ32ä½ç³»ç»Ÿä¸­64å’Œ32çš„å«ä¹‰ï¼š
64å’Œ32æŒ‡çš„æ˜¯CPUä¸­çš„å¯„å­˜å™¨(é€šç”¨)çš„å­—é•¿ï¼Œå­—é•¿å°±æ˜¯ä¸€ä¸ªå­—çš„ä½æ•°ã€‚è¿™é‡Œè¯´çš„å­—çš„å«ä¹‰æ˜¯ï¼šå¤„ç†å™¨è¿›è¡Œæ•°æ®å¤„ç†æ—¶ï¼Œä¸€æ¬¡å­˜å–ï¼ŒåŠ å·¥ï¼Œå’Œä¼ é€çš„æ•°æ®é•¿åº¦ã€‚

ç³»ç»Ÿä¸­çš„ä¸€ä¸ªå­—çš„å¤§å°ä¸ŽCPUå¯„å­˜å™¨çš„å¤§å°æœ‰å…³ï¼Œå› æ­¤ï¼Œ16ä½ï¼Œ32ä½ç³»ç»Ÿä¸Ž64ä½ç³»ç»Ÿä¸­çš„å­—ä¸ä¸€æ ·ï¼š
16ä½ç³»ç»Ÿï¼šä¸€ä¸ªå­— = 2Byte
32ä½ç³»ç»Ÿï¼šä¸€ä¸ªå­— = 4Byte
64ä½ç³»ç»Ÿï¼šä¸€ä¸ªå­— = 8Byte


**æ±‡ç¼–ä¸­çš„å­—ï¼ŒåŒå­—å’Œå››å­—**
æ±‡ç¼–ä¸­çš„å­—ï¼ŒåŒå­—ï¼Œå››å­—å…¶å®žæŒ‡çš„æ˜¯æ±‡ç¼–æŒ‡ä»¤çš„åŽç¼€ï¼Œä¸Žå¤„ç†å™¨æ¦‚å¿µä¸­çš„å­—å’Œå­—é•¿æ˜¯ä¸ä¸€æ ·çš„æ¦‚å¿µã€‚

æ±‡ç¼–ä¸­çš„å­—ï¼ŒåŒå­—å’Œå››å­—æ˜¯æ•°æ®æ ¼å¼ï¼Œè§ä¸‹è¡¨:

| Cå£°æ˜Ž | æ•°æ®ç±»åž‹ | æ±‡ç¼–ä»£ç åŽç¼€ | å¤§å°(å­—èŠ‚) |
| - | - | - | - |
| char | å­—èŠ‚ | b | 1 |
| short | å­— | w | 2 |
| int | åŒå­— | l | 4 |
| long | å››å­— | q | 8 |
| char * | å››å­—	| q	| 8 |
| float	| å•ç²¾åº¦	| s	| 4 |
| double | åŒç²¾åº¦ | l | 8 |

ç”±äºŽæ˜¯ä»Ž16ä½ä½“ç³»ç»“æž„æ‰©å±•æˆ32ä½çš„ï¼ŒIntelç”¨æœ¯è¯­â€œå­—(word)â€è¡¨ç¤º16ä½æ•°æ®ç±»åž‹ã€‚å› æ­¤ï¼Œç§°32ä½æ•°ä¸º"åŒå­—(double word)"ï¼Œç§°64ä½æ•°ä¸º"å››å­—(quad word)"ã€‚



## ðŸ‘‰ Why do x86-64 instructions on 32-bit registers zero the upper part of the full 64-bit register?
#x86_64 #x86_32 #Intel #ISA #register 

I'm not AMD or speaking for them, but I would have done it the same way. Because zeroing the high half doesn't create a dependency on the previous value, that the CPU would have to wait on. TheÂ [register renaming](https://en.wikipedia.org/wiki/Register_renaming)Â mechanism would essentially be defeated if it wasn't done that way.

This way you can write fast code using 32-bit values in 64-bit mode without having to explicitly break dependencies all the time. Without this behaviour, every single 32-bit instruction in 64-bit mode would have to wait on something that happened before, even though that high part would almost never be used. (MakingÂ `int`Â 64-bit would waste cache footprint and memory bandwidth;Â [x86-64 most efficiently supports 32 and 64-bit operand sizes](https://stackoverflow.com/questions/38303333/the-advantages-of-using-32bit-registers-instructions-in-x86-64))

The behaviour for 8 and 16-bit operand sizes is the strange one. The dependency madness is one of the reasons that 16-bit instructions are avoided now. x86-64 inherited this from 8086 for 8-bit and 386 for 16-bit, and decided to have 8 and 16-bit registers work the same way in 64-bit mode as they do in 32-bit mode.

---

See alsoÂ [Why doesn't GCC use partial registers?](https://stackoverflow.com/questions/41573502/why-doesnt-gcc-use-partial-registers)Â for practical details of how writes to 8 and 16-bit partial registers (and subsequent reads of the full register) are handled by real CPUs.o


[Why do x86-64 instructions on 32-bit registers zero the upper part of the full 64-bit register?]: https://stackoverflow.com/questions/11177137/why-do-x86-64-instructions-on-32-bit-registers-zero-the-upper-part-of-the-full-6



## ðŸ‘‰ Why use 32-bit register when the data type is 64-bit?
#register #x86_64 #x86_32 #32-bit #64-bit

The answer lies in Section 3.4.1.1 of the Intel 64 and IA-32 Architectures Software Developerâ€™s Manual Volume 1 (Basic Architecture) which states:

> When in 64-bit mode, operand size determines the number of valid bits in the destination general-purpose register:
> 
> -   64-bit operands generate a 64-bit result in the destination general-purpose register.
> -   32-bit operands generate a 32-bit result, zero-extended to a 64-bit result in the destination general-purpose register.
> -   8-bit and 16-bit operands generate an 8-bit or 16-bit result. The upper 56 bits or 48 bits (respectively) of the destination general-purpose register are not modified by the operation. If the result of an 8-bit or 16-bit operation is intended for 64-bit address calculation, explicitly **sign-extend** the register to the full 64-bits.

See the second bullet.

You can gain some insight as to why this is so by reading: ðŸ”—Â [Why do x86-64 instructions on 32-bit registers zero the upper part of the full 64-bit register?](https://stackoverflow.com/questions/11177137/why-do-x86-64-instructions-on-32-bit-registers-zero-the-upper-part-of-the-full-6)



[why use 32-bit register when the data type is 64-bit?]: https://stackoverflow.com/questions/62807400/why-use-32-bit-register-when-the-data-type-is-64-bit



## ðŸ‘‰ Why should I not use `__fastcall` instead the standard `__cdecl`?
#ASM #__fastcall #__cdecl

**The x86 platform is unusual in that it doesn't define a global ABI and calling convention.**

Win32/x86 does, it standardizes onÂ `stdcall`. There are various tradeoffs between calling conventions -- placing parameters in registers is faster, but it forces the caller to spill whatever was previously using those registers. So it's hard to predict which gives better performance.

The important thing is to have a uniform standard calling convention to enable interoperability between different compilers (and even different programming languages).

Other platforms don't haveÂ `cdecl`,Â `stdcall`, orÂ `fastcall`Â conventions. They don't have the same set of registers. In some cases, they don't even have registers at all. But they still can use C code.

Win32/x86_64 doesn't useÂ `stdcall`, it uses a 64-bit extension ofÂ `fastcall`.

Linux/x86 has a convention also.



[Why should I not use __fastcall instead the standard __cdecl?]: https://stackoverflow.com/questions/13089752/why-should-i-not-use-fastcall-instead-the-standard-cdecl



## ðŸ‘‰ How many registers actually are there in a x64 CPU?
#x86_64 #x86 #cpu #ISA #register 

Wikipedia has a page about the x86 architecture andÂ [all its known registers](https://en.wikipedia.org/wiki/X86#x86_registers). Here is a small picture gathering all what we know about it.

![](../../../../../../Assets/Pics/al%20registers.png)


In fact, not all these registers are officially documented. But, all the registers we know (and we know how to use) are listed in the picture. And, it makes much more than 40.

And, I do not know what are these 'hardware' or 'architectural' registers, because for me they are all 'hardware' (not software simulated). And, what we call a CPU architecture is also including the list of available hardware registers. So, up to my knowledge, they are all both hardware and architectural registers.

[How many registers does an x86_64 CPU actually have? | Stackexchange]: https://reverseengineering.stackexchange.com/a/19694


---
Take AMD64 CPU + x86_64 ISA for example:

I believe the discrepancy between 40 and actual sum of 48 is mostly an error, however there are many other registers used for handling hardware, memory management, and control of different features of the CPU.Â 

The answer you linked to covers all the commonly used registers in the following image (taken from there):

![](../../../../../../Assets/Pics/x86%20registers%20map.png)
<small>Registers seen by upper users. Specified in x86_64 ISA on our AMD64 chip</small>

There are, however plenty of less commonly known registers. Those registers are not likely used by user mode programs but used to control and initialize the processor and low-level constructs the CPU is aware of. They control CPU subsystems such as the MMU unit, task scheduling, etc. Documentation of those registers can be found in theÂ [AMD64 Architecture Manual](https://support.amd.com/techdocs/24593.pdf).

You can see most of them in the following figure, taken from theÂ [AMD64 Architecture Manual](https://support.amd.com/techdocs/24593.pdf):

![](../../../../../../Assets/Pics/amd64%20registers%20.png)
<small>Other registers except those x86_64 defined seen by CPU itself on our AMD64 chip. </small>

Not in the above picture is the new Extended Control Registers family of registers, for which onlyÂ `XCR0`Â is currently defined.Â 

The System Registers are part of the Model Specific Registers that, as the name implied, are model specific. The variety also changes between CPUs. A full list for the AMD64 architecture can be found in "Appendix A MSR Cross-Reference" of theÂ [AMD64 Architecture Manual](https://support.amd.com/techdocs/24593.pdf).

There areÂ _extensions_Â that certain AMD64 based CPUs support/implement that extend the set ofÂ `XMM`Â registers available. TheÂ `XMM`Â (and laterÂ `YMM`Â andÂ `ZMM`) are currently extended to up to 32 registers of 512 bit each inÂ [AVX-512](https://en.wikipedia.org/wiki/Advanced_Vector_Extensions#AVX-512). Similar to general registers,Â `XMM`Â registers allow access to the lower parts of theirÂ `YMM`Â andÂ `ZMM`Â counterparts.

There are additionally what's called "memory mapped registers" which basically means those registers are accessed through memory operations instead of designated instructions. They can be, depending on your definition, countered as registers. One such example is the "APIC Registers" described in section 16.3.2 of the AMD64Â 

There are even internal registers that are not exposed through the instruction set but are used for performance reasons.

[How many registers does an x86_64 CPU actually have? | Stackexchange]: https://reverseengineering.stackexchange.com/a/19696

