

================================================================
== Synthesis Summary Report of 'array_io'
================================================================
+ General Information: 
    * Date:           Tue Oct 11 17:16:47 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        array_io_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ array_io   |     -|  0.10|       34|  340.000|         -|       35|     -|        no|     -|   -|  82 (~0%)|  130 (~0%)|    -|
    | o For_Loop  |     -|  7.30|       32|  320.000|         2|        1|    32|       yes|     -|   -|         -|          -|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| d_i_address0 | 5        |
| d_i_q0       | 16       |
| d_o_address0 | 5        |
| d_o_d0       | 16       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| d_o      | out       | short*   |
| d_i      | in        | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| d_o      | d_o_address0 | port    | offset   |
| d_o      | d_o_ce0      | port    |          |
| d_o      | d_o_we0      | port    |          |
| d_o      | d_o_d0       | port    |          |
| d_i      | d_i_address0 | port    | offset   |
| d_i      | d_i_ce0      | port    |          |
| d_i      | d_i_q0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + array_io           | 0   |        |          |     |        |         |
|   add_ln65_fu_105_p2 | -   |        | add_ln65 | add | fabric | 0       |
|   acc_d0             | -   |        | temp     | add | fabric | 0       |
|   d_o_d0             | -   |        | add_ln69 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + array_io | 0    | 0    |        |          |         |      |         |
|   acc_U    | -    | -    |        | acc      | ram_s2p | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

