LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY hex2sevenSeg IS
PORT ( 
					hex_in		: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
					sevenSeg	: OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
		);
END hex2sevenSeg;

ARCHITECTURE Structural OF hex2sevenSeg IS


BEGIN	

	
END Structural;