<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/i915_gem_fence.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - i915_gem_fence.c<span style="font-size: 80%;"> (source / <a href="i915_gem_fence.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">275</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">19</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2008-2015 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/i915_drm.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : /**
<span class="lineNum">      29 </span>            :  * DOC: fence register handling
<span class="lineNum">      30 </span>            :  *
<span class="lineNum">      31 </span>            :  * Important to avoid confusions: &quot;fences&quot; in the i915 driver are not execution
<span class="lineNum">      32 </span>            :  * fences used to track command completion but hardware detiler objects which
<span class="lineNum">      33 </span>            :  * wrap a given range of the global GTT. Each platform has only a fairly limited
<span class="lineNum">      34 </span>            :  * set of these objects.
<span class="lineNum">      35 </span>            :  *
<span class="lineNum">      36 </span>            :  * Fences are used to detile GTT memory mappings. They're also connected to the
<span class="lineNum">      37 </span>            :  * hardware frontbuffer render tracking and hence interract with frontbuffer
<span class="lineNum">      38 </span>            :  * conmpression. Furthermore on older platforms fences are required for tiled
<span class="lineNum">      39 </span>            :  * objects used by the display engine. They can also be used by the render
<span class="lineNum">      40 </span>            :  * engine - they're required for blitter commands and are optional for render
<span class="lineNum">      41 </span>            :  * commands. But on gen4+ both display (with the exception of fbc) and rendering
<span class="lineNum">      42 </span>            :  * have their own tiling state bits and don't need fences.
<span class="lineNum">      43 </span>            :  *
<span class="lineNum">      44 </span>            :  * Also note that fences only support X and Y tiling and hence can't be used for
<span class="lineNum">      45 </span>            :  * the fancier new tiling formats like W, Ys and Yf.
<span class="lineNum">      46 </span>            :  *
<span class="lineNum">      47 </span>            :  * Finally note that because fences are such a restricted resource they're
<span class="lineNum">      48 </span>            :  * dynamically associated with objects. Furthermore fence state is committed to
<span class="lineNum">      49 </span>            :  * the hardware lazily to avoid unecessary stalls on gen2/3. Therefore code must
<span class="lineNum">      50 </span>            :  * explictly call i915_gem_object_get_fence() to synchronize fencing status
<span class="lineNum">      51 </span>            :  * for cpu access. Also note that some code wants an unfenced view, for those
<span class="lineNum">      52 </span>            :  * cases the fence can be removed forcefully with i915_gem_object_put_fence().
<span class="lineNum">      53 </span>            :  *
<span class="lineNum">      54 </span>            :  * Internally these functions will synchronize with userspace access by removing
<span class="lineNum">      55 </span>            :  * CPU ptes into GTT mmaps (not the GTT ptes themselves) as needed.
<a name="56"><span class="lineNum">      56 </span>            :  */</a>
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span><span class="lineNoCov">          0 : static void i965_write_fence_reg(struct drm_device *dev, int reg,</span>
<span class="lineNum">      59 </span>            :                                  struct drm_i915_gem_object *obj)
<span class="lineNum">      60 </span>            : {
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      62 </span>            :         int fence_reg_lo, fence_reg_hi;
<span class="lineNum">      63 </span>            :         int fence_pitch_shift;
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 fence_reg_lo = FENCE_REG_GEN6_LO(reg);</span>
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :                 fence_reg_hi = FENCE_REG_GEN6_HI(reg);</span>
<span class="lineNum">      68 </span>            :                 fence_pitch_shift = GEN6_FENCE_PITCH_SHIFT;
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 fence_reg_lo = FENCE_REG_965_LO(reg);</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :                 fence_reg_hi = FENCE_REG_965_HI(reg);</span>
<span class="lineNum">      72 </span>            :                 fence_pitch_shift = I965_FENCE_PITCH_SHIFT;
<span class="lineNum">      73 </span>            :         }
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span>            :         /* To w/a incoherency with non-atomic 64-bit register updates,
<span class="lineNum">      76 </span>            :          * we split the 64-bit update into two 32-bit writes. In order
<span class="lineNum">      77 </span>            :          * for a partial fence not to be evaluated between writes, we
<span class="lineNum">      78 </span>            :          * precede the update with write to turn off the fence register,
<span class="lineNum">      79 </span>            :          * and only enable the fence as the last step.
<span class="lineNum">      80 </span>            :          *
<span class="lineNum">      81 </span>            :          * For extra levels of paranoia, we make sure each step lands
<span class="lineNum">      82 </span>            :          * before applying the next step.
<span class="lineNum">      83 </span>            :          */
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         I915_WRITE(fence_reg_lo, 0);</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         POSTING_READ(fence_reg_lo);</span>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         if (obj) {</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 u32 size = i915_gem_obj_ggtt_size(obj);</span>
<span class="lineNum">      89 </span>            :                 uint64_t val;
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            :                 /* Adjust fence size to match tiled area */
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode != I915_TILING_NONE) {</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                         uint32_t row_size = obj-&gt;stride *</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :                                 (obj-&gt;tiling_mode == I915_TILING_Y ? 32 : 8);</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                         size = (size / row_size) * row_size;</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :                 val = (uint64_t)((i915_gem_obj_ggtt_offset(obj) + size - 4096) &amp;</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                                  0xfffff000) &lt;&lt; 32;</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 val |= i915_gem_obj_ggtt_offset(obj) &amp; 0xfffff000;</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 val |= (uint64_t)((obj-&gt;stride / 128) - 1) &lt;&lt; fence_pitch_shift;</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode == I915_TILING_Y)</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                         val |= 1 &lt;&lt; I965_FENCE_TILING_Y_SHIFT;</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 val |= I965_FENCE_REG_VALID;</span>
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 I915_WRITE(fence_reg_hi, val &gt;&gt; 32);</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 POSTING_READ(fence_reg_hi);</span>
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 I915_WRITE(fence_reg_lo, val);</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 POSTING_READ(fence_reg_lo);</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 I915_WRITE(fence_reg_hi, 0);</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 POSTING_READ(fence_reg_hi);</span>
<span class="lineNum">     114 </span>            :         }
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span><span class="lineNoCov">          0 : static void i915_write_fence_reg(struct drm_device *dev, int reg,</span>
<span class="lineNum">     118 </span>            :                                  struct drm_i915_gem_object *obj)
<span class="lineNum">     119 </span>            : {
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     121 </span>            :         u32 val;
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         if (obj) {</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 u32 size = i915_gem_obj_ggtt_size(obj);</span>
<span class="lineNum">     125 </span>            :                 int pitch_val;
<span class="lineNum">     126 </span>            :                 int tile_width;
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 WARN((i915_gem_obj_ggtt_offset(obj) &amp; ~I915_FENCE_START_MASK) ||</span>
<span class="lineNum">     129 </span>            :                      (size &amp; -size) != size ||
<span class="lineNum">     130 </span>            :                      (i915_gem_obj_ggtt_offset(obj) &amp; (size - 1)),
<span class="lineNum">     131 </span>            :                      &quot;object 0x%08llx [fenceable? %d] not 1M or pot-size (0x%08x) aligned\n&quot;,
<span class="lineNum">     132 </span>            :                      i915_gem_obj_ggtt_offset(obj), obj-&gt;map_and_fenceable, size);
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode == I915_TILING_Y &amp;&amp; HAS_128_BYTE_Y_TILING(dev))</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                         tile_width = 128;</span>
<span class="lineNum">     136 </span>            :                 else
<span class="lineNum">     137 </span>            :                         tile_width = 512;
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            :                 /* Note: pitch better be a power of two tile widths */
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 pitch_val = obj-&gt;stride / tile_width;</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 pitch_val = ffs(pitch_val) - 1;</span>
<span class="lineNum">     142 </span>            : 
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 val = i915_gem_obj_ggtt_offset(obj);</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode == I915_TILING_Y)</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :                         val |= 1 &lt;&lt; I830_FENCE_TILING_Y_SHIFT;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                 val |= I915_FENCE_SIZE_BITS(size);</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 val |= pitch_val &lt;&lt; I830_FENCE_PITCH_SHIFT;</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 val |= I830_FENCE_REG_VALID;</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     150 </span>            :                 val = 0;
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :         I915_WRITE(FENCE_REG(reg), val);</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         POSTING_READ(FENCE_REG(reg));</span>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span><span class="lineNoCov">          0 : static void i830_write_fence_reg(struct drm_device *dev, int reg,</span>
<span class="lineNum">     157 </span>            :                                 struct drm_i915_gem_object *obj)
<span class="lineNum">     158 </span>            : {
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     160 </span>            :         uint32_t val;
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         if (obj) {</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 u32 size = i915_gem_obj_ggtt_size(obj);</span>
<span class="lineNum">     164 </span>            :                 uint32_t pitch_val;
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 WARN((i915_gem_obj_ggtt_offset(obj) &amp; ~I830_FENCE_START_MASK) ||</span>
<span class="lineNum">     167 </span>            :                      (size &amp; -size) != size ||
<span class="lineNum">     168 </span>            :                      (i915_gem_obj_ggtt_offset(obj) &amp; (size - 1)),
<span class="lineNum">     169 </span>            :                      &quot;object 0x%08llx not 512K or pot-size 0x%08x aligned\n&quot;,
<span class="lineNum">     170 </span>            :                      i915_gem_obj_ggtt_offset(obj), size);
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 pitch_val = obj-&gt;stride / 128;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 pitch_val = ffs(pitch_val) - 1;</span>
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 val = i915_gem_obj_ggtt_offset(obj);</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 if (obj-&gt;tiling_mode == I915_TILING_Y)</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                         val |= 1 &lt;&lt; I830_FENCE_TILING_Y_SHIFT;</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                 val |= I830_FENCE_SIZE_BITS(size);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 val |= pitch_val &lt;&lt; I830_FENCE_PITCH_SHIFT;</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 val |= I830_FENCE_REG_VALID;</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     182 </span>            :                 val = 0;
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         I915_WRITE(FENCE_REG(reg), val);</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         POSTING_READ(FENCE_REG(reg));</span>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 : inline static bool i915_gem_object_needs_mb(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     189 </span>            : {
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         return obj &amp;&amp; obj-&gt;base.read_domains &amp; I915_GEM_DOMAIN_GTT;</span>
<a name="191"><span class="lineNum">     191 </span>            : }</a>
<span class="lineNum">     192 </span>            : 
<span class="lineNum">     193 </span><span class="lineNoCov">          0 : static void i915_gem_write_fence(struct drm_device *dev, int reg,</span>
<span class="lineNum">     194 </span>            :                                  struct drm_i915_gem_object *obj)
<span class="lineNum">     195 </span>            : {
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            :         /* Ensure that all CPU reads are completed before installing a fence
<span class="lineNum">     199 </span>            :          * and all writes before removing the fence.
<span class="lineNum">     200 </span>            :          */
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         if (i915_gem_object_needs_mb(dev_priv-&gt;fence_regs[reg].obj))</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 mb();</span>
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         WARN(obj &amp;&amp; (!obj-&gt;stride || !obj-&gt;tiling_mode),</span>
<span class="lineNum">     205 </span>            :              &quot;bogus fence setup with stride: 0x%x, tiling mode: %i\n&quot;,
<span class="lineNum">     206 </span>            :              obj-&gt;stride, obj-&gt;tiling_mode);
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 i830_write_fence_reg(dev, reg, obj);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         else if (IS_GEN3(dev))</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 i915_write_fence_reg(dev, reg, obj);</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 i965_write_fence_reg(dev, reg, obj);</span>
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span>            :         /* And similarly be paranoid that no direct access to this region
<span class="lineNum">     216 </span>            :          * is reordered to before the fence is installed.
<span class="lineNum">     217 </span>            :          */
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         if (i915_gem_object_needs_mb(obj))</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 mb();</span>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 : static inline int fence_number(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     223 </span>            :                                struct drm_i915_fence_reg *fence)
<span class="lineNum">     224 </span>            : {
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         return fence - dev_priv-&gt;fence_regs;</span>
<a name="226"><span class="lineNum">     226 </span>            : }</a>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 : static void i915_gem_object_update_fence(struct drm_i915_gem_object *obj,</span>
<span class="lineNum">     229 </span>            :                                          struct drm_i915_fence_reg *fence,
<span class="lineNum">     230 </span>            :                                          bool enable)
<span class="lineNum">     231 </span>            : {
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = obj-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         int reg = fence_number(dev_priv, fence);</span>
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         i915_gem_write_fence(obj-&gt;base.dev, reg, enable ? obj : NULL);</span>
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 obj-&gt;fence_reg = reg;</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 fence-&gt;obj = obj;</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 list_move_tail(&amp;fence-&gt;lru_list, &amp;dev_priv-&gt;mm.fence_list);</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 obj-&gt;fence_reg = I915_FENCE_REG_NONE;</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 fence-&gt;obj = NULL;</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 list_del_init(&amp;fence-&gt;lru_list);</span>
<span class="lineNum">     245 </span>            :         }
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         obj-&gt;fence_dirty = false;</span>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span><span class="lineNoCov">          0 : static inline void i915_gem_object_fence_lost(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     250 </span>            : {
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (obj-&gt;tiling_mode)</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 i915_gem_release_mmap(obj);</span>
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            :         /* As we do not have an associated fence register, we will force
<span class="lineNum">     255 </span>            :          * a tiling change if we ever need to acquire one.
<span class="lineNum">     256 </span>            :          */
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         obj-&gt;fence_dirty = false;</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         obj-&gt;fence_reg = I915_FENCE_REG_NONE;</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 : }</span>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<span class="lineNum">     261 </span>            : static int
<span class="lineNum">     262 </span><span class="lineNoCov">          0 : i915_gem_object_wait_fence(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     263 </span>            : {
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         if (obj-&gt;last_fenced_req) {</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 int ret = i915_wait_request(obj-&gt;last_fenced_req);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 i915_gem_request_assign(&amp;obj-&gt;last_fenced_req, NULL);</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            : /**
<span class="lineNum">     276 </span>            :  * i915_gem_object_put_fence - force-remove fence for an object
<span class="lineNum">     277 </span>            :  * @obj: object to map through a fence reg
<span class="lineNum">     278 </span>            :  *
<span class="lineNum">     279 </span>            :  * This function force-removes any fence from the given object, which is useful
<span class="lineNum">     280 </span>            :  * if the kernel wants to do untiled GTT access.
<span class="lineNum">     281 </span>            :  *
<span class="lineNum">     282 </span>            :  * Returns:
<span class="lineNum">     283 </span>            :  *
<span class="lineNum">     284 </span>            :  * 0 on success, negative error code on failure.
<a name="285"><span class="lineNum">     285 </span>            :  */</a>
<span class="lineNum">     286 </span>            : int
<span class="lineNum">     287 </span><span class="lineNoCov">          0 : i915_gem_object_put_fence(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     288 </span>            : {
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = obj-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     290 </span>            :         struct drm_i915_fence_reg *fence;
<span class="lineNum">     291 </span>            :         int ret;
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         ret = i915_gem_object_wait_fence(obj);</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         if (obj-&gt;fence_reg == I915_FENCE_REG_NONE)</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     299 </span>            : 
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         fence = &amp;dev_priv-&gt;fence_regs[obj-&gt;fence_reg];</span>
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         if (WARN_ON(fence-&gt;pin_count))</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 return -EBUSY;</span>
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         i915_gem_object_fence_lost(obj);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         i915_gem_object_update_fence(obj, fence, false);</span>
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 : }</span>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<span class="lineNum">     311 </span>            : static struct drm_i915_fence_reg *
<span class="lineNum">     312 </span><span class="lineNoCov">          0 : i915_find_fence_reg(struct drm_device *dev)</span>
<span class="lineNum">     313 </span>            : {
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     315 </span>            :         struct drm_i915_fence_reg *reg, *avail;
<span class="lineNum">     316 </span>            :         int i;
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            :         /* First try to find a free reg */
<span class="lineNum">     319 </span>            :         avail = NULL;
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_fence_regs; i++) {</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 reg = &amp;dev_priv-&gt;fence_regs[i];</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 if (!reg-&gt;obj)</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                         return reg;</span>
<span class="lineNum">     324 </span>            : 
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 if (!reg-&gt;pin_count)</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                         avail = reg;</span>
<span class="lineNum">     327 </span>            :         }
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         if (avail == NULL)</span>
<span class="lineNum">     330 </span>            :                 goto deadlock;
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span>            :         /* None available, try to steal one or wait for a user to finish */
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         list_for_each_entry(reg, &amp;dev_priv-&gt;mm.fence_list, lru_list) {</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 if (reg-&gt;pin_count)</span>
<span class="lineNum">     335 </span>            :                         continue;
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 return reg;</span>
<span class="lineNum">     338 </span>            :         }
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span>            : deadlock:
<span class="lineNum">     341 </span>            :         /* Wait for completion of pending flips which consume fences */
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         if (intel_has_pending_fb_unpin(dev))</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 return ERR_PTR(-EAGAIN);</span>
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         return ERR_PTR(-EDEADLK);</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span>            : /**
<span class="lineNum">     349 </span>            :  * i915_gem_object_get_fence - set up fencing for an object
<span class="lineNum">     350 </span>            :  * @obj: object to map through a fence reg
<span class="lineNum">     351 </span>            :  *
<span class="lineNum">     352 </span>            :  * When mapping objects through the GTT, userspace wants to be able to write
<span class="lineNum">     353 </span>            :  * to them without having to worry about swizzling if the object is tiled.
<span class="lineNum">     354 </span>            :  * This function walks the fence regs looking for a free one for @obj,
<span class="lineNum">     355 </span>            :  * stealing one if it can't find any.
<span class="lineNum">     356 </span>            :  *
<span class="lineNum">     357 </span>            :  * It then sets up the reg based on the object's properties: address, pitch
<span class="lineNum">     358 </span>            :  * and tiling format.
<span class="lineNum">     359 </span>            :  *
<span class="lineNum">     360 </span>            :  * For an untiled surface, this removes any existing fence.
<span class="lineNum">     361 </span>            :  *
<span class="lineNum">     362 </span>            :  * Returns:
<span class="lineNum">     363 </span>            :  *
<span class="lineNum">     364 </span>            :  * 0 on success, negative error code on failure.
<a name="365"><span class="lineNum">     365 </span>            :  */</a>
<span class="lineNum">     366 </span>            : int
<span class="lineNum">     367 </span><span class="lineNoCov">          0 : i915_gem_object_get_fence(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     368 </span>            : {
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         struct drm_device *dev = obj-&gt;base.dev;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         bool enable = obj-&gt;tiling_mode != I915_TILING_NONE;</span>
<span class="lineNum">     372 </span>            :         struct drm_i915_fence_reg *reg;
<span class="lineNum">     373 </span>            :         int ret;
<span class="lineNum">     374 </span>            : 
<span class="lineNum">     375 </span>            :         /* Have we updated the tiling parameters upon the object and so
<span class="lineNum">     376 </span>            :          * will need to serialise the write to the associated fence register?
<span class="lineNum">     377 </span>            :          */
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         if (obj-&gt;fence_dirty) {</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 ret = i915_gem_object_wait_fence(obj);</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     382 </span>            :         }
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span>            :         /* Just update our place in the LRU if our fence is getting reused. */
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         if (obj-&gt;fence_reg != I915_FENCE_REG_NONE) {</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 reg = &amp;dev_priv-&gt;fence_regs[obj-&gt;fence_reg];</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 if (!obj-&gt;fence_dirty) {</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                         list_move_tail(&amp;reg-&gt;lru_list,</span>
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                                        &amp;dev_priv-&gt;mm.fence_list);</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     391 </span>            :                 }
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         } else if (enable) {</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 if (WARN_ON(!obj-&gt;map_and_fenceable))</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 reg = i915_find_fence_reg(dev);</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 if (IS_ERR(reg))</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                         return PTR_ERR(reg);</span>
<span class="lineNum">     399 </span>            : 
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 if (reg-&gt;obj) {</span>
<span class="lineNum">     401 </span>            :                         struct drm_i915_gem_object *old = reg-&gt;obj;
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :                         ret = i915_gem_object_wait_fence(old);</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                         i915_gem_object_fence_lost(old);</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     409 </span>            :         } else
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     411 </span>            : 
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         i915_gem_object_update_fence(obj, reg, enable);</span>
<span class="lineNum">     413 </span>            : 
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span>            : /**
<span class="lineNum">     418 </span>            :  * i915_gem_object_pin_fence - pin fencing state
<span class="lineNum">     419 </span>            :  * @obj: object to pin fencing for
<span class="lineNum">     420 </span>            :  *
<span class="lineNum">     421 </span>            :  * This pins the fencing state (whether tiled or untiled) to make sure the
<span class="lineNum">     422 </span>            :  * object is ready to be used as a scanout target. Fencing status must be
<span class="lineNum">     423 </span>            :  * synchronize first by calling i915_gem_object_get_fence():
<span class="lineNum">     424 </span>            :  *
<span class="lineNum">     425 </span>            :  * The resulting fence pin reference must be released again with
<span class="lineNum">     426 </span>            :  * i915_gem_object_unpin_fence().
<span class="lineNum">     427 </span>            :  *
<span class="lineNum">     428 </span>            :  * Returns:
<span class="lineNum">     429 </span>            :  *
<span class="lineNum">     430 </span>            :  * True if the object has a fence, false otherwise.
<a name="431"><span class="lineNum">     431 </span>            :  */</a>
<span class="lineNum">     432 </span>            : bool
<span class="lineNum">     433 </span><span class="lineNoCov">          0 : i915_gem_object_pin_fence(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     434 </span>            : {
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         if (obj-&gt;fence_reg != I915_FENCE_REG_NONE) {</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 struct drm_i915_private *dev_priv = obj-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 struct i915_vma *ggtt_vma = i915_gem_obj_to_ggtt(obj);</span>
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 WARN_ON(!ggtt_vma ||</span>
<span class="lineNum">     440 </span>            :                         dev_priv-&gt;fence_regs[obj-&gt;fence_reg].pin_count &gt;
<span class="lineNum">     441 </span>            :                         ggtt_vma-&gt;pin_count);
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fence_regs[obj-&gt;fence_reg].pin_count++;</span>
<span class="lineNum">     443 </span>            :                 return true;
<span class="lineNum">     444 </span>            :         } else
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span>            : /**
<span class="lineNum">     449 </span>            :  * i915_gem_object_unpin_fence - unpin fencing state
<span class="lineNum">     450 </span>            :  * @obj: object to unpin fencing for
<span class="lineNum">     451 </span>            :  *
<span class="lineNum">     452 </span>            :  * This releases the fence pin reference acquired through
<span class="lineNum">     453 </span>            :  * i915_gem_object_pin_fence. It will handle both objects with and without an
<span class="lineNum">     454 </span>            :  * attached fence correctly, callers do not need to distinguish this.
<a name="455"><span class="lineNum">     455 </span>            :  */</a>
<span class="lineNum">     456 </span>            : void
<span class="lineNum">     457 </span><span class="lineNoCov">          0 : i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     458 </span>            : {
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :         if (obj-&gt;fence_reg != I915_FENCE_REG_NONE) {</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 struct drm_i915_private *dev_priv = obj-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 WARN_ON(dev_priv-&gt;fence_regs[obj-&gt;fence_reg].pin_count &lt;= 0);</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;fence_regs[obj-&gt;fence_reg].pin_count--;</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span>            : /**
<span class="lineNum">     467 </span>            :  * i915_gem_restore_fences - restore fence state
<span class="lineNum">     468 </span>            :  * @dev: DRM device
<span class="lineNum">     469 </span>            :  *
<span class="lineNum">     470 </span>            :  * Restore the hw fence state to match the software tracking again, to be called
<a name="471"><span class="lineNum">     471 </span>            :  * after a gpu reset and on resume.</a>
<span class="lineNum">     472 </span>            :  */
<span class="lineNum">     473 </span><span class="lineNoCov">          0 : void i915_gem_restore_fences(struct drm_device *dev)</span>
<span class="lineNum">     474 </span>            : {
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     476 </span>            :         int i;
<span class="lineNum">     477 </span>            : 
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dev_priv-&gt;num_fence_regs; i++) {</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 struct drm_i915_fence_reg *reg = &amp;dev_priv-&gt;fence_regs[i];</span>
<span class="lineNum">     480 </span>            : 
<span class="lineNum">     481 </span>            :                 /*
<span class="lineNum">     482 </span>            :                  * Commit delayed tiling changes if we have an object still
<span class="lineNum">     483 </span>            :                  * attached to the fence, otherwise just clear the fence.
<span class="lineNum">     484 </span>            :                  */
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 if (reg-&gt;obj) {</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                         i915_gem_object_update_fence(reg-&gt;obj, reg,</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                                                      reg-&gt;obj-&gt;tiling_mode);</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                         i915_gem_write_fence(dev, i, NULL);</span>
<span class="lineNum">     490 </span>            :                 }
<span class="lineNum">     491 </span>            :         }
<span class="lineNum">     492 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     493 </span>            : 
<span class="lineNum">     494 </span>            : /**
<span class="lineNum">     495 </span>            :  * DOC: tiling swizzling details
<span class="lineNum">     496 </span>            :  *
<span class="lineNum">     497 </span>            :  * The idea behind tiling is to increase cache hit rates by rearranging
<span class="lineNum">     498 </span>            :  * pixel data so that a group of pixel accesses are in the same cacheline.
<span class="lineNum">     499 </span>            :  * Performance improvement from doing this on the back/depth buffer are on
<span class="lineNum">     500 </span>            :  * the order of 30%.
<span class="lineNum">     501 </span>            :  *
<span class="lineNum">     502 </span>            :  * Intel architectures make this somewhat more complicated, though, by
<span class="lineNum">     503 </span>            :  * adjustments made to addressing of data when the memory is in interleaved
<span class="lineNum">     504 </span>            :  * mode (matched pairs of DIMMS) to improve memory bandwidth.
<span class="lineNum">     505 </span>            :  * For interleaved memory, the CPU sends every sequential 64 bytes
<span class="lineNum">     506 </span>            :  * to an alternate memory channel so it can get the bandwidth from both.
<span class="lineNum">     507 </span>            :  *
<span class="lineNum">     508 </span>            :  * The GPU also rearranges its accesses for increased bandwidth to interleaved
<span class="lineNum">     509 </span>            :  * memory, and it matches what the CPU does for non-tiled.  However, when tiled
<span class="lineNum">     510 </span>            :  * it does it a little differently, since one walks addresses not just in the
<span class="lineNum">     511 </span>            :  * X direction but also Y.  So, along with alternating channels when bit
<span class="lineNum">     512 </span>            :  * 6 of the address flips, it also alternates when other bits flip --  Bits 9
<span class="lineNum">     513 </span>            :  * (every 512 bytes, an X tile scanline) and 10 (every two X tile scanlines)
<span class="lineNum">     514 </span>            :  * are common to both the 915 and 965-class hardware.
<span class="lineNum">     515 </span>            :  *
<span class="lineNum">     516 </span>            :  * The CPU also sometimes XORs in higher bits as well, to improve
<span class="lineNum">     517 </span>            :  * bandwidth doing strided access like we do so frequently in graphics.  This
<span class="lineNum">     518 </span>            :  * is called &quot;Channel XOR Randomization&quot; in the MCH documentation.  The result
<span class="lineNum">     519 </span>            :  * is that the CPU is XORing in either bit 11 or bit 17 to bit 6 of its address
<span class="lineNum">     520 </span>            :  * decode.
<span class="lineNum">     521 </span>            :  *
<span class="lineNum">     522 </span>            :  * All of this bit 6 XORing has an effect on our memory management,
<span class="lineNum">     523 </span>            :  * as we need to make sure that the 3d driver can correctly address object
<span class="lineNum">     524 </span>            :  * contents.
<span class="lineNum">     525 </span>            :  *
<span class="lineNum">     526 </span>            :  * If we don't have interleaved memory, all tiling is safe and no swizzling is
<span class="lineNum">     527 </span>            :  * required.
<span class="lineNum">     528 </span>            :  *
<span class="lineNum">     529 </span>            :  * When bit 17 is XORed in, we simply refuse to tile at all.  Bit
<span class="lineNum">     530 </span>            :  * 17 is not just a page offset, so as we page an objet out and back in,
<span class="lineNum">     531 </span>            :  * individual pages in it will have different bit 17 addresses, resulting in
<span class="lineNum">     532 </span>            :  * each 64 bytes being swapped with its neighbor!
<span class="lineNum">     533 </span>            :  *
<span class="lineNum">     534 </span>            :  * Otherwise, if interleaved, we have to tell the 3d driver what the address
<span class="lineNum">     535 </span>            :  * swizzling it needs to do is, since it's writing with the CPU to the pages
<span class="lineNum">     536 </span>            :  * (bit 6 and potentially bit 11 XORed in), and the GPU is reading from the
<span class="lineNum">     537 </span>            :  * pages (bit 6, 9, and 10 XORed in), resulting in a cumulative bit swizzling
<span class="lineNum">     538 </span>            :  * required by the CPU of XORing in bit 6, 9, 10, and potentially 11, in order
<span class="lineNum">     539 </span>            :  * to match what the GPU expects.
<span class="lineNum">     540 </span>            :  */
<span class="lineNum">     541 </span>            : 
<span class="lineNum">     542 </span>            : /**
<span class="lineNum">     543 </span>            :  * i915_gem_detect_bit_6_swizzle - detect bit 6 swizzling pattern
<span class="lineNum">     544 </span>            :  * @dev: DRM device
<span class="lineNum">     545 </span>            :  *
<span class="lineNum">     546 </span>            :  * Detects bit 6 swizzling of address lookup between IGD access and CPU
<span class="lineNum">     547 </span>            :  * access through main memory.
<a name="548"><span class="lineNum">     548 </span>            :  */</a>
<span class="lineNum">     549 </span>            : void
<span class="lineNum">     550 </span><span class="lineNoCov">          0 : i915_gem_detect_bit_6_swizzle(struct drm_device *dev)</span>
<span class="lineNum">     551 </span>            : {
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     553 </span>            :         uint32_t swizzle_x = I915_BIT_6_SWIZZLE_UNKNOWN;
<span class="lineNum">     554 </span>            :         uint32_t swizzle_y = I915_BIT_6_SWIZZLE_UNKNOWN;
<span class="lineNum">     555 </span>            : 
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8 || IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">     557 </span>            :                 /*
<span class="lineNum">     558 </span>            :                  * On BDW+, swizzling is not used. We leave the CPU memory
<span class="lineNum">     559 </span>            :                  * controller in charge of optimizing memory accesses without
<span class="lineNum">     560 </span>            :                  * the extra address manipulation GPU side.
<span class="lineNum">     561 </span>            :                  *
<span class="lineNum">     562 </span>            :                  * VLV and CHV don't have GPU swizzling.
<span class="lineNum">     563 </span>            :                  */
<span class="lineNum">     564 </span>            :                 swizzle_x = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     565 </span>            :                 swizzle_y = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 if (dev_priv-&gt;preserve_bios_swizzle) {</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                         if (I915_READ(DISP_ARB_CTL) &amp;</span>
<span class="lineNum">     569 </span>            :                             DISP_TILE_SURFACE_SWIZZLING) {
<span class="lineNum">     570 </span>            :                                 swizzle_x = I915_BIT_6_SWIZZLE_9_10;
<span class="lineNum">     571 </span>            :                                 swizzle_y = I915_BIT_6_SWIZZLE_9;
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     573 </span>            :                                 swizzle_x = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     574 </span>            :                                 swizzle_y = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     575 </span>            :                         }
<span class="lineNum">     576 </span>            :                 } else {
<span class="lineNum">     577 </span>            :                         uint32_t dimm_c0, dimm_c1;
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                         dimm_c0 = I915_READ(MAD_DIMM_C0);</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                         dimm_c1 = I915_READ(MAD_DIMM_C1);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                         dimm_c0 &amp;= MAD_DIMM_A_SIZE_MASK | MAD_DIMM_B_SIZE_MASK;</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :                         dimm_c1 &amp;= MAD_DIMM_A_SIZE_MASK | MAD_DIMM_B_SIZE_MASK;</span>
<span class="lineNum">     582 </span>            :                         /* Enable swizzling when the channels are populated
<span class="lineNum">     583 </span>            :                          * with identically sized dimms. We don't need to check
<span class="lineNum">     584 </span>            :                          * the 3rd channel because no cpu with gpu attached
<span class="lineNum">     585 </span>            :                          * ships in that configuration. Also, swizzling only
<span class="lineNum">     586 </span>            :                          * makes sense for 2 channels anyway. */
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :                         if (dimm_c0 == dimm_c1) {</span>
<span class="lineNum">     588 </span>            :                                 swizzle_x = I915_BIT_6_SWIZZLE_9_10;
<span class="lineNum">     589 </span>            :                                 swizzle_y = I915_BIT_6_SWIZZLE_9;
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     591 </span>            :                                 swizzle_x = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     592 </span>            :                                 swizzle_y = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     593 </span>            :                         }
<span class="lineNum">     594 </span>            :                 }
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         } else if (IS_GEN5(dev)) {</span>
<span class="lineNum">     596 </span>            :                 /* On Ironlake whatever DRAM config, GPU always do
<span class="lineNum">     597 </span>            :                  * same swizzling setup.
<span class="lineNum">     598 </span>            :                  */
<span class="lineNum">     599 </span>            :                 swizzle_x = I915_BIT_6_SWIZZLE_9_10;
<span class="lineNum">     600 </span>            :                 swizzle_y = I915_BIT_6_SWIZZLE_9;
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :         } else if (IS_GEN2(dev)) {</span>
<span class="lineNum">     602 </span>            :                 /* As far as we know, the 865 doesn't have these bit 6
<span class="lineNum">     603 </span>            :                  * swizzling issues.
<span class="lineNum">     604 </span>            :                  */
<span class="lineNum">     605 </span>            :                 swizzle_x = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     606 </span>            :                 swizzle_y = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :         } else if (IS_MOBILE(dev) || (IS_GEN3(dev) &amp;&amp; !IS_G33(dev))) {</span>
<span class="lineNum">     608 </span>            :                 uint32_t dcc;
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span>            :                 /* On 9xx chipsets, channel interleave by the CPU is
<span class="lineNum">     611 </span>            :                  * determined by DCC.  For single-channel, neither the CPU
<span class="lineNum">     612 </span>            :                  * nor the GPU do swizzling.  For dual channel interleaved,
<span class="lineNum">     613 </span>            :                  * the GPU's interleave is bit 9 and 10 for X tiled, and bit
<span class="lineNum">     614 </span>            :                  * 9 for Y tiled.  The CPU's interleave is independent, and
<span class="lineNum">     615 </span>            :                  * can be based on either bit 11 (haven't seen this yet) or
<span class="lineNum">     616 </span>            :                  * bit 17 (common).
<span class="lineNum">     617 </span>            :                  */
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 dcc = I915_READ(DCC);</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 switch (dcc &amp; DCC_ADDRESSING_MODE_MASK) {</span>
<span class="lineNum">     620 </span>            :                 case DCC_ADDRESSING_MODE_SINGLE_CHANNEL:
<span class="lineNum">     621 </span>            :                 case DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC:
<span class="lineNum">     622 </span>            :                         swizzle_x = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     623 </span>            :                         swizzle_y = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     625 </span>            :                 case DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED:
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                         if (dcc &amp; DCC_CHANNEL_XOR_DISABLE) {</span>
<span class="lineNum">     627 </span>            :                                 /* This is the base swizzling by the GPU for
<span class="lineNum">     628 </span>            :                                  * tiled buffers.
<span class="lineNum">     629 </span>            :                                  */
<span class="lineNum">     630 </span>            :                                 swizzle_x = I915_BIT_6_SWIZZLE_9_10;
<span class="lineNum">     631 </span>            :                                 swizzle_y = I915_BIT_6_SWIZZLE_9;
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :                         } else if ((dcc &amp; DCC_CHANNEL_XOR_BIT_17) == 0) {</span>
<span class="lineNum">     633 </span>            :                                 /* Bit 11 swizzling by the CPU in addition. */
<span class="lineNum">     634 </span>            :                                 swizzle_x = I915_BIT_6_SWIZZLE_9_10_11;
<span class="lineNum">     635 </span>            :                                 swizzle_y = I915_BIT_6_SWIZZLE_9_11;
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     637 </span>            :                                 /* Bit 17 swizzling by the CPU in addition. */
<span class="lineNum">     638 </span>            :                                 swizzle_x = I915_BIT_6_SWIZZLE_9_10_17;
<span class="lineNum">     639 </span>            :                                 swizzle_y = I915_BIT_6_SWIZZLE_9_17;
<span class="lineNum">     640 </span>            :                         }
<span class="lineNum">     641 </span>            :                         break;
<span class="lineNum">     642 </span>            :                 }
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span>            :                 /* check for L-shaped memory aka modified enhanced addressing */
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 if (IS_GEN4(dev) &amp;&amp;</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                     !(I915_READ(DCC2) &amp; DCC2_MODIFIED_ENHANCED_DISABLE)) {</span>
<span class="lineNum">     647 </span>            :                         swizzle_x = I915_BIT_6_SWIZZLE_UNKNOWN;
<span class="lineNum">     648 </span>            :                         swizzle_y = I915_BIT_6_SWIZZLE_UNKNOWN;
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     650 </span>            : 
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 if (dcc == 0xffffffff) {</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Couldn't read from MCHBAR.  &quot;</span>
<span class="lineNum">     653 </span>            :                                   &quot;Disabling tiling.\n&quot;);
<span class="lineNum">     654 </span>            :                         swizzle_x = I915_BIT_6_SWIZZLE_UNKNOWN;
<span class="lineNum">     655 </span>            :                         swizzle_y = I915_BIT_6_SWIZZLE_UNKNOWN;
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     658 </span>            :                 /* The 965, G33, and newer, have a very flexible memory
<span class="lineNum">     659 </span>            :                  * configuration.  It will enable dual-channel mode
<span class="lineNum">     660 </span>            :                  * (interleaving) on as much memory as it can, and the GPU
<span class="lineNum">     661 </span>            :                  * will additionally sometimes enable different bit 6
<span class="lineNum">     662 </span>            :                  * swizzling for tiled objects from the CPU.
<span class="lineNum">     663 </span>            :                  *
<span class="lineNum">     664 </span>            :                  * Here's what I found on the G965:
<span class="lineNum">     665 </span>            :                  *    slot fill         memory size  swizzling
<span class="lineNum">     666 </span>            :                  * 0A   0B   1A   1B    1-ch   2-ch
<span class="lineNum">     667 </span>            :                  * 512  0    0    0     512    0     O
<span class="lineNum">     668 </span>            :                  * 512  0    512  0     16     1008  X
<span class="lineNum">     669 </span>            :                  * 512  0    0    512   16     1008  X
<span class="lineNum">     670 </span>            :                  * 0    512  0    512   16     1008  X
<span class="lineNum">     671 </span>            :                  * 1024 1024 1024 0     2048   1024  O
<span class="lineNum">     672 </span>            :                  *
<span class="lineNum">     673 </span>            :                  * We could probably detect this based on either the DRB
<span class="lineNum">     674 </span>            :                  * matching, which was the case for the swizzling required in
<span class="lineNum">     675 </span>            :                  * the table above, or from the 1-ch value being less than
<span class="lineNum">     676 </span>            :                  * the minimum size of a rank.
<span class="lineNum">     677 </span>            :                  *
<span class="lineNum">     678 </span>            :                  * Reports indicate that the swizzling actually
<span class="lineNum">     679 </span>            :                  * varies depending upon page placement inside the
<span class="lineNum">     680 </span>            :                  * channels, i.e. we see swizzled pages where the
<span class="lineNum">     681 </span>            :                  * banks of memory are paired and unswizzled on the
<span class="lineNum">     682 </span>            :                  * uneven portion, so leave that as unknown.
<span class="lineNum">     683 </span>            :                  */
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 if (I915_READ16(C0DRB3) == I915_READ16(C1DRB3)) {</span>
<span class="lineNum">     685 </span>            :                         swizzle_x = I915_BIT_6_SWIZZLE_9_10;
<span class="lineNum">     686 </span>            :                         swizzle_y = I915_BIT_6_SWIZZLE_9;
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     688 </span>            :         }
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         if (swizzle_x == I915_BIT_6_SWIZZLE_UNKNOWN ||</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :             swizzle_y == I915_BIT_6_SWIZZLE_UNKNOWN) {</span>
<span class="lineNum">     692 </span>            :                 /* Userspace likes to explode if it sees unknown swizzling,
<span class="lineNum">     693 </span>            :                  * so lie. We will finish the lie when reporting through
<span class="lineNum">     694 </span>            :                  * the get-tiling-ioctl by reporting the physical swizzle
<span class="lineNum">     695 </span>            :                  * mode as unknown instead.
<span class="lineNum">     696 </span>            :                  *
<span class="lineNum">     697 </span>            :                  * As we don't strictly know what the swizzling is, it may be
<span class="lineNum">     698 </span>            :                  * bit17 dependent, and so we need to also prevent the pages
<span class="lineNum">     699 </span>            :                  * from being moved.
<span class="lineNum">     700 </span>            :                  */
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;quirks |= QUIRK_PIN_SWIZZLED_PAGES;</span>
<span class="lineNum">     702 </span>            :                 swizzle_x = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     703 </span>            :                 swizzle_y = I915_BIT_6_SWIZZLE_NONE;
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     705 </span>            : 
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.bit_6_swizzle_x = swizzle_x;</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mm.bit_6_swizzle_y = swizzle_y;</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     709 </span>            : 
<span class="lineNum">     710 </span>            : /*
<span class="lineNum">     711 </span>            :  * Swap every 64 bytes of this page around, to account for it having a new
<span class="lineNum">     712 </span>            :  * bit 17 of its physical address and therefore being interpreted differently
<span class="lineNum">     713 </span>            :  * by the GPU.
<a name="714"><span class="lineNum">     714 </span>            :  */</a>
<span class="lineNum">     715 </span>            : static void
<span class="lineNum">     716 </span><span class="lineNoCov">          0 : i915_gem_swizzle_page(struct vm_page *page)</span>
<span class="lineNum">     717 </span>            : {
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         char temp[64];</span>
<span class="lineNum">     719 </span>            :         char *vaddr;
<span class="lineNum">     720 </span>            :         int i;
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         vaddr = kmap(page);</span>
<span class="lineNum">     723 </span>            : 
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; PAGE_SIZE; i += 128) {</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 memcpy(temp, &amp;vaddr[i], 64);</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                 memcpy(&amp;vaddr[i], &amp;vaddr[i + 64], 64);</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 memcpy(&amp;vaddr[i + 64], temp, 64);</span>
<span class="lineNum">     728 </span>            :         }
<span class="lineNum">     729 </span>            : 
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         kunmap(vaddr);</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span>            : /**
<span class="lineNum">     734 </span>            :  * i915_gem_object_do_bit_17_swizzle - fixup bit 17 swizzling
<span class="lineNum">     735 </span>            :  * @obj: i915 GEM buffer object
<span class="lineNum">     736 </span>            :  *
<span class="lineNum">     737 </span>            :  * This function fixes up the swizzling in case any page frame number for this
<span class="lineNum">     738 </span>            :  * object has changed in bit 17 since that state has been saved with
<span class="lineNum">     739 </span>            :  * i915_gem_object_save_bit_17_swizzle().
<span class="lineNum">     740 </span>            :  *
<span class="lineNum">     741 </span>            :  * This is called when pinning backing storage again, since the kernel is free
<span class="lineNum">     742 </span>            :  * to move unpinned backing storage around (either by directly moving pages or
<span class="lineNum">     743 </span>            :  * by swapping them out and back in again).
<a name="744"><span class="lineNum">     744 </span>            :  */</a>
<span class="lineNum">     745 </span>            : void
<span class="lineNum">     746 </span><span class="lineNoCov">          0 : i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     747 </span>            : {
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :         struct sg_page_iter sg_iter;</span>
<span class="lineNum">     749 </span>            :         int i;
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         if (obj-&gt;bit_17 == NULL)</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     753 </span>            : 
<span class="lineNum">     754 </span>            :         i = 0;
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         for_each_sg_page(obj-&gt;pages-&gt;sgl, &amp;sg_iter, obj-&gt;pages-&gt;nents, 0) {</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 struct vm_page *page = sg_page_iter_page(&amp;sg_iter);</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 char new_bit_17 = page_to_phys(page) &gt;&gt; 17;</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :                 if ((new_bit_17 &amp; 0x1) !=</span>
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :                     (test_bit(i, obj-&gt;bit_17) != 0)) {</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :                         i915_gem_swizzle_page(page);</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                         set_page_dirty(page);</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 i++;</span>
<span class="lineNum">     764 </span>            :         }
<span class="lineNum">     765 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     766 </span>            : 
<span class="lineNum">     767 </span>            : /**
<span class="lineNum">     768 </span>            :  * i915_gem_object_save_bit_17_swizzle - save bit 17 swizzling
<span class="lineNum">     769 </span>            :  * @obj: i915 GEM buffer object
<span class="lineNum">     770 </span>            :  *
<span class="lineNum">     771 </span>            :  * This function saves the bit 17 of each page frame number so that swizzling
<span class="lineNum">     772 </span>            :  * can be fixed up later on with i915_gem_object_do_bit_17_swizzle(). This must
<span class="lineNum">     773 </span>            :  * be called before the backing storage can be unpinned.
<a name="774"><span class="lineNum">     774 </span>            :  */</a>
<span class="lineNum">     775 </span>            : void
<span class="lineNum">     776 </span><span class="lineNoCov">          0 : i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">     777 </span>            : {
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         struct sg_page_iter sg_iter;</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         int page_count = obj-&gt;base.size &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">     780 </span>            :         int i;
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         if (obj-&gt;bit_17 == NULL) {</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 obj-&gt;bit_17 = kcalloc(BITS_TO_LONGS(page_count),</span>
<span class="lineNum">     784 </span>            :                                       sizeof(long), GFP_KERNEL);
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 if (obj-&gt;bit_17 == NULL) {</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to allocate memory for bit 17 &quot;</span>
<span class="lineNum">     787 </span>            :                                   &quot;record\n&quot;);
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     789 </span>            :                 }
<span class="lineNum">     790 </span>            :         }
<span class="lineNum">     791 </span>            : 
<span class="lineNum">     792 </span>            :         i = 0;
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         for_each_sg_page(obj-&gt;pages-&gt;sgl, &amp;sg_iter, obj-&gt;pages-&gt;nents, 0) {</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 if (page_to_phys(sg_page_iter_page(&amp;sg_iter)) &amp; (1 &lt;&lt; 17))</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                         __set_bit(i, obj-&gt;bit_17);</span>
<span class="lineNum">     796 </span>            :                 else
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                         __clear_bit(i, obj-&gt;bit_17);</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                 i++;</span>
<span class="lineNum">     799 </span>            :         }
<span class="lineNum">     800 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
