set ::env(PROJECT_NAME) unsigned_mult_80
set ::env(DESIGN_TOP) unsigned_mult_80
set ::env(DESIGN_DIR) ./arithmetic/unsigned_mult_80/rtl
set ::env(TOP_VERILOG) ./arithmetic/unsigned_mult_80/rtl/unsigned_mult_80.v
