TimeQuest Timing Analyzer report for autito
Wed Nov 27 14:21:58 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'clk'
 32. Slow 1200mV 0C Model Setup: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'clk'
 34. Slow 1200mV 0C Model Hold: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Removal: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'clk'
 50. Fast 1200mV 0C Model Setup: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'clk'
 52. Fast 1200mV 0C Model Hold: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Recovery: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Removal: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Recovery Transfers
 75. Removal Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; autito                                                            ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; clk                                                     ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                           ; { clk }                                                     ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20000.000 ; 0.05 MHz  ; 0.000 ; 10000.000 ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst2|inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 300.12 MHz ; 250.0 MHz       ; clk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 369.69 MHz ; 369.69 MHz      ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+---------------------------------------------------------+-----------+---------------+
; Clock                                                   ; Slack     ; End Point TNS ;
+---------------------------------------------------------+-----------+---------------+
; clk                                                     ; 13.535    ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 19997.295 ; 0.000         ;
+---------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.358 ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.569 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 14.863 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.144 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+---------------------------------------------------------+----------+---------------+
; Clock                                                   ; Slack    ; End Point TNS ;
+---------------------------------------------------------+----------+---------------+
; clk                                                     ; 9.685    ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 9999.746 ; 0.000         ;
+---------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                    ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 13.535 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 8.186      ;
; 13.573 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 8.148      ;
; 13.812 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 7.908      ;
; 13.922 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 7.798      ;
; 14.501 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 7.220      ;
; 14.624 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 7.097      ;
; 14.738 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.983      ;
; 14.755 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.966      ;
; 14.788 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 6.932      ;
; 14.793 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.928      ;
; 14.847 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.874      ;
; 14.851 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.870      ;
; 14.885 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.836      ;
; 14.943 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.778      ;
; 14.961 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.760      ;
; 15.050 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.671      ;
; 15.200 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 6.520      ;
; 15.203 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 6.517      ;
; 15.208 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.513      ;
; 15.213 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 6.507      ;
; 15.234 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.487      ;
; 15.238 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.483      ;
; 15.281 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.440      ;
; 15.292 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 6.428      ;
; 15.305 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 6.415      ;
; 15.356 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.365      ;
; 15.418 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.303      ;
; 15.448 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.273      ;
; 15.489 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.232      ;
; 15.510 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.211      ;
; 15.601 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.120      ;
; 15.672 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.049      ;
; 15.693 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.028      ;
; 15.717 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 6.004      ;
; 15.752 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.969      ;
; 15.754 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.967      ;
; 15.764 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.957      ;
; 15.787 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 5.933      ;
; 15.800 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.921      ;
; 15.809 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.912      ;
; 15.820 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 5.900      ;
; 15.844 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.877      ;
; 15.846 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.875      ;
; 15.879 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 5.841      ;
; 15.892 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.829      ;
; 15.912 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 5.808      ;
; 16.101 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.620      ;
; 16.193 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.528      ;
; 16.217 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.504      ;
; 16.255 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.466      ;
; 16.313 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 5.408      ;
; 16.662 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 5.058      ;
; 16.668 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 3.265      ;
; 16.675 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 5.045      ;
; 16.709 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 3.224      ;
; 16.818 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.903      ;
; 16.861 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 3.072      ;
; 16.880 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.841      ;
; 17.063 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.658      ;
; 17.134 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.587      ;
; 17.179 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.542      ;
; 17.214 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.507      ;
; 17.216 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.505      ;
; 17.220 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 2.713      ;
; 17.249 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 4.471      ;
; 17.262 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.459      ;
; 17.282 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.805      ; 4.438      ;
; 17.360 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 2.573      ;
; 17.563 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.158      ;
; 17.624 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 2.309      ;
; 17.825 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 2.108      ;
; 18.502 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 1.431      ;
; 19.006 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 0.927      ;
; 19.296 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 20.000       ; -0.062     ; 0.637      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 19997.295 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.637      ;
; 19997.296 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.636      ;
; 19997.342 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.590      ;
; 19997.380 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.553      ;
; 19997.413 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.519      ;
; 19997.459 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.473      ;
; 19997.497 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.436      ;
; 19997.531 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.401      ;
; 19997.539 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.393      ;
; 19997.578 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.355      ;
; 19997.612 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.321      ;
; 19997.635 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.297      ;
; 19997.636 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.296      ;
; 19997.647 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.285      ;
; 19997.653 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.279      ;
; 19997.655 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.277      ;
; 19997.682 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.250      ;
; 19997.688 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.244      ;
; 19997.695 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.238      ;
; 19997.720 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.213      ;
; 19997.724 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.208      ;
; 19997.726 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.207      ;
; 19997.744 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.188      ;
; 19997.751 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.181      ;
; 19997.752 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.180      ;
; 19997.763 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.169      ;
; 19997.771 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.161      ;
; 19997.798 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.134      ;
; 19997.803 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.129      ;
; 19997.804 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.128      ;
; 19997.812 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.120      ;
; 19997.836 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.097      ;
; 19997.837 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.096      ;
; 19997.840 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.092      ;
; 19997.842 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.091      ;
; 19997.843 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.090      ;
; 19997.867 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.065      ;
; 19997.868 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.064      ;
; 19997.879 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.053      ;
; 19997.887 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.045      ;
; 19997.914 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.018      ;
; 19997.918 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.015      ;
; 19997.920 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.012      ;
; 19997.928 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 2.004      ;
; 19997.951 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.982      ;
; 19997.952 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.981      ;
; 19997.952 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.981      ;
; 19997.953 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.980      ;
; 19997.956 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.976      ;
; 19997.958 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.975      ;
; 19997.958 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.975      ;
; 19997.983 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.949      ;
; 19997.984 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.948      ;
; 19997.995 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.937      ;
; 19998.003 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.929      ;
; 19998.030 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.902      ;
; 19998.034 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.899      ;
; 19998.036 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.896      ;
; 19998.044 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.888      ;
; 19998.064 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.869      ;
; 19998.068 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.865      ;
; 19998.068 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.865      ;
; 19998.069 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.864      ;
; 19998.070 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.863      ;
; 19998.072 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.860      ;
; 19998.074 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.859      ;
; 19998.074 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.859      ;
; 19998.111 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.821      ;
; 19998.119 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.813      ;
; 19998.150 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.783      ;
; 19998.152 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.780      ;
; 19998.160 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.772      ;
; 19998.163 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.769      ;
; 19998.180 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.753      ;
; 19998.180 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.753      ;
; 19998.183 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.750      ;
; 19998.184 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.749      ;
; 19998.185 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.748      ;
; 19998.186 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.747      ;
; 19998.186 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.747      ;
; 19998.188 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.744      ;
; 19998.190 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.743      ;
; 19998.190 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.743      ;
; 19998.216 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.716      ;
; 19998.263 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.670      ;
; 19998.266 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.667      ;
; 19998.268 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.664      ;
; 19998.296 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.637      ;
; 19998.296 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.637      ;
; 19998.299 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.634      ;
; 19998.299 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.634      ;
; 19998.300 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.633      ;
; 19998.301 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.632      ;
; 19998.301 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.632      ;
; 19998.302 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.631      ;
; 19998.302 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.631      ;
; 19998.306 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.627      ;
; 19998.306 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.627      ;
; 19998.307 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.626      ;
; 19998.332 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 1.600      ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                    ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.612 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 0.831      ;
; 1.040 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 1.259      ;
; 1.304 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 3.821      ;
; 1.371 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 3.888      ;
; 1.390 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 3.907      ;
; 1.454 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 3.971      ;
; 1.532 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.049      ;
; 1.549 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.066      ;
; 1.576 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.093      ;
; 1.579 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.096      ;
; 1.581 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.098      ;
; 1.607 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.124      ;
; 1.608 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.125      ;
; 1.629 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.146      ;
; 1.630 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.147      ;
; 1.647 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.164      ;
; 1.655 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.172      ;
; 1.703 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 1.922      ;
; 1.707 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.224      ;
; 1.707 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.224      ;
; 1.819 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.336      ;
; 1.855 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.372      ;
; 1.868 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 2.087      ;
; 1.892 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.409      ;
; 2.005 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.522      ;
; 2.067 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.584      ;
; 2.068 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 2.287      ;
; 2.079 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.596      ;
; 2.095 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.612      ;
; 2.149 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.666      ;
; 2.161 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 4.678      ;
; 2.181 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 2.400      ;
; 2.538 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.055      ;
; 2.545 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 2.764      ;
; 2.570 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.087      ;
; 2.590 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.107      ;
; 2.676 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.193      ;
; 2.706 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 2.925      ;
; 2.725 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 0.000        ; 0.062      ; 2.944      ;
; 2.740 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.257      ;
; 2.757 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.274      ;
; 2.818 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.335      ;
; 2.835 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.352      ;
; 2.865 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.382      ;
; 2.915 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.432      ;
; 2.916 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.433      ;
; 2.941 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.458      ;
; 2.964 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.481      ;
; 2.993 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.510      ;
; 3.105 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.622      ;
; 3.144 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.661      ;
; 3.178 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.695      ;
; 3.182 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.699      ;
; 3.216 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.733      ;
; 3.349 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.866      ;
; 3.353 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.870      ;
; 3.354 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.871      ;
; 3.380 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.897      ;
; 3.381 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.898      ;
; 3.420 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.937      ;
; 3.447 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.964      ;
; 3.480 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 5.997      ;
; 3.628 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 6.145      ;
; 3.778 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 6.295      ;
; 3.824 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 6.341      ;
; 3.852 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 6.369      ;
; 3.856 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 6.373      ;
; 3.868 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 6.385      ;
; 3.922 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 6.439      ;
; 4.530 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 7.047      ;
; 4.737 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 7.254      ;
; 4.955 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 7.472      ;
; 4.989 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.290      ; 7.506      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.569 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.844 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.860 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.954 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.971 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.973 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 1.033 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.252      ;
; 1.035 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.254      ;
; 1.066 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.285      ;
; 1.067 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.067 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.068 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.069 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.288      ;
; 1.070 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.289      ;
; 1.070 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.289      ;
; 1.083 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.085 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.306      ;
; 1.114 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.333      ;
; 1.178 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.397      ;
; 1.179 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.180 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.180 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.180 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.181 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.400      ;
; 1.182 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.401      ;
; 1.191 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.410      ;
; 1.193 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.412      ;
; 1.195 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.197 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.416      ;
; 1.197 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.416      ;
; 1.226 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.445      ;
; 1.228 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.257 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.476      ;
; 1.264 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.483      ;
; 1.290 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.509      ;
; 1.291 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.510      ;
; 1.292 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.511      ;
; 1.292 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.511      ;
; 1.293 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.512      ;
; 1.300 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.520      ;
; 1.303 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.522      ;
; 1.305 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.524      ;
; 1.307 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.526      ;
; 1.309 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.528      ;
; 1.338 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.557      ;
; 1.340 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.559      ;
; 1.363 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.583      ;
; 1.369 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.588      ;
; 1.371 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.590      ;
; 1.376 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.595      ;
; 1.378 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.597      ;
; 1.402 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.621      ;
; 1.403 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.622      ;
; 1.404 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.623      ;
; 1.415 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.634      ;
; 1.417 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.636      ;
; 1.419 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.638      ;
; 1.421 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.640      ;
; 1.430 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.650      ;
; 1.450 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.669      ;
; 1.452 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.671      ;
; 1.481 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.700      ;
; 1.483 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.702      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.863 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.792      ;
; 14.885 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.770      ;
; 14.885 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.770      ;
; 14.885 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.770      ;
; 14.885 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.290     ; 2.770      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 4.144 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.805     ; 2.596      ;
; 4.144 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.805     ; 2.596      ;
; 4.144 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.805     ; 2.596      ;
; 4.144 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.805     ; 2.596      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
; 4.156 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.806     ; 2.607      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.der|clk                                                ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.izq|clk                                                ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.parado|clk                                             ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa|clk                                            ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                         ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                           ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                         ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                           ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.der|clk                                                ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.izq|clk                                                ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.parado|clk                                             ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa|clk                                            ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.746  ; 9999.962     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.982  ; 9999.982     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                         ;
; 9999.982  ; 9999.982     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                           ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                               ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                               ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                               ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                               ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                               ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                               ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                         ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                           ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; indicacion0 ; clk        ; 3.185 ; 3.570 ; Rise       ; clk             ;
; indicacion1 ; clk        ; 3.735 ; 4.280 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; indicacion0 ; clk        ; -1.185 ; -1.576 ; Rise       ; clk             ;
; indicacion1 ; clk        ; -1.578 ; -1.975 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 6.869 ; 6.790 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 6.864 ; 6.857 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 5.856 ; 5.901 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 6.869 ; 6.790 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 6.920 ; 6.915 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 7.284 ; 7.371 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 2.671 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 8.203 ; 8.273 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 8.819 ; 8.980 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.631 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 6.299 ; 6.390 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 6.632 ; 6.624 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 5.662 ; 5.704 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 6.299 ; 6.390 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 6.685 ; 6.679 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 7.035 ; 7.117 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 2.224 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 6.232 ; 6.301 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 6.275 ; 6.395 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.184 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                      ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 333.78 MHz ; 250.0 MHz       ; clk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 412.37 MHz ; 412.37 MHz      ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+---------------------------------------------------------+-----------+---------------+
; Clock                                                   ; Slack     ; End Point TNS ;
+---------------------------------------------------------+-----------+---------------+
; clk                                                     ; 14.152    ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 19997.575 ; 0.000         ;
+---------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.312 ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.512 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 15.408 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 3.691 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+---------------------------------------------------------+----------+---------------+
; Clock                                                   ; Slack    ; End Point TNS ;
+---------------------------------------------------------+----------+---------------+
; clk                                                     ; 9.702    ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 9999.745 ; 0.000         ;
+---------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                    ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 14.152 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 7.337      ;
; 14.187 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 7.302      ;
; 14.402 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 7.086      ;
; 14.513 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 6.975      ;
; 15.033 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.456      ;
; 15.146 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.343      ;
; 15.223 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.266      ;
; 15.239 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.250      ;
; 15.259 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.230      ;
; 15.282 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 6.206      ;
; 15.284 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.205      ;
; 15.347 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.142      ;
; 15.383 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.106      ;
; 15.408 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.081      ;
; 15.438 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 6.051      ;
; 15.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.973      ;
; 15.637 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.851      ;
; 15.639 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.850      ;
; 15.641 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.847      ;
; 15.665 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.823      ;
; 15.680 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.809      ;
; 15.680 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.809      ;
; 15.692 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.797      ;
; 15.761 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.727      ;
; 15.764 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.725      ;
; 15.765 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.723      ;
; 15.806 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.683      ;
; 15.888 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.601      ;
; 15.906 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.583      ;
; 15.930 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.559      ;
; 15.978 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.511      ;
; 16.035 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.454      ;
; 16.087 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.402      ;
; 16.102 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.387      ;
; 16.121 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.368      ;
; 16.121 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.368      ;
; 16.156 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.332      ;
; 16.159 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.330      ;
; 16.159 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.330      ;
; 16.192 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.296      ;
; 16.211 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.278      ;
; 16.245 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.244      ;
; 16.245 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.244      ;
; 16.280 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.208      ;
; 16.283 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.206      ;
; 16.316 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 5.172      ;
; 16.433 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 5.056      ;
; 16.557 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.932      ;
; 16.574 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.915      ;
; 16.610 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.879      ;
; 16.635 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.854      ;
; 16.988 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 4.500      ;
; 16.992 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 4.496      ;
; 17.004 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 2.936      ;
; 17.057 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 2.883      ;
; 17.096 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.393      ;
; 17.149 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 2.791      ;
; 17.157 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.332      ;
; 17.329 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.160      ;
; 17.386 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.103      ;
; 17.438 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.051      ;
; 17.472 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.017      ;
; 17.472 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 4.017      ;
; 17.507 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 3.981      ;
; 17.510 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 3.979      ;
; 17.514 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 2.426      ;
; 17.543 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.573      ; 3.945      ;
; 17.645 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 2.295      ;
; 17.784 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.574      ; 3.705      ;
; 17.856 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 2.084      ;
; 18.016 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 1.924      ;
; 18.650 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 1.290      ;
; 19.107 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 0.833      ;
; 19.378 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 20.000       ; -0.055     ; 0.562      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 19997.575 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.365      ;
; 19997.586 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.354      ;
; 19997.628 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.312      ;
; 19997.657 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.284      ;
; 19997.687 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.253      ;
; 19997.729 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.211      ;
; 19997.758 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.183      ;
; 19997.795 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.145      ;
; 19997.817 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.123      ;
; 19997.827 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.114      ;
; 19997.858 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.083      ;
; 19997.879 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.061      ;
; 19997.895 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.045      ;
; 19997.912 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.028      ;
; 19997.917 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.023      ;
; 19997.923 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.017      ;
; 19997.928 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.013      ;
; 19997.963 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.977      ;
; 19997.965 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.975      ;
; 19997.983 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.957      ;
; 19997.993 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.947      ;
; 19997.994 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.947      ;
; 19997.995 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.945      ;
; 19998.012 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.928      ;
; 19998.012 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.929      ;
; 19998.017 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.923      ;
; 19998.023 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.917      ;
; 19998.051 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.889      ;
; 19998.063 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.877      ;
; 19998.065 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.875      ;
; 19998.071 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.869      ;
; 19998.083 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.857      ;
; 19998.088 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.853      ;
; 19998.094 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.847      ;
; 19998.094 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.847      ;
; 19998.095 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.845      ;
; 19998.112 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.828      ;
; 19998.112 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.829      ;
; 19998.117 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.823      ;
; 19998.123 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.817      ;
; 19998.156 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.785      ;
; 19998.163 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.777      ;
; 19998.164 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.777      ;
; 19998.165 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.775      ;
; 19998.171 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.769      ;
; 19998.183 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.757      ;
; 19998.194 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.747      ;
; 19998.194 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.747      ;
; 19998.195 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.745      ;
; 19998.195 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.746      ;
; 19998.212 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.728      ;
; 19998.212 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.729      ;
; 19998.213 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.728      ;
; 19998.217 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.723      ;
; 19998.223 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.717      ;
; 19998.263 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.677      ;
; 19998.264 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.677      ;
; 19998.265 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.675      ;
; 19998.271 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.669      ;
; 19998.283 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.657      ;
; 19998.291 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.650      ;
; 19998.294 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.647      ;
; 19998.294 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.647      ;
; 19998.295 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.645      ;
; 19998.295 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.646      ;
; 19998.309 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.632      ;
; 19998.312 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.629      ;
; 19998.313 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.628      ;
; 19998.317 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.623      ;
; 19998.363 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.577      ;
; 19998.364 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.577      ;
; 19998.366 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.574      ;
; 19998.371 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.569      ;
; 19998.383 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.557      ;
; 19998.391 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.550      ;
; 19998.391 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.550      ;
; 19998.391 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.550      ;
; 19998.394 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.547      ;
; 19998.395 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.545      ;
; 19998.395 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.546      ;
; 19998.409 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.532      ;
; 19998.409 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.532      ;
; 19998.412 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.529      ;
; 19998.413 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.528      ;
; 19998.461 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.480      ;
; 19998.464 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.477      ;
; 19998.483 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.457      ;
; 19998.491 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.450      ;
; 19998.491 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.450      ;
; 19998.491 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.450      ;
; 19998.491 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.450      ;
; 19998.494 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.447      ;
; 19998.495 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.446      ;
; 19998.496 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.445      ;
; 19998.509 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.432      ;
; 19998.509 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.432      ;
; 19998.512 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.429      ;
; 19998.513 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.428      ;
; 19998.514 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 1.427      ;
; 19998.517 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.423      ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                    ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.312 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.557 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 0.756      ;
; 0.926 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 1.125      ;
; 1.268 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.485      ;
; 1.329 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.546      ;
; 1.347 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.564      ;
; 1.401 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.618      ;
; 1.465 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.682      ;
; 1.497 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.714      ;
; 1.511 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 1.710      ;
; 1.515 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.732      ;
; 1.517 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.734      ;
; 1.523 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.740      ;
; 1.555 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.772      ;
; 1.556 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.773      ;
; 1.557 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.774      ;
; 1.557 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.774      ;
; 1.583 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.800      ;
; 1.600 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.817      ;
; 1.622 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.839      ;
; 1.642 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.859      ;
; 1.710 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 1.909      ;
; 1.734 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.951      ;
; 1.780 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 3.997      ;
; 1.804 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.021      ;
; 1.889 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 2.088      ;
; 1.916 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.133      ;
; 1.960 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.177      ;
; 1.984 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.201      ;
; 1.999 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.216      ;
; 2.007 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 2.206      ;
; 2.042 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.259      ;
; 2.050 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.267      ;
; 2.267 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 2.466      ;
; 2.380 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.597      ;
; 2.407 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.624      ;
; 2.439 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 2.638      ;
; 2.449 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 0.000        ; 0.055      ; 2.648      ;
; 2.450 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.667      ;
; 2.511 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.728      ;
; 2.583 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.800      ;
; 2.624 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.841      ;
; 2.647 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.864      ;
; 2.679 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.896      ;
; 2.697 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.914      ;
; 2.746 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.963      ;
; 2.747 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.964      ;
; 2.765 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 4.982      ;
; 2.804 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.021      ;
; 2.807 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.024      ;
; 2.916 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.133      ;
; 2.978 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.195      ;
; 2.986 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.203      ;
; 3.003 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.220      ;
; 3.033 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.250      ;
; 3.142 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.359      ;
; 3.148 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.365      ;
; 3.154 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.371      ;
; 3.186 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.403      ;
; 3.187 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.404      ;
; 3.228 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.445      ;
; 3.231 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.448      ;
; 3.273 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.490      ;
; 3.411 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.628      ;
; 3.547 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.764      ;
; 3.562 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.779      ;
; 3.589 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.806      ;
; 3.615 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.832      ;
; 3.630 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.847      ;
; 3.681 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 5.898      ;
; 4.255 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 6.472      ;
; 4.438 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 6.655      ;
; 4.634 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 6.851      ;
; 4.664 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.003      ; 6.881      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.512 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.756 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.761 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.766 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.767 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.773 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.774 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.845 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.044      ;
; 0.846 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.044      ;
; 0.850 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.853 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.051      ;
; 0.853 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.051      ;
; 0.857 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.861 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.059      ;
; 0.862 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.863 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.870 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.870 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.930 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.128      ;
; 0.941 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.139      ;
; 0.942 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.140      ;
; 0.942 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.140      ;
; 0.943 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.141      ;
; 0.946 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.144      ;
; 0.946 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.144      ;
; 0.949 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.147      ;
; 0.953 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.953 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.957 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.155      ;
; 0.959 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.157      ;
; 0.959 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.157      ;
; 0.964 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.162      ;
; 0.966 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 0.994 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.192      ;
; 1.038 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.236      ;
; 1.039 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.237      ;
; 1.042 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.042 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.045 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.243      ;
; 1.046 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.244      ;
; 1.049 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.247      ;
; 1.053 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.251      ;
; 1.055 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.253      ;
; 1.060 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.258      ;
; 1.081 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.279      ;
; 1.088 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.286      ;
; 1.090 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.288      ;
; 1.105 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.303      ;
; 1.122 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.320      ;
; 1.134 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.332      ;
; 1.135 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.333      ;
; 1.138 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.336      ;
; 1.141 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.339      ;
; 1.142 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.340      ;
; 1.149 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.347      ;
; 1.156 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.354      ;
; 1.177 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.375      ;
; 1.184 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.382      ;
; 1.186 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.384      ;
; 1.194 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.393      ;
; 1.201 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.399      ;
; 1.218 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.416      ;
; 1.229 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.427      ;
; 1.230 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.428      ;
; 1.231 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.429      ;
; 1.234 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.432      ;
; 1.238 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.436      ;
; 1.240 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.439      ;
; 1.245 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.443      ;
; 1.249 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.447      ;
; 1.252 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.450      ;
; 1.273 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.471      ;
; 1.280 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.478      ;
; 1.282 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.480      ;
; 1.284 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.483      ;
; 1.297 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.495      ;
; 1.314 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.512      ;
; 1.325 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.523      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.408 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.534      ;
; 15.410 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.532      ;
; 15.410 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.532      ;
; 15.410 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.532      ;
; 15.410 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.003     ; 2.532      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 3.691 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.573     ; 2.362      ;
; 3.691 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.573     ; 2.362      ;
; 3.691 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.573     ; 2.362      ;
; 3.691 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.573     ; 2.362      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
; 3.694 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.574     ; 2.364      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.der|clk                                                ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.izq|clk                                                ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.parado|clk                                             ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa|clk                                            ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                         ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                           ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                           ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.der|clk                                                ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.izq|clk                                                ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.parado|clk                                             ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa|clk                                            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.981  ; 9999.981     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                         ;
; 9999.981  ; 9999.981     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                           ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                               ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                               ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                               ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                               ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                               ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                               ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                         ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                           ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; indicacion0 ; clk        ; 2.753 ; 3.112 ; Rise       ; clk             ;
; indicacion1 ; clk        ; 3.308 ; 3.697 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; indicacion0 ; clk        ; -0.995 ; -1.282 ; Rise       ; clk             ;
; indicacion1 ; clk        ; -1.324 ; -1.662 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 6.128 ; 6.114 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 6.196 ; 6.174 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 5.246 ; 5.280 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 6.128 ; 6.114 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 6.245 ; 6.183 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 6.579 ; 6.601 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 2.417 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 7.471 ; 7.430 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 8.064 ; 8.072 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.380 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 5.617 ; 5.731 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 5.974 ; 5.953 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 5.061 ; 5.094 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 5.617 ; 5.731 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 6.022 ; 5.962 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 6.343 ; 6.363 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 2.007 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 5.693 ; 5.651 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 5.737 ; 5.744 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.971 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+---------------------------------------------------------+-----------+---------------+
; Clock                                                   ; Slack     ; End Point TNS ;
+---------------------------------------------------------+-----------+---------------+
; clk                                                     ; 16.122    ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 19998.496 ; 0.000         ;
+---------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.187 ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.303 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 16.893 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 2.318 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+---------------------------------------------------------+----------+---------------+
; Clock                                                   ; Slack    ; End Point TNS ;
+---------------------------------------------------------+----------+---------------+
; clk                                                     ; 9.446    ; 0.000         ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 9999.781 ; 0.000         ;
+---------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                    ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 16.122 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.858      ;
; 16.136 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.844      ;
; 16.263 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.717      ;
; 16.315 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.665      ;
; 16.711 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.269      ;
; 16.787 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.193      ;
; 16.845 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.135      ;
; 16.870 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.110      ;
; 16.966 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.014      ;
; 16.966 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 4.014      ;
; 16.981 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.999      ;
; 17.013 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.967      ;
; 17.019 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.961      ;
; 17.023 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.957      ;
; 17.028 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.952      ;
; 17.070 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.910      ;
; 17.091 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.889      ;
; 17.109 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.871      ;
; 17.128 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.852      ;
; 17.129 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.851      ;
; 17.158 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.822      ;
; 17.190 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.790      ;
; 17.200 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.780      ;
; 17.237 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.743      ;
; 17.247 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.733      ;
; 17.263 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.717      ;
; 17.294 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.686      ;
; 17.313 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.667      ;
; 17.341 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.639      ;
; 17.360 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.620      ;
; 17.434 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.546      ;
; 17.464 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.516      ;
; 17.476 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.504      ;
; 17.481 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.499      ;
; 17.506 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.474      ;
; 17.506 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.474      ;
; 17.511 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.469      ;
; 17.523 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.457      ;
; 17.524 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.456      ;
; 17.529 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.451      ;
; 17.537 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.443      ;
; 17.553 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.427      ;
; 17.553 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.427      ;
; 17.571 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.409      ;
; 17.576 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.404      ;
; 17.584 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.396      ;
; 17.691 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.289      ;
; 17.738 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.242      ;
; 17.807 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.173      ;
; 17.822 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.158      ;
; 17.864 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 3.116      ;
; 18.031 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.949      ;
; 18.041 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.939      ;
; 18.046 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 1.905      ;
; 18.085 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 1.866      ;
; 18.135 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.845      ;
; 18.154 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.826      ;
; 18.216 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 1.735      ;
; 18.275 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.705      ;
; 18.305 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.675      ;
; 18.317 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.663      ;
; 18.347 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.633      ;
; 18.347 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.633      ;
; 18.352 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 1.599      ;
; 18.365 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.615      ;
; 18.370 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.610      ;
; 18.378 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.602      ;
; 18.446 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 1.505      ;
; 18.532 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.073      ; 2.448      ;
; 18.606 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 1.345      ;
; 18.726 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 1.225      ;
; 19.177 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 0.774      ;
; 19.447 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 0.504      ;
; 19.601 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 20.000       ; -0.036     ; 0.350      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 19998.496 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.455      ;
; 19998.497 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.454      ;
; 19998.523 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.428      ;
; 19998.548 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.403      ;
; 19998.566 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.385      ;
; 19998.592 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.359      ;
; 19998.617 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.334      ;
; 19998.627 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.323      ;
; 19998.640 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.310      ;
; 19998.655 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.295      ;
; 19998.656 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.294      ;
; 19998.663 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.288      ;
; 19998.678 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.272      ;
; 19998.682 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.268      ;
; 19998.687 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.264      ;
; 19998.695 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.255      ;
; 19998.703 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.247      ;
; 19998.707 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.243      ;
; 19998.708 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.242      ;
; 19998.723 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.228      ;
; 19998.723 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.227      ;
; 19998.724 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.226      ;
; 19998.732 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.219      ;
; 19998.732 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.219      ;
; 19998.741 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.209      ;
; 19998.746 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.204      ;
; 19998.750 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.200      ;
; 19998.759 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.191      ;
; 19998.763 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.187      ;
; 19998.767 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.184      ;
; 19998.771 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.179      ;
; 19998.775 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.175      ;
; 19998.776 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.174      ;
; 19998.785 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.165      ;
; 19998.791 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.159      ;
; 19998.792 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.158      ;
; 19998.799 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.152      ;
; 19998.809 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.141      ;
; 19998.814 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.136      ;
; 19998.818 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.132      ;
; 19998.822 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.128      ;
; 19998.827 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.123      ;
; 19998.831 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.119      ;
; 19998.839 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.111      ;
; 19998.842 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.108      ;
; 19998.843 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.107      ;
; 19998.844 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.106      ;
; 19998.846 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.104      ;
; 19998.853 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.097      ;
; 19998.859 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.091      ;
; 19998.860 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.090      ;
; 19998.877 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.073      ;
; 19998.881 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.070      ;
; 19998.882 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.068      ;
; 19998.886 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.064      ;
; 19998.890 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.060      ;
; 19998.895 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.055      ;
; 19998.899 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.051      ;
; 19998.906 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.044      ;
; 19998.907 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.043      ;
; 19998.910 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.040      ;
; 19998.910 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.040      ;
; 19998.911 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.039      ;
; 19998.912 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.038      ;
; 19998.914 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.036      ;
; 19998.921 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.029      ;
; 19998.945 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.005      ;
; 19998.950 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.000      ;
; 19998.958 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.992      ;
; 19998.963 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.987      ;
; 19998.967 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.983      ;
; 19998.973 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 0.978      ;
; 19998.974 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.976      ;
; 19998.974 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.976      ;
; 19998.975 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.975      ;
; 19998.978 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.972      ;
; 19998.978 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.972      ;
; 19998.978 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.972      ;
; 19998.980 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.970      ;
; 19998.982 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.968      ;
; 19998.988 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.962      ;
; 19998.989 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.961      ;
; 19999.013 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.937      ;
; 19999.015 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 0.936      ;
; 19999.018 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.932      ;
; 19999.026 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.924      ;
; 19999.026 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.924      ;
; 19999.042 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.908      ;
; 19999.042 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.908      ;
; 19999.043 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.907      ;
; 19999.046 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.904      ;
; 19999.046 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.904      ;
; 19999.046 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.904      ;
; 19999.046 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.904      ;
; 19999.050 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.900      ;
; 19999.050 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.900      ;
; 19999.056 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.894      ;
; 19999.056 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.894      ;
; 19999.057 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.893      ;
; 19999.064 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.886      ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                    ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.322 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.574 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.izq     ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 0.694      ;
; 0.618 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.138      ;
; 0.654 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.174      ;
; 0.704 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.224      ;
; 0.733 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.253      ;
; 0.734 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.253      ;
; 0.751 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.271      ;
; 0.760 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.279      ;
; 0.793 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.312      ;
; 0.793 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.313      ;
; 0.793 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.313      ;
; 0.794 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.314      ;
; 0.794 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.314      ;
; 0.829 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.349      ;
; 0.838 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.358      ;
; 0.842 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.362      ;
; 0.845 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.365      ;
; 0.850 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.370      ;
; 0.898 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.418      ;
; 0.913 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 1.033      ;
; 0.941 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.461      ;
; 0.986 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.506      ;
; 0.998 ; doblar2:inst|state.izq                                                                                                ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 1.118      ;
; 1.001 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.520      ;
; 1.020 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.539      ;
; 1.047 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.567      ;
; 1.049 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.569      ;
; 1.069 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.588      ;
; 1.076 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.596      ;
; 1.144 ; doblar2:inst|state.der                                                                                                ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 1.264      ;
; 1.195 ; doblar2:inst|state.reversa                                                                                            ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 1.315      ;
; 1.290 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.810      ;
; 1.310 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.izq     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.830      ;
; 1.337 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.857      ;
; 1.394 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.parado  ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 1.514      ;
; 1.408 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.927      ;
; 1.423 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.943      ;
; 1.452 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.972      ;
; 1.453 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.972      ;
; 1.470 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 2.990      ;
; 1.479 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 2.998      ;
; 1.505 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.der     ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 1.625      ;
; 1.512 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.032      ;
; 1.513 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.033      ;
; 1.521 ; doblar2:inst|state.parado                                                                                             ; doblar2:inst|state.reversa ; clk                                                     ; clk         ; 0.000        ; 0.036      ; 1.641      ;
; 1.526 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 3.045      ;
; 1.548 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.068      ;
; 1.569 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.089      ;
; 1.617 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.137      ;
; 1.644 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.164      ;
; 1.651 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.171      ;
; 1.670 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.parado  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.190      ;
; 1.705 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.225      ;
; 1.739 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 3.258      ;
; 1.783 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 3.302      ;
; 1.783 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.303      ;
; 1.784 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.304      ;
; 1.788 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 3.307      ;
; 1.828 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.348      ;
; 1.832 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.352      ;
; 1.835 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.355      ;
; 1.931 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.451      ;
; 1.991 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 3.510      ;
; 2.009 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.529      ;
; 2.029 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.der     ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.549      ;
; 2.037 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.557      ;
; 2.039 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.559      ;
; 2.066 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 3.586      ;
; 2.398 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 3.917      ;
; 2.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.365      ; 4.035      ;
; 2.641 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 4.161      ;
; 2.660 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.366      ; 4.180      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.303 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.453 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.464 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.530 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.551 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.671      ;
; 0.554 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.674      ;
; 0.582 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.636 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.756      ;
; 0.639 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.648 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.772      ;
; 0.651 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.772      ;
; 0.652 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.773      ;
; 0.661 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.664 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.786      ;
; 0.668 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
; 0.676 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.683 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.702 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.705 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.825      ;
; 0.714 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
; 0.714 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
; 0.715 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.835      ;
; 0.715 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.717 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.838      ;
; 0.717 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.838      ;
; 0.727 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.847      ;
; 0.728 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.730 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.850      ;
; 0.731 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.734 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.737 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.857      ;
; 0.749 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.869      ;
; 0.752 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.872      ;
; 0.757 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.878      ;
; 0.768 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.888      ;
; 0.771 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.891      ;
; 0.780 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.901      ;
; 0.780 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.901      ;
; 0.783 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.904      ;
; 0.793 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.913      ;
; 0.794 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.915      ;
; 0.796 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.916      ;
; 0.797 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.918      ;
; 0.800 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.920      ;
; 0.803 ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.923      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.893 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.366     ; 1.678      ;
; 16.904 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.365     ; 1.668      ;
; 16.904 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.365     ; 1.668      ;
; 16.904 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.365     ; 1.668      ;
; 16.904 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.365     ; 1.668      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 2.318 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.429      ;
; 2.318 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.429      ;
; 2.318 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.429      ;
; 2.318 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.429      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
; 2.323 ; doblar2:inst|state.parado ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; clk          ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.073     ; 1.434      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.der|clk                                                ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.izq|clk                                                ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.parado|clk                                             ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa|clk                                            ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.152 ; 10.368       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 10.152 ; 10.368       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 10.152 ; 10.368       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 10.152 ; 10.368       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                         ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                           ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.der|clk                                                ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.izq|clk                                                ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.parado|clk                                             ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa|clk                                            ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.der                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.izq                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.parado                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.781  ; 9999.997     ; 0.216          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.995  ; 9999.995     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                         ;
; 9999.995  ; 9999.995     ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                           ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                               ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                               ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                               ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                               ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                               ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                               ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                ;
; 9999.997  ; 9999.997     ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                ;
; 10000.005 ; 10000.005    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                         ;
; 10000.005 ; 10000.005    ; 0.000          ; Low Pulse Width  ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                           ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_doblar:inst2|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; indicacion0 ; clk        ; 1.834 ; 2.268 ; Rise       ; clk             ;
; indicacion1 ; clk        ; 2.059 ; 2.816 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; indicacion0 ; clk        ; -0.631 ; -1.197 ; Rise       ; clk             ;
; indicacion1 ; clk        ; -0.872 ; -1.414 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 4.062 ; 3.914 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 3.999 ; 4.135 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 3.427 ; 3.514 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 4.062 ; 3.914 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 3.985 ; 4.135 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 4.236 ; 4.445 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 1.568 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 4.677 ; 4.870 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 5.007 ; 5.330 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.596 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 3.723 ; 3.691 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 3.862 ; 3.992 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 3.314 ; 3.397 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 3.723 ; 3.691 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 3.848 ; 3.992 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 4.089 ; 4.290 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 1.297 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 3.562 ; 3.768 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 3.580 ; 3.812 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.324 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 13.535    ; 0.187 ; 14.863   ; 2.318   ; 9.446               ;
;  clk                                                     ; 13.535    ; 0.187 ; N/A      ; N/A     ; 9.446               ;
;  inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 19997.295 ; 0.303 ; 14.863   ; 2.318   ; 9999.745            ;
; Design-wide TNS                                          ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; indicacion0 ; clk        ; 3.185 ; 3.570 ; Rise       ; clk             ;
; indicacion1 ; clk        ; 3.735 ; 4.280 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; indicacion0 ; clk        ; -0.631 ; -1.197 ; Rise       ; clk             ;
; indicacion1 ; clk        ; -0.872 ; -1.414 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 6.869 ; 6.790 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 6.864 ; 6.857 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 5.856 ; 5.901 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 6.869 ; 6.790 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 6.920 ; 6.915 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 7.284 ; 7.371 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 2.671 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 8.203 ; 8.273 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 8.819 ; 8.980 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.631 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; M0D       ; clk        ; 3.723 ; 3.691 ; Rise       ; clk                                                     ;
; M0I       ; clk        ; 3.862 ; 3.992 ; Rise       ; clk                                                     ;
; M1D       ; clk        ; 3.314 ; 3.397 ; Rise       ; clk                                                     ;
; M1I       ; clk        ; 3.723 ; 3.691 ; Rise       ; clk                                                     ;
; velmd     ; clk        ; 3.848 ; 3.992 ; Rise       ; clk                                                     ;
; velmi     ; clk        ; 4.089 ; 4.290 ; Rise       ; clk                                                     ;
; clk50k    ; clk        ; 1.297 ;       ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 3.562 ; 3.768 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 3.580 ; 3.812 ; Rise       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.324 ; Fall       ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; M1I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velmi         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velmd         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk50k        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tc1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tc2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; indicacion0             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; indicacion1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velmi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velmd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk50k        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; tc1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; tc2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velmi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velmd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk50k        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; tc1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; tc2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velmi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velmd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk50k        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tc1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tc2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 10       ; 0        ; 0        ; 0        ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk                                                     ; 88       ; 0        ; 0        ; 0        ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 136      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 10       ; 0        ; 0        ; 0        ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; clk                                                     ; 88       ; 0        ; 0        ; 0        ;
; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 136      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                               ;
+------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk        ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                ;
+------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk        ; inst2|inst1|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 41    ; 41   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 27 14:21:52 2024
Info: Command: quartus_sta autito -c autito
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'autito.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst2|inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst2|inst1|altpll_component|auto_generated|pll1|clk[0]} {inst2|inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 13.535
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.535         0.000 clk 
    Info (332119): 19997.295         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 clk 
    Info (332119):     0.569         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.863
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.863         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.144
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.144         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.685         0.000 clk 
    Info (332119):  9999.746         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.152         0.000 clk 
    Info (332119): 19997.575         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 clk 
    Info (332119):     0.512         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.408         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.691
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.691         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.702         0.000 clk 
    Info (332119):  9999.745         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.122
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.122         0.000 clk 
    Info (332119): 19998.496         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 clk 
    Info (332119):     0.303         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.893
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.893         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.318         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.446
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.446         0.000 clk 
    Info (332119):  9999.781         0.000 inst2|inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4618 megabytes
    Info: Processing ended: Wed Nov 27 14:21:58 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


