
robotoreV1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d838  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800d9c8  0800d9c8  0001d9c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de64  0800de64  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800de64  0800de64  0001de64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de6c  0800de6c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de6c  0800de6c  0001de6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de70  0800de70  0001de70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800de74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c07c  200001e0  0800e054  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000c25c  0800e054  0002c25c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a22  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003567  00000000  00000000  00039c32  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015e0  00000000  00000000  0003d1a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001458  00000000  00000000  0003e780  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022e90  00000000  00000000  0003fbd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011fa4  00000000  00000000  00062a68  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca1d1  00000000  00000000  00074a0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013ebdd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ddc  00000000  00000000  0013ec58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d9b0 	.word	0x0800d9b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d9b0 	.word	0x0800d9b0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	d1ed      	bne.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_ldivmod>:
 8000e64:	b97b      	cbnz	r3, 8000e86 <__aeabi_ldivmod+0x22>
 8000e66:	b972      	cbnz	r2, 8000e86 <__aeabi_ldivmod+0x22>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	bfbe      	ittt	lt
 8000e6c:	2000      	movlt	r0, #0
 8000e6e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000e72:	e006      	blt.n	8000e82 <__aeabi_ldivmod+0x1e>
 8000e74:	bf08      	it	eq
 8000e76:	2800      	cmpeq	r0, #0
 8000e78:	bf1c      	itt	ne
 8000e7a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000e7e:	f04f 30ff 	movne.w	r0, #4294967295
 8000e82:	f000 b9f3 	b.w	800126c <__aeabi_idiv0>
 8000e86:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e8a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e8e:	2900      	cmp	r1, #0
 8000e90:	db09      	blt.n	8000ea6 <__aeabi_ldivmod+0x42>
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	db1a      	blt.n	8000ecc <__aeabi_ldivmod+0x68>
 8000e96:	f000 f883 	bl	8000fa0 <__udivmoddi4>
 8000e9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ea2:	b004      	add	sp, #16
 8000ea4:	4770      	bx	lr
 8000ea6:	4240      	negs	r0, r0
 8000ea8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	db1b      	blt.n	8000ee8 <__aeabi_ldivmod+0x84>
 8000eb0:	f000 f876 	bl	8000fa0 <__udivmoddi4>
 8000eb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ebc:	b004      	add	sp, #16
 8000ebe:	4240      	negs	r0, r0
 8000ec0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ec4:	4252      	negs	r2, r2
 8000ec6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eca:	4770      	bx	lr
 8000ecc:	4252      	negs	r2, r2
 8000ece:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ed2:	f000 f865 	bl	8000fa0 <__udivmoddi4>
 8000ed6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ede:	b004      	add	sp, #16
 8000ee0:	4240      	negs	r0, r0
 8000ee2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ee6:	4770      	bx	lr
 8000ee8:	4252      	negs	r2, r2
 8000eea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eee:	f000 f857 	bl	8000fa0 <__udivmoddi4>
 8000ef2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000efa:	b004      	add	sp, #16
 8000efc:	4252      	negs	r2, r2
 8000efe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_uldivmod>:
 8000f04:	b953      	cbnz	r3, 8000f1c <__aeabi_uldivmod+0x18>
 8000f06:	b94a      	cbnz	r2, 8000f1c <__aeabi_uldivmod+0x18>
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	bf08      	it	eq
 8000f0c:	2800      	cmpeq	r0, #0
 8000f0e:	bf1c      	itt	ne
 8000f10:	f04f 31ff 	movne.w	r1, #4294967295
 8000f14:	f04f 30ff 	movne.w	r0, #4294967295
 8000f18:	f000 b9a8 	b.w	800126c <__aeabi_idiv0>
 8000f1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f24:	f000 f83c 	bl	8000fa0 <__udivmoddi4>
 8000f28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f30:	b004      	add	sp, #16
 8000f32:	4770      	bx	lr

08000f34 <__aeabi_f2lz>:
 8000f34:	ee07 0a90 	vmov	s15, r0
 8000f38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f40:	d401      	bmi.n	8000f46 <__aeabi_f2lz+0x12>
 8000f42:	f000 b809 	b.w	8000f58 <__aeabi_f2ulz>
 8000f46:	b508      	push	{r3, lr}
 8000f48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000f4c:	f000 f804 	bl	8000f58 <__aeabi_f2ulz>
 8000f50:	4240      	negs	r0, r0
 8000f52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f56:	bd08      	pop	{r3, pc}

08000f58 <__aeabi_f2ulz>:
 8000f58:	b5d0      	push	{r4, r6, r7, lr}
 8000f5a:	f7ff faf5 	bl	8000548 <__aeabi_f2d>
 8000f5e:	2200      	movs	r2, #0
 8000f60:	4b0d      	ldr	r3, [pc, #52]	; (8000f98 <__aeabi_f2ulz+0x40>)
 8000f62:	4606      	mov	r6, r0
 8000f64:	460f      	mov	r7, r1
 8000f66:	f7ff fb47 	bl	80005f8 <__aeabi_dmul>
 8000f6a:	f000 f981 	bl	8001270 <__aeabi_d2uiz>
 8000f6e:	4604      	mov	r4, r0
 8000f70:	f7ff fac8 	bl	8000504 <__aeabi_ui2d>
 8000f74:	2200      	movs	r2, #0
 8000f76:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <__aeabi_f2ulz+0x44>)
 8000f78:	f7ff fb3e 	bl	80005f8 <__aeabi_dmul>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4630      	mov	r0, r6
 8000f82:	4639      	mov	r1, r7
 8000f84:	f7ff f980 	bl	8000288 <__aeabi_dsub>
 8000f88:	f000 f972 	bl	8001270 <__aeabi_d2uiz>
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	4623      	mov	r3, r4
 8000f90:	4310      	orrs	r0, r2
 8000f92:	4619      	mov	r1, r3
 8000f94:	bdd0      	pop	{r4, r6, r7, pc}
 8000f96:	bf00      	nop
 8000f98:	3df00000 	.word	0x3df00000
 8000f9c:	41f00000 	.word	0x41f00000

08000fa0 <__udivmoddi4>:
 8000fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fa4:	9e08      	ldr	r6, [sp, #32]
 8000fa6:	4604      	mov	r4, r0
 8000fa8:	4688      	mov	r8, r1
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d14b      	bne.n	8001046 <__udivmoddi4+0xa6>
 8000fae:	428a      	cmp	r2, r1
 8000fb0:	4615      	mov	r5, r2
 8000fb2:	d967      	bls.n	8001084 <__udivmoddi4+0xe4>
 8000fb4:	fab2 f282 	clz	r2, r2
 8000fb8:	b14a      	cbz	r2, 8000fce <__udivmoddi4+0x2e>
 8000fba:	f1c2 0720 	rsb	r7, r2, #32
 8000fbe:	fa01 f302 	lsl.w	r3, r1, r2
 8000fc2:	fa20 f707 	lsr.w	r7, r0, r7
 8000fc6:	4095      	lsls	r5, r2
 8000fc8:	ea47 0803 	orr.w	r8, r7, r3
 8000fcc:	4094      	lsls	r4, r2
 8000fce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fd2:	0c23      	lsrs	r3, r4, #16
 8000fd4:	fbb8 f7fe 	udiv	r7, r8, lr
 8000fd8:	fa1f fc85 	uxth.w	ip, r5
 8000fdc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000fe0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fe4:	fb07 f10c 	mul.w	r1, r7, ip
 8000fe8:	4299      	cmp	r1, r3
 8000fea:	d909      	bls.n	8001000 <__udivmoddi4+0x60>
 8000fec:	18eb      	adds	r3, r5, r3
 8000fee:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ff2:	f080 811b 	bcs.w	800122c <__udivmoddi4+0x28c>
 8000ff6:	4299      	cmp	r1, r3
 8000ff8:	f240 8118 	bls.w	800122c <__udivmoddi4+0x28c>
 8000ffc:	3f02      	subs	r7, #2
 8000ffe:	442b      	add	r3, r5
 8001000:	1a5b      	subs	r3, r3, r1
 8001002:	b2a4      	uxth	r4, r4
 8001004:	fbb3 f0fe 	udiv	r0, r3, lr
 8001008:	fb0e 3310 	mls	r3, lr, r0, r3
 800100c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001010:	fb00 fc0c 	mul.w	ip, r0, ip
 8001014:	45a4      	cmp	ip, r4
 8001016:	d909      	bls.n	800102c <__udivmoddi4+0x8c>
 8001018:	192c      	adds	r4, r5, r4
 800101a:	f100 33ff 	add.w	r3, r0, #4294967295
 800101e:	f080 8107 	bcs.w	8001230 <__udivmoddi4+0x290>
 8001022:	45a4      	cmp	ip, r4
 8001024:	f240 8104 	bls.w	8001230 <__udivmoddi4+0x290>
 8001028:	3802      	subs	r0, #2
 800102a:	442c      	add	r4, r5
 800102c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001030:	eba4 040c 	sub.w	r4, r4, ip
 8001034:	2700      	movs	r7, #0
 8001036:	b11e      	cbz	r6, 8001040 <__udivmoddi4+0xa0>
 8001038:	40d4      	lsrs	r4, r2
 800103a:	2300      	movs	r3, #0
 800103c:	e9c6 4300 	strd	r4, r3, [r6]
 8001040:	4639      	mov	r1, r7
 8001042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001046:	428b      	cmp	r3, r1
 8001048:	d909      	bls.n	800105e <__udivmoddi4+0xbe>
 800104a:	2e00      	cmp	r6, #0
 800104c:	f000 80eb 	beq.w	8001226 <__udivmoddi4+0x286>
 8001050:	2700      	movs	r7, #0
 8001052:	e9c6 0100 	strd	r0, r1, [r6]
 8001056:	4638      	mov	r0, r7
 8001058:	4639      	mov	r1, r7
 800105a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800105e:	fab3 f783 	clz	r7, r3
 8001062:	2f00      	cmp	r7, #0
 8001064:	d147      	bne.n	80010f6 <__udivmoddi4+0x156>
 8001066:	428b      	cmp	r3, r1
 8001068:	d302      	bcc.n	8001070 <__udivmoddi4+0xd0>
 800106a:	4282      	cmp	r2, r0
 800106c:	f200 80fa 	bhi.w	8001264 <__udivmoddi4+0x2c4>
 8001070:	1a84      	subs	r4, r0, r2
 8001072:	eb61 0303 	sbc.w	r3, r1, r3
 8001076:	2001      	movs	r0, #1
 8001078:	4698      	mov	r8, r3
 800107a:	2e00      	cmp	r6, #0
 800107c:	d0e0      	beq.n	8001040 <__udivmoddi4+0xa0>
 800107e:	e9c6 4800 	strd	r4, r8, [r6]
 8001082:	e7dd      	b.n	8001040 <__udivmoddi4+0xa0>
 8001084:	b902      	cbnz	r2, 8001088 <__udivmoddi4+0xe8>
 8001086:	deff      	udf	#255	; 0xff
 8001088:	fab2 f282 	clz	r2, r2
 800108c:	2a00      	cmp	r2, #0
 800108e:	f040 808f 	bne.w	80011b0 <__udivmoddi4+0x210>
 8001092:	1b49      	subs	r1, r1, r5
 8001094:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001098:	fa1f f885 	uxth.w	r8, r5
 800109c:	2701      	movs	r7, #1
 800109e:	fbb1 fcfe 	udiv	ip, r1, lr
 80010a2:	0c23      	lsrs	r3, r4, #16
 80010a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80010a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010ac:	fb08 f10c 	mul.w	r1, r8, ip
 80010b0:	4299      	cmp	r1, r3
 80010b2:	d907      	bls.n	80010c4 <__udivmoddi4+0x124>
 80010b4:	18eb      	adds	r3, r5, r3
 80010b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80010ba:	d202      	bcs.n	80010c2 <__udivmoddi4+0x122>
 80010bc:	4299      	cmp	r1, r3
 80010be:	f200 80cd 	bhi.w	800125c <__udivmoddi4+0x2bc>
 80010c2:	4684      	mov	ip, r0
 80010c4:	1a59      	subs	r1, r3, r1
 80010c6:	b2a3      	uxth	r3, r4
 80010c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80010cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80010d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80010d4:	fb08 f800 	mul.w	r8, r8, r0
 80010d8:	45a0      	cmp	r8, r4
 80010da:	d907      	bls.n	80010ec <__udivmoddi4+0x14c>
 80010dc:	192c      	adds	r4, r5, r4
 80010de:	f100 33ff 	add.w	r3, r0, #4294967295
 80010e2:	d202      	bcs.n	80010ea <__udivmoddi4+0x14a>
 80010e4:	45a0      	cmp	r8, r4
 80010e6:	f200 80b6 	bhi.w	8001256 <__udivmoddi4+0x2b6>
 80010ea:	4618      	mov	r0, r3
 80010ec:	eba4 0408 	sub.w	r4, r4, r8
 80010f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010f4:	e79f      	b.n	8001036 <__udivmoddi4+0x96>
 80010f6:	f1c7 0c20 	rsb	ip, r7, #32
 80010fa:	40bb      	lsls	r3, r7
 80010fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8001100:	ea4e 0e03 	orr.w	lr, lr, r3
 8001104:	fa01 f407 	lsl.w	r4, r1, r7
 8001108:	fa20 f50c 	lsr.w	r5, r0, ip
 800110c:	fa21 f30c 	lsr.w	r3, r1, ip
 8001110:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8001114:	4325      	orrs	r5, r4
 8001116:	fbb3 f9f8 	udiv	r9, r3, r8
 800111a:	0c2c      	lsrs	r4, r5, #16
 800111c:	fb08 3319 	mls	r3, r8, r9, r3
 8001120:	fa1f fa8e 	uxth.w	sl, lr
 8001124:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8001128:	fb09 f40a 	mul.w	r4, r9, sl
 800112c:	429c      	cmp	r4, r3
 800112e:	fa02 f207 	lsl.w	r2, r2, r7
 8001132:	fa00 f107 	lsl.w	r1, r0, r7
 8001136:	d90b      	bls.n	8001150 <__udivmoddi4+0x1b0>
 8001138:	eb1e 0303 	adds.w	r3, lr, r3
 800113c:	f109 30ff 	add.w	r0, r9, #4294967295
 8001140:	f080 8087 	bcs.w	8001252 <__udivmoddi4+0x2b2>
 8001144:	429c      	cmp	r4, r3
 8001146:	f240 8084 	bls.w	8001252 <__udivmoddi4+0x2b2>
 800114a:	f1a9 0902 	sub.w	r9, r9, #2
 800114e:	4473      	add	r3, lr
 8001150:	1b1b      	subs	r3, r3, r4
 8001152:	b2ad      	uxth	r5, r5
 8001154:	fbb3 f0f8 	udiv	r0, r3, r8
 8001158:	fb08 3310 	mls	r3, r8, r0, r3
 800115c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8001160:	fb00 fa0a 	mul.w	sl, r0, sl
 8001164:	45a2      	cmp	sl, r4
 8001166:	d908      	bls.n	800117a <__udivmoddi4+0x1da>
 8001168:	eb1e 0404 	adds.w	r4, lr, r4
 800116c:	f100 33ff 	add.w	r3, r0, #4294967295
 8001170:	d26b      	bcs.n	800124a <__udivmoddi4+0x2aa>
 8001172:	45a2      	cmp	sl, r4
 8001174:	d969      	bls.n	800124a <__udivmoddi4+0x2aa>
 8001176:	3802      	subs	r0, #2
 8001178:	4474      	add	r4, lr
 800117a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800117e:	fba0 8902 	umull	r8, r9, r0, r2
 8001182:	eba4 040a 	sub.w	r4, r4, sl
 8001186:	454c      	cmp	r4, r9
 8001188:	46c2      	mov	sl, r8
 800118a:	464b      	mov	r3, r9
 800118c:	d354      	bcc.n	8001238 <__udivmoddi4+0x298>
 800118e:	d051      	beq.n	8001234 <__udivmoddi4+0x294>
 8001190:	2e00      	cmp	r6, #0
 8001192:	d069      	beq.n	8001268 <__udivmoddi4+0x2c8>
 8001194:	ebb1 050a 	subs.w	r5, r1, sl
 8001198:	eb64 0403 	sbc.w	r4, r4, r3
 800119c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80011a0:	40fd      	lsrs	r5, r7
 80011a2:	40fc      	lsrs	r4, r7
 80011a4:	ea4c 0505 	orr.w	r5, ip, r5
 80011a8:	e9c6 5400 	strd	r5, r4, [r6]
 80011ac:	2700      	movs	r7, #0
 80011ae:	e747      	b.n	8001040 <__udivmoddi4+0xa0>
 80011b0:	f1c2 0320 	rsb	r3, r2, #32
 80011b4:	fa20 f703 	lsr.w	r7, r0, r3
 80011b8:	4095      	lsls	r5, r2
 80011ba:	fa01 f002 	lsl.w	r0, r1, r2
 80011be:	fa21 f303 	lsr.w	r3, r1, r3
 80011c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80011c6:	4338      	orrs	r0, r7
 80011c8:	0c01      	lsrs	r1, r0, #16
 80011ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80011ce:	fa1f f885 	uxth.w	r8, r5
 80011d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80011d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011da:	fb07 f308 	mul.w	r3, r7, r8
 80011de:	428b      	cmp	r3, r1
 80011e0:	fa04 f402 	lsl.w	r4, r4, r2
 80011e4:	d907      	bls.n	80011f6 <__udivmoddi4+0x256>
 80011e6:	1869      	adds	r1, r5, r1
 80011e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80011ec:	d22f      	bcs.n	800124e <__udivmoddi4+0x2ae>
 80011ee:	428b      	cmp	r3, r1
 80011f0:	d92d      	bls.n	800124e <__udivmoddi4+0x2ae>
 80011f2:	3f02      	subs	r7, #2
 80011f4:	4429      	add	r1, r5
 80011f6:	1acb      	subs	r3, r1, r3
 80011f8:	b281      	uxth	r1, r0
 80011fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80011fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8001202:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001206:	fb00 f308 	mul.w	r3, r0, r8
 800120a:	428b      	cmp	r3, r1
 800120c:	d907      	bls.n	800121e <__udivmoddi4+0x27e>
 800120e:	1869      	adds	r1, r5, r1
 8001210:	f100 3cff 	add.w	ip, r0, #4294967295
 8001214:	d217      	bcs.n	8001246 <__udivmoddi4+0x2a6>
 8001216:	428b      	cmp	r3, r1
 8001218:	d915      	bls.n	8001246 <__udivmoddi4+0x2a6>
 800121a:	3802      	subs	r0, #2
 800121c:	4429      	add	r1, r5
 800121e:	1ac9      	subs	r1, r1, r3
 8001220:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001224:	e73b      	b.n	800109e <__udivmoddi4+0xfe>
 8001226:	4637      	mov	r7, r6
 8001228:	4630      	mov	r0, r6
 800122a:	e709      	b.n	8001040 <__udivmoddi4+0xa0>
 800122c:	4607      	mov	r7, r0
 800122e:	e6e7      	b.n	8001000 <__udivmoddi4+0x60>
 8001230:	4618      	mov	r0, r3
 8001232:	e6fb      	b.n	800102c <__udivmoddi4+0x8c>
 8001234:	4541      	cmp	r1, r8
 8001236:	d2ab      	bcs.n	8001190 <__udivmoddi4+0x1f0>
 8001238:	ebb8 0a02 	subs.w	sl, r8, r2
 800123c:	eb69 020e 	sbc.w	r2, r9, lr
 8001240:	3801      	subs	r0, #1
 8001242:	4613      	mov	r3, r2
 8001244:	e7a4      	b.n	8001190 <__udivmoddi4+0x1f0>
 8001246:	4660      	mov	r0, ip
 8001248:	e7e9      	b.n	800121e <__udivmoddi4+0x27e>
 800124a:	4618      	mov	r0, r3
 800124c:	e795      	b.n	800117a <__udivmoddi4+0x1da>
 800124e:	4667      	mov	r7, ip
 8001250:	e7d1      	b.n	80011f6 <__udivmoddi4+0x256>
 8001252:	4681      	mov	r9, r0
 8001254:	e77c      	b.n	8001150 <__udivmoddi4+0x1b0>
 8001256:	3802      	subs	r0, #2
 8001258:	442c      	add	r4, r5
 800125a:	e747      	b.n	80010ec <__udivmoddi4+0x14c>
 800125c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001260:	442b      	add	r3, r5
 8001262:	e72f      	b.n	80010c4 <__udivmoddi4+0x124>
 8001264:	4638      	mov	r0, r7
 8001266:	e708      	b.n	800107a <__udivmoddi4+0xda>
 8001268:	4637      	mov	r7, r6
 800126a:	e6e9      	b.n	8001040 <__udivmoddi4+0xa0>

0800126c <__aeabi_idiv0>:
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop

08001270 <__aeabi_d2uiz>:
 8001270:	004a      	lsls	r2, r1, #1
 8001272:	d211      	bcs.n	8001298 <__aeabi_d2uiz+0x28>
 8001274:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8001278:	d211      	bcs.n	800129e <__aeabi_d2uiz+0x2e>
 800127a:	d50d      	bpl.n	8001298 <__aeabi_d2uiz+0x28>
 800127c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8001280:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001284:	d40e      	bmi.n	80012a4 <__aeabi_d2uiz+0x34>
 8001286:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800128a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800128e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8001292:	fa23 f002 	lsr.w	r0, r3, r2
 8001296:	4770      	bx	lr
 8001298:	f04f 0000 	mov.w	r0, #0
 800129c:	4770      	bx	lr
 800129e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80012a2:	d102      	bne.n	80012aa <__aeabi_d2uiz+0x3a>
 80012a4:	f04f 30ff 	mov.w	r0, #4294967295
 80012a8:	4770      	bx	lr
 80012aa:	f04f 0000 	mov.w	r0, #0
 80012ae:	4770      	bx	lr

080012b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <HAL_Init+0x40>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0d      	ldr	r2, [pc, #52]	; (80012f0 <HAL_Init+0x40>)
 80012ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <HAL_Init+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0a      	ldr	r2, [pc, #40]	; (80012f0 <HAL_Init+0x40>)
 80012c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012cc:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <HAL_Init+0x40>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a07      	ldr	r2, [pc, #28]	; (80012f0 <HAL_Init+0x40>)
 80012d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012d8:	2003      	movs	r0, #3
 80012da:	f000 fd41 	bl	8001d60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012de:	2000      	movs	r0, #0
 80012e0:	f000 f808 	bl	80012f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012e4:	f008 fc6c 	bl	8009bc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023c00 	.word	0x40023c00

080012f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012fc:	4b12      	ldr	r3, [pc, #72]	; (8001348 <HAL_InitTick+0x54>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_InitTick+0x58>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	4619      	mov	r1, r3
 8001306:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800130a:	fbb3 f3f1 	udiv	r3, r3, r1
 800130e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001312:	4618      	mov	r0, r3
 8001314:	f000 fd59 	bl	8001dca <HAL_SYSTICK_Config>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e00e      	b.n	8001340 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2b0f      	cmp	r3, #15
 8001326:	d80a      	bhi.n	800133e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001328:	2200      	movs	r2, #0
 800132a:	6879      	ldr	r1, [r7, #4]
 800132c:	f04f 30ff 	mov.w	r0, #4294967295
 8001330:	f000 fd21 	bl	8001d76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001334:	4a06      	ldr	r2, [pc, #24]	; (8001350 <HAL_InitTick+0x5c>)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800133a:	2300      	movs	r3, #0
 800133c:	e000      	b.n	8001340 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000008 	.word	0x20000008
 800134c:	20000004 	.word	0x20000004
 8001350:	20000000 	.word	0x20000000

08001354 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_IncTick+0x20>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	461a      	mov	r2, r3
 800135e:	4b06      	ldr	r3, [pc, #24]	; (8001378 <HAL_IncTick+0x24>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4413      	add	r3, r2
 8001364:	4a04      	ldr	r2, [pc, #16]	; (8001378 <HAL_IncTick+0x24>)
 8001366:	6013      	str	r3, [r2, #0]
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	20000004 	.word	0x20000004
 8001378:	20000270 	.word	0x20000270

0800137c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return uwTick;
 8001380:	4b03      	ldr	r3, [pc, #12]	; (8001390 <HAL_GetTick+0x14>)
 8001382:	681b      	ldr	r3, [r3, #0]
}
 8001384:	4618      	mov	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	20000270 	.word	0x20000270

08001394 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800139c:	f7ff ffee 	bl	800137c <HAL_GetTick>
 80013a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ac:	d005      	beq.n	80013ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <HAL_Delay+0x40>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	461a      	mov	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4413      	add	r3, r2
 80013b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013ba:	bf00      	nop
 80013bc:	f7ff ffde 	bl	800137c <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d8f7      	bhi.n	80013bc <HAL_Delay+0x28>
  {
  }
}
 80013cc:	bf00      	nop
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000004 	.word	0x20000004

080013d8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e033      	b.n	8001456 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d109      	bne.n	800140a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f008 fc0a 	bl	8009c10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	f003 0310 	and.w	r3, r3, #16
 8001412:	2b00      	cmp	r3, #0
 8001414:	d118      	bne.n	8001448 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800141e:	f023 0302 	bic.w	r3, r3, #2
 8001422:	f043 0202 	orr.w	r2, r3, #2
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 fa4a 	bl	80018c4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2200      	movs	r2, #0
 8001434:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143a:	f023 0303 	bic.w	r3, r3, #3
 800143e:	f043 0201 	orr.w	r2, r3, #1
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	641a      	str	r2, [r3, #64]	; 0x40
 8001446:	e001      	b.n	800144c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001454:	7bfb      	ldrb	r3, [r7, #15]
}
 8001456:	4618      	mov	r0, r3
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800146c:	2300      	movs	r3, #0
 800146e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001476:	2b01      	cmp	r3, #1
 8001478:	d101      	bne.n	800147e <HAL_ADC_Start_DMA+0x1e>
 800147a:	2302      	movs	r3, #2
 800147c:	e0cc      	b.n	8001618 <HAL_ADC_Start_DMA+0x1b8>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2201      	movs	r2, #1
 8001482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	2b01      	cmp	r3, #1
 8001492:	d018      	beq.n	80014c6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	689a      	ldr	r2, [r3, #8]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f042 0201 	orr.w	r2, r2, #1
 80014a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014a4:	4b5e      	ldr	r3, [pc, #376]	; (8001620 <HAL_ADC_Start_DMA+0x1c0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a5e      	ldr	r2, [pc, #376]	; (8001624 <HAL_ADC_Start_DMA+0x1c4>)
 80014aa:	fba2 2303 	umull	r2, r3, r2, r3
 80014ae:	0c9a      	lsrs	r2, r3, #18
 80014b0:	4613      	mov	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	4413      	add	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80014b8:	e002      	b.n	80014c0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	3b01      	subs	r3, #1
 80014be:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1f9      	bne.n	80014ba <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	f040 80a0 	bne.w	8001616 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80014de:	f023 0301 	bic.w	r3, r3, #1
 80014e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d007      	beq.n	8001508 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001500:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001514:	d106      	bne.n	8001524 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	f023 0206 	bic.w	r2, r3, #6
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	645a      	str	r2, [r3, #68]	; 0x44
 8001522:	e002      	b.n	800152a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2200      	movs	r2, #0
 8001528:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001532:	4b3d      	ldr	r3, [pc, #244]	; (8001628 <HAL_ADC_Start_DMA+0x1c8>)
 8001534:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800153a:	4a3c      	ldr	r2, [pc, #240]	; (800162c <HAL_ADC_Start_DMA+0x1cc>)
 800153c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001542:	4a3b      	ldr	r2, [pc, #236]	; (8001630 <HAL_ADC_Start_DMA+0x1d0>)
 8001544:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800154a:	4a3a      	ldr	r2, [pc, #232]	; (8001634 <HAL_ADC_Start_DMA+0x1d4>)
 800154c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001556:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001566:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	689a      	ldr	r2, [r3, #8]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001576:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	334c      	adds	r3, #76	; 0x4c
 8001582:	4619      	mov	r1, r3
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f000 fcda 	bl	8001f40 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f003 031f 	and.w	r3, r3, #31
 8001594:	2b00      	cmp	r3, #0
 8001596:	d12a      	bne.n	80015ee <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a26      	ldr	r2, [pc, #152]	; (8001638 <HAL_ADC_Start_DMA+0x1d8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d015      	beq.n	80015ce <HAL_ADC_Start_DMA+0x16e>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a25      	ldr	r2, [pc, #148]	; (800163c <HAL_ADC_Start_DMA+0x1dc>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d105      	bne.n	80015b8 <HAL_ADC_Start_DMA+0x158>
 80015ac:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <HAL_ADC_Start_DMA+0x1c8>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 031f 	and.w	r3, r3, #31
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d00a      	beq.n	80015ce <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a20      	ldr	r2, [pc, #128]	; (8001640 <HAL_ADC_Start_DMA+0x1e0>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d129      	bne.n	8001616 <HAL_ADC_Start_DMA+0x1b6>
 80015c2:	4b19      	ldr	r3, [pc, #100]	; (8001628 <HAL_ADC_Start_DMA+0x1c8>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f003 031f 	and.w	r3, r3, #31
 80015ca:	2b0f      	cmp	r3, #15
 80015cc:	d823      	bhi.n	8001616 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d11c      	bne.n	8001616 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	689a      	ldr	r2, [r3, #8]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	e013      	b.n	8001616 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a11      	ldr	r2, [pc, #68]	; (8001638 <HAL_ADC_Start_DMA+0x1d8>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d10e      	bne.n	8001616 <HAL_ADC_Start_DMA+0x1b6>
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d107      	bne.n	8001616 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001614:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000008 	.word	0x20000008
 8001624:	431bde83 	.word	0x431bde83
 8001628:	40012300 	.word	0x40012300
 800162c:	08001abd 	.word	0x08001abd
 8001630:	08001b77 	.word	0x08001b77
 8001634:	08001b93 	.word	0x08001b93
 8001638:	40012000 	.word	0x40012000
 800163c:	40012100 	.word	0x40012100
 8001640:	40012200 	.word	0x40012200

08001644 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001674:	bf00      	nop
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001694:	2b01      	cmp	r3, #1
 8001696:	d101      	bne.n	800169c <HAL_ADC_ConfigChannel+0x1c>
 8001698:	2302      	movs	r3, #2
 800169a:	e105      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x228>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b09      	cmp	r3, #9
 80016aa:	d925      	bls.n	80016f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	68d9      	ldr	r1, [r3, #12]
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	461a      	mov	r2, r3
 80016ba:	4613      	mov	r3, r2
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4413      	add	r3, r2
 80016c0:	3b1e      	subs	r3, #30
 80016c2:	2207      	movs	r2, #7
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	43da      	mvns	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	400a      	ands	r2, r1
 80016d0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	68d9      	ldr	r1, [r3, #12]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	4603      	mov	r3, r0
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	4403      	add	r3, r0
 80016ea:	3b1e      	subs	r3, #30
 80016ec:	409a      	lsls	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	430a      	orrs	r2, r1
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	e022      	b.n	800173e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	6919      	ldr	r1, [r3, #16]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	b29b      	uxth	r3, r3
 8001704:	461a      	mov	r2, r3
 8001706:	4613      	mov	r3, r2
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	2207      	movs	r2, #7
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	43da      	mvns	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	400a      	ands	r2, r1
 800171a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	6919      	ldr	r1, [r3, #16]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	689a      	ldr	r2, [r3, #8]
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	b29b      	uxth	r3, r3
 800172c:	4618      	mov	r0, r3
 800172e:	4603      	mov	r3, r0
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	4403      	add	r3, r0
 8001734:	409a      	lsls	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	430a      	orrs	r2, r1
 800173c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b06      	cmp	r3, #6
 8001744:	d824      	bhi.n	8001790 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	3b05      	subs	r3, #5
 8001758:	221f      	movs	r2, #31
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43da      	mvns	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	400a      	ands	r2, r1
 8001766:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	b29b      	uxth	r3, r3
 8001774:	4618      	mov	r0, r3
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	4613      	mov	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4413      	add	r3, r2
 8001780:	3b05      	subs	r3, #5
 8001782:	fa00 f203 	lsl.w	r2, r0, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	635a      	str	r2, [r3, #52]	; 0x34
 800178e:	e04c      	b.n	800182a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	2b0c      	cmp	r3, #12
 8001796:	d824      	bhi.n	80017e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	3b23      	subs	r3, #35	; 0x23
 80017aa:	221f      	movs	r2, #31
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43da      	mvns	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	400a      	ands	r2, r1
 80017b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	4618      	mov	r0, r3
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	4613      	mov	r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	3b23      	subs	r3, #35	; 0x23
 80017d4:	fa00 f203 	lsl.w	r2, r0, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	631a      	str	r2, [r3, #48]	; 0x30
 80017e0:	e023      	b.n	800182a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	4613      	mov	r3, r2
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	4413      	add	r3, r2
 80017f2:	3b41      	subs	r3, #65	; 0x41
 80017f4:	221f      	movs	r2, #31
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	43da      	mvns	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	400a      	ands	r2, r1
 8001802:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	b29b      	uxth	r3, r3
 8001810:	4618      	mov	r0, r3
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	3b41      	subs	r3, #65	; 0x41
 800181e:	fa00 f203 	lsl.w	r2, r0, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	430a      	orrs	r2, r1
 8001828:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800182a:	4b22      	ldr	r3, [pc, #136]	; (80018b4 <HAL_ADC_ConfigChannel+0x234>)
 800182c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a21      	ldr	r2, [pc, #132]	; (80018b8 <HAL_ADC_ConfigChannel+0x238>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d109      	bne.n	800184c <HAL_ADC_ConfigChannel+0x1cc>
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b12      	cmp	r3, #18
 800183e:	d105      	bne.n	800184c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a19      	ldr	r2, [pc, #100]	; (80018b8 <HAL_ADC_ConfigChannel+0x238>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d123      	bne.n	800189e <HAL_ADC_ConfigChannel+0x21e>
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b10      	cmp	r3, #16
 800185c:	d003      	beq.n	8001866 <HAL_ADC_ConfigChannel+0x1e6>
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b11      	cmp	r3, #17
 8001864:	d11b      	bne.n	800189e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b10      	cmp	r3, #16
 8001878:	d111      	bne.n	800189e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800187a:	4b10      	ldr	r3, [pc, #64]	; (80018bc <HAL_ADC_ConfigChannel+0x23c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a10      	ldr	r2, [pc, #64]	; (80018c0 <HAL_ADC_ConfigChannel+0x240>)
 8001880:	fba2 2303 	umull	r2, r3, r2, r3
 8001884:	0c9a      	lsrs	r2, r3, #18
 8001886:	4613      	mov	r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4413      	add	r3, r2
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001890:	e002      	b.n	8001898 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	3b01      	subs	r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f9      	bne.n	8001892 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	40012300 	.word	0x40012300
 80018b8:	40012000 	.word	0x40012000
 80018bc:	20000008 	.word	0x20000008
 80018c0:	431bde83 	.word	0x431bde83

080018c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018cc:	4b79      	ldr	r3, [pc, #484]	; (8001ab4 <ADC_Init+0x1f0>)
 80018ce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	431a      	orrs	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	6859      	ldr	r1, [r3, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	021a      	lsls	r2, r3, #8
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	430a      	orrs	r2, r1
 800190c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800191c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	6859      	ldr	r1, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689a      	ldr	r2, [r3, #8]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	430a      	orrs	r2, r1
 800192e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800193e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	6899      	ldr	r1, [r3, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	430a      	orrs	r2, r1
 8001950:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001956:	4a58      	ldr	r2, [pc, #352]	; (8001ab8 <ADC_Init+0x1f4>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d022      	beq.n	80019a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689a      	ldr	r2, [r3, #8]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800196a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6899      	ldr	r1, [r3, #8]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	430a      	orrs	r2, r1
 800197c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800198c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	6899      	ldr	r1, [r3, #8]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	e00f      	b.n	80019c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80019b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 0202 	bic.w	r2, r2, #2
 80019d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	6899      	ldr	r1, [r3, #8]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7e1b      	ldrb	r3, [r3, #24]
 80019dc:	005a      	lsls	r2, r3, #1
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	430a      	orrs	r2, r1
 80019e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d01b      	beq.n	8001a28 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001a0e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6859      	ldr	r1, [r3, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	035a      	lsls	r2, r3, #13
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	e007      	b.n	8001a38 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685a      	ldr	r2, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a36:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001a46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	051a      	lsls	r2, r3, #20
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	689a      	ldr	r2, [r3, #8]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	6899      	ldr	r1, [r3, #8]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001a7a:	025a      	lsls	r2, r3, #9
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	430a      	orrs	r2, r1
 8001a82:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689a      	ldr	r2, [r3, #8]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6899      	ldr	r1, [r3, #8]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	029a      	lsls	r2, r3, #10
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	609a      	str	r2, [r3, #8]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	40012300 	.word	0x40012300
 8001ab8:	0f000001 	.word	0x0f000001

08001abc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d13c      	bne.n	8001b50 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d12b      	bne.n	8001b48 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d127      	bne.n	8001b48 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d006      	beq.n	8001b14 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d119      	bne.n	8001b48 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0220 	bic.w	r2, r2, #32
 8001b22:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d105      	bne.n	8001b48 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	f043 0201 	orr.w	r2, r3, #1
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f7ff fd7b 	bl	8001644 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001b4e:	e00e      	b.n	8001b6e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b54:	f003 0310 	and.w	r3, r3, #16
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001b5c:	68f8      	ldr	r0, [r7, #12]
 8001b5e:	f7ff fd85 	bl	800166c <HAL_ADC_ErrorCallback>
}
 8001b62:	e004      	b.n	8001b6e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	4798      	blx	r3
}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b084      	sub	sp, #16
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b82:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b84:	68f8      	ldr	r0, [r7, #12]
 8001b86:	f7ff fd67 	bl	8001658 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b8a:	bf00      	nop
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b9e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2240      	movs	r2, #64	; 0x40
 8001ba4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	f043 0204 	orr.w	r2, r3, #4
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f7ff fd5a 	bl	800166c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	; (8001c04 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bd6:	68ba      	ldr	r2, [r7, #8]
 8001bd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001be8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bf2:	4a04      	ldr	r2, [pc, #16]	; (8001c04 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	60d3      	str	r3, [r2, #12]
}
 8001bf8:	bf00      	nop
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c0c:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <__NVIC_GetPriorityGrouping+0x18>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	0a1b      	lsrs	r3, r3, #8
 8001c12:	f003 0307 	and.w	r3, r3, #7
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	e000ed00 	.word	0xe000ed00

08001c24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	db0b      	blt.n	8001c4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	f003 021f 	and.w	r2, r3, #31
 8001c3c:	4907      	ldr	r1, [pc, #28]	; (8001c5c <__NVIC_EnableIRQ+0x38>)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	095b      	lsrs	r3, r3, #5
 8001c44:	2001      	movs	r0, #1
 8001c46:	fa00 f202 	lsl.w	r2, r0, r2
 8001c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	e000e100 	.word	0xe000e100

08001c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	6039      	str	r1, [r7, #0]
 8001c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	db0a      	blt.n	8001c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	490c      	ldr	r1, [pc, #48]	; (8001cac <__NVIC_SetPriority+0x4c>)
 8001c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7e:	0112      	lsls	r2, r2, #4
 8001c80:	b2d2      	uxtb	r2, r2
 8001c82:	440b      	add	r3, r1
 8001c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c88:	e00a      	b.n	8001ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4908      	ldr	r1, [pc, #32]	; (8001cb0 <__NVIC_SetPriority+0x50>)
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	3b04      	subs	r3, #4
 8001c98:	0112      	lsls	r2, r2, #4
 8001c9a:	b2d2      	uxtb	r2, r2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	761a      	strb	r2, [r3, #24]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	e000e100 	.word	0xe000e100
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b089      	sub	sp, #36	; 0x24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f1c3 0307 	rsb	r3, r3, #7
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	bf28      	it	cs
 8001cd2:	2304      	movcs	r3, #4
 8001cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	3304      	adds	r3, #4
 8001cda:	2b06      	cmp	r3, #6
 8001cdc:	d902      	bls.n	8001ce4 <NVIC_EncodePriority+0x30>
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3b03      	subs	r3, #3
 8001ce2:	e000      	b.n	8001ce6 <NVIC_EncodePriority+0x32>
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43da      	mvns	r2, r3
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	fa01 f303 	lsl.w	r3, r1, r3
 8001d06:	43d9      	mvns	r1, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	4313      	orrs	r3, r2
         );
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3724      	adds	r7, #36	; 0x24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
	...

08001d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d2c:	d301      	bcc.n	8001d32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e00f      	b.n	8001d52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d32:	4a0a      	ldr	r2, [pc, #40]	; (8001d5c <SysTick_Config+0x40>)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3b01      	subs	r3, #1
 8001d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d3a:	210f      	movs	r1, #15
 8001d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d40:	f7ff ff8e 	bl	8001c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d44:	4b05      	ldr	r3, [pc, #20]	; (8001d5c <SysTick_Config+0x40>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d4a:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <SysTick_Config+0x40>)
 8001d4c:	2207      	movs	r2, #7
 8001d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	e000e010 	.word	0xe000e010

08001d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f7ff ff29 	bl	8001bc0 <__NVIC_SetPriorityGrouping>
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b086      	sub	sp, #24
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	60b9      	str	r1, [r7, #8]
 8001d80:	607a      	str	r2, [r7, #4]
 8001d82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d88:	f7ff ff3e 	bl	8001c08 <__NVIC_GetPriorityGrouping>
 8001d8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	6978      	ldr	r0, [r7, #20]
 8001d94:	f7ff ff8e 	bl	8001cb4 <NVIC_EncodePriority>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d9e:	4611      	mov	r1, r2
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ff5d 	bl	8001c60 <__NVIC_SetPriority>
}
 8001da6:	bf00      	nop
 8001da8:	3718      	adds	r7, #24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	4603      	mov	r3, r0
 8001db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff31 	bl	8001c24 <__NVIC_EnableIRQ>
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7ff ffa2 	bl	8001d1c <SysTick_Config>
 8001dd8:	4603      	mov	r3, r0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001df0:	f7ff fac4 	bl	800137c <HAL_GetTick>
 8001df4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d101      	bne.n	8001e00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e099      	b.n	8001f34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 0201 	bic.w	r2, r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e20:	e00f      	b.n	8001e42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e22:	f7ff faab 	bl	800137c <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b05      	cmp	r3, #5
 8001e2e:	d908      	bls.n	8001e42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2220      	movs	r2, #32
 8001e34:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2203      	movs	r2, #3
 8001e3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e078      	b.n	8001f34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1e8      	bne.n	8001e22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	4b38      	ldr	r3, [pc, #224]	; (8001f3c <HAL_DMA_Init+0x158>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	d107      	bne.n	8001eac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	697a      	ldr	r2, [r7, #20]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	f023 0307 	bic.w	r3, r3, #7
 8001ec2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	697a      	ldr	r2, [r7, #20]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d117      	bne.n	8001f06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00e      	beq.n	8001f06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 fa77 	bl	80023dc <DMA_CheckFifoParam>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d008      	beq.n	8001f06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2240      	movs	r2, #64	; 0x40
 8001ef8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2201      	movs	r2, #1
 8001efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f02:	2301      	movs	r3, #1
 8001f04:	e016      	b.n	8001f34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	697a      	ldr	r2, [r7, #20]
 8001f0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 fa2e 	bl	8002370 <DMA_CalcBaseAndBitshift>
 8001f14:	4603      	mov	r3, r0
 8001f16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f1c:	223f      	movs	r2, #63	; 0x3f
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	f010803f 	.word	0xf010803f

08001f40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
 8001f4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d101      	bne.n	8001f66 <HAL_DMA_Start_IT+0x26>
 8001f62:	2302      	movs	r3, #2
 8001f64:	e048      	b.n	8001ff8 <HAL_DMA_Start_IT+0xb8>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d137      	bne.n	8001fea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2202      	movs	r2, #2
 8001f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2200      	movs	r2, #0
 8001f86:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	68b9      	ldr	r1, [r7, #8]
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f000 f9c0 	bl	8002314 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f98:	223f      	movs	r2, #63	; 0x3f
 8001f9a:	409a      	lsls	r2, r3
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f042 0216 	orr.w	r2, r2, #22
 8001fae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	695a      	ldr	r2, [r3, #20]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fbe:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d007      	beq.n	8001fd8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0208 	orr.w	r2, r2, #8
 8001fd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	e005      	b.n	8001ff6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800200c:	4b92      	ldr	r3, [pc, #584]	; (8002258 <HAL_DMA_IRQHandler+0x258>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a92      	ldr	r2, [pc, #584]	; (800225c <HAL_DMA_IRQHandler+0x25c>)
 8002012:	fba2 2303 	umull	r2, r3, r2, r3
 8002016:	0a9b      	lsrs	r3, r3, #10
 8002018:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800202a:	2208      	movs	r2, #8
 800202c:	409a      	lsls	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	4013      	ands	r3, r2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d01a      	beq.n	800206c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d013      	beq.n	800206c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 0204 	bic.w	r2, r2, #4
 8002052:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002058:	2208      	movs	r2, #8
 800205a:	409a      	lsls	r2, r3
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002064:	f043 0201 	orr.w	r2, r3, #1
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002070:	2201      	movs	r2, #1
 8002072:	409a      	lsls	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4013      	ands	r3, r2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d012      	beq.n	80020a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002086:	2b00      	cmp	r3, #0
 8002088:	d00b      	beq.n	80020a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800208e:	2201      	movs	r2, #1
 8002090:	409a      	lsls	r2, r3
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800209a:	f043 0202 	orr.w	r2, r3, #2
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a6:	2204      	movs	r2, #4
 80020a8:	409a      	lsls	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d012      	beq.n	80020d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00b      	beq.n	80020d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c4:	2204      	movs	r2, #4
 80020c6:	409a      	lsls	r2, r3
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d0:	f043 0204 	orr.w	r2, r3, #4
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020dc:	2210      	movs	r2, #16
 80020de:	409a      	lsls	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d043      	beq.n	8002170 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d03c      	beq.n	8002170 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020fa:	2210      	movs	r2, #16
 80020fc:	409a      	lsls	r2, r3
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d018      	beq.n	8002142 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d108      	bne.n	8002130 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	2b00      	cmp	r3, #0
 8002124:	d024      	beq.n	8002170 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	4798      	blx	r3
 800212e:	e01f      	b.n	8002170 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002134:	2b00      	cmp	r3, #0
 8002136:	d01b      	beq.n	8002170 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	4798      	blx	r3
 8002140:	e016      	b.n	8002170 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214c:	2b00      	cmp	r3, #0
 800214e:	d107      	bne.n	8002160 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0208 	bic.w	r2, r2, #8
 800215e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002164:	2b00      	cmp	r3, #0
 8002166:	d003      	beq.n	8002170 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002174:	2220      	movs	r2, #32
 8002176:	409a      	lsls	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	4013      	ands	r3, r2
 800217c:	2b00      	cmp	r3, #0
 800217e:	f000 808e 	beq.w	800229e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0310 	and.w	r3, r3, #16
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 8086 	beq.w	800229e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002196:	2220      	movs	r2, #32
 8002198:	409a      	lsls	r2, r3
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b05      	cmp	r3, #5
 80021a8:	d136      	bne.n	8002218 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0216 	bic.w	r2, r2, #22
 80021b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	695a      	ldr	r2, [r3, #20]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d103      	bne.n	80021da <HAL_DMA_IRQHandler+0x1da>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d007      	beq.n	80021ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 0208 	bic.w	r2, r2, #8
 80021e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ee:	223f      	movs	r2, #63	; 0x3f
 80021f0:	409a      	lsls	r2, r3
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2201      	movs	r2, #1
 8002202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800220a:	2b00      	cmp	r3, #0
 800220c:	d07d      	beq.n	800230a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	4798      	blx	r3
        }
        return;
 8002216:	e078      	b.n	800230a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d01c      	beq.n	8002260 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d108      	bne.n	8002246 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002238:	2b00      	cmp	r3, #0
 800223a:	d030      	beq.n	800229e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	4798      	blx	r3
 8002244:	e02b      	b.n	800229e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800224a:	2b00      	cmp	r3, #0
 800224c:	d027      	beq.n	800229e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	4798      	blx	r3
 8002256:	e022      	b.n	800229e <HAL_DMA_IRQHandler+0x29e>
 8002258:	20000008 	.word	0x20000008
 800225c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10f      	bne.n	800228e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f022 0210 	bic.w	r2, r2, #16
 800227c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d032      	beq.n	800230c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d022      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2205      	movs	r2, #5
 80022b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 0201 	bic.w	r2, r2, #1
 80022c8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	3301      	adds	r3, #1
 80022ce:	60bb      	str	r3, [r7, #8]
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d307      	bcc.n	80022e6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d1f2      	bne.n	80022ca <HAL_DMA_IRQHandler+0x2ca>
 80022e4:	e000      	b.n	80022e8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80022e6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	4798      	blx	r3
 8002308:	e000      	b.n	800230c <HAL_DMA_IRQHandler+0x30c>
        return;
 800230a:	bf00      	nop
    }
  }
}
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop

08002314 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
 8002320:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002330:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b40      	cmp	r3, #64	; 0x40
 8002340:	d108      	bne.n	8002354 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002352:	e007      	b.n	8002364 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	60da      	str	r2, [r3, #12]
}
 8002364:	bf00      	nop
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	b2db      	uxtb	r3, r3
 800237e:	3b10      	subs	r3, #16
 8002380:	4a14      	ldr	r2, [pc, #80]	; (80023d4 <DMA_CalcBaseAndBitshift+0x64>)
 8002382:	fba2 2303 	umull	r2, r3, r2, r3
 8002386:	091b      	lsrs	r3, r3, #4
 8002388:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800238a:	4a13      	ldr	r2, [pc, #76]	; (80023d8 <DMA_CalcBaseAndBitshift+0x68>)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4413      	add	r3, r2
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	461a      	mov	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2b03      	cmp	r3, #3
 800239c:	d909      	bls.n	80023b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023a6:	f023 0303 	bic.w	r3, r3, #3
 80023aa:	1d1a      	adds	r2, r3, #4
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	659a      	str	r2, [r3, #88]	; 0x58
 80023b0:	e007      	b.n	80023c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023ba:	f023 0303 	bic.w	r3, r3, #3
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	aaaaaaab 	.word	0xaaaaaaab
 80023d8:	0800db48 	.word	0x0800db48

080023dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d11f      	bne.n	8002436 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	d855      	bhi.n	80024a8 <DMA_CheckFifoParam+0xcc>
 80023fc:	a201      	add	r2, pc, #4	; (adr r2, 8002404 <DMA_CheckFifoParam+0x28>)
 80023fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002402:	bf00      	nop
 8002404:	08002415 	.word	0x08002415
 8002408:	08002427 	.word	0x08002427
 800240c:	08002415 	.word	0x08002415
 8002410:	080024a9 	.word	0x080024a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002418:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d045      	beq.n	80024ac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002424:	e042      	b.n	80024ac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800242e:	d13f      	bne.n	80024b0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002434:	e03c      	b.n	80024b0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800243e:	d121      	bne.n	8002484 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	2b03      	cmp	r3, #3
 8002444:	d836      	bhi.n	80024b4 <DMA_CheckFifoParam+0xd8>
 8002446:	a201      	add	r2, pc, #4	; (adr r2, 800244c <DMA_CheckFifoParam+0x70>)
 8002448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800244c:	0800245d 	.word	0x0800245d
 8002450:	08002463 	.word	0x08002463
 8002454:	0800245d 	.word	0x0800245d
 8002458:	08002475 	.word	0x08002475
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	73fb      	strb	r3, [r7, #15]
      break;
 8002460:	e02f      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002466:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d024      	beq.n	80024b8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002472:	e021      	b.n	80024b8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002478:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800247c:	d11e      	bne.n	80024bc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002482:	e01b      	b.n	80024bc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	2b02      	cmp	r3, #2
 8002488:	d902      	bls.n	8002490 <DMA_CheckFifoParam+0xb4>
 800248a:	2b03      	cmp	r3, #3
 800248c:	d003      	beq.n	8002496 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800248e:	e018      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	73fb      	strb	r3, [r7, #15]
      break;
 8002494:	e015      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00e      	beq.n	80024c0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	73fb      	strb	r3, [r7, #15]
      break;
 80024a6:	e00b      	b.n	80024c0 <DMA_CheckFifoParam+0xe4>
      break;
 80024a8:	bf00      	nop
 80024aa:	e00a      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      break;
 80024ac:	bf00      	nop
 80024ae:	e008      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      break;
 80024b0:	bf00      	nop
 80024b2:	e006      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      break;
 80024b4:	bf00      	nop
 80024b6:	e004      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      break;
 80024b8:	bf00      	nop
 80024ba:	e002      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      break;   
 80024bc:	bf00      	nop
 80024be:	e000      	b.n	80024c2 <DMA_CheckFifoParam+0xe6>
      break;
 80024c0:	bf00      	nop
    }
  } 
  
  return status; 
 80024c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80024d6:	2300      	movs	r3, #0
 80024d8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80024da:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <HAL_FLASH_Unlock+0x38>)
 80024dc:	691b      	ldr	r3, [r3, #16]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	da0b      	bge.n	80024fa <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <HAL_FLASH_Unlock+0x38>)
 80024e4:	4a09      	ldr	r2, [pc, #36]	; (800250c <HAL_FLASH_Unlock+0x3c>)
 80024e6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80024e8:	4b07      	ldr	r3, [pc, #28]	; (8002508 <HAL_FLASH_Unlock+0x38>)
 80024ea:	4a09      	ldr	r2, [pc, #36]	; (8002510 <HAL_FLASH_Unlock+0x40>)
 80024ec:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <HAL_FLASH_Unlock+0x38>)
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	da01      	bge.n	80024fa <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80024fa:	79fb      	ldrb	r3, [r7, #7]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	40023c00 	.word	0x40023c00
 800250c:	45670123 	.word	0x45670123
 8002510:	cdef89ab 	.word	0xcdef89ab

08002514 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002518:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_FLASH_Lock+0x1c>)
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	4a04      	ldr	r2, [pc, #16]	; (8002530 <HAL_FLASH_Lock+0x1c>)
 800251e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002522:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40023c00 	.word	0x40023c00

08002534 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002540:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <FLASH_WaitForLastOperation+0x78>)
 8002542:	2200      	movs	r2, #0
 8002544:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002546:	f7fe ff19 	bl	800137c <HAL_GetTick>
 800254a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800254c:	e010      	b.n	8002570 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002554:	d00c      	beq.n	8002570 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d007      	beq.n	800256c <FLASH_WaitForLastOperation+0x38>
 800255c:	f7fe ff0e 	bl	800137c <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	429a      	cmp	r2, r3
 800256a:	d201      	bcs.n	8002570 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e019      	b.n	80025a4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002570:	4b0f      	ldr	r3, [pc, #60]	; (80025b0 <FLASH_WaitForLastOperation+0x7c>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1e8      	bne.n	800254e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800257c:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <FLASH_WaitForLastOperation+0x7c>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b00      	cmp	r3, #0
 8002586:	d002      	beq.n	800258e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002588:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <FLASH_WaitForLastOperation+0x7c>)
 800258a:	2201      	movs	r2, #1
 800258c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800258e:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <FLASH_WaitForLastOperation+0x7c>)
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800259a:	f000 f80b 	bl	80025b4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e000      	b.n	80025a4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
  
}  
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	20000274 	.word	0x20000274
 80025b0:	40023c00 	.word	0x40023c00

080025b4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80025b8:	4b27      	ldr	r3, [pc, #156]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f003 0310 	and.w	r3, r3, #16
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80025c4:	4b25      	ldr	r3, [pc, #148]	; (800265c <FLASH_SetErrorCode+0xa8>)
 80025c6:	69db      	ldr	r3, [r3, #28]
 80025c8:	f043 0310 	orr.w	r3, r3, #16
 80025cc:	4a23      	ldr	r2, [pc, #140]	; (800265c <FLASH_SetErrorCode+0xa8>)
 80025ce:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 80025d2:	2210      	movs	r2, #16
 80025d4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80025d6:	4b20      	ldr	r3, [pc, #128]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f003 0320 	and.w	r3, r3, #32
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d008      	beq.n	80025f4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80025e2:	4b1e      	ldr	r3, [pc, #120]	; (800265c <FLASH_SetErrorCode+0xa8>)
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	f043 0308 	orr.w	r3, r3, #8
 80025ea:	4a1c      	ldr	r2, [pc, #112]	; (800265c <FLASH_SetErrorCode+0xa8>)
 80025ec:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80025ee:	4b1a      	ldr	r3, [pc, #104]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 80025f0:	2220      	movs	r2, #32
 80025f2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80025f4:	4b18      	ldr	r3, [pc, #96]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d008      	beq.n	8002612 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002600:	4b16      	ldr	r3, [pc, #88]	; (800265c <FLASH_SetErrorCode+0xa8>)
 8002602:	69db      	ldr	r3, [r3, #28]
 8002604:	f043 0304 	orr.w	r3, r3, #4
 8002608:	4a14      	ldr	r2, [pc, #80]	; (800265c <FLASH_SetErrorCode+0xa8>)
 800260a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800260c:	4b12      	ldr	r3, [pc, #72]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 800260e:	2240      	movs	r2, #64	; 0x40
 8002610:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002612:	4b11      	ldr	r3, [pc, #68]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800261a:	2b00      	cmp	r3, #0
 800261c:	d008      	beq.n	8002630 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800261e:	4b0f      	ldr	r3, [pc, #60]	; (800265c <FLASH_SetErrorCode+0xa8>)
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	f043 0302 	orr.w	r3, r3, #2
 8002626:	4a0d      	ldr	r2, [pc, #52]	; (800265c <FLASH_SetErrorCode+0xa8>)
 8002628:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800262a:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 800262c:	2280      	movs	r2, #128	; 0x80
 800262e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002630:	4b09      	ldr	r3, [pc, #36]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d008      	beq.n	800264e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800263c:	4b07      	ldr	r3, [pc, #28]	; (800265c <FLASH_SetErrorCode+0xa8>)
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	f043 0320 	orr.w	r3, r3, #32
 8002644:	4a05      	ldr	r2, [pc, #20]	; (800265c <FLASH_SetErrorCode+0xa8>)
 8002646:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <FLASH_SetErrorCode+0xa4>)
 800264a:	2202      	movs	r2, #2
 800264c:	60da      	str	r2, [r3, #12]
  }
}
 800264e:	bf00      	nop
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	40023c00 	.word	0x40023c00
 800265c:	20000274 	.word	0x20000274

08002660 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002672:	4b31      	ldr	r3, [pc, #196]	; (8002738 <HAL_FLASHEx_Erase+0xd8>)
 8002674:	7e1b      	ldrb	r3, [r3, #24]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d101      	bne.n	800267e <HAL_FLASHEx_Erase+0x1e>
 800267a:	2302      	movs	r3, #2
 800267c:	e058      	b.n	8002730 <HAL_FLASHEx_Erase+0xd0>
 800267e:	4b2e      	ldr	r3, [pc, #184]	; (8002738 <HAL_FLASHEx_Erase+0xd8>)
 8002680:	2201      	movs	r2, #1
 8002682:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002684:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002688:	f7ff ff54 	bl	8002534 <FLASH_WaitForLastOperation>
 800268c:	4603      	mov	r3, r0
 800268e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002690:	7bfb      	ldrb	r3, [r7, #15]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d148      	bne.n	8002728 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	f04f 32ff 	mov.w	r2, #4294967295
 800269c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d115      	bne.n	80026d2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	4619      	mov	r1, r3
 80026b2:	4610      	mov	r0, r2
 80026b4:	f000 f844 	bl	8002740 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026bc:	f7ff ff3a 	bl	8002534 <FLASH_WaitForLastOperation>
 80026c0:	4603      	mov	r3, r0
 80026c2:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80026c4:	4b1d      	ldr	r3, [pc, #116]	; (800273c <HAL_FLASHEx_Erase+0xdc>)
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	4a1c      	ldr	r2, [pc, #112]	; (800273c <HAL_FLASHEx_Erase+0xdc>)
 80026ca:	f023 0304 	bic.w	r3, r3, #4
 80026ce:	6113      	str	r3, [r2, #16]
 80026d0:	e028      	b.n	8002724 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	60bb      	str	r3, [r7, #8]
 80026d8:	e01c      	b.n	8002714 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	4619      	mov	r1, r3
 80026e2:	68b8      	ldr	r0, [r7, #8]
 80026e4:	f000 f850 	bl	8002788 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026ec:	f7ff ff22 	bl	8002534 <FLASH_WaitForLastOperation>
 80026f0:	4603      	mov	r3, r0
 80026f2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80026f4:	4b11      	ldr	r3, [pc, #68]	; (800273c <HAL_FLASHEx_Erase+0xdc>)
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	4a10      	ldr	r2, [pc, #64]	; (800273c <HAL_FLASHEx_Erase+0xdc>)
 80026fa:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80026fe:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8002700:	7bfb      	ldrb	r3, [r7, #15]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68ba      	ldr	r2, [r7, #8]
 800270a:	601a      	str	r2, [r3, #0]
          break;
 800270c:	e00a      	b.n	8002724 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	3301      	adds	r3, #1
 8002712:	60bb      	str	r3, [r7, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	68da      	ldr	r2, [r3, #12]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	4413      	add	r3, r2
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	429a      	cmp	r2, r3
 8002722:	d3da      	bcc.n	80026da <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8002724:	f000 f878 	bl	8002818 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002728:	4b03      	ldr	r3, [pc, #12]	; (8002738 <HAL_FLASHEx_Erase+0xd8>)
 800272a:	2200      	movs	r2, #0
 800272c:	761a      	strb	r2, [r3, #24]

  return status;
 800272e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002730:	4618      	mov	r0, r3
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000274 	.word	0x20000274
 800273c:	40023c00 	.word	0x40023c00

08002740 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	6039      	str	r1, [r7, #0]
 800274a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800274c:	4b0d      	ldr	r3, [pc, #52]	; (8002784 <FLASH_MassErase+0x44>)
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	4a0c      	ldr	r2, [pc, #48]	; (8002784 <FLASH_MassErase+0x44>)
 8002752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002756:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002758:	4b0a      	ldr	r3, [pc, #40]	; (8002784 <FLASH_MassErase+0x44>)
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	4a09      	ldr	r2, [pc, #36]	; (8002784 <FLASH_MassErase+0x44>)
 800275e:	f043 0304 	orr.w	r3, r3, #4
 8002762:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8002764:	4b07      	ldr	r3, [pc, #28]	; (8002784 <FLASH_MassErase+0x44>)
 8002766:	691a      	ldr	r2, [r3, #16]
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	021b      	lsls	r3, r3, #8
 800276c:	4313      	orrs	r3, r2
 800276e:	4a05      	ldr	r2, [pc, #20]	; (8002784 <FLASH_MassErase+0x44>)
 8002770:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002774:	6113      	str	r3, [r2, #16]
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	40023c00 	.word	0x40023c00

08002788 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	460b      	mov	r3, r1
 8002792:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002798:	78fb      	ldrb	r3, [r7, #3]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d102      	bne.n	80027a4 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	e010      	b.n	80027c6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d103      	bne.n	80027b2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80027aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	e009      	b.n	80027c6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80027b2:	78fb      	ldrb	r3, [r7, #3]
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d103      	bne.n	80027c0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80027b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	e002      	b.n	80027c6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80027c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027c4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80027c6:	4b13      	ldr	r3, [pc, #76]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	4a12      	ldr	r2, [pc, #72]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027d0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027d4:	691a      	ldr	r2, [r3, #16]
 80027d6:	490f      	ldr	r1, [pc, #60]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4313      	orrs	r3, r2
 80027dc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80027de:	4b0d      	ldr	r3, [pc, #52]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	4a0c      	ldr	r2, [pc, #48]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027e4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80027e8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80027ea:	4b0a      	ldr	r3, [pc, #40]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027ec:	691a      	ldr	r2, [r3, #16]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	4313      	orrs	r3, r2
 80027f4:	4a07      	ldr	r2, [pc, #28]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027f6:	f043 0302 	orr.w	r3, r3, #2
 80027fa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80027fc:	4b05      	ldr	r3, [pc, #20]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	4a04      	ldr	r2, [pc, #16]	; (8002814 <FLASH_Erase_Sector+0x8c>)
 8002802:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002806:	6113      	str	r3, [r2, #16]
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	40023c00 	.word	0x40023c00

08002818 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800281c:	4b20      	ldr	r3, [pc, #128]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002824:	2b00      	cmp	r3, #0
 8002826:	d017      	beq.n	8002858 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002828:	4b1d      	ldr	r3, [pc, #116]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a1c      	ldr	r2, [pc, #112]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800282e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002832:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002834:	4b1a      	ldr	r3, [pc, #104]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a19      	ldr	r2, [pc, #100]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800283a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	4b17      	ldr	r3, [pc, #92]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a16      	ldr	r2, [pc, #88]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002846:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800284a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800284c:	4b14      	ldr	r3, [pc, #80]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a13      	ldr	r2, [pc, #76]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002852:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002856:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002858:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002860:	2b00      	cmp	r3, #0
 8002862:	d017      	beq.n	8002894 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002864:	4b0e      	ldr	r3, [pc, #56]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a0d      	ldr	r2, [pc, #52]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800286a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800286e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002870:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a0a      	ldr	r2, [pc, #40]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002876:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800287a:	6013      	str	r3, [r2, #0]
 800287c:	4b08      	ldr	r3, [pc, #32]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a07      	ldr	r2, [pc, #28]	; (80028a0 <FLASH_FlushCaches+0x88>)
 8002882:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002886:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002888:	4b05      	ldr	r3, [pc, #20]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a04      	ldr	r2, [pc, #16]	; (80028a0 <FLASH_FlushCaches+0x88>)
 800288e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002892:	6013      	str	r3, [r2, #0]
  }
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40023c00 	.word	0x40023c00

080028a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b089      	sub	sp, #36	; 0x24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
 80028be:	e16b      	b.n	8002b98 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028c0:	2201      	movs	r2, #1
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	4013      	ands	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	429a      	cmp	r2, r3
 80028da:	f040 815a 	bne.w	8002b92 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x4a>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b12      	cmp	r3, #18
 80028ec:	d123      	bne.n	8002936 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	08da      	lsrs	r2, r3, #3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3208      	adds	r2, #8
 80028f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	220f      	movs	r2, #15
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	43db      	mvns	r3, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4013      	ands	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	691a      	ldr	r2, [r3, #16]
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4313      	orrs	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	08da      	lsrs	r2, r3, #3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	3208      	adds	r2, #8
 8002930:	69b9      	ldr	r1, [r7, #24]
 8002932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	2203      	movs	r2, #3
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43db      	mvns	r3, r3
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4013      	ands	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f003 0203 	and.w	r2, r3, #3
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d00b      	beq.n	800298a <HAL_GPIO_Init+0xe6>
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	2b02      	cmp	r3, #2
 8002978:	d007      	beq.n	800298a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800297e:	2b11      	cmp	r3, #17
 8002980:	d003      	beq.n	800298a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b12      	cmp	r3, #18
 8002988:	d130      	bne.n	80029ec <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	2203      	movs	r2, #3
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43db      	mvns	r3, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4013      	ands	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029c0:	2201      	movs	r2, #1
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	091b      	lsrs	r3, r3, #4
 80029d6:	f003 0201 	and.w	r2, r3, #1
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	2203      	movs	r2, #3
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	43db      	mvns	r3, r3
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	4013      	ands	r3, r2
 8002a02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f000 80b4 	beq.w	8002b92 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	4b5f      	ldr	r3, [pc, #380]	; (8002bac <HAL_GPIO_Init+0x308>)
 8002a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a32:	4a5e      	ldr	r2, [pc, #376]	; (8002bac <HAL_GPIO_Init+0x308>)
 8002a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a38:	6453      	str	r3, [r2, #68]	; 0x44
 8002a3a:	4b5c      	ldr	r3, [pc, #368]	; (8002bac <HAL_GPIO_Init+0x308>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a42:	60fb      	str	r3, [r7, #12]
 8002a44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a46:	4a5a      	ldr	r2, [pc, #360]	; (8002bb0 <HAL_GPIO_Init+0x30c>)
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	089b      	lsrs	r3, r3, #2
 8002a4c:	3302      	adds	r3, #2
 8002a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	220f      	movs	r2, #15
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a51      	ldr	r2, [pc, #324]	; (8002bb4 <HAL_GPIO_Init+0x310>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d02b      	beq.n	8002aca <HAL_GPIO_Init+0x226>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a50      	ldr	r2, [pc, #320]	; (8002bb8 <HAL_GPIO_Init+0x314>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d025      	beq.n	8002ac6 <HAL_GPIO_Init+0x222>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a4f      	ldr	r2, [pc, #316]	; (8002bbc <HAL_GPIO_Init+0x318>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d01f      	beq.n	8002ac2 <HAL_GPIO_Init+0x21e>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4e      	ldr	r2, [pc, #312]	; (8002bc0 <HAL_GPIO_Init+0x31c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d019      	beq.n	8002abe <HAL_GPIO_Init+0x21a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4d      	ldr	r2, [pc, #308]	; (8002bc4 <HAL_GPIO_Init+0x320>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d013      	beq.n	8002aba <HAL_GPIO_Init+0x216>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4c      	ldr	r2, [pc, #304]	; (8002bc8 <HAL_GPIO_Init+0x324>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d00d      	beq.n	8002ab6 <HAL_GPIO_Init+0x212>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4b      	ldr	r2, [pc, #300]	; (8002bcc <HAL_GPIO_Init+0x328>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d007      	beq.n	8002ab2 <HAL_GPIO_Init+0x20e>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a4a      	ldr	r2, [pc, #296]	; (8002bd0 <HAL_GPIO_Init+0x32c>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d101      	bne.n	8002aae <HAL_GPIO_Init+0x20a>
 8002aaa:	2307      	movs	r3, #7
 8002aac:	e00e      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002aae:	2308      	movs	r3, #8
 8002ab0:	e00c      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ab2:	2306      	movs	r3, #6
 8002ab4:	e00a      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ab6:	2305      	movs	r3, #5
 8002ab8:	e008      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002aba:	2304      	movs	r3, #4
 8002abc:	e006      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e004      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	e002      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e000      	b.n	8002acc <HAL_GPIO_Init+0x228>
 8002aca:	2300      	movs	r3, #0
 8002acc:	69fa      	ldr	r2, [r7, #28]
 8002ace:	f002 0203 	and.w	r2, r2, #3
 8002ad2:	0092      	lsls	r2, r2, #2
 8002ad4:	4093      	lsls	r3, r2
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002adc:	4934      	ldr	r1, [pc, #208]	; (8002bb0 <HAL_GPIO_Init+0x30c>)
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	089b      	lsrs	r3, r3, #2
 8002ae2:	3302      	adds	r3, #2
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aea:	4b3a      	ldr	r3, [pc, #232]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b0e:	4a31      	ldr	r2, [pc, #196]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b14:	4b2f      	ldr	r3, [pc, #188]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d003      	beq.n	8002b38 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b38:	4a26      	ldr	r2, [pc, #152]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b3e:	4b25      	ldr	r3, [pc, #148]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	43db      	mvns	r3, r3
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b62:	4a1c      	ldr	r2, [pc, #112]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b68:	4b1a      	ldr	r3, [pc, #104]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b8c:	4a11      	ldr	r2, [pc, #68]	; (8002bd4 <HAL_GPIO_Init+0x330>)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3301      	adds	r3, #1
 8002b96:	61fb      	str	r3, [r7, #28]
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	2b0f      	cmp	r3, #15
 8002b9c:	f67f ae90 	bls.w	80028c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ba0:	bf00      	nop
 8002ba2:	3724      	adds	r7, #36	; 0x24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40013800 	.word	0x40013800
 8002bb4:	40020000 	.word	0x40020000
 8002bb8:	40020400 	.word	0x40020400
 8002bbc:	40020800 	.word	0x40020800
 8002bc0:	40020c00 	.word	0x40020c00
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	40021400 	.word	0x40021400
 8002bcc:	40021800 	.word	0x40021800
 8002bd0:	40021c00 	.word	0x40021c00
 8002bd4:	40013c00 	.word	0x40013c00

08002bd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	460b      	mov	r3, r1
 8002be2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	691a      	ldr	r2, [r3, #16]
 8002be8:	887b      	ldrh	r3, [r7, #2]
 8002bea:	4013      	ands	r3, r2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d002      	beq.n	8002bf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	73fb      	strb	r3, [r7, #15]
 8002bf4:	e001      	b.n	8002bfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	807b      	strh	r3, [r7, #2]
 8002c14:	4613      	mov	r3, r2
 8002c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c18:	787b      	ldrb	r3, [r7, #1]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c1e:	887a      	ldrh	r2, [r7, #2]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c24:	e003      	b.n	8002c2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c26:	887b      	ldrh	r3, [r7, #2]
 8002c28:	041a      	lsls	r2, r3, #16
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	619a      	str	r2, [r3, #24]
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
	...

08002c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e10f      	b.n	8002e6e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d106      	bne.n	8002c68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f007 f884 	bl	8009d70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2224      	movs	r2, #36	; 0x24
 8002c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0201 	bic.w	r2, r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c80:	f001 fb14 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8002c84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	4a7b      	ldr	r2, [pc, #492]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d807      	bhi.n	8002ca0 <HAL_I2C_Init+0x64>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4a7a      	ldr	r2, [pc, #488]	; (8002e7c <HAL_I2C_Init+0x240>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	bf94      	ite	ls
 8002c98:	2301      	movls	r3, #1
 8002c9a:	2300      	movhi	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	e006      	b.n	8002cae <HAL_I2C_Init+0x72>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4a77      	ldr	r2, [pc, #476]	; (8002e80 <HAL_I2C_Init+0x244>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	bf94      	ite	ls
 8002ca8:	2301      	movls	r3, #1
 8002caa:	2300      	movhi	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e0db      	b.n	8002e6e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4a72      	ldr	r2, [pc, #456]	; (8002e84 <HAL_I2C_Init+0x248>)
 8002cba:	fba2 2303 	umull	r2, r3, r2, r3
 8002cbe:	0c9b      	lsrs	r3, r3, #18
 8002cc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	4a64      	ldr	r2, [pc, #400]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d802      	bhi.n	8002cf0 <HAL_I2C_Init+0xb4>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	3301      	adds	r3, #1
 8002cee:	e009      	b.n	8002d04 <HAL_I2C_Init+0xc8>
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002cf6:	fb02 f303 	mul.w	r3, r2, r3
 8002cfa:	4a63      	ldr	r2, [pc, #396]	; (8002e88 <HAL_I2C_Init+0x24c>)
 8002cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	3301      	adds	r3, #1
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6812      	ldr	r2, [r2, #0]
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	4956      	ldr	r1, [pc, #344]	; (8002e78 <HAL_I2C_Init+0x23c>)
 8002d20:	428b      	cmp	r3, r1
 8002d22:	d80d      	bhi.n	8002d40 <HAL_I2C_Init+0x104>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	1e59      	subs	r1, r3, #1
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d32:	3301      	adds	r3, #1
 8002d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d38:	2b04      	cmp	r3, #4
 8002d3a:	bf38      	it	cc
 8002d3c:	2304      	movcc	r3, #4
 8002d3e:	e04f      	b.n	8002de0 <HAL_I2C_Init+0x1a4>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d111      	bne.n	8002d6c <HAL_I2C_Init+0x130>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	1e58      	subs	r0, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6859      	ldr	r1, [r3, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	440b      	add	r3, r1
 8002d56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	bf0c      	ite	eq
 8002d64:	2301      	moveq	r3, #1
 8002d66:	2300      	movne	r3, #0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	e012      	b.n	8002d92 <HAL_I2C_Init+0x156>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	1e58      	subs	r0, r3, #1
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6859      	ldr	r1, [r3, #4]
 8002d74:	460b      	mov	r3, r1
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	0099      	lsls	r1, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d82:	3301      	adds	r3, #1
 8002d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	bf0c      	ite	eq
 8002d8c:	2301      	moveq	r3, #1
 8002d8e:	2300      	movne	r3, #0
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_I2C_Init+0x15e>
 8002d96:	2301      	movs	r3, #1
 8002d98:	e022      	b.n	8002de0 <HAL_I2C_Init+0x1a4>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10e      	bne.n	8002dc0 <HAL_I2C_Init+0x184>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1e58      	subs	r0, r3, #1
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6859      	ldr	r1, [r3, #4]
 8002daa:	460b      	mov	r3, r1
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	440b      	add	r3, r1
 8002db0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002db4:	3301      	adds	r3, #1
 8002db6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dbe:	e00f      	b.n	8002de0 <HAL_I2C_Init+0x1a4>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	1e58      	subs	r0, r3, #1
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6859      	ldr	r1, [r3, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	0099      	lsls	r1, r3, #2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ddc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002de0:	6879      	ldr	r1, [r7, #4]
 8002de2:	6809      	ldr	r1, [r1, #0]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	69da      	ldr	r2, [r3, #28]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6911      	ldr	r1, [r2, #16]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	68d2      	ldr	r2, [r2, #12]
 8002e1a:	4311      	orrs	r1, r2
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	6812      	ldr	r2, [r2, #0]
 8002e20:	430b      	orrs	r3, r1
 8002e22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695a      	ldr	r2, [r3, #20]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f042 0201 	orr.w	r2, r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2220      	movs	r2, #32
 8002e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	000186a0 	.word	0x000186a0
 8002e7c:	001e847f 	.word	0x001e847f
 8002e80:	003d08ff 	.word	0x003d08ff
 8002e84:	431bde83 	.word	0x431bde83
 8002e88:	10624dd3 	.word	0x10624dd3

08002e8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b088      	sub	sp, #32
 8002e90:	af02      	add	r7, sp, #8
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	607a      	str	r2, [r7, #4]
 8002e96:	461a      	mov	r2, r3
 8002e98:	460b      	mov	r3, r1
 8002e9a:	817b      	strh	r3, [r7, #10]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ea0:	f7fe fa6c 	bl	800137c <HAL_GetTick>
 8002ea4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b20      	cmp	r3, #32
 8002eb0:	f040 80e0 	bne.w	8003074 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	2319      	movs	r3, #25
 8002eba:	2201      	movs	r2, #1
 8002ebc:	4970      	ldr	r1, [pc, #448]	; (8003080 <HAL_I2C_Master_Transmit+0x1f4>)
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fc34 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	e0d3      	b.n	8003076 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d101      	bne.n	8002edc <HAL_I2C_Master_Transmit+0x50>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	e0cc      	b.n	8003076 <HAL_I2C_Master_Transmit+0x1ea>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d007      	beq.n	8002f02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f042 0201 	orr.w	r2, r2, #1
 8002f00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2221      	movs	r2, #33	; 0x21
 8002f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2210      	movs	r2, #16
 8002f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	893a      	ldrh	r2, [r7, #8]
 8002f32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	4a50      	ldr	r2, [pc, #320]	; (8003084 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f44:	8979      	ldrh	r1, [r7, #10]
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	6a3a      	ldr	r2, [r7, #32]
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f000 fac2 	bl	80034d4 <I2C_MasterRequestWrite>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e08d      	b.n	8003076 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	613b      	str	r3, [r7, #16]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f70:	e066      	b.n	8003040 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	6a39      	ldr	r1, [r7, #32]
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 fcae 	bl	80038d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00d      	beq.n	8002f9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d107      	bne.n	8002f9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e06b      	b.n	8003076 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa2:	781a      	ldrb	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b04      	cmp	r3, #4
 8002fda:	d11b      	bne.n	8003014 <HAL_I2C_Master_Transmit+0x188>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d017      	beq.n	8003014 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe8:	781a      	ldrb	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	1c5a      	adds	r2, r3, #1
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	3b01      	subs	r3, #1
 8003002:	b29a      	uxth	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	6a39      	ldr	r1, [r7, #32]
 8003018:	68f8      	ldr	r0, [r7, #12]
 800301a:	f000 fc9e 	bl	800395a <I2C_WaitOnBTFFlagUntilTimeout>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00d      	beq.n	8003040 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	2b04      	cmp	r3, #4
 800302a:	d107      	bne.n	800303c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800303a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e01a      	b.n	8003076 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003044:	2b00      	cmp	r3, #0
 8003046:	d194      	bne.n	8002f72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003056:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	e000      	b.n	8003076 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003074:	2302      	movs	r3, #2
  }
}
 8003076:	4618      	mov	r0, r3
 8003078:	3718      	adds	r7, #24
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	00100002 	.word	0x00100002
 8003084:	ffff0000 	.word	0xffff0000

08003088 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b08c      	sub	sp, #48	; 0x30
 800308c:	af02      	add	r7, sp, #8
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	607a      	str	r2, [r7, #4]
 8003092:	461a      	mov	r2, r3
 8003094:	460b      	mov	r3, r1
 8003096:	817b      	strh	r3, [r7, #10]
 8003098:	4613      	mov	r3, r2
 800309a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800309c:	f7fe f96e 	bl	800137c <HAL_GetTick>
 80030a0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b20      	cmp	r3, #32
 80030ac:	f040 820b 	bne.w	80034c6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	2319      	movs	r3, #25
 80030b6:	2201      	movs	r2, #1
 80030b8:	497c      	ldr	r1, [pc, #496]	; (80032ac <HAL_I2C_Master_Receive+0x224>)
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 fb36 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80030c6:	2302      	movs	r3, #2
 80030c8:	e1fe      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d101      	bne.n	80030d8 <HAL_I2C_Master_Receive+0x50>
 80030d4:	2302      	movs	r3, #2
 80030d6:	e1f7      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d007      	beq.n	80030fe <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f042 0201 	orr.w	r2, r2, #1
 80030fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800310c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2222      	movs	r2, #34	; 0x22
 8003112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2210      	movs	r2, #16
 800311a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	893a      	ldrh	r2, [r7, #8]
 800312e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	4a5c      	ldr	r2, [pc, #368]	; (80032b0 <HAL_I2C_Master_Receive+0x228>)
 800313e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003140:	8979      	ldrh	r1, [r7, #10]
 8003142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 fa3a 	bl	80035c0 <I2C_MasterRequestRead>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e1b8      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315a:	2b00      	cmp	r3, #0
 800315c:	d113      	bne.n	8003186 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800315e:	2300      	movs	r3, #0
 8003160:	623b      	str	r3, [r7, #32]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	623b      	str	r3, [r7, #32]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	623b      	str	r3, [r7, #32]
 8003172:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	e18c      	b.n	80034a0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318a:	2b01      	cmp	r3, #1
 800318c:	d11b      	bne.n	80031c6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800319c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800319e:	2300      	movs	r3, #0
 80031a0:	61fb      	str	r3, [r7, #28]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	61fb      	str	r3, [r7, #28]
 80031b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	e16c      	b.n	80034a0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d11b      	bne.n	8003206 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031dc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ee:	2300      	movs	r3, #0
 80031f0:	61bb      	str	r3, [r7, #24]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	61bb      	str	r3, [r7, #24]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	61bb      	str	r3, [r7, #24]
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	e14c      	b.n	80034a0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003214:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	617b      	str	r3, [r7, #20]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	617b      	str	r3, [r7, #20]
 800322a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800322c:	e138      	b.n	80034a0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003232:	2b03      	cmp	r3, #3
 8003234:	f200 80f1 	bhi.w	800341a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323c:	2b01      	cmp	r3, #1
 800323e:	d123      	bne.n	8003288 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003242:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 fbc9 	bl	80039dc <I2C_WaitOnRXNEFlagUntilTimeout>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e139      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	691a      	ldr	r2, [r3, #16]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	b2d2      	uxtb	r2, r2
 8003260:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003266:	1c5a      	adds	r2, r3, #1
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800327c:	b29b      	uxth	r3, r3
 800327e:	3b01      	subs	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003286:	e10b      	b.n	80034a0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328c:	2b02      	cmp	r3, #2
 800328e:	d14e      	bne.n	800332e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003296:	2200      	movs	r2, #0
 8003298:	4906      	ldr	r1, [pc, #24]	; (80032b4 <HAL_I2C_Master_Receive+0x22c>)
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 fa46 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d008      	beq.n	80032b8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e10e      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
 80032aa:	bf00      	nop
 80032ac:	00100002 	.word	0x00100002
 80032b0:	ffff0000 	.word	0xffff0000
 80032b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e4:	3b01      	subs	r3, #1
 80032e6:	b29a      	uxth	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	691a      	ldr	r2, [r3, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003304:	b2d2      	uxtb	r2, r2
 8003306:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330c:	1c5a      	adds	r2, r3, #1
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003316:	3b01      	subs	r3, #1
 8003318:	b29a      	uxth	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003322:	b29b      	uxth	r3, r3
 8003324:	3b01      	subs	r3, #1
 8003326:	b29a      	uxth	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800332c:	e0b8      	b.n	80034a0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800332e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003334:	2200      	movs	r2, #0
 8003336:	4966      	ldr	r1, [pc, #408]	; (80034d0 <HAL_I2C_Master_Receive+0x448>)
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f000 f9f7 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e0bf      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003356:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	691a      	ldr	r2, [r3, #16]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336a:	1c5a      	adds	r2, r3, #1
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003374:	3b01      	subs	r3, #1
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003380:	b29b      	uxth	r3, r3
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003390:	2200      	movs	r2, #0
 8003392:	494f      	ldr	r1, [pc, #316]	; (80034d0 <HAL_I2C_Master_Receive+0x448>)
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 f9c9 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e091      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	691a      	ldr	r2, [r3, #16]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c6:	1c5a      	adds	r2, r3, #1
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033dc:	b29b      	uxth	r3, r3
 80033de:	3b01      	subs	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	691a      	ldr	r2, [r3, #16]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003402:	3b01      	subs	r3, #1
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800340e:	b29b      	uxth	r3, r3
 8003410:	3b01      	subs	r3, #1
 8003412:	b29a      	uxth	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003418:	e042      	b.n	80034a0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800341a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800341c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 fadc 	bl	80039dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e04c      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	691a      	ldr	r2, [r3, #16]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003438:	b2d2      	uxtb	r2, r2
 800343a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	1c5a      	adds	r2, r3, #1
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344a:	3b01      	subs	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003456:	b29b      	uxth	r3, r3
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b04      	cmp	r3, #4
 800346c:	d118      	bne.n	80034a0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003496:	b29b      	uxth	r3, r3
 8003498:	3b01      	subs	r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f47f aec2 	bne.w	800322e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2220      	movs	r2, #32
 80034ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	e000      	b.n	80034c8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80034c6:	2302      	movs	r3, #2
  }
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3728      	adds	r7, #40	; 0x28
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	00010004 	.word	0x00010004

080034d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af02      	add	r7, sp, #8
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	607a      	str	r2, [r7, #4]
 80034de:	603b      	str	r3, [r7, #0]
 80034e0:	460b      	mov	r3, r1
 80034e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d006      	beq.n	80034fe <I2C_MasterRequestWrite+0x2a>
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d003      	beq.n	80034fe <I2C_MasterRequestWrite+0x2a>
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80034fc:	d108      	bne.n	8003510 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800350c:	601a      	str	r2, [r3, #0]
 800350e:	e00b      	b.n	8003528 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003514:	2b12      	cmp	r3, #18
 8003516:	d107      	bne.n	8003528 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003526:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 f8f9 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e035      	b.n	80035b0 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800354c:	d108      	bne.n	8003560 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800354e:	897b      	ldrh	r3, [r7, #10]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800355c:	611a      	str	r2, [r3, #16]
 800355e:	e01b      	b.n	8003598 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003560:	897b      	ldrh	r3, [r7, #10]
 8003562:	11db      	asrs	r3, r3, #7
 8003564:	b2db      	uxtb	r3, r3
 8003566:	f003 0306 	and.w	r3, r3, #6
 800356a:	b2db      	uxtb	r3, r3
 800356c:	f063 030f 	orn	r3, r3, #15
 8003570:	b2da      	uxtb	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	490e      	ldr	r1, [pc, #56]	; (80035b8 <I2C_MasterRequestWrite+0xe4>)
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f92b 	bl	80037da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e010      	b.n	80035b0 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800358e:	897b      	ldrh	r3, [r7, #10]
 8003590:	b2da      	uxtb	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	4907      	ldr	r1, [pc, #28]	; (80035bc <I2C_MasterRequestWrite+0xe8>)
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f91b 	bl	80037da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e000      	b.n	80035b0 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	00010008 	.word	0x00010008
 80035bc:	00010002 	.word	0x00010002

080035c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	607a      	str	r2, [r7, #4]
 80035ca:	603b      	str	r3, [r7, #0]
 80035cc:	460b      	mov	r3, r1
 80035ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d006      	beq.n	80035fa <I2C_MasterRequestRead+0x3a>
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d003      	beq.n	80035fa <I2C_MasterRequestRead+0x3a>
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035f8:	d108      	bne.n	800360c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	e00b      	b.n	8003624 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003610:	2b11      	cmp	r3, #17
 8003612:	d107      	bne.n	8003624 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003622:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 f87b 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e06d      	b.n	800371c <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003648:	d108      	bne.n	800365c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800364a:	897b      	ldrh	r3, [r7, #10]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	b2da      	uxtb	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	611a      	str	r2, [r3, #16]
 800365a:	e053      	b.n	8003704 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800365c:	897b      	ldrh	r3, [r7, #10]
 800365e:	11db      	asrs	r3, r3, #7
 8003660:	b2db      	uxtb	r3, r3
 8003662:	f003 0306 	and.w	r3, r3, #6
 8003666:	b2db      	uxtb	r3, r3
 8003668:	f063 030f 	orn	r3, r3, #15
 800366c:	b2da      	uxtb	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	492a      	ldr	r1, [pc, #168]	; (8003724 <I2C_MasterRequestRead+0x164>)
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f000 f8ad 	bl	80037da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e048      	b.n	800371c <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800368a:	897b      	ldrh	r3, [r7, #10]
 800368c:	b2da      	uxtb	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	4923      	ldr	r1, [pc, #140]	; (8003728 <I2C_MasterRequestRead+0x168>)
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f000 f89d 	bl	80037da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e038      	b.n	800371c <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036aa:	2300      	movs	r3, #0
 80036ac:	613b      	str	r3, [r7, #16]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	613b      	str	r3, [r7, #16]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	613b      	str	r3, [r7, #16]
 80036be:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ce:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 f825 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e017      	b.n	800371c <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80036ec:	897b      	ldrh	r3, [r7, #10]
 80036ee:	11db      	asrs	r3, r3, #7
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	f003 0306 	and.w	r3, r3, #6
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	f063 030e 	orn	r3, r3, #14
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	4907      	ldr	r1, [pc, #28]	; (8003728 <I2C_MasterRequestRead+0x168>)
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f865 	bl	80037da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3718      	adds	r7, #24
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	00010008 	.word	0x00010008
 8003728:	00010002 	.word	0x00010002

0800372c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	4613      	mov	r3, r2
 800373a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800373c:	e025      	b.n	800378a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d021      	beq.n	800378a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003746:	f7fd fe19 	bl	800137c <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d302      	bcc.n	800375c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d116      	bne.n	800378a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2220      	movs	r2, #32
 8003766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003776:	f043 0220 	orr.w	r2, r3, #32
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e023      	b.n	80037d2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	0c1b      	lsrs	r3, r3, #16
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b01      	cmp	r3, #1
 8003792:	d10d      	bne.n	80037b0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	43da      	mvns	r2, r3
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	4013      	ands	r3, r2
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	bf0c      	ite	eq
 80037a6:	2301      	moveq	r3, #1
 80037a8:	2300      	movne	r3, #0
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	461a      	mov	r2, r3
 80037ae:	e00c      	b.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x9e>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	43da      	mvns	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4013      	ands	r3, r2
 80037bc:	b29b      	uxth	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	bf0c      	ite	eq
 80037c2:	2301      	moveq	r3, #1
 80037c4:	2300      	movne	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	461a      	mov	r2, r3
 80037ca:	79fb      	ldrb	r3, [r7, #7]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d0b6      	beq.n	800373e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b084      	sub	sp, #16
 80037de:	af00      	add	r7, sp, #0
 80037e0:	60f8      	str	r0, [r7, #12]
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	607a      	str	r2, [r7, #4]
 80037e6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037e8:	e051      	b.n	800388e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037f8:	d123      	bne.n	8003842 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003808:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003812:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2220      	movs	r2, #32
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	f043 0204 	orr.w	r2, r3, #4
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e046      	b.n	80038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003848:	d021      	beq.n	800388e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800384a:	f7fd fd97 	bl	800137c <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	429a      	cmp	r2, r3
 8003858:	d302      	bcc.n	8003860 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d116      	bne.n	800388e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2220      	movs	r2, #32
 800386a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	f043 0220 	orr.w	r2, r3, #32
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e020      	b.n	80038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	0c1b      	lsrs	r3, r3, #16
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b01      	cmp	r3, #1
 8003896:	d10c      	bne.n	80038b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	43da      	mvns	r2, r3
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	4013      	ands	r3, r2
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	bf14      	ite	ne
 80038aa:	2301      	movne	r3, #1
 80038ac:	2300      	moveq	r3, #0
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	e00b      	b.n	80038ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	43da      	mvns	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	4013      	ands	r3, r2
 80038be:	b29b      	uxth	r3, r3
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	bf14      	ite	ne
 80038c4:	2301      	movne	r3, #1
 80038c6:	2300      	moveq	r3, #0
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d18d      	bne.n	80037ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038e4:	e02d      	b.n	8003942 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 f8ce 	bl	8003a88 <I2C_IsAcknowledgeFailed>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e02d      	b.n	8003952 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fc:	d021      	beq.n	8003942 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038fe:	f7fd fd3d 	bl	800137c <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	429a      	cmp	r2, r3
 800390c:	d302      	bcc.n	8003914 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d116      	bne.n	8003942 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2220      	movs	r2, #32
 800391e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	f043 0220 	orr.w	r2, r3, #32
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e007      	b.n	8003952 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800394c:	2b80      	cmp	r3, #128	; 0x80
 800394e:	d1ca      	bne.n	80038e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b084      	sub	sp, #16
 800395e:	af00      	add	r7, sp, #0
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003966:	e02d      	b.n	80039c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 f88d 	bl	8003a88 <I2C_IsAcknowledgeFailed>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e02d      	b.n	80039d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397e:	d021      	beq.n	80039c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003980:	f7fd fcfc 	bl	800137c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	429a      	cmp	r2, r3
 800398e:	d302      	bcc.n	8003996 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d116      	bne.n	80039c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b0:	f043 0220 	orr.w	r2, r3, #32
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e007      	b.n	80039d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f003 0304 	and.w	r3, r3, #4
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d1ca      	bne.n	8003968 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039e8:	e042      	b.n	8003a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	f003 0310 	and.w	r3, r3, #16
 80039f4:	2b10      	cmp	r3, #16
 80039f6:	d119      	bne.n	8003a2c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f06f 0210 	mvn.w	r2, #16
 8003a00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e029      	b.n	8003a80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2c:	f7fd fca6 	bl	800137c <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d302      	bcc.n	8003a42 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d116      	bne.n	8003a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5c:	f043 0220 	orr.w	r2, r3, #32
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e007      	b.n	8003a80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7a:	2b40      	cmp	r3, #64	; 0x40
 8003a7c:	d1b5      	bne.n	80039ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a9e:	d11b      	bne.n	8003ad8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003aa8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	f043 0204 	orr.w	r2, r3, #4
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e000      	b.n	8003ada <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
	...

08003ae8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e22d      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d075      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b06:	4ba3      	ldr	r3, [pc, #652]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 030c 	and.w	r3, r3, #12
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d00c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b12:	4ba0      	ldr	r3, [pc, #640]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b1a:	2b08      	cmp	r3, #8
 8003b1c:	d112      	bne.n	8003b44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b1e:	4b9d      	ldr	r3, [pc, #628]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b2a:	d10b      	bne.n	8003b44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b2c:	4b99      	ldr	r3, [pc, #612]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d05b      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x108>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d157      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e208      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b4c:	d106      	bne.n	8003b5c <HAL_RCC_OscConfig+0x74>
 8003b4e:	4b91      	ldr	r3, [pc, #580]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a90      	ldr	r2, [pc, #576]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	e01d      	b.n	8003b98 <HAL_RCC_OscConfig+0xb0>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b64:	d10c      	bne.n	8003b80 <HAL_RCC_OscConfig+0x98>
 8003b66:	4b8b      	ldr	r3, [pc, #556]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a8a      	ldr	r2, [pc, #552]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	4b88      	ldr	r3, [pc, #544]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a87      	ldr	r2, [pc, #540]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	e00b      	b.n	8003b98 <HAL_RCC_OscConfig+0xb0>
 8003b80:	4b84      	ldr	r3, [pc, #528]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a83      	ldr	r2, [pc, #524]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b8a:	6013      	str	r3, [r2, #0]
 8003b8c:	4b81      	ldr	r3, [pc, #516]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a80      	ldr	r2, [pc, #512]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d013      	beq.n	8003bc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba0:	f7fd fbec 	bl	800137c <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ba8:	f7fd fbe8 	bl	800137c <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b64      	cmp	r3, #100	; 0x64
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e1cd      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bba:	4b76      	ldr	r3, [pc, #472]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0f0      	beq.n	8003ba8 <HAL_RCC_OscConfig+0xc0>
 8003bc6:	e014      	b.n	8003bf2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc8:	f7fd fbd8 	bl	800137c <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bce:	e008      	b.n	8003be2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bd0:	f7fd fbd4 	bl	800137c <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b64      	cmp	r3, #100	; 0x64
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e1b9      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be2:	4b6c      	ldr	r3, [pc, #432]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1f0      	bne.n	8003bd0 <HAL_RCC_OscConfig+0xe8>
 8003bee:	e000      	b.n	8003bf2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d063      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003bfe:	4b65      	ldr	r3, [pc, #404]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f003 030c 	and.w	r3, r3, #12
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00b      	beq.n	8003c22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c0a:	4b62      	ldr	r3, [pc, #392]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c12:	2b08      	cmp	r3, #8
 8003c14:	d11c      	bne.n	8003c50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c16:	4b5f      	ldr	r3, [pc, #380]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d116      	bne.n	8003c50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c22:	4b5c      	ldr	r3, [pc, #368]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d005      	beq.n	8003c3a <HAL_RCC_OscConfig+0x152>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d001      	beq.n	8003c3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e18d      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c3a:	4b56      	ldr	r3, [pc, #344]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4952      	ldr	r1, [pc, #328]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c4e:	e03a      	b.n	8003cc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d020      	beq.n	8003c9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c58:	4b4f      	ldr	r3, [pc, #316]	; (8003d98 <HAL_RCC_OscConfig+0x2b0>)
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5e:	f7fd fb8d 	bl	800137c <HAL_GetTick>
 8003c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c64:	e008      	b.n	8003c78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c66:	f7fd fb89 	bl	800137c <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e16e      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c78:	4b46      	ldr	r3, [pc, #280]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0f0      	beq.n	8003c66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c84:	4b43      	ldr	r3, [pc, #268]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	00db      	lsls	r3, r3, #3
 8003c92:	4940      	ldr	r1, [pc, #256]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	600b      	str	r3, [r1, #0]
 8003c98:	e015      	b.n	8003cc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c9a:	4b3f      	ldr	r3, [pc, #252]	; (8003d98 <HAL_RCC_OscConfig+0x2b0>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca0:	f7fd fb6c 	bl	800137c <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ca8:	f7fd fb68 	bl	800137c <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e14d      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cba:	4b36      	ldr	r3, [pc, #216]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f0      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0308 	and.w	r3, r3, #8
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d030      	beq.n	8003d34 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d016      	beq.n	8003d08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cda:	4b30      	ldr	r3, [pc, #192]	; (8003d9c <HAL_RCC_OscConfig+0x2b4>)
 8003cdc:	2201      	movs	r2, #1
 8003cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce0:	f7fd fb4c 	bl	800137c <HAL_GetTick>
 8003ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ce6:	e008      	b.n	8003cfa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ce8:	f7fd fb48 	bl	800137c <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e12d      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cfa:	4b26      	ldr	r3, [pc, #152]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003cfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d0f0      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x200>
 8003d06:	e015      	b.n	8003d34 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d08:	4b24      	ldr	r3, [pc, #144]	; (8003d9c <HAL_RCC_OscConfig+0x2b4>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0e:	f7fd fb35 	bl	800137c <HAL_GetTick>
 8003d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d16:	f7fd fb31 	bl	800137c <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e116      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d28:	4b1a      	ldr	r3, [pc, #104]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003d2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1f0      	bne.n	8003d16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 80a0 	beq.w	8003e82 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d42:	2300      	movs	r3, #0
 8003d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d46:	4b13      	ldr	r3, [pc, #76]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10f      	bne.n	8003d72 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	4b0f      	ldr	r3, [pc, #60]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5a:	4a0e      	ldr	r2, [pc, #56]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d60:	6413      	str	r3, [r2, #64]	; 0x40
 8003d62:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <HAL_RCC_OscConfig+0x2ac>)
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d72:	4b0b      	ldr	r3, [pc, #44]	; (8003da0 <HAL_RCC_OscConfig+0x2b8>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d121      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d7e:	4b08      	ldr	r3, [pc, #32]	; (8003da0 <HAL_RCC_OscConfig+0x2b8>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a07      	ldr	r2, [pc, #28]	; (8003da0 <HAL_RCC_OscConfig+0x2b8>)
 8003d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d8a:	f7fd faf7 	bl	800137c <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d90:	e011      	b.n	8003db6 <HAL_RCC_OscConfig+0x2ce>
 8003d92:	bf00      	nop
 8003d94:	40023800 	.word	0x40023800
 8003d98:	42470000 	.word	0x42470000
 8003d9c:	42470e80 	.word	0x42470e80
 8003da0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003da4:	f7fd faea 	bl	800137c <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e0cf      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db6:	4b6a      	ldr	r3, [pc, #424]	; (8003f60 <HAL_RCC_OscConfig+0x478>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0f0      	beq.n	8003da4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d106      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x2f0>
 8003dca:	4b66      	ldr	r3, [pc, #408]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dce:	4a65      	ldr	r2, [pc, #404]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003dd0:	f043 0301 	orr.w	r3, r3, #1
 8003dd4:	6713      	str	r3, [r2, #112]	; 0x70
 8003dd6:	e01c      	b.n	8003e12 <HAL_RCC_OscConfig+0x32a>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2b05      	cmp	r3, #5
 8003dde:	d10c      	bne.n	8003dfa <HAL_RCC_OscConfig+0x312>
 8003de0:	4b60      	ldr	r3, [pc, #384]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de4:	4a5f      	ldr	r2, [pc, #380]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003de6:	f043 0304 	orr.w	r3, r3, #4
 8003dea:	6713      	str	r3, [r2, #112]	; 0x70
 8003dec:	4b5d      	ldr	r3, [pc, #372]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df0:	4a5c      	ldr	r2, [pc, #368]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003df2:	f043 0301 	orr.w	r3, r3, #1
 8003df6:	6713      	str	r3, [r2, #112]	; 0x70
 8003df8:	e00b      	b.n	8003e12 <HAL_RCC_OscConfig+0x32a>
 8003dfa:	4b5a      	ldr	r3, [pc, #360]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfe:	4a59      	ldr	r2, [pc, #356]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e00:	f023 0301 	bic.w	r3, r3, #1
 8003e04:	6713      	str	r3, [r2, #112]	; 0x70
 8003e06:	4b57      	ldr	r3, [pc, #348]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e0a:	4a56      	ldr	r2, [pc, #344]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e0c:	f023 0304 	bic.w	r3, r3, #4
 8003e10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d015      	beq.n	8003e46 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1a:	f7fd faaf 	bl	800137c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e20:	e00a      	b.n	8003e38 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e22:	f7fd faab 	bl	800137c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e08e      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e38:	4b4a      	ldr	r3, [pc, #296]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0ee      	beq.n	8003e22 <HAL_RCC_OscConfig+0x33a>
 8003e44:	e014      	b.n	8003e70 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e46:	f7fd fa99 	bl	800137c <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e4c:	e00a      	b.n	8003e64 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e4e:	f7fd fa95 	bl	800137c <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e078      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e64:	4b3f      	ldr	r3, [pc, #252]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1ee      	bne.n	8003e4e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e70:	7dfb      	ldrb	r3, [r7, #23]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d105      	bne.n	8003e82 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e76:	4b3b      	ldr	r3, [pc, #236]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	4a3a      	ldr	r2, [pc, #232]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d064      	beq.n	8003f54 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e8a:	4b36      	ldr	r3, [pc, #216]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d05c      	beq.n	8003f50 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d141      	bne.n	8003f22 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9e:	4b32      	ldr	r3, [pc, #200]	; (8003f68 <HAL_RCC_OscConfig+0x480>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7fd fa6a 	bl	800137c <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eac:	f7fd fa66 	bl	800137c <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e04b      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ebe:	4b29      	ldr	r3, [pc, #164]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69da      	ldr	r2, [r3, #28]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed8:	019b      	lsls	r3, r3, #6
 8003eda:	431a      	orrs	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee0:	085b      	lsrs	r3, r3, #1
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	041b      	lsls	r3, r3, #16
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eec:	061b      	lsls	r3, r3, #24
 8003eee:	491d      	ldr	r1, [pc, #116]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ef4:	4b1c      	ldr	r3, [pc, #112]	; (8003f68 <HAL_RCC_OscConfig+0x480>)
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efa:	f7fd fa3f 	bl	800137c <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f00:	e008      	b.n	8003f14 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f02:	f7fd fa3b 	bl	800137c <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e020      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f14:	4b13      	ldr	r3, [pc, #76]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f0      	beq.n	8003f02 <HAL_RCC_OscConfig+0x41a>
 8003f20:	e018      	b.n	8003f54 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f22:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <HAL_RCC_OscConfig+0x480>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f28:	f7fd fa28 	bl	800137c <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f30:	f7fd fa24 	bl	800137c <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e009      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f42:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <HAL_RCC_OscConfig+0x47c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0x448>
 8003f4e:	e001      	b.n	8003f54 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3718      	adds	r7, #24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	40007000 	.word	0x40007000
 8003f64:	40023800 	.word	0x40023800
 8003f68:	42470060 	.word	0x42470060

08003f6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0ca      	b.n	8004116 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f80:	4b67      	ldr	r3, [pc, #412]	; (8004120 <HAL_RCC_ClockConfig+0x1b4>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 030f 	and.w	r3, r3, #15
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d90c      	bls.n	8003fa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f8e:	4b64      	ldr	r3, [pc, #400]	; (8004120 <HAL_RCC_ClockConfig+0x1b4>)
 8003f90:	683a      	ldr	r2, [r7, #0]
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f96:	4b62      	ldr	r3, [pc, #392]	; (8004120 <HAL_RCC_ClockConfig+0x1b4>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e0b6      	b.n	8004116 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d020      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0304 	and.w	r3, r3, #4
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d005      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fc0:	4b58      	ldr	r3, [pc, #352]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	4a57      	ldr	r2, [pc, #348]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003fca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d005      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fd8:	4b52      	ldr	r3, [pc, #328]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	4a51      	ldr	r2, [pc, #324]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003fde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003fe2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe4:	4b4f      	ldr	r3, [pc, #316]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	494c      	ldr	r1, [pc, #304]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d044      	beq.n	800408c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d107      	bne.n	800401a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	4b46      	ldr	r3, [pc, #280]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d119      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e07d      	b.n	8004116 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d003      	beq.n	800402a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004026:	2b03      	cmp	r3, #3
 8004028:	d107      	bne.n	800403a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402a:	4b3e      	ldr	r3, [pc, #248]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d109      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e06d      	b.n	8004116 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800403a:	4b3a      	ldr	r3, [pc, #232]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e065      	b.n	8004116 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800404a:	4b36      	ldr	r3, [pc, #216]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f023 0203 	bic.w	r2, r3, #3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4933      	ldr	r1, [pc, #204]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 8004058:	4313      	orrs	r3, r2
 800405a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800405c:	f7fd f98e 	bl	800137c <HAL_GetTick>
 8004060:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004062:	e00a      	b.n	800407a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004064:	f7fd f98a 	bl	800137c <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d901      	bls.n	800407a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e04d      	b.n	8004116 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800407a:	4b2a      	ldr	r3, [pc, #168]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 020c 	and.w	r2, r3, #12
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	429a      	cmp	r2, r3
 800408a:	d1eb      	bne.n	8004064 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800408c:	4b24      	ldr	r3, [pc, #144]	; (8004120 <HAL_RCC_ClockConfig+0x1b4>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 030f 	and.w	r3, r3, #15
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d20c      	bcs.n	80040b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409a:	4b21      	ldr	r3, [pc, #132]	; (8004120 <HAL_RCC_ClockConfig+0x1b4>)
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	b2d2      	uxtb	r2, r2
 80040a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a2:	4b1f      	ldr	r3, [pc, #124]	; (8004120 <HAL_RCC_ClockConfig+0x1b4>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d001      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e030      	b.n	8004116 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d008      	beq.n	80040d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c0:	4b18      	ldr	r3, [pc, #96]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4915      	ldr	r1, [pc, #84]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d009      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040de:	4b11      	ldr	r3, [pc, #68]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	490d      	ldr	r1, [pc, #52]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040f2:	f000 f81d 	bl	8004130 <HAL_RCC_GetSysClockFreq>
 80040f6:	4601      	mov	r1, r0
 80040f8:	4b0a      	ldr	r3, [pc, #40]	; (8004124 <HAL_RCC_ClockConfig+0x1b8>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	4a09      	ldr	r2, [pc, #36]	; (8004128 <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	5cd3      	ldrb	r3, [r2, r3]
 8004106:	fa21 f303 	lsr.w	r3, r1, r3
 800410a:	4a08      	ldr	r2, [pc, #32]	; (800412c <HAL_RCC_ClockConfig+0x1c0>)
 800410c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800410e:	2000      	movs	r0, #0
 8004110:	f7fd f8f0 	bl	80012f4 <HAL_InitTick>

  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	40023c00 	.word	0x40023c00
 8004124:	40023800 	.word	0x40023800
 8004128:	0800db60 	.word	0x0800db60
 800412c:	20000008 	.word	0x20000008

08004130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004136:	2300      	movs	r3, #0
 8004138:	607b      	str	r3, [r7, #4]
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	2300      	movs	r3, #0
 8004140:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004142:	2300      	movs	r3, #0
 8004144:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004146:	4b50      	ldr	r3, [pc, #320]	; (8004288 <HAL_RCC_GetSysClockFreq+0x158>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 030c 	and.w	r3, r3, #12
 800414e:	2b04      	cmp	r3, #4
 8004150:	d007      	beq.n	8004162 <HAL_RCC_GetSysClockFreq+0x32>
 8004152:	2b08      	cmp	r3, #8
 8004154:	d008      	beq.n	8004168 <HAL_RCC_GetSysClockFreq+0x38>
 8004156:	2b00      	cmp	r3, #0
 8004158:	f040 808d 	bne.w	8004276 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800415c:	4b4b      	ldr	r3, [pc, #300]	; (800428c <HAL_RCC_GetSysClockFreq+0x15c>)
 800415e:	60bb      	str	r3, [r7, #8]
       break;
 8004160:	e08c      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004162:	4b4b      	ldr	r3, [pc, #300]	; (8004290 <HAL_RCC_GetSysClockFreq+0x160>)
 8004164:	60bb      	str	r3, [r7, #8]
      break;
 8004166:	e089      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004168:	4b47      	ldr	r3, [pc, #284]	; (8004288 <HAL_RCC_GetSysClockFreq+0x158>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004170:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004172:	4b45      	ldr	r3, [pc, #276]	; (8004288 <HAL_RCC_GetSysClockFreq+0x158>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d023      	beq.n	80041c6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800417e:	4b42      	ldr	r3, [pc, #264]	; (8004288 <HAL_RCC_GetSysClockFreq+0x158>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	099b      	lsrs	r3, r3, #6
 8004184:	f04f 0400 	mov.w	r4, #0
 8004188:	f240 11ff 	movw	r1, #511	; 0x1ff
 800418c:	f04f 0200 	mov.w	r2, #0
 8004190:	ea03 0501 	and.w	r5, r3, r1
 8004194:	ea04 0602 	and.w	r6, r4, r2
 8004198:	4a3d      	ldr	r2, [pc, #244]	; (8004290 <HAL_RCC_GetSysClockFreq+0x160>)
 800419a:	fb02 f106 	mul.w	r1, r2, r6
 800419e:	2200      	movs	r2, #0
 80041a0:	fb02 f205 	mul.w	r2, r2, r5
 80041a4:	440a      	add	r2, r1
 80041a6:	493a      	ldr	r1, [pc, #232]	; (8004290 <HAL_RCC_GetSysClockFreq+0x160>)
 80041a8:	fba5 0101 	umull	r0, r1, r5, r1
 80041ac:	1853      	adds	r3, r2, r1
 80041ae:	4619      	mov	r1, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f04f 0400 	mov.w	r4, #0
 80041b6:	461a      	mov	r2, r3
 80041b8:	4623      	mov	r3, r4
 80041ba:	f7fc fea3 	bl	8000f04 <__aeabi_uldivmod>
 80041be:	4603      	mov	r3, r0
 80041c0:	460c      	mov	r4, r1
 80041c2:	60fb      	str	r3, [r7, #12]
 80041c4:	e049      	b.n	800425a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041c6:	4b30      	ldr	r3, [pc, #192]	; (8004288 <HAL_RCC_GetSysClockFreq+0x158>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	099b      	lsrs	r3, r3, #6
 80041cc:	f04f 0400 	mov.w	r4, #0
 80041d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	ea03 0501 	and.w	r5, r3, r1
 80041dc:	ea04 0602 	and.w	r6, r4, r2
 80041e0:	4629      	mov	r1, r5
 80041e2:	4632      	mov	r2, r6
 80041e4:	f04f 0300 	mov.w	r3, #0
 80041e8:	f04f 0400 	mov.w	r4, #0
 80041ec:	0154      	lsls	r4, r2, #5
 80041ee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80041f2:	014b      	lsls	r3, r1, #5
 80041f4:	4619      	mov	r1, r3
 80041f6:	4622      	mov	r2, r4
 80041f8:	1b49      	subs	r1, r1, r5
 80041fa:	eb62 0206 	sbc.w	r2, r2, r6
 80041fe:	f04f 0300 	mov.w	r3, #0
 8004202:	f04f 0400 	mov.w	r4, #0
 8004206:	0194      	lsls	r4, r2, #6
 8004208:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800420c:	018b      	lsls	r3, r1, #6
 800420e:	1a5b      	subs	r3, r3, r1
 8004210:	eb64 0402 	sbc.w	r4, r4, r2
 8004214:	f04f 0100 	mov.w	r1, #0
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	00e2      	lsls	r2, r4, #3
 800421e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004222:	00d9      	lsls	r1, r3, #3
 8004224:	460b      	mov	r3, r1
 8004226:	4614      	mov	r4, r2
 8004228:	195b      	adds	r3, r3, r5
 800422a:	eb44 0406 	adc.w	r4, r4, r6
 800422e:	f04f 0100 	mov.w	r1, #0
 8004232:	f04f 0200 	mov.w	r2, #0
 8004236:	02a2      	lsls	r2, r4, #10
 8004238:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800423c:	0299      	lsls	r1, r3, #10
 800423e:	460b      	mov	r3, r1
 8004240:	4614      	mov	r4, r2
 8004242:	4618      	mov	r0, r3
 8004244:	4621      	mov	r1, r4
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f04f 0400 	mov.w	r4, #0
 800424c:	461a      	mov	r2, r3
 800424e:	4623      	mov	r3, r4
 8004250:	f7fc fe58 	bl	8000f04 <__aeabi_uldivmod>
 8004254:	4603      	mov	r3, r0
 8004256:	460c      	mov	r4, r1
 8004258:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800425a:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <HAL_RCC_GetSysClockFreq+0x158>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	0c1b      	lsrs	r3, r3, #16
 8004260:	f003 0303 	and.w	r3, r3, #3
 8004264:	3301      	adds	r3, #1
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004272:	60bb      	str	r3, [r7, #8]
      break;
 8004274:	e002      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004276:	4b05      	ldr	r3, [pc, #20]	; (800428c <HAL_RCC_GetSysClockFreq+0x15c>)
 8004278:	60bb      	str	r3, [r7, #8]
      break;
 800427a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800427c:	68bb      	ldr	r3, [r7, #8]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3714      	adds	r7, #20
 8004282:	46bd      	mov	sp, r7
 8004284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004286:	bf00      	nop
 8004288:	40023800 	.word	0x40023800
 800428c:	00f42400 	.word	0x00f42400
 8004290:	00b71b00 	.word	0x00b71b00

08004294 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004298:	4b03      	ldr	r3, [pc, #12]	; (80042a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800429a:	681b      	ldr	r3, [r3, #0]
}
 800429c:	4618      	mov	r0, r3
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	20000008 	.word	0x20000008

080042ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042b0:	f7ff fff0 	bl	8004294 <HAL_RCC_GetHCLKFreq>
 80042b4:	4601      	mov	r1, r0
 80042b6:	4b05      	ldr	r3, [pc, #20]	; (80042cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	0a9b      	lsrs	r3, r3, #10
 80042bc:	f003 0307 	and.w	r3, r3, #7
 80042c0:	4a03      	ldr	r2, [pc, #12]	; (80042d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042c2:	5cd3      	ldrb	r3, [r2, r3]
 80042c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	40023800 	.word	0x40023800
 80042d0:	0800db70 	.word	0x0800db70

080042d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80042d8:	f7ff ffdc 	bl	8004294 <HAL_RCC_GetHCLKFreq>
 80042dc:	4601      	mov	r1, r0
 80042de:	4b05      	ldr	r3, [pc, #20]	; (80042f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	0b5b      	lsrs	r3, r3, #13
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	4a03      	ldr	r2, [pc, #12]	; (80042f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042ea:	5cd3      	ldrb	r3, [r2, r3]
 80042ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40023800 	.word	0x40023800
 80042f8:	0800db70 	.word	0x0800db70

080042fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e056      	b.n	80043bc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d106      	bne.n	800432e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f005 fd9f 	bl	8009e6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2202      	movs	r2, #2
 8004332:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004344:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685a      	ldr	r2, [r3, #4]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	431a      	orrs	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	ea42 0103 	orr.w	r1, r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	430a      	orrs	r2, r1
 8004384:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	0c1b      	lsrs	r3, r3, #16
 800438c:	f003 0104 	and.w	r1, r3, #4
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	69da      	ldr	r2, [r3, #28]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043aa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3708      	adds	r7, #8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b088      	sub	sp, #32
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	4613      	mov	r3, r2
 80043d2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d101      	bne.n	80043e6 <HAL_SPI_Transmit+0x22>
 80043e2:	2302      	movs	r3, #2
 80043e4:	e11e      	b.n	8004624 <HAL_SPI_Transmit+0x260>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ee:	f7fc ffc5 	bl	800137c <HAL_GetTick>
 80043f2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80043f4:	88fb      	ldrh	r3, [r7, #6]
 80043f6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b01      	cmp	r3, #1
 8004402:	d002      	beq.n	800440a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004404:	2302      	movs	r3, #2
 8004406:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004408:	e103      	b.n	8004612 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d002      	beq.n	8004416 <HAL_SPI_Transmit+0x52>
 8004410:	88fb      	ldrh	r3, [r7, #6]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	77fb      	strb	r3, [r7, #31]
    goto error;
 800441a:	e0fa      	b.n	8004612 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2203      	movs	r2, #3
 8004420:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	68ba      	ldr	r2, [r7, #8]
 800442e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	88fa      	ldrh	r2, [r7, #6]
 8004434:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	88fa      	ldrh	r2, [r7, #6]
 800443a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004462:	d107      	bne.n	8004474 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004472:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800447e:	2b40      	cmp	r3, #64	; 0x40
 8004480:	d007      	beq.n	8004492 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004490:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800449a:	d14b      	bne.n	8004534 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d002      	beq.n	80044aa <HAL_SPI_Transmit+0xe6>
 80044a4:	8afb      	ldrh	r3, [r7, #22]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d13e      	bne.n	8004528 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	881a      	ldrh	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ba:	1c9a      	adds	r2, r3, #2
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	3b01      	subs	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044ce:	e02b      	b.n	8004528 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d112      	bne.n	8004504 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	881a      	ldrh	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ee:	1c9a      	adds	r2, r3, #2
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	3b01      	subs	r3, #1
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	86da      	strh	r2, [r3, #54]	; 0x36
 8004502:	e011      	b.n	8004528 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004504:	f7fc ff3a 	bl	800137c <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	d803      	bhi.n	800451c <HAL_SPI_Transmit+0x158>
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451a:	d102      	bne.n	8004522 <HAL_SPI_Transmit+0x15e>
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d102      	bne.n	8004528 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004526:	e074      	b.n	8004612 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800452c:	b29b      	uxth	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1ce      	bne.n	80044d0 <HAL_SPI_Transmit+0x10c>
 8004532:	e04c      	b.n	80045ce <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d002      	beq.n	8004542 <HAL_SPI_Transmit+0x17e>
 800453c:	8afb      	ldrh	r3, [r7, #22]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d140      	bne.n	80045c4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	7812      	ldrb	r2, [r2, #0]
 800454e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004554:	1c5a      	adds	r2, r3, #1
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004568:	e02c      	b.n	80045c4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b02      	cmp	r3, #2
 8004576:	d113      	bne.n	80045a0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	330c      	adds	r3, #12
 8004582:	7812      	ldrb	r2, [r2, #0]
 8004584:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004594:	b29b      	uxth	r3, r3
 8004596:	3b01      	subs	r3, #1
 8004598:	b29a      	uxth	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	86da      	strh	r2, [r3, #54]	; 0x36
 800459e:	e011      	b.n	80045c4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045a0:	f7fc feec 	bl	800137c <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d803      	bhi.n	80045b8 <HAL_SPI_Transmit+0x1f4>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045b6:	d102      	bne.n	80045be <HAL_SPI_Transmit+0x1fa>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d102      	bne.n	80045c4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045c2:	e026      	b.n	8004612 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1cd      	bne.n	800456a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045ce:	69ba      	ldr	r2, [r7, #24]
 80045d0:	6839      	ldr	r1, [r7, #0]
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 fba4 	bl	8004d20 <SPI_EndRxTxTransaction>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d002      	beq.n	80045e4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2220      	movs	r2, #32
 80045e2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10a      	bne.n	8004602 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	613b      	str	r3, [r7, #16]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	613b      	str	r3, [r7, #16]
 8004600:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004606:	2b00      	cmp	r3, #0
 8004608:	d002      	beq.n	8004610 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	77fb      	strb	r3, [r7, #31]
 800460e:	e000      	b.n	8004612 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004610:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004622:	7ffb      	ldrb	r3, [r7, #31]
}
 8004624:	4618      	mov	r0, r3
 8004626:	3720      	adds	r7, #32
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b088      	sub	sp, #32
 8004630:	af02      	add	r7, sp, #8
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	603b      	str	r3, [r7, #0]
 8004638:	4613      	mov	r3, r2
 800463a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800463c:	2300      	movs	r3, #0
 800463e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004648:	d112      	bne.n	8004670 <HAL_SPI_Receive+0x44>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10e      	bne.n	8004670 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2204      	movs	r2, #4
 8004656:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800465a:	88fa      	ldrh	r2, [r7, #6]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	4613      	mov	r3, r2
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	68b9      	ldr	r1, [r7, #8]
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 f8e9 	bl	800483e <HAL_SPI_TransmitReceive>
 800466c:	4603      	mov	r3, r0
 800466e:	e0e2      	b.n	8004836 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004676:	2b01      	cmp	r3, #1
 8004678:	d101      	bne.n	800467e <HAL_SPI_Receive+0x52>
 800467a:	2302      	movs	r3, #2
 800467c:	e0db      	b.n	8004836 <HAL_SPI_Receive+0x20a>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004686:	f7fc fe79 	bl	800137c <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2b01      	cmp	r3, #1
 8004696:	d002      	beq.n	800469e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004698:	2302      	movs	r3, #2
 800469a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800469c:	e0c2      	b.n	8004824 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d002      	beq.n	80046aa <HAL_SPI_Receive+0x7e>
 80046a4:	88fb      	ldrh	r3, [r7, #6]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d102      	bne.n	80046b0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046ae:	e0b9      	b.n	8004824 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2204      	movs	r2, #4
 80046b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	88fa      	ldrh	r2, [r7, #6]
 80046c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	88fa      	ldrh	r2, [r7, #6]
 80046ce:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046f6:	d107      	bne.n	8004708 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004706:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004712:	2b40      	cmp	r3, #64	; 0x40
 8004714:	d007      	beq.n	8004726 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004724:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d162      	bne.n	80047f4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800472e:	e02e      	b.n	800478e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	2b01      	cmp	r3, #1
 800473c:	d115      	bne.n	800476a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f103 020c 	add.w	r2, r3, #12
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474a:	7812      	ldrb	r2, [r2, #0]
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004768:	e011      	b.n	800478e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800476a:	f7fc fe07 	bl	800137c <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	429a      	cmp	r2, r3
 8004778:	d803      	bhi.n	8004782 <HAL_SPI_Receive+0x156>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004780:	d102      	bne.n	8004788 <HAL_SPI_Receive+0x15c>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d102      	bne.n	800478e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800478c:	e04a      	b.n	8004824 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004792:	b29b      	uxth	r3, r3
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1cb      	bne.n	8004730 <HAL_SPI_Receive+0x104>
 8004798:	e031      	b.n	80047fe <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d113      	bne.n	80047d0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b2:	b292      	uxth	r2, r2
 80047b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ba:	1c9a      	adds	r2, r3, #2
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047ce:	e011      	b.n	80047f4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047d0:	f7fc fdd4 	bl	800137c <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d803      	bhi.n	80047e8 <HAL_SPI_Receive+0x1bc>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e6:	d102      	bne.n	80047ee <HAL_SPI_Receive+0x1c2>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d102      	bne.n	80047f4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80047f2:	e017      	b.n	8004824 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1cd      	bne.n	800479a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	6839      	ldr	r1, [r7, #0]
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 fa27 	bl	8004c56 <SPI_EndRxTransaction>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2220      	movs	r2, #32
 8004812:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004818:	2b00      	cmp	r3, #0
 800481a:	d002      	beq.n	8004822 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	75fb      	strb	r3, [r7, #23]
 8004820:	e000      	b.n	8004824 <HAL_SPI_Receive+0x1f8>
  }

error :
 8004822:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004834:	7dfb      	ldrb	r3, [r7, #23]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b08c      	sub	sp, #48	; 0x30
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	607a      	str	r2, [r7, #4]
 800484a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800484c:	2301      	movs	r3, #1
 800484e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004850:	2300      	movs	r3, #0
 8004852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800485c:	2b01      	cmp	r3, #1
 800485e:	d101      	bne.n	8004864 <HAL_SPI_TransmitReceive+0x26>
 8004860:	2302      	movs	r3, #2
 8004862:	e18a      	b.n	8004b7a <HAL_SPI_TransmitReceive+0x33c>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800486c:	f7fc fd86 	bl	800137c <HAL_GetTick>
 8004870:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004878:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004882:	887b      	ldrh	r3, [r7, #2]
 8004884:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004886:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800488a:	2b01      	cmp	r3, #1
 800488c:	d00f      	beq.n	80048ae <HAL_SPI_TransmitReceive+0x70>
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004894:	d107      	bne.n	80048a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d103      	bne.n	80048a6 <HAL_SPI_TransmitReceive+0x68>
 800489e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048a2:	2b04      	cmp	r3, #4
 80048a4:	d003      	beq.n	80048ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80048a6:	2302      	movs	r3, #2
 80048a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048ac:	e15b      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d005      	beq.n	80048c0 <HAL_SPI_TransmitReceive+0x82>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d002      	beq.n	80048c0 <HAL_SPI_TransmitReceive+0x82>
 80048ba:	887b      	ldrh	r3, [r7, #2]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d103      	bne.n	80048c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048c6:	e14e      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b04      	cmp	r3, #4
 80048d2:	d003      	beq.n	80048dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2205      	movs	r2, #5
 80048d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	887a      	ldrh	r2, [r7, #2]
 80048ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	887a      	ldrh	r2, [r7, #2]
 80048f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	887a      	ldrh	r2, [r7, #2]
 80048fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	887a      	ldrh	r2, [r7, #2]
 8004904:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800491c:	2b40      	cmp	r3, #64	; 0x40
 800491e:	d007      	beq.n	8004930 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800492e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004938:	d178      	bne.n	8004a2c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_SPI_TransmitReceive+0x10a>
 8004942:	8b7b      	ldrh	r3, [r7, #26]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d166      	bne.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	881a      	ldrh	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004958:	1c9a      	adds	r2, r3, #2
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004962:	b29b      	uxth	r3, r3
 8004964:	3b01      	subs	r3, #1
 8004966:	b29a      	uxth	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800496c:	e053      	b.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b02      	cmp	r3, #2
 800497a:	d11b      	bne.n	80049b4 <HAL_SPI_TransmitReceive+0x176>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004980:	b29b      	uxth	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	d016      	beq.n	80049b4 <HAL_SPI_TransmitReceive+0x176>
 8004986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004988:	2b01      	cmp	r3, #1
 800498a:	d113      	bne.n	80049b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004990:	881a      	ldrh	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499c:	1c9a      	adds	r2, r3, #2
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d119      	bne.n	80049f6 <HAL_SPI_TransmitReceive+0x1b8>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d014      	beq.n	80049f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d6:	b292      	uxth	r2, r2
 80049d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049de:	1c9a      	adds	r2, r3, #2
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	3b01      	subs	r3, #1
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049f2:	2301      	movs	r3, #1
 80049f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049f6:	f7fc fcc1 	bl	800137c <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d807      	bhi.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
 8004a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0c:	d003      	beq.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a14:	e0a7      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1a6      	bne.n	800496e <HAL_SPI_TransmitReceive+0x130>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1a1      	bne.n	800496e <HAL_SPI_TransmitReceive+0x130>
 8004a2a:	e07c      	b.n	8004b26 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <HAL_SPI_TransmitReceive+0x1fc>
 8004a34:	8b7b      	ldrh	r3, [r7, #26]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d16b      	bne.n	8004b12 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	330c      	adds	r3, #12
 8004a44:	7812      	ldrb	r2, [r2, #0]
 8004a46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4c:	1c5a      	adds	r2, r3, #1
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a60:	e057      	b.n	8004b12 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d11c      	bne.n	8004aaa <HAL_SPI_TransmitReceive+0x26c>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d017      	beq.n	8004aaa <HAL_SPI_TransmitReceive+0x26c>
 8004a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d114      	bne.n	8004aaa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	330c      	adds	r3, #12
 8004a8a:	7812      	ldrb	r2, [r2, #0]
 8004a8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a92:	1c5a      	adds	r2, r3, #1
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d119      	bne.n	8004aec <HAL_SPI_TransmitReceive+0x2ae>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d014      	beq.n	8004aec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004aec:	f7fc fc46 	bl	800137c <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d803      	bhi.n	8004b04 <HAL_SPI_TransmitReceive+0x2c6>
 8004afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b02:	d102      	bne.n	8004b0a <HAL_SPI_TransmitReceive+0x2cc>
 8004b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d103      	bne.n	8004b12 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b10:	e029      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1a2      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x224>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d19d      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 f8f8 	bl	8004d20 <SPI_EndRxTxTransaction>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d006      	beq.n	8004b44 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b42:	e010      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10b      	bne.n	8004b64 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	e000      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004b64:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3730      	adds	r7, #48	; 0x30
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b084      	sub	sp, #16
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	60f8      	str	r0, [r7, #12]
 8004b8a:	60b9      	str	r1, [r7, #8]
 8004b8c:	603b      	str	r3, [r7, #0]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b92:	e04c      	b.n	8004c2e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9a:	d048      	beq.n	8004c2e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004b9c:	f7fc fbee 	bl	800137c <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d902      	bls.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d13d      	bne.n	8004c2e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bca:	d111      	bne.n	8004bf0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bd4:	d004      	beq.n	8004be0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bde:	d107      	bne.n	8004bf0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bf8:	d10f      	bne.n	8004c1a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e00f      	b.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	4013      	ands	r3, r2
 8004c38:	68ba      	ldr	r2, [r7, #8]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	bf0c      	ite	eq
 8004c3e:	2301      	moveq	r3, #1
 8004c40:	2300      	movne	r3, #0
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	461a      	mov	r2, r3
 8004c46:	79fb      	ldrb	r3, [r7, #7]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d1a3      	bne.n	8004b94 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b086      	sub	sp, #24
 8004c5a:	af02      	add	r7, sp, #8
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c6a:	d111      	bne.n	8004c90 <SPI_EndRxTransaction+0x3a>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c74:	d004      	beq.n	8004c80 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c7e:	d107      	bne.n	8004c90 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c8e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c98:	d12a      	bne.n	8004cf0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ca2:	d012      	beq.n	8004cca <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2200      	movs	r2, #0
 8004cac:	2180      	movs	r1, #128	; 0x80
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f7ff ff67 	bl	8004b82 <SPI_WaitFlagStateUntilTimeout>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d02d      	beq.n	8004d16 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cbe:	f043 0220 	orr.w	r2, r3, #32
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e026      	b.n	8004d18 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f7ff ff54 	bl	8004b82 <SPI_WaitFlagStateUntilTimeout>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d01a      	beq.n	8004d16 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce4:	f043 0220 	orr.w	r2, r3, #32
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e013      	b.n	8004d18 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f7ff ff41 	bl	8004b82 <SPI_WaitFlagStateUntilTimeout>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d007      	beq.n	8004d16 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d0a:	f043 0220 	orr.w	r2, r3, #32
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e000      	b.n	8004d18 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b088      	sub	sp, #32
 8004d24:	af02      	add	r7, sp, #8
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d2c:	4b1b      	ldr	r3, [pc, #108]	; (8004d9c <SPI_EndRxTxTransaction+0x7c>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a1b      	ldr	r2, [pc, #108]	; (8004da0 <SPI_EndRxTxTransaction+0x80>)
 8004d32:	fba2 2303 	umull	r2, r3, r2, r3
 8004d36:	0d5b      	lsrs	r3, r3, #21
 8004d38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d3c:	fb02 f303 	mul.w	r3, r2, r3
 8004d40:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d4a:	d112      	bne.n	8004d72 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	9300      	str	r3, [sp, #0]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	2200      	movs	r2, #0
 8004d54:	2180      	movs	r1, #128	; 0x80
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f7ff ff13 	bl	8004b82 <SPI_WaitFlagStateUntilTimeout>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d016      	beq.n	8004d90 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d66:	f043 0220 	orr.w	r2, r3, #32
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e00f      	b.n	8004d92 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d88:	2b80      	cmp	r3, #128	; 0x80
 8004d8a:	d0f2      	beq.n	8004d72 <SPI_EndRxTxTransaction+0x52>
 8004d8c:	e000      	b.n	8004d90 <SPI_EndRxTxTransaction+0x70>
        break;
 8004d8e:	bf00      	nop
  }

  return HAL_OK;
 8004d90:	2300      	movs	r3, #0
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20000008 	.word	0x20000008
 8004da0:	165e9f81 	.word	0x165e9f81

08004da4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e01d      	b.n	8004df2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d106      	bne.n	8004dd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f005 f94c 	bl	800a068 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3304      	adds	r3, #4
 8004de0:	4619      	mov	r1, r3
 8004de2:	4610      	mov	r0, r2
 8004de4:	f000 fb56 	bl	8005494 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3708      	adds	r7, #8
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b085      	sub	sp, #20
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68da      	ldr	r2, [r3, #12]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f042 0201 	orr.w	r2, r2, #1
 8004e10:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2b06      	cmp	r3, #6
 8004e22:	d007      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0201 	orr.w	r2, r2, #1
 8004e32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b082      	sub	sp, #8
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e01d      	b.n	8004e90 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d106      	bne.n	8004e6e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f005 f8c5 	bl	8009ff8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2202      	movs	r2, #2
 8004e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	3304      	adds	r3, #4
 8004e7e:	4619      	mov	r1, r3
 8004e80:	4610      	mov	r0, r2
 8004e82:	f000 fb07 	bl	8005494 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3708      	adds	r7, #8
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	6839      	ldr	r1, [r7, #0]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fd42 	bl	8005934 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a15      	ldr	r2, [pc, #84]	; (8004f0c <HAL_TIM_PWM_Start+0x74>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d004      	beq.n	8004ec4 <HAL_TIM_PWM_Start+0x2c>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a14      	ldr	r2, [pc, #80]	; (8004f10 <HAL_TIM_PWM_Start+0x78>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d101      	bne.n	8004ec8 <HAL_TIM_PWM_Start+0x30>
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <HAL_TIM_PWM_Start+0x32>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d007      	beq.n	8004ede <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004edc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2b06      	cmp	r3, #6
 8004eee:	d007      	beq.n	8004f00 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f042 0201 	orr.w	r2, r2, #1
 8004efe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	40010000 	.word	0x40010000
 8004f10:	40010400 	.word	0x40010400

08004f14 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e083      	b.n	8005030 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d106      	bne.n	8004f42 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f004 ffdd 	bl	8009efc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2202      	movs	r2, #2
 8004f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6812      	ldr	r2, [r2, #0]
 8004f54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f58:	f023 0307 	bic.w	r3, r3, #7
 8004f5c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	3304      	adds	r3, #4
 8004f66:	4619      	mov	r1, r3
 8004f68:	4610      	mov	r0, r2
 8004f6a:	f000 fa93 	bl	8005494 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f96:	f023 0303 	bic.w	r3, r3, #3
 8004f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	021b      	lsls	r3, r3, #8
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004fb4:	f023 030c 	bic.w	r3, r3, #12
 8004fb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	68da      	ldr	r2, [r3, #12]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	021b      	lsls	r3, r3, #8
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	011a      	lsls	r2, r3, #4
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	031b      	lsls	r3, r3, #12
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004ff2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004ffa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	011b      	lsls	r3, r3, #4
 8005006:	4313      	orrs	r3, r2
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3718      	adds	r7, #24
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d002      	beq.n	800504e <HAL_TIM_Encoder_Start+0x16>
 8005048:	2b04      	cmp	r3, #4
 800504a:	d008      	beq.n	800505e <HAL_TIM_Encoder_Start+0x26>
 800504c:	e00f      	b.n	800506e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2201      	movs	r2, #1
 8005054:	2100      	movs	r1, #0
 8005056:	4618      	mov	r0, r3
 8005058:	f000 fc6c 	bl	8005934 <TIM_CCxChannelCmd>
      break;
 800505c:	e016      	b.n	800508c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2201      	movs	r2, #1
 8005064:	2104      	movs	r1, #4
 8005066:	4618      	mov	r0, r3
 8005068:	f000 fc64 	bl	8005934 <TIM_CCxChannelCmd>
      break;
 800506c:	e00e      	b.n	800508c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2201      	movs	r2, #1
 8005074:	2100      	movs	r1, #0
 8005076:	4618      	mov	r0, r3
 8005078:	f000 fc5c 	bl	8005934 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2201      	movs	r2, #1
 8005082:	2104      	movs	r1, #4
 8005084:	4618      	mov	r0, r3
 8005086:	f000 fc55 	bl	8005934 <TIM_CCxChannelCmd>
      break;
 800508a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f042 0201 	orr.w	r2, r2, #1
 800509a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	f003 0302 	and.w	r3, r3, #2
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d122      	bne.n	8005102 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d11b      	bne.n	8005102 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f06f 0202 	mvn.w	r2, #2
 80050d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d003      	beq.n	80050f0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f9b5 	bl	8005458 <HAL_TIM_IC_CaptureCallback>
 80050ee:	e005      	b.n	80050fc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 f9a7 	bl	8005444 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f9b8 	bl	800546c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	f003 0304 	and.w	r3, r3, #4
 800510c:	2b04      	cmp	r3, #4
 800510e:	d122      	bne.n	8005156 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	f003 0304 	and.w	r3, r3, #4
 800511a:	2b04      	cmp	r3, #4
 800511c:	d11b      	bne.n	8005156 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f06f 0204 	mvn.w	r2, #4
 8005126:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2202      	movs	r2, #2
 800512c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f98b 	bl	8005458 <HAL_TIM_IC_CaptureCallback>
 8005142:	e005      	b.n	8005150 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f97d 	bl	8005444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f98e 	bl	800546c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b08      	cmp	r3, #8
 8005162:	d122      	bne.n	80051aa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b08      	cmp	r3, #8
 8005170:	d11b      	bne.n	80051aa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f06f 0208 	mvn.w	r2, #8
 800517a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2204      	movs	r2, #4
 8005180:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f003 0303 	and.w	r3, r3, #3
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 f961 	bl	8005458 <HAL_TIM_IC_CaptureCallback>
 8005196:	e005      	b.n	80051a4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f953 	bl	8005444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f964 	bl	800546c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	f003 0310 	and.w	r3, r3, #16
 80051b4:	2b10      	cmp	r3, #16
 80051b6:	d122      	bne.n	80051fe <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	f003 0310 	and.w	r3, r3, #16
 80051c2:	2b10      	cmp	r3, #16
 80051c4:	d11b      	bne.n	80051fe <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f06f 0210 	mvn.w	r2, #16
 80051ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2208      	movs	r2, #8
 80051d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	69db      	ldr	r3, [r3, #28]
 80051dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 f937 	bl	8005458 <HAL_TIM_IC_CaptureCallback>
 80051ea:	e005      	b.n	80051f8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f000 f929 	bl	8005444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 f93a 	bl	800546c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	f003 0301 	and.w	r3, r3, #1
 8005208:	2b01      	cmp	r3, #1
 800520a:	d10e      	bne.n	800522a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b01      	cmp	r3, #1
 8005218:	d107      	bne.n	800522a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f06f 0201 	mvn.w	r2, #1
 8005222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f001 ff2d 	bl	8007084 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005234:	2b80      	cmp	r3, #128	; 0x80
 8005236:	d10e      	bne.n	8005256 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005242:	2b80      	cmp	r3, #128	; 0x80
 8005244:	d107      	bne.n	8005256 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800524e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 fbe3 	bl	8005a1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005260:	2b40      	cmp	r3, #64	; 0x40
 8005262:	d10e      	bne.n	8005282 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800526e:	2b40      	cmp	r3, #64	; 0x40
 8005270:	d107      	bne.n	8005282 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800527a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 f8ff 	bl	8005480 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	f003 0320 	and.w	r3, r3, #32
 800528c:	2b20      	cmp	r3, #32
 800528e:	d10e      	bne.n	80052ae <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	f003 0320 	and.w	r3, r3, #32
 800529a:	2b20      	cmp	r3, #32
 800529c:	d107      	bne.n	80052ae <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f06f 0220 	mvn.w	r2, #32
 80052a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 fbad 	bl	8005a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052ae:	bf00      	nop
 80052b0:	3708      	adds	r7, #8
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
	...

080052b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d101      	bne.n	80052d2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80052ce:	2302      	movs	r3, #2
 80052d0:	e0b4      	b.n	800543c <HAL_TIM_PWM_ConfigChannel+0x184>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2202      	movs	r2, #2
 80052de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b0c      	cmp	r3, #12
 80052e6:	f200 809f 	bhi.w	8005428 <HAL_TIM_PWM_ConfigChannel+0x170>
 80052ea:	a201      	add	r2, pc, #4	; (adr r2, 80052f0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80052ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f0:	08005325 	.word	0x08005325
 80052f4:	08005429 	.word	0x08005429
 80052f8:	08005429 	.word	0x08005429
 80052fc:	08005429 	.word	0x08005429
 8005300:	08005365 	.word	0x08005365
 8005304:	08005429 	.word	0x08005429
 8005308:	08005429 	.word	0x08005429
 800530c:	08005429 	.word	0x08005429
 8005310:	080053a7 	.word	0x080053a7
 8005314:	08005429 	.word	0x08005429
 8005318:	08005429 	.word	0x08005429
 800531c:	08005429 	.word	0x08005429
 8005320:	080053e7 	.word	0x080053e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68b9      	ldr	r1, [r7, #8]
 800532a:	4618      	mov	r0, r3
 800532c:	f000 f952 	bl	80055d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699a      	ldr	r2, [r3, #24]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0208 	orr.w	r2, r2, #8
 800533e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699a      	ldr	r2, [r3, #24]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0204 	bic.w	r2, r2, #4
 800534e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6999      	ldr	r1, [r3, #24]
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	691a      	ldr	r2, [r3, #16]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	619a      	str	r2, [r3, #24]
      break;
 8005362:	e062      	b.n	800542a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	4618      	mov	r0, r3
 800536c:	f000 f9a2 	bl	80056b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699a      	ldr	r2, [r3, #24]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800537e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	699a      	ldr	r2, [r3, #24]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800538e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6999      	ldr	r1, [r3, #24]
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	021a      	lsls	r2, r3, #8
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	619a      	str	r2, [r3, #24]
      break;
 80053a4:	e041      	b.n	800542a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68b9      	ldr	r1, [r7, #8]
 80053ac:	4618      	mov	r0, r3
 80053ae:	f000 f9f7 	bl	80057a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	69da      	ldr	r2, [r3, #28]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0208 	orr.w	r2, r2, #8
 80053c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	69da      	ldr	r2, [r3, #28]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 0204 	bic.w	r2, r2, #4
 80053d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	69d9      	ldr	r1, [r3, #28]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	691a      	ldr	r2, [r3, #16]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	430a      	orrs	r2, r1
 80053e2:	61da      	str	r2, [r3, #28]
      break;
 80053e4:	e021      	b.n	800542a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68b9      	ldr	r1, [r7, #8]
 80053ec:	4618      	mov	r0, r3
 80053ee:	f000 fa4b 	bl	8005888 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	69da      	ldr	r2, [r3, #28]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005400:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	69da      	ldr	r2, [r3, #28]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005410:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	69d9      	ldr	r1, [r3, #28]
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	021a      	lsls	r2, r3, #8
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	430a      	orrs	r2, r1
 8005424:	61da      	str	r2, [r3, #28]
      break;
 8005426:	e000      	b.n	800542a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005428:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3710      	adds	r7, #16
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a40      	ldr	r2, [pc, #256]	; (80055a8 <TIM_Base_SetConfig+0x114>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d013      	beq.n	80054d4 <TIM_Base_SetConfig+0x40>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b2:	d00f      	beq.n	80054d4 <TIM_Base_SetConfig+0x40>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a3d      	ldr	r2, [pc, #244]	; (80055ac <TIM_Base_SetConfig+0x118>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d00b      	beq.n	80054d4 <TIM_Base_SetConfig+0x40>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a3c      	ldr	r2, [pc, #240]	; (80055b0 <TIM_Base_SetConfig+0x11c>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d007      	beq.n	80054d4 <TIM_Base_SetConfig+0x40>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a3b      	ldr	r2, [pc, #236]	; (80055b4 <TIM_Base_SetConfig+0x120>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d003      	beq.n	80054d4 <TIM_Base_SetConfig+0x40>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a3a      	ldr	r2, [pc, #232]	; (80055b8 <TIM_Base_SetConfig+0x124>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d108      	bne.n	80054e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a2f      	ldr	r2, [pc, #188]	; (80055a8 <TIM_Base_SetConfig+0x114>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d02b      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054f4:	d027      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a2c      	ldr	r2, [pc, #176]	; (80055ac <TIM_Base_SetConfig+0x118>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d023      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a2b      	ldr	r2, [pc, #172]	; (80055b0 <TIM_Base_SetConfig+0x11c>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d01f      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a2a      	ldr	r2, [pc, #168]	; (80055b4 <TIM_Base_SetConfig+0x120>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d01b      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a29      	ldr	r2, [pc, #164]	; (80055b8 <TIM_Base_SetConfig+0x124>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d017      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a28      	ldr	r2, [pc, #160]	; (80055bc <TIM_Base_SetConfig+0x128>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d013      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a27      	ldr	r2, [pc, #156]	; (80055c0 <TIM_Base_SetConfig+0x12c>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d00f      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a26      	ldr	r2, [pc, #152]	; (80055c4 <TIM_Base_SetConfig+0x130>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d00b      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a25      	ldr	r2, [pc, #148]	; (80055c8 <TIM_Base_SetConfig+0x134>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d007      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a24      	ldr	r2, [pc, #144]	; (80055cc <TIM_Base_SetConfig+0x138>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d003      	beq.n	8005546 <TIM_Base_SetConfig+0xb2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a23      	ldr	r2, [pc, #140]	; (80055d0 <TIM_Base_SetConfig+0x13c>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d108      	bne.n	8005558 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800554c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4313      	orrs	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	689a      	ldr	r2, [r3, #8]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a0a      	ldr	r2, [pc, #40]	; (80055a8 <TIM_Base_SetConfig+0x114>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d003      	beq.n	800558c <TIM_Base_SetConfig+0xf8>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a0c      	ldr	r2, [pc, #48]	; (80055b8 <TIM_Base_SetConfig+0x124>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d103      	bne.n	8005594 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	691a      	ldr	r2, [r3, #16]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	615a      	str	r2, [r3, #20]
}
 800559a:	bf00      	nop
 800559c:	3714      	adds	r7, #20
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	40010000 	.word	0x40010000
 80055ac:	40000400 	.word	0x40000400
 80055b0:	40000800 	.word	0x40000800
 80055b4:	40000c00 	.word	0x40000c00
 80055b8:	40010400 	.word	0x40010400
 80055bc:	40014000 	.word	0x40014000
 80055c0:	40014400 	.word	0x40014400
 80055c4:	40014800 	.word	0x40014800
 80055c8:	40001800 	.word	0x40001800
 80055cc:	40001c00 	.word	0x40001c00
 80055d0:	40002000 	.word	0x40002000

080055d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	f023 0201 	bic.w	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f023 0303 	bic.w	r3, r3, #3
 800560a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	4313      	orrs	r3, r2
 8005614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f023 0302 	bic.w	r3, r3, #2
 800561c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	4313      	orrs	r3, r2
 8005626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a20      	ldr	r2, [pc, #128]	; (80056ac <TIM_OC1_SetConfig+0xd8>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d003      	beq.n	8005638 <TIM_OC1_SetConfig+0x64>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a1f      	ldr	r2, [pc, #124]	; (80056b0 <TIM_OC1_SetConfig+0xdc>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d10c      	bne.n	8005652 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f023 0308 	bic.w	r3, r3, #8
 800563e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f023 0304 	bic.w	r3, r3, #4
 8005650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a15      	ldr	r2, [pc, #84]	; (80056ac <TIM_OC1_SetConfig+0xd8>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d003      	beq.n	8005662 <TIM_OC1_SetConfig+0x8e>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a14      	ldr	r2, [pc, #80]	; (80056b0 <TIM_OC1_SetConfig+0xdc>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d111      	bne.n	8005686 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	621a      	str	r2, [r3, #32]
}
 80056a0:	bf00      	nop
 80056a2:	371c      	adds	r7, #28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	40010000 	.word	0x40010000
 80056b0:	40010400 	.word	0x40010400

080056b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	f023 0210 	bic.w	r2, r3, #16
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	f023 0320 	bic.w	r3, r3, #32
 80056fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	4313      	orrs	r3, r2
 800570a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a22      	ldr	r2, [pc, #136]	; (8005798 <TIM_OC2_SetConfig+0xe4>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d003      	beq.n	800571c <TIM_OC2_SetConfig+0x68>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a21      	ldr	r2, [pc, #132]	; (800579c <TIM_OC2_SetConfig+0xe8>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d10d      	bne.n	8005738 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	011b      	lsls	r3, r3, #4
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	4313      	orrs	r3, r2
 800572e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005736:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a17      	ldr	r2, [pc, #92]	; (8005798 <TIM_OC2_SetConfig+0xe4>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d003      	beq.n	8005748 <TIM_OC2_SetConfig+0x94>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a16      	ldr	r2, [pc, #88]	; (800579c <TIM_OC2_SetConfig+0xe8>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d113      	bne.n	8005770 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800574e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005756:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	4313      	orrs	r3, r2
 800576e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	621a      	str	r2, [r3, #32]
}
 800578a:	bf00      	nop
 800578c:	371c      	adds	r7, #28
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40010000 	.word	0x40010000
 800579c:	40010400 	.word	0x40010400

080057a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a1b      	ldr	r3, [r3, #32]
 80057ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	69db      	ldr	r3, [r3, #28]
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f023 0303 	bic.w	r3, r3, #3
 80057d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	021b      	lsls	r3, r3, #8
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a21      	ldr	r2, [pc, #132]	; (8005880 <TIM_OC3_SetConfig+0xe0>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d003      	beq.n	8005806 <TIM_OC3_SetConfig+0x66>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a20      	ldr	r2, [pc, #128]	; (8005884 <TIM_OC3_SetConfig+0xe4>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d10d      	bne.n	8005822 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800580c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	021b      	lsls	r3, r3, #8
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	4313      	orrs	r3, r2
 8005818:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005820:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a16      	ldr	r2, [pc, #88]	; (8005880 <TIM_OC3_SetConfig+0xe0>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d003      	beq.n	8005832 <TIM_OC3_SetConfig+0x92>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a15      	ldr	r2, [pc, #84]	; (8005884 <TIM_OC3_SetConfig+0xe4>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d113      	bne.n	800585a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005838:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005840:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	011b      	lsls	r3, r3, #4
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	4313      	orrs	r3, r2
 8005858:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	68fa      	ldr	r2, [r7, #12]
 8005864:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	621a      	str	r2, [r3, #32]
}
 8005874:	bf00      	nop
 8005876:	371c      	adds	r7, #28
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	40010000 	.word	0x40010000
 8005884:	40010400 	.word	0x40010400

08005888 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005888:	b480      	push	{r7}
 800588a:	b087      	sub	sp, #28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	021b      	lsls	r3, r3, #8
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	031b      	lsls	r3, r3, #12
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	4313      	orrs	r3, r2
 80058de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a12      	ldr	r2, [pc, #72]	; (800592c <TIM_OC4_SetConfig+0xa4>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d003      	beq.n	80058f0 <TIM_OC4_SetConfig+0x68>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a11      	ldr	r2, [pc, #68]	; (8005930 <TIM_OC4_SetConfig+0xa8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d109      	bne.n	8005904 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	695b      	ldr	r3, [r3, #20]
 80058fc:	019b      	lsls	r3, r3, #6
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	4313      	orrs	r3, r2
 8005902:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	685a      	ldr	r2, [r3, #4]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	621a      	str	r2, [r3, #32]
}
 800591e:	bf00      	nop
 8005920:	371c      	adds	r7, #28
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	40010000 	.word	0x40010000
 8005930:	40010400 	.word	0x40010400

08005934 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005934:	b480      	push	{r7}
 8005936:	b087      	sub	sp, #28
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f003 031f 	and.w	r3, r3, #31
 8005946:	2201      	movs	r2, #1
 8005948:	fa02 f303 	lsl.w	r3, r2, r3
 800594c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6a1a      	ldr	r2, [r3, #32]
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	43db      	mvns	r3, r3
 8005956:	401a      	ands	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6a1a      	ldr	r2, [r3, #32]
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f003 031f 	and.w	r3, r3, #31
 8005966:	6879      	ldr	r1, [r7, #4]
 8005968:	fa01 f303 	lsl.w	r3, r1, r3
 800596c:	431a      	orrs	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	621a      	str	r2, [r3, #32]
}
 8005972:	bf00      	nop
 8005974:	371c      	adds	r7, #28
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800597e:	b480      	push	{r7}
 8005980:	b085      	sub	sp, #20
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800598e:	2b01      	cmp	r3, #1
 8005990:	d101      	bne.n	8005996 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005992:	2302      	movs	r3, #2
 8005994:	e032      	b.n	80059fc <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2202      	movs	r2, #2
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059ce:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e03f      	b.n	8005ac2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d106      	bne.n	8005a5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f004 fbb0 	bl	800a1bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2224      	movs	r2, #36	; 0x24
 8005a60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68da      	ldr	r2, [r3, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f90b 	bl	8005c90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	691a      	ldr	r2, [r3, #16]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	695a      	ldr	r2, [r3, #20]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005aa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b088      	sub	sp, #32
 8005ace:	af02      	add	r7, sp, #8
 8005ad0:	60f8      	str	r0, [r7, #12]
 8005ad2:	60b9      	str	r1, [r7, #8]
 8005ad4:	603b      	str	r3, [r7, #0]
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005ada:	2300      	movs	r3, #0
 8005adc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b20      	cmp	r3, #32
 8005ae8:	f040 8083 	bne.w	8005bf2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <HAL_UART_Transmit+0x2e>
 8005af2:	88fb      	ldrh	r3, [r7, #6]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e07b      	b.n	8005bf4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d101      	bne.n	8005b0a <HAL_UART_Transmit+0x40>
 8005b06:	2302      	movs	r3, #2
 8005b08:	e074      	b.n	8005bf4 <HAL_UART_Transmit+0x12a>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2221      	movs	r2, #33	; 0x21
 8005b1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005b20:	f7fb fc2c 	bl	800137c <HAL_GetTick>
 8005b24:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	88fa      	ldrh	r2, [r7, #6]
 8005b2a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	88fa      	ldrh	r2, [r7, #6]
 8005b30:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b32:	e042      	b.n	8005bba <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	b29a      	uxth	r2, r3
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b4a:	d122      	bne.n	8005b92 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	9300      	str	r3, [sp, #0]
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	2200      	movs	r2, #0
 8005b54:	2180      	movs	r1, #128	; 0x80
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 f850 	bl	8005bfc <UART_WaitOnFlagUntilTimeout>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e046      	b.n	8005bf4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	881b      	ldrh	r3, [r3, #0]
 8005b6e:	461a      	mov	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b78:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d103      	bne.n	8005b8a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	3302      	adds	r3, #2
 8005b86:	60bb      	str	r3, [r7, #8]
 8005b88:	e017      	b.n	8005bba <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	60bb      	str	r3, [r7, #8]
 8005b90:	e013      	b.n	8005bba <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	2180      	movs	r1, #128	; 0x80
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f000 f82d 	bl	8005bfc <UART_WaitOnFlagUntilTimeout>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e023      	b.n	8005bf4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	60ba      	str	r2, [r7, #8]
 8005bb2:	781a      	ldrb	r2, [r3, #0]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1b7      	bne.n	8005b34 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2140      	movs	r1, #64	; 0x40
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f000 f814 	bl	8005bfc <UART_WaitOnFlagUntilTimeout>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e00a      	b.n	8005bf4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	e000      	b.n	8005bf4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005bf2:	2302      	movs	r3, #2
  }
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3718      	adds	r7, #24
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	603b      	str	r3, [r7, #0]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c0c:	e02c      	b.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c14:	d028      	beq.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d007      	beq.n	8005c2c <UART_WaitOnFlagUntilTimeout+0x30>
 8005c1c:	f7fb fbae 	bl	800137c <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	69ba      	ldr	r2, [r7, #24]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d21d      	bcs.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68da      	ldr	r2, [r3, #12]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005c3a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	695a      	ldr	r2, [r3, #20]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0201 	bic.w	r2, r2, #1
 8005c4a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e00f      	b.n	8005c88 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	4013      	ands	r3, r2
 8005c72:	68ba      	ldr	r2, [r7, #8]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	bf0c      	ite	eq
 8005c78:	2301      	moveq	r3, #1
 8005c7a:	2300      	movne	r3, #0
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	461a      	mov	r2, r3
 8005c80:	79fb      	ldrb	r3, [r7, #7]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d0c3      	beq.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c90:	b5b0      	push	{r4, r5, r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	68da      	ldr	r2, [r3, #12]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	430a      	orrs	r2, r1
 8005cac:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689a      	ldr	r2, [r3, #8]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005cd0:	f023 030c 	bic.w	r3, r3, #12
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	6812      	ldr	r2, [r2, #0]
 8005cd8:	68f9      	ldr	r1, [r7, #12]
 8005cda:	430b      	orrs	r3, r1
 8005cdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	695b      	ldr	r3, [r3, #20]
 8005ce4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	699a      	ldr	r2, [r3, #24]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	69db      	ldr	r3, [r3, #28]
 8005cf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cfc:	f040 80e4 	bne.w	8005ec8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4aab      	ldr	r2, [pc, #684]	; (8005fb4 <UART_SetConfig+0x324>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d004      	beq.n	8005d14 <UART_SetConfig+0x84>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4aaa      	ldr	r2, [pc, #680]	; (8005fb8 <UART_SetConfig+0x328>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d16c      	bne.n	8005dee <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005d14:	f7fe fade 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	4413      	add	r3, r2
 8005d20:	009a      	lsls	r2, r3, #2
 8005d22:	441a      	add	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d2e:	4aa3      	ldr	r2, [pc, #652]	; (8005fbc <UART_SetConfig+0x32c>)
 8005d30:	fba2 2303 	umull	r2, r3, r2, r3
 8005d34:	095b      	lsrs	r3, r3, #5
 8005d36:	011c      	lsls	r4, r3, #4
 8005d38:	f7fe facc 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	009a      	lsls	r2, r3, #2
 8005d46:	441a      	add	r2, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005d52:	f7fe fabf 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005d56:	4602      	mov	r2, r0
 8005d58:	4613      	mov	r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	4413      	add	r3, r2
 8005d5e:	009a      	lsls	r2, r3, #2
 8005d60:	441a      	add	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6c:	4a93      	ldr	r2, [pc, #588]	; (8005fbc <UART_SetConfig+0x32c>)
 8005d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d72:	095b      	lsrs	r3, r3, #5
 8005d74:	2264      	movs	r2, #100	; 0x64
 8005d76:	fb02 f303 	mul.w	r3, r2, r3
 8005d7a:	1aeb      	subs	r3, r5, r3
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	3332      	adds	r3, #50	; 0x32
 8005d80:	4a8e      	ldr	r2, [pc, #568]	; (8005fbc <UART_SetConfig+0x32c>)
 8005d82:	fba2 2303 	umull	r2, r3, r2, r3
 8005d86:	095b      	lsrs	r3, r3, #5
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d8e:	441c      	add	r4, r3
 8005d90:	f7fe faa0 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005d94:	4602      	mov	r2, r0
 8005d96:	4613      	mov	r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	4413      	add	r3, r2
 8005d9c:	009a      	lsls	r2, r3, #2
 8005d9e:	441a      	add	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	005b      	lsls	r3, r3, #1
 8005da6:	fbb2 f5f3 	udiv	r5, r2, r3
 8005daa:	f7fe fa93 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005dae:	4602      	mov	r2, r0
 8005db0:	4613      	mov	r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	009a      	lsls	r2, r3, #2
 8005db8:	441a      	add	r2, r3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc4:	4a7d      	ldr	r2, [pc, #500]	; (8005fbc <UART_SetConfig+0x32c>)
 8005dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dca:	095b      	lsrs	r3, r3, #5
 8005dcc:	2264      	movs	r2, #100	; 0x64
 8005dce:	fb02 f303 	mul.w	r3, r2, r3
 8005dd2:	1aeb      	subs	r3, r5, r3
 8005dd4:	00db      	lsls	r3, r3, #3
 8005dd6:	3332      	adds	r3, #50	; 0x32
 8005dd8:	4a78      	ldr	r2, [pc, #480]	; (8005fbc <UART_SetConfig+0x32c>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	f003 0207 	and.w	r2, r3, #7
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4422      	add	r2, r4
 8005dea:	609a      	str	r2, [r3, #8]
 8005dec:	e154      	b.n	8006098 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005dee:	f7fe fa5d 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8005df2:	4602      	mov	r2, r0
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	009a      	lsls	r2, r3, #2
 8005dfc:	441a      	add	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	005b      	lsls	r3, r3, #1
 8005e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e08:	4a6c      	ldr	r2, [pc, #432]	; (8005fbc <UART_SetConfig+0x32c>)
 8005e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0e:	095b      	lsrs	r3, r3, #5
 8005e10:	011c      	lsls	r4, r3, #4
 8005e12:	f7fe fa4b 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8005e16:	4602      	mov	r2, r0
 8005e18:	4613      	mov	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4413      	add	r3, r2
 8005e1e:	009a      	lsls	r2, r3, #2
 8005e20:	441a      	add	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	005b      	lsls	r3, r3, #1
 8005e28:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e2c:	f7fe fa3e 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8005e30:	4602      	mov	r2, r0
 8005e32:	4613      	mov	r3, r2
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	4413      	add	r3, r2
 8005e38:	009a      	lsls	r2, r3, #2
 8005e3a:	441a      	add	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	005b      	lsls	r3, r3, #1
 8005e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e46:	4a5d      	ldr	r2, [pc, #372]	; (8005fbc <UART_SetConfig+0x32c>)
 8005e48:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4c:	095b      	lsrs	r3, r3, #5
 8005e4e:	2264      	movs	r2, #100	; 0x64
 8005e50:	fb02 f303 	mul.w	r3, r2, r3
 8005e54:	1aeb      	subs	r3, r5, r3
 8005e56:	00db      	lsls	r3, r3, #3
 8005e58:	3332      	adds	r3, #50	; 0x32
 8005e5a:	4a58      	ldr	r2, [pc, #352]	; (8005fbc <UART_SetConfig+0x32c>)
 8005e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e60:	095b      	lsrs	r3, r3, #5
 8005e62:	005b      	lsls	r3, r3, #1
 8005e64:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e68:	441c      	add	r4, r3
 8005e6a:	f7fe fa1f 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	4613      	mov	r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	4413      	add	r3, r2
 8005e76:	009a      	lsls	r2, r3, #2
 8005e78:	441a      	add	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	005b      	lsls	r3, r3, #1
 8005e80:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e84:	f7fe fa12 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4413      	add	r3, r2
 8005e90:	009a      	lsls	r2, r3, #2
 8005e92:	441a      	add	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	005b      	lsls	r3, r3, #1
 8005e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e9e:	4a47      	ldr	r2, [pc, #284]	; (8005fbc <UART_SetConfig+0x32c>)
 8005ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea4:	095b      	lsrs	r3, r3, #5
 8005ea6:	2264      	movs	r2, #100	; 0x64
 8005ea8:	fb02 f303 	mul.w	r3, r2, r3
 8005eac:	1aeb      	subs	r3, r5, r3
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	3332      	adds	r3, #50	; 0x32
 8005eb2:	4a42      	ldr	r2, [pc, #264]	; (8005fbc <UART_SetConfig+0x32c>)
 8005eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb8:	095b      	lsrs	r3, r3, #5
 8005eba:	f003 0207 	and.w	r2, r3, #7
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4422      	add	r2, r4
 8005ec4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8005ec6:	e0e7      	b.n	8006098 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a39      	ldr	r2, [pc, #228]	; (8005fb4 <UART_SetConfig+0x324>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d004      	beq.n	8005edc <UART_SetConfig+0x24c>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a38      	ldr	r2, [pc, #224]	; (8005fb8 <UART_SetConfig+0x328>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d171      	bne.n	8005fc0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005edc:	f7fe f9fa 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	009a      	lsls	r2, r3, #2
 8005eea:	441a      	add	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef6:	4a31      	ldr	r2, [pc, #196]	; (8005fbc <UART_SetConfig+0x32c>)
 8005ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8005efc:	095b      	lsrs	r3, r3, #5
 8005efe:	011c      	lsls	r4, r3, #4
 8005f00:	f7fe f9e8 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005f04:	4602      	mov	r2, r0
 8005f06:	4613      	mov	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009a      	lsls	r2, r3, #2
 8005f0e:	441a      	add	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	fbb2 f5f3 	udiv	r5, r2, r3
 8005f1a:	f7fe f9db 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	4613      	mov	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4413      	add	r3, r2
 8005f26:	009a      	lsls	r2, r3, #2
 8005f28:	441a      	add	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f34:	4a21      	ldr	r2, [pc, #132]	; (8005fbc <UART_SetConfig+0x32c>)
 8005f36:	fba2 2303 	umull	r2, r3, r2, r3
 8005f3a:	095b      	lsrs	r3, r3, #5
 8005f3c:	2264      	movs	r2, #100	; 0x64
 8005f3e:	fb02 f303 	mul.w	r3, r2, r3
 8005f42:	1aeb      	subs	r3, r5, r3
 8005f44:	011b      	lsls	r3, r3, #4
 8005f46:	3332      	adds	r3, #50	; 0x32
 8005f48:	4a1c      	ldr	r2, [pc, #112]	; (8005fbc <UART_SetConfig+0x32c>)
 8005f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f54:	441c      	add	r4, r3
 8005f56:	f7fe f9bd 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	4413      	add	r3, r2
 8005f62:	009a      	lsls	r2, r3, #2
 8005f64:	441a      	add	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005f70:	f7fe f9b0 	bl	80042d4 <HAL_RCC_GetPCLK2Freq>
 8005f74:	4602      	mov	r2, r0
 8005f76:	4613      	mov	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4413      	add	r3, r2
 8005f7c:	009a      	lsls	r2, r3, #2
 8005f7e:	441a      	add	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f8a:	4a0c      	ldr	r2, [pc, #48]	; (8005fbc <UART_SetConfig+0x32c>)
 8005f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f90:	095b      	lsrs	r3, r3, #5
 8005f92:	2264      	movs	r2, #100	; 0x64
 8005f94:	fb02 f303 	mul.w	r3, r2, r3
 8005f98:	1aeb      	subs	r3, r5, r3
 8005f9a:	011b      	lsls	r3, r3, #4
 8005f9c:	3332      	adds	r3, #50	; 0x32
 8005f9e:	4a07      	ldr	r2, [pc, #28]	; (8005fbc <UART_SetConfig+0x32c>)
 8005fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8005fa4:	095b      	lsrs	r3, r3, #5
 8005fa6:	f003 020f 	and.w	r2, r3, #15
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4422      	add	r2, r4
 8005fb0:	609a      	str	r2, [r3, #8]
 8005fb2:	e071      	b.n	8006098 <UART_SetConfig+0x408>
 8005fb4:	40011000 	.word	0x40011000
 8005fb8:	40011400 	.word	0x40011400
 8005fbc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005fc0:	f7fe f974 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	009a      	lsls	r2, r3, #2
 8005fce:	441a      	add	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fda:	4a31      	ldr	r2, [pc, #196]	; (80060a0 <UART_SetConfig+0x410>)
 8005fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe0:	095b      	lsrs	r3, r3, #5
 8005fe2:	011c      	lsls	r4, r3, #4
 8005fe4:	f7fe f962 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	4613      	mov	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	4413      	add	r3, r2
 8005ff0:	009a      	lsls	r2, r3, #2
 8005ff2:	441a      	add	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	fbb2 f5f3 	udiv	r5, r2, r3
 8005ffe:	f7fe f955 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8006002:	4602      	mov	r2, r0
 8006004:	4613      	mov	r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	4413      	add	r3, r2
 800600a:	009a      	lsls	r2, r3, #2
 800600c:	441a      	add	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	fbb2 f3f3 	udiv	r3, r2, r3
 8006018:	4a21      	ldr	r2, [pc, #132]	; (80060a0 <UART_SetConfig+0x410>)
 800601a:	fba2 2303 	umull	r2, r3, r2, r3
 800601e:	095b      	lsrs	r3, r3, #5
 8006020:	2264      	movs	r2, #100	; 0x64
 8006022:	fb02 f303 	mul.w	r3, r2, r3
 8006026:	1aeb      	subs	r3, r5, r3
 8006028:	011b      	lsls	r3, r3, #4
 800602a:	3332      	adds	r3, #50	; 0x32
 800602c:	4a1c      	ldr	r2, [pc, #112]	; (80060a0 <UART_SetConfig+0x410>)
 800602e:	fba2 2303 	umull	r2, r3, r2, r3
 8006032:	095b      	lsrs	r3, r3, #5
 8006034:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006038:	441c      	add	r4, r3
 800603a:	f7fe f937 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 800603e:	4602      	mov	r2, r0
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009a      	lsls	r2, r3, #2
 8006048:	441a      	add	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	fbb2 f5f3 	udiv	r5, r2, r3
 8006054:	f7fe f92a 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8006058:	4602      	mov	r2, r0
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	009a      	lsls	r2, r3, #2
 8006062:	441a      	add	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	fbb2 f3f3 	udiv	r3, r2, r3
 800606e:	4a0c      	ldr	r2, [pc, #48]	; (80060a0 <UART_SetConfig+0x410>)
 8006070:	fba2 2303 	umull	r2, r3, r2, r3
 8006074:	095b      	lsrs	r3, r3, #5
 8006076:	2264      	movs	r2, #100	; 0x64
 8006078:	fb02 f303 	mul.w	r3, r2, r3
 800607c:	1aeb      	subs	r3, r5, r3
 800607e:	011b      	lsls	r3, r3, #4
 8006080:	3332      	adds	r3, #50	; 0x32
 8006082:	4a07      	ldr	r2, [pc, #28]	; (80060a0 <UART_SetConfig+0x410>)
 8006084:	fba2 2303 	umull	r2, r3, r2, r3
 8006088:	095b      	lsrs	r3, r3, #5
 800608a:	f003 020f 	and.w	r2, r3, #15
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4422      	add	r2, r4
 8006094:	609a      	str	r2, [r3, #8]
}
 8006096:	e7ff      	b.n	8006098 <UART_SetConfig+0x408>
 8006098:	bf00      	nop
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bdb0      	pop	{r4, r5, r7, pc}
 80060a0:	51eb851f 	.word	0x51eb851f

080060a4 <lcd_cmd>:
//AQM0802.c Ver.1.0
#include "AQM0802.h"

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af02      	add	r7, sp, #8
 80060aa:	4603      	mov	r3, r0
 80060ac:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 80060ae:	2300      	movs	r3, #0
 80060b0:	733b      	strb	r3, [r7, #12]
 80060b2:	79fb      	ldrb	r3, [r7, #7]
 80060b4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 80060b6:	f107 020c 	add.w	r2, r7, #12
 80060ba:	2364      	movs	r3, #100	; 0x64
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	2302      	movs	r3, #2
 80060c0:	217c      	movs	r1, #124	; 0x7c
 80060c2:	4803      	ldr	r0, [pc, #12]	; (80060d0 <lcd_cmd+0x2c>)
 80060c4:	f7fc fee2 	bl	8002e8c <HAL_I2C_Master_Transmit>
}
 80060c8:	bf00      	nop
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	2000bf30 	.word	0x2000bf30

080060d4 <lcd_data>:

void lcd_data(uint8_t data) {
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b086      	sub	sp, #24
 80060d8:	af02      	add	r7, sp, #8
 80060da:	4603      	mov	r3, r0
 80060dc:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 80060de:	2340      	movs	r3, #64	; 0x40
 80060e0:	733b      	strb	r3, [r7, #12]
 80060e2:	79fb      	ldrb	r3, [r7, #7]
 80060e4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 80060e6:	f107 020c 	add.w	r2, r7, #12
 80060ea:	2364      	movs	r3, #100	; 0x64
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	2302      	movs	r3, #2
 80060f0:	217c      	movs	r1, #124	; 0x7c
 80060f2:	4803      	ldr	r0, [pc, #12]	; (8006100 <lcd_data+0x2c>)
 80060f4:	f7fc feca 	bl	8002e8c <HAL_I2C_Master_Transmit>
}
 80060f8:	bf00      	nop
 80060fa:	3710      	adds	r7, #16
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	2000bf30 	.word	0x2000bf30

08006104 <lcd_init>:

void lcd_init(){
 8006104:	b580      	push	{r7, lr}
 8006106:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 8006108:	2201      	movs	r2, #1
 800610a:	2110      	movs	r1, #16
 800610c:	481e      	ldr	r0, [pc, #120]	; (8006188 <lcd_init+0x84>)
 800610e:	f7fc fd7b 	bl	8002c08 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8006112:	2028      	movs	r0, #40	; 0x28
 8006114:	f7fb f93e 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x38);
 8006118:	2038      	movs	r0, #56	; 0x38
 800611a:	f7ff ffc3 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 800611e:	2001      	movs	r0, #1
 8006120:	f7fb f938 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x39);
 8006124:	2039      	movs	r0, #57	; 0x39
 8006126:	f7ff ffbd 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 800612a:	2001      	movs	r0, #1
 800612c:	f7fb f932 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x14);
 8006130:	2014      	movs	r0, #20
 8006132:	f7ff ffb7 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 8006136:	2001      	movs	r0, #1
 8006138:	f7fb f92c 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x70);
 800613c:	2070      	movs	r0, #112	; 0x70
 800613e:	f7ff ffb1 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 8006142:	2001      	movs	r0, #1
 8006144:	f7fb f926 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x56);
 8006148:	2056      	movs	r0, #86	; 0x56
 800614a:	f7ff ffab 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 800614e:	2001      	movs	r0, #1
 8006150:	f7fb f920 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x6C);
 8006154:	206c      	movs	r0, #108	; 0x6c
 8006156:	f7ff ffa5 	bl	80060a4 <lcd_cmd>
	HAL_Delay(200);
 800615a:	20c8      	movs	r0, #200	; 0xc8
 800615c:	f7fb f91a 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x38);
 8006160:	2038      	movs	r0, #56	; 0x38
 8006162:	f7ff ff9f 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 8006166:	2001      	movs	r0, #1
 8006168:	f7fb f914 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x0C);
 800616c:	200c      	movs	r0, #12
 800616e:	f7ff ff99 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 8006172:	2001      	movs	r0, #1
 8006174:	f7fb f90e 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x01);
 8006178:	2001      	movs	r0, #1
 800617a:	f7ff ff93 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 800617e:	2001      	movs	r0, #1
 8006180:	f7fb f908 	bl	8001394 <HAL_Delay>
}
 8006184:	bf00      	nop
 8006186:	bd80      	pop	{r7, pc}
 8006188:	40020000 	.word	0x40020000

0800618c <lcd_clear>:

void lcd_clear(){
 800618c:	b580      	push	{r7, lr}
 800618e:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 8006190:	2001      	movs	r0, #1
 8006192:	f7ff ff87 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 8006196:	2001      	movs	r0, #1
 8006198:	f7fb f8fc 	bl	8001394 <HAL_Delay>
	lcd_cmd(0x02);
 800619c:	2002      	movs	r0, #2
 800619e:	f7ff ff81 	bl	80060a4 <lcd_cmd>
	HAL_Delay(1);
 80061a2:	2001      	movs	r0, #1
 80061a4:	f7fb f8f6 	bl	8001394 <HAL_Delay>
}
 80061a8:	bf00      	nop
 80061aa:	bd80      	pop	{r7, pc}

080061ac <lcd_locate>:

void lcd_locate(int x, int y) {
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	3302      	adds	r3, #2
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	019b      	lsls	r3, r3, #6
 80061be:	b2da      	uxtb	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	4413      	add	r3, r2
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	4618      	mov	r0, r3
 80061ca:	f7ff ff6b 	bl	80060a4 <lcd_cmd>
}
 80061ce:	bf00      	nop
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <lcd_print>:

void lcd_print(const char *str) {
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b082      	sub	sp, #8
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80061de:	e007      	b.n	80061f0 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	4618      	mov	r0, r3
 80061e6:	f7ff ff75 	bl	80060d4 <lcd_data>
			str++;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	3301      	adds	r3, #1
 80061ee:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1f3      	bne.n	80061e0 <lcd_print+0xa>
	}
}
 80061f8:	bf00      	nop
 80061fa:	3708      	adds	r7, #8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8006200:	b40f      	push	{r0, r1, r2, r3}
 8006202:	b580      	push	{r7, lr}
 8006204:	b088      	sub	sp, #32
 8006206:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;
	
    va_start(argptr, format);
 8006208:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800620c:	61bb      	str	r3, [r7, #24]
    ret = vsprintf(lcd_bff, format, argptr);
 800620e:	1d3b      	adds	r3, r7, #4
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006214:	4618      	mov	r0, r3
 8006216:	f004 fe27 	bl	800ae68 <vsiprintf>
 800621a:	4603      	mov	r3, r0
 800621c:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);
	
	if(ret>0) {
 800621e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006222:	2b00      	cmp	r3, #0
 8006224:	dd03      	ble.n	800622e <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 8006226:	1d3b      	adds	r3, r7, #4
 8006228:	4618      	mov	r0, r3
 800622a:	f7ff ffd4 	bl	80061d6 <lcd_print>
	}
	
	return ret;
 800622e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8006232:	4618      	mov	r0, r3
 8006234:	3720      	adds	r7, #32
 8006236:	46bd      	mov	sp, r7
 8006238:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800623c:	b004      	add	sp, #16
 800623e:	4770      	bx	lr

08006240 <ComplementaryFilter>:
#include "Filter.h"

float ComplementaryFilter(float high_cut, float low_cut, float alpha, float complement_before) {
 8006240:	b480      	push	{r7}
 8006242:	b087      	sub	sp, #28
 8006244:	af00      	add	r7, sp, #0
 8006246:	ed87 0a03 	vstr	s0, [r7, #12]
 800624a:	edc7 0a02 	vstr	s1, [r7, #8]
 800624e:	ed87 1a01 	vstr	s2, [r7, #4]
 8006252:	edc7 1a00 	vstr	s3, [r7]
	float complement;

	complement = alpha * (complement_before + high_cut * DELTA_T) + (1.0f - alpha) * low_cut;
 8006256:	edd7 7a03 	vldr	s15, [r7, #12]
 800625a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80062a4 <ComplementaryFilter+0x64>
 800625e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006262:	edd7 7a00 	vldr	s15, [r7]
 8006266:	ee37 7a27 	vadd.f32	s14, s14, s15
 800626a:	edd7 7a01 	vldr	s15, [r7, #4]
 800626e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006272:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006276:	edd7 7a01 	vldr	s15, [r7, #4]
 800627a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800627e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006282:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006286:	ee77 7a27 	vadd.f32	s15, s14, s15
 800628a:	edc7 7a05 	vstr	s15, [r7, #20]

	return complement;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	ee07 3a90 	vmov	s15, r3
}
 8006294:	eeb0 0a67 	vmov.f32	s0, s15
 8006298:	371c      	adds	r7, #28
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	3a83126f 	.word	0x3a83126f

080062a8 <FLASH_Unlock>:
const uint32_t end_adress_sector10 	 = 	0x80DFFFF;
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 80062a8:	b480      	push	{r7}
 80062aa:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 80062ac:	4b05      	ldr	r3, [pc, #20]	; (80062c4 <FLASH_Unlock+0x1c>)
 80062ae:	4a06      	ldr	r2, [pc, #24]	; (80062c8 <FLASH_Unlock+0x20>)
 80062b0:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 80062b2:	4b04      	ldr	r3, [pc, #16]	; (80062c4 <FLASH_Unlock+0x1c>)
 80062b4:	4a05      	ldr	r2, [pc, #20]	; (80062cc <FLASH_Unlock+0x24>)
 80062b6:	605a      	str	r2, [r3, #4]
}
 80062b8:	bf00      	nop
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40023c00 	.word	0x40023c00
 80062c8:	45670123 	.word	0x45670123
 80062cc:	cdef89ab 	.word	0xcdef89ab

080062d0 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 80062d0:	b480      	push	{r7}
 80062d2:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80062d4:	4b05      	ldr	r3, [pc, #20]	; (80062ec <FLASH_Lock+0x1c>)
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	4a04      	ldr	r2, [pc, #16]	; (80062ec <FLASH_Lock+0x1c>)
 80062da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062de:	6113      	str	r3, [r2, #16]

}
 80062e0:	bf00      	nop
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	40023c00 	.word	0x40023c00

080062f0 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 80062f0:	b480      	push	{r7}
 80062f2:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 80062f4:	bf00      	nop
 80062f6:	4b05      	ldr	r3, [pc, #20]	; (800630c <FLASH_WaitBusy+0x1c>)
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d1f9      	bne.n	80062f6 <FLASH_WaitBusy+0x6>
}
 8006302:	bf00      	nop
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	40023c00 	.word	0x40023c00

08006310 <FLASH_EreaseSector>:
	FLASH_WaitBusy();

	FLASH_Lock();
}

void FLASH_EreaseSector( uint16_t sector ){	//FLASH_SECTOR11
 8006310:	b580      	push	{r7, lr}
 8006312:	b088      	sub	sp, #32
 8006314:	af00      	add	r7, sp, #0
 8006316:	4603      	mov	r3, r0
 8006318:	80fb      	strh	r3, [r7, #6]
	HAL_FLASH_Unlock();
 800631a:	f7fc f8d9 	bl	80024d0 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]
	EraseInit.Sector = sector;
 8006322:	88fb      	ldrh	r3, [r7, #6]
 8006324:	617b      	str	r3, [r7, #20]
	EraseInit.NbSectors = 1;
 8006326:	2301      	movs	r3, #1
 8006328:	61bb      	str	r3, [r7, #24]
	EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;	//!< Device operating range: 2.7V to 3.6V
 800632a:	2302      	movs	r3, #2
 800632c:	61fb      	str	r3, [r7, #28]

	uint32_t PageError = 0;
 800632e:	2300      	movs	r3, #0
 8006330:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&EraseInit, &PageError);
 8006332:	f107 0208 	add.w	r2, r7, #8
 8006336:	f107 030c 	add.w	r3, r7, #12
 800633a:	4611      	mov	r1, r2
 800633c:	4618      	mov	r0, r3
 800633e:	f7fc f98f 	bl	8002660 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 8006342:	f7fc f8e7 	bl	8002514 <HAL_FLASH_Lock>
}
 8006346:	bf00      	nop
 8006348:	3720      	adds	r7, #32
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
	...

08006350 <FLASH_Write_Word_S>:

	FLASH_Lock();
}

void FLASH_Write_Word_S(uint32_t address, int32_t data)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800635a:	f7ff ffa5 	bl	80062a8 <FLASH_Unlock>

	FLASH_WaitBusy();
 800635e:	f7ff ffc7 	bl	80062f0 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 8006362:	4b0e      	ldr	r3, [pc, #56]	; (800639c <FLASH_Write_Word_S+0x4c>)
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	4a0d      	ldr	r2, [pc, #52]	; (800639c <FLASH_Write_Word_S+0x4c>)
 8006368:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800636c:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800636e:	4b0b      	ldr	r3, [pc, #44]	; (800639c <FLASH_Write_Word_S+0x4c>)
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	4a0a      	ldr	r2, [pc, #40]	; (800639c <FLASH_Write_Word_S+0x4c>)
 8006374:	f043 0301 	orr.w	r3, r3, #1
 8006378:	6113      	str	r3, [r2, #16]

	*(__IO int32_t*)address = data;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 8006380:	f7ff ffb6 	bl	80062f0 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 8006384:	4b05      	ldr	r3, [pc, #20]	; (800639c <FLASH_Write_Word_S+0x4c>)
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	4a04      	ldr	r2, [pc, #16]	; (800639c <FLASH_Write_Word_S+0x4c>)
 800638a:	f023 0301 	bic.w	r3, r3, #1
 800638e:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 8006390:	f7ff ff9e 	bl	80062d0 <FLASH_Lock>
}
 8006394:	bf00      	nop
 8006396:	3708      	adds	r7, #8
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40023c00 	.word	0x40023c00

080063a0 <FLASH_Write_Word_F>:

void FLASH_Write_Word_F(uint32_t address, float data)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 80063ac:	f7ff ff7c 	bl	80062a8 <FLASH_Unlock>

	FLASH_WaitBusy();
 80063b0:	f7ff ff9e 	bl	80062f0 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 80063b4:	4b0e      	ldr	r3, [pc, #56]	; (80063f0 <FLASH_Write_Word_F+0x50>)
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	4a0d      	ldr	r2, [pc, #52]	; (80063f0 <FLASH_Write_Word_F+0x50>)
 80063ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80063be:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 80063c0:	4b0b      	ldr	r3, [pc, #44]	; (80063f0 <FLASH_Write_Word_F+0x50>)
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	4a0a      	ldr	r2, [pc, #40]	; (80063f0 <FLASH_Write_Word_F+0x50>)
 80063c6:	f043 0301 	orr.w	r3, r3, #1
 80063ca:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	683a      	ldr	r2, [r7, #0]
 80063d0:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 80063d2:	f7ff ff8d 	bl	80062f0 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 80063d6:	4b06      	ldr	r3, [pc, #24]	; (80063f0 <FLASH_Write_Word_F+0x50>)
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	4a05      	ldr	r2, [pc, #20]	; (80063f0 <FLASH_Write_Word_F+0x50>)
 80063dc:	f023 0301 	bic.w	r3, r3, #1
 80063e0:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 80063e2:	f7ff ff75 	bl	80062d0 <FLASH_Lock>
}
 80063e6:	bf00      	nop
 80063e8:	3708      	adds	r7, #8
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	40023c00 	.word	0x40023c00

080063f4 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	4603      	mov	r3, r0
 80063fc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;
	
	ret = reg | 0x80;
 80063fe:	79fb      	ldrb	r3, [r7, #7]
 8006400:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006404:	b2db      	uxtb	r3, r3
 8006406:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8006408:	2200      	movs	r2, #0
 800640a:	2104      	movs	r1, #4
 800640c:	480d      	ldr	r0, [pc, #52]	; (8006444 <read_byte+0x50>)
 800640e:	f7fc fbfb 	bl	8002c08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,&ret,1,100);
 8006412:	f107 010f 	add.w	r1, r7, #15
 8006416:	2364      	movs	r3, #100	; 0x64
 8006418:	2201      	movs	r2, #1
 800641a:	480b      	ldr	r0, [pc, #44]	; (8006448 <read_byte+0x54>)
 800641c:	f7fd ffd2 	bl	80043c4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1,&val,1,100);
 8006420:	f107 010e 	add.w	r1, r7, #14
 8006424:	2364      	movs	r3, #100	; 0x64
 8006426:	2201      	movs	r2, #1
 8006428:	4807      	ldr	r0, [pc, #28]	; (8006448 <read_byte+0x54>)
 800642a:	f7fe f8ff 	bl	800462c <HAL_SPI_Receive>
	CS_SET;
 800642e:	2201      	movs	r2, #1
 8006430:	2104      	movs	r1, #4
 8006432:	4804      	ldr	r0, [pc, #16]	; (8006444 <read_byte+0x50>)
 8006434:	f7fc fbe8 	bl	8002c08 <HAL_GPIO_WritePin>
	
	return val;
 8006438:	7bbb      	ldrb	r3, [r7, #14]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	40020c00 	.word	0x40020c00
 8006448:	2000c180 	.word	0x2000c180

0800644c <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	4603      	mov	r3, r0
 8006454:	460a      	mov	r2, r1
 8006456:	71fb      	strb	r3, [r7, #7]
 8006458:	4613      	mov	r3, r2
 800645a:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;
	
	ret = reg & 0x7F;
 800645c:	79fb      	ldrb	r3, [r7, #7]
 800645e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006462:	b2db      	uxtb	r3, r3
 8006464:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8006466:	2200      	movs	r2, #0
 8006468:	2104      	movs	r1, #4
 800646a:	480c      	ldr	r0, [pc, #48]	; (800649c <write_byte+0x50>)
 800646c:	f7fc fbcc 	bl	8002c08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,&ret,1,100);
 8006470:	f107 010f 	add.w	r1, r7, #15
 8006474:	2364      	movs	r3, #100	; 0x64
 8006476:	2201      	movs	r2, #1
 8006478:	4809      	ldr	r0, [pc, #36]	; (80064a0 <write_byte+0x54>)
 800647a:	f7fd ffa3 	bl	80043c4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1,&val,1,100);
 800647e:	1db9      	adds	r1, r7, #6
 8006480:	2364      	movs	r3, #100	; 0x64
 8006482:	2201      	movs	r2, #1
 8006484:	4806      	ldr	r0, [pc, #24]	; (80064a0 <write_byte+0x54>)
 8006486:	f7fd ff9d 	bl	80043c4 <HAL_SPI_Transmit>
	CS_SET;
 800648a:	2201      	movs	r2, #1
 800648c:	2104      	movs	r1, #4
 800648e:	4803      	ldr	r0, [pc, #12]	; (800649c <write_byte+0x50>)
 8006490:	f7fc fbba 	bl	8002c08 <HAL_GPIO_WritePin>
}
 8006494:	bf00      	nop
 8006496:	3710      	adds	r7, #16
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	40020c00 	.word	0x40020c00
 80064a0:	2000c180 	.word	0x2000c180

080064a4 <IMU_init>:

uint8_t IMU_init() {
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;
	
	who_am_i = read_byte(0x00);	//IMU0xE0
 80064aa:	2000      	movs	r0, #0
 80064ac:	f7ff ffa2 	bl	80063f4 <read_byte>
 80064b0:	4603      	mov	r3, r0
 80064b2:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 80064b4:	79bb      	ldrb	r3, [r7, #6]
 80064b6:	2be0      	cmp	r3, #224	; 0xe0
 80064b8:	d11c      	bne.n	80064f4 <IMU_init+0x50>
		ret = 1;
 80064ba:	2301      	movs	r3, #1
 80064bc:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 80064be:	2101      	movs	r1, #1
 80064c0:	2006      	movs	r0, #6
 80064c2:	f7ff ffc3 	bl	800644c <write_byte>
		HAL_Delay(100);
 80064c6:	2064      	movs	r0, #100	; 0x64
 80064c8:	f7fa ff64 	bl	8001394 <HAL_Delay>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 80064cc:	2110      	movs	r1, #16
 80064ce:	2003      	movs	r0, #3
 80064d0:	f7ff ffbc 	bl	800644c <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 80064d4:	2120      	movs	r1, #32
 80064d6:	207f      	movs	r0, #127	; 0x7f
 80064d8:	f7ff ffb8 	bl	800644c <write_byte>
		//write_byte(0x01,0x06);	//range2000dps DLPF disable
		write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
 80064dc:	2107      	movs	r1, #7
 80064de:	2001      	movs	r0, #1
 80064e0:	f7ff ffb4 	bl	800644c <write_byte>
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		//write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x00);	//range2g
 80064e4:	2100      	movs	r1, #0
 80064e6:	2014      	movs	r0, #20
 80064e8:	f7ff ffb0 	bl	800644c <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 80064ec:	2100      	movs	r1, #0
 80064ee:	207f      	movs	r0, #127	; 0x7f
 80064f0:	f7ff ffac 	bl	800644c <write_byte>
	}
	return ret;
 80064f4:	79fb      	ldrb	r3, [r7, #7]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <read_zg_data>:

void read_zg_data() {
 8006500:	b598      	push	{r3, r4, r7, lr}
 8006502:	af00      	add	r7, sp, #0
	zg = ((int16_t)read_byte(0x37) << 8) | ((int16_t)read_byte(0x38));
 8006504:	2037      	movs	r0, #55	; 0x37
 8006506:	f7ff ff75 	bl	80063f4 <read_byte>
 800650a:	4603      	mov	r3, r0
 800650c:	021b      	lsls	r3, r3, #8
 800650e:	b21c      	sxth	r4, r3
 8006510:	2038      	movs	r0, #56	; 0x38
 8006512:	f7ff ff6f 	bl	80063f4 <read_byte>
 8006516:	4603      	mov	r3, r0
 8006518:	b21b      	sxth	r3, r3
 800651a:	4323      	orrs	r3, r4
 800651c:	b21a      	sxth	r2, r3
 800651e:	4b02      	ldr	r3, [pc, #8]	; (8006528 <read_zg_data+0x28>)
 8006520:	801a      	strh	r2, [r3, #0]
}
 8006522:	bf00      	nop
 8006524:	bd98      	pop	{r3, r4, r7, pc}
 8006526:	bf00      	nop
 8006528:	20000294 	.word	0x20000294

0800652c <read_xa_data>:
	xg = ((int16_t)read_byte(0x33) << 8) | ((int16_t)read_byte(0x34));
	yg = ((int16_t)read_byte(0x35) << 8) | ((int16_t)read_byte(0x36));
	zg = ((int16_t)read_byte(0x37) << 8) | ((int16_t)read_byte(0x38));
}

void read_xa_data() {
 800652c:	b598      	push	{r3, r4, r7, lr}
 800652e:	af00      	add	r7, sp, #0
	xa = ((int16_t)read_byte(0x2D) << 8) | ((int16_t)read_byte(0x2E));
 8006530:	202d      	movs	r0, #45	; 0x2d
 8006532:	f7ff ff5f 	bl	80063f4 <read_byte>
 8006536:	4603      	mov	r3, r0
 8006538:	021b      	lsls	r3, r3, #8
 800653a:	b21c      	sxth	r4, r3
 800653c:	202e      	movs	r0, #46	; 0x2e
 800653e:	f7ff ff59 	bl	80063f4 <read_byte>
 8006542:	4603      	mov	r3, r0
 8006544:	b21b      	sxth	r3, r3
 8006546:	4323      	orrs	r3, r4
 8006548:	b21a      	sxth	r2, r3
 800654a:	4b02      	ldr	r3, [pc, #8]	; (8006554 <read_xa_data+0x28>)
 800654c:	801a      	strh	r2, [r3, #0]
}
 800654e:	bf00      	nop
 8006550:	bd98      	pop	{r3, r4, r7, pc}
 8006552:	bf00      	nop
 8006554:	20000298 	.word	0x20000298

08006558 <INA260_read>:
#include "INA260.h"

#define SLAVEADRESS1 (0x40<<1)
//#define SLAVEADRESS2 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte) {
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af02      	add	r7, sp, #8
 800655e:	4603      	mov	r3, r0
 8006560:	71fb      	strb	r3, [r7, #7]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2,SLAVEADRESS1,&pointer_byte,1,100);
 8006562:	1dfa      	adds	r2, r7, #7
 8006564:	2364      	movs	r3, #100	; 0x64
 8006566:	9300      	str	r3, [sp, #0]
 8006568:	2301      	movs	r3, #1
 800656a:	2180      	movs	r1, #128	; 0x80
 800656c:	480c      	ldr	r0, [pc, #48]	; (80065a0 <INA260_read+0x48>)
 800656e:	f7fc fc8d 	bl	8002e8c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2,SLAVEADRESS1,Rxdata,2,100);
 8006572:	f107 020c 	add.w	r2, r7, #12
 8006576:	2364      	movs	r3, #100	; 0x64
 8006578:	9300      	str	r3, [sp, #0]
 800657a:	2302      	movs	r3, #2
 800657c:	2180      	movs	r1, #128	; 0x80
 800657e:	4808      	ldr	r0, [pc, #32]	; (80065a0 <INA260_read+0x48>)
 8006580:	f7fc fd82 	bl	8003088 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8006584:	7b3b      	ldrb	r3, [r7, #12]
 8006586:	021b      	lsls	r3, r3, #8
 8006588:	b21a      	sxth	r2, r3
 800658a:	7b7b      	ldrb	r3, [r7, #13]
 800658c:	b21b      	sxth	r3, r3
 800658e:	4313      	orrs	r3, r2
 8006590:	b21b      	sxth	r3, r3
 8006592:	81fb      	strh	r3, [r7, #14]
	return val;
 8006594:	89fb      	ldrh	r3, [r7, #14]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	2000bf84 	.word	0x2000bf84

080065a4 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte) {
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b086      	sub	sp, #24
 80065a8:	af02      	add	r7, sp, #8
 80065aa:	4603      	mov	r3, r0
 80065ac:	71fb      	strb	r3, [r7, #7]
 80065ae:	460b      	mov	r3, r1
 80065b0:	71bb      	strb	r3, [r7, #6]
 80065b2:	4613      	mov	r3, r2
 80065b4:	717b      	strb	r3, [r7, #5]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 80065b6:	79fb      	ldrb	r3, [r7, #7]
 80065b8:	733b      	strb	r3, [r7, #12]
 80065ba:	79bb      	ldrb	r3, [r7, #6]
 80065bc:	737b      	strb	r3, [r7, #13]
 80065be:	797b      	ldrb	r3, [r7, #5]
 80065c0:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2,SLAVEADRESS1,Txcmd,3,100);
 80065c2:	f107 020c 	add.w	r2, r7, #12
 80065c6:	2364      	movs	r3, #100	; 0x64
 80065c8:	9300      	str	r3, [sp, #0]
 80065ca:	2303      	movs	r3, #3
 80065cc:	2180      	movs	r1, #128	; 0x80
 80065ce:	4803      	ldr	r0, [pc, #12]	; (80065dc <INA260_write+0x38>)
 80065d0:	f7fc fc5c 	bl	8002e8c <HAL_I2C_Master_Transmit>
}
 80065d4:	bf00      	nop
 80065d6:	3710      	adds	r7, #16
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	2000bf84 	.word	0x2000bf84

080065e0 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte) {
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	4603      	mov	r3, r0
 80065e8:	460a      	mov	r2, r1
 80065ea:	71fb      	strb	r3, [r7, #7]
 80065ec:	4613      	mov	r3, r2
 80065ee:	71bb      	strb	r3, [r7, #6]
	INA260_write(0x00 , msbyte , lsbyte);
 80065f0:	79ba      	ldrb	r2, [r7, #6]
 80065f2:	79fb      	ldrb	r3, [r7, #7]
 80065f4:	4619      	mov	r1, r3
 80065f6:	2000      	movs	r0, #0
 80065f8:	f7ff ffd4 	bl	80065a4 <INA260_write>
}
 80065fc:	bf00      	nop
 80065fe:	3708      	adds	r7, #8
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <INA260_init>:

void INA260_init() {
 8006604:	b580      	push	{r7, lr}
 8006606:	af00      	add	r7, sp, #0
	setConfig(0x00,0xDF);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8006608:	21df      	movs	r1, #223	; 0xdf
 800660a:	2000      	movs	r0, #0
 800660c:	f7ff ffe8 	bl	80065e0 <setConfig>
}
 8006610:	bf00      	nop
 8006612:	bd80      	pop	{r7, pc}

08006614 <ErrorCheck>:
float order_posR = 0.0f;
float order_posL = 0.0f;
float order_velR = 0.0f;
float order_velL = 0.0f;

void ErrorCheck(uint16_t errorthreshold) {
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	4603      	mov	r3, r0
 800661c:	80fb      	strh	r3, [r7, #6]
	if((line_senLLL + line_senLL + line_senL + line_senR + line_senRR + line_senRRR) > errorthreshold) {
 800661e:	4b20      	ldr	r3, [pc, #128]	; (80066a0 <ErrorCheck+0x8c>)
 8006620:	881b      	ldrh	r3, [r3, #0]
 8006622:	461a      	mov	r2, r3
 8006624:	4b1f      	ldr	r3, [pc, #124]	; (80066a4 <ErrorCheck+0x90>)
 8006626:	881b      	ldrh	r3, [r3, #0]
 8006628:	4413      	add	r3, r2
 800662a:	4a1f      	ldr	r2, [pc, #124]	; (80066a8 <ErrorCheck+0x94>)
 800662c:	8812      	ldrh	r2, [r2, #0]
 800662e:	4413      	add	r3, r2
 8006630:	4a1e      	ldr	r2, [pc, #120]	; (80066ac <ErrorCheck+0x98>)
 8006632:	8812      	ldrh	r2, [r2, #0]
 8006634:	4413      	add	r3, r2
 8006636:	4a1e      	ldr	r2, [pc, #120]	; (80066b0 <ErrorCheck+0x9c>)
 8006638:	8812      	ldrh	r2, [r2, #0]
 800663a:	4413      	add	r3, r2
 800663c:	4a1d      	ldr	r2, [pc, #116]	; (80066b4 <ErrorCheck+0xa0>)
 800663e:	8812      	ldrh	r2, [r2, #0]
 8006640:	441a      	add	r2, r3
 8006642:	88fb      	ldrh	r3, [r7, #6]
 8006644:	429a      	cmp	r2, r3
 8006646:	dd25      	ble.n	8006694 <ErrorCheck+0x80>
		error_cnt++;
 8006648:	4b1b      	ldr	r3, [pc, #108]	; (80066b8 <ErrorCheck+0xa4>)
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	3301      	adds	r3, #1
 800664e:	b29a      	uxth	r2, r3
 8006650:	4b19      	ldr	r3, [pc, #100]	; (80066b8 <ErrorCheck+0xa4>)
 8006652:	801a      	strh	r2, [r3, #0]
		if(error_cnt >= 5) {
 8006654:	4b18      	ldr	r3, [pc, #96]	; (80066b8 <ErrorCheck+0xa4>)
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	2b04      	cmp	r3, #4
 800665a:	d911      	bls.n	8006680 <ErrorCheck+0x6c>
			error_flag = 1;
 800665c:	4b17      	ldr	r3, [pc, #92]	; (80066bc <ErrorCheck+0xa8>)
 800665e:	2201      	movs	r2, #1
 8006660:	701a      	strb	r2, [r3, #0]
			main_pattern = 20;
 8006662:	4b17      	ldr	r3, [pc, #92]	; (80066c0 <ErrorCheck+0xac>)
 8006664:	2214      	movs	r2, #20
 8006666:	701a      	strb	r2, [r3, #0]
			target_vel = 0.0f;
 8006668:	4b16      	ldr	r3, [pc, #88]	; (80066c4 <ErrorCheck+0xb0>)
 800666a:	f04f 0200 	mov.w	r2, #0
 800666e:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 8006670:	4b15      	ldr	r3, [pc, #84]	; (80066c8 <ErrorCheck+0xb4>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2200      	movs	r2, #0
 8006676:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 8006678:	4b13      	ldr	r3, [pc, #76]	; (80066c8 <ErrorCheck+0xb4>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2200      	movs	r2, #0
 800667e:	639a      	str	r2, [r3, #56]	; 0x38
		}
		if(error_cnt > 60000) error_cnt = 1000;
 8006680:	4b0d      	ldr	r3, [pc, #52]	; (80066b8 <ErrorCheck+0xa4>)
 8006682:	881b      	ldrh	r3, [r3, #0]
 8006684:	f64e 2260 	movw	r2, #60000	; 0xea60
 8006688:	4293      	cmp	r3, r2
 800668a:	d903      	bls.n	8006694 <ErrorCheck+0x80>
 800668c:	4b0a      	ldr	r3, [pc, #40]	; (80066b8 <ErrorCheck+0xa4>)
 800668e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006692:	801a      	strh	r2, [r3, #0]
	}
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	20000224 	.word	0x20000224
 80066a4:	20000226 	.word	0x20000226
 80066a8:	20000228 	.word	0x20000228
 80066ac:	2000022a 	.word	0x2000022a
 80066b0:	2000022c 	.word	0x2000022c
 80066b4:	2000022e 	.word	0x2000022e
 80066b8:	2000beba 	.word	0x2000beba
 80066bc:	2000023c 	.word	0x2000023c
 80066c0:	20000231 	.word	0x20000231
 80066c4:	2000032c 	.word	0x2000032c
 80066c8:	2000c1d8 	.word	0x2000c1d8

080066cc <posPID>:

void posPID(void) {
 80066cc:	b480      	push	{r7}
 80066ce:	b087      	sub	sp, #28
 80066d0:	af00      	add	r7, sp, #0

	float p_pos, d_pos;
	static float i_pos;
	float kp_pos = 0.10f, ki_pos = 0.004f, kd_pos = 0.008f;
 80066d2:	4b50      	ldr	r3, [pc, #320]	; (8006814 <posPID+0x148>)
 80066d4:	617b      	str	r3, [r7, #20]
 80066d6:	4b50      	ldr	r3, [pc, #320]	; (8006818 <posPID+0x14c>)
 80066d8:	613b      	str	r3, [r7, #16]
 80066da:	4b50      	ldr	r3, [pc, #320]	; (800681c <posPID+0x150>)
 80066dc:	60fb      	str	r3, [r7, #12]
	//float kp_pos = 0.10f, ki_pos = 0.004f, kd_pos = 0.008f;
	//float kp_pos = 0.09f, ki_pos = 0.002f, kd_pos = 0.006f;
	//float dt_pos = 0.001f;
	static float def_pos[] = {0.0f, 0.0f};

	def_pos[0] = ( ((float)line_senLLL * 1.6f) + ((float)line_senLL * 1.25f) + (float)line_senL + LINE_OFFSET_L) - ((float)line_senR + ((float)line_senRR * 1.25f) + ((float)line_senRRR * 1.6f)); //1.25 1.6
 80066de:	4b50      	ldr	r3, [pc, #320]	; (8006820 <posPID+0x154>)
 80066e0:	881b      	ldrh	r3, [r3, #0]
 80066e2:	ee07 3a90 	vmov	s15, r3
 80066e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ea:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8006824 <posPID+0x158>
 80066ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80066f2:	4b4d      	ldr	r3, [pc, #308]	; (8006828 <posPID+0x15c>)
 80066f4:	881b      	ldrh	r3, [r3, #0]
 80066f6:	ee07 3a90 	vmov	s15, r3
 80066fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066fe:	eef7 6a04 	vmov.f32	s13, #116	; 0x3fa00000  1.250
 8006702:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006706:	ee37 7a27 	vadd.f32	s14, s14, s15
 800670a:	4b48      	ldr	r3, [pc, #288]	; (800682c <posPID+0x160>)
 800670c:	881b      	ldrh	r3, [r3, #0]
 800670e:	ee07 3a90 	vmov	s15, r3
 8006712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800671a:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8006830 <posPID+0x164>
 800671e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006722:	4b44      	ldr	r3, [pc, #272]	; (8006834 <posPID+0x168>)
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	ee07 3a90 	vmov	s15, r3
 800672a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800672e:	4b42      	ldr	r3, [pc, #264]	; (8006838 <posPID+0x16c>)
 8006730:	881b      	ldrh	r3, [r3, #0]
 8006732:	ee07 3a90 	vmov	s15, r3
 8006736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800673a:	eeb7 6a04 	vmov.f32	s12, #116	; 0x3fa00000  1.250
 800673e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006742:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006746:	4b3d      	ldr	r3, [pc, #244]	; (800683c <posPID+0x170>)
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	ee07 3a90 	vmov	s15, r3
 800674e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006752:	ed9f 6a34 	vldr	s12, [pc, #208]	; 8006824 <posPID+0x158>
 8006756:	ee67 7a86 	vmul.f32	s15, s15, s12
 800675a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800675e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006762:	4b37      	ldr	r3, [pc, #220]	; (8006840 <posPID+0x174>)
 8006764:	edc3 7a00 	vstr	s15, [r3]

	p_pos = kp_pos * def_pos[0]; //P
 8006768:	4b35      	ldr	r3, [pc, #212]	; (8006840 <posPID+0x174>)
 800676a:	edd3 7a00 	vldr	s15, [r3]
 800676e:	ed97 7a05 	vldr	s14, [r7, #20]
 8006772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006776:	edc7 7a02 	vstr	s15, [r7, #8]
	i_pos += ki_pos * def_pos[0] * DELTA_T; //I
 800677a:	4b31      	ldr	r3, [pc, #196]	; (8006840 <posPID+0x174>)
 800677c:	ed93 7a00 	vldr	s14, [r3]
 8006780:	edd7 7a04 	vldr	s15, [r7, #16]
 8006784:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006788:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8006844 <posPID+0x178>
 800678c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006790:	4b2d      	ldr	r3, [pc, #180]	; (8006848 <posPID+0x17c>)
 8006792:	edd3 7a00 	vldr	s15, [r3]
 8006796:	ee77 7a27 	vadd.f32	s15, s14, s15
 800679a:	4b2b      	ldr	r3, [pc, #172]	; (8006848 <posPID+0x17c>)
 800679c:	edc3 7a00 	vstr	s15, [r3]
	d_pos = kd_pos * (def_pos[0] - def_pos[1]) / DELTA_T; //D
 80067a0:	4b27      	ldr	r3, [pc, #156]	; (8006840 <posPID+0x174>)
 80067a2:	ed93 7a00 	vldr	s14, [r3]
 80067a6:	4b26      	ldr	r3, [pc, #152]	; (8006840 <posPID+0x174>)
 80067a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80067ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80067b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80067b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067b8:	eddf 6a22 	vldr	s13, [pc, #136]	; 8006844 <posPID+0x178>
 80067bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067c0:	edc7 7a01 	vstr	s15, [r7, #4]

	order_posR = p_pos + i_pos + d_pos;
 80067c4:	4b20      	ldr	r3, [pc, #128]	; (8006848 <posPID+0x17c>)
 80067c6:	ed93 7a00 	vldr	s14, [r3]
 80067ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80067ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80067d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067da:	4b1c      	ldr	r3, [pc, #112]	; (800684c <posPID+0x180>)
 80067dc:	edc3 7a00 	vstr	s15, [r3]
	order_posL = -(p_pos + i_pos + d_pos);
 80067e0:	4b19      	ldr	r3, [pc, #100]	; (8006848 <posPID+0x17c>)
 80067e2:	ed93 7a00 	vldr	s14, [r3]
 80067e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80067ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80067f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067f6:	eef1 7a67 	vneg.f32	s15, s15
 80067fa:	4b15      	ldr	r3, [pc, #84]	; (8006850 <posPID+0x184>)
 80067fc:	edc3 7a00 	vstr	s15, [r3]

	def_pos[1] = def_pos[0];
 8006800:	4b0f      	ldr	r3, [pc, #60]	; (8006840 <posPID+0x174>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a0e      	ldr	r2, [pc, #56]	; (8006840 <posPID+0x174>)
 8006806:	6053      	str	r3, [r2, #4]

}
 8006808:	bf00      	nop
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr
 8006814:	3dcccccd 	.word	0x3dcccccd
 8006818:	3b83126f 	.word	0x3b83126f
 800681c:	3c03126f 	.word	0x3c03126f
 8006820:	20000224 	.word	0x20000224
 8006824:	3fcccccd 	.word	0x3fcccccd
 8006828:	20000226 	.word	0x20000226
 800682c:	20000228 	.word	0x20000228
 8006830:	00000000 	.word	0x00000000
 8006834:	2000022a 	.word	0x2000022a
 8006838:	2000022c 	.word	0x2000022c
 800683c:	2000022e 	.word	0x2000022e
 8006840:	2000020c 	.word	0x2000020c
 8006844:	3a83126f 	.word	0x3a83126f
 8006848:	20000214 	.word	0x20000214
 800684c:	200001fc 	.word	0x200001fc
 8006850:	20000200 	.word	0x20000200

08006854 <velPID>:

	order_velR = p_vel + i_vel;
	order_velL = p_vel + i_vel;
}*/

void velPID(float target) {
 8006854:	b580      	push	{r7, lr}
 8006856:	b088      	sub	sp, #32
 8006858:	af00      	add	r7, sp, #0
 800685a:	ed87 0a01 	vstr	s0, [r7, #4]
	float p_vel, kp_vel = 2.8f, ki_vel = 50.0f;	//2.8 50
 800685e:	4b37      	ldr	r3, [pc, #220]	; (800693c <velPID+0xe8>)
 8006860:	61fb      	str	r3, [r7, #28]
 8006862:	4b37      	ldr	r3, [pc, #220]	; (8006940 <velPID+0xec>)
 8006864:	61bb      	str	r3, [r7, #24]
	float vel_center, filter_vel_center, acceleration_imu;
	static float i_vel, def_vel, last_vel_center;

	vel_center = (velR + velL) / 2.0f;
 8006866:	4b37      	ldr	r3, [pc, #220]	; (8006944 <velPID+0xf0>)
 8006868:	ed93 7a00 	vldr	s14, [r3]
 800686c:	4b36      	ldr	r3, [pc, #216]	; (8006948 <velPID+0xf4>)
 800686e:	edd3 7a00 	vldr	s15, [r3]
 8006872:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006876:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800687a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800687e:	edc7 7a05 	vstr	s15, [r7, #20]
	acceleration_imu = (float)xa / 16384.0f;
 8006882:	4b32      	ldr	r3, [pc, #200]	; (800694c <velPID+0xf8>)
 8006884:	881b      	ldrh	r3, [r3, #0]
 8006886:	b21b      	sxth	r3, r3
 8006888:	ee07 3a90 	vmov	s15, r3
 800688c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006890:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8006950 <velPID+0xfc>
 8006894:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006898:	edc7 7a04 	vstr	s15, [r7, #16]
	filter_vel_center = ComplementaryFilter(acceleration_imu, vel_center, 0.65f, last_vel_center);
 800689c:	4b2d      	ldr	r3, [pc, #180]	; (8006954 <velPID+0x100>)
 800689e:	edd3 7a00 	vldr	s15, [r3]
 80068a2:	eef0 1a67 	vmov.f32	s3, s15
 80068a6:	ed9f 1a2c 	vldr	s2, [pc, #176]	; 8006958 <velPID+0x104>
 80068aa:	edd7 0a05 	vldr	s1, [r7, #20]
 80068ae:	ed97 0a04 	vldr	s0, [r7, #16]
 80068b2:	f7ff fcc5 	bl	8006240 <ComplementaryFilter>
 80068b6:	ed87 0a03 	vstr	s0, [r7, #12]
	last_vel_center = filter_vel_center;
 80068ba:	4a26      	ldr	r2, [pc, #152]	; (8006954 <velPID+0x100>)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6013      	str	r3, [r2, #0]

	def_vel = filter_vel_center - target;
 80068c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80068c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80068c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068cc:	4b23      	ldr	r3, [pc, #140]	; (800695c <velPID+0x108>)
 80068ce:	edc3 7a00 	vstr	s15, [r3]

	p_vel = kp_vel * def_vel;
 80068d2:	4b22      	ldr	r3, [pc, #136]	; (800695c <velPID+0x108>)
 80068d4:	edd3 7a00 	vldr	s15, [r3]
 80068d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80068dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068e0:	edc7 7a02 	vstr	s15, [r7, #8]
	i_vel += ki_vel * def_vel * DELTA_T;
 80068e4:	4b1d      	ldr	r3, [pc, #116]	; (800695c <velPID+0x108>)
 80068e6:	ed93 7a00 	vldr	s14, [r3]
 80068ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80068ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068f2:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8006960 <velPID+0x10c>
 80068f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80068fa:	4b1a      	ldr	r3, [pc, #104]	; (8006964 <velPID+0x110>)
 80068fc:	edd3 7a00 	vldr	s15, [r3]
 8006900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006904:	4b17      	ldr	r3, [pc, #92]	; (8006964 <velPID+0x110>)
 8006906:	edc3 7a00 	vstr	s15, [r3]

	order_velR = p_vel + i_vel;
 800690a:	4b16      	ldr	r3, [pc, #88]	; (8006964 <velPID+0x110>)
 800690c:	ed93 7a00 	vldr	s14, [r3]
 8006910:	edd7 7a02 	vldr	s15, [r7, #8]
 8006914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006918:	4b13      	ldr	r3, [pc, #76]	; (8006968 <velPID+0x114>)
 800691a:	edc3 7a00 	vstr	s15, [r3]
	order_velL = p_vel + i_vel;
 800691e:	4b11      	ldr	r3, [pc, #68]	; (8006964 <velPID+0x110>)
 8006920:	ed93 7a00 	vldr	s14, [r3]
 8006924:	edd7 7a02 	vldr	s15, [r7, #8]
 8006928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800692c:	4b0f      	ldr	r3, [pc, #60]	; (800696c <velPID+0x118>)
 800692e:	edc3 7a00 	vstr	s15, [r3]
}
 8006932:	bf00      	nop
 8006934:	3720      	adds	r7, #32
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	40333333 	.word	0x40333333
 8006940:	42480000 	.word	0x42480000
 8006944:	20000234 	.word	0x20000234
 8006948:	20000238 	.word	0x20000238
 800694c:	20000298 	.word	0x20000298
 8006950:	46800000 	.word	0x46800000
 8006954:	20000218 	.word	0x20000218
 8006958:	3f266666 	.word	0x3f266666
 800695c:	2000021c 	.word	0x2000021c
 8006960:	3a83126f 	.word	0x3a83126f
 8006964:	20000220 	.word	0x20000220
 8006968:	20000204 	.word	0x20000204
 800696c:	20000208 	.word	0x20000208

08006970 <__io_putchar>:
 #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
# else
 #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
# endif /*__GNUC__*/

PUTCHAR_PROTOTYPE {
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 8006978:	1d39      	adds	r1, r7, #4
 800697a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800697e:	2201      	movs	r2, #1
 8006980:	4803      	ldr	r0, [pc, #12]	; (8006990 <__io_putchar+0x20>)
 8006982:	f7ff f8a2 	bl	8005aca <HAL_UART_Transmit>
 return ch;
 8006986:	687b      	ldr	r3, [r7, #4]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3708      	adds	r7, #8
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	2000c060 	.word	0x2000c060

08006994 <All_init>:

void All_init(void) {
 8006994:	b580      	push	{r7, lr}
 8006996:	af00      	add	r7, sp, #0
	IO_init();
 8006998:	f000 f872 	bl	8006a80 <IO_init>
	HAL_TIM_Base_Start_IT(&htim6);
 800699c:	482a      	ldr	r0, [pc, #168]	; (8006a48 <All_init+0xb4>)
 800699e:	f7fe fa2c 	bl	8004dfa <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80069a2:	482a      	ldr	r0, [pc, #168]	; (8006a4c <All_init+0xb8>)
 80069a4:	f7fe fa29 	bl	8004dfa <HAL_TIM_Base_Start_IT>
	lcd_init();
 80069a8:	f7ff fbac 	bl	8006104 <lcd_init>
	INA260_init();
 80069ac:	f7ff fe2a 	bl	8006604 <INA260_init>
	if( IMU_init() == 1 ) {
 80069b0:	f7ff fd78 	bl	80064a4 <IMU_init>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d10d      	bne.n	80069d6 <All_init+0x42>
		lcd_locate(0,0);
 80069ba:	2100      	movs	r1, #0
 80069bc:	2000      	movs	r0, #0
 80069be:	f7ff fbf5 	bl	80061ac <lcd_locate>
		lcd_print("WHO_AM_I");
 80069c2:	4823      	ldr	r0, [pc, #140]	; (8006a50 <All_init+0xbc>)
 80069c4:	f7ff fc07 	bl	80061d6 <lcd_print>
		lcd_locate(0,1);
 80069c8:	2101      	movs	r1, #1
 80069ca:	2000      	movs	r0, #0
 80069cc:	f7ff fbee 	bl	80061ac <lcd_locate>
		lcd_print("SUCCESS");
 80069d0:	4820      	ldr	r0, [pc, #128]	; (8006a54 <All_init+0xc0>)
 80069d2:	f7ff fc00 	bl	80061d6 <lcd_print>
	}
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80069d6:	213c      	movs	r1, #60	; 0x3c
 80069d8:	481f      	ldr	r0, [pc, #124]	; (8006a58 <All_init+0xc4>)
 80069da:	f7fe fb2d 	bl	8005038 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80069de:	213c      	movs	r1, #60	; 0x3c
 80069e0:	481e      	ldr	r0, [pc, #120]	; (8006a5c <All_init+0xc8>)
 80069e2:	f7fe fb29 	bl	8005038 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 80069e6:	2100      	movs	r1, #0
 80069e8:	481d      	ldr	r0, [pc, #116]	; (8006a60 <All_init+0xcc>)
 80069ea:	f7fe fa55 	bl	8004e98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80069ee:	2104      	movs	r1, #4
 80069f0:	481b      	ldr	r0, [pc, #108]	; (8006a60 <All_init+0xcc>)
 80069f2:	f7fe fa51 	bl	8004e98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80069f6:	2108      	movs	r1, #8
 80069f8:	481a      	ldr	r0, [pc, #104]	; (8006a64 <All_init+0xd0>)
 80069fa:	f7fe fa4d 	bl	8004e98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80069fe:	210c      	movs	r1, #12
 8006a00:	4818      	ldr	r0, [pc, #96]	; (8006a64 <All_init+0xd0>)
 8006a02:	f7fe fa49 	bl	8004e98 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 8006a06:	4b16      	ldr	r3, [pc, #88]	; (8006a60 <All_init+0xcc>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 8006a0e:	4b14      	ldr	r3, [pc, #80]	; (8006a60 <All_init+0xcc>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2200      	movs	r2, #0
 8006a14:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ESC_MIN);
 8006a16:	4b13      	ldr	r3, [pc, #76]	; (8006a64 <All_init+0xd0>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f240 62e3 	movw	r2, #1763	; 0x6e3
 8006a1e:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ESC_MIN);
 8006a20:	4b10      	ldr	r3, [pc, #64]	; (8006a64 <All_init+0xd0>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f240 62e3 	movw	r2, #1763	; 0x6e3
 8006a28:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) ADC1_Buff, 16);
 8006a2a:	2210      	movs	r2, #16
 8006a2c:	490e      	ldr	r1, [pc, #56]	; (8006a68 <All_init+0xd4>)
 8006a2e:	480f      	ldr	r0, [pc, #60]	; (8006a6c <All_init+0xd8>)
 8006a30:	f7fa fd16 	bl	8001460 <HAL_ADC_Start_DMA>
	log_adress = start_adress_sector7;
 8006a34:	4b0e      	ldr	r3, [pc, #56]	; (8006a70 <All_init+0xdc>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a0e      	ldr	r2, [pc, #56]	; (8006a74 <All_init+0xe0>)
 8006a3a:	6013      	str	r3, [r2, #0]
	plan_velo_adress = start_adress_sector10;
 8006a3c:	4b0e      	ldr	r3, [pc, #56]	; (8006a78 <All_init+0xe4>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a0e      	ldr	r2, [pc, #56]	; (8006a7c <All_init+0xe8>)
 8006a42:	6013      	str	r3, [r2, #0]
}
 8006a44:	bf00      	nop
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	2000c100 	.word	0x2000c100
 8006a4c:	2000c218 	.word	0x2000c218
 8006a50:	0800d9c8 	.word	0x0800d9c8
 8006a54:	0800d9d4 	.word	0x0800d9d4
 8006a58:	2000c140 	.word	0x2000c140
 8006a5c:	2000bef0 	.word	0x2000bef0
 8006a60:	2000c1d8 	.word	0x2000c1d8
 8006a64:	2000bfd8 	.word	0x2000bfd8
 8006a68:	200002fc 	.word	0x200002fc
 8006a6c:	2000c018 	.word	0x2000c018
 8006a70:	0800db50 	.word	0x0800db50
 8006a74:	200002dc 	.word	0x200002dc
 8006a78:	0800db58 	.word	0x0800db58
 8006a7c:	2000beb4 	.word	0x2000beb4

08006a80 <IO_init>:
	HAL_Delay(2000);
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ESC_MIN);
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ESC_MIN);
}

void IO_init(void) {
 8006a80:	b580      	push	{r7, lr}
 8006a82:	af00      	add	r7, sp, #0
	MR_SET;
 8006a84:	2201      	movs	r2, #1
 8006a86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006a8a:	4805      	ldr	r0, [pc, #20]	; (8006aa0 <IO_init+0x20>)
 8006a8c:	f7fc f8bc 	bl	8002c08 <HAL_GPIO_WritePin>
	ML_SET;
 8006a90:	2201      	movs	r2, #1
 8006a92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a96:	4802      	ldr	r0, [pc, #8]	; (8006aa0 <IO_init+0x20>)
 8006a98:	f7fc f8b6 	bl	8002c08 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,  GPIO_PIN_RESET);	//LEDdriver
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,  GPIO_PIN_RESET);	//LEDdriver
}
 8006a9c:	bf00      	nop
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	40020000 	.word	0x40020000

08006aa4 <ADval_get>:

//		AD12 AD13 AD0 AD1 AD2 AD3   AD4 AD5 AD6 AD7 AD14 AD15
//		AD9 AD8 	AD10 AD11
void ADval_get(void) {
 8006aa4:	b480      	push	{r7}
 8006aa6:	af00      	add	r7, sp, #0
	line_sen0  = ADC1_Buff[0];
 8006aa8:	4b22      	ldr	r3, [pc, #136]	; (8006b34 <ADval_get+0x90>)
 8006aaa:	881a      	ldrh	r2, [r3, #0]
 8006aac:	4b22      	ldr	r3, [pc, #136]	; (8006b38 <ADval_get+0x94>)
 8006aae:	801a      	strh	r2, [r3, #0]
	line_sen1  = ADC1_Buff[1];
 8006ab0:	4b20      	ldr	r3, [pc, #128]	; (8006b34 <ADval_get+0x90>)
 8006ab2:	885a      	ldrh	r2, [r3, #2]
 8006ab4:	4b21      	ldr	r3, [pc, #132]	; (8006b3c <ADval_get+0x98>)
 8006ab6:	801a      	strh	r2, [r3, #0]
	line_sen2  = ADC1_Buff[2];
 8006ab8:	4b1e      	ldr	r3, [pc, #120]	; (8006b34 <ADval_get+0x90>)
 8006aba:	889a      	ldrh	r2, [r3, #4]
 8006abc:	4b20      	ldr	r3, [pc, #128]	; (8006b40 <ADval_get+0x9c>)
 8006abe:	801a      	strh	r2, [r3, #0]
	line_sen3  = ADC1_Buff[3];
 8006ac0:	4b1c      	ldr	r3, [pc, #112]	; (8006b34 <ADval_get+0x90>)
 8006ac2:	88da      	ldrh	r2, [r3, #6]
 8006ac4:	4b1f      	ldr	r3, [pc, #124]	; (8006b44 <ADval_get+0xa0>)
 8006ac6:	801a      	strh	r2, [r3, #0]
	line_sen4  = ADC1_Buff[4];
 8006ac8:	4b1a      	ldr	r3, [pc, #104]	; (8006b34 <ADval_get+0x90>)
 8006aca:	891a      	ldrh	r2, [r3, #8]
 8006acc:	4b1e      	ldr	r3, [pc, #120]	; (8006b48 <ADval_get+0xa4>)
 8006ace:	801a      	strh	r2, [r3, #0]
	line_sen5  = ADC1_Buff[5];
 8006ad0:	4b18      	ldr	r3, [pc, #96]	; (8006b34 <ADval_get+0x90>)
 8006ad2:	895a      	ldrh	r2, [r3, #10]
 8006ad4:	4b1d      	ldr	r3, [pc, #116]	; (8006b4c <ADval_get+0xa8>)
 8006ad6:	801a      	strh	r2, [r3, #0]
	line_sen6  = ADC1_Buff[6];
 8006ad8:	4b16      	ldr	r3, [pc, #88]	; (8006b34 <ADval_get+0x90>)
 8006ada:	899a      	ldrh	r2, [r3, #12]
 8006adc:	4b1c      	ldr	r3, [pc, #112]	; (8006b50 <ADval_get+0xac>)
 8006ade:	801a      	strh	r2, [r3, #0]
	line_sen7  = ADC1_Buff[7];
 8006ae0:	4b14      	ldr	r3, [pc, #80]	; (8006b34 <ADval_get+0x90>)
 8006ae2:	89da      	ldrh	r2, [r3, #14]
 8006ae4:	4b1b      	ldr	r3, [pc, #108]	; (8006b54 <ADval_get+0xb0>)
 8006ae6:	801a      	strh	r2, [r3, #0]
	line_sen8  = ADC1_Buff[8];
 8006ae8:	4b12      	ldr	r3, [pc, #72]	; (8006b34 <ADval_get+0x90>)
 8006aea:	8a1a      	ldrh	r2, [r3, #16]
 8006aec:	4b1a      	ldr	r3, [pc, #104]	; (8006b58 <ADval_get+0xb4>)
 8006aee:	801a      	strh	r2, [r3, #0]
	line_sen9  = ADC1_Buff[9];
 8006af0:	4b10      	ldr	r3, [pc, #64]	; (8006b34 <ADval_get+0x90>)
 8006af2:	8a5a      	ldrh	r2, [r3, #18]
 8006af4:	4b19      	ldr	r3, [pc, #100]	; (8006b5c <ADval_get+0xb8>)
 8006af6:	801a      	strh	r2, [r3, #0]
	line_sen10 = ADC1_Buff[10];
 8006af8:	4b0e      	ldr	r3, [pc, #56]	; (8006b34 <ADval_get+0x90>)
 8006afa:	8a9a      	ldrh	r2, [r3, #20]
 8006afc:	4b18      	ldr	r3, [pc, #96]	; (8006b60 <ADval_get+0xbc>)
 8006afe:	801a      	strh	r2, [r3, #0]
	line_sen11 = ADC1_Buff[11];
 8006b00:	4b0c      	ldr	r3, [pc, #48]	; (8006b34 <ADval_get+0x90>)
 8006b02:	8ada      	ldrh	r2, [r3, #22]
 8006b04:	4b17      	ldr	r3, [pc, #92]	; (8006b64 <ADval_get+0xc0>)
 8006b06:	801a      	strh	r2, [r3, #0]
	line_sen12 = ADC1_Buff[12];
 8006b08:	4b0a      	ldr	r3, [pc, #40]	; (8006b34 <ADval_get+0x90>)
 8006b0a:	8b1a      	ldrh	r2, [r3, #24]
 8006b0c:	4b16      	ldr	r3, [pc, #88]	; (8006b68 <ADval_get+0xc4>)
 8006b0e:	801a      	strh	r2, [r3, #0]
	line_sen13 = ADC1_Buff[13];
 8006b10:	4b08      	ldr	r3, [pc, #32]	; (8006b34 <ADval_get+0x90>)
 8006b12:	8b5a      	ldrh	r2, [r3, #26]
 8006b14:	4b15      	ldr	r3, [pc, #84]	; (8006b6c <ADval_get+0xc8>)
 8006b16:	801a      	strh	r2, [r3, #0]
	line_sen14 = ADC1_Buff[14];
 8006b18:	4b06      	ldr	r3, [pc, #24]	; (8006b34 <ADval_get+0x90>)
 8006b1a:	8b9a      	ldrh	r2, [r3, #28]
 8006b1c:	4b14      	ldr	r3, [pc, #80]	; (8006b70 <ADval_get+0xcc>)
 8006b1e:	801a      	strh	r2, [r3, #0]
	line_sen15 = ADC1_Buff[15];
 8006b20:	4b04      	ldr	r3, [pc, #16]	; (8006b34 <ADval_get+0x90>)
 8006b22:	8bda      	ldrh	r2, [r3, #30]
 8006b24:	4b13      	ldr	r3, [pc, #76]	; (8006b74 <ADval_get+0xd0>)
 8006b26:	801a      	strh	r2, [r3, #0]
}
 8006b28:	bf00      	nop
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	200002fc 	.word	0x200002fc
 8006b38:	2000bed4 	.word	0x2000bed4
 8006b3c:	20000320 	.word	0x20000320
 8006b40:	200002ec 	.word	0x200002ec
 8006b44:	200002c2 	.word	0x200002c2
 8006b48:	200002a4 	.word	0x200002a4
 8006b4c:	2000bec0 	.word	0x2000bec0
 8006b50:	200002ee 	.word	0x200002ee
 8006b54:	200002d8 	.word	0x200002d8
 8006b58:	2000031e 	.word	0x2000031e
 8006b5c:	200002a2 	.word	0x200002a2
 8006b60:	20000322 	.word	0x20000322
 8006b64:	2000bed6 	.word	0x2000bed6
 8006b68:	2000bedc 	.word	0x2000bedc
 8006b6c:	20000324 	.word	0x20000324
 8006b70:	20000332 	.word	0x20000332
 8006b74:	200002a0 	.word	0x200002a0

08006b78 <ADval_sum>:

//LLL LL L R RR RRR
void ADval_sum(void) {
 8006b78:	b480      	push	{r7}
 8006b7a:	af00      	add	r7, sp, #0
	//line_senLLL = line_sen12 + line_sen13;
	line_senLLL = line_sen12;
 8006b7c:	4b16      	ldr	r3, [pc, #88]	; (8006bd8 <ADval_sum+0x60>)
 8006b7e:	881a      	ldrh	r2, [r3, #0]
 8006b80:	4b16      	ldr	r3, [pc, #88]	; (8006bdc <ADval_sum+0x64>)
 8006b82:	801a      	strh	r2, [r3, #0]
	line_senLL = line_sen0  + line_sen1;
 8006b84:	4b16      	ldr	r3, [pc, #88]	; (8006be0 <ADval_sum+0x68>)
 8006b86:	881a      	ldrh	r2, [r3, #0]
 8006b88:	4b16      	ldr	r3, [pc, #88]	; (8006be4 <ADval_sum+0x6c>)
 8006b8a:	881b      	ldrh	r3, [r3, #0]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	4b15      	ldr	r3, [pc, #84]	; (8006be8 <ADval_sum+0x70>)
 8006b92:	801a      	strh	r2, [r3, #0]
	line_senL = line_sen2  + line_sen3;
 8006b94:	4b15      	ldr	r3, [pc, #84]	; (8006bec <ADval_sum+0x74>)
 8006b96:	881a      	ldrh	r2, [r3, #0]
 8006b98:	4b15      	ldr	r3, [pc, #84]	; (8006bf0 <ADval_sum+0x78>)
 8006b9a:	881b      	ldrh	r3, [r3, #0]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	b29a      	uxth	r2, r3
 8006ba0:	4b14      	ldr	r3, [pc, #80]	; (8006bf4 <ADval_sum+0x7c>)
 8006ba2:	801a      	strh	r2, [r3, #0]
	line_senR = line_sen4  + line_sen5;
 8006ba4:	4b14      	ldr	r3, [pc, #80]	; (8006bf8 <ADval_sum+0x80>)
 8006ba6:	881a      	ldrh	r2, [r3, #0]
 8006ba8:	4b14      	ldr	r3, [pc, #80]	; (8006bfc <ADval_sum+0x84>)
 8006baa:	881b      	ldrh	r3, [r3, #0]
 8006bac:	4413      	add	r3, r2
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	4b13      	ldr	r3, [pc, #76]	; (8006c00 <ADval_sum+0x88>)
 8006bb2:	801a      	strh	r2, [r3, #0]
	line_senRR = line_sen6  + line_sen7;
 8006bb4:	4b13      	ldr	r3, [pc, #76]	; (8006c04 <ADval_sum+0x8c>)
 8006bb6:	881a      	ldrh	r2, [r3, #0]
 8006bb8:	4b13      	ldr	r3, [pc, #76]	; (8006c08 <ADval_sum+0x90>)
 8006bba:	881b      	ldrh	r3, [r3, #0]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	4b12      	ldr	r3, [pc, #72]	; (8006c0c <ADval_sum+0x94>)
 8006bc2:	801a      	strh	r2, [r3, #0]
	//line_senRRR = line_sen14 + line_sen15;
	line_senRRR = line_sen15;
 8006bc4:	4b12      	ldr	r3, [pc, #72]	; (8006c10 <ADval_sum+0x98>)
 8006bc6:	881a      	ldrh	r2, [r3, #0]
 8006bc8:	4b12      	ldr	r3, [pc, #72]	; (8006c14 <ADval_sum+0x9c>)
 8006bca:	801a      	strh	r2, [r3, #0]
}
 8006bcc:	bf00      	nop
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	2000bedc 	.word	0x2000bedc
 8006bdc:	20000224 	.word	0x20000224
 8006be0:	2000bed4 	.word	0x2000bed4
 8006be4:	20000320 	.word	0x20000320
 8006be8:	20000226 	.word	0x20000226
 8006bec:	200002ec 	.word	0x200002ec
 8006bf0:	200002c2 	.word	0x200002c2
 8006bf4:	20000228 	.word	0x20000228
 8006bf8:	200002a4 	.word	0x200002a4
 8006bfc:	2000bec0 	.word	0x2000bec0
 8006c00:	2000022a 	.word	0x2000022a
 8006c04:	200002ee 	.word	0x200002ee
 8006c08:	200002d8 	.word	0x200002d8
 8006c0c:	2000022c 	.word	0x2000022c
 8006c10:	200002a0 	.word	0x200002a0
 8006c14:	2000022e 	.word	0x2000022e

08006c18 <CrossCheck>:

void CrossCheck(uint16_t crossthreshold){
 8006c18:	b590      	push	{r4, r7, lr}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	4603      	mov	r3, r0
 8006c20:	80fb      	strh	r3, [r7, #6]

	if(crossline_flag == 0 && line_senLL + line_senL + line_senR + line_senRR < crossthreshold ) {
 8006c22:	4b1f      	ldr	r3, [pc, #124]	; (8006ca0 <CrossCheck+0x88>)
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d118      	bne.n	8006c5c <CrossCheck+0x44>
 8006c2a:	4b1e      	ldr	r3, [pc, #120]	; (8006ca4 <CrossCheck+0x8c>)
 8006c2c:	881b      	ldrh	r3, [r3, #0]
 8006c2e:	461a      	mov	r2, r3
 8006c30:	4b1d      	ldr	r3, [pc, #116]	; (8006ca8 <CrossCheck+0x90>)
 8006c32:	881b      	ldrh	r3, [r3, #0]
 8006c34:	4413      	add	r3, r2
 8006c36:	4a1d      	ldr	r2, [pc, #116]	; (8006cac <CrossCheck+0x94>)
 8006c38:	8812      	ldrh	r2, [r2, #0]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	4a1c      	ldr	r2, [pc, #112]	; (8006cb0 <CrossCheck+0x98>)
 8006c3e:	8812      	ldrh	r2, [r2, #0]
 8006c40:	441a      	add	r2, r3
 8006c42:	88fb      	ldrh	r3, [r7, #6]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	da09      	bge.n	8006c5c <CrossCheck+0x44>
		crossline_flag = 1;
 8006c48:	4b15      	ldr	r3, [pc, #84]	; (8006ca0 <CrossCheck+0x88>)
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	701a      	strb	r2, [r3, #0]
		enc_cnt = 0;
 8006c4e:	4a19      	ldr	r2, [pc, #100]	; (8006cb4 <CrossCheck+0x9c>)
 8006c50:	f04f 0300 	mov.w	r3, #0
 8006c54:	f04f 0400 	mov.w	r4, #0
 8006c58:	e9c2 3400 	strd	r3, r4, [r2]
	}

	if(crossline_flag == 1 && mileage((float)enc_cnt) >= 90){
 8006c5c:	4b10      	ldr	r3, [pc, #64]	; (8006ca0 <CrossCheck+0x88>)
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d118      	bne.n	8006c96 <CrossCheck+0x7e>
 8006c64:	4b13      	ldr	r3, [pc, #76]	; (8006cb4 <CrossCheck+0x9c>)
 8006c66:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	f7fa f8bb 	bl	8000de8 <__aeabi_l2f>
 8006c72:	4603      	mov	r3, r0
 8006c74:	ee00 3a10 	vmov	s0, r3
 8006c78:	f000 feb2 	bl	80079e0 <mileage>
 8006c7c:	eeb0 7a40 	vmov.f32	s14, s0
 8006c80:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8006cb8 <CrossCheck+0xa0>
 8006c84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c8c:	da00      	bge.n	8006c90 <CrossCheck+0x78>
		crossline_flag = 0;
	}
}
 8006c8e:	e002      	b.n	8006c96 <CrossCheck+0x7e>
		crossline_flag = 0;
 8006c90:	4b03      	ldr	r3, [pc, #12]	; (8006ca0 <CrossCheck+0x88>)
 8006c92:	2200      	movs	r2, #0
 8006c94:	701a      	strb	r2, [r3, #0]
}
 8006c96:	bf00      	nop
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd90      	pop	{r4, r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	20000244 	.word	0x20000244
 8006ca4:	20000226 	.word	0x20000226
 8006ca8:	20000228 	.word	0x20000228
 8006cac:	2000022a 	.word	0x2000022a
 8006cb0:	2000022c 	.word	0x2000022c
 8006cb4:	200002b0 	.word	0x200002b0
 8006cb8:	42b40000 	.word	0x42b40000

08006cbc <MakerCheck>:
	}

	return ret;
}

void MakerCheck(uint8_t makerval){
 8006cbc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006cc0:	b086      	sub	sp, #24
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	71fb      	strb	r3, [r7, #7]
	int64_t maker_pulse_center;
	static uint16_t maker_preset = 0;
	static uint8_t maker_check_flag = 0;
	static uint8_t cmp_flag = 0;

	if((0 < makerval && makerval <= 3) && maker_check_flag == 0) {
 8006cc8:	79fb      	ldrb	r3, [r7, #7]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d010      	beq.n	8006cf0 <MakerCheck+0x34>
 8006cce:	79fb      	ldrb	r3, [r7, #7]
 8006cd0:	2b03      	cmp	r3, #3
 8006cd2:	d80d      	bhi.n	8006cf0 <MakerCheck+0x34>
 8006cd4:	4b8c      	ldr	r3, [pc, #560]	; (8006f08 <MakerCheck+0x24c>)
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d109      	bne.n	8006cf0 <MakerCheck+0x34>
		maker_check_flag = 1;
 8006cdc:	4b8a      	ldr	r3, [pc, #552]	; (8006f08 <MakerCheck+0x24c>)
 8006cde:	2201      	movs	r2, #1
 8006ce0:	701a      	strb	r2, [r3, #0]
		enc_cnt = 0;
 8006ce2:	4a8a      	ldr	r2, [pc, #552]	; (8006f0c <MakerCheck+0x250>)
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	f04f 0400 	mov.w	r4, #0
 8006cec:	e9c2 3400 	strd	r3, r4, [r2]
	}

	if((maker_check_flag == 1) && (mileage((float)enc_cnt) >= 6) && makerval == 0 ) {
 8006cf0:	4b85      	ldr	r3, [pc, #532]	; (8006f08 <MakerCheck+0x24c>)
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	f040 8101 	bne.w	8006efc <MakerCheck+0x240>
 8006cfa:	4b84      	ldr	r3, [pc, #528]	; (8006f0c <MakerCheck+0x250>)
 8006cfc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006d00:	4618      	mov	r0, r3
 8006d02:	4621      	mov	r1, r4
 8006d04:	f7fa f870 	bl	8000de8 <__aeabi_l2f>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	ee00 3a10 	vmov	s0, r3
 8006d0e:	f000 fe67 	bl	80079e0 <mileage>
 8006d12:	eeb0 7a40 	vmov.f32	s14, s0
 8006d16:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 8006d1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d22:	da00      	bge.n	8006d26 <MakerCheck+0x6a>
		}

		maker_check_flag = 0;
	}

}
 8006d24:	e0ea      	b.n	8006efc <MakerCheck+0x240>
	if((maker_check_flag == 1) && (mileage((float)enc_cnt) >= 6) && makerval == 0 ) {
 8006d26:	79fb      	ldrb	r3, [r7, #7]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f040 80e7 	bne.w	8006efc <MakerCheck+0x240>
		if(second_trace_flag == 1){
 8006d2e:	4b78      	ldr	r3, [pc, #480]	; (8006f10 <MakerCheck+0x254>)
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	f040 80c3 	bne.w	8006ebe <MakerCheck+0x202>
			maker_adress = start_adress_sector9 + maker_preset;
 8006d38:	4b76      	ldr	r3, [pc, #472]	; (8006f14 <MakerCheck+0x258>)
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	4b76      	ldr	r3, [pc, #472]	; (8006f18 <MakerCheck+0x25c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4413      	add	r3, r2
 8006d44:	4a75      	ldr	r2, [pc, #468]	; (8006f1c <MakerCheck+0x260>)
 8006d46:	6013      	str	r3, [r2, #0]
			cmp_flag = 1;
 8006d48:	4b75      	ldr	r3, [pc, #468]	; (8006f20 <MakerCheck+0x264>)
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	701a      	strb	r2, [r3, #0]
			led_pattern(led);
 8006d4e:	4b75      	ldr	r3, [pc, #468]	; (8006f24 <MakerCheck+0x268>)
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 fbec 	bl	8007530 <led_pattern>
			while(cmp_flag){
 8006d58:	e0ab      	b.n	8006eb2 <MakerCheck+0x1f6>
				maker_pulseL = *(int32_t*)maker_adress;
 8006d5a:	4b70      	ldr	r3, [pc, #448]	; (8006f1c <MakerCheck+0x260>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	617b      	str	r3, [r7, #20]
				maker_adress += 0x04;
 8006d62:	4b6e      	ldr	r3, [pc, #440]	; (8006f1c <MakerCheck+0x260>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	3304      	adds	r3, #4
 8006d68:	4a6c      	ldr	r2, [pc, #432]	; (8006f1c <MakerCheck+0x260>)
 8006d6a:	6013      	str	r3, [r2, #0]
				if( isnan((float)maker_pulseL) != 0 ) cmp_flag = 0;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	ee07 3a90 	vmov	s15, r3
 8006d72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d76:	eef4 7a67 	vcmp.f32	s15, s15
 8006d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d7e:	d702      	bvc.n	8006d86 <MakerCheck+0xca>
 8006d80:	4b67      	ldr	r3, [pc, #412]	; (8006f20 <MakerCheck+0x264>)
 8006d82:	2200      	movs	r2, #0
 8006d84:	701a      	strb	r2, [r3, #0]
				maker_pulseR = *(int32_t*)maker_adress;
 8006d86:	4b65      	ldr	r3, [pc, #404]	; (8006f1c <MakerCheck+0x260>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	613b      	str	r3, [r7, #16]
				maker_adress += 0x04;
 8006d8e:	4b63      	ldr	r3, [pc, #396]	; (8006f1c <MakerCheck+0x260>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	3304      	adds	r3, #4
 8006d94:	4a61      	ldr	r2, [pc, #388]	; (8006f1c <MakerCheck+0x260>)
 8006d96:	6013      	str	r3, [r2, #0]
				maker_pulse_center = (int64_t)(maker_pulseL + maker_pulseR) / 2;
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	0fda      	lsrs	r2, r3, #31
 8006da0:	4413      	add	r3, r2
 8006da2:	105b      	asrs	r3, r3, #1
 8006da4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8006da8:	e9c7 3402 	strd	r3, r4, [r7, #8]
				if((enc_tim_total > maker_pulse_center - 3000) && (enc_tim_total < maker_pulse_center + 3000)){ //2020_02_09
 8006dac:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006db0:	495d      	ldr	r1, [pc, #372]	; (8006f28 <MakerCheck+0x26c>)
 8006db2:	f04f 32ff 	mov.w	r2, #4294967295
 8006db6:	eb11 0b03 	adds.w	fp, r1, r3
 8006dba:	eb42 0c04 	adc.w	ip, r2, r4
 8006dbe:	4b5b      	ldr	r3, [pc, #364]	; (8006f2c <MakerCheck+0x270>)
 8006dc0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006dc4:	459b      	cmp	fp, r3
 8006dc6:	eb7c 0304 	sbcs.w	r3, ip, r4
 8006dca:	da62      	bge.n	8006e92 <MakerCheck+0x1d6>
 8006dcc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006dd0:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8006dd4:	f04f 0200 	mov.w	r2, #0
 8006dd8:	eb13 0b01 	adds.w	fp, r3, r1
 8006ddc:	eb44 0c02 	adc.w	ip, r4, r2
 8006de0:	4a52      	ldr	r2, [pc, #328]	; (8006f2c <MakerCheck+0x270>)
 8006de2:	e9d2 1200 	ldrd	r1, r2, [r2]
 8006de6:	4559      	cmp	r1, fp
 8006de8:	eb72 030c 	sbcs.w	r3, r2, ip
 8006dec:	da51      	bge.n	8006e92 <MakerCheck+0x1d6>
					enc_tim1_total = (int64_t)maker_pulseL;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8006df4:	4a4e      	ldr	r2, [pc, #312]	; (8006f30 <MakerCheck+0x274>)
 8006df6:	e9c2 3400 	strd	r3, r4, [r2]
					enc_tim8_total = (int64_t)maker_pulseR;
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8006e00:	4a4c      	ldr	r2, [pc, #304]	; (8006f34 <MakerCheck+0x278>)
 8006e02:	e9c2 3400 	strd	r3, r4, [r2]
					maker_preset += 0x08;
 8006e06:	4b43      	ldr	r3, [pc, #268]	; (8006f14 <MakerCheck+0x258>)
 8006e08:	881b      	ldrh	r3, [r3, #0]
 8006e0a:	3308      	adds	r3, #8
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	4b41      	ldr	r3, [pc, #260]	; (8006f14 <MakerCheck+0x258>)
 8006e10:	801a      	strh	r2, [r3, #0]
					while( mm_total > mileage((float)maker_pulse_center) ){
 8006e12:	e01a      	b.n	8006e4a <MakerCheck+0x18e>
						plan_velo_adress -= 0x04;
 8006e14:	4b48      	ldr	r3, [pc, #288]	; (8006f38 <MakerCheck+0x27c>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	3b04      	subs	r3, #4
 8006e1a:	4a47      	ldr	r2, [pc, #284]	; (8006f38 <MakerCheck+0x27c>)
 8006e1c:	6013      	str	r3, [r2, #0]
						log_adress -= 0x08;
 8006e1e:	4b47      	ldr	r3, [pc, #284]	; (8006f3c <MakerCheck+0x280>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	3b08      	subs	r3, #8
 8006e24:	4a45      	ldr	r2, [pc, #276]	; (8006f3c <MakerCheck+0x280>)
 8006e26:	6013      	str	r3, [r2, #0]
						mm_total -= *(float*)log_adress;
 8006e28:	4b45      	ldr	r3, [pc, #276]	; (8006f40 <MakerCheck+0x284>)
 8006e2a:	ed93 7a00 	vldr	s14, [r3]
 8006e2e:	4b43      	ldr	r3, [pc, #268]	; (8006f3c <MakerCheck+0x280>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	edd3 7a00 	vldr	s15, [r3]
 8006e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e3a:	4b41      	ldr	r3, [pc, #260]	; (8006f40 <MakerCheck+0x284>)
 8006e3c:	edc3 7a00 	vstr	s15, [r3]
						target_vel = *(float*)plan_velo_adress;
 8006e40:	4b3d      	ldr	r3, [pc, #244]	; (8006f38 <MakerCheck+0x27c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a3f      	ldr	r2, [pc, #252]	; (8006f44 <MakerCheck+0x288>)
 8006e48:	6013      	str	r3, [r2, #0]
					while( mm_total > mileage((float)maker_pulse_center) ){
 8006e4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e4e:	f7f9 ffcb 	bl	8000de8 <__aeabi_l2f>
 8006e52:	4603      	mov	r3, r0
 8006e54:	ee00 3a10 	vmov	s0, r3
 8006e58:	f000 fdc2 	bl	80079e0 <mileage>
 8006e5c:	eeb0 7a40 	vmov.f32	s14, s0
 8006e60:	4b37      	ldr	r3, [pc, #220]	; (8006f40 <MakerCheck+0x284>)
 8006e62:	edd3 7a00 	vldr	s15, [r3]
 8006e66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e6e:	d4d1      	bmi.n	8006e14 <MakerCheck+0x158>
					cmp_flag = 0;
 8006e70:	4b2b      	ldr	r3, [pc, #172]	; (8006f20 <MakerCheck+0x264>)
 8006e72:	2200      	movs	r2, #0
 8006e74:	701a      	strb	r2, [r3, #0]
					led++;
 8006e76:	4b2b      	ldr	r3, [pc, #172]	; (8006f24 <MakerCheck+0x268>)
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	b2da      	uxtb	r2, r3
 8006e7e:	4b29      	ldr	r3, [pc, #164]	; (8006f24 <MakerCheck+0x268>)
 8006e80:	701a      	strb	r2, [r3, #0]
					if(led > 7) led = 0;
 8006e82:	4b28      	ldr	r3, [pc, #160]	; (8006f24 <MakerCheck+0x268>)
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	2b07      	cmp	r3, #7
 8006e88:	d913      	bls.n	8006eb2 <MakerCheck+0x1f6>
 8006e8a:	4b26      	ldr	r3, [pc, #152]	; (8006f24 <MakerCheck+0x268>)
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	701a      	strb	r2, [r3, #0]
 8006e90:	e00f      	b.n	8006eb2 <MakerCheck+0x1f6>
				else if( maker_pulse_center > enc_tim_total + 8000) cmp_flag = 0;
 8006e92:	4b26      	ldr	r3, [pc, #152]	; (8006f2c <MakerCheck+0x270>)
 8006e94:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e98:	f513 51fa 	adds.w	r1, r3, #8000	; 0x1f40
 8006e9c:	f144 0200 	adc.w	r2, r4, #0
 8006ea0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006ea4:	4299      	cmp	r1, r3
 8006ea6:	eb72 0304 	sbcs.w	r3, r2, r4
 8006eaa:	da02      	bge.n	8006eb2 <MakerCheck+0x1f6>
 8006eac:	4b1c      	ldr	r3, [pc, #112]	; (8006f20 <MakerCheck+0x264>)
 8006eae:	2200      	movs	r2, #0
 8006eb0:	701a      	strb	r2, [r3, #0]
			while(cmp_flag){
 8006eb2:	4b1b      	ldr	r3, [pc, #108]	; (8006f20 <MakerCheck+0x264>)
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f47f af4f 	bne.w	8006d5a <MakerCheck+0x9e>
 8006ebc:	e01b      	b.n	8006ef6 <MakerCheck+0x23a>
			FLASH_Write_Word_S(maker_adress,(int32_t)enc_tim1_total);
 8006ebe:	4b17      	ldr	r3, [pc, #92]	; (8006f1c <MakerCheck+0x260>)
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	4b1b      	ldr	r3, [pc, #108]	; (8006f30 <MakerCheck+0x274>)
 8006ec4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	4610      	mov	r0, r2
 8006ecc:	f7ff fa40 	bl	8006350 <FLASH_Write_Word_S>
			maker_adress += 0x04;
 8006ed0:	4b12      	ldr	r3, [pc, #72]	; (8006f1c <MakerCheck+0x260>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	3304      	adds	r3, #4
 8006ed6:	4a11      	ldr	r2, [pc, #68]	; (8006f1c <MakerCheck+0x260>)
 8006ed8:	6013      	str	r3, [r2, #0]
			FLASH_Write_Word_S(maker_adress,(int32_t)enc_tim8_total);
 8006eda:	4b10      	ldr	r3, [pc, #64]	; (8006f1c <MakerCheck+0x260>)
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	4b15      	ldr	r3, [pc, #84]	; (8006f34 <MakerCheck+0x278>)
 8006ee0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	4610      	mov	r0, r2
 8006ee8:	f7ff fa32 	bl	8006350 <FLASH_Write_Word_S>
			maker_adress += 0x04;
 8006eec:	4b0b      	ldr	r3, [pc, #44]	; (8006f1c <MakerCheck+0x260>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	4a0a      	ldr	r2, [pc, #40]	; (8006f1c <MakerCheck+0x260>)
 8006ef4:	6013      	str	r3, [r2, #0]
		maker_check_flag = 0;
 8006ef6:	4b04      	ldr	r3, [pc, #16]	; (8006f08 <MakerCheck+0x24c>)
 8006ef8:	2200      	movs	r2, #0
 8006efa:	701a      	strb	r2, [r3, #0]
}
 8006efc:	bf00      	nop
 8006efe:	3718      	adds	r7, #24
 8006f00:	46bd      	mov	sp, r7
 8006f02:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006f06:	bf00      	nop
 8006f08:	2000025c 	.word	0x2000025c
 8006f0c:	200002b0 	.word	0x200002b0
 8006f10:	20000254 	.word	0x20000254
 8006f14:	2000025e 	.word	0x2000025e
 8006f18:	0800db54 	.word	0x0800db54
 8006f1c:	200002e8 	.word	0x200002e8
 8006f20:	20000260 	.word	0x20000260
 8006f24:	20000261 	.word	0x20000261
 8006f28:	fffff448 	.word	0xfffff448
 8006f2c:	2000bee0 	.word	0x2000bee0
 8006f30:	2000bec8 	.word	0x2000bec8
 8006f34:	200002c8 	.word	0x200002c8
 8006f38:	2000beb4 	.word	0x2000beb4
 8006f3c:	200002dc 	.word	0x200002dc
 8006f40:	20000258 	.word	0x20000258
 8006f44:	2000032c 	.word	0x2000032c

08006f48 <MakerSenTh>:

	}

}*/

uint8_t MakerSenTh(uint16_t makerthreshold) {
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	80fb      	strh	r3, [r7, #6]
	uint8_t maker = 0;
 8006f52:	2300      	movs	r3, #0
 8006f54:	73fb      	strb	r3, [r7, #15]

	if(crossline_flag == 0){
 8006f56:	4b17      	ldr	r3, [pc, #92]	; (8006fb4 <MakerSenTh+0x6c>)
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d123      	bne.n	8006fa6 <MakerSenTh+0x5e>
		if(line_sen9 < makerthreshold) maker |= 0x01;
 8006f5e:	4b16      	ldr	r3, [pc, #88]	; (8006fb8 <MakerSenTh+0x70>)
 8006f60:	881b      	ldrh	r3, [r3, #0]
 8006f62:	88fa      	ldrh	r2, [r7, #6]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d903      	bls.n	8006f70 <MakerSenTh+0x28>
 8006f68:	7bfb      	ldrb	r3, [r7, #15]
 8006f6a:	f043 0301 	orr.w	r3, r3, #1
 8006f6e:	73fb      	strb	r3, [r7, #15]
		if(line_sen8 < makerthreshold) maker |= 0x02;
 8006f70:	4b12      	ldr	r3, [pc, #72]	; (8006fbc <MakerSenTh+0x74>)
 8006f72:	881b      	ldrh	r3, [r3, #0]
 8006f74:	88fa      	ldrh	r2, [r7, #6]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d903      	bls.n	8006f82 <MakerSenTh+0x3a>
 8006f7a:	7bfb      	ldrb	r3, [r7, #15]
 8006f7c:	f043 0302 	orr.w	r3, r3, #2
 8006f80:	73fb      	strb	r3, [r7, #15]
		if(line_sen10 < makerthreshold) maker |= 0x04;
 8006f82:	4b0f      	ldr	r3, [pc, #60]	; (8006fc0 <MakerSenTh+0x78>)
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	88fa      	ldrh	r2, [r7, #6]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d903      	bls.n	8006f94 <MakerSenTh+0x4c>
 8006f8c:	7bfb      	ldrb	r3, [r7, #15]
 8006f8e:	f043 0304 	orr.w	r3, r3, #4
 8006f92:	73fb      	strb	r3, [r7, #15]
		if(line_sen11 < makerthreshold) maker |= 0x08;
 8006f94:	4b0b      	ldr	r3, [pc, #44]	; (8006fc4 <MakerSenTh+0x7c>)
 8006f96:	881b      	ldrh	r3, [r3, #0]
 8006f98:	88fa      	ldrh	r2, [r7, #6]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d903      	bls.n	8006fa6 <MakerSenTh+0x5e>
 8006f9e:	7bfb      	ldrb	r3, [r7, #15]
 8006fa0:	f043 0308 	orr.w	r3, r3, #8
 8006fa4:	73fb      	strb	r3, [r7, #15]
	}
	
	return maker;
 8006fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3714      	adds	r7, #20
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	20000244 	.word	0x20000244
 8006fb8:	200002a2 	.word	0x200002a2
 8006fbc:	2000031e 	.word	0x2000031e
 8006fc0:	20000322 	.word	0x20000322
 8006fc4:	2000bed6 	.word	0x2000bed6

08006fc8 <Calculation_offset_zg>:

/*void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1) {	//AD
	
}*/

void Calculation_offset_zg(){
 8006fc8:	b598      	push	{r3, r4, r7, lr}
 8006fca:	af00      	add	r7, sp, #0
	offset_zg = sum_zg / calibration_cnt;
 8006fcc:	4b09      	ldr	r3, [pc, #36]	; (8006ff4 <Calculation_offset_zg+0x2c>)
 8006fce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006fd2:	4b09      	ldr	r3, [pc, #36]	; (8006ff8 <Calculation_offset_zg+0x30>)
 8006fd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fd8:	b21b      	sxth	r3, r3
 8006fda:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8006fde:	461a      	mov	r2, r3
 8006fe0:	4623      	mov	r3, r4
 8006fe2:	f7f9 ff3f 	bl	8000e64 <__aeabi_ldivmod>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	460c      	mov	r4, r1
 8006fea:	b21a      	sxth	r2, r3
 8006fec:	4b03      	ldr	r3, [pc, #12]	; (8006ffc <Calculation_offset_zg+0x34>)
 8006fee:	801a      	strh	r2, [r3, #0]
}
 8006ff0:	bf00      	nop
 8006ff2:	bd98      	pop	{r3, r4, r7, pc}
 8006ff4:	20000248 	.word	0x20000248
 8006ff8:	2000beda 	.word	0x2000beda
 8006ffc:	20000250 	.word	0x20000250

08007000 <Velo_Spline_Curve>:

float Velo_Spline_Curve(float curvature) {
 8007000:	b580      	push	{r7, lr}
 8007002:	ed2d 8b02 	vpush	{d8}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	ed87 0a01 	vstr	s0, [r7, #4]
	float velo_spline;

	velo_spline = 0.00000243536328504599f * powf(curvature, 3) + (-0.00768048107979400f) * powf(curvature, 2) + 8.55442953186553f * curvature + 154.785382404022f;
 800700e:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8007012:	ed97 0a01 	vldr	s0, [r7, #4]
 8007016:	f005 ff75 	bl	800cf04 <powf>
 800701a:	eeb0 7a40 	vmov.f32	s14, s0
 800701e:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007074 <Velo_Spline_Curve+0x74>
 8007022:	ee27 8a27 	vmul.f32	s16, s14, s15
 8007026:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800702a:	ed97 0a01 	vldr	s0, [r7, #4]
 800702e:	f005 ff69 	bl	800cf04 <powf>
 8007032:	eeb0 7a40 	vmov.f32	s14, s0
 8007036:	eddf 7a10 	vldr	s15, [pc, #64]	; 8007078 <Velo_Spline_Curve+0x78>
 800703a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800703e:	ee38 7a27 	vadd.f32	s14, s16, s15
 8007042:	edd7 7a01 	vldr	s15, [r7, #4]
 8007046:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800707c <Velo_Spline_Curve+0x7c>
 800704a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800704e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007052:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8007080 <Velo_Spline_Curve+0x80>
 8007056:	ee77 7a87 	vadd.f32	s15, s15, s14
 800705a:	edc7 7a03 	vstr	s15, [r7, #12]
	if( 1000 <= curvature && curvature < 1500) velo_spline = 4000.0f;
	if( 1500 <= curvature ) velo_spline = 5000.0f;*/
	//if(velo_spline >= MAX_VELOCITY) velo_spline = MAX_VELOCITY;
	//else if(velo_spline < MIN_VELOCITY) velo_spline = MIN_VELOCITY;
	//else if(velo_spline <= 2200 ) velo_spline = MIN_VELOCITY;
	return velo_spline;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	ee07 3a90 	vmov	s15, r3
}
 8007064:	eeb0 0a67 	vmov.f32	s0, s15
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	ecbd 8b02 	vpop	{d8}
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	36236f39 	.word	0x36236f39
 8007078:	bbfbac8c 	.word	0xbbfbac8c
 800707c:	4108def2 	.word	0x4108def2
 8007080:	431ac90f 	.word	0x431ac90f

08007084 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8007084:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007088:	b084      	sub	sp, #16
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]

	uint64_t enc_cnt_10ms;

	if(htim->Instance == htim6.Instance){
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	4b86      	ldr	r3, [pc, #536]	; (80072ac <HAL_TIM_PeriodElapsedCallback+0x228>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	429a      	cmp	r2, r3
 8007098:	f040 8170 	bne.w	800737c <HAL_TIM_PeriodElapsedCallback+0x2f8>

		getEncoder();
 800709c:	f000 fbca 	bl	8007834 <getEncoder>
		ADval_get();
 80070a0:	f7ff fd00 	bl	8006aa4 <ADval_get>
		ADval_sum();
 80070a4:	f7ff fd68 	bl	8006b78 <ADval_sum>

		read_zg_data();
 80070a8:	f7ff fa2a 	bl	8006500 <read_zg_data>
		read_xa_data();
 80070ac:	f7ff fa3e 	bl	800652c <read_xa_data>

		if(calibration_flag == 1) {
 80070b0:	4b7f      	ldr	r3, [pc, #508]	; (80072b0 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d118      	bne.n	80070ea <HAL_TIM_PeriodElapsedCallback+0x66>
			sum_zg += zg;
 80070b8:	4b7e      	ldr	r3, [pc, #504]	; (80072b4 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80070ba:	881b      	ldrh	r3, [r3, #0]
 80070bc:	b21b      	sxth	r3, r3
 80070be:	b219      	sxth	r1, r3
 80070c0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80070c4:	4b7c      	ldr	r3, [pc, #496]	; (80072b8 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80070c6:	e9d3 bc00 	ldrd	fp, ip, [r3]
 80070ca:	eb1b 0301 	adds.w	r3, fp, r1
 80070ce:	eb4c 0402 	adc.w	r4, ip, r2
 80070d2:	4a79      	ldr	r2, [pc, #484]	; (80072b8 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80070d4:	e9c2 3400 	strd	r3, r4, [r2]
			calibration_cnt++;
 80070d8:	4b78      	ldr	r3, [pc, #480]	; (80072bc <HAL_TIM_PeriodElapsedCallback+0x238>)
 80070da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80070de:	b29b      	uxth	r3, r3
 80070e0:	3301      	adds	r3, #1
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	b21a      	sxth	r2, r3
 80070e6:	4b75      	ldr	r3, [pc, #468]	; (80072bc <HAL_TIM_PeriodElapsedCallback+0x238>)
 80070e8:	801a      	strh	r2, [r3, #0]
		}

		if(main_pattern == 0) {
 80070ea:	4b75      	ldr	r3, [pc, #468]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d11c      	bne.n	800712c <HAL_TIM_PeriodElapsedCallback+0xa8>
			cnt_sw++;
 80070f2:	4b74      	ldr	r3, [pc, #464]	; (80072c4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80070f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	3301      	adds	r3, #1
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	b21a      	sxth	r2, r3
 8007100:	4b70      	ldr	r3, [pc, #448]	; (80072c4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8007102:	801a      	strh	r2, [r3, #0]
			maker_check = MakerSenTh(MAKERTHRESHOLD);
 8007104:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8007108:	f7ff ff1e 	bl	8006f48 <MakerSenTh>
 800710c:	4603      	mov	r3, r0
 800710e:	461a      	mov	r2, r3
 8007110:	4b6d      	ldr	r3, [pc, #436]	; (80072c8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8007112:	701a      	strb	r2, [r3, #0]
			if(cnt_sw >= 50) {
 8007114:	4b6b      	ldr	r3, [pc, #428]	; (80072c4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8007116:	f9b3 3000 	ldrsh.w	r3, [r3]
 800711a:	2b31      	cmp	r3, #49	; 0x31
 800711c:	f340 812e 	ble.w	800737c <HAL_TIM_PeriodElapsedCallback+0x2f8>
				IOstate_get();
 8007120:	f000 faca 	bl	80076b8 <IOstate_get>
				cnt_sw = 0;
 8007124:	4b67      	ldr	r3, [pc, #412]	; (80072c4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8007126:	2200      	movs	r2, #0
 8007128:	801a      	strh	r2, [r3, #0]
 800712a:	e127      	b.n	800737c <HAL_TIM_PeriodElapsedCallback+0x2f8>
			}
		}
		else if(main_pattern>=10 && main_pattern<=19) {
 800712c:	4b64      	ldr	r3, [pc, #400]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	2b09      	cmp	r3, #9
 8007132:	f240 8123 	bls.w	800737c <HAL_TIM_PeriodElapsedCallback+0x2f8>
 8007136:	4b62      	ldr	r3, [pc, #392]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	2b13      	cmp	r3, #19
 800713c:	f200 811e 	bhi.w	800737c <HAL_TIM_PeriodElapsedCallback+0x2f8>

			if(main_pattern == 13 && second_trace_flag == 1){
 8007140:	4b5f      	ldr	r3, [pc, #380]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	2b0d      	cmp	r3, #13
 8007146:	f040 8084 	bne.w	8007252 <HAL_TIM_PeriodElapsedCallback+0x1ce>
 800714a:	4b60      	ldr	r3, [pc, #384]	; (80072cc <HAL_TIM_PeriodElapsedCallback+0x248>)
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	2b01      	cmp	r3, #1
 8007150:	d17f      	bne.n	8007252 <HAL_TIM_PeriodElapsedCallback+0x1ce>
				while( mm_total < mileage((float)enc_tim_total ) ) {
 8007152:	e048      	b.n	80071e6 <HAL_TIM_PeriodElapsedCallback+0x162>

					if(isnan(*(float*)log_adress) != 0) {
 8007154:	4b5e      	ldr	r3, [pc, #376]	; (80072d0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	edd3 7a00 	vldr	s15, [r3]
 800715c:	eef4 7a67 	vcmp.f32	s15, s15
 8007160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007164:	d70d      	bvc.n	8007182 <HAL_TIM_PeriodElapsedCallback+0xfe>
						led_pattern(7);
 8007166:	2007      	movs	r0, #7
 8007168:	f000 f9e2 	bl	8007530 <led_pattern>
						enc_cnt = 0;
 800716c:	4a59      	ldr	r2, [pc, #356]	; (80072d4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800716e:	f04f 0300 	mov.w	r3, #0
 8007172:	f04f 0400 	mov.w	r4, #0
 8007176:	e9c2 3400 	strd	r3, r4, [r2]
						main_pattern = 14;
 800717a:	4b51      	ldr	r3, [pc, #324]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800717c:	220e      	movs	r2, #14
 800717e:	701a      	strb	r2, [r3, #0]
						break;
 8007180:	e047      	b.n	8007212 <HAL_TIM_PeriodElapsedCallback+0x18e>
					}
					else mm_total += *(float*)log_adress;
 8007182:	4b53      	ldr	r3, [pc, #332]	; (80072d0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	ed93 7a00 	vldr	s14, [r3]
 800718a:	4b53      	ldr	r3, [pc, #332]	; (80072d8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800718c:	edd3 7a00 	vldr	s15, [r3]
 8007190:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007194:	4b50      	ldr	r3, [pc, #320]	; (80072d8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8007196:	edc3 7a00 	vstr	s15, [r3]

					if(isnan(*(float*)plan_velo_adress) != 0) {
 800719a:	4b50      	ldr	r3, [pc, #320]	; (80072dc <HAL_TIM_PeriodElapsedCallback+0x258>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	edd3 7a00 	vldr	s15, [r3]
 80071a2:	eef4 7a67 	vcmp.f32	s15, s15
 80071a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071aa:	d70d      	bvc.n	80071c8 <HAL_TIM_PeriodElapsedCallback+0x144>
						led_pattern(7);
 80071ac:	2007      	movs	r0, #7
 80071ae:	f000 f9bf 	bl	8007530 <led_pattern>
						enc_cnt = 0;
 80071b2:	4a48      	ldr	r2, [pc, #288]	; (80072d4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80071b4:	f04f 0300 	mov.w	r3, #0
 80071b8:	f04f 0400 	mov.w	r4, #0
 80071bc:	e9c2 3400 	strd	r3, r4, [r2]
						main_pattern = 14;
 80071c0:	4b3f      	ldr	r3, [pc, #252]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80071c2:	220e      	movs	r2, #14
 80071c4:	701a      	strb	r2, [r3, #0]
						break;
 80071c6:	e024      	b.n	8007212 <HAL_TIM_PeriodElapsedCallback+0x18e>
					}
					else target_vel = *(float*)plan_velo_adress;
 80071c8:	4b44      	ldr	r3, [pc, #272]	; (80072dc <HAL_TIM_PeriodElapsedCallback+0x258>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a44      	ldr	r2, [pc, #272]	; (80072e0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80071d0:	6013      	str	r3, [r2, #0]

					plan_velo_adress += 0x04;
 80071d2:	4b42      	ldr	r3, [pc, #264]	; (80072dc <HAL_TIM_PeriodElapsedCallback+0x258>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	3304      	adds	r3, #4
 80071d8:	4a40      	ldr	r2, [pc, #256]	; (80072dc <HAL_TIM_PeriodElapsedCallback+0x258>)
 80071da:	6013      	str	r3, [r2, #0]
					log_adress += 0x08;
 80071dc:	4b3c      	ldr	r3, [pc, #240]	; (80072d0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	3308      	adds	r3, #8
 80071e2:	4a3b      	ldr	r2, [pc, #236]	; (80072d0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80071e4:	6013      	str	r3, [r2, #0]
				while( mm_total < mileage((float)enc_tim_total ) ) {
 80071e6:	4b3f      	ldr	r3, [pc, #252]	; (80072e4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80071e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80071ec:	4618      	mov	r0, r3
 80071ee:	4621      	mov	r1, r4
 80071f0:	f7f9 fdfa 	bl	8000de8 <__aeabi_l2f>
 80071f4:	4603      	mov	r3, r0
 80071f6:	ee00 3a10 	vmov	s0, r3
 80071fa:	f000 fbf1 	bl	80079e0 <mileage>
 80071fe:	eeb0 7a40 	vmov.f32	s14, s0
 8007202:	4b35      	ldr	r3, [pc, #212]	; (80072d8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8007204:	edd3 7a00 	vldr	s15, [r3]
 8007208:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800720c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007210:	dca0      	bgt.n	8007154 <HAL_TIM_PeriodElapsedCallback+0xd0>
				}
				if(maker_check >= 8 && timer >= 1000) { //goal_maler_check
 8007212:	4b2d      	ldr	r3, [pc, #180]	; (80072c8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	2b07      	cmp	r3, #7
 8007218:	d96e      	bls.n	80072f8 <HAL_TIM_PeriodElapsedCallback+0x274>
 800721a:	4b33      	ldr	r3, [pc, #204]	; (80072e8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007222:	db69      	blt.n	80072f8 <HAL_TIM_PeriodElapsedCallback+0x274>
						tim_buf = timer;
						led_pattern(4);
						enc_cnt = 0;
						main_pattern = 14;
					}*/
					flash_flag = 0;
 8007224:	4b31      	ldr	r3, [pc, #196]	; (80072ec <HAL_TIM_PeriodElapsedCallback+0x268>)
 8007226:	2200      	movs	r2, #0
 8007228:	701a      	strb	r2, [r3, #0]
					led_pattern(4);
 800722a:	2004      	movs	r0, #4
 800722c:	f000 f980 	bl	8007530 <led_pattern>
					enc_cnt = 0;
 8007230:	4a28      	ldr	r2, [pc, #160]	; (80072d4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8007232:	f04f 0300 	mov.w	r3, #0
 8007236:	f04f 0400 	mov.w	r4, #0
 800723a:	e9c2 3400 	strd	r3, r4, [r2]
					main_pattern++;
 800723e:	4b20      	ldr	r3, [pc, #128]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	3301      	adds	r3, #1
 8007244:	b2da      	uxtb	r2, r3
 8007246:	4b1e      	ldr	r3, [pc, #120]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8007248:	701a      	strb	r2, [r3, #0]
					timer = 0;
 800724a:	4b27      	ldr	r3, [pc, #156]	; (80072e8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800724c:	2200      	movs	r2, #0
 800724e:	601a      	str	r2, [r3, #0]
				if(maker_check >= 8 && timer >= 1000) { //goal_maler_check
 8007250:	e052      	b.n	80072f8 <HAL_TIM_PeriodElapsedCallback+0x274>
				}
			}
			else if(main_pattern==14){
 8007252:	4b1b      	ldr	r3, [pc, #108]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	2b0e      	cmp	r3, #14
 8007258:	d14f      	bne.n	80072fa <HAL_TIM_PeriodElapsedCallback+0x276>
				if (mileage((float)enc_cnt) >= 400) {
 800725a:	4b1e      	ldr	r3, [pc, #120]	; (80072d4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800725c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007260:	4618      	mov	r0, r3
 8007262:	4621      	mov	r1, r4
 8007264:	f7f9 fdc0 	bl	8000de8 <__aeabi_l2f>
 8007268:	4603      	mov	r3, r0
 800726a:	ee00 3a10 	vmov	s0, r3
 800726e:	f000 fbb7 	bl	80079e0 <mileage>
 8007272:	eeb0 7a40 	vmov.f32	s14, s0
 8007276:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80072f0 <HAL_TIM_PeriodElapsedCallback+0x26c>
 800727a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800727e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007282:	db3a      	blt.n	80072fa <HAL_TIM_PeriodElapsedCallback+0x276>
					target_vel = 0.0f;
 8007284:	4b16      	ldr	r3, [pc, #88]	; (80072e0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8007286:	f04f 0200 	mov.w	r2, #0
 800728a:	601a      	str	r2, [r3, #0]
					led_pattern(7);
 800728c:	2007      	movs	r0, #7
 800728e:	f000 f94f 	bl	8007530 <led_pattern>
					main_pattern = 20;
 8007292:	4b0b      	ldr	r3, [pc, #44]	; (80072c0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8007294:	2214      	movs	r2, #20
 8007296:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 8007298:	4b16      	ldr	r3, [pc, #88]	; (80072f4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2200      	movs	r2, #0
 800729e:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 80072a0:	4b14      	ldr	r3, [pc, #80]	; (80072f4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2200      	movs	r2, #0
 80072a6:	639a      	str	r2, [r3, #56]	; 0x38
 80072a8:	e027      	b.n	80072fa <HAL_TIM_PeriodElapsedCallback+0x276>
 80072aa:	bf00      	nop
 80072ac:	2000c100 	.word	0x2000c100
 80072b0:	20000247 	.word	0x20000247
 80072b4:	20000294 	.word	0x20000294
 80072b8:	20000248 	.word	0x20000248
 80072bc:	2000beda 	.word	0x2000beda
 80072c0:	20000231 	.word	0x20000231
 80072c4:	20000328 	.word	0x20000328
 80072c8:	20000330 	.word	0x20000330
 80072cc:	20000254 	.word	0x20000254
 80072d0:	200002dc 	.word	0x200002dc
 80072d4:	200002b0 	.word	0x200002b0
 80072d8:	20000258 	.word	0x20000258
 80072dc:	2000beb4 	.word	0x2000beb4
 80072e0:	2000032c 	.word	0x2000032c
 80072e4:	2000bee0 	.word	0x2000bee0
 80072e8:	20000240 	.word	0x20000240
 80072ec:	20000246 	.word	0x20000246
 80072f0:	43c80000 	.word	0x43c80000
 80072f4:	2000c1d8 	.word	0x2000c1d8
				if(maker_check >= 8 && timer >= 1000) { //goal_maler_check
 80072f8:	bf00      	nop
				}
			}


			ErrorCheck(ERRORCHECK);
 80072fa:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80072fe:	f7ff f989 	bl	8006614 <ErrorCheck>
			timer++;
 8007302:	4b73      	ldr	r3, [pc, #460]	; (80074d0 <HAL_TIM_PeriodElapsedCallback+0x44c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	3301      	adds	r3, #1
 8007308:	4a71      	ldr	r2, [pc, #452]	; (80074d0 <HAL_TIM_PeriodElapsedCallback+0x44c>)
 800730a:	6013      	str	r3, [r2, #0]
			CrossCheck(CROSSCHECK);
 800730c:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8007310:	f7ff fc82 	bl	8006c18 <CrossCheck>
			maker_check = MakerSenTh(MAKERTHRESHOLD);//400 700
 8007314:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8007318:	f7ff fe16 	bl	8006f48 <MakerSenTh>
 800731c:	4603      	mov	r3, r0
 800731e:	461a      	mov	r2, r3
 8007320:	4b6c      	ldr	r3, [pc, #432]	; (80074d4 <HAL_TIM_PeriodElapsedCallback+0x450>)
 8007322:	701a      	strb	r2, [r3, #0]
			MakerCheck(maker_check);
 8007324:	4b6b      	ldr	r3, [pc, #428]	; (80074d4 <HAL_TIM_PeriodElapsedCallback+0x450>)
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	4618      	mov	r0, r3
 800732a:	f7ff fcc7 	bl	8006cbc <MakerCheck>
			posPID();
 800732e:	f7ff f9cd 	bl	80066cc <posPID>
			velPID(target_vel);
 8007332:	4b69      	ldr	r3, [pc, #420]	; (80074d8 <HAL_TIM_PeriodElapsedCallback+0x454>)
 8007334:	edd3 7a00 	vldr	s15, [r3]
 8007338:	eeb0 0a67 	vmov.f32	s0, s15
 800733c:	f7ff fa8a 	bl	8006854 <velPID>
			MotorCtrl((short)(order_velR + order_posR), (short)(order_velL + order_posL));
 8007340:	4b66      	ldr	r3, [pc, #408]	; (80074dc <HAL_TIM_PeriodElapsedCallback+0x458>)
 8007342:	ed93 7a00 	vldr	s14, [r3]
 8007346:	4b66      	ldr	r3, [pc, #408]	; (80074e0 <HAL_TIM_PeriodElapsedCallback+0x45c>)
 8007348:	edd3 7a00 	vldr	s15, [r3]
 800734c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007350:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007354:	ee17 3a90 	vmov	r3, s15
 8007358:	b21a      	sxth	r2, r3
 800735a:	4b62      	ldr	r3, [pc, #392]	; (80074e4 <HAL_TIM_PeriodElapsedCallback+0x460>)
 800735c:	ed93 7a00 	vldr	s14, [r3]
 8007360:	4b61      	ldr	r3, [pc, #388]	; (80074e8 <HAL_TIM_PeriodElapsedCallback+0x464>)
 8007362:	edd3 7a00 	vldr	s15, [r3]
 8007366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800736a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800736e:	ee17 3a90 	vmov	r3, s15
 8007372:	b21b      	sxth	r3, r3
 8007374:	4619      	mov	r1, r3
 8007376:	4610      	mov	r0, r2
 8007378:	f000 fb46 	bl	8007a08 <MotorCtrl>
			//MotorCtrl((short)(order_posR), (short)(order_posL));
		}

	}

	if((htim->Instance == htim7.Instance) && (flash_flag == 1)) {
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	4b5a      	ldr	r3, [pc, #360]	; (80074ec <HAL_TIM_PeriodElapsedCallback+0x468>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	429a      	cmp	r2, r3
 8007386:	f040 809e 	bne.w	80074c6 <HAL_TIM_PeriodElapsedCallback+0x442>
 800738a:	4b59      	ldr	r3, [pc, #356]	; (80074f0 <HAL_TIM_PeriodElapsedCallback+0x46c>)
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	2b01      	cmp	r3, #1
 8007390:	f040 8099 	bne.w	80074c6 <HAL_TIM_PeriodElapsedCallback+0x442>
		//MakerCheck(maker_check);
		//log_zg += ((float)(zg - offset_zg) / 16.4f) * 0.01f;

		enc_cnt_10ms = (enc_tim1_cnt_10ms + enc_tim8_cnt_10ms) / 2;
 8007394:	4b57      	ldr	r3, [pc, #348]	; (80074f4 <HAL_TIM_PeriodElapsedCallback+0x470>)
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	4b57      	ldr	r3, [pc, #348]	; (80074f8 <HAL_TIM_PeriodElapsedCallback+0x474>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4413      	add	r3, r2
 800739e:	0fda      	lsrs	r2, r3, #31
 80073a0:	4413      	add	r3, r2
 80073a2:	105b      	asrs	r3, r3, #1
 80073a4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80073a8:	e9c7 3402 	strd	r3, r4, [r7, #8]
		log_mm = mileage((float)enc_cnt_10ms);
 80073ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80073b0:	f7f9 fd12 	bl	8000dd8 <__aeabi_ul2f>
 80073b4:	4603      	mov	r3, r0
 80073b6:	ee00 3a10 	vmov	s0, r3
 80073ba:	f000 fb11 	bl	80079e0 <mileage>
 80073be:	eef0 7a40 	vmov.f32	s15, s0
 80073c2:	4b4e      	ldr	r3, [pc, #312]	; (80074fc <HAL_TIM_PeriodElapsedCallback+0x478>)
 80073c4:	edc3 7a00 	vstr	s15, [r3]

		read_zg_data();
 80073c8:	f7ff f89a 	bl	8006500 <read_zg_data>
		log_zg = ((float)(zg - offset_zg) / 16.4f) * 0.01f;	//
 80073cc:	4b4c      	ldr	r3, [pc, #304]	; (8007500 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 80073ce:	881b      	ldrh	r3, [r3, #0]
 80073d0:	b21b      	sxth	r3, r3
 80073d2:	461a      	mov	r2, r3
 80073d4:	4b4b      	ldr	r3, [pc, #300]	; (8007504 <HAL_TIM_PeriodElapsedCallback+0x480>)
 80073d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	ee07 3a90 	vmov	s15, r3
 80073e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80073e4:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007508 <HAL_TIM_PeriodElapsedCallback+0x484>
 80073e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80073ec:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800750c <HAL_TIM_PeriodElapsedCallback+0x488>
 80073f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073f4:	4b46      	ldr	r3, [pc, #280]	; (8007510 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 80073f6:	edc3 7a00 	vstr	s15, [r3]
		log_zg = fabsf(log_zg);// 
 80073fa:	4b45      	ldr	r3, [pc, #276]	; (8007510 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 80073fc:	edd3 7a00 	vldr	s15, [r3]
 8007400:	eef0 7ae7 	vabs.f32	s15, s15
 8007404:	4b42      	ldr	r3, [pc, #264]	; (8007510 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 8007406:	edc3 7a00 	vstr	s15, [r3]
		if( crossline_flag == 1 ) log_zg = 0;
 800740a:	4b42      	ldr	r3, [pc, #264]	; (8007514 <HAL_TIM_PeriodElapsedCallback+0x490>)
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d103      	bne.n	800741a <HAL_TIM_PeriodElapsedCallback+0x396>
 8007412:	4b3f      	ldr	r3, [pc, #252]	; (8007510 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 8007414:	f04f 0200 	mov.w	r2, #0
 8007418:	601a      	str	r2, [r3, #0]

		if( log_zg == 0 ) PlanVelo[log_array] = 10000;	// 010000
 800741a:	4b3d      	ldr	r3, [pc, #244]	; (8007510 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 800741c:	edd3 7a00 	vldr	s15, [r3]
 8007420:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007428:	d108      	bne.n	800743c <HAL_TIM_PeriodElapsedCallback+0x3b8>
 800742a:	4b3b      	ldr	r3, [pc, #236]	; (8007518 <HAL_TIM_PeriodElapsedCallback+0x494>)
 800742c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007430:	4a3a      	ldr	r2, [pc, #232]	; (800751c <HAL_TIM_PeriodElapsedCallback+0x498>)
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4413      	add	r3, r2
 8007436:	4a3a      	ldr	r2, [pc, #232]	; (8007520 <HAL_TIM_PeriodElapsedCallback+0x49c>)
 8007438:	601a      	str	r2, [r3, #0]
 800743a:	e017      	b.n	800746c <HAL_TIM_PeriodElapsedCallback+0x3e8>
		else PlanVelo[log_array] = log_mm / ( 2.0f * PI * ( log_zg / 360) );
 800743c:	4b2f      	ldr	r3, [pc, #188]	; (80074fc <HAL_TIM_PeriodElapsedCallback+0x478>)
 800743e:	edd3 6a00 	vldr	s13, [r3]
 8007442:	4b33      	ldr	r3, [pc, #204]	; (8007510 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 8007444:	ed93 7a00 	vldr	s14, [r3]
 8007448:	ed9f 6a36 	vldr	s12, [pc, #216]	; 8007524 <HAL_TIM_PeriodElapsedCallback+0x4a0>
 800744c:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8007450:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8007528 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 8007454:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007458:	4b2f      	ldr	r3, [pc, #188]	; (8007518 <HAL_TIM_PeriodElapsedCallback+0x494>)
 800745a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800745e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007462:	4a2e      	ldr	r2, [pc, #184]	; (800751c <HAL_TIM_PeriodElapsedCallback+0x498>)
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4413      	add	r3, r2
 8007468:	edc3 7a00 	vstr	s15, [r3]
		log_array++;
 800746c:	4b2a      	ldr	r3, [pc, #168]	; (8007518 <HAL_TIM_PeriodElapsedCallback+0x494>)
 800746e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007472:	b29b      	uxth	r3, r3
 8007474:	3301      	adds	r3, #1
 8007476:	b29b      	uxth	r3, r3
 8007478:	b21a      	sxth	r2, r3
 800747a:	4b27      	ldr	r3, [pc, #156]	; (8007518 <HAL_TIM_PeriodElapsedCallback+0x494>)
 800747c:	801a      	strh	r2, [r3, #0]
		//log_zg = (float)zg / 16.4f;
		FLASH_Write_Word_F(log_adress,log_zg); // 
 800747e:	4b2b      	ldr	r3, [pc, #172]	; (800752c <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	4b23      	ldr	r3, [pc, #140]	; (8007510 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 8007484:	edd3 7a00 	vldr	s15, [r3]
 8007488:	eeb0 0a67 	vmov.f32	s0, s15
 800748c:	4610      	mov	r0, r2
 800748e:	f7fe ff87 	bl	80063a0 <FLASH_Write_Word_F>
		log_adress += 0x04;
 8007492:	4b26      	ldr	r3, [pc, #152]	; (800752c <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	3304      	adds	r3, #4
 8007498:	4a24      	ldr	r2, [pc, #144]	; (800752c <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 800749a:	6013      	str	r3, [r2, #0]

		FLASH_Write_Word_F(log_adress,log_mm); // 
 800749c:	4b23      	ldr	r3, [pc, #140]	; (800752c <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	4b16      	ldr	r3, [pc, #88]	; (80074fc <HAL_TIM_PeriodElapsedCallback+0x478>)
 80074a2:	edd3 7a00 	vldr	s15, [r3]
 80074a6:	eeb0 0a67 	vmov.f32	s0, s15
 80074aa:	4610      	mov	r0, r2
 80074ac:	f7fe ff78 	bl	80063a0 <FLASH_Write_Word_F>
		log_adress += 0x04;
 80074b0:	4b1e      	ldr	r3, [pc, #120]	; (800752c <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3304      	adds	r3, #4
 80074b6:	4a1d      	ldr	r2, [pc, #116]	; (800752c <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 80074b8:	6013      	str	r3, [r2, #0]

		enc_tim1_cnt_10ms = 0;
 80074ba:	4b0e      	ldr	r3, [pc, #56]	; (80074f4 <HAL_TIM_PeriodElapsedCallback+0x470>)
 80074bc:	2200      	movs	r2, #0
 80074be:	601a      	str	r2, [r3, #0]
		enc_tim8_cnt_10ms = 0;
 80074c0:	4b0d      	ldr	r3, [pc, #52]	; (80074f8 <HAL_TIM_PeriodElapsedCallback+0x474>)
 80074c2:	2200      	movs	r2, #0
 80074c4:	601a      	str	r2, [r3, #0]
	}

}
 80074c6:	bf00      	nop
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80074d0:	20000240 	.word	0x20000240
 80074d4:	20000330 	.word	0x20000330
 80074d8:	2000032c 	.word	0x2000032c
 80074dc:	20000204 	.word	0x20000204
 80074e0:	200001fc 	.word	0x200001fc
 80074e4:	20000208 	.word	0x20000208
 80074e8:	20000200 	.word	0x20000200
 80074ec:	2000c218 	.word	0x2000c218
 80074f0:	20000246 	.word	0x20000246
 80074f4:	2000beec 	.word	0x2000beec
 80074f8:	200002f0 	.word	0x200002f0
 80074fc:	2000bee8 	.word	0x2000bee8
 8007500:	20000294 	.word	0x20000294
 8007504:	20000250 	.word	0x20000250
 8007508:	41833333 	.word	0x41833333
 800750c:	3c23d70a 	.word	0x3c23d70a
 8007510:	200002d4 	.word	0x200002d4
 8007514:	20000244 	.word	0x20000244
 8007518:	20000252 	.word	0x20000252
 800751c:	20000334 	.word	0x20000334
 8007520:	461c4000 	.word	0x461c4000
 8007524:	43b40000 	.word	0x43b40000
 8007528:	40c90fdb 	.word	0x40c90fdb
 800752c:	200002dc 	.word	0x200002dc

08007530 <led_pattern>:

void led_pattern(char led) {
 8007530:	b580      	push	{r7, lr}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	4603      	mov	r3, r0
 8007538:	71fb      	strb	r3, [r7, #7]
	switch(led) {
 800753a:	79fb      	ldrb	r3, [r7, #7]
 800753c:	2b07      	cmp	r3, #7
 800753e:	f200 80a3 	bhi.w	8007688 <led_pattern+0x158>
 8007542:	a201      	add	r2, pc, #4	; (adr r2, 8007548 <led_pattern+0x18>)
 8007544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007548:	08007569 	.word	0x08007569
 800754c:	0800758d 	.word	0x0800758d
 8007550:	080075b1 	.word	0x080075b1
 8007554:	080075d5 	.word	0x080075d5
 8007558:	080075f9 	.word	0x080075f9
 800755c:	0800761d 	.word	0x0800761d
 8007560:	08007641 	.word	0x08007641
 8007564:	08007665 	.word	0x08007665
		case 0:	//
			LED_R_SET;
 8007568:	2201      	movs	r2, #1
 800756a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800756e:	4851      	ldr	r0, [pc, #324]	; (80076b4 <led_pattern+0x184>)
 8007570:	f7fb fb4a 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_SET;
 8007574:	2201      	movs	r2, #1
 8007576:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800757a:	484e      	ldr	r0, [pc, #312]	; (80076b4 <led_pattern+0x184>)
 800757c:	f7fb fb44 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_SET;
 8007580:	2201      	movs	r2, #1
 8007582:	2104      	movs	r1, #4
 8007584:	484b      	ldr	r0, [pc, #300]	; (80076b4 <led_pattern+0x184>)
 8007586:	f7fb fb3f 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 800758a:	e08f      	b.n	80076ac <led_pattern+0x17c>
		case 1:	//
			LED_R_RESET;
 800758c:	2200      	movs	r2, #0
 800758e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007592:	4848      	ldr	r0, [pc, #288]	; (80076b4 <led_pattern+0x184>)
 8007594:	f7fb fb38 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_SET;
 8007598:	2201      	movs	r2, #1
 800759a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800759e:	4845      	ldr	r0, [pc, #276]	; (80076b4 <led_pattern+0x184>)
 80075a0:	f7fb fb32 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_SET;
 80075a4:	2201      	movs	r2, #1
 80075a6:	2104      	movs	r1, #4
 80075a8:	4842      	ldr	r0, [pc, #264]	; (80076b4 <led_pattern+0x184>)
 80075aa:	f7fb fb2d 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 80075ae:	e07d      	b.n	80076ac <led_pattern+0x17c>
		case 2:	//
			LED_R_SET;
 80075b0:	2201      	movs	r2, #1
 80075b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80075b6:	483f      	ldr	r0, [pc, #252]	; (80076b4 <led_pattern+0x184>)
 80075b8:	f7fb fb26 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_RESET;
 80075bc:	2200      	movs	r2, #0
 80075be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80075c2:	483c      	ldr	r0, [pc, #240]	; (80076b4 <led_pattern+0x184>)
 80075c4:	f7fb fb20 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_SET;
 80075c8:	2201      	movs	r2, #1
 80075ca:	2104      	movs	r1, #4
 80075cc:	4839      	ldr	r0, [pc, #228]	; (80076b4 <led_pattern+0x184>)
 80075ce:	f7fb fb1b 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 80075d2:	e06b      	b.n	80076ac <led_pattern+0x17c>
		case 3:	//
			LED_R_SET;
 80075d4:	2201      	movs	r2, #1
 80075d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80075da:	4836      	ldr	r0, [pc, #216]	; (80076b4 <led_pattern+0x184>)
 80075dc:	f7fb fb14 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_SET;
 80075e0:	2201      	movs	r2, #1
 80075e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80075e6:	4833      	ldr	r0, [pc, #204]	; (80076b4 <led_pattern+0x184>)
 80075e8:	f7fb fb0e 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_RESET;
 80075ec:	2200      	movs	r2, #0
 80075ee:	2104      	movs	r1, #4
 80075f0:	4830      	ldr	r0, [pc, #192]	; (80076b4 <led_pattern+0x184>)
 80075f2:	f7fb fb09 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 80075f6:	e059      	b.n	80076ac <led_pattern+0x17c>
		case 4:	//
			LED_R_RESET;
 80075f8:	2200      	movs	r2, #0
 80075fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80075fe:	482d      	ldr	r0, [pc, #180]	; (80076b4 <led_pattern+0x184>)
 8007600:	f7fb fb02 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_RESET;
 8007604:	2200      	movs	r2, #0
 8007606:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800760a:	482a      	ldr	r0, [pc, #168]	; (80076b4 <led_pattern+0x184>)
 800760c:	f7fb fafc 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_SET;
 8007610:	2201      	movs	r2, #1
 8007612:	2104      	movs	r1, #4
 8007614:	4827      	ldr	r0, [pc, #156]	; (80076b4 <led_pattern+0x184>)
 8007616:	f7fb faf7 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 800761a:	e047      	b.n	80076ac <led_pattern+0x17c>
		case 5:	//
			LED_R_SET;
 800761c:	2201      	movs	r2, #1
 800761e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007622:	4824      	ldr	r0, [pc, #144]	; (80076b4 <led_pattern+0x184>)
 8007624:	f7fb faf0 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_RESET;
 8007628:	2200      	movs	r2, #0
 800762a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800762e:	4821      	ldr	r0, [pc, #132]	; (80076b4 <led_pattern+0x184>)
 8007630:	f7fb faea 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_RESET;
 8007634:	2200      	movs	r2, #0
 8007636:	2104      	movs	r1, #4
 8007638:	481e      	ldr	r0, [pc, #120]	; (80076b4 <led_pattern+0x184>)
 800763a:	f7fb fae5 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 800763e:	e035      	b.n	80076ac <led_pattern+0x17c>
		case 6:	//
			LED_R_RESET;
 8007640:	2200      	movs	r2, #0
 8007642:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007646:	481b      	ldr	r0, [pc, #108]	; (80076b4 <led_pattern+0x184>)
 8007648:	f7fb fade 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_SET;
 800764c:	2201      	movs	r2, #1
 800764e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007652:	4818      	ldr	r0, [pc, #96]	; (80076b4 <led_pattern+0x184>)
 8007654:	f7fb fad8 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_RESET;
 8007658:	2200      	movs	r2, #0
 800765a:	2104      	movs	r1, #4
 800765c:	4815      	ldr	r0, [pc, #84]	; (80076b4 <led_pattern+0x184>)
 800765e:	f7fb fad3 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 8007662:	e023      	b.n	80076ac <led_pattern+0x17c>
		case 7:	//
			LED_R_RESET;
 8007664:	2200      	movs	r2, #0
 8007666:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800766a:	4812      	ldr	r0, [pc, #72]	; (80076b4 <led_pattern+0x184>)
 800766c:	f7fb facc 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_RESET;
 8007670:	2200      	movs	r2, #0
 8007672:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007676:	480f      	ldr	r0, [pc, #60]	; (80076b4 <led_pattern+0x184>)
 8007678:	f7fb fac6 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_RESET;
 800767c:	2200      	movs	r2, #0
 800767e:	2104      	movs	r1, #4
 8007680:	480c      	ldr	r0, [pc, #48]	; (80076b4 <led_pattern+0x184>)
 8007682:	f7fb fac1 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 8007686:	e011      	b.n	80076ac <led_pattern+0x17c>
		default://
			LED_R_SET;
 8007688:	2201      	movs	r2, #1
 800768a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800768e:	4809      	ldr	r0, [pc, #36]	; (80076b4 <led_pattern+0x184>)
 8007690:	f7fb faba 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_G_SET;
 8007694:	2201      	movs	r2, #1
 8007696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800769a:	4806      	ldr	r0, [pc, #24]	; (80076b4 <led_pattern+0x184>)
 800769c:	f7fb fab4 	bl	8002c08 <HAL_GPIO_WritePin>
			LED_B_SET;
 80076a0:	2201      	movs	r2, #1
 80076a2:	2104      	movs	r1, #4
 80076a4:	4803      	ldr	r0, [pc, #12]	; (80076b4 <led_pattern+0x184>)
 80076a6:	f7fb faaf 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 80076aa:	bf00      	nop
	}
}
 80076ac:	bf00      	nop
 80076ae:	3708      	adds	r7, #8
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	40020400 	.word	0x40020400

080076b8 <IOstate_get>:

void IOstate_get(void) {
 80076b8:	b580      	push	{r7, lr}
 80076ba:	af00      	add	r7, sp, #0
	
	if(SW_LEFT == 0 && sw_left == 0) sw_left = 1;
 80076bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80076c0:	4852      	ldr	r0, [pc, #328]	; (800780c <IOstate_get+0x154>)
 80076c2:	f7fb fa89 	bl	8002bd8 <HAL_GPIO_ReadPin>
 80076c6:	4603      	mov	r3, r0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d107      	bne.n	80076dc <IOstate_get+0x24>
 80076cc:	4b50      	ldr	r3, [pc, #320]	; (8007810 <IOstate_get+0x158>)
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d103      	bne.n	80076dc <IOstate_get+0x24>
 80076d4:	4b4e      	ldr	r3, [pc, #312]	; (8007810 <IOstate_get+0x158>)
 80076d6:	2201      	movs	r2, #1
 80076d8:	701a      	strb	r2, [r3, #0]
 80076da:	e002      	b.n	80076e2 <IOstate_get+0x2a>
	/*else if(SW_LEFT == 0 && sw_left == 1) ;
	else if(SW_LEFT == 1 && sw_left == 1) {
		setup_mode++;
		sw_left = 0;
	}*/
	else sw_left = 0;
 80076dc:	4b4c      	ldr	r3, [pc, #304]	; (8007810 <IOstate_get+0x158>)
 80076de:	2200      	movs	r2, #0
 80076e0:	701a      	strb	r2, [r3, #0]
	
	if(SW_RIGHT == 0) sw_right = 1;
 80076e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80076e6:	484b      	ldr	r0, [pc, #300]	; (8007814 <IOstate_get+0x15c>)
 80076e8:	f7fb fa76 	bl	8002bd8 <HAL_GPIO_ReadPin>
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d103      	bne.n	80076fa <IOstate_get+0x42>
 80076f2:	4b49      	ldr	r3, [pc, #292]	; (8007818 <IOstate_get+0x160>)
 80076f4:	2201      	movs	r2, #1
 80076f6:	701a      	strb	r2, [r3, #0]
 80076f8:	e002      	b.n	8007700 <IOstate_get+0x48>
	else sw_right = 0;
 80076fa:	4b47      	ldr	r3, [pc, #284]	; (8007818 <IOstate_get+0x160>)
 80076fc:	2200      	movs	r2, #0
 80076fe:	701a      	strb	r2, [r3, #0]
	
	if(SW_UP == 0) sw_up = 1;
 8007700:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007704:	4841      	ldr	r0, [pc, #260]	; (800780c <IOstate_get+0x154>)
 8007706:	f7fb fa67 	bl	8002bd8 <HAL_GPIO_ReadPin>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d103      	bne.n	8007718 <IOstate_get+0x60>
 8007710:	4b42      	ldr	r3, [pc, #264]	; (800781c <IOstate_get+0x164>)
 8007712:	2201      	movs	r2, #1
 8007714:	701a      	strb	r2, [r3, #0]
 8007716:	e01b      	b.n	8007750 <IOstate_get+0x98>
	//else if(SW_UP == 0 && sw_up == 1) ;
	else if(SW_UP == 1 && sw_up == 1) {
 8007718:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800771c:	483b      	ldr	r0, [pc, #236]	; (800780c <IOstate_get+0x154>)
 800771e:	f7fb fa5b 	bl	8002bd8 <HAL_GPIO_ReadPin>
 8007722:	4603      	mov	r3, r0
 8007724:	2b01      	cmp	r3, #1
 8007726:	d110      	bne.n	800774a <IOstate_get+0x92>
 8007728:	4b3c      	ldr	r3, [pc, #240]	; (800781c <IOstate_get+0x164>)
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d10c      	bne.n	800774a <IOstate_get+0x92>
		operation_check++;
 8007730:	4b3b      	ldr	r3, [pc, #236]	; (8007820 <IOstate_get+0x168>)
 8007732:	f993 3000 	ldrsb.w	r3, [r3]
 8007736:	b2db      	uxtb	r3, r3
 8007738:	3301      	adds	r3, #1
 800773a:	b2db      	uxtb	r3, r3
 800773c:	b25a      	sxtb	r2, r3
 800773e:	4b38      	ldr	r3, [pc, #224]	; (8007820 <IOstate_get+0x168>)
 8007740:	701a      	strb	r2, [r3, #0]
		sw_up = 0;
 8007742:	4b36      	ldr	r3, [pc, #216]	; (800781c <IOstate_get+0x164>)
 8007744:	2200      	movs	r2, #0
 8007746:	701a      	strb	r2, [r3, #0]
 8007748:	e002      	b.n	8007750 <IOstate_get+0x98>
	}
	else sw_up = 0;
 800774a:	4b34      	ldr	r3, [pc, #208]	; (800781c <IOstate_get+0x164>)
 800774c:	2200      	movs	r2, #0
 800774e:	701a      	strb	r2, [r3, #0]
	
	if(SW_DOWN == 0) sw_down = 1;
 8007750:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007754:	482f      	ldr	r0, [pc, #188]	; (8007814 <IOstate_get+0x15c>)
 8007756:	f7fb fa3f 	bl	8002bd8 <HAL_GPIO_ReadPin>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d103      	bne.n	8007768 <IOstate_get+0xb0>
 8007760:	4b30      	ldr	r3, [pc, #192]	; (8007824 <IOstate_get+0x16c>)
 8007762:	2201      	movs	r2, #1
 8007764:	701a      	strb	r2, [r3, #0]
 8007766:	e01b      	b.n	80077a0 <IOstate_get+0xe8>
	//else if(SW_DOWN == 0 && sw_down == 1) ;
	else if(SW_DOWN == 1 && sw_down == 1) {
 8007768:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800776c:	4829      	ldr	r0, [pc, #164]	; (8007814 <IOstate_get+0x15c>)
 800776e:	f7fb fa33 	bl	8002bd8 <HAL_GPIO_ReadPin>
 8007772:	4603      	mov	r3, r0
 8007774:	2b01      	cmp	r3, #1
 8007776:	d110      	bne.n	800779a <IOstate_get+0xe2>
 8007778:	4b2a      	ldr	r3, [pc, #168]	; (8007824 <IOstate_get+0x16c>)
 800777a:	781b      	ldrb	r3, [r3, #0]
 800777c:	2b01      	cmp	r3, #1
 800777e:	d10c      	bne.n	800779a <IOstate_get+0xe2>
		operation_check--;
 8007780:	4b27      	ldr	r3, [pc, #156]	; (8007820 <IOstate_get+0x168>)
 8007782:	f993 3000 	ldrsb.w	r3, [r3]
 8007786:	b2db      	uxtb	r3, r3
 8007788:	3b01      	subs	r3, #1
 800778a:	b2db      	uxtb	r3, r3
 800778c:	b25a      	sxtb	r2, r3
 800778e:	4b24      	ldr	r3, [pc, #144]	; (8007820 <IOstate_get+0x168>)
 8007790:	701a      	strb	r2, [r3, #0]
		sw_down = 0;
 8007792:	4b24      	ldr	r3, [pc, #144]	; (8007824 <IOstate_get+0x16c>)
 8007794:	2200      	movs	r2, #0
 8007796:	701a      	strb	r2, [r3, #0]
 8007798:	e002      	b.n	80077a0 <IOstate_get+0xe8>
	}
	else sw_down = 0;
 800779a:	4b22      	ldr	r3, [pc, #136]	; (8007824 <IOstate_get+0x16c>)
 800779c:	2200      	movs	r2, #0
 800779e:	701a      	strb	r2, [r3, #0]
	
	if(SW_PUSH == 0) sw_push = 1;
 80077a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80077a4:	4819      	ldr	r0, [pc, #100]	; (800780c <IOstate_get+0x154>)
 80077a6:	f7fb fa17 	bl	8002bd8 <HAL_GPIO_ReadPin>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d103      	bne.n	80077b8 <IOstate_get+0x100>
 80077b0:	4b1d      	ldr	r3, [pc, #116]	; (8007828 <IOstate_get+0x170>)
 80077b2:	2201      	movs	r2, #1
 80077b4:	701a      	strb	r2, [r3, #0]
 80077b6:	e002      	b.n	80077be <IOstate_get+0x106>
	else sw_push = 0;
 80077b8:	4b1b      	ldr	r3, [pc, #108]	; (8007828 <IOstate_get+0x170>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	701a      	strb	r2, [r3, #0]
	
	if(SW_TACTILE == 0) sw_tactile = 1;
 80077be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80077c2:	4812      	ldr	r0, [pc, #72]	; (800780c <IOstate_get+0x154>)
 80077c4:	f7fb fa08 	bl	8002bd8 <HAL_GPIO_ReadPin>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d103      	bne.n	80077d6 <IOstate_get+0x11e>
 80077ce:	4b17      	ldr	r3, [pc, #92]	; (800782c <IOstate_get+0x174>)
 80077d0:	2201      	movs	r2, #1
 80077d2:	701a      	strb	r2, [r3, #0]
		setup_mode++;
		sw_tactile = 0;
	}
	else sw_tactile = 0;
	
}
 80077d4:	e018      	b.n	8007808 <IOstate_get+0x150>
	else if(SW_TACTILE == 1 && sw_tactile == 1) {
 80077d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80077da:	480c      	ldr	r0, [pc, #48]	; (800780c <IOstate_get+0x154>)
 80077dc:	f7fb f9fc 	bl	8002bd8 <HAL_GPIO_ReadPin>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d10d      	bne.n	8007802 <IOstate_get+0x14a>
 80077e6:	4b11      	ldr	r3, [pc, #68]	; (800782c <IOstate_get+0x174>)
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d109      	bne.n	8007802 <IOstate_get+0x14a>
		setup_mode++;
 80077ee:	4b10      	ldr	r3, [pc, #64]	; (8007830 <IOstate_get+0x178>)
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	3301      	adds	r3, #1
 80077f4:	b2da      	uxtb	r2, r3
 80077f6:	4b0e      	ldr	r3, [pc, #56]	; (8007830 <IOstate_get+0x178>)
 80077f8:	701a      	strb	r2, [r3, #0]
		sw_tactile = 0;
 80077fa:	4b0c      	ldr	r3, [pc, #48]	; (800782c <IOstate_get+0x174>)
 80077fc:	2200      	movs	r2, #0
 80077fe:	701a      	strb	r2, [r3, #0]
}
 8007800:	e002      	b.n	8007808 <IOstate_get+0x150>
	else sw_tactile = 0;
 8007802:	4b0a      	ldr	r3, [pc, #40]	; (800782c <IOstate_get+0x174>)
 8007804:	2200      	movs	r2, #0
 8007806:	701a      	strb	r2, [r3, #0]
}
 8007808:	bf00      	nop
 800780a:	bd80      	pop	{r7, pc}
 800780c:	40020800 	.word	0x40020800
 8007810:	200002ae 	.word	0x200002ae
 8007814:	40020000 	.word	0x40020000
 8007818:	2000031c 	.word	0x2000031c
 800781c:	2000bed8 	.word	0x2000bed8
 8007820:	200002c0 	.word	0x200002c0
 8007824:	2000bed0 	.word	0x2000bed0
 8007828:	200002f8 	.word	0x200002f8
 800782c:	200002e0 	.word	0x200002e0
 8007830:	20000230 	.word	0x20000230

08007834 <getEncoder>:

void getEncoder(void) {
 8007834:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007838:	b082      	sub	sp, #8
 800783a:	af00      	add	r7, sp, #0
	
	int16_t enc_tim1_ms;
	int16_t enc_tim8_ms;
	
	enc_tim1_ms = TIM1 -> CNT;
 800783c:	4b5b      	ldr	r3, [pc, #364]	; (80079ac <getEncoder+0x178>)
 800783e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007840:	80fb      	strh	r3, [r7, #6]
	enc_tim8_ms = TIM8 -> CNT;
 8007842:	4b5b      	ldr	r3, [pc, #364]	; (80079b0 <getEncoder+0x17c>)
 8007844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007846:	80bb      	strh	r3, [r7, #4]
	
	TIM1 -> CNT = 0;
 8007848:	4b58      	ldr	r3, [pc, #352]	; (80079ac <getEncoder+0x178>)
 800784a:	2200      	movs	r2, #0
 800784c:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = 0;
 800784e:	4b58      	ldr	r3, [pc, #352]	; (80079b0 <getEncoder+0x17c>)
 8007850:	2200      	movs	r2, #0
 8007852:	625a      	str	r2, [r3, #36]	; 0x24
	
	enc_tim1_total += enc_tim1_ms;
 8007854:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8007858:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800785c:	4b55      	ldr	r3, [pc, #340]	; (80079b4 <getEncoder+0x180>)
 800785e:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8007862:	eb1b 0301 	adds.w	r3, fp, r1
 8007866:	eb4c 0402 	adc.w	r4, ip, r2
 800786a:	4a52      	ldr	r2, [pc, #328]	; (80079b4 <getEncoder+0x180>)
 800786c:	e9c2 3400 	strd	r3, r4, [r2]
	enc_tim8_total += enc_tim8_ms;
 8007870:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007874:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8007878:	4b4f      	ldr	r3, [pc, #316]	; (80079b8 <getEncoder+0x184>)
 800787a:	e9d3 bc00 	ldrd	fp, ip, [r3]
 800787e:	eb1b 0301 	adds.w	r3, fp, r1
 8007882:	eb4c 0402 	adc.w	r4, ip, r2
 8007886:	4a4c      	ldr	r2, [pc, #304]	; (80079b8 <getEncoder+0x184>)
 8007888:	e9c2 3400 	strd	r3, r4, [r2]
	enc_tim_total = (enc_tim1_total + enc_tim8_total) / 2;
 800788c:	4b49      	ldr	r3, [pc, #292]	; (80079b4 <getEncoder+0x180>)
 800788e:	e9d3 1200 	ldrd	r1, r2, [r3]
 8007892:	4b49      	ldr	r3, [pc, #292]	; (80079b8 <getEncoder+0x184>)
 8007894:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007898:	eb13 0b01 	adds.w	fp, r3, r1
 800789c:	eb44 0c02 	adc.w	ip, r4, r2
 80078a0:	ea4f 72dc 	mov.w	r2, ip, lsr #31
 80078a4:	4611      	mov	r1, r2
 80078a6:	f04f 0200 	mov.w	r2, #0
 80078aa:	eb1b 0301 	adds.w	r3, fp, r1
 80078ae:	eb4c 0402 	adc.w	r4, ip, r2
 80078b2:	1064      	asrs	r4, r4, #1
 80078b4:	ea4f 0333 	mov.w	r3, r3, rrx
 80078b8:	4a40      	ldr	r2, [pc, #256]	; (80079bc <getEncoder+0x188>)
 80078ba:	e9c2 3400 	strd	r3, r4, [r2]

	enc_cnt += ((enc_tim1_ms + enc_tim8_ms) / 2.0f);
 80078be:	4b40      	ldr	r3, [pc, #256]	; (80079c0 <getEncoder+0x18c>)
 80078c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078c4:	4618      	mov	r0, r3
 80078c6:	4621      	mov	r1, r4
 80078c8:	f7f9 fa8e 	bl	8000de8 <__aeabi_l2f>
 80078cc:	ee06 0a10 	vmov	s12, r0
 80078d0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80078d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80078d8:	4413      	add	r3, r2
 80078da:	ee07 3a90 	vmov	s15, r3
 80078de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078e2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80078e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80078ea:	ee76 7a27 	vadd.f32	s15, s12, s15
 80078ee:	ee17 0a90 	vmov	r0, s15
 80078f2:	f7f9 fb1f 	bl	8000f34 <__aeabi_f2lz>
 80078f6:	4603      	mov	r3, r0
 80078f8:	460c      	mov	r4, r1
 80078fa:	4a31      	ldr	r2, [pc, #196]	; (80079c0 <getEncoder+0x18c>)
 80078fc:	e9c2 3400 	strd	r3, r4, [r2]
	enc_cnt2 += ((enc_tim1_ms + enc_tim8_ms) / 2.0f);
 8007900:	4b30      	ldr	r3, [pc, #192]	; (80079c4 <getEncoder+0x190>)
 8007902:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007906:	4618      	mov	r0, r3
 8007908:	4621      	mov	r1, r4
 800790a:	f7f9 fa6d 	bl	8000de8 <__aeabi_l2f>
 800790e:	ee06 0a10 	vmov	s12, r0
 8007912:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007916:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800791a:	4413      	add	r3, r2
 800791c:	ee07 3a90 	vmov	s15, r3
 8007920:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007924:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800792c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8007930:	ee17 0a90 	vmov	r0, s15
 8007934:	f7f9 fafe 	bl	8000f34 <__aeabi_f2lz>
 8007938:	4603      	mov	r3, r0
 800793a:	460c      	mov	r4, r1
 800793c:	4a21      	ldr	r2, [pc, #132]	; (80079c4 <getEncoder+0x190>)
 800793e:	e9c2 3400 	strd	r3, r4, [r2]
	//enc_tim1_cnt += enc_tim1_ms;
	//enc_tim8_cnt += enc_tim8_ms;
	
	enc_tim1_cnt_10ms += enc_tim1_ms;
 8007942:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007946:	4b20      	ldr	r3, [pc, #128]	; (80079c8 <getEncoder+0x194>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4413      	add	r3, r2
 800794c:	4a1e      	ldr	r2, [pc, #120]	; (80079c8 <getEncoder+0x194>)
 800794e:	6013      	str	r3, [r2, #0]
	enc_tim8_cnt_10ms += enc_tim8_ms;
 8007950:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8007954:	4b1d      	ldr	r3, [pc, #116]	; (80079cc <getEncoder+0x198>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4413      	add	r3, r2
 800795a:	4a1c      	ldr	r2, [pc, #112]	; (80079cc <getEncoder+0x198>)
 800795c:	6013      	str	r3, [r2, #0]

	velR = (float)enc_tim8_ms * ENC_PULSE_MM * 1000.0f;
 800795e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007962:	ee07 3a90 	vmov	s15, r3
 8007966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800796a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80079d0 <getEncoder+0x19c>
 800796e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007972:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80079d4 <getEncoder+0x1a0>
 8007976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800797a:	4b17      	ldr	r3, [pc, #92]	; (80079d8 <getEncoder+0x1a4>)
 800797c:	edc3 7a00 	vstr	s15, [r3]
	velL = (float)enc_tim1_ms * ENC_PULSE_MM * 1000.0f;
 8007980:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007984:	ee07 3a90 	vmov	s15, r3
 8007988:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800798c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80079d0 <getEncoder+0x19c>
 8007990:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007994:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80079d4 <getEncoder+0x1a0>
 8007998:	ee67 7a87 	vmul.f32	s15, s15, s14
 800799c:	4b0f      	ldr	r3, [pc, #60]	; (80079dc <getEncoder+0x1a8>)
 800799e:	edc3 7a00 	vstr	s15, [r3]
	
}
 80079a2:	bf00      	nop
 80079a4:	3708      	adds	r7, #8
 80079a6:	46bd      	mov	sp, r7
 80079a8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80079ac:	40010000 	.word	0x40010000
 80079b0:	40010400 	.word	0x40010400
 80079b4:	2000bec8 	.word	0x2000bec8
 80079b8:	200002c8 	.word	0x200002c8
 80079bc:	2000bee0 	.word	0x2000bee0
 80079c0:	200002b0 	.word	0x200002b0
 80079c4:	200002b8 	.word	0x200002b8
 80079c8:	2000beec 	.word	0x2000beec
 80079cc:	200002f0 	.word	0x200002f0
 80079d0:	3c47ffde 	.word	0x3c47ffde
 80079d4:	447a0000 	.word	0x447a0000
 80079d8:	20000234 	.word	0x20000234
 80079dc:	20000238 	.word	0x20000238

080079e0 <mileage>:

float mileage(float mm) {
 80079e0:	b480      	push	{r7}
 80079e2:	b083      	sub	sp, #12
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	ed87 0a01 	vstr	s0, [r7, #4]
	return mm * ENC_PULSE_MM;
 80079ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80079ee:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007a04 <mileage+0x24>
 80079f2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80079f6:	eeb0 0a67 	vmov.f32	s0, s15
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr
 8007a04:	3c47ffde 	.word	0x3c47ffde

08007a08 <MotorCtrl>:

void MotorCtrl(short motorR, short motorL) {
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	4603      	mov	r3, r0
 8007a10:	460a      	mov	r2, r1
 8007a12:	80fb      	strh	r3, [r7, #6]
 8007a14:	4613      	mov	r3, r2
 8007a16:	80bb      	strh	r3, [r7, #4]
	
	short pwmL_out,pwmR_out;
	
	if(motorR >= 0) {
 8007a18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	db08      	blt.n	8007a32 <MotorCtrl+0x2a>
		pwmR_out = motorR;
 8007a20:	88fb      	ldrh	r3, [r7, #6]
 8007a22:	81bb      	strh	r3, [r7, #12]
		MR_SET;
 8007a24:	2201      	movs	r2, #1
 8007a26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007a2a:	4825      	ldr	r0, [pc, #148]	; (8007ac0 <MotorCtrl+0xb8>)
 8007a2c:	f7fb f8ec 	bl	8002c08 <HAL_GPIO_WritePin>
 8007a30:	e009      	b.n	8007a46 <MotorCtrl+0x3e>
	}
	else {
		pwmR_out = motorR * (-1);
 8007a32:	88fb      	ldrh	r3, [r7, #6]
 8007a34:	425b      	negs	r3, r3
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	81bb      	strh	r3, [r7, #12]
		MR_RESET;
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007a40:	481f      	ldr	r0, [pc, #124]	; (8007ac0 <MotorCtrl+0xb8>)
 8007a42:	f7fb f8e1 	bl	8002c08 <HAL_GPIO_WritePin>
	}
	
	if(motorL >= 0) {
 8007a46:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	db08      	blt.n	8007a60 <MotorCtrl+0x58>
		pwmL_out = motorL;
 8007a4e:	88bb      	ldrh	r3, [r7, #4]
 8007a50:	81fb      	strh	r3, [r7, #14]
		ML_SET;
 8007a52:	2201      	movs	r2, #1
 8007a54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007a58:	4819      	ldr	r0, [pc, #100]	; (8007ac0 <MotorCtrl+0xb8>)
 8007a5a:	f7fb f8d5 	bl	8002c08 <HAL_GPIO_WritePin>
 8007a5e:	e009      	b.n	8007a74 <MotorCtrl+0x6c>
	}
	else {
		pwmL_out = motorL * (-1);
 8007a60:	88bb      	ldrh	r3, [r7, #4]
 8007a62:	425b      	negs	r3, r3
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	81fb      	strh	r3, [r7, #14]
		ML_RESET;
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007a6e:	4814      	ldr	r0, [pc, #80]	; (8007ac0 <MotorCtrl+0xb8>)
 8007a70:	f7fb f8ca 	bl	8002c08 <HAL_GPIO_WritePin>
	}
	
	if(pwmR_out > 840) pwmR_out = 839;
 8007a74:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007a78:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 8007a7c:	dd02      	ble.n	8007a84 <MotorCtrl+0x7c>
 8007a7e:	f240 3347 	movw	r3, #839	; 0x347
 8007a82:	81bb      	strh	r3, [r7, #12]
	if(pwmL_out > 840) pwmL_out = 839;
 8007a84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a88:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 8007a8c:	dd02      	ble.n	8007a94 <MotorCtrl+0x8c>
 8007a8e:	f240 3347 	movw	r3, #839	; 0x347
 8007a92:	81fb      	strh	r3, [r7, #14]

	if(error_flag == 1) {
 8007a94:	4b0b      	ldr	r3, [pc, #44]	; (8007ac4 <MotorCtrl+0xbc>)
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d103      	bne.n	8007aa4 <MotorCtrl+0x9c>
		pwmR_out = 0;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	81bb      	strh	r3, [r7, #12]
		pwmL_out = 0;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	81fb      	strh	r3, [r7, #14]
	}

	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, pwmR_out);
 8007aa4:	4b08      	ldr	r3, [pc, #32]	; (8007ac8 <MotorCtrl+0xc0>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007aac:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, pwmL_out);
 8007aae:	4b06      	ldr	r3, [pc, #24]	; (8007ac8 <MotorCtrl+0xc0>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007ab6:	639a      	str	r2, [r3, #56]	; 0x38
	
}
 8007ab8:	bf00      	nop
 8007aba:	3710      	adds	r7, #16
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	40020000 	.word	0x40020000
 8007ac4:	2000023c 	.word	0x2000023c
 8007ac8:	2000c1d8 	.word	0x2000c1d8

08007acc <setup>:

void setup(void) {
 8007acc:	b590      	push	{r4, r7, lr}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
	float read_log_zg, read_log_mm;

	//if(SW_PUSH == 0) operation_check++;
	//if(SW_DOWN == 0) operation_check--;
	
	if(operation_check <  0) operation_check = 16;
 8007ad2:	4bb8      	ldr	r3, [pc, #736]	; (8007db4 <setup+0x2e8>)
 8007ad4:	f993 3000 	ldrsb.w	r3, [r3]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	da02      	bge.n	8007ae2 <setup+0x16>
 8007adc:	4bb5      	ldr	r3, [pc, #724]	; (8007db4 <setup+0x2e8>)
 8007ade:	2210      	movs	r2, #16
 8007ae0:	701a      	strb	r2, [r3, #0]
	if(operation_check >=17) operation_check = 0;
 8007ae2:	4bb4      	ldr	r3, [pc, #720]	; (8007db4 <setup+0x2e8>)
 8007ae4:	f993 3000 	ldrsb.w	r3, [r3]
 8007ae8:	2b10      	cmp	r3, #16
 8007aea:	dd02      	ble.n	8007af2 <setup+0x26>
 8007aec:	4bb1      	ldr	r3, [pc, #708]	; (8007db4 <setup+0x2e8>)
 8007aee:	2200      	movs	r2, #0
 8007af0:	701a      	strb	r2, [r3, #0]

	if(setup_mode >= 8) setup_mode = 0;
 8007af2:	4bb1      	ldr	r3, [pc, #708]	; (8007db8 <setup+0x2ec>)
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	2b07      	cmp	r3, #7
 8007af8:	d902      	bls.n	8007b00 <setup+0x34>
 8007afa:	4baf      	ldr	r3, [pc, #700]	; (8007db8 <setup+0x2ec>)
 8007afc:	2200      	movs	r2, #0
 8007afe:	701a      	strb	r2, [r3, #0]
	//if(sw_tactile == 0) setup_mode++;
	
	led_pattern(setup_mode);
 8007b00:	4bad      	ldr	r3, [pc, #692]	; (8007db8 <setup+0x2ec>)
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	4618      	mov	r0, r3
 8007b06:	f7ff fd13 	bl	8007530 <led_pattern>
	
	switch(setup_mode) {
 8007b0a:	4bab      	ldr	r3, [pc, #684]	; (8007db8 <setup+0x2ec>)
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	2b07      	cmp	r3, #7
 8007b10:	f200 844d 	bhi.w	80083ae <setup+0x8e2>
 8007b14:	a201      	add	r2, pc, #4	; (adr r2, 8007b1c <setup+0x50>)
 8007b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b1a:	bf00      	nop
 8007b1c:	08007b3d 	.word	0x08007b3d
 8007b20:	0800806d 	.word	0x0800806d
 8007b24:	080080a9 	.word	0x080080a9
 8007b28:	08008125 	.word	0x08008125
 8007b2c:	080081e5 	.word	0x080081e5
 8007b30:	0800824f 	.word	0x0800824f
 8007b34:	080082ab 	.word	0x080082ab
 8007b38:	0800832d 	.word	0x0800832d
		case 0:	//AD
			
			switch(operation_check) {
 8007b3c:	4b9d      	ldr	r3, [pc, #628]	; (8007db4 <setup+0x2e8>)
 8007b3e:	f993 3000 	ldrsb.w	r3, [r3]
 8007b42:	2b10      	cmp	r3, #16
 8007b44:	f200 8290 	bhi.w	8008068 <setup+0x59c>
 8007b48:	a201      	add	r2, pc, #4	; (adr r2, 8007b50 <setup+0x84>)
 8007b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4e:	bf00      	nop
 8007b50:	08007b95 	.word	0x08007b95
 8007b54:	08007bbf 	.word	0x08007bbf
 8007b58:	08007be9 	.word	0x08007be9
 8007b5c:	08007c13 	.word	0x08007c13
 8007b60:	08007c3d 	.word	0x08007c3d
 8007b64:	08007c67 	.word	0x08007c67
 8007b68:	08007c91 	.word	0x08007c91
 8007b6c:	08007cbb 	.word	0x08007cbb
 8007b70:	08007ce5 	.word	0x08007ce5
 8007b74:	08007d13 	.word	0x08007d13
 8007b78:	08007d41 	.word	0x08007d41
 8007b7c:	08007d6f 	.word	0x08007d6f
 8007b80:	08007e8d 	.word	0x08007e8d
 8007b84:	08007ec5 	.word	0x08007ec5
 8007b88:	08007ee9 	.word	0x08007ee9
 8007b8c:	08007f5b 	.word	0x08007f5b
 8007b90:	08008011 	.word	0x08008011
				case 0:
					lcd_locate(0,0);
 8007b94:	2100      	movs	r1, #0
 8007b96:	2000      	movs	r0, #0
 8007b98:	f7fe fb08 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD0",line_sen0);
 8007b9c:	4b87      	ldr	r3, [pc, #540]	; (8007dbc <setup+0x2f0>)
 8007b9e:	881b      	ldrh	r3, [r3, #0]
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	4887      	ldr	r0, [pc, #540]	; (8007dc0 <setup+0x2f4>)
 8007ba4:	f7fe fb2c 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007ba8:	2101      	movs	r1, #1
 8007baa:	2000      	movs	r0, #0
 8007bac:	f7fe fafe 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD1",line_sen1);
 8007bb0:	4b84      	ldr	r3, [pc, #528]	; (8007dc4 <setup+0x2f8>)
 8007bb2:	881b      	ldrh	r3, [r3, #0]
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	4884      	ldr	r0, [pc, #528]	; (8007dc8 <setup+0x2fc>)
 8007bb8:	f7fe fb22 	bl	8006200 <lcd_printf>
					break;
 8007bbc:	e255      	b.n	800806a <setup+0x59e>
				case 1:
					lcd_locate(0,0);
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	f7fe faf3 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD2",line_sen2);
 8007bc6:	4b81      	ldr	r3, [pc, #516]	; (8007dcc <setup+0x300>)
 8007bc8:	881b      	ldrh	r3, [r3, #0]
 8007bca:	4619      	mov	r1, r3
 8007bcc:	4880      	ldr	r0, [pc, #512]	; (8007dd0 <setup+0x304>)
 8007bce:	f7fe fb17 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007bd2:	2101      	movs	r1, #1
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	f7fe fae9 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD3",line_sen3);
 8007bda:	4b7e      	ldr	r3, [pc, #504]	; (8007dd4 <setup+0x308>)
 8007bdc:	881b      	ldrh	r3, [r3, #0]
 8007bde:	4619      	mov	r1, r3
 8007be0:	487d      	ldr	r0, [pc, #500]	; (8007dd8 <setup+0x30c>)
 8007be2:	f7fe fb0d 	bl	8006200 <lcd_printf>
					break;
 8007be6:	e240      	b.n	800806a <setup+0x59e>
				case 2:
					lcd_locate(0,0);
 8007be8:	2100      	movs	r1, #0
 8007bea:	2000      	movs	r0, #0
 8007bec:	f7fe fade 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD4",line_sen4);
 8007bf0:	4b7a      	ldr	r3, [pc, #488]	; (8007ddc <setup+0x310>)
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	487a      	ldr	r0, [pc, #488]	; (8007de0 <setup+0x314>)
 8007bf8:	f7fe fb02 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007bfc:	2101      	movs	r1, #1
 8007bfe:	2000      	movs	r0, #0
 8007c00:	f7fe fad4 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD5",line_sen5);
 8007c04:	4b77      	ldr	r3, [pc, #476]	; (8007de4 <setup+0x318>)
 8007c06:	881b      	ldrh	r3, [r3, #0]
 8007c08:	4619      	mov	r1, r3
 8007c0a:	4877      	ldr	r0, [pc, #476]	; (8007de8 <setup+0x31c>)
 8007c0c:	f7fe faf8 	bl	8006200 <lcd_printf>
					break;
 8007c10:	e22b      	b.n	800806a <setup+0x59e>
				case 3:
					lcd_locate(0,0);
 8007c12:	2100      	movs	r1, #0
 8007c14:	2000      	movs	r0, #0
 8007c16:	f7fe fac9 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD6",line_sen6);
 8007c1a:	4b74      	ldr	r3, [pc, #464]	; (8007dec <setup+0x320>)
 8007c1c:	881b      	ldrh	r3, [r3, #0]
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4873      	ldr	r0, [pc, #460]	; (8007df0 <setup+0x324>)
 8007c22:	f7fe faed 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007c26:	2101      	movs	r1, #1
 8007c28:	2000      	movs	r0, #0
 8007c2a:	f7fe fabf 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD7",line_sen7);
 8007c2e:	4b71      	ldr	r3, [pc, #452]	; (8007df4 <setup+0x328>)
 8007c30:	881b      	ldrh	r3, [r3, #0]
 8007c32:	4619      	mov	r1, r3
 8007c34:	4870      	ldr	r0, [pc, #448]	; (8007df8 <setup+0x32c>)
 8007c36:	f7fe fae3 	bl	8006200 <lcd_printf>
					break;
 8007c3a:	e216      	b.n	800806a <setup+0x59e>
				case 4:
					lcd_locate(0,0);
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	2000      	movs	r0, #0
 8007c40:	f7fe fab4 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD8",line_sen8);
 8007c44:	4b6d      	ldr	r3, [pc, #436]	; (8007dfc <setup+0x330>)
 8007c46:	881b      	ldrh	r3, [r3, #0]
 8007c48:	4619      	mov	r1, r3
 8007c4a:	486d      	ldr	r0, [pc, #436]	; (8007e00 <setup+0x334>)
 8007c4c:	f7fe fad8 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007c50:	2101      	movs	r1, #1
 8007c52:	2000      	movs	r0, #0
 8007c54:	f7fe faaa 	bl	80061ac <lcd_locate>
					lcd_printf("%4d AD9",line_sen9);
 8007c58:	4b6a      	ldr	r3, [pc, #424]	; (8007e04 <setup+0x338>)
 8007c5a:	881b      	ldrh	r3, [r3, #0]
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	486a      	ldr	r0, [pc, #424]	; (8007e08 <setup+0x33c>)
 8007c60:	f7fe face 	bl	8006200 <lcd_printf>
				break;
 8007c64:	e201      	b.n	800806a <setup+0x59e>
				case 5:
					lcd_locate(0,0);
 8007c66:	2100      	movs	r1, #0
 8007c68:	2000      	movs	r0, #0
 8007c6a:	f7fe fa9f 	bl	80061ac <lcd_locate>
					lcd_printf("%4dAD10",line_sen10);
 8007c6e:	4b67      	ldr	r3, [pc, #412]	; (8007e0c <setup+0x340>)
 8007c70:	881b      	ldrh	r3, [r3, #0]
 8007c72:	4619      	mov	r1, r3
 8007c74:	4866      	ldr	r0, [pc, #408]	; (8007e10 <setup+0x344>)
 8007c76:	f7fe fac3 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007c7a:	2101      	movs	r1, #1
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	f7fe fa95 	bl	80061ac <lcd_locate>
					lcd_printf("%4dAD11",line_sen11);
 8007c82:	4b64      	ldr	r3, [pc, #400]	; (8007e14 <setup+0x348>)
 8007c84:	881b      	ldrh	r3, [r3, #0]
 8007c86:	4619      	mov	r1, r3
 8007c88:	4863      	ldr	r0, [pc, #396]	; (8007e18 <setup+0x34c>)
 8007c8a:	f7fe fab9 	bl	8006200 <lcd_printf>
					break;
 8007c8e:	e1ec      	b.n	800806a <setup+0x59e>
				case 6:
					lcd_locate(0,0);
 8007c90:	2100      	movs	r1, #0
 8007c92:	2000      	movs	r0, #0
 8007c94:	f7fe fa8a 	bl	80061ac <lcd_locate>
					lcd_printf("%4dAD12",line_sen12);
 8007c98:	4b60      	ldr	r3, [pc, #384]	; (8007e1c <setup+0x350>)
 8007c9a:	881b      	ldrh	r3, [r3, #0]
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	4860      	ldr	r0, [pc, #384]	; (8007e20 <setup+0x354>)
 8007ca0:	f7fe faae 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007ca4:	2101      	movs	r1, #1
 8007ca6:	2000      	movs	r0, #0
 8007ca8:	f7fe fa80 	bl	80061ac <lcd_locate>
					lcd_printf("%4dAD13",line_sen13);
 8007cac:	4b5d      	ldr	r3, [pc, #372]	; (8007e24 <setup+0x358>)
 8007cae:	881b      	ldrh	r3, [r3, #0]
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	485d      	ldr	r0, [pc, #372]	; (8007e28 <setup+0x35c>)
 8007cb4:	f7fe faa4 	bl	8006200 <lcd_printf>
					break;
 8007cb8:	e1d7      	b.n	800806a <setup+0x59e>
				case 7:
					lcd_locate(0,0);
 8007cba:	2100      	movs	r1, #0
 8007cbc:	2000      	movs	r0, #0
 8007cbe:	f7fe fa75 	bl	80061ac <lcd_locate>
					lcd_printf("%4dAD14",line_sen14);
 8007cc2:	4b5a      	ldr	r3, [pc, #360]	; (8007e2c <setup+0x360>)
 8007cc4:	881b      	ldrh	r3, [r3, #0]
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	4859      	ldr	r0, [pc, #356]	; (8007e30 <setup+0x364>)
 8007cca:	f7fe fa99 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007cce:	2101      	movs	r1, #1
 8007cd0:	2000      	movs	r0, #0
 8007cd2:	f7fe fa6b 	bl	80061ac <lcd_locate>
					lcd_printf("%4dAD15",line_sen15);
 8007cd6:	4b57      	ldr	r3, [pc, #348]	; (8007e34 <setup+0x368>)
 8007cd8:	881b      	ldrh	r3, [r3, #0]
 8007cda:	4619      	mov	r1, r3
 8007cdc:	4856      	ldr	r0, [pc, #344]	; (8007e38 <setup+0x36c>)
 8007cde:	f7fe fa8f 	bl	8006200 <lcd_printf>
					break;
 8007ce2:	e1c2      	b.n	800806a <setup+0x59e>
				case 8:
					lcd_locate(0,0);
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	2000      	movs	r0, #0
 8007ce8:	f7fe fa60 	bl	80061ac <lcd_locate>
					lcd_printf("XG%6x",xg);
 8007cec:	4b53      	ldr	r3, [pc, #332]	; (8007e3c <setup+0x370>)
 8007cee:	881b      	ldrh	r3, [r3, #0]
 8007cf0:	b21b      	sxth	r3, r3
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	4852      	ldr	r0, [pc, #328]	; (8007e40 <setup+0x374>)
 8007cf6:	f7fe fa83 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007cfa:	2101      	movs	r1, #1
 8007cfc:	2000      	movs	r0, #0
 8007cfe:	f7fe fa55 	bl	80061ac <lcd_locate>
					lcd_printf("YG%6x",yg);
 8007d02:	4b50      	ldr	r3, [pc, #320]	; (8007e44 <setup+0x378>)
 8007d04:	881b      	ldrh	r3, [r3, #0]
 8007d06:	b21b      	sxth	r3, r3
 8007d08:	4619      	mov	r1, r3
 8007d0a:	484f      	ldr	r0, [pc, #316]	; (8007e48 <setup+0x37c>)
 8007d0c:	f7fe fa78 	bl	8006200 <lcd_printf>
					break;
 8007d10:	e1ab      	b.n	800806a <setup+0x59e>
				case 9:
					lcd_locate(0,0);
 8007d12:	2100      	movs	r1, #0
 8007d14:	2000      	movs	r0, #0
 8007d16:	f7fe fa49 	bl	80061ac <lcd_locate>
					lcd_printf("ZG%6x",zg);
 8007d1a:	4b4c      	ldr	r3, [pc, #304]	; (8007e4c <setup+0x380>)
 8007d1c:	881b      	ldrh	r3, [r3, #0]
 8007d1e:	b21b      	sxth	r3, r3
 8007d20:	4619      	mov	r1, r3
 8007d22:	484b      	ldr	r0, [pc, #300]	; (8007e50 <setup+0x384>)
 8007d24:	f7fe fa6c 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007d28:	2101      	movs	r1, #1
 8007d2a:	2000      	movs	r0, #0
 8007d2c:	f7fe fa3e 	bl	80061ac <lcd_locate>
					lcd_printf("XA%6x",xa);
 8007d30:	4b48      	ldr	r3, [pc, #288]	; (8007e54 <setup+0x388>)
 8007d32:	881b      	ldrh	r3, [r3, #0]
 8007d34:	b21b      	sxth	r3, r3
 8007d36:	4619      	mov	r1, r3
 8007d38:	4847      	ldr	r0, [pc, #284]	; (8007e58 <setup+0x38c>)
 8007d3a:	f7fe fa61 	bl	8006200 <lcd_printf>
					break;
 8007d3e:	e194      	b.n	800806a <setup+0x59e>
				case 10:
					lcd_locate(0,0);
 8007d40:	2100      	movs	r1, #0
 8007d42:	2000      	movs	r0, #0
 8007d44:	f7fe fa32 	bl	80061ac <lcd_locate>
					lcd_printf("YA%6x",ya);
 8007d48:	4b44      	ldr	r3, [pc, #272]	; (8007e5c <setup+0x390>)
 8007d4a:	881b      	ldrh	r3, [r3, #0]
 8007d4c:	b21b      	sxth	r3, r3
 8007d4e:	4619      	mov	r1, r3
 8007d50:	4843      	ldr	r0, [pc, #268]	; (8007e60 <setup+0x394>)
 8007d52:	f7fe fa55 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007d56:	2101      	movs	r1, #1
 8007d58:	2000      	movs	r0, #0
 8007d5a:	f7fe fa27 	bl	80061ac <lcd_locate>
					lcd_printf("ZA%6x",za);
 8007d5e:	4b41      	ldr	r3, [pc, #260]	; (8007e64 <setup+0x398>)
 8007d60:	881b      	ldrh	r3, [r3, #0]
 8007d62:	b21b      	sxth	r3, r3
 8007d64:	4619      	mov	r1, r3
 8007d66:	4840      	ldr	r0, [pc, #256]	; (8007e68 <setup+0x39c>)
 8007d68:	f7fe fa4a 	bl	8006200 <lcd_printf>
					break;
 8007d6c:	e17d      	b.n	800806a <setup+0x59e>
				case 11:
					lcd_locate(0,0);
 8007d6e:	2100      	movs	r1, #0
 8007d70:	2000      	movs	r0, #0
 8007d72:	f7fe fa1b 	bl	80061ac <lcd_locate>
					lcd_print("error_th");
 8007d76:	483d      	ldr	r0, [pc, #244]	; (8007e6c <setup+0x3a0>)
 8007d78:	f7fe fa2d 	bl	80061d6 <lcd_print>
					lcd_locate(0,1);
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f7fe fa14 	bl	80061ac <lcd_locate>
					lcd_printf("%8d",line_senLLL + line_senLL + line_senL + line_senR + line_senRR + line_senRRR);
 8007d84:	4b3a      	ldr	r3, [pc, #232]	; (8007e70 <setup+0x3a4>)
 8007d86:	881b      	ldrh	r3, [r3, #0]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	4b3a      	ldr	r3, [pc, #232]	; (8007e74 <setup+0x3a8>)
 8007d8c:	881b      	ldrh	r3, [r3, #0]
 8007d8e:	4413      	add	r3, r2
 8007d90:	4a39      	ldr	r2, [pc, #228]	; (8007e78 <setup+0x3ac>)
 8007d92:	8812      	ldrh	r2, [r2, #0]
 8007d94:	4413      	add	r3, r2
 8007d96:	4a39      	ldr	r2, [pc, #228]	; (8007e7c <setup+0x3b0>)
 8007d98:	8812      	ldrh	r2, [r2, #0]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	4a38      	ldr	r2, [pc, #224]	; (8007e80 <setup+0x3b4>)
 8007d9e:	8812      	ldrh	r2, [r2, #0]
 8007da0:	4413      	add	r3, r2
 8007da2:	4a38      	ldr	r2, [pc, #224]	; (8007e84 <setup+0x3b8>)
 8007da4:	8812      	ldrh	r2, [r2, #0]
 8007da6:	4413      	add	r3, r2
 8007da8:	4619      	mov	r1, r3
 8007daa:	4837      	ldr	r0, [pc, #220]	; (8007e88 <setup+0x3bc>)
 8007dac:	f7fe fa28 	bl	8006200 <lcd_printf>
					break;
 8007db0:	e15b      	b.n	800806a <setup+0x59e>
 8007db2:	bf00      	nop
 8007db4:	200002c0 	.word	0x200002c0
 8007db8:	20000230 	.word	0x20000230
 8007dbc:	2000bed4 	.word	0x2000bed4
 8007dc0:	0800d9dc 	.word	0x0800d9dc
 8007dc4:	20000320 	.word	0x20000320
 8007dc8:	0800d9e4 	.word	0x0800d9e4
 8007dcc:	200002ec 	.word	0x200002ec
 8007dd0:	0800d9ec 	.word	0x0800d9ec
 8007dd4:	200002c2 	.word	0x200002c2
 8007dd8:	0800d9f4 	.word	0x0800d9f4
 8007ddc:	200002a4 	.word	0x200002a4
 8007de0:	0800d9fc 	.word	0x0800d9fc
 8007de4:	2000bec0 	.word	0x2000bec0
 8007de8:	0800da04 	.word	0x0800da04
 8007dec:	200002ee 	.word	0x200002ee
 8007df0:	0800da0c 	.word	0x0800da0c
 8007df4:	200002d8 	.word	0x200002d8
 8007df8:	0800da14 	.word	0x0800da14
 8007dfc:	2000031e 	.word	0x2000031e
 8007e00:	0800da1c 	.word	0x0800da1c
 8007e04:	200002a2 	.word	0x200002a2
 8007e08:	0800da24 	.word	0x0800da24
 8007e0c:	20000322 	.word	0x20000322
 8007e10:	0800da2c 	.word	0x0800da2c
 8007e14:	2000bed6 	.word	0x2000bed6
 8007e18:	0800da34 	.word	0x0800da34
 8007e1c:	2000bedc 	.word	0x2000bedc
 8007e20:	0800da3c 	.word	0x0800da3c
 8007e24:	20000324 	.word	0x20000324
 8007e28:	0800da44 	.word	0x0800da44
 8007e2c:	20000332 	.word	0x20000332
 8007e30:	0800da4c 	.word	0x0800da4c
 8007e34:	200002a0 	.word	0x200002a0
 8007e38:	0800da54 	.word	0x0800da54
 8007e3c:	2000029c 	.word	0x2000029c
 8007e40:	0800da5c 	.word	0x0800da5c
 8007e44:	2000029a 	.word	0x2000029a
 8007e48:	0800da64 	.word	0x0800da64
 8007e4c:	20000294 	.word	0x20000294
 8007e50:	0800da6c 	.word	0x0800da6c
 8007e54:	20000298 	.word	0x20000298
 8007e58:	0800da74 	.word	0x0800da74
 8007e5c:	2000029e 	.word	0x2000029e
 8007e60:	0800da7c 	.word	0x0800da7c
 8007e64:	20000296 	.word	0x20000296
 8007e68:	0800da84 	.word	0x0800da84
 8007e6c:	0800da8c 	.word	0x0800da8c
 8007e70:	20000224 	.word	0x20000224
 8007e74:	20000226 	.word	0x20000226
 8007e78:	20000228 	.word	0x20000228
 8007e7c:	2000022a 	.word	0x2000022a
 8007e80:	2000022c 	.word	0x2000022c
 8007e84:	2000022e 	.word	0x2000022e
 8007e88:	0800da98 	.word	0x0800da98
				case 12:
					lcd_locate(0,0);
 8007e8c:	2100      	movs	r1, #0
 8007e8e:	2000      	movs	r0, #0
 8007e90:	f7fe f98c 	bl	80061ac <lcd_locate>
					lcd_print("cross_th");
 8007e94:	48b9      	ldr	r0, [pc, #740]	; (800817c <setup+0x6b0>)
 8007e96:	f7fe f99e 	bl	80061d6 <lcd_print>
					lcd_locate(0,1);
 8007e9a:	2101      	movs	r1, #1
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	f7fe f985 	bl	80061ac <lcd_locate>
					lcd_printf("%8d", line_senLL + line_senL + line_senR + line_senRR);
 8007ea2:	4bb7      	ldr	r3, [pc, #732]	; (8008180 <setup+0x6b4>)
 8007ea4:	881b      	ldrh	r3, [r3, #0]
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	4bb6      	ldr	r3, [pc, #728]	; (8008184 <setup+0x6b8>)
 8007eaa:	881b      	ldrh	r3, [r3, #0]
 8007eac:	4413      	add	r3, r2
 8007eae:	4ab6      	ldr	r2, [pc, #728]	; (8008188 <setup+0x6bc>)
 8007eb0:	8812      	ldrh	r2, [r2, #0]
 8007eb2:	4413      	add	r3, r2
 8007eb4:	4ab5      	ldr	r2, [pc, #724]	; (800818c <setup+0x6c0>)
 8007eb6:	8812      	ldrh	r2, [r2, #0]
 8007eb8:	4413      	add	r3, r2
 8007eba:	4619      	mov	r1, r3
 8007ebc:	48b4      	ldr	r0, [pc, #720]	; (8008190 <setup+0x6c4>)
 8007ebe:	f7fe f99f 	bl	8006200 <lcd_printf>
					break;
 8007ec2:	e0d2      	b.n	800806a <setup+0x59e>
				case 13:
					lcd_locate(0,0);
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	f7fe f970 	bl	80061ac <lcd_locate>
					lcd_print("maker_th");
 8007ecc:	48b1      	ldr	r0, [pc, #708]	; (8008194 <setup+0x6c8>)
 8007ece:	f7fe f982 	bl	80061d6 <lcd_print>
					lcd_locate(0,1);
 8007ed2:	2101      	movs	r1, #1
 8007ed4:	2000      	movs	r0, #0
 8007ed6:	f7fe f969 	bl	80061ac <lcd_locate>
					lcd_printf("%8d", maker_check);
 8007eda:	4baf      	ldr	r3, [pc, #700]	; (8008198 <setup+0x6cc>)
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	4619      	mov	r1, r3
 8007ee0:	48ab      	ldr	r0, [pc, #684]	; (8008190 <setup+0x6c4>)
 8007ee2:	f7fe f98d 	bl	8006200 <lcd_printf>
					break;
 8007ee6:	e0c0      	b.n	800806a <setup+0x59e>
				case 14:
					lcd_locate(0,0);
 8007ee8:	2100      	movs	r1, #0
 8007eea:	2000      	movs	r0, #0
 8007eec:	f7fe f95e 	bl	80061ac <lcd_locate>
					lcd_printf("%f", mileage((float)enc_tim1_total));
 8007ef0:	4baa      	ldr	r3, [pc, #680]	; (800819c <setup+0x6d0>)
 8007ef2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	4621      	mov	r1, r4
 8007efa:	f7f8 ff75 	bl	8000de8 <__aeabi_l2f>
 8007efe:	4603      	mov	r3, r0
 8007f00:	ee00 3a10 	vmov	s0, r3
 8007f04:	f7ff fd6c 	bl	80079e0 <mileage>
 8007f08:	ee10 3a10 	vmov	r3, s0
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7f8 fb1b 	bl	8000548 <__aeabi_f2d>
 8007f12:	4603      	mov	r3, r0
 8007f14:	460c      	mov	r4, r1
 8007f16:	461a      	mov	r2, r3
 8007f18:	4623      	mov	r3, r4
 8007f1a:	48a1      	ldr	r0, [pc, #644]	; (80081a0 <setup+0x6d4>)
 8007f1c:	f7fe f970 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007f20:	2101      	movs	r1, #1
 8007f22:	2000      	movs	r0, #0
 8007f24:	f7fe f942 	bl	80061ac <lcd_locate>
					lcd_printf("%f", mileage((float)enc_tim8_total));
 8007f28:	4b9e      	ldr	r3, [pc, #632]	; (80081a4 <setup+0x6d8>)
 8007f2a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007f2e:	4618      	mov	r0, r3
 8007f30:	4621      	mov	r1, r4
 8007f32:	f7f8 ff59 	bl	8000de8 <__aeabi_l2f>
 8007f36:	4603      	mov	r3, r0
 8007f38:	ee00 3a10 	vmov	s0, r3
 8007f3c:	f7ff fd50 	bl	80079e0 <mileage>
 8007f40:	ee10 3a10 	vmov	r3, s0
 8007f44:	4618      	mov	r0, r3
 8007f46:	f7f8 faff 	bl	8000548 <__aeabi_f2d>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	461a      	mov	r2, r3
 8007f50:	4623      	mov	r3, r4
 8007f52:	4893      	ldr	r0, [pc, #588]	; (80081a0 <setup+0x6d4>)
 8007f54:	f7fe f954 	bl	8006200 <lcd_printf>
					break;
 8007f58:	e087      	b.n	800806a <setup+0x59e>
				case 15:
					lcd_locate(0,0);
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	f7fe f925 	bl	80061ac <lcd_locate>
					lcd_printf("%f", ((float)line_senLLL * 1.65f) + ((float)line_senLL * 1.2f) + (float)line_senL);
 8007f62:	4b91      	ldr	r3, [pc, #580]	; (80081a8 <setup+0x6dc>)
 8007f64:	881b      	ldrh	r3, [r3, #0]
 8007f66:	ee07 3a90 	vmov	s15, r3
 8007f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f6e:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 80081ac <setup+0x6e0>
 8007f72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007f76:	4b82      	ldr	r3, [pc, #520]	; (8008180 <setup+0x6b4>)
 8007f78:	881b      	ldrh	r3, [r3, #0]
 8007f7a:	ee07 3a90 	vmov	s15, r3
 8007f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f82:	eddf 6a8b 	vldr	s13, [pc, #556]	; 80081b0 <setup+0x6e4>
 8007f86:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007f8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f8e:	4b7d      	ldr	r3, [pc, #500]	; (8008184 <setup+0x6b8>)
 8007f90:	881b      	ldrh	r3, [r3, #0]
 8007f92:	ee07 3a90 	vmov	s15, r3
 8007f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f9e:	ee17 0a90 	vmov	r0, s15
 8007fa2:	f7f8 fad1 	bl	8000548 <__aeabi_f2d>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	460c      	mov	r4, r1
 8007faa:	461a      	mov	r2, r3
 8007fac:	4623      	mov	r3, r4
 8007fae:	487c      	ldr	r0, [pc, #496]	; (80081a0 <setup+0x6d4>)
 8007fb0:	f7fe f926 	bl	8006200 <lcd_printf>
					lcd_locate(0,1);
 8007fb4:	2101      	movs	r1, #1
 8007fb6:	2000      	movs	r0, #0
 8007fb8:	f7fe f8f8 	bl	80061ac <lcd_locate>
					lcd_printf("%f", (float)line_senR + ((float)line_senRR * 1.2f) + ((float)line_senRRR) * 1.65f);
 8007fbc:	4b72      	ldr	r3, [pc, #456]	; (8008188 <setup+0x6bc>)
 8007fbe:	881b      	ldrh	r3, [r3, #0]
 8007fc0:	ee07 3a90 	vmov	s15, r3
 8007fc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007fc8:	4b70      	ldr	r3, [pc, #448]	; (800818c <setup+0x6c0>)
 8007fca:	881b      	ldrh	r3, [r3, #0]
 8007fcc:	ee07 3a90 	vmov	s15, r3
 8007fd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fd4:	eddf 6a76 	vldr	s13, [pc, #472]	; 80081b0 <setup+0x6e4>
 8007fd8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007fdc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007fe0:	4b74      	ldr	r3, [pc, #464]	; (80081b4 <setup+0x6e8>)
 8007fe2:	881b      	ldrh	r3, [r3, #0]
 8007fe4:	ee07 3a90 	vmov	s15, r3
 8007fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fec:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80081ac <setup+0x6e0>
 8007ff0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ff8:	ee17 0a90 	vmov	r0, s15
 8007ffc:	f7f8 faa4 	bl	8000548 <__aeabi_f2d>
 8008000:	4603      	mov	r3, r0
 8008002:	460c      	mov	r4, r1
 8008004:	461a      	mov	r2, r3
 8008006:	4623      	mov	r3, r4
 8008008:	4865      	ldr	r0, [pc, #404]	; (80081a0 <setup+0x6d4>)
 800800a:	f7fe f8f9 	bl	8006200 <lcd_printf>
					break;
 800800e:	e02c      	b.n	800806a <setup+0x59e>
				case 16:
					lcd_locate(0,0);
 8008010:	2100      	movs	r1, #0
 8008012:	2000      	movs	r0, #0
 8008014:	f7fe f8ca 	bl	80061ac <lcd_locate>
					lcd_print("Voltage_");
 8008018:	4867      	ldr	r0, [pc, #412]	; (80081b8 <setup+0x6ec>)
 800801a:	f7fe f8dc 	bl	80061d6 <lcd_print>
					lcd_locate(0,1);
 800801e:	2101      	movs	r1, #1
 8008020:	2000      	movs	r0, #0
 8008022:	f7fe f8c3 	bl	80061ac <lcd_locate>
					volt_reg = INA260_read(0x02);
 8008026:	2002      	movs	r0, #2
 8008028:	f7fe fa96 	bl	8006558 <INA260_read>
 800802c:	4603      	mov	r3, r0
 800802e:	461a      	mov	r2, r3
 8008030:	4b62      	ldr	r3, [pc, #392]	; (80081bc <setup+0x6f0>)
 8008032:	801a      	strh	r2, [r3, #0]
					lcd_printf("   %1.2fV",(float)volt_reg*0.00125f+0.05f);//0.05f
 8008034:	4b61      	ldr	r3, [pc, #388]	; (80081bc <setup+0x6f0>)
 8008036:	881b      	ldrh	r3, [r3, #0]
 8008038:	ee07 3a90 	vmov	s15, r3
 800803c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008040:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80081c0 <setup+0x6f4>
 8008044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008048:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80081c4 <setup+0x6f8>
 800804c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008050:	ee17 0a90 	vmov	r0, s15
 8008054:	f7f8 fa78 	bl	8000548 <__aeabi_f2d>
 8008058:	4603      	mov	r3, r0
 800805a:	460c      	mov	r4, r1
 800805c:	461a      	mov	r2, r3
 800805e:	4623      	mov	r3, r4
 8008060:	4859      	ldr	r0, [pc, #356]	; (80081c8 <setup+0x6fc>)
 8008062:	f7fe f8cd 	bl	8006200 <lcd_printf>
					break;
 8008066:	e000      	b.n	800806a <setup+0x59e>
				default:
					break;
 8008068:	bf00      	nop
			}
			
			break;
 800806a:	e1ab      	b.n	80083c4 <setup+0x8f8>
		case 1:
			if( SW_PUSH == 0 ) {
 800806c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008070:	4856      	ldr	r0, [pc, #344]	; (80081cc <setup+0x700>)
 8008072:	f7fa fdb1 	bl	8002bd8 <HAL_GPIO_ReadPin>
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d10a      	bne.n	8008092 <setup+0x5c6>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 2116);	//	1763(ESC_MIN) + 17.64 * 20
 800807c:	4b54      	ldr	r3, [pc, #336]	; (80081d0 <setup+0x704>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f640 0244 	movw	r2, #2116	; 0x844
 8008084:	63da      	str	r2, [r3, #60]	; 0x3c
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 2116);
 8008086:	4b52      	ldr	r3, [pc, #328]	; (80081d0 <setup+0x704>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f640 0244 	movw	r2, #2116	; 0x844
 800808e:	641a      	str	r2, [r3, #64]	; 0x40
			}
			else {
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ESC_MIN);
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ESC_MIN);
			}
			break;
 8008090:	e198      	b.n	80083c4 <setup+0x8f8>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ESC_MIN);
 8008092:	4b4f      	ldr	r3, [pc, #316]	; (80081d0 <setup+0x704>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f240 62e3 	movw	r2, #1763	; 0x6e3
 800809a:	63da      	str	r2, [r3, #60]	; 0x3c
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ESC_MIN);
 800809c:	4b4c      	ldr	r3, [pc, #304]	; (80081d0 <setup+0x704>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f240 62e3 	movw	r2, #1763	; 0x6e3
 80080a4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80080a6:	e18d      	b.n	80083c4 <setup+0x8f8>
		case 2:
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ESC_MIN);
 80080a8:	4b49      	ldr	r3, [pc, #292]	; (80081d0 <setup+0x704>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f240 62e3 	movw	r2, #1763	; 0x6e3
 80080b0:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ESC_MIN);
 80080b2:	4b47      	ldr	r3, [pc, #284]	; (80081d0 <setup+0x704>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f240 62e3 	movw	r2, #1763	; 0x6e3
 80080ba:	641a      	str	r2, [r3, #64]	; 0x40
			if( SW_PUSH == 0 ) {
 80080bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80080c0:	4842      	ldr	r0, [pc, #264]	; (80081cc <setup+0x700>)
 80080c2:	f7fa fd89 	bl	8002bd8 <HAL_GPIO_ReadPin>
 80080c6:	4603      	mov	r3, r0
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d116      	bne.n	80080fa <setup+0x62e>
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 400);
 80080cc:	4b41      	ldr	r3, [pc, #260]	; (80081d4 <setup+0x708>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80080d4:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 400);
 80080d6:	4b3f      	ldr	r3, [pc, #252]	; (80081d4 <setup+0x708>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80080de:	639a      	str	r2, [r3, #56]	; 0x38
				MR_SET;
 80080e0:	2201      	movs	r2, #1
 80080e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80080e6:	483c      	ldr	r0, [pc, #240]	; (80081d8 <setup+0x70c>)
 80080e8:	f7fa fd8e 	bl	8002c08 <HAL_GPIO_WritePin>
				ML_SET;
 80080ec:	2201      	movs	r2, #1
 80080ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80080f2:	4839      	ldr	r0, [pc, #228]	; (80081d8 <setup+0x70c>)
 80080f4:	f7fa fd88 	bl	8002c08 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
				MR_SET;
				ML_SET;
			}
			break;
 80080f8:	e164      	b.n	80083c4 <setup+0x8f8>
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 80080fa:	4b36      	ldr	r3, [pc, #216]	; (80081d4 <setup+0x708>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	2200      	movs	r2, #0
 8008100:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 8008102:	4b34      	ldr	r3, [pc, #208]	; (80081d4 <setup+0x708>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2200      	movs	r2, #0
 8008108:	639a      	str	r2, [r3, #56]	; 0x38
				MR_SET;
 800810a:	2201      	movs	r2, #1
 800810c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008110:	4831      	ldr	r0, [pc, #196]	; (80081d8 <setup+0x70c>)
 8008112:	f7fa fd79 	bl	8002c08 <HAL_GPIO_WritePin>
				ML_SET;
 8008116:	2201      	movs	r2, #1
 8008118:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800811c:	482e      	ldr	r0, [pc, #184]	; (80081d8 <setup+0x70c>)
 800811e:	f7fa fd73 	bl	8002c08 <HAL_GPIO_WritePin>
			break;
 8008122:	e14f      	b.n	80083c4 <setup+0x8f8>
		case 3:
			__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 8008124:	4b2b      	ldr	r3, [pc, #172]	; (80081d4 <setup+0x708>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2200      	movs	r2, #0
 800812a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 800812c:	4b29      	ldr	r3, [pc, #164]	; (80081d4 <setup+0x708>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2200      	movs	r2, #0
 8008132:	639a      	str	r2, [r3, #56]	; 0x38

			lcd_locate(0,0);
 8008134:	2100      	movs	r1, #0
 8008136:	2000      	movs	r0, #0
 8008138:	f7fe f838 	bl	80061ac <lcd_locate>
			lcd_print("kill7&10");
 800813c:	4827      	ldr	r0, [pc, #156]	; (80081dc <setup+0x710>)
 800813e:	f7fe f84a 	bl	80061d6 <lcd_print>
			lcd_locate(0,1);
 8008142:	2101      	movs	r1, #1
 8008144:	2000      	movs	r0, #0
 8008146:	f7fe f831 	bl	80061ac <lcd_locate>
			lcd_print("SW_PUSH_");
 800814a:	4825      	ldr	r0, [pc, #148]	; (80081e0 <setup+0x714>)
 800814c:	f7fe f843 	bl	80061d6 <lcd_print>
			/*if( SW_PUSH == 0 ) FLASH_Erease7();
			if( SW_RIGHT == 0 ) FLASH_Erease9();
			if( SW_DOWN == 0 ) FLASH_Erease10();
			if( SW_UP == 0 ) FLASH_Erease11();*/

			if( SW_PUSH == 0 ) {
 8008150:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008154:	481d      	ldr	r0, [pc, #116]	; (80081cc <setup+0x700>)
 8008156:	f7fa fd3f 	bl	8002bd8 <HAL_GPIO_ReadPin>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	f040 8128 	bne.w	80083b2 <setup+0x8e6>
				FLASH_EreaseSector(FLASH_SECTOR_7);
 8008162:	2007      	movs	r0, #7
 8008164:	f7fe f8d4 	bl	8006310 <FLASH_EreaseSector>
				FLASH_EreaseSector(FLASH_SECTOR_9);
 8008168:	2009      	movs	r0, #9
 800816a:	f7fe f8d1 	bl	8006310 <FLASH_EreaseSector>
				FLASH_EreaseSector(FLASH_SECTOR_10);
 800816e:	200a      	movs	r0, #10
 8008170:	f7fe f8ce 	bl	8006310 <FLASH_EreaseSector>
				FLASH_EreaseSector(FLASH_SECTOR_11);
 8008174:	200b      	movs	r0, #11
 8008176:	f7fe f8cb 	bl	8006310 <FLASH_EreaseSector>
			}

			break;
 800817a:	e11a      	b.n	80083b2 <setup+0x8e6>
 800817c:	0800da9c 	.word	0x0800da9c
 8008180:	20000226 	.word	0x20000226
 8008184:	20000228 	.word	0x20000228
 8008188:	2000022a 	.word	0x2000022a
 800818c:	2000022c 	.word	0x2000022c
 8008190:	0800da98 	.word	0x0800da98
 8008194:	0800daa8 	.word	0x0800daa8
 8008198:	20000330 	.word	0x20000330
 800819c:	2000bec8 	.word	0x2000bec8
 80081a0:	0800dab4 	.word	0x0800dab4
 80081a4:	200002c8 	.word	0x200002c8
 80081a8:	20000224 	.word	0x20000224
 80081ac:	3fd33333 	.word	0x3fd33333
 80081b0:	3f99999a 	.word	0x3f99999a
 80081b4:	2000022e 	.word	0x2000022e
 80081b8:	0800dab8 	.word	0x0800dab8
 80081bc:	20000326 	.word	0x20000326
 80081c0:	3aa3d70a 	.word	0x3aa3d70a
 80081c4:	3d4ccccd 	.word	0x3d4ccccd
 80081c8:	0800dac4 	.word	0x0800dac4
 80081cc:	40020800 	.word	0x40020800
 80081d0:	2000bfd8 	.word	0x2000bfd8
 80081d4:	2000c1d8 	.word	0x2000c1d8
 80081d8:	40020000 	.word	0x40020000
 80081dc:	0800dad0 	.word	0x0800dad0
 80081e0:	0800dadc 	.word	0x0800dadc
		case 4:
			lcd_locate(0,0);
 80081e4:	2100      	movs	r1, #0
 80081e6:	2000      	movs	r0, #0
 80081e8:	f7fd ffe0 	bl	80061ac <lcd_locate>
			lcd_print("_log_tx_");
 80081ec:	4877      	ldr	r0, [pc, #476]	; (80083cc <setup+0x900>)
 80081ee:	f7fd fff2 	bl	80061d6 <lcd_print>
			lcd_locate(0,1);
 80081f2:	2101      	movs	r1, #1
 80081f4:	2000      	movs	r0, #0
 80081f6:	f7fd ffd9 	bl	80061ac <lcd_locate>
			lcd_print("________");
 80081fa:	4875      	ldr	r0, [pc, #468]	; (80083d0 <setup+0x904>)
 80081fc:	f7fd ffeb 	bl	80061d6 <lcd_print>

			if(SW_PUSH == 0) {
 8008200:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008204:	4873      	ldr	r0, [pc, #460]	; (80083d4 <setup+0x908>)
 8008206:	f7fa fce7 	bl	8002bd8 <HAL_GPIO_ReadPin>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	f040 80d2 	bne.w	80083b6 <setup+0x8ea>
				read_log_mm = *(float*)log_adress;
				log_adress += 0x04;
				//isnan()NaN()
				if(isnan(read_log_zg) == 0) printf("%f %f\r\n",read_log_zg,read_log_mm);*/

				read_log_mm = *(float*)plan_velo_adress;
 8008212:	4b71      	ldr	r3, [pc, #452]	; (80083d8 <setup+0x90c>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	607b      	str	r3, [r7, #4]
				plan_velo_adress += 0x04;
 800821a:	4b6f      	ldr	r3, [pc, #444]	; (80083d8 <setup+0x90c>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	3304      	adds	r3, #4
 8008220:	4a6d      	ldr	r2, [pc, #436]	; (80083d8 <setup+0x90c>)
 8008222:	6013      	str	r3, [r2, #0]
				if(isnan(read_log_mm) == 0) printf("%f\r\n",read_log_mm);
 8008224:	ed97 7a01 	vldr	s14, [r7, #4]
 8008228:	edd7 7a01 	vldr	s15, [r7, #4]
 800822c:	eeb4 7a67 	vcmp.f32	s14, s15
 8008230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008234:	f180 80bf 	bvs.w	80083b6 <setup+0x8ea>
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7f8 f985 	bl	8000548 <__aeabi_f2d>
 800823e:	4603      	mov	r3, r0
 8008240:	460c      	mov	r4, r1
 8008242:	461a      	mov	r2, r3
 8008244:	4623      	mov	r3, r4
 8008246:	4865      	ldr	r0, [pc, #404]	; (80083dc <setup+0x910>)
 8008248:	f002 fde0 	bl	800ae0c <iprintf>
			}

			break;
 800824c:	e0b3      	b.n	80083b6 <setup+0x8ea>
		case 5:
			lcd_locate(0,0);
 800824e:	2100      	movs	r1, #0
 8008250:	2000      	movs	r0, #0
 8008252:	f7fd ffab 	bl	80061ac <lcd_locate>
			lcd_print("SW_PUSH");
 8008256:	4862      	ldr	r0, [pc, #392]	; (80083e0 <setup+0x914>)
 8008258:	f7fd ffbd 	bl	80061d6 <lcd_print>
			lcd_locate(0,1);
 800825c:	2101      	movs	r1, #1
 800825e:	2000      	movs	r0, #0
 8008260:	f7fd ffa4 	bl	80061ac <lcd_locate>
			lcd_print("START 1 ");
 8008264:	485f      	ldr	r0, [pc, #380]	; (80083e4 <setup+0x918>)
 8008266:	f7fd ffb6 	bl	80061d6 <lcd_print>
			if(SW_PUSH == 0) {
 800826a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800826e:	4859      	ldr	r0, [pc, #356]	; (80083d4 <setup+0x908>)
 8008270:	f7fa fcb2 	bl	8002bd8 <HAL_GPIO_ReadPin>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	f040 809f 	bne.w	80083ba <setup+0x8ee>
				main_pattern = 10;
 800827c:	4b5a      	ldr	r3, [pc, #360]	; (80083e8 <setup+0x91c>)
 800827e:	220a      	movs	r2, #10
 8008280:	701a      	strb	r2, [r3, #0]
				timer = 0;
 8008282:	4b5a      	ldr	r3, [pc, #360]	; (80083ec <setup+0x920>)
 8008284:	2200      	movs	r2, #0
 8008286:	601a      	str	r2, [r3, #0]
				enc_cnt = 0;
 8008288:	4a59      	ldr	r2, [pc, #356]	; (80083f0 <setup+0x924>)
 800828a:	f04f 0300 	mov.w	r3, #0
 800828e:	f04f 0400 	mov.w	r4, #0
 8008292:	e9c2 3400 	strd	r3, r4, [r2]
				velocity_pattern = 1;
 8008296:	4b57      	ldr	r3, [pc, #348]	; (80083f4 <setup+0x928>)
 8008298:	2201      	movs	r2, #1
 800829a:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 800829c:	f7fd ff76 	bl	800618c <lcd_clear>
				HAL_Delay(1000);
 80082a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80082a4:	f7f9 f876 	bl	8001394 <HAL_Delay>
			}
			break;
 80082a8:	e087      	b.n	80083ba <setup+0x8ee>
		case 6:
			lcd_locate(0,0);
 80082aa:	2100      	movs	r1, #0
 80082ac:	2000      	movs	r0, #0
 80082ae:	f7fd ff7d 	bl	80061ac <lcd_locate>
			lcd_print("SW_PUSH");
 80082b2:	484b      	ldr	r0, [pc, #300]	; (80083e0 <setup+0x914>)
 80082b4:	f7fd ff8f 	bl	80061d6 <lcd_print>
			lcd_locate(0,1);
 80082b8:	2101      	movs	r1, #1
 80082ba:	2000      	movs	r0, #0
 80082bc:	f7fd ff76 	bl	80061ac <lcd_locate>
			lcd_print("START 2 ");
 80082c0:	484d      	ldr	r0, [pc, #308]	; (80083f8 <setup+0x92c>)
 80082c2:	f7fd ff88 	bl	80061d6 <lcd_print>
			if(SW_PUSH == 0) {
 80082c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80082ca:	4842      	ldr	r0, [pc, #264]	; (80083d4 <setup+0x908>)
 80082cc:	f7fa fc84 	bl	8002bd8 <HAL_GPIO_ReadPin>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d173      	bne.n	80083be <setup+0x8f2>
				main_pattern = 10;
 80082d6:	4b44      	ldr	r3, [pc, #272]	; (80083e8 <setup+0x91c>)
 80082d8:	220a      	movs	r2, #10
 80082da:	701a      	strb	r2, [r3, #0]
				timer = 0;
 80082dc:	4b43      	ldr	r3, [pc, #268]	; (80083ec <setup+0x920>)
 80082de:	2200      	movs	r2, #0
 80082e0:	601a      	str	r2, [r3, #0]
				enc_cnt = 0;
 80082e2:	4a43      	ldr	r2, [pc, #268]	; (80083f0 <setup+0x924>)
 80082e4:	f04f 0300 	mov.w	r3, #0
 80082e8:	f04f 0400 	mov.w	r4, #0
 80082ec:	e9c2 3400 	strd	r3, r4, [r2]
				log_check_adress = start_adress_sector10;
 80082f0:	4b42      	ldr	r3, [pc, #264]	; (80083fc <setup+0x930>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a42      	ldr	r2, [pc, #264]	; (8008400 <setup+0x934>)
 80082f6:	6013      	str	r3, [r2, #0]
				if( isnan( *(float*)log_check_adress ) == 0 ) {
 80082f8:	4b41      	ldr	r3, [pc, #260]	; (8008400 <setup+0x934>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	edd3 7a00 	vldr	s15, [r3]
 8008300:	eef4 7a67 	vcmp.f32	s15, s15
 8008304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008308:	d606      	bvs.n	8008318 <setup+0x84c>
					second_trace_flag = 1;
 800830a:	4b3e      	ldr	r3, [pc, #248]	; (8008404 <setup+0x938>)
 800830c:	2201      	movs	r2, #1
 800830e:	701a      	strb	r2, [r3, #0]
					second_trace_pattern = 1;
 8008310:	4b3d      	ldr	r3, [pc, #244]	; (8008408 <setup+0x93c>)
 8008312:	2201      	movs	r2, #1
 8008314:	701a      	strb	r2, [r3, #0]
 8008316:	e002      	b.n	800831e <setup+0x852>
				}
				else velocity_pattern = 2;
 8008318:	4b36      	ldr	r3, [pc, #216]	; (80083f4 <setup+0x928>)
 800831a:	2202      	movs	r2, #2
 800831c:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 800831e:	f7fd ff35 	bl	800618c <lcd_clear>
				HAL_Delay(1000);
 8008322:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008326:	f7f9 f835 	bl	8001394 <HAL_Delay>
			}
			break;
 800832a:	e048      	b.n	80083be <setup+0x8f2>
		case 7:
			lcd_locate(0,0);
 800832c:	2100      	movs	r1, #0
 800832e:	2000      	movs	r0, #0
 8008330:	f7fd ff3c 	bl	80061ac <lcd_locate>
			lcd_print("SW_PUSH");
 8008334:	482a      	ldr	r0, [pc, #168]	; (80083e0 <setup+0x914>)
 8008336:	f7fd ff4e 	bl	80061d6 <lcd_print>
			lcd_locate(0,1);
 800833a:	2101      	movs	r1, #1
 800833c:	2000      	movs	r0, #0
 800833e:	f7fd ff35 	bl	80061ac <lcd_locate>
			lcd_print("START 3 ");
 8008342:	4832      	ldr	r0, [pc, #200]	; (800840c <setup+0x940>)
 8008344:	f7fd ff47 	bl	80061d6 <lcd_print>
			if(SW_PUSH == 0) {
 8008348:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800834c:	4821      	ldr	r0, [pc, #132]	; (80083d4 <setup+0x908>)
 800834e:	f7fa fc43 	bl	8002bd8 <HAL_GPIO_ReadPin>
 8008352:	4603      	mov	r3, r0
 8008354:	2b00      	cmp	r3, #0
 8008356:	d134      	bne.n	80083c2 <setup+0x8f6>
				main_pattern = 10;
 8008358:	4b23      	ldr	r3, [pc, #140]	; (80083e8 <setup+0x91c>)
 800835a:	220a      	movs	r2, #10
 800835c:	701a      	strb	r2, [r3, #0]
				timer = 0;
 800835e:	4b23      	ldr	r3, [pc, #140]	; (80083ec <setup+0x920>)
 8008360:	2200      	movs	r2, #0
 8008362:	601a      	str	r2, [r3, #0]
				enc_cnt = 0;
 8008364:	4a22      	ldr	r2, [pc, #136]	; (80083f0 <setup+0x924>)
 8008366:	f04f 0300 	mov.w	r3, #0
 800836a:	f04f 0400 	mov.w	r4, #0
 800836e:	e9c2 3400 	strd	r3, r4, [r2]
				log_check_adress = start_adress_sector11;
 8008372:	4b27      	ldr	r3, [pc, #156]	; (8008410 <setup+0x944>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a22      	ldr	r2, [pc, #136]	; (8008400 <setup+0x934>)
 8008378:	6013      	str	r3, [r2, #0]
				if( isnan( *(float*)log_check_adress ) == 0 ) {
 800837a:	4b21      	ldr	r3, [pc, #132]	; (8008400 <setup+0x934>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	edd3 7a00 	vldr	s15, [r3]
 8008382:	eef4 7a67 	vcmp.f32	s15, s15
 8008386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800838a:	d606      	bvs.n	800839a <setup+0x8ce>
					second_trace_flag = 1;
 800838c:	4b1d      	ldr	r3, [pc, #116]	; (8008404 <setup+0x938>)
 800838e:	2201      	movs	r2, #1
 8008390:	701a      	strb	r2, [r3, #0]
					second_trace_pattern = 2;
 8008392:	4b1d      	ldr	r3, [pc, #116]	; (8008408 <setup+0x93c>)
 8008394:	2202      	movs	r2, #2
 8008396:	701a      	strb	r2, [r3, #0]
 8008398:	e002      	b.n	80083a0 <setup+0x8d4>
				}
				else velocity_pattern = 3;
 800839a:	4b16      	ldr	r3, [pc, #88]	; (80083f4 <setup+0x928>)
 800839c:	2203      	movs	r2, #3
 800839e:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 80083a0:	f7fd fef4 	bl	800618c <lcd_clear>
				HAL_Delay(1000);
 80083a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80083a8:	f7f8 fff4 	bl	8001394 <HAL_Delay>
			}
			break;
 80083ac:	e009      	b.n	80083c2 <setup+0x8f6>
		default:
			break;
 80083ae:	bf00      	nop
 80083b0:	e008      	b.n	80083c4 <setup+0x8f8>
			break;
 80083b2:	bf00      	nop
 80083b4:	e006      	b.n	80083c4 <setup+0x8f8>
			break;
 80083b6:	bf00      	nop
 80083b8:	e004      	b.n	80083c4 <setup+0x8f8>
			break;
 80083ba:	bf00      	nop
 80083bc:	e002      	b.n	80083c4 <setup+0x8f8>
			break;
 80083be:	bf00      	nop
 80083c0:	e000      	b.n	80083c4 <setup+0x8f8>
			break;
 80083c2:	bf00      	nop
	}
}
 80083c4:	bf00      	nop
 80083c6:	370c      	adds	r7, #12
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd90      	pop	{r4, r7, pc}
 80083cc:	0800dae8 	.word	0x0800dae8
 80083d0:	0800daf4 	.word	0x0800daf4
 80083d4:	40020800 	.word	0x40020800
 80083d8:	2000beb4 	.word	0x2000beb4
 80083dc:	0800db00 	.word	0x0800db00
 80083e0:	0800db08 	.word	0x0800db08
 80083e4:	0800db10 	.word	0x0800db10
 80083e8:	20000231 	.word	0x20000231
 80083ec:	20000240 	.word	0x20000240
 80083f0:	200002b0 	.word	0x200002b0
 80083f4:	20000245 	.word	0x20000245
 80083f8:	0800db1c 	.word	0x0800db1c
 80083fc:	0800db58 	.word	0x0800db58
 8008400:	200002e4 	.word	0x200002e4
 8008404:	20000254 	.word	0x20000254
 8008408:	200002c1 	.word	0x200002c1
 800840c:	0800db28 	.word	0x0800db28
 8008410:	0800db5c 	.word	0x0800db5c

08008414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008414:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008418:	ed2d 8b02 	vpush	{d8}
 800841c:	b088      	sub	sp, #32
 800841e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008420:	f7f8 ff46 	bl	80012b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008424:	f000 fed4 	bl	80091d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008428:	f001 fb0c 	bl	8009a44 <MX_GPIO_Init>
  MX_DMA_Init();
 800842c:	f001 faea 	bl	8009a04 <MX_DMA_Init>
  MX_ADC1_Init();
 8008430:	f000 ff38 	bl	80092a4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8008434:	f001 f85a 	bl	80094ec <MX_I2C1_Init>
  MX_I2C2_Init();
 8008438:	f001 f886 	bl	8009548 <MX_I2C2_Init>
  MX_SPI1_Init();
 800843c:	f001 f8b2 	bl	80095a4 <MX_SPI1_Init>
  MX_TIM1_Init();
 8008440:	f001 f8e6 	bl	8009610 <MX_TIM1_Init>
  MX_TIM8_Init();
 8008444:	f001 fa0c 	bl	8009860 <MX_TIM8_Init>
  MX_TIM12_Init();
 8008448:	f001 fa62 	bl	8009910 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800844c:	f001 fab0 	bl	80099b0 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8008450:	f001 f99a 	bl	8009788 <MX_TIM6_Init>
  MX_TIM3_Init();
 8008454:	f001 f934 	bl	80096c0 <MX_TIM3_Init>
  MX_TIM7_Init();
 8008458:	f001 f9cc 	bl	80097f4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  All_init();
 800845c:	f7fe fa9a 	bl	8006994 <All_init>
  int16_t log_cmp;
  float log_buf;
  float velo_temp;
  float mm_buf;
  uint32_t end_log_adress;
  uint8_t buf = 0;
 8008460:	2300      	movs	r3, #0
 8008462:	73fb      	strb	r3, [r7, #15]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	switch(main_pattern) {
 8008464:	4ba5      	ldr	r3, [pc, #660]	; (80086fc <main+0x2e8>)
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	2b16      	cmp	r3, #22
 800846a:	f200 8687 	bhi.w	800917c <main+0xd68>
 800846e:	a201      	add	r2, pc, #4	; (adr r2, 8008474 <main+0x60>)
 8008470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008474:	080084d1 	.word	0x080084d1
 8008478:	0800917d 	.word	0x0800917d
 800847c:	0800917d 	.word	0x0800917d
 8008480:	0800917d 	.word	0x0800917d
 8008484:	0800917d 	.word	0x0800917d
 8008488:	0800917d 	.word	0x0800917d
 800848c:	0800917d 	.word	0x0800917d
 8008490:	0800917d 	.word	0x0800917d
 8008494:	0800917d 	.word	0x0800917d
 8008498:	0800917d 	.word	0x0800917d
 800849c:	080084d9 	.word	0x080084d9
 80084a0:	080084ff 	.word	0x080084ff
 80084a4:	08008631 	.word	0x08008631
 80084a8:	080087fb 	.word	0x080087fb
 80084ac:	0800887b 	.word	0x0800887b
 80084b0:	0800917d 	.word	0x0800917d
 80084b4:	0800917d 	.word	0x0800917d
 80084b8:	0800917d 	.word	0x0800917d
 80084bc:	0800917d 	.word	0x0800917d
 80084c0:	0800917d 	.word	0x0800917d
 80084c4:	080088fd 	.word	0x080088fd
 80084c8:	0800898b 	.word	0x0800898b
 80084cc:	080090fb 	.word	0x080090fb
			case 0:	//setup
				setup();
 80084d0:	f7ff fafc 	bl	8007acc <setup>
				break;
 80084d4:	f000 be5f 	b.w	8009196 <main+0xd82>
				if(mileage((float)enc_cnt) >= 300) {
					main_pattern++;
					timer = 0;
					target_vel = 0.0f;
				}*/
				maker_adress = start_adress_sector9;
 80084d8:	4b89      	ldr	r3, [pc, #548]	; (8008700 <main+0x2ec>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a89      	ldr	r2, [pc, #548]	; (8008704 <main+0x2f0>)
 80084de:	6013      	str	r3, [r2, #0]

				timer = 0;
 80084e0:	4b89      	ldr	r3, [pc, #548]	; (8008708 <main+0x2f4>)
 80084e2:	2200      	movs	r2, #0
 80084e4:	601a      	str	r2, [r3, #0]
				target_vel = 0.0f;
 80084e6:	4b89      	ldr	r3, [pc, #548]	; (800870c <main+0x2f8>)
 80084e8:	f04f 0200 	mov.w	r2, #0
 80084ec:	601a      	str	r2, [r3, #0]
				main_pattern++;
 80084ee:	4b83      	ldr	r3, [pc, #524]	; (80086fc <main+0x2e8>)
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	3301      	adds	r3, #1
 80084f4:	b2da      	uxtb	r2, r3
 80084f6:	4b81      	ldr	r3, [pc, #516]	; (80086fc <main+0x2e8>)
 80084f8:	701a      	strb	r2, [r3, #0]

				break;
 80084fa:	f000 be4c 	b.w	8009196 <main+0xd82>
			case 11:	//count down
				if(timer >= 0 && timer < 1000) ;
 80084fe:	4b82      	ldr	r3, [pc, #520]	; (8008708 <main+0x2f4>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	db05      	blt.n	8008512 <main+0xfe>
 8008506:	4b80      	ldr	r3, [pc, #512]	; (8008708 <main+0x2f4>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800850e:	f2c0 808d 	blt.w	800862c <main+0x218>
				else if(timer >= 1000 && timer < 2000) ;
 8008512:	4b7d      	ldr	r3, [pc, #500]	; (8008708 <main+0x2f4>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800851a:	db05      	blt.n	8008528 <main+0x114>
 800851c:	4b7a      	ldr	r3, [pc, #488]	; (8008708 <main+0x2f4>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008524:	f2c0 8082 	blt.w	800862c <main+0x218>
				else if(timer >= 2000 && timer < 3000) {
 8008528:	4b77      	ldr	r3, [pc, #476]	; (8008708 <main+0x2f4>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008530:	db0c      	blt.n	800854c <main+0x138>
 8008532:	4b75      	ldr	r3, [pc, #468]	; (8008708 <main+0x2f4>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800853a:	4293      	cmp	r3, r2
 800853c:	dc06      	bgt.n	800854c <main+0x138>
					calibration_flag = 1;
 800853e:	4b74      	ldr	r3, [pc, #464]	; (8008710 <main+0x2fc>)
 8008540:	2201      	movs	r2, #1
 8008542:	701a      	strb	r2, [r3, #0]
					led_pattern(2);
 8008544:	2002      	movs	r0, #2
 8008546:	f7fe fff3 	bl	8007530 <led_pattern>
 800854a:	e06f      	b.n	800862c <main+0x218>
				}
				else if(timer >= 3000 && timer < 4000) led_pattern(4);
 800854c:	4b6e      	ldr	r3, [pc, #440]	; (8008708 <main+0x2f4>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8008554:	4293      	cmp	r3, r2
 8008556:	dd08      	ble.n	800856a <main+0x156>
 8008558:	4b6b      	ldr	r3, [pc, #428]	; (8008708 <main+0x2f4>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8008560:	da03      	bge.n	800856a <main+0x156>
 8008562:	2004      	movs	r0, #4
 8008564:	f7fe ffe4 	bl	8007530 <led_pattern>
 8008568:	e060      	b.n	800862c <main+0x218>
				else if(timer >= 4000 && timer < 5000) {
 800856a:	4b67      	ldr	r3, [pc, #412]	; (8008708 <main+0x2f4>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8008572:	db0e      	blt.n	8008592 <main+0x17e>
 8008574:	4b64      	ldr	r3, [pc, #400]	; (8008708 <main+0x2f4>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f241 3287 	movw	r2, #4999	; 0x1387
 800857c:	4293      	cmp	r3, r2
 800857e:	dc08      	bgt.n	8008592 <main+0x17e>
					led_pattern(1);
 8008580:	2001      	movs	r0, #1
 8008582:	f7fe ffd5 	bl	8007530 <led_pattern>
					calibration_flag = 0;
 8008586:	4b62      	ldr	r3, [pc, #392]	; (8008710 <main+0x2fc>)
 8008588:	2200      	movs	r2, #0
 800858a:	701a      	strb	r2, [r3, #0]
					Calculation_offset_zg();
 800858c:	f7fe fd1c 	bl	8006fc8 <Calculation_offset_zg>
 8008590:	e04c      	b.n	800862c <main+0x218>
				}
				else if(timer >= 5000) {
 8008592:	4b5d      	ldr	r3, [pc, #372]	; (8008708 <main+0x2f4>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f241 3287 	movw	r2, #4999	; 0x1387
 800859a:	4293      	cmp	r3, r2
 800859c:	f340 85f1 	ble.w	8009182 <main+0xd6e>
					if (second_trace_flag == 0){
 80085a0:	4b5c      	ldr	r3, [pc, #368]	; (8008714 <main+0x300>)
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d126      	bne.n	80085f6 <main+0x1e2>
						if (velocity_pattern == 1) target_vel = 1000.0f;
 80085a8:	4b5b      	ldr	r3, [pc, #364]	; (8008718 <main+0x304>)
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d103      	bne.n	80085b8 <main+0x1a4>
 80085b0:	4b56      	ldr	r3, [pc, #344]	; (800870c <main+0x2f8>)
 80085b2:	4a5a      	ldr	r2, [pc, #360]	; (800871c <main+0x308>)
 80085b4:	601a      	str	r2, [r3, #0]
 80085b6:	e013      	b.n	80085e0 <main+0x1cc>
						else if (velocity_pattern == 2) target_vel = 1200.0f;
 80085b8:	4b57      	ldr	r3, [pc, #348]	; (8008718 <main+0x304>)
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d103      	bne.n	80085c8 <main+0x1b4>
 80085c0:	4b52      	ldr	r3, [pc, #328]	; (800870c <main+0x2f8>)
 80085c2:	4a57      	ldr	r2, [pc, #348]	; (8008720 <main+0x30c>)
 80085c4:	601a      	str	r2, [r3, #0]
 80085c6:	e00b      	b.n	80085e0 <main+0x1cc>
						else if (velocity_pattern == 3) target_vel = 1500.0f;
 80085c8:	4b53      	ldr	r3, [pc, #332]	; (8008718 <main+0x304>)
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	2b03      	cmp	r3, #3
 80085ce:	d103      	bne.n	80085d8 <main+0x1c4>
 80085d0:	4b4e      	ldr	r3, [pc, #312]	; (800870c <main+0x2f8>)
 80085d2:	4a54      	ldr	r2, [pc, #336]	; (8008724 <main+0x310>)
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	e003      	b.n	80085e0 <main+0x1cc>
						else target_vel = 0.0f;
 80085d8:	4b4c      	ldr	r3, [pc, #304]	; (800870c <main+0x2f8>)
 80085da:	f04f 0200 	mov.w	r2, #0
 80085de:	601a      	str	r2, [r3, #0]
						led_pattern(0);
 80085e0:	2000      	movs	r0, #0
 80085e2:	f7fe ffa5 	bl	8007530 <led_pattern>
						main_pattern++;
 80085e6:	4b45      	ldr	r3, [pc, #276]	; (80086fc <main+0x2e8>)
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	3301      	adds	r3, #1
 80085ec:	b2da      	uxtb	r2, r3
 80085ee:	4b43      	ldr	r3, [pc, #268]	; (80086fc <main+0x2e8>)
 80085f0:	701a      	strb	r2, [r3, #0]

						main_pattern++;
					}
				}

				break;
 80085f2:	f000 bdc6 	b.w	8009182 <main+0xd6e>
						if(second_trace_pattern == 1) target_vel = START_VELOCITY;
 80085f6:	4b4c      	ldr	r3, [pc, #304]	; (8008728 <main+0x314>)
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d103      	bne.n	8008606 <main+0x1f2>
 80085fe:	4b43      	ldr	r3, [pc, #268]	; (800870c <main+0x2f8>)
 8008600:	4a4a      	ldr	r2, [pc, #296]	; (800872c <main+0x318>)
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	e00a      	b.n	800861c <main+0x208>
						else if(second_trace_pattern == 2) target_vel = START_VELOCITY2;
 8008606:	4b48      	ldr	r3, [pc, #288]	; (8008728 <main+0x314>)
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	2b02      	cmp	r3, #2
 800860c:	d103      	bne.n	8008616 <main+0x202>
 800860e:	4b3f      	ldr	r3, [pc, #252]	; (800870c <main+0x2f8>)
 8008610:	4a47      	ldr	r2, [pc, #284]	; (8008730 <main+0x31c>)
 8008612:	601a      	str	r2, [r3, #0]
 8008614:	e002      	b.n	800861c <main+0x208>
						else target_vel = 1000.0f;
 8008616:	4b3d      	ldr	r3, [pc, #244]	; (800870c <main+0x2f8>)
 8008618:	4a40      	ldr	r2, [pc, #256]	; (800871c <main+0x308>)
 800861a:	601a      	str	r2, [r3, #0]
						main_pattern++;
 800861c:	4b37      	ldr	r3, [pc, #220]	; (80086fc <main+0x2e8>)
 800861e:	781b      	ldrb	r3, [r3, #0]
 8008620:	3301      	adds	r3, #1
 8008622:	b2da      	uxtb	r2, r3
 8008624:	4b35      	ldr	r3, [pc, #212]	; (80086fc <main+0x2e8>)
 8008626:	701a      	strb	r2, [r3, #0]
				break;
 8008628:	f000 bdab 	b.w	8009182 <main+0xd6e>
 800862c:	f000 bda9 	b.w	8009182 <main+0xd6e>
			case 12:	//start
				if(maker_check >= 8) {	//start_maker_check
 8008630:	4b40      	ldr	r3, [pc, #256]	; (8008734 <main+0x320>)
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	2b07      	cmp	r3, #7
 8008636:	f240 85a7 	bls.w	8009188 <main+0xd74>
				//if( 1 <= maker_check && maker_check <= 3) {	//start_maker_check
					enc_tim1_total = 0;
 800863a:	4a3f      	ldr	r2, [pc, #252]	; (8008738 <main+0x324>)
 800863c:	f04f 0300 	mov.w	r3, #0
 8008640:	f04f 0400 	mov.w	r4, #0
 8008644:	e9c2 3400 	strd	r3, r4, [r2]
					enc_tim8_total = 0;
 8008648:	4a3c      	ldr	r2, [pc, #240]	; (800873c <main+0x328>)
 800864a:	f04f 0300 	mov.w	r3, #0
 800864e:	f04f 0400 	mov.w	r4, #0
 8008652:	e9c2 3400 	strd	r3, r4, [r2]
					enc_tim_total = 0;
 8008656:	4a3a      	ldr	r2, [pc, #232]	; (8008740 <main+0x32c>)
 8008658:	f04f 0300 	mov.w	r3, #0
 800865c:	f04f 0400 	mov.w	r4, #0
 8008660:	e9c2 3400 	strd	r3, r4, [r2]
					mm_total = 0;
 8008664:	4b37      	ldr	r3, [pc, #220]	; (8008744 <main+0x330>)
 8008666:	f04f 0200 	mov.w	r2, #0
 800866a:	601a      	str	r2, [r3, #0]
					timer = 0;
 800866c:	4b26      	ldr	r3, [pc, #152]	; (8008708 <main+0x2f4>)
 800866e:	2200      	movs	r2, #0
 8008670:	601a      	str	r2, [r3, #0]
					main_pattern = 13;
 8008672:	4b22      	ldr	r3, [pc, #136]	; (80086fc <main+0x2e8>)
 8008674:	220d      	movs	r2, #13
 8008676:	701a      	strb	r2, [r3, #0]
					enc_tim1_cnt_10ms = 0;
 8008678:	4b33      	ldr	r3, [pc, #204]	; (8008748 <main+0x334>)
 800867a:	2200      	movs	r2, #0
 800867c:	601a      	str	r2, [r3, #0]
					enc_tim8_cnt_10ms = 0;
 800867e:	4b33      	ldr	r3, [pc, #204]	; (800874c <main+0x338>)
 8008680:	2200      	movs	r2, #0
 8008682:	601a      	str	r2, [r3, #0]
					log_adress = start_adress_sector7;
 8008684:	4b32      	ldr	r3, [pc, #200]	; (8008750 <main+0x33c>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a32      	ldr	r2, [pc, #200]	; (8008754 <main+0x340>)
 800868a:	6013      	str	r3, [r2, #0]
					led_pattern(6);
 800868c:	2006      	movs	r0, #6
 800868e:	f7fe ff4f 	bl	8007530 <led_pattern>

					if( second_trace_flag == 0 ) flash_flag = 1;
 8008692:	4b20      	ldr	r3, [pc, #128]	; (8008714 <main+0x300>)
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d102      	bne.n	80086a0 <main+0x28c>
 800869a:	4b2f      	ldr	r3, [pc, #188]	; (8008758 <main+0x344>)
 800869c:	2201      	movs	r2, #1
 800869e:	701a      	strb	r2, [r3, #0]
					if( second_trace_flag == 1 ) {
 80086a0:	4b1c      	ldr	r3, [pc, #112]	; (8008714 <main+0x300>)
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	f040 856f 	bne.w	8009188 <main+0xd74>
						if(second_trace_pattern == 2)plan_velo_adress = start_adress_sector11;
 80086aa:	4b1f      	ldr	r3, [pc, #124]	; (8008728 <main+0x314>)
 80086ac:	781b      	ldrb	r3, [r3, #0]
 80086ae:	2b02      	cmp	r3, #2
 80086b0:	d104      	bne.n	80086bc <main+0x2a8>
 80086b2:	4b2a      	ldr	r3, [pc, #168]	; (800875c <main+0x348>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a2a      	ldr	r2, [pc, #168]	; (8008760 <main+0x34c>)
 80086b8:	6013      	str	r3, [r2, #0]
 80086ba:	e003      	b.n	80086c4 <main+0x2b0>
						else plan_velo_adress = start_adress_sector10;
 80086bc:	4b29      	ldr	r3, [pc, #164]	; (8008764 <main+0x350>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a27      	ldr	r2, [pc, #156]	; (8008760 <main+0x34c>)
 80086c2:	6013      	str	r3, [r2, #0]

						target_vel = *(float*)plan_velo_adress;
 80086c4:	4b26      	ldr	r3, [pc, #152]	; (8008760 <main+0x34c>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a10      	ldr	r2, [pc, #64]	; (800870c <main+0x2f8>)
 80086cc:	6013      	str	r3, [r2, #0]
						plan_velo_adress += 0x04;
 80086ce:	4b24      	ldr	r3, [pc, #144]	; (8008760 <main+0x34c>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	3304      	adds	r3, #4
 80086d4:	4a22      	ldr	r2, [pc, #136]	; (8008760 <main+0x34c>)
 80086d6:	6013      	str	r3, [r2, #0]
						log_adress += 0x04;
 80086d8:	4b1e      	ldr	r3, [pc, #120]	; (8008754 <main+0x340>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	3304      	adds	r3, #4
 80086de:	4a1d      	ldr	r2, [pc, #116]	; (8008754 <main+0x340>)
 80086e0:	6013      	str	r3, [r2, #0]
						mm_total = *(float*)log_adress;
 80086e2:	4b1c      	ldr	r3, [pc, #112]	; (8008754 <main+0x340>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a16      	ldr	r2, [pc, #88]	; (8008744 <main+0x330>)
 80086ea:	6013      	str	r3, [r2, #0]
						log_adress += 0x08;
 80086ec:	4b19      	ldr	r3, [pc, #100]	; (8008754 <main+0x340>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	3308      	adds	r3, #8
 80086f2:	4a18      	ldr	r2, [pc, #96]	; (8008754 <main+0x340>)
 80086f4:	6013      	str	r3, [r2, #0]
						lcd_printf("%f",mm_total);
						lcd_locate(0,1);
						lcd_printf("%f",target_vel);*/
					}
				}
				break;
 80086f6:	f000 bd47 	b.w	8009188 <main+0xd74>
 80086fa:	bf00      	nop
 80086fc:	20000231 	.word	0x20000231
 8008700:	0800db54 	.word	0x0800db54
 8008704:	200002e8 	.word	0x200002e8
 8008708:	20000240 	.word	0x20000240
 800870c:	2000032c 	.word	0x2000032c
 8008710:	20000247 	.word	0x20000247
 8008714:	20000254 	.word	0x20000254
 8008718:	20000245 	.word	0x20000245
 800871c:	447a0000 	.word	0x447a0000
 8008720:	44960000 	.word	0x44960000
 8008724:	44bb8000 	.word	0x44bb8000
 8008728:	200002c1 	.word	0x200002c1
 800872c:	44898000 	.word	0x44898000
 8008730:	44a28000 	.word	0x44a28000
 8008734:	20000330 	.word	0x20000330
 8008738:	2000bec8 	.word	0x2000bec8
 800873c:	200002c8 	.word	0x200002c8
 8008740:	2000bee0 	.word	0x2000bee0
 8008744:	20000258 	.word	0x20000258
 8008748:	2000beec 	.word	0x2000beec
 800874c:	200002f0 	.word	0x200002f0
 8008750:	0800db50 	.word	0x0800db50
 8008754:	200002dc 	.word	0x200002dc
 8008758:	20000246 	.word	0x20000246
 800875c:	0800db5c 	.word	0x0800db5c
 8008760:	2000beb4 	.word	0x2000beb4
 8008764:	0800db58 	.word	0x0800db58
			case 13:	//running
				while( ( mm_total <= mileage((float)enc_tim_total)) && second_trace_flag == 1 ) {
					if(isnan(*(float*)log_adress) != 0) {
 8008768:	4bac      	ldr	r3, [pc, #688]	; (8008a1c <main+0x608>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	edd3 7a00 	vldr	s15, [r3]
 8008770:	eef4 7a67 	vcmp.f32	s15, s15
 8008774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008778:	d70d      	bvc.n	8008796 <main+0x382>
						led_pattern(7);
 800877a:	2007      	movs	r0, #7
 800877c:	f7fe fed8 	bl	8007530 <led_pattern>
						enc_cnt = 0;
 8008780:	4aa7      	ldr	r2, [pc, #668]	; (8008a20 <main+0x60c>)
 8008782:	f04f 0300 	mov.w	r3, #0
 8008786:	f04f 0400 	mov.w	r4, #0
 800878a:	e9c2 3400 	strd	r3, r4, [r2]
						main_pattern = 14;
 800878e:	4ba5      	ldr	r3, [pc, #660]	; (8008a24 <main+0x610>)
 8008790:	220e      	movs	r2, #14
 8008792:	701a      	strb	r2, [r3, #0]
						break;
 8008794:	e04b      	b.n	800882e <main+0x41a>
					}
					else mm_total += *(float*)log_adress;
 8008796:	4ba1      	ldr	r3, [pc, #644]	; (8008a1c <main+0x608>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	ed93 7a00 	vldr	s14, [r3]
 800879e:	4ba2      	ldr	r3, [pc, #648]	; (8008a28 <main+0x614>)
 80087a0:	edd3 7a00 	vldr	s15, [r3]
 80087a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087a8:	4b9f      	ldr	r3, [pc, #636]	; (8008a28 <main+0x614>)
 80087aa:	edc3 7a00 	vstr	s15, [r3]

					if(isnan(*(float*)plan_velo_adress) != 0) {
 80087ae:	4b9f      	ldr	r3, [pc, #636]	; (8008a2c <main+0x618>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	edd3 7a00 	vldr	s15, [r3]
 80087b6:	eef4 7a67 	vcmp.f32	s15, s15
 80087ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087be:	d70d      	bvc.n	80087dc <main+0x3c8>
						led_pattern(7);
 80087c0:	2007      	movs	r0, #7
 80087c2:	f7fe feb5 	bl	8007530 <led_pattern>
						enc_cnt = 0;
 80087c6:	4a96      	ldr	r2, [pc, #600]	; (8008a20 <main+0x60c>)
 80087c8:	f04f 0300 	mov.w	r3, #0
 80087cc:	f04f 0400 	mov.w	r4, #0
 80087d0:	e9c2 3400 	strd	r3, r4, [r2]
						main_pattern = 14;
 80087d4:	4b93      	ldr	r3, [pc, #588]	; (8008a24 <main+0x610>)
 80087d6:	220e      	movs	r2, #14
 80087d8:	701a      	strb	r2, [r3, #0]
						break;
 80087da:	e028      	b.n	800882e <main+0x41a>
					}
					else target_vel = *(float*)plan_velo_adress;
 80087dc:	4b93      	ldr	r3, [pc, #588]	; (8008a2c <main+0x618>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a93      	ldr	r2, [pc, #588]	; (8008a30 <main+0x61c>)
 80087e4:	6013      	str	r3, [r2, #0]

					plan_velo_adress += 0x04;
 80087e6:	4b91      	ldr	r3, [pc, #580]	; (8008a2c <main+0x618>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3304      	adds	r3, #4
 80087ec:	4a8f      	ldr	r2, [pc, #572]	; (8008a2c <main+0x618>)
 80087ee:	6013      	str	r3, [r2, #0]
					log_adress += 0x08;
 80087f0:	4b8a      	ldr	r3, [pc, #552]	; (8008a1c <main+0x608>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3308      	adds	r3, #8
 80087f6:	4a89      	ldr	r2, [pc, #548]	; (8008a1c <main+0x608>)
 80087f8:	6013      	str	r3, [r2, #0]
				while( ( mm_total <= mileage((float)enc_tim_total)) && second_trace_flag == 1 ) {
 80087fa:	4b8e      	ldr	r3, [pc, #568]	; (8008a34 <main+0x620>)
 80087fc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008800:	4618      	mov	r0, r3
 8008802:	4621      	mov	r1, r4
 8008804:	f7f8 faf0 	bl	8000de8 <__aeabi_l2f>
 8008808:	4603      	mov	r3, r0
 800880a:	ee00 3a10 	vmov	s0, r3
 800880e:	f7ff f8e7 	bl	80079e0 <mileage>
 8008812:	eeb0 7a40 	vmov.f32	s14, s0
 8008816:	4b84      	ldr	r3, [pc, #528]	; (8008a28 <main+0x614>)
 8008818:	edd3 7a00 	vldr	s15, [r3]
 800881c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008824:	db03      	blt.n	800882e <main+0x41a>
 8008826:	4b84      	ldr	r3, [pc, #528]	; (8008a38 <main+0x624>)
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d09c      	beq.n	8008768 <main+0x354>
				else if(target_vel >= 2000 && target_vel < 2500 ) led_pattern(4);
				else if(target_vel >= 2500 && target_vel < 3000 ) led_pattern(3);
				else if(target_vel >= 3000 && target_vel < 3500 ) led_pattern(2);
				else if(target_vel >= 3500 ) led_pattern(1);*/

				if(maker_check >= 8 && timer >= 1000) { //goal_maler_check
 800882e:	4b83      	ldr	r3, [pc, #524]	; (8008a3c <main+0x628>)
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	2b07      	cmp	r3, #7
 8008834:	f240 84ab 	bls.w	800918e <main+0xd7a>
 8008838:	4b81      	ldr	r3, [pc, #516]	; (8008a40 <main+0x62c>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008840:	f2c0 84a5 	blt.w	800918e <main+0xd7a>
						tim_buf = timer;
						led_pattern(4);
						enc_cnt = 0;
						main_pattern = 14;
					}*/
					flash_flag = 0;
 8008844:	4b7f      	ldr	r3, [pc, #508]	; (8008a44 <main+0x630>)
 8008846:	2200      	movs	r2, #0
 8008848:	701a      	strb	r2, [r3, #0]
					tim_buf = timer;
 800884a:	4b7d      	ldr	r3, [pc, #500]	; (8008a40 <main+0x62c>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	61fb      	str	r3, [r7, #28]
					led_pattern(4);
 8008850:	2004      	movs	r0, #4
 8008852:	f7fe fe6d 	bl	8007530 <led_pattern>
					enc_cnt = 0;
 8008856:	4a72      	ldr	r2, [pc, #456]	; (8008a20 <main+0x60c>)
 8008858:	f04f 0300 	mov.w	r3, #0
 800885c:	f04f 0400 	mov.w	r4, #0
 8008860:	e9c2 3400 	strd	r3, r4, [r2]
					main_pattern++;
 8008864:	4b6f      	ldr	r3, [pc, #444]	; (8008a24 <main+0x610>)
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	3301      	adds	r3, #1
 800886a:	b2da      	uxtb	r2, r3
 800886c:	4b6d      	ldr	r3, [pc, #436]	; (8008a24 <main+0x610>)
 800886e:	701a      	strb	r2, [r3, #0]
					timer = 0;
 8008870:	4b73      	ldr	r3, [pc, #460]	; (8008a40 <main+0x62c>)
 8008872:	2200      	movs	r2, #0
 8008874:	601a      	str	r2, [r3, #0]
				}

				break;
 8008876:	f000 bc8a 	b.w	800918e <main+0xd7a>
			case 14:	//goal
				led_pattern(7);
 800887a:	2007      	movs	r0, #7
 800887c:	f7fe fe58 	bl	8007530 <led_pattern>
				//target_vel = END_VELOCITY;
				if(second_trace_pattern == 1) target_vel = END_VELOCITY;
 8008880:	4b71      	ldr	r3, [pc, #452]	; (8008a48 <main+0x634>)
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d103      	bne.n	8008890 <main+0x47c>
 8008888:	4b69      	ldr	r3, [pc, #420]	; (8008a30 <main+0x61c>)
 800888a:	4a70      	ldr	r2, [pc, #448]	; (8008a4c <main+0x638>)
 800888c:	601a      	str	r2, [r3, #0]
 800888e:	e00a      	b.n	80088a6 <main+0x492>
				else if(second_trace_pattern == 2) target_vel = END_VELOCITY2;
 8008890:	4b6d      	ldr	r3, [pc, #436]	; (8008a48 <main+0x634>)
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	2b02      	cmp	r3, #2
 8008896:	d103      	bne.n	80088a0 <main+0x48c>
 8008898:	4b65      	ldr	r3, [pc, #404]	; (8008a30 <main+0x61c>)
 800889a:	4a6d      	ldr	r2, [pc, #436]	; (8008a50 <main+0x63c>)
 800889c:	601a      	str	r2, [r3, #0]
 800889e:	e002      	b.n	80088a6 <main+0x492>
				else target_vel = 1000.0f;
 80088a0:	4b63      	ldr	r3, [pc, #396]	; (8008a30 <main+0x61c>)
 80088a2:	4a6a      	ldr	r2, [pc, #424]	; (8008a4c <main+0x638>)
 80088a4:	601a      	str	r2, [r3, #0]

				if (mileage((float)enc_cnt) >= 400) {
 80088a6:	4b5e      	ldr	r3, [pc, #376]	; (8008a20 <main+0x60c>)
 80088a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80088ac:	4618      	mov	r0, r3
 80088ae:	4621      	mov	r1, r4
 80088b0:	f7f8 fa9a 	bl	8000de8 <__aeabi_l2f>
 80088b4:	4603      	mov	r3, r0
 80088b6:	ee00 3a10 	vmov	s0, r3
 80088ba:	f7ff f891 	bl	80079e0 <mileage>
 80088be:	eeb0 7a40 	vmov.f32	s14, s0
 80088c2:	eddf 7a64 	vldr	s15, [pc, #400]	; 8008a54 <main+0x640>
 80088c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80088ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ce:	da01      	bge.n	80088d4 <main+0x4c0>
					__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
					__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
					led_pattern(7);
					main_pattern = 20;
				}
				break;
 80088d0:	f000 bc61 	b.w	8009196 <main+0xd82>
					target_vel = 0.0f;
 80088d4:	4b56      	ldr	r3, [pc, #344]	; (8008a30 <main+0x61c>)
 80088d6:	f04f 0200 	mov.w	r2, #0
 80088da:	601a      	str	r2, [r3, #0]
					__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 80088dc:	4b5e      	ldr	r3, [pc, #376]	; (8008a58 <main+0x644>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2200      	movs	r2, #0
 80088e2:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 80088e4:	4b5c      	ldr	r3, [pc, #368]	; (8008a58 <main+0x644>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2200      	movs	r2, #0
 80088ea:	639a      	str	r2, [r3, #56]	; 0x38
					led_pattern(7);
 80088ec:	2007      	movs	r0, #7
 80088ee:	f7fe fe1f 	bl	8007530 <led_pattern>
					main_pattern = 20;
 80088f2:	4b4c      	ldr	r3, [pc, #304]	; (8008a24 <main+0x610>)
 80088f4:	2214      	movs	r2, #20
 80088f6:	701a      	strb	r2, [r3, #0]
				break;
 80088f8:	f000 bc4d 	b.w	8009196 <main+0xd82>
			case 20:
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 80088fc:	4b56      	ldr	r3, [pc, #344]	; (8008a58 <main+0x644>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2200      	movs	r2, #0
 8008902:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 8008904:	4b54      	ldr	r3, [pc, #336]	; (8008a58 <main+0x644>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2200      	movs	r2, #0
 800890a:	639a      	str	r2, [r3, #56]	; 0x38
				lcd_locate(0,0);
 800890c:	2100      	movs	r1, #0
 800890e:	2000      	movs	r0, #0
 8008910:	f7fd fc4c 	bl	80061ac <lcd_locate>
				lcd_printf("%8d",tim_buf);
 8008914:	69f9      	ldr	r1, [r7, #28]
 8008916:	4851      	ldr	r0, [pc, #324]	; (8008a5c <main+0x648>)
 8008918:	f7fd fc72 	bl	8006200 <lcd_printf>
				lcd_locate(0,1);
 800891c:	2101      	movs	r1, #1
 800891e:	2000      	movs	r0, #0
 8008920:	f7fd fc44 	bl	80061ac <lcd_locate>
				lcd_printf("%f",mileage((float)(enc_tim1_total + enc_tim8_total) / 2.0f));
 8008924:	4b4e      	ldr	r3, [pc, #312]	; (8008a60 <main+0x64c>)
 8008926:	e9d3 1200 	ldrd	r1, r2, [r3]
 800892a:	4b4e      	ldr	r3, [pc, #312]	; (8008a64 <main+0x650>)
 800892c:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8008930:	eb1b 0301 	adds.w	r3, fp, r1
 8008934:	eb4c 0402 	adc.w	r4, ip, r2
 8008938:	4618      	mov	r0, r3
 800893a:	4621      	mov	r1, r4
 800893c:	f7f8 fa54 	bl	8000de8 <__aeabi_l2f>
 8008940:	ee06 0a90 	vmov	s13, r0
 8008944:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8008948:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800894c:	eeb0 0a47 	vmov.f32	s0, s14
 8008950:	f7ff f846 	bl	80079e0 <mileage>
 8008954:	ee10 3a10 	vmov	r3, s0
 8008958:	4618      	mov	r0, r3
 800895a:	f7f7 fdf5 	bl	8000548 <__aeabi_f2d>
 800895e:	4603      	mov	r3, r0
 8008960:	460c      	mov	r4, r1
 8008962:	461a      	mov	r2, r3
 8008964:	4623      	mov	r3, r4
 8008966:	4840      	ldr	r0, [pc, #256]	; (8008a68 <main+0x654>)
 8008968:	f7fd fc4a 	bl	8006200 <lcd_printf>
				if( second_trace_flag == 0 ) main_pattern++;
 800896c:	4b32      	ldr	r3, [pc, #200]	; (8008a38 <main+0x624>)
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d105      	bne.n	8008980 <main+0x56c>
 8008974:	4b2b      	ldr	r3, [pc, #172]	; (8008a24 <main+0x610>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	3301      	adds	r3, #1
 800897a:	b2da      	uxtb	r2, r3
 800897c:	4b29      	ldr	r3, [pc, #164]	; (8008a24 <main+0x610>)
 800897e:	701a      	strb	r2, [r3, #0]
				end_log_adress = log_adress;
 8008980:	4b26      	ldr	r3, [pc, #152]	; (8008a1c <main+0x608>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	613b      	str	r3, [r7, #16]
				break;
 8008986:	f000 bc06 	b.w	8009196 <main+0xd82>
			case 21:	// goal????
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 800898a:	4b33      	ldr	r3, [pc, #204]	; (8008a58 <main+0x644>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2200      	movs	r2, #0
 8008990:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 8008992:	4b31      	ldr	r3, [pc, #196]	; (8008a58 <main+0x644>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2200      	movs	r2, #0
 8008998:	639a      	str	r2, [r3, #56]	; 0x38
				led_pattern(1);
 800899a:	2001      	movs	r0, #1
 800899c:	f7fe fdc8 	bl	8007530 <led_pattern>

				//memcpy(PlanVelo2,PlanVelo,log_array);
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++){
 80089a0:	2300      	movs	r3, #0
 80089a2:	837b      	strh	r3, [r7, #26]
 80089a4:	e011      	b.n	80089ca <main+0x5b6>
					PlanVelo2[log_cmp] = PlanVelo[log_cmp];
 80089a6:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80089aa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80089ae:	492f      	ldr	r1, [pc, #188]	; (8008a6c <main+0x658>)
 80089b0:	0092      	lsls	r2, r2, #2
 80089b2:	440a      	add	r2, r1
 80089b4:	6812      	ldr	r2, [r2, #0]
 80089b6:	492e      	ldr	r1, [pc, #184]	; (8008a70 <main+0x65c>)
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	440b      	add	r3, r1
 80089bc:	601a      	str	r2, [r3, #0]
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++){
 80089be:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	3301      	adds	r3, #1
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	837b      	strh	r3, [r7, #26]
 80089ca:	4b2a      	ldr	r3, [pc, #168]	; (8008a74 <main+0x660>)
 80089cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089d0:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	dbe6      	blt.n	80089a6 <main+0x592>
				}

				// for?????????????()?????????????????????
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 80089d8:	2300      	movs	r3, #0
 80089da:	837b      	strh	r3, [r7, #26]
 80089dc:	e070      	b.n	8008ac0 <main+0x6ac>
					log_buf = PlanVelo[log_cmp];
 80089de:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80089e2:	4a22      	ldr	r2, [pc, #136]	; (8008a6c <main+0x658>)
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	4413      	add	r3, r2
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	60bb      	str	r3, [r7, #8]
					spline_temp = Velo_Spline_Curve(log_buf);
 80089ec:	ed97 0a02 	vldr	s0, [r7, #8]
 80089f0:	f7fe fb06 	bl	8007000 <Velo_Spline_Curve>
 80089f4:	ed87 0a01 	vstr	s0, [r7, #4]
					if(spline_temp >= MAX_VELOCITY) PlanVelo[log_cmp] = MAX_VELOCITY;
 80089f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80089fc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8008a78 <main+0x664>
 8008a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a08:	db3c      	blt.n	8008a84 <main+0x670>
 8008a0a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008a0e:	4a17      	ldr	r2, [pc, #92]	; (8008a6c <main+0x658>)
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4413      	add	r3, r2
 8008a14:	4a19      	ldr	r2, [pc, #100]	; (8008a7c <main+0x668>)
 8008a16:	601a      	str	r2, [r3, #0]
 8008a18:	e04c      	b.n	8008ab4 <main+0x6a0>
 8008a1a:	bf00      	nop
 8008a1c:	200002dc 	.word	0x200002dc
 8008a20:	200002b0 	.word	0x200002b0
 8008a24:	20000231 	.word	0x20000231
 8008a28:	20000258 	.word	0x20000258
 8008a2c:	2000beb4 	.word	0x2000beb4
 8008a30:	2000032c 	.word	0x2000032c
 8008a34:	2000bee0 	.word	0x2000bee0
 8008a38:	20000254 	.word	0x20000254
 8008a3c:	20000330 	.word	0x20000330
 8008a40:	20000240 	.word	0x20000240
 8008a44:	20000246 	.word	0x20000246
 8008a48:	200002c1 	.word	0x200002c1
 8008a4c:	447a0000 	.word	0x447a0000
 8008a50:	44af0000 	.word	0x44af0000
 8008a54:	43c80000 	.word	0x43c80000
 8008a58:	2000c1d8 	.word	0x2000c1d8
 8008a5c:	0800db34 	.word	0x0800db34
 8008a60:	2000bec8 	.word	0x2000bec8
 8008a64:	200002c8 	.word	0x200002c8
 8008a68:	0800db38 	.word	0x0800db38
 8008a6c:	20000334 	.word	0x20000334
 8008a70:	200060f4 	.word	0x200060f4
 8008a74:	20000252 	.word	0x20000252
 8008a78:	45bb8000 	.word	0x45bb8000
 8008a7c:	45bb8000 	.word	0x45bb8000
 8008a80:	44898000 	.word	0x44898000
					else if(spline_temp < MIN_VELOCITY) PlanVelo[log_cmp] = MIN_VELOCITY;
 8008a84:	edd7 7a01 	vldr	s15, [r7, #4]
 8008a88:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8008a80 <main+0x66c>
 8008a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a94:	d507      	bpl.n	8008aa6 <main+0x692>
 8008a96:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008a9a:	4aa1      	ldr	r2, [pc, #644]	; (8008d20 <main+0x90c>)
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4413      	add	r3, r2
 8008aa0:	4aa0      	ldr	r2, [pc, #640]	; (8008d24 <main+0x910>)
 8008aa2:	601a      	str	r2, [r3, #0]
 8008aa4:	e006      	b.n	8008ab4 <main+0x6a0>
					else PlanVelo[log_cmp] = spline_temp;
 8008aa6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008aaa:	4a9d      	ldr	r2, [pc, #628]	; (8008d20 <main+0x90c>)
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	4413      	add	r3, r2
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	601a      	str	r2, [r3, #0]
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 8008ab4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	3301      	adds	r3, #1
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	837b      	strh	r3, [r7, #26]
 8008ac0:	4b99      	ldr	r3, [pc, #612]	; (8008d28 <main+0x914>)
 8008ac2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ac6:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	db87      	blt.n	80089de <main+0x5ca>
				}

				// for?????????????()?????????????????????
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 8008ace:	2300      	movs	r3, #0
 8008ad0:	837b      	strh	r3, [r7, #26]
 8008ad2:	e03b      	b.n	8008b4c <main+0x738>
					log_buf = PlanVelo2[log_cmp];
 8008ad4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008ad8:	4a94      	ldr	r2, [pc, #592]	; (8008d2c <main+0x918>)
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	4413      	add	r3, r2
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	60bb      	str	r3, [r7, #8]
					spline_temp = Velo_Spline_Curve(log_buf);
 8008ae2:	ed97 0a02 	vldr	s0, [r7, #8]
 8008ae6:	f7fe fa8b 	bl	8007000 <Velo_Spline_Curve>
 8008aea:	ed87 0a01 	vstr	s0, [r7, #4]
					if(spline_temp >= MAX_VELOCITY2) PlanVelo2[log_cmp] = MAX_VELOCITY2;
 8008aee:	edd7 7a01 	vldr	s15, [r7, #4]
 8008af2:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8008d30 <main+0x91c>
 8008af6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008afe:	db07      	blt.n	8008b10 <main+0x6fc>
 8008b00:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008b04:	4a89      	ldr	r2, [pc, #548]	; (8008d2c <main+0x918>)
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	4413      	add	r3, r2
 8008b0a:	4a8a      	ldr	r2, [pc, #552]	; (8008d34 <main+0x920>)
 8008b0c:	601a      	str	r2, [r3, #0]
 8008b0e:	e017      	b.n	8008b40 <main+0x72c>
					else if(spline_temp < MIN_VELOCITY2) PlanVelo2[log_cmp] = MIN_VELOCITY2;
 8008b10:	edd7 7a01 	vldr	s15, [r7, #4]
 8008b14:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8008d38 <main+0x924>
 8008b18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b20:	d507      	bpl.n	8008b32 <main+0x71e>
 8008b22:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008b26:	4a81      	ldr	r2, [pc, #516]	; (8008d2c <main+0x918>)
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	4413      	add	r3, r2
 8008b2c:	4a83      	ldr	r2, [pc, #524]	; (8008d3c <main+0x928>)
 8008b2e:	601a      	str	r2, [r3, #0]
 8008b30:	e006      	b.n	8008b40 <main+0x72c>
					else PlanVelo2[log_cmp] = spline_temp;
 8008b32:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008b36:	4a7d      	ldr	r2, [pc, #500]	; (8008d2c <main+0x918>)
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	4413      	add	r3, r2
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	601a      	str	r2, [r3, #0]
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 8008b40:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	3301      	adds	r3, #1
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	837b      	strh	r3, [r7, #26]
 8008b4c:	4b76      	ldr	r3, [pc, #472]	; (8008d28 <main+0x914>)
 8008b4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b52:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	dbbc      	blt.n	8008ad4 <main+0x6c0>
				}

				// for???? ???????? ????
				log_adress = start_adress_sector7;
 8008b5a:	4b79      	ldr	r3, [pc, #484]	; (8008d40 <main+0x92c>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a79      	ldr	r2, [pc, #484]	; (8008d44 <main+0x930>)
 8008b60:	6013      	str	r3, [r2, #0]
				log_adress += 0x04;	//zgmm????????????????
 8008b62:	4b78      	ldr	r3, [pc, #480]	; (8008d44 <main+0x930>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	3304      	adds	r3, #4
 8008b68:	4a76      	ldr	r2, [pc, #472]	; (8008d44 <main+0x930>)
 8008b6a:	6013      	str	r3, [r2, #0]

				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	837b      	strh	r3, [r7, #26]
 8008b70:	e085      	b.n	8008c7e <main+0x86a>
					mm_buf = *(float*)log_adress;
 8008b72:	4b74      	ldr	r3, [pc, #464]	; (8008d44 <main+0x930>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	617b      	str	r3, [r7, #20]
					if(log_cmp == 0) {	// 1START_VELOCITY?
 8008b7a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d133      	bne.n	8008bea <main+0x7d6>
						if( PlanVelo[log_cmp] > sqrtf( 2.0f * ACCELERATION * mm_buf ) + START_VELOCITY ) PlanVelo[log_cmp] = sqrtf( 2.0f * ACCELERATION * mm_buf ) + START_VELOCITY;
 8008b82:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008b86:	4a66      	ldr	r2, [pc, #408]	; (8008d20 <main+0x90c>)
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	4413      	add	r3, r2
 8008b8c:	ed93 8a00 	vldr	s16, [r3]
 8008b90:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b94:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008b98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008b9c:	eeb0 0a67 	vmov.f32	s0, s15
 8008ba0:	f004 fb14 	bl	800d1cc <sqrtf>
 8008ba4:	eeb0 7a40 	vmov.f32	s14, s0
 8008ba8:	eddf 7a67 	vldr	s15, [pc, #412]	; 8008d48 <main+0x934>
 8008bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bb0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bb8:	dd56      	ble.n	8008c68 <main+0x854>
 8008bba:	edd7 7a05 	vldr	s15, [r7, #20]
 8008bbe:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008bc6:	eeb0 0a67 	vmov.f32	s0, s15
 8008bca:	f004 faff 	bl	800d1cc <sqrtf>
 8008bce:	eeb0 7a40 	vmov.f32	s14, s0
 8008bd2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008bd6:	eddf 7a5c 	vldr	s15, [pc, #368]	; 8008d48 <main+0x934>
 8008bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bde:	4a50      	ldr	r2, [pc, #320]	; (8008d20 <main+0x90c>)
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	4413      	add	r3, r2
 8008be4:	edc3 7a00 	vstr	s15, [r3]
 8008be8:	e03e      	b.n	8008c68 <main+0x854>
					}
					else {	// 1?
						if( PlanVelo[log_cmp] > sqrtf( 2.0f * ACCELERATION * mm_buf ) + PlanVelo[log_cmp - 1] ) PlanVelo[log_cmp] = sqrtf( 2.0f * ACCELERATION * mm_buf ) + PlanVelo[log_cmp - 1];
 8008bea:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008bee:	4a4c      	ldr	r2, [pc, #304]	; (8008d20 <main+0x90c>)
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	4413      	add	r3, r2
 8008bf4:	ed93 8a00 	vldr	s16, [r3]
 8008bf8:	edd7 7a05 	vldr	s15, [r7, #20]
 8008bfc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008c00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c04:	eeb0 0a67 	vmov.f32	s0, s15
 8008c08:	f004 fae0 	bl	800d1cc <sqrtf>
 8008c0c:	eeb0 7a40 	vmov.f32	s14, s0
 8008c10:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008c14:	3b01      	subs	r3, #1
 8008c16:	4a42      	ldr	r2, [pc, #264]	; (8008d20 <main+0x90c>)
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	4413      	add	r3, r2
 8008c1c:	edd3 7a00 	vldr	s15, [r3]
 8008c20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c24:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c2c:	dd1c      	ble.n	8008c68 <main+0x854>
 8008c2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008c32:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008c36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8008c3e:	f004 fac5 	bl	800d1cc <sqrtf>
 8008c42:	eeb0 7a40 	vmov.f32	s14, s0
 8008c46:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	4a34      	ldr	r2, [pc, #208]	; (8008d20 <main+0x90c>)
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	edd3 7a00 	vldr	s15, [r3]
 8008c56:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008c5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c5e:	4a30      	ldr	r2, [pc, #192]	; (8008d20 <main+0x90c>)
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	4413      	add	r3, r2
 8008c64:	edc3 7a00 	vstr	s15, [r3]
					}

					log_adress += 0x08;
 8008c68:	4b36      	ldr	r3, [pc, #216]	; (8008d44 <main+0x930>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	3308      	adds	r3, #8
 8008c6e:	4a35      	ldr	r2, [pc, #212]	; (8008d44 <main+0x930>)
 8008c70:	6013      	str	r3, [r2, #0]
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 8008c72:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	3301      	adds	r3, #1
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	837b      	strh	r3, [r7, #26]
 8008c7e:	4b2a      	ldr	r3, [pc, #168]	; (8008d28 <main+0x914>)
 8008c80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c84:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	f6ff af72 	blt.w	8008b72 <main+0x75e>

				}

				// for???? ???????? ????
				log_adress = start_adress_sector7;
 8008c8e:	4b2c      	ldr	r3, [pc, #176]	; (8008d40 <main+0x92c>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a2c      	ldr	r2, [pc, #176]	; (8008d44 <main+0x930>)
 8008c94:	6013      	str	r3, [r2, #0]
				log_adress += 0x04;	//zgmm????????????????
 8008c96:	4b2b      	ldr	r3, [pc, #172]	; (8008d44 <main+0x930>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	3304      	adds	r3, #4
 8008c9c:	4a29      	ldr	r2, [pc, #164]	; (8008d44 <main+0x930>)
 8008c9e:	6013      	str	r3, [r2, #0]

				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	837b      	strh	r3, [r7, #26]
 8008ca4:	e09e      	b.n	8008de4 <main+0x9d0>
					mm_buf = *(float*)log_adress;
 8008ca6:	4b27      	ldr	r3, [pc, #156]	; (8008d44 <main+0x930>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	617b      	str	r3, [r7, #20]
					if(log_cmp == 0) {	// 1START_VELOCITY?
 8008cae:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d14c      	bne.n	8008d50 <main+0x93c>
						if( PlanVelo2[log_cmp] > sqrtf( 2.0f * ACCELERATION2 * mm_buf ) + START_VELOCITY2 ) PlanVelo2[log_cmp] = sqrtf( 2.0f * ACCELERATION2 * mm_buf ) + START_VELOCITY2;
 8008cb6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008cba:	4a1c      	ldr	r2, [pc, #112]	; (8008d2c <main+0x918>)
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4413      	add	r3, r2
 8008cc0:	ed93 8a00 	vldr	s16, [r3]
 8008cc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8008cc8:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8008d4c <main+0x938>
 8008ccc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008cd0:	eeb0 0a67 	vmov.f32	s0, s15
 8008cd4:	f004 fa7a 	bl	800d1cc <sqrtf>
 8008cd8:	eeb0 7a40 	vmov.f32	s14, s0
 8008cdc:	eddf 7a16 	vldr	s15, [pc, #88]	; 8008d38 <main+0x924>
 8008ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ce4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cec:	dd6f      	ble.n	8008dce <main+0x9ba>
 8008cee:	edd7 7a05 	vldr	s15, [r7, #20]
 8008cf2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8008d4c <main+0x938>
 8008cf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8008cfe:	f004 fa65 	bl	800d1cc <sqrtf>
 8008d02:	eeb0 7a40 	vmov.f32	s14, s0
 8008d06:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008d0a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8008d38 <main+0x924>
 8008d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d12:	4a06      	ldr	r2, [pc, #24]	; (8008d2c <main+0x918>)
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	4413      	add	r3, r2
 8008d18:	edc3 7a00 	vstr	s15, [r3]
 8008d1c:	e057      	b.n	8008dce <main+0x9ba>
 8008d1e:	bf00      	nop
 8008d20:	20000334 	.word	0x20000334
 8008d24:	44898000 	.word	0x44898000
 8008d28:	20000252 	.word	0x20000252
 8008d2c:	200060f4 	.word	0x200060f4
 8008d30:	45dac000 	.word	0x45dac000
 8008d34:	45dac000 	.word	0x45dac000
 8008d38:	44a28000 	.word	0x44a28000
 8008d3c:	44a28000 	.word	0x44a28000
 8008d40:	0800db50 	.word	0x0800db50
 8008d44:	200002dc 	.word	0x200002dc
 8008d48:	44898000 	.word	0x44898000
 8008d4c:	42200000 	.word	0x42200000
					}
					else {	// 1?
						if( PlanVelo2[log_cmp] > sqrtf( 2.0f * ACCELERATION2 * mm_buf ) + PlanVelo2[log_cmp - 1] ) PlanVelo2[log_cmp] = sqrtf( 2.0f * ACCELERATION2 * mm_buf ) + PlanVelo2[log_cmp - 1];
 8008d50:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008d54:	4ab5      	ldr	r2, [pc, #724]	; (800902c <main+0xc18>)
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	4413      	add	r3, r2
 8008d5a:	ed93 8a00 	vldr	s16, [r3]
 8008d5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d62:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 8009030 <main+0xc1c>
 8008d66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008d6a:	eeb0 0a67 	vmov.f32	s0, s15
 8008d6e:	f004 fa2d 	bl	800d1cc <sqrtf>
 8008d72:	eeb0 7a40 	vmov.f32	s14, s0
 8008d76:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	4aab      	ldr	r2, [pc, #684]	; (800902c <main+0xc18>)
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	4413      	add	r3, r2
 8008d82:	edd3 7a00 	vldr	s15, [r3]
 8008d86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d8a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d92:	dd1c      	ble.n	8008dce <main+0x9ba>
 8008d94:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d98:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8009030 <main+0xc1c>
 8008d9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008da0:	eeb0 0a67 	vmov.f32	s0, s15
 8008da4:	f004 fa12 	bl	800d1cc <sqrtf>
 8008da8:	eeb0 7a40 	vmov.f32	s14, s0
 8008dac:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008db0:	3b01      	subs	r3, #1
 8008db2:	4a9e      	ldr	r2, [pc, #632]	; (800902c <main+0xc18>)
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	4413      	add	r3, r2
 8008db8:	edd3 7a00 	vldr	s15, [r3]
 8008dbc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008dc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008dc4:	4a99      	ldr	r2, [pc, #612]	; (800902c <main+0xc18>)
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	4413      	add	r3, r2
 8008dca:	edc3 7a00 	vstr	s15, [r3]
					}

					log_adress += 0x08;
 8008dce:	4b99      	ldr	r3, [pc, #612]	; (8009034 <main+0xc20>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3308      	adds	r3, #8
 8008dd4:	4a97      	ldr	r2, [pc, #604]	; (8009034 <main+0xc20>)
 8008dd6:	6013      	str	r3, [r2, #0]
				for(log_cmp = 0; log_cmp < log_array ;log_cmp++) {
 8008dd8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	3301      	adds	r3, #1
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	837b      	strh	r3, [r7, #26]
 8008de4:	4b94      	ldr	r3, [pc, #592]	; (8009038 <main+0xc24>)
 8008de6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008dea:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	f6ff af59 	blt.w	8008ca6 <main+0x892>

				}

				log_adress = end_log_adress;
 8008df4:	4a8f      	ldr	r2, [pc, #572]	; (8009034 <main+0xc20>)
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	6013      	str	r3, [r2, #0]
				log_adress -= 0x04;
 8008dfa:	4b8e      	ldr	r3, [pc, #568]	; (8009034 <main+0xc20>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	3b04      	subs	r3, #4
 8008e00:	4a8c      	ldr	r2, [pc, #560]	; (8009034 <main+0xc20>)
 8008e02:	6013      	str	r3, [r2, #0]

				// for???? ???????? ????
				for(log_cmp = log_array - 1; log_cmp >= 0 ;log_cmp--) {
 8008e04:	4b8c      	ldr	r3, [pc, #560]	; (8009038 <main+0xc24>)
 8008e06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	837b      	strh	r3, [r7, #26]
 8008e12:	e077      	b.n	8008f04 <main+0xaf0>

					if(log_cmp != log_array - 1) mm_buf = *(float*)log_adress;
 8008e14:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008e18:	4b87      	ldr	r3, [pc, #540]	; (8009038 <main+0xc24>)
 8008e1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d003      	beq.n	8008e2c <main+0xa18>
 8008e24:	4b83      	ldr	r3, [pc, #524]	; (8009034 <main+0xc20>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	617b      	str	r3, [r7, #20]

					if(log_cmp == log_array - 1) {	// goalEND_VELOCITY?
 8008e2c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008e30:	4b81      	ldr	r3, [pc, #516]	; (8009038 <main+0xc24>)
 8008e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e36:	3b01      	subs	r3, #1
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d119      	bne.n	8008e70 <main+0xa5c>
						if( END_VELOCITY < PlanVelo[log_cmp] - sqrtf( 2.0f * DECELERATION * END_DISTANCE ) ) PlanVelo[log_cmp] = END_VELOCITY + sqrtf( 2.0f * DECELERATION * END_DISTANCE ) ;
 8008e3c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008e40:	4a7e      	ldr	r2, [pc, #504]	; (800903c <main+0xc28>)
 8008e42:	009b      	lsls	r3, r3, #2
 8008e44:	4413      	add	r3, r2
 8008e46:	edd3 7a00 	vldr	s15, [r3]
 8008e4a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8009040 <main+0xc2c>
 8008e4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e52:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8009044 <main+0xc30>
 8008e56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e5e:	dd46      	ble.n	8008eee <main+0xada>
 8008e60:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008e64:	4a75      	ldr	r2, [pc, #468]	; (800903c <main+0xc28>)
 8008e66:	009b      	lsls	r3, r3, #2
 8008e68:	4413      	add	r3, r2
 8008e6a:	4a77      	ldr	r2, [pc, #476]	; (8009048 <main+0xc34>)
 8008e6c:	601a      	str	r2, [r3, #0]
 8008e6e:	e03e      	b.n	8008eee <main+0xada>
					}
					else{	// 1????????????
						if( PlanVelo[log_cmp + 1] < PlanVelo[log_cmp] - sqrtf( 2.0f * DECELERATION * mm_buf ) ) PlanVelo[log_cmp] = PlanVelo[log_cmp + 1] + sqrtf( 2.0f * DECELERATION * mm_buf );
 8008e70:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008e74:	3301      	adds	r3, #1
 8008e76:	4a71      	ldr	r2, [pc, #452]	; (800903c <main+0xc28>)
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	4413      	add	r3, r2
 8008e7c:	ed93 8a00 	vldr	s16, [r3]
 8008e80:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008e84:	4a6d      	ldr	r2, [pc, #436]	; (800903c <main+0xc28>)
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	4413      	add	r3, r2
 8008e8a:	edd3 8a00 	vldr	s17, [r3]
 8008e8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008e92:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008e96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8008e9e:	f004 f995 	bl	800d1cc <sqrtf>
 8008ea2:	eef0 7a40 	vmov.f32	s15, s0
 8008ea6:	ee78 7ae7 	vsub.f32	s15, s17, s15
 8008eaa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eb2:	d51c      	bpl.n	8008eee <main+0xada>
 8008eb4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	4a60      	ldr	r2, [pc, #384]	; (800903c <main+0xc28>)
 8008ebc:	009b      	lsls	r3, r3, #2
 8008ebe:	4413      	add	r3, r2
 8008ec0:	ed93 8a00 	vldr	s16, [r3]
 8008ec4:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ec8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008ecc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8008ed4:	f004 f97a 	bl	800d1cc <sqrtf>
 8008ed8:	eef0 7a40 	vmov.f32	s15, s0
 8008edc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008ee0:	ee78 7a27 	vadd.f32	s15, s16, s15
 8008ee4:	4a55      	ldr	r2, [pc, #340]	; (800903c <main+0xc28>)
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	4413      	add	r3, r2
 8008eea:	edc3 7a00 	vstr	s15, [r3]
					}

					log_adress -= 0x08;
 8008eee:	4b51      	ldr	r3, [pc, #324]	; (8009034 <main+0xc20>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	3b08      	subs	r3, #8
 8008ef4:	4a4f      	ldr	r2, [pc, #316]	; (8009034 <main+0xc20>)
 8008ef6:	6013      	str	r3, [r2, #0]
				for(log_cmp = log_array - 1; log_cmp >= 0 ;log_cmp--) {
 8008ef8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008efc:	b29b      	uxth	r3, r3
 8008efe:	3b01      	subs	r3, #1
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	837b      	strh	r3, [r7, #26]
 8008f04:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	da83      	bge.n	8008e14 <main+0xa00>
				}

				log_adress = end_log_adress;
 8008f0c:	4a49      	ldr	r2, [pc, #292]	; (8009034 <main+0xc20>)
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	6013      	str	r3, [r2, #0]
				log_adress -= 0x04;
 8008f12:	4b48      	ldr	r3, [pc, #288]	; (8009034 <main+0xc20>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	3b04      	subs	r3, #4
 8008f18:	4a46      	ldr	r2, [pc, #280]	; (8009034 <main+0xc20>)
 8008f1a:	6013      	str	r3, [r2, #0]

				// for???? ???????? ????
				for(log_cmp = log_array - 1; log_cmp >= 0 ;log_cmp--) {
 8008f1c:	4b46      	ldr	r3, [pc, #280]	; (8009038 <main+0xc24>)
 8008f1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	3b01      	subs	r3, #1
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	837b      	strh	r3, [r7, #26]
 8008f2a:	e077      	b.n	800901c <main+0xc08>

					if(log_cmp != log_array - 1) mm_buf = *(float*)log_adress;
 8008f2c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008f30:	4b41      	ldr	r3, [pc, #260]	; (8009038 <main+0xc24>)
 8008f32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f36:	3b01      	subs	r3, #1
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d003      	beq.n	8008f44 <main+0xb30>
 8008f3c:	4b3d      	ldr	r3, [pc, #244]	; (8009034 <main+0xc20>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	617b      	str	r3, [r7, #20]

					if(log_cmp == log_array - 1) {	// goalEND_VELOCITY?
 8008f44:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8008f48:	4b3b      	ldr	r3, [pc, #236]	; (8009038 <main+0xc24>)
 8008f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d119      	bne.n	8008f88 <main+0xb74>
						if( END_VELOCITY2 < PlanVelo2[log_cmp] - sqrtf( 2.0f * DECELERATION2 * END_DISTANCE2 ) ) PlanVelo2[log_cmp] = END_VELOCITY2 + sqrtf( 2.0f * DECELERATION2 * END_DISTANCE2 ) ;
 8008f54:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008f58:	4a34      	ldr	r2, [pc, #208]	; (800902c <main+0xc18>)
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	4413      	add	r3, r2
 8008f5e:	edd3 7a00 	vldr	s15, [r3]
 8008f62:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800904c <main+0xc38>
 8008f66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f6a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8009050 <main+0xc3c>
 8008f6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f76:	dd46      	ble.n	8009006 <main+0xbf2>
 8008f78:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008f7c:	4a2b      	ldr	r2, [pc, #172]	; (800902c <main+0xc18>)
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	4413      	add	r3, r2
 8008f82:	4a34      	ldr	r2, [pc, #208]	; (8009054 <main+0xc40>)
 8008f84:	601a      	str	r2, [r3, #0]
 8008f86:	e03e      	b.n	8009006 <main+0xbf2>
					}
					else{	// 1????????????
						if( PlanVelo2[log_cmp + 1] < PlanVelo2[log_cmp] - sqrtf( 2.0f * DECELERATION2 * mm_buf ) ) PlanVelo2[log_cmp] = PlanVelo2[log_cmp + 1] + sqrtf( 2.0f * DECELERATION2 * mm_buf );
 8008f88:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	4a27      	ldr	r2, [pc, #156]	; (800902c <main+0xc18>)
 8008f90:	009b      	lsls	r3, r3, #2
 8008f92:	4413      	add	r3, r2
 8008f94:	ed93 8a00 	vldr	s16, [r3]
 8008f98:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008f9c:	4a23      	ldr	r2, [pc, #140]	; (800902c <main+0xc18>)
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	4413      	add	r3, r2
 8008fa2:	edd3 8a00 	vldr	s17, [r3]
 8008fa6:	edd7 7a05 	vldr	s15, [r7, #20]
 8008faa:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8009030 <main+0xc1c>
 8008fae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8008fb6:	f004 f909 	bl	800d1cc <sqrtf>
 8008fba:	eef0 7a40 	vmov.f32	s15, s0
 8008fbe:	ee78 7ae7 	vsub.f32	s15, s17, s15
 8008fc2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fca:	d51c      	bpl.n	8009006 <main+0xbf2>
 8008fcc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	4a16      	ldr	r2, [pc, #88]	; (800902c <main+0xc18>)
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	4413      	add	r3, r2
 8008fd8:	ed93 8a00 	vldr	s16, [r3]
 8008fdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8008fe0:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8009030 <main+0xc1c>
 8008fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8008fec:	f004 f8ee 	bl	800d1cc <sqrtf>
 8008ff0:	eef0 7a40 	vmov.f32	s15, s0
 8008ff4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8008ff8:	ee78 7a27 	vadd.f32	s15, s16, s15
 8008ffc:	4a0b      	ldr	r2, [pc, #44]	; (800902c <main+0xc18>)
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	4413      	add	r3, r2
 8009002:	edc3 7a00 	vstr	s15, [r3]
					}

					log_adress -= 0x08;
 8009006:	4b0b      	ldr	r3, [pc, #44]	; (8009034 <main+0xc20>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	3b08      	subs	r3, #8
 800900c:	4a09      	ldr	r2, [pc, #36]	; (8009034 <main+0xc20>)
 800900e:	6013      	str	r3, [r2, #0]
				for(log_cmp = log_array - 1; log_cmp >= 0 ;log_cmp--) {
 8009010:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009014:	b29b      	uxth	r3, r3
 8009016:	3b01      	subs	r3, #1
 8009018:	b29b      	uxth	r3, r3
 800901a:	837b      	strh	r3, [r7, #26]
 800901c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009020:	2b00      	cmp	r3, #0
 8009022:	da83      	bge.n	8008f2c <main+0xb18>

					log_adress -= 0x08;
				}*/

				// for?????????????
				for(log_cmp = 0; log_cmp < log_array; log_cmp++) {
 8009024:	2300      	movs	r3, #0
 8009026:	837b      	strh	r3, [r7, #26]
 8009028:	e02f      	b.n	800908a <main+0xc76>
 800902a:	bf00      	nop
 800902c:	200060f4 	.word	0x200060f4
 8009030:	42200000 	.word	0x42200000
 8009034:	200002dc 	.word	0x200002dc
 8009038:	20000252 	.word	0x20000252
 800903c:	20000334 	.word	0x20000334
 8009040:	428d6bde 	.word	0x428d6bde
 8009044:	447a0000 	.word	0x447a0000
 8009048:	4485d6be 	.word	0x4485d6be
 800904c:	42c80000 	.word	0x42c80000
 8009050:	44af0000 	.word	0x44af0000
 8009054:	44bb8000 	.word	0x44bb8000
					FLASH_Write_Word_F(plan_velo_adress, PlanVelo[log_cmp]);
 8009058:	4b50      	ldr	r3, [pc, #320]	; (800919c <main+0xd88>)
 800905a:	6819      	ldr	r1, [r3, #0]
 800905c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009060:	4a4f      	ldr	r2, [pc, #316]	; (80091a0 <main+0xd8c>)
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	edd3 7a00 	vldr	s15, [r3]
 800906a:	eeb0 0a67 	vmov.f32	s0, s15
 800906e:	4608      	mov	r0, r1
 8009070:	f7fd f996 	bl	80063a0 <FLASH_Write_Word_F>
					plan_velo_adress += 0x04;
 8009074:	4b49      	ldr	r3, [pc, #292]	; (800919c <main+0xd88>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	3304      	adds	r3, #4
 800907a:	4a48      	ldr	r2, [pc, #288]	; (800919c <main+0xd88>)
 800907c:	6013      	str	r3, [r2, #0]
				for(log_cmp = 0; log_cmp < log_array; log_cmp++) {
 800907e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009082:	b29b      	uxth	r3, r3
 8009084:	3301      	adds	r3, #1
 8009086:	b29b      	uxth	r3, r3
 8009088:	837b      	strh	r3, [r7, #26]
 800908a:	4b46      	ldr	r3, [pc, #280]	; (80091a4 <main+0xd90>)
 800908c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009090:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8009094:	429a      	cmp	r2, r3
 8009096:	dbdf      	blt.n	8009058 <main+0xc44>
				}

				plan_velo_adress = start_adress_sector11;
 8009098:	4b43      	ldr	r3, [pc, #268]	; (80091a8 <main+0xd94>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a3f      	ldr	r2, [pc, #252]	; (800919c <main+0xd88>)
 800909e:	6013      	str	r3, [r2, #0]
				// for?????????????
				for(log_cmp = 0; log_cmp < log_array; log_cmp++) {
 80090a0:	2300      	movs	r3, #0
 80090a2:	837b      	strh	r3, [r7, #26]
 80090a4:	e018      	b.n	80090d8 <main+0xcc4>
					FLASH_Write_Word_F(plan_velo_adress, PlanVelo2[log_cmp]);
 80090a6:	4b3d      	ldr	r3, [pc, #244]	; (800919c <main+0xd88>)
 80090a8:	6819      	ldr	r1, [r3, #0]
 80090aa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80090ae:	4a3f      	ldr	r2, [pc, #252]	; (80091ac <main+0xd98>)
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	4413      	add	r3, r2
 80090b4:	edd3 7a00 	vldr	s15, [r3]
 80090b8:	eeb0 0a67 	vmov.f32	s0, s15
 80090bc:	4608      	mov	r0, r1
 80090be:	f7fd f96f 	bl	80063a0 <FLASH_Write_Word_F>
					plan_velo_adress += 0x04;
 80090c2:	4b36      	ldr	r3, [pc, #216]	; (800919c <main+0xd88>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	3304      	adds	r3, #4
 80090c8:	4a34      	ldr	r2, [pc, #208]	; (800919c <main+0xd88>)
 80090ca:	6013      	str	r3, [r2, #0]
				for(log_cmp = 0; log_cmp < log_array; log_cmp++) {
 80090cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	3301      	adds	r3, #1
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	837b      	strh	r3, [r7, #26]
 80090d8:	4b32      	ldr	r3, [pc, #200]	; (80091a4 <main+0xd90>)
 80090da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80090de:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	dbdf      	blt.n	80090a6 <main+0xc92>
				}

				main_pattern++;
 80090e6:	4b32      	ldr	r3, [pc, #200]	; (80091b0 <main+0xd9c>)
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	3301      	adds	r3, #1
 80090ec:	b2da      	uxtb	r2, r3
 80090ee:	4b30      	ldr	r3, [pc, #192]	; (80091b0 <main+0xd9c>)
 80090f0:	701a      	strb	r2, [r3, #0]
				led_pattern(3);
 80090f2:	2003      	movs	r0, #3
 80090f4:	f7fe fa1c 	bl	8007530 <led_pattern>
				break;
 80090f8:	e04d      	b.n	8009196 <main+0xd82>
			case 22:
				lcd_locate(0,0);
 80090fa:	2100      	movs	r1, #0
 80090fc:	2000      	movs	r0, #0
 80090fe:	f7fd f855 	bl	80061ac <lcd_locate>
				lcd_print("_Finish_");
 8009102:	482c      	ldr	r0, [pc, #176]	; (80091b4 <main+0xda0>)
 8009104:	f7fd f867 	bl	80061d6 <lcd_print>
				lcd_locate(0,1);
 8009108:	2101      	movs	r1, #1
 800910a:	2000      	movs	r0, #0
 800910c:	f7fd f84e 	bl	80061ac <lcd_locate>
				lcd_printf("%f",mileage((float)(enc_tim1_total + enc_tim8_total) / 2.0f));
 8009110:	4b29      	ldr	r3, [pc, #164]	; (80091b8 <main+0xda4>)
 8009112:	e9d3 1200 	ldrd	r1, r2, [r3]
 8009116:	4b29      	ldr	r3, [pc, #164]	; (80091bc <main+0xda8>)
 8009118:	e9d3 bc00 	ldrd	fp, ip, [r3]
 800911c:	eb1b 0301 	adds.w	r3, fp, r1
 8009120:	eb4c 0402 	adc.w	r4, ip, r2
 8009124:	4618      	mov	r0, r3
 8009126:	4621      	mov	r1, r4
 8009128:	f7f7 fe5e 	bl	8000de8 <__aeabi_l2f>
 800912c:	ee06 0a90 	vmov	s13, r0
 8009130:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8009134:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009138:	eeb0 0a47 	vmov.f32	s0, s14
 800913c:	f7fe fc50 	bl	80079e0 <mileage>
 8009140:	ee10 3a10 	vmov	r3, s0
 8009144:	4618      	mov	r0, r3
 8009146:	f7f7 f9ff 	bl	8000548 <__aeabi_f2d>
 800914a:	4603      	mov	r3, r0
 800914c:	460c      	mov	r4, r1
 800914e:	461a      	mov	r2, r3
 8009150:	4623      	mov	r3, r4
 8009152:	481b      	ldr	r0, [pc, #108]	; (80091c0 <main+0xdac>)
 8009154:	f7fd f854 	bl	8006200 <lcd_printf>
				if(SW_UP == 0) {
 8009158:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800915c:	4819      	ldr	r0, [pc, #100]	; (80091c4 <main+0xdb0>)
 800915e:	f7f9 fd3b 	bl	8002bd8 <HAL_GPIO_ReadPin>
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d115      	bne.n	8009194 <main+0xd80>
					main_pattern = 0;
 8009168:	4b11      	ldr	r3, [pc, #68]	; (80091b0 <main+0xd9c>)
 800916a:	2200      	movs	r2, #0
 800916c:	701a      	strb	r2, [r3, #0]
					second_trace_flag = 1;
 800916e:	4b16      	ldr	r3, [pc, #88]	; (80091c8 <main+0xdb4>)
 8009170:	2201      	movs	r2, #1
 8009172:	701a      	strb	r2, [r3, #0]
					setup_mode = 0;
 8009174:	4b15      	ldr	r3, [pc, #84]	; (80091cc <main+0xdb8>)
 8009176:	2200      	movs	r2, #0
 8009178:	701a      	strb	r2, [r3, #0]
				}
				break;
 800917a:	e00b      	b.n	8009194 <main+0xd80>
				lcd_print("End");
				lcd_locate(0,1);
				lcd_printf("T%7d",tim_buf);
				break;*/
			default:
				break;
 800917c:	bf00      	nop
 800917e:	f7ff b971 	b.w	8008464 <main+0x50>
				break;
 8009182:	bf00      	nop
 8009184:	f7ff b96e 	b.w	8008464 <main+0x50>
				break;
 8009188:	bf00      	nop
 800918a:	f7ff b96b 	b.w	8008464 <main+0x50>
				break;
 800918e:	bf00      	nop
 8009190:	f7ff b968 	b.w	8008464 <main+0x50>
				break;
 8009194:	bf00      	nop
	switch(main_pattern) {
 8009196:	f7ff b965 	b.w	8008464 <main+0x50>
 800919a:	bf00      	nop
 800919c:	2000beb4 	.word	0x2000beb4
 80091a0:	20000334 	.word	0x20000334
 80091a4:	20000252 	.word	0x20000252
 80091a8:	0800db5c 	.word	0x0800db5c
 80091ac:	200060f4 	.word	0x200060f4
 80091b0:	20000231 	.word	0x20000231
 80091b4:	0800db3c 	.word	0x0800db3c
 80091b8:	2000bec8 	.word	0x2000bec8
 80091bc:	200002c8 	.word	0x200002c8
 80091c0:	0800db38 	.word	0x0800db38
 80091c4:	40020800 	.word	0x40020800
 80091c8:	20000254 	.word	0x20000254
 80091cc:	20000230 	.word	0x20000230

080091d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b094      	sub	sp, #80	; 0x50
 80091d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80091d6:	f107 0320 	add.w	r3, r7, #32
 80091da:	2230      	movs	r2, #48	; 0x30
 80091dc:	2100      	movs	r1, #0
 80091de:	4618      	mov	r0, r3
 80091e0:	f001 f9af 	bl	800a542 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80091e4:	f107 030c 	add.w	r3, r7, #12
 80091e8:	2200      	movs	r2, #0
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	605a      	str	r2, [r3, #4]
 80091ee:	609a      	str	r2, [r3, #8]
 80091f0:	60da      	str	r2, [r3, #12]
 80091f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80091f4:	2300      	movs	r3, #0
 80091f6:	60bb      	str	r3, [r7, #8]
 80091f8:	4b28      	ldr	r3, [pc, #160]	; (800929c <SystemClock_Config+0xcc>)
 80091fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091fc:	4a27      	ldr	r2, [pc, #156]	; (800929c <SystemClock_Config+0xcc>)
 80091fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009202:	6413      	str	r3, [r2, #64]	; 0x40
 8009204:	4b25      	ldr	r3, [pc, #148]	; (800929c <SystemClock_Config+0xcc>)
 8009206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800920c:	60bb      	str	r3, [r7, #8]
 800920e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009210:	2300      	movs	r3, #0
 8009212:	607b      	str	r3, [r7, #4]
 8009214:	4b22      	ldr	r3, [pc, #136]	; (80092a0 <SystemClock_Config+0xd0>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a21      	ldr	r2, [pc, #132]	; (80092a0 <SystemClock_Config+0xd0>)
 800921a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800921e:	6013      	str	r3, [r2, #0]
 8009220:	4b1f      	ldr	r3, [pc, #124]	; (80092a0 <SystemClock_Config+0xd0>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009228:	607b      	str	r3, [r7, #4]
 800922a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800922c:	2301      	movs	r3, #1
 800922e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009230:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009234:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009236:	2302      	movs	r3, #2
 8009238:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800923a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800923e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8009240:	2306      	movs	r3, #6
 8009242:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8009244:	23a8      	movs	r3, #168	; 0xa8
 8009246:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009248:	2302      	movs	r3, #2
 800924a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800924c:	2304      	movs	r3, #4
 800924e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009250:	f107 0320 	add.w	r3, r7, #32
 8009254:	4618      	mov	r0, r3
 8009256:	f7fa fc47 	bl	8003ae8 <HAL_RCC_OscConfig>
 800925a:	4603      	mov	r3, r0
 800925c:	2b00      	cmp	r3, #0
 800925e:	d001      	beq.n	8009264 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009260:	f000 fca6 	bl	8009bb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009264:	230f      	movs	r3, #15
 8009266:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009268:	2302      	movs	r3, #2
 800926a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800926c:	2300      	movs	r3, #0
 800926e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009270:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009274:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8009276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800927a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800927c:	f107 030c 	add.w	r3, r7, #12
 8009280:	2105      	movs	r1, #5
 8009282:	4618      	mov	r0, r3
 8009284:	f7fa fe72 	bl	8003f6c <HAL_RCC_ClockConfig>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d001      	beq.n	8009292 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800928e:	f000 fc8f 	bl	8009bb0 <Error_Handler>
  }
}
 8009292:	bf00      	nop
 8009294:	3750      	adds	r7, #80	; 0x50
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	40023800 	.word	0x40023800
 80092a0:	40007000 	.word	0x40007000

080092a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80092aa:	463b      	mov	r3, r7
 80092ac:	2200      	movs	r2, #0
 80092ae:	601a      	str	r2, [r3, #0]
 80092b0:	605a      	str	r2, [r3, #4]
 80092b2:	609a      	str	r2, [r3, #8]
 80092b4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80092b6:	4b8a      	ldr	r3, [pc, #552]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092b8:	4a8a      	ldr	r2, [pc, #552]	; (80094e4 <MX_ADC1_Init+0x240>)
 80092ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80092bc:	4b88      	ldr	r3, [pc, #544]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80092c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80092c4:	4b86      	ldr	r3, [pc, #536]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092c6:	2200      	movs	r2, #0
 80092c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80092ca:	4b85      	ldr	r3, [pc, #532]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092cc:	2201      	movs	r2, #1
 80092ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80092d0:	4b83      	ldr	r3, [pc, #524]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092d2:	2201      	movs	r2, #1
 80092d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80092d6:	4b82      	ldr	r3, [pc, #520]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092d8:	2200      	movs	r2, #0
 80092da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80092de:	4b80      	ldr	r3, [pc, #512]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092e0:	2200      	movs	r2, #0
 80092e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80092e4:	4b7e      	ldr	r3, [pc, #504]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092e6:	4a80      	ldr	r2, [pc, #512]	; (80094e8 <MX_ADC1_Init+0x244>)
 80092e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80092ea:	4b7d      	ldr	r3, [pc, #500]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092ec:	2200      	movs	r2, #0
 80092ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;
 80092f0:	4b7b      	ldr	r3, [pc, #492]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092f2:	2210      	movs	r2, #16
 80092f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80092f6:	4b7a      	ldr	r3, [pc, #488]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80092f8:	2201      	movs	r2, #1
 80092fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80092fe:	4b78      	ldr	r3, [pc, #480]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009300:	2201      	movs	r2, #1
 8009302:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009304:	4876      	ldr	r0, [pc, #472]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009306:	f7f8 f867 	bl	80013d8 <HAL_ADC_Init>
 800930a:	4603      	mov	r3, r0
 800930c:	2b00      	cmp	r3, #0
 800930e:	d001      	beq.n	8009314 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8009310:	f000 fc4e 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8009314:	2300      	movs	r3, #0
 8009316:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8009318:	2301      	movs	r3, #1
 800931a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800931c:	2302      	movs	r3, #2
 800931e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009320:	463b      	mov	r3, r7
 8009322:	4619      	mov	r1, r3
 8009324:	486e      	ldr	r0, [pc, #440]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009326:	f7f8 f9ab 	bl	8001680 <HAL_ADC_ConfigChannel>
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d001      	beq.n	8009334 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8009330:	f000 fc3e 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8009334:	2301      	movs	r3, #1
 8009336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8009338:	2302      	movs	r3, #2
 800933a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800933c:	463b      	mov	r3, r7
 800933e:	4619      	mov	r1, r3
 8009340:	4867      	ldr	r0, [pc, #412]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009342:	f7f8 f99d 	bl	8001680 <HAL_ADC_ConfigChannel>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d001      	beq.n	8009350 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800934c:	f000 fc30 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8009350:	2302      	movs	r3, #2
 8009352:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8009354:	2303      	movs	r3, #3
 8009356:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009358:	463b      	mov	r3, r7
 800935a:	4619      	mov	r1, r3
 800935c:	4860      	ldr	r0, [pc, #384]	; (80094e0 <MX_ADC1_Init+0x23c>)
 800935e:	f7f8 f98f 	bl	8001680 <HAL_ADC_ConfigChannel>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d001      	beq.n	800936c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8009368:	f000 fc22 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800936c:	2303      	movs	r3, #3
 800936e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8009370:	2304      	movs	r3, #4
 8009372:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009374:	463b      	mov	r3, r7
 8009376:	4619      	mov	r1, r3
 8009378:	4859      	ldr	r0, [pc, #356]	; (80094e0 <MX_ADC1_Init+0x23c>)
 800937a:	f7f8 f981 	bl	8001680 <HAL_ADC_ConfigChannel>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d001      	beq.n	8009388 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8009384:	f000 fc14 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8009388:	2304      	movs	r3, #4
 800938a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800938c:	2305      	movs	r3, #5
 800938e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009390:	463b      	mov	r3, r7
 8009392:	4619      	mov	r1, r3
 8009394:	4852      	ldr	r0, [pc, #328]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009396:	f7f8 f973 	bl	8001680 <HAL_ADC_ConfigChannel>
 800939a:	4603      	mov	r3, r0
 800939c:	2b00      	cmp	r3, #0
 800939e:	d001      	beq.n	80093a4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80093a0:	f000 fc06 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80093a4:	2305      	movs	r3, #5
 80093a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80093a8:	2306      	movs	r3, #6
 80093aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80093ac:	463b      	mov	r3, r7
 80093ae:	4619      	mov	r1, r3
 80093b0:	484b      	ldr	r0, [pc, #300]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80093b2:	f7f8 f965 	bl	8001680 <HAL_ADC_ConfigChannel>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d001      	beq.n	80093c0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80093bc:	f000 fbf8 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80093c0:	2306      	movs	r3, #6
 80093c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80093c4:	2307      	movs	r3, #7
 80093c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80093c8:	463b      	mov	r3, r7
 80093ca:	4619      	mov	r1, r3
 80093cc:	4844      	ldr	r0, [pc, #272]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80093ce:	f7f8 f957 	bl	8001680 <HAL_ADC_ConfigChannel>
 80093d2:	4603      	mov	r3, r0
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d001      	beq.n	80093dc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80093d8:	f000 fbea 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80093dc:	2307      	movs	r3, #7
 80093de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80093e0:	2308      	movs	r3, #8
 80093e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80093e4:	463b      	mov	r3, r7
 80093e6:	4619      	mov	r1, r3
 80093e8:	483d      	ldr	r0, [pc, #244]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80093ea:	f7f8 f949 	bl	8001680 <HAL_ADC_ConfigChannel>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d001      	beq.n	80093f8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80093f4:	f000 fbdc 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80093f8:	2308      	movs	r3, #8
 80093fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80093fc:	2309      	movs	r3, #9
 80093fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009400:	463b      	mov	r3, r7
 8009402:	4619      	mov	r1, r3
 8009404:	4836      	ldr	r0, [pc, #216]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009406:	f7f8 f93b 	bl	8001680 <HAL_ADC_ConfigChannel>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d001      	beq.n	8009414 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8009410:	f000 fbce 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8009414:	2309      	movs	r3, #9
 8009416:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8009418:	230a      	movs	r3, #10
 800941a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800941c:	463b      	mov	r3, r7
 800941e:	4619      	mov	r1, r3
 8009420:	482f      	ldr	r0, [pc, #188]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009422:	f7f8 f92d 	bl	8001680 <HAL_ADC_ConfigChannel>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	d001      	beq.n	8009430 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 800942c:	f000 fbc0 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8009430:	230a      	movs	r3, #10
 8009432:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8009434:	230b      	movs	r3, #11
 8009436:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009438:	463b      	mov	r3, r7
 800943a:	4619      	mov	r1, r3
 800943c:	4828      	ldr	r0, [pc, #160]	; (80094e0 <MX_ADC1_Init+0x23c>)
 800943e:	f7f8 f91f 	bl	8001680 <HAL_ADC_ConfigChannel>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d001      	beq.n	800944c <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8009448:	f000 fbb2 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800944c:	230b      	movs	r3, #11
 800944e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8009450:	230c      	movs	r3, #12
 8009452:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009454:	463b      	mov	r3, r7
 8009456:	4619      	mov	r1, r3
 8009458:	4821      	ldr	r0, [pc, #132]	; (80094e0 <MX_ADC1_Init+0x23c>)
 800945a:	f7f8 f911 	bl	8001680 <HAL_ADC_ConfigChannel>
 800945e:	4603      	mov	r3, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	d001      	beq.n	8009468 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8009464:	f000 fba4 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8009468:	230c      	movs	r3, #12
 800946a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800946c:	230d      	movs	r3, #13
 800946e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009470:	463b      	mov	r3, r7
 8009472:	4619      	mov	r1, r3
 8009474:	481a      	ldr	r0, [pc, #104]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009476:	f7f8 f903 	bl	8001680 <HAL_ADC_ConfigChannel>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d001      	beq.n	8009484 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8009480:	f000 fb96 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8009484:	230d      	movs	r3, #13
 8009486:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8009488:	230e      	movs	r3, #14
 800948a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800948c:	463b      	mov	r3, r7
 800948e:	4619      	mov	r1, r3
 8009490:	4813      	ldr	r0, [pc, #76]	; (80094e0 <MX_ADC1_Init+0x23c>)
 8009492:	f7f8 f8f5 	bl	8001680 <HAL_ADC_ConfigChannel>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d001      	beq.n	80094a0 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 800949c:	f000 fb88 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80094a0:	230e      	movs	r3, #14
 80094a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 15;
 80094a4:	230f      	movs	r3, #15
 80094a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80094a8:	463b      	mov	r3, r7
 80094aa:	4619      	mov	r1, r3
 80094ac:	480c      	ldr	r0, [pc, #48]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80094ae:	f7f8 f8e7 	bl	8001680 <HAL_ADC_ConfigChannel>
 80094b2:	4603      	mov	r3, r0
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d001      	beq.n	80094bc <MX_ADC1_Init+0x218>
  {
    Error_Handler();
 80094b8:	f000 fb7a 	bl	8009bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80094bc:	230f      	movs	r3, #15
 80094be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 16;
 80094c0:	2310      	movs	r3, #16
 80094c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80094c4:	463b      	mov	r3, r7
 80094c6:	4619      	mov	r1, r3
 80094c8:	4805      	ldr	r0, [pc, #20]	; (80094e0 <MX_ADC1_Init+0x23c>)
 80094ca:	f7f8 f8d9 	bl	8001680 <HAL_ADC_ConfigChannel>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d001      	beq.n	80094d8 <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 80094d4:	f000 fb6c 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80094d8:	bf00      	nop
 80094da:	3710      	adds	r7, #16
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	2000c018 	.word	0x2000c018
 80094e4:	40012000 	.word	0x40012000
 80094e8:	0f000001 	.word	0x0f000001

080094ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80094f0:	4b12      	ldr	r3, [pc, #72]	; (800953c <MX_I2C1_Init+0x50>)
 80094f2:	4a13      	ldr	r2, [pc, #76]	; (8009540 <MX_I2C1_Init+0x54>)
 80094f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80094f6:	4b11      	ldr	r3, [pc, #68]	; (800953c <MX_I2C1_Init+0x50>)
 80094f8:	4a12      	ldr	r2, [pc, #72]	; (8009544 <MX_I2C1_Init+0x58>)
 80094fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80094fc:	4b0f      	ldr	r3, [pc, #60]	; (800953c <MX_I2C1_Init+0x50>)
 80094fe:	2200      	movs	r2, #0
 8009500:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8009502:	4b0e      	ldr	r3, [pc, #56]	; (800953c <MX_I2C1_Init+0x50>)
 8009504:	2200      	movs	r2, #0
 8009506:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009508:	4b0c      	ldr	r3, [pc, #48]	; (800953c <MX_I2C1_Init+0x50>)
 800950a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800950e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009510:	4b0a      	ldr	r3, [pc, #40]	; (800953c <MX_I2C1_Init+0x50>)
 8009512:	2200      	movs	r2, #0
 8009514:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8009516:	4b09      	ldr	r3, [pc, #36]	; (800953c <MX_I2C1_Init+0x50>)
 8009518:	2200      	movs	r2, #0
 800951a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800951c:	4b07      	ldr	r3, [pc, #28]	; (800953c <MX_I2C1_Init+0x50>)
 800951e:	2200      	movs	r2, #0
 8009520:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8009522:	4b06      	ldr	r3, [pc, #24]	; (800953c <MX_I2C1_Init+0x50>)
 8009524:	2280      	movs	r2, #128	; 0x80
 8009526:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009528:	4804      	ldr	r0, [pc, #16]	; (800953c <MX_I2C1_Init+0x50>)
 800952a:	f7f9 fb87 	bl	8002c3c <HAL_I2C_Init>
 800952e:	4603      	mov	r3, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	d001      	beq.n	8009538 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8009534:	f000 fb3c 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009538:	bf00      	nop
 800953a:	bd80      	pop	{r7, pc}
 800953c:	2000bf30 	.word	0x2000bf30
 8009540:	40005400 	.word	0x40005400
 8009544:	000186a0 	.word	0x000186a0

08009548 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800954c:	4b12      	ldr	r3, [pc, #72]	; (8009598 <MX_I2C2_Init+0x50>)
 800954e:	4a13      	ldr	r2, [pc, #76]	; (800959c <MX_I2C2_Init+0x54>)
 8009550:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8009552:	4b11      	ldr	r3, [pc, #68]	; (8009598 <MX_I2C2_Init+0x50>)
 8009554:	4a12      	ldr	r2, [pc, #72]	; (80095a0 <MX_I2C2_Init+0x58>)
 8009556:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009558:	4b0f      	ldr	r3, [pc, #60]	; (8009598 <MX_I2C2_Init+0x50>)
 800955a:	2200      	movs	r2, #0
 800955c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800955e:	4b0e      	ldr	r3, [pc, #56]	; (8009598 <MX_I2C2_Init+0x50>)
 8009560:	2200      	movs	r2, #0
 8009562:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009564:	4b0c      	ldr	r3, [pc, #48]	; (8009598 <MX_I2C2_Init+0x50>)
 8009566:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800956a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800956c:	4b0a      	ldr	r3, [pc, #40]	; (8009598 <MX_I2C2_Init+0x50>)
 800956e:	2200      	movs	r2, #0
 8009570:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8009572:	4b09      	ldr	r3, [pc, #36]	; (8009598 <MX_I2C2_Init+0x50>)
 8009574:	2200      	movs	r2, #0
 8009576:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009578:	4b07      	ldr	r3, [pc, #28]	; (8009598 <MX_I2C2_Init+0x50>)
 800957a:	2200      	movs	r2, #0
 800957c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800957e:	4b06      	ldr	r3, [pc, #24]	; (8009598 <MX_I2C2_Init+0x50>)
 8009580:	2280      	movs	r2, #128	; 0x80
 8009582:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8009584:	4804      	ldr	r0, [pc, #16]	; (8009598 <MX_I2C2_Init+0x50>)
 8009586:	f7f9 fb59 	bl	8002c3c <HAL_I2C_Init>
 800958a:	4603      	mov	r3, r0
 800958c:	2b00      	cmp	r3, #0
 800958e:	d001      	beq.n	8009594 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8009590:	f000 fb0e 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8009594:	bf00      	nop
 8009596:	bd80      	pop	{r7, pc}
 8009598:	2000bf84 	.word	0x2000bf84
 800959c:	40005800 	.word	0x40005800
 80095a0:	000186a0 	.word	0x000186a0

080095a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80095a8:	4b17      	ldr	r3, [pc, #92]	; (8009608 <MX_SPI1_Init+0x64>)
 80095aa:	4a18      	ldr	r2, [pc, #96]	; (800960c <MX_SPI1_Init+0x68>)
 80095ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80095ae:	4b16      	ldr	r3, [pc, #88]	; (8009608 <MX_SPI1_Init+0x64>)
 80095b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80095b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80095b6:	4b14      	ldr	r3, [pc, #80]	; (8009608 <MX_SPI1_Init+0x64>)
 80095b8:	2200      	movs	r2, #0
 80095ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80095bc:	4b12      	ldr	r3, [pc, #72]	; (8009608 <MX_SPI1_Init+0x64>)
 80095be:	2200      	movs	r2, #0
 80095c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80095c2:	4b11      	ldr	r3, [pc, #68]	; (8009608 <MX_SPI1_Init+0x64>)
 80095c4:	2202      	movs	r2, #2
 80095c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80095c8:	4b0f      	ldr	r3, [pc, #60]	; (8009608 <MX_SPI1_Init+0x64>)
 80095ca:	2201      	movs	r2, #1
 80095cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80095ce:	4b0e      	ldr	r3, [pc, #56]	; (8009608 <MX_SPI1_Init+0x64>)
 80095d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80095d6:	4b0c      	ldr	r3, [pc, #48]	; (8009608 <MX_SPI1_Init+0x64>)
 80095d8:	2228      	movs	r2, #40	; 0x28
 80095da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80095dc:	4b0a      	ldr	r3, [pc, #40]	; (8009608 <MX_SPI1_Init+0x64>)
 80095de:	2200      	movs	r2, #0
 80095e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80095e2:	4b09      	ldr	r3, [pc, #36]	; (8009608 <MX_SPI1_Init+0x64>)
 80095e4:	2200      	movs	r2, #0
 80095e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095e8:	4b07      	ldr	r3, [pc, #28]	; (8009608 <MX_SPI1_Init+0x64>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80095ee:	4b06      	ldr	r3, [pc, #24]	; (8009608 <MX_SPI1_Init+0x64>)
 80095f0:	220a      	movs	r2, #10
 80095f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80095f4:	4804      	ldr	r0, [pc, #16]	; (8009608 <MX_SPI1_Init+0x64>)
 80095f6:	f7fa fe81 	bl	80042fc <HAL_SPI_Init>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d001      	beq.n	8009604 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8009600:	f000 fad6 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009604:	bf00      	nop
 8009606:	bd80      	pop	{r7, pc}
 8009608:	2000c180 	.word	0x2000c180
 800960c:	40013000 	.word	0x40013000

08009610 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b08c      	sub	sp, #48	; 0x30
 8009614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009616:	f107 030c 	add.w	r3, r7, #12
 800961a:	2224      	movs	r2, #36	; 0x24
 800961c:	2100      	movs	r1, #0
 800961e:	4618      	mov	r0, r3
 8009620:	f000 ff8f 	bl	800a542 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009624:	1d3b      	adds	r3, r7, #4
 8009626:	2200      	movs	r2, #0
 8009628:	601a      	str	r2, [r3, #0]
 800962a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800962c:	4b22      	ldr	r3, [pc, #136]	; (80096b8 <MX_TIM1_Init+0xa8>)
 800962e:	4a23      	ldr	r2, [pc, #140]	; (80096bc <MX_TIM1_Init+0xac>)
 8009630:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009632:	4b21      	ldr	r3, [pc, #132]	; (80096b8 <MX_TIM1_Init+0xa8>)
 8009634:	2200      	movs	r2, #0
 8009636:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009638:	4b1f      	ldr	r3, [pc, #124]	; (80096b8 <MX_TIM1_Init+0xa8>)
 800963a:	2200      	movs	r2, #0
 800963c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800963e:	4b1e      	ldr	r3, [pc, #120]	; (80096b8 <MX_TIM1_Init+0xa8>)
 8009640:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009644:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009646:	4b1c      	ldr	r3, [pc, #112]	; (80096b8 <MX_TIM1_Init+0xa8>)
 8009648:	2200      	movs	r2, #0
 800964a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800964c:	4b1a      	ldr	r3, [pc, #104]	; (80096b8 <MX_TIM1_Init+0xa8>)
 800964e:	2200      	movs	r2, #0
 8009650:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009652:	4b19      	ldr	r3, [pc, #100]	; (80096b8 <MX_TIM1_Init+0xa8>)
 8009654:	2200      	movs	r2, #0
 8009656:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009658:	2303      	movs	r3, #3
 800965a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800965c:	2300      	movs	r3, #0
 800965e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009660:	2301      	movs	r3, #1
 8009662:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009664:	2300      	movs	r3, #0
 8009666:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009668:	2300      	movs	r3, #0
 800966a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800966c:	2300      	movs	r3, #0
 800966e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009670:	2301      	movs	r3, #1
 8009672:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009674:	2300      	movs	r3, #0
 8009676:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009678:	2300      	movs	r3, #0
 800967a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800967c:	f107 030c 	add.w	r3, r7, #12
 8009680:	4619      	mov	r1, r3
 8009682:	480d      	ldr	r0, [pc, #52]	; (80096b8 <MX_TIM1_Init+0xa8>)
 8009684:	f7fb fc46 	bl	8004f14 <HAL_TIM_Encoder_Init>
 8009688:	4603      	mov	r3, r0
 800968a:	2b00      	cmp	r3, #0
 800968c:	d001      	beq.n	8009692 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800968e:	f000 fa8f 	bl	8009bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009692:	2300      	movs	r3, #0
 8009694:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009696:	2300      	movs	r3, #0
 8009698:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800969a:	1d3b      	adds	r3, r7, #4
 800969c:	4619      	mov	r1, r3
 800969e:	4806      	ldr	r0, [pc, #24]	; (80096b8 <MX_TIM1_Init+0xa8>)
 80096a0:	f7fc f96d 	bl	800597e <HAL_TIMEx_MasterConfigSynchronization>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80096aa:	f000 fa81 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80096ae:	bf00      	nop
 80096b0:	3730      	adds	r7, #48	; 0x30
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	2000c140 	.word	0x2000c140
 80096bc:	40010000 	.word	0x40010000

080096c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b08a      	sub	sp, #40	; 0x28
 80096c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80096c6:	f107 0320 	add.w	r3, r7, #32
 80096ca:	2200      	movs	r2, #0
 80096cc:	601a      	str	r2, [r3, #0]
 80096ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80096d0:	1d3b      	adds	r3, r7, #4
 80096d2:	2200      	movs	r2, #0
 80096d4:	601a      	str	r2, [r3, #0]
 80096d6:	605a      	str	r2, [r3, #4]
 80096d8:	609a      	str	r2, [r3, #8]
 80096da:	60da      	str	r2, [r3, #12]
 80096dc:	611a      	str	r2, [r3, #16]
 80096de:	615a      	str	r2, [r3, #20]
 80096e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80096e2:	4b27      	ldr	r3, [pc, #156]	; (8009780 <MX_TIM3_Init+0xc0>)
 80096e4:	4a27      	ldr	r2, [pc, #156]	; (8009784 <MX_TIM3_Init+0xc4>)
 80096e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80096e8:	4b25      	ldr	r3, [pc, #148]	; (8009780 <MX_TIM3_Init+0xc0>)
 80096ea:	2201      	movs	r2, #1
 80096ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80096ee:	4b24      	ldr	r3, [pc, #144]	; (8009780 <MX_TIM3_Init+0xc0>)
 80096f0:	2200      	movs	r2, #0
 80096f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 80096f4:	4b22      	ldr	r3, [pc, #136]	; (8009780 <MX_TIM3_Init+0xc0>)
 80096f6:	f241 0267 	movw	r2, #4199	; 0x1067
 80096fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80096fc:	4b20      	ldr	r3, [pc, #128]	; (8009780 <MX_TIM3_Init+0xc0>)
 80096fe:	2200      	movs	r2, #0
 8009700:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009702:	4b1f      	ldr	r3, [pc, #124]	; (8009780 <MX_TIM3_Init+0xc0>)
 8009704:	2200      	movs	r2, #0
 8009706:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8009708:	481d      	ldr	r0, [pc, #116]	; (8009780 <MX_TIM3_Init+0xc0>)
 800970a:	f7fb fb9a 	bl	8004e42 <HAL_TIM_PWM_Init>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d001      	beq.n	8009718 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8009714:	f000 fa4c 	bl	8009bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009718:	2300      	movs	r3, #0
 800971a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800971c:	2300      	movs	r3, #0
 800971e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009720:	f107 0320 	add.w	r3, r7, #32
 8009724:	4619      	mov	r1, r3
 8009726:	4816      	ldr	r0, [pc, #88]	; (8009780 <MX_TIM3_Init+0xc0>)
 8009728:	f7fc f929 	bl	800597e <HAL_TIMEx_MasterConfigSynchronization>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d001      	beq.n	8009736 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8009732:	f000 fa3d 	bl	8009bb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009736:	2360      	movs	r3, #96	; 0x60
 8009738:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800973a:	2300      	movs	r3, #0
 800973c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800973e:	2300      	movs	r3, #0
 8009740:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009742:	2300      	movs	r3, #0
 8009744:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009746:	1d3b      	adds	r3, r7, #4
 8009748:	2208      	movs	r2, #8
 800974a:	4619      	mov	r1, r3
 800974c:	480c      	ldr	r0, [pc, #48]	; (8009780 <MX_TIM3_Init+0xc0>)
 800974e:	f7fb fdb3 	bl	80052b8 <HAL_TIM_PWM_ConfigChannel>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d001      	beq.n	800975c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8009758:	f000 fa2a 	bl	8009bb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800975c:	1d3b      	adds	r3, r7, #4
 800975e:	220c      	movs	r2, #12
 8009760:	4619      	mov	r1, r3
 8009762:	4807      	ldr	r0, [pc, #28]	; (8009780 <MX_TIM3_Init+0xc0>)
 8009764:	f7fb fda8 	bl	80052b8 <HAL_TIM_PWM_ConfigChannel>
 8009768:	4603      	mov	r3, r0
 800976a:	2b00      	cmp	r3, #0
 800976c:	d001      	beq.n	8009772 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800976e:	f000 fa1f 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8009772:	4803      	ldr	r0, [pc, #12]	; (8009780 <MX_TIM3_Init+0xc0>)
 8009774:	f000 fcbe 	bl	800a0f4 <HAL_TIM_MspPostInit>

}
 8009778:	bf00      	nop
 800977a:	3728      	adds	r7, #40	; 0x28
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}
 8009780:	2000bfd8 	.word	0x2000bfd8
 8009784:	40000400 	.word	0x40000400

08009788 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800978e:	463b      	mov	r3, r7
 8009790:	2200      	movs	r2, #0
 8009792:	601a      	str	r2, [r3, #0]
 8009794:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8009796:	4b15      	ldr	r3, [pc, #84]	; (80097ec <MX_TIM6_Init+0x64>)
 8009798:	4a15      	ldr	r2, [pc, #84]	; (80097f0 <MX_TIM6_Init+0x68>)
 800979a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 19;
 800979c:	4b13      	ldr	r3, [pc, #76]	; (80097ec <MX_TIM6_Init+0x64>)
 800979e:	2213      	movs	r2, #19
 80097a0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80097a2:	4b12      	ldr	r3, [pc, #72]	; (80097ec <MX_TIM6_Init+0x64>)
 80097a4:	2200      	movs	r2, #0
 80097a6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4199;
 80097a8:	4b10      	ldr	r3, [pc, #64]	; (80097ec <MX_TIM6_Init+0x64>)
 80097aa:	f241 0267 	movw	r2, #4199	; 0x1067
 80097ae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80097b0:	4b0e      	ldr	r3, [pc, #56]	; (80097ec <MX_TIM6_Init+0x64>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80097b6:	480d      	ldr	r0, [pc, #52]	; (80097ec <MX_TIM6_Init+0x64>)
 80097b8:	f7fb faf4 	bl	8004da4 <HAL_TIM_Base_Init>
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d001      	beq.n	80097c6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80097c2:	f000 f9f5 	bl	8009bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80097c6:	2300      	movs	r3, #0
 80097c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80097ca:	2300      	movs	r3, #0
 80097cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80097ce:	463b      	mov	r3, r7
 80097d0:	4619      	mov	r1, r3
 80097d2:	4806      	ldr	r0, [pc, #24]	; (80097ec <MX_TIM6_Init+0x64>)
 80097d4:	f7fc f8d3 	bl	800597e <HAL_TIMEx_MasterConfigSynchronization>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d001      	beq.n	80097e2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80097de:	f000 f9e7 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80097e2:	bf00      	nop
 80097e4:	3708      	adds	r7, #8
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	2000c100 	.word	0x2000c100
 80097f0:	40001000 	.word	0x40001000

080097f4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80097fa:	463b      	mov	r3, r7
 80097fc:	2200      	movs	r2, #0
 80097fe:	601a      	str	r2, [r3, #0]
 8009800:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8009802:	4b15      	ldr	r3, [pc, #84]	; (8009858 <MX_TIM7_Init+0x64>)
 8009804:	4a15      	ldr	r2, [pc, #84]	; (800985c <MX_TIM7_Init+0x68>)
 8009806:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 167;
 8009808:	4b13      	ldr	r3, [pc, #76]	; (8009858 <MX_TIM7_Init+0x64>)
 800980a:	22a7      	movs	r2, #167	; 0xa7
 800980c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800980e:	4b12      	ldr	r3, [pc, #72]	; (8009858 <MX_TIM7_Init+0x64>)
 8009810:	2200      	movs	r2, #0
 8009812:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4999;
 8009814:	4b10      	ldr	r3, [pc, #64]	; (8009858 <MX_TIM7_Init+0x64>)
 8009816:	f241 3287 	movw	r2, #4999	; 0x1387
 800981a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800981c:	4b0e      	ldr	r3, [pc, #56]	; (8009858 <MX_TIM7_Init+0x64>)
 800981e:	2200      	movs	r2, #0
 8009820:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8009822:	480d      	ldr	r0, [pc, #52]	; (8009858 <MX_TIM7_Init+0x64>)
 8009824:	f7fb fabe 	bl	8004da4 <HAL_TIM_Base_Init>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d001      	beq.n	8009832 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800982e:	f000 f9bf 	bl	8009bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009832:	2300      	movs	r3, #0
 8009834:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009836:	2300      	movs	r3, #0
 8009838:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800983a:	463b      	mov	r3, r7
 800983c:	4619      	mov	r1, r3
 800983e:	4806      	ldr	r0, [pc, #24]	; (8009858 <MX_TIM7_Init+0x64>)
 8009840:	f7fc f89d 	bl	800597e <HAL_TIMEx_MasterConfigSynchronization>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d001      	beq.n	800984e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800984a:	f000 f9b1 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800984e:	bf00      	nop
 8009850:	3708      	adds	r7, #8
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	2000c218 	.word	0x2000c218
 800985c:	40001400 	.word	0x40001400

08009860 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b08c      	sub	sp, #48	; 0x30
 8009864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009866:	f107 030c 	add.w	r3, r7, #12
 800986a:	2224      	movs	r2, #36	; 0x24
 800986c:	2100      	movs	r1, #0
 800986e:	4618      	mov	r0, r3
 8009870:	f000 fe67 	bl	800a542 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009874:	1d3b      	adds	r3, r7, #4
 8009876:	2200      	movs	r2, #0
 8009878:	601a      	str	r2, [r3, #0]
 800987a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800987c:	4b22      	ldr	r3, [pc, #136]	; (8009908 <MX_TIM8_Init+0xa8>)
 800987e:	4a23      	ldr	r2, [pc, #140]	; (800990c <MX_TIM8_Init+0xac>)
 8009880:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8009882:	4b21      	ldr	r3, [pc, #132]	; (8009908 <MX_TIM8_Init+0xa8>)
 8009884:	2200      	movs	r2, #0
 8009886:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009888:	4b1f      	ldr	r3, [pc, #124]	; (8009908 <MX_TIM8_Init+0xa8>)
 800988a:	2200      	movs	r2, #0
 800988c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800988e:	4b1e      	ldr	r3, [pc, #120]	; (8009908 <MX_TIM8_Init+0xa8>)
 8009890:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009894:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009896:	4b1c      	ldr	r3, [pc, #112]	; (8009908 <MX_TIM8_Init+0xa8>)
 8009898:	2200      	movs	r2, #0
 800989a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800989c:	4b1a      	ldr	r3, [pc, #104]	; (8009908 <MX_TIM8_Init+0xa8>)
 800989e:	2200      	movs	r2, #0
 80098a0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80098a2:	4b19      	ldr	r3, [pc, #100]	; (8009908 <MX_TIM8_Init+0xa8>)
 80098a4:	2200      	movs	r2, #0
 80098a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80098a8:	2303      	movs	r3, #3
 80098aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80098ac:	2300      	movs	r3, #0
 80098ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80098b0:	2301      	movs	r3, #1
 80098b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80098b4:	2300      	movs	r3, #0
 80098b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80098b8:	2300      	movs	r3, #0
 80098ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80098bc:	2300      	movs	r3, #0
 80098be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80098c0:	2301      	movs	r3, #1
 80098c2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80098c4:	2300      	movs	r3, #0
 80098c6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80098c8:	2300      	movs	r3, #0
 80098ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80098cc:	f107 030c 	add.w	r3, r7, #12
 80098d0:	4619      	mov	r1, r3
 80098d2:	480d      	ldr	r0, [pc, #52]	; (8009908 <MX_TIM8_Init+0xa8>)
 80098d4:	f7fb fb1e 	bl	8004f14 <HAL_TIM_Encoder_Init>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d001      	beq.n	80098e2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80098de:	f000 f967 	bl	8009bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80098e2:	2300      	movs	r3, #0
 80098e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80098e6:	2300      	movs	r3, #0
 80098e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80098ea:	1d3b      	adds	r3, r7, #4
 80098ec:	4619      	mov	r1, r3
 80098ee:	4806      	ldr	r0, [pc, #24]	; (8009908 <MX_TIM8_Init+0xa8>)
 80098f0:	f7fc f845 	bl	800597e <HAL_TIMEx_MasterConfigSynchronization>
 80098f4:	4603      	mov	r3, r0
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d001      	beq.n	80098fe <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80098fa:	f000 f959 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80098fe:	bf00      	nop
 8009900:	3730      	adds	r7, #48	; 0x30
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	2000bef0 	.word	0x2000bef0
 800990c:	40010400 	.word	0x40010400

08009910 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b088      	sub	sp, #32
 8009914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8009916:	1d3b      	adds	r3, r7, #4
 8009918:	2200      	movs	r2, #0
 800991a:	601a      	str	r2, [r3, #0]
 800991c:	605a      	str	r2, [r3, #4]
 800991e:	609a      	str	r2, [r3, #8]
 8009920:	60da      	str	r2, [r3, #12]
 8009922:	611a      	str	r2, [r3, #16]
 8009924:	615a      	str	r2, [r3, #20]
 8009926:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8009928:	4b1f      	ldr	r3, [pc, #124]	; (80099a8 <MX_TIM12_Init+0x98>)
 800992a:	4a20      	ldr	r2, [pc, #128]	; (80099ac <MX_TIM12_Init+0x9c>)
 800992c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 800992e:	4b1e      	ldr	r3, [pc, #120]	; (80099a8 <MX_TIM12_Init+0x98>)
 8009930:	2201      	movs	r2, #1
 8009932:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009934:	4b1c      	ldr	r3, [pc, #112]	; (80099a8 <MX_TIM12_Init+0x98>)
 8009936:	2200      	movs	r2, #0
 8009938:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 840;
 800993a:	4b1b      	ldr	r3, [pc, #108]	; (80099a8 <MX_TIM12_Init+0x98>)
 800993c:	f44f 7252 	mov.w	r2, #840	; 0x348
 8009940:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009942:	4b19      	ldr	r3, [pc, #100]	; (80099a8 <MX_TIM12_Init+0x98>)
 8009944:	2200      	movs	r2, #0
 8009946:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009948:	4b17      	ldr	r3, [pc, #92]	; (80099a8 <MX_TIM12_Init+0x98>)
 800994a:	2200      	movs	r2, #0
 800994c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800994e:	4816      	ldr	r0, [pc, #88]	; (80099a8 <MX_TIM12_Init+0x98>)
 8009950:	f7fb fa77 	bl	8004e42 <HAL_TIM_PWM_Init>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d001      	beq.n	800995e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800995a:	f000 f929 	bl	8009bb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800995e:	2360      	movs	r3, #96	; 0x60
 8009960:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009962:	2300      	movs	r3, #0
 8009964:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009966:	2300      	movs	r3, #0
 8009968:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800996a:	2300      	movs	r3, #0
 800996c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800996e:	1d3b      	adds	r3, r7, #4
 8009970:	2200      	movs	r2, #0
 8009972:	4619      	mov	r1, r3
 8009974:	480c      	ldr	r0, [pc, #48]	; (80099a8 <MX_TIM12_Init+0x98>)
 8009976:	f7fb fc9f 	bl	80052b8 <HAL_TIM_PWM_ConfigChannel>
 800997a:	4603      	mov	r3, r0
 800997c:	2b00      	cmp	r3, #0
 800997e:	d001      	beq.n	8009984 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8009980:	f000 f916 	bl	8009bb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009984:	1d3b      	adds	r3, r7, #4
 8009986:	2204      	movs	r2, #4
 8009988:	4619      	mov	r1, r3
 800998a:	4807      	ldr	r0, [pc, #28]	; (80099a8 <MX_TIM12_Init+0x98>)
 800998c:	f7fb fc94 	bl	80052b8 <HAL_TIM_PWM_ConfigChannel>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d001      	beq.n	800999a <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8009996:	f000 f90b 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800999a:	4803      	ldr	r0, [pc, #12]	; (80099a8 <MX_TIM12_Init+0x98>)
 800999c:	f000 fbaa 	bl	800a0f4 <HAL_TIM_MspPostInit>

}
 80099a0:	bf00      	nop
 80099a2:	3720      	adds	r7, #32
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}
 80099a8:	2000c1d8 	.word	0x2000c1d8
 80099ac:	40001800 	.word	0x40001800

080099b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80099b4:	4b11      	ldr	r3, [pc, #68]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099b6:	4a12      	ldr	r2, [pc, #72]	; (8009a00 <MX_USART1_UART_Init+0x50>)
 80099b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80099ba:	4b10      	ldr	r3, [pc, #64]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80099c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80099c2:	4b0e      	ldr	r3, [pc, #56]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099c4:	2200      	movs	r2, #0
 80099c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80099c8:	4b0c      	ldr	r3, [pc, #48]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80099ce:	4b0b      	ldr	r3, [pc, #44]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099d0:	2200      	movs	r2, #0
 80099d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80099d4:	4b09      	ldr	r3, [pc, #36]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099d6:	220c      	movs	r2, #12
 80099d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80099da:	4b08      	ldr	r3, [pc, #32]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099dc:	2200      	movs	r2, #0
 80099de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80099e0:	4b06      	ldr	r3, [pc, #24]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099e2:	2200      	movs	r2, #0
 80099e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80099e6:	4805      	ldr	r0, [pc, #20]	; (80099fc <MX_USART1_UART_Init+0x4c>)
 80099e8:	f7fc f822 	bl	8005a30 <HAL_UART_Init>
 80099ec:	4603      	mov	r3, r0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d001      	beq.n	80099f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80099f2:	f000 f8dd 	bl	8009bb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80099f6:	bf00      	nop
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop
 80099fc:	2000c060 	.word	0x2000c060
 8009a00:	40011000 	.word	0x40011000

08009a04 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	607b      	str	r3, [r7, #4]
 8009a0e:	4b0c      	ldr	r3, [pc, #48]	; (8009a40 <MX_DMA_Init+0x3c>)
 8009a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a12:	4a0b      	ldr	r2, [pc, #44]	; (8009a40 <MX_DMA_Init+0x3c>)
 8009a14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009a18:	6313      	str	r3, [r2, #48]	; 0x30
 8009a1a:	4b09      	ldr	r3, [pc, #36]	; (8009a40 <MX_DMA_Init+0x3c>)
 8009a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a22:	607b      	str	r3, [r7, #4]
 8009a24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8009a26:	2200      	movs	r2, #0
 8009a28:	2100      	movs	r1, #0
 8009a2a:	2038      	movs	r0, #56	; 0x38
 8009a2c:	f7f8 f9a3 	bl	8001d76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8009a30:	2038      	movs	r0, #56	; 0x38
 8009a32:	f7f8 f9bc 	bl	8001dae <HAL_NVIC_EnableIRQ>

}
 8009a36:	bf00      	nop
 8009a38:	3708      	adds	r7, #8
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
 8009a3e:	bf00      	nop
 8009a40:	40023800 	.word	0x40023800

08009a44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08a      	sub	sp, #40	; 0x28
 8009a48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a4a:	f107 0314 	add.w	r3, r7, #20
 8009a4e:	2200      	movs	r2, #0
 8009a50:	601a      	str	r2, [r3, #0]
 8009a52:	605a      	str	r2, [r3, #4]
 8009a54:	609a      	str	r2, [r3, #8]
 8009a56:	60da      	str	r2, [r3, #12]
 8009a58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	613b      	str	r3, [r7, #16]
 8009a5e:	4b4f      	ldr	r3, [pc, #316]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a62:	4a4e      	ldr	r2, [pc, #312]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a64:	f043 0304 	orr.w	r3, r3, #4
 8009a68:	6313      	str	r3, [r2, #48]	; 0x30
 8009a6a:	4b4c      	ldr	r3, [pc, #304]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a6e:	f003 0304 	and.w	r3, r3, #4
 8009a72:	613b      	str	r3, [r7, #16]
 8009a74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009a76:	2300      	movs	r3, #0
 8009a78:	60fb      	str	r3, [r7, #12]
 8009a7a:	4b48      	ldr	r3, [pc, #288]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a7e:	4a47      	ldr	r2, [pc, #284]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a84:	6313      	str	r3, [r2, #48]	; 0x30
 8009a86:	4b45      	ldr	r3, [pc, #276]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a8e:	60fb      	str	r3, [r7, #12]
 8009a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009a92:	2300      	movs	r3, #0
 8009a94:	60bb      	str	r3, [r7, #8]
 8009a96:	4b41      	ldr	r3, [pc, #260]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a9a:	4a40      	ldr	r2, [pc, #256]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009a9c:	f043 0301 	orr.w	r3, r3, #1
 8009aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8009aa2:	4b3e      	ldr	r3, [pc, #248]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aa6:	f003 0301 	and.w	r3, r3, #1
 8009aaa:	60bb      	str	r3, [r7, #8]
 8009aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009aae:	2300      	movs	r3, #0
 8009ab0:	607b      	str	r3, [r7, #4]
 8009ab2:	4b3a      	ldr	r3, [pc, #232]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ab6:	4a39      	ldr	r2, [pc, #228]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009ab8:	f043 0302 	orr.w	r3, r3, #2
 8009abc:	6313      	str	r3, [r2, #48]	; 0x30
 8009abe:	4b37      	ldr	r3, [pc, #220]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac2:	f003 0302 	and.w	r3, r3, #2
 8009ac6:	607b      	str	r3, [r7, #4]
 8009ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009aca:	2300      	movs	r3, #0
 8009acc:	603b      	str	r3, [r7, #0]
 8009ace:	4b33      	ldr	r3, [pc, #204]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ad2:	4a32      	ldr	r2, [pc, #200]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009ad4:	f043 0308 	orr.w	r3, r3, #8
 8009ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8009ada:	4b30      	ldr	r3, [pc, #192]	; (8009b9c <MX_GPIO_Init+0x158>)
 8009adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ade:	f003 0308 	and.w	r3, r3, #8
 8009ae2:	603b      	str	r3, [r7, #0]
 8009ae4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f243 0104 	movw	r1, #12292	; 0x3004
 8009aec:	482c      	ldr	r0, [pc, #176]	; (8009ba0 <MX_GPIO_Init+0x15c>)
 8009aee:	f7f9 f88b 	bl	8002c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8009af2:	2200      	movs	r2, #0
 8009af4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8009af8:	482a      	ldr	r0, [pc, #168]	; (8009ba4 <MX_GPIO_Init+0x160>)
 8009afa:	f7f9 f885 	bl	8002c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8009afe:	2200      	movs	r2, #0
 8009b00:	2104      	movs	r1, #4
 8009b02:	4829      	ldr	r0, [pc, #164]	; (8009ba8 <MX_GPIO_Init+0x164>)
 8009b04:	f7f9 f880 	bl	8002c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8009b08:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009b12:	2301      	movs	r3, #1
 8009b14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009b16:	f107 0314 	add.w	r3, r7, #20
 8009b1a:	4619      	mov	r1, r3
 8009b1c:	4823      	ldr	r0, [pc, #140]	; (8009bac <MX_GPIO_Init+0x168>)
 8009b1e:	f7f8 fec1 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13;
 8009b22:	f243 0304 	movw	r3, #12292	; 0x3004
 8009b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b28:	2301      	movs	r3, #1
 8009b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b30:	2300      	movs	r3, #0
 8009b32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009b34:	f107 0314 	add.w	r3, r7, #20
 8009b38:	4619      	mov	r1, r3
 8009b3a:	4819      	ldr	r0, [pc, #100]	; (8009ba0 <MX_GPIO_Init+0x15c>)
 8009b3c:	f7f8 feb2 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8009b40:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009b44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b46:	2301      	movs	r3, #1
 8009b48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b52:	f107 0314 	add.w	r3, r7, #20
 8009b56:	4619      	mov	r1, r3
 8009b58:	4812      	ldr	r0, [pc, #72]	; (8009ba4 <MX_GPIO_Init+0x160>)
 8009b5a:	f7f8 fea3 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8009b5e:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8009b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b64:	2300      	movs	r3, #0
 8009b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009b68:	2301      	movs	r3, #1
 8009b6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b6c:	f107 0314 	add.w	r3, r7, #20
 8009b70:	4619      	mov	r1, r3
 8009b72:	480c      	ldr	r0, [pc, #48]	; (8009ba4 <MX_GPIO_Init+0x160>)
 8009b74:	f7f8 fe96 	bl	80028a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8009b78:	2304      	movs	r3, #4
 8009b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b80:	2300      	movs	r3, #0
 8009b82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b84:	2300      	movs	r3, #0
 8009b86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009b88:	f107 0314 	add.w	r3, r7, #20
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	4806      	ldr	r0, [pc, #24]	; (8009ba8 <MX_GPIO_Init+0x164>)
 8009b90:	f7f8 fe88 	bl	80028a4 <HAL_GPIO_Init>

}
 8009b94:	bf00      	nop
 8009b96:	3728      	adds	r7, #40	; 0x28
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	40023800 	.word	0x40023800
 8009ba0:	40020400 	.word	0x40020400
 8009ba4:	40020000 	.word	0x40020000
 8009ba8:	40020c00 	.word	0x40020c00
 8009bac:	40020800 	.word	0x40020800

08009bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8009bb4:	bf00      	nop
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr
	...

08009bc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b083      	sub	sp, #12
 8009bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	607b      	str	r3, [r7, #4]
 8009bca:	4b10      	ldr	r3, [pc, #64]	; (8009c0c <HAL_MspInit+0x4c>)
 8009bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bce:	4a0f      	ldr	r2, [pc, #60]	; (8009c0c <HAL_MspInit+0x4c>)
 8009bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8009bd6:	4b0d      	ldr	r3, [pc, #52]	; (8009c0c <HAL_MspInit+0x4c>)
 8009bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bde:	607b      	str	r3, [r7, #4]
 8009be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009be2:	2300      	movs	r3, #0
 8009be4:	603b      	str	r3, [r7, #0]
 8009be6:	4b09      	ldr	r3, [pc, #36]	; (8009c0c <HAL_MspInit+0x4c>)
 8009be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bea:	4a08      	ldr	r2, [pc, #32]	; (8009c0c <HAL_MspInit+0x4c>)
 8009bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8009bf2:	4b06      	ldr	r3, [pc, #24]	; (8009c0c <HAL_MspInit+0x4c>)
 8009bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bfa:	603b      	str	r3, [r7, #0]
 8009bfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009bfe:	bf00      	nop
 8009c00:	370c      	adds	r7, #12
 8009c02:	46bd      	mov	sp, r7
 8009c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c08:	4770      	bx	lr
 8009c0a:	bf00      	nop
 8009c0c:	40023800 	.word	0x40023800

08009c10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b08c      	sub	sp, #48	; 0x30
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c18:	f107 031c 	add.w	r3, r7, #28
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	601a      	str	r2, [r3, #0]
 8009c20:	605a      	str	r2, [r3, #4]
 8009c22:	609a      	str	r2, [r3, #8]
 8009c24:	60da      	str	r2, [r3, #12]
 8009c26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a49      	ldr	r2, [pc, #292]	; (8009d54 <HAL_ADC_MspInit+0x144>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	f040 808c 	bne.w	8009d4c <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8009c34:	2300      	movs	r3, #0
 8009c36:	61bb      	str	r3, [r7, #24]
 8009c38:	4b47      	ldr	r3, [pc, #284]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c3c:	4a46      	ldr	r2, [pc, #280]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c42:	6453      	str	r3, [r2, #68]	; 0x44
 8009c44:	4b44      	ldr	r3, [pc, #272]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c4c:	61bb      	str	r3, [r7, #24]
 8009c4e:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009c50:	2300      	movs	r3, #0
 8009c52:	617b      	str	r3, [r7, #20]
 8009c54:	4b40      	ldr	r3, [pc, #256]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c58:	4a3f      	ldr	r2, [pc, #252]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c5a:	f043 0304 	orr.w	r3, r3, #4
 8009c5e:	6313      	str	r3, [r2, #48]	; 0x30
 8009c60:	4b3d      	ldr	r3, [pc, #244]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c64:	f003 0304 	and.w	r3, r3, #4
 8009c68:	617b      	str	r3, [r7, #20]
 8009c6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	613b      	str	r3, [r7, #16]
 8009c70:	4b39      	ldr	r3, [pc, #228]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c74:	4a38      	ldr	r2, [pc, #224]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c76:	f043 0301 	orr.w	r3, r3, #1
 8009c7a:	6313      	str	r3, [r2, #48]	; 0x30
 8009c7c:	4b36      	ldr	r3, [pc, #216]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c80:	f003 0301 	and.w	r3, r3, #1
 8009c84:	613b      	str	r3, [r7, #16]
 8009c86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c88:	2300      	movs	r3, #0
 8009c8a:	60fb      	str	r3, [r7, #12]
 8009c8c:	4b32      	ldr	r3, [pc, #200]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c90:	4a31      	ldr	r2, [pc, #196]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c92:	f043 0302 	orr.w	r3, r3, #2
 8009c96:	6313      	str	r3, [r2, #48]	; 0x30
 8009c98:	4b2f      	ldr	r3, [pc, #188]	; (8009d58 <HAL_ADC_MspInit+0x148>)
 8009c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	60fb      	str	r3, [r7, #12]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8009ca4:	233f      	movs	r3, #63	; 0x3f
 8009ca6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009ca8:	2303      	movs	r3, #3
 8009caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cac:	2300      	movs	r3, #0
 8009cae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009cb0:	f107 031c 	add.w	r3, r7, #28
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	4829      	ldr	r0, [pc, #164]	; (8009d5c <HAL_ADC_MspInit+0x14c>)
 8009cb8:	f7f8 fdf4 	bl	80028a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8009cbc:	23ff      	movs	r3, #255	; 0xff
 8009cbe:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009cc8:	f107 031c 	add.w	r3, r7, #28
 8009ccc:	4619      	mov	r1, r3
 8009cce:	4824      	ldr	r0, [pc, #144]	; (8009d60 <HAL_ADC_MspInit+0x150>)
 8009cd0:	f7f8 fde8 	bl	80028a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8009cd4:	2303      	movs	r3, #3
 8009cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009cd8:	2303      	movs	r3, #3
 8009cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ce0:	f107 031c 	add.w	r3, r7, #28
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	481f      	ldr	r0, [pc, #124]	; (8009d64 <HAL_ADC_MspInit+0x154>)
 8009ce8:	f7f8 fddc 	bl	80028a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8009cec:	4b1e      	ldr	r3, [pc, #120]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009cee:	4a1f      	ldr	r2, [pc, #124]	; (8009d6c <HAL_ADC_MspInit+0x15c>)
 8009cf0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8009cf2:	4b1d      	ldr	r3, [pc, #116]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009cf8:	4b1b      	ldr	r3, [pc, #108]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009cfe:	4b1a      	ldr	r3, [pc, #104]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8009d04:	4b18      	ldr	r3, [pc, #96]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009d0a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009d0c:	4b16      	ldr	r3, [pc, #88]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009d12:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009d14:	4b14      	ldr	r3, [pc, #80]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009d1a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8009d1c:	4b12      	ldr	r3, [pc, #72]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009d22:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8009d24:	4b10      	ldr	r3, [pc, #64]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d26:	2200      	movs	r2, #0
 8009d28:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009d2a:	4b0f      	ldr	r3, [pc, #60]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8009d30:	480d      	ldr	r0, [pc, #52]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d32:	f7f8 f857 	bl	8001de4 <HAL_DMA_Init>
 8009d36:	4603      	mov	r3, r0
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d001      	beq.n	8009d40 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8009d3c:	f7ff ff38 	bl	8009bb0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	4a09      	ldr	r2, [pc, #36]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d44:	639a      	str	r2, [r3, #56]	; 0x38
 8009d46:	4a08      	ldr	r2, [pc, #32]	; (8009d68 <HAL_ADC_MspInit+0x158>)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8009d4c:	bf00      	nop
 8009d4e:	3730      	adds	r7, #48	; 0x30
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bd80      	pop	{r7, pc}
 8009d54:	40012000 	.word	0x40012000
 8009d58:	40023800 	.word	0x40023800
 8009d5c:	40020800 	.word	0x40020800
 8009d60:	40020000 	.word	0x40020000
 8009d64:	40020400 	.word	0x40020400
 8009d68:	2000c0a0 	.word	0x2000c0a0
 8009d6c:	40026410 	.word	0x40026410

08009d70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b08c      	sub	sp, #48	; 0x30
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d78:	f107 031c 	add.w	r3, r7, #28
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	601a      	str	r2, [r3, #0]
 8009d80:	605a      	str	r2, [r3, #4]
 8009d82:	609a      	str	r2, [r3, #8]
 8009d84:	60da      	str	r2, [r3, #12]
 8009d86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a33      	ldr	r2, [pc, #204]	; (8009e5c <HAL_I2C_MspInit+0xec>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d12d      	bne.n	8009dee <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009d92:	2300      	movs	r3, #0
 8009d94:	61bb      	str	r3, [r7, #24]
 8009d96:	4b32      	ldr	r3, [pc, #200]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d9a:	4a31      	ldr	r2, [pc, #196]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009d9c:	f043 0302 	orr.w	r3, r3, #2
 8009da0:	6313      	str	r3, [r2, #48]	; 0x30
 8009da2:	4b2f      	ldr	r3, [pc, #188]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da6:	f003 0302 	and.w	r3, r3, #2
 8009daa:	61bb      	str	r3, [r7, #24]
 8009dac:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009dae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009db4:	2312      	movs	r3, #18
 8009db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009db8:	2301      	movs	r3, #1
 8009dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009dbc:	2303      	movs	r3, #3
 8009dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009dc0:	2304      	movs	r3, #4
 8009dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009dc4:	f107 031c 	add.w	r3, r7, #28
 8009dc8:	4619      	mov	r1, r3
 8009dca:	4826      	ldr	r0, [pc, #152]	; (8009e64 <HAL_I2C_MspInit+0xf4>)
 8009dcc:	f7f8 fd6a 	bl	80028a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	617b      	str	r3, [r7, #20]
 8009dd4:	4b22      	ldr	r3, [pc, #136]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dd8:	4a21      	ldr	r2, [pc, #132]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009dda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009dde:	6413      	str	r3, [r2, #64]	; 0x40
 8009de0:	4b1f      	ldr	r3, [pc, #124]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009de8:	617b      	str	r3, [r7, #20]
 8009dea:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8009dec:	e031      	b.n	8009e52 <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a1d      	ldr	r2, [pc, #116]	; (8009e68 <HAL_I2C_MspInit+0xf8>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d12c      	bne.n	8009e52 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009df8:	2300      	movs	r3, #0
 8009dfa:	613b      	str	r3, [r7, #16]
 8009dfc:	4b18      	ldr	r3, [pc, #96]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e00:	4a17      	ldr	r2, [pc, #92]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009e02:	f043 0302 	orr.w	r3, r3, #2
 8009e06:	6313      	str	r3, [r2, #48]	; 0x30
 8009e08:	4b15      	ldr	r3, [pc, #84]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e0c:	f003 0302 	and.w	r3, r3, #2
 8009e10:	613b      	str	r3, [r7, #16]
 8009e12:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8009e14:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009e1a:	2312      	movs	r3, #18
 8009e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e22:	2303      	movs	r3, #3
 8009e24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8009e26:	2304      	movs	r3, #4
 8009e28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009e2a:	f107 031c 	add.w	r3, r7, #28
 8009e2e:	4619      	mov	r1, r3
 8009e30:	480c      	ldr	r0, [pc, #48]	; (8009e64 <HAL_I2C_MspInit+0xf4>)
 8009e32:	f7f8 fd37 	bl	80028a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8009e36:	2300      	movs	r3, #0
 8009e38:	60fb      	str	r3, [r7, #12]
 8009e3a:	4b09      	ldr	r3, [pc, #36]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e3e:	4a08      	ldr	r2, [pc, #32]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009e40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009e44:	6413      	str	r3, [r2, #64]	; 0x40
 8009e46:	4b06      	ldr	r3, [pc, #24]	; (8009e60 <HAL_I2C_MspInit+0xf0>)
 8009e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e4e:	60fb      	str	r3, [r7, #12]
 8009e50:	68fb      	ldr	r3, [r7, #12]
}
 8009e52:	bf00      	nop
 8009e54:	3730      	adds	r7, #48	; 0x30
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	40005400 	.word	0x40005400
 8009e60:	40023800 	.word	0x40023800
 8009e64:	40020400 	.word	0x40020400
 8009e68:	40005800 	.word	0x40005800

08009e6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b08a      	sub	sp, #40	; 0x28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e74:	f107 0314 	add.w	r3, r7, #20
 8009e78:	2200      	movs	r2, #0
 8009e7a:	601a      	str	r2, [r3, #0]
 8009e7c:	605a      	str	r2, [r3, #4]
 8009e7e:	609a      	str	r2, [r3, #8]
 8009e80:	60da      	str	r2, [r3, #12]
 8009e82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	4a19      	ldr	r2, [pc, #100]	; (8009ef0 <HAL_SPI_MspInit+0x84>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d12b      	bne.n	8009ee6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8009e8e:	2300      	movs	r3, #0
 8009e90:	613b      	str	r3, [r7, #16]
 8009e92:	4b18      	ldr	r3, [pc, #96]	; (8009ef4 <HAL_SPI_MspInit+0x88>)
 8009e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e96:	4a17      	ldr	r2, [pc, #92]	; (8009ef4 <HAL_SPI_MspInit+0x88>)
 8009e98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8009e9e:	4b15      	ldr	r3, [pc, #84]	; (8009ef4 <HAL_SPI_MspInit+0x88>)
 8009ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ea2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ea6:	613b      	str	r3, [r7, #16]
 8009ea8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009eaa:	2300      	movs	r3, #0
 8009eac:	60fb      	str	r3, [r7, #12]
 8009eae:	4b11      	ldr	r3, [pc, #68]	; (8009ef4 <HAL_SPI_MspInit+0x88>)
 8009eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb2:	4a10      	ldr	r2, [pc, #64]	; (8009ef4 <HAL_SPI_MspInit+0x88>)
 8009eb4:	f043 0302 	orr.w	r3, r3, #2
 8009eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8009eba:	4b0e      	ldr	r3, [pc, #56]	; (8009ef4 <HAL_SPI_MspInit+0x88>)
 8009ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ebe:	f003 0302 	and.w	r3, r3, #2
 8009ec2:	60fb      	str	r3, [r7, #12]
 8009ec4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8009ec6:	2338      	movs	r3, #56	; 0x38
 8009ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009eca:	2302      	movs	r3, #2
 8009ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009ed2:	2303      	movs	r3, #3
 8009ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8009ed6:	2305      	movs	r3, #5
 8009ed8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009eda:	f107 0314 	add.w	r3, r7, #20
 8009ede:	4619      	mov	r1, r3
 8009ee0:	4805      	ldr	r0, [pc, #20]	; (8009ef8 <HAL_SPI_MspInit+0x8c>)
 8009ee2:	f7f8 fcdf 	bl	80028a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8009ee6:	bf00      	nop
 8009ee8:	3728      	adds	r7, #40	; 0x28
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
 8009eee:	bf00      	nop
 8009ef0:	40013000 	.word	0x40013000
 8009ef4:	40023800 	.word	0x40023800
 8009ef8:	40020400 	.word	0x40020400

08009efc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b08c      	sub	sp, #48	; 0x30
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f04:	f107 031c 	add.w	r3, r7, #28
 8009f08:	2200      	movs	r2, #0
 8009f0a:	601a      	str	r2, [r3, #0]
 8009f0c:	605a      	str	r2, [r3, #4]
 8009f0e:	609a      	str	r2, [r3, #8]
 8009f10:	60da      	str	r2, [r3, #12]
 8009f12:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a32      	ldr	r2, [pc, #200]	; (8009fe4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d12d      	bne.n	8009f7a <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009f1e:	2300      	movs	r3, #0
 8009f20:	61bb      	str	r3, [r7, #24]
 8009f22:	4b31      	ldr	r3, [pc, #196]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f26:	4a30      	ldr	r2, [pc, #192]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f28:	f043 0301 	orr.w	r3, r3, #1
 8009f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8009f2e:	4b2e      	ldr	r3, [pc, #184]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f32:	f003 0301 	and.w	r3, r3, #1
 8009f36:	61bb      	str	r3, [r7, #24]
 8009f38:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	617b      	str	r3, [r7, #20]
 8009f3e:	4b2a      	ldr	r3, [pc, #168]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f42:	4a29      	ldr	r2, [pc, #164]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f44:	f043 0301 	orr.w	r3, r3, #1
 8009f48:	6313      	str	r3, [r2, #48]	; 0x30
 8009f4a:	4b27      	ldr	r3, [pc, #156]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f4e:	f003 0301 	and.w	r3, r3, #1
 8009f52:	617b      	str	r3, [r7, #20]
 8009f54:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009f56:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f60:	2300      	movs	r3, #0
 8009f62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f64:	2300      	movs	r3, #0
 8009f66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f6c:	f107 031c 	add.w	r3, r7, #28
 8009f70:	4619      	mov	r1, r3
 8009f72:	481e      	ldr	r0, [pc, #120]	; (8009fec <HAL_TIM_Encoder_MspInit+0xf0>)
 8009f74:	f7f8 fc96 	bl	80028a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8009f78:	e030      	b.n	8009fdc <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM8)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4a1c      	ldr	r2, [pc, #112]	; (8009ff0 <HAL_TIM_Encoder_MspInit+0xf4>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d12b      	bne.n	8009fdc <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009f84:	2300      	movs	r3, #0
 8009f86:	613b      	str	r3, [r7, #16]
 8009f88:	4b17      	ldr	r3, [pc, #92]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f8c:	4a16      	ldr	r2, [pc, #88]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f8e:	f043 0302 	orr.w	r3, r3, #2
 8009f92:	6453      	str	r3, [r2, #68]	; 0x44
 8009f94:	4b14      	ldr	r3, [pc, #80]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f98:	f003 0302 	and.w	r3, r3, #2
 8009f9c:	613b      	str	r3, [r7, #16]
 8009f9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60fb      	str	r3, [r7, #12]
 8009fa4:	4b10      	ldr	r3, [pc, #64]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fa8:	4a0f      	ldr	r2, [pc, #60]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009faa:	f043 0304 	orr.w	r3, r3, #4
 8009fae:	6313      	str	r3, [r2, #48]	; 0x30
 8009fb0:	4b0d      	ldr	r3, [pc, #52]	; (8009fe8 <HAL_TIM_Encoder_MspInit+0xec>)
 8009fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fb4:	f003 0304 	and.w	r3, r3, #4
 8009fb8:	60fb      	str	r3, [r7, #12]
 8009fba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009fbc:	23c0      	movs	r3, #192	; 0xc0
 8009fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fc0:	2302      	movs	r3, #2
 8009fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8009fcc:	2303      	movs	r3, #3
 8009fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009fd0:	f107 031c 	add.w	r3, r7, #28
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	4807      	ldr	r0, [pc, #28]	; (8009ff4 <HAL_TIM_Encoder_MspInit+0xf8>)
 8009fd8:	f7f8 fc64 	bl	80028a4 <HAL_GPIO_Init>
}
 8009fdc:	bf00      	nop
 8009fde:	3730      	adds	r7, #48	; 0x30
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	40010000 	.word	0x40010000
 8009fe8:	40023800 	.word	0x40023800
 8009fec:	40020000 	.word	0x40020000
 8009ff0:	40010400 	.word	0x40010400
 8009ff4:	40020800 	.word	0x40020800

08009ff8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b085      	sub	sp, #20
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a15      	ldr	r2, [pc, #84]	; (800a05c <HAL_TIM_PWM_MspInit+0x64>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d10e      	bne.n	800a028 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a00a:	2300      	movs	r3, #0
 800a00c:	60fb      	str	r3, [r7, #12]
 800a00e:	4b14      	ldr	r3, [pc, #80]	; (800a060 <HAL_TIM_PWM_MspInit+0x68>)
 800a010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a012:	4a13      	ldr	r2, [pc, #76]	; (800a060 <HAL_TIM_PWM_MspInit+0x68>)
 800a014:	f043 0302 	orr.w	r3, r3, #2
 800a018:	6413      	str	r3, [r2, #64]	; 0x40
 800a01a:	4b11      	ldr	r3, [pc, #68]	; (800a060 <HAL_TIM_PWM_MspInit+0x68>)
 800a01c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01e:	f003 0302 	and.w	r3, r3, #2
 800a022:	60fb      	str	r3, [r7, #12]
 800a024:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800a026:	e012      	b.n	800a04e <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM12)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a0d      	ldr	r2, [pc, #52]	; (800a064 <HAL_TIM_PWM_MspInit+0x6c>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d10d      	bne.n	800a04e <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800a032:	2300      	movs	r3, #0
 800a034:	60bb      	str	r3, [r7, #8]
 800a036:	4b0a      	ldr	r3, [pc, #40]	; (800a060 <HAL_TIM_PWM_MspInit+0x68>)
 800a038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a03a:	4a09      	ldr	r2, [pc, #36]	; (800a060 <HAL_TIM_PWM_MspInit+0x68>)
 800a03c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a040:	6413      	str	r3, [r2, #64]	; 0x40
 800a042:	4b07      	ldr	r3, [pc, #28]	; (800a060 <HAL_TIM_PWM_MspInit+0x68>)
 800a044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a04a:	60bb      	str	r3, [r7, #8]
 800a04c:	68bb      	ldr	r3, [r7, #8]
}
 800a04e:	bf00      	nop
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	40000400 	.word	0x40000400
 800a060:	40023800 	.word	0x40023800
 800a064:	40001800 	.word	0x40001800

0800a068 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a1c      	ldr	r2, [pc, #112]	; (800a0e8 <HAL_TIM_Base_MspInit+0x80>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d116      	bne.n	800a0a8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800a07a:	2300      	movs	r3, #0
 800a07c:	60fb      	str	r3, [r7, #12]
 800a07e:	4b1b      	ldr	r3, [pc, #108]	; (800a0ec <HAL_TIM_Base_MspInit+0x84>)
 800a080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a082:	4a1a      	ldr	r2, [pc, #104]	; (800a0ec <HAL_TIM_Base_MspInit+0x84>)
 800a084:	f043 0310 	orr.w	r3, r3, #16
 800a088:	6413      	str	r3, [r2, #64]	; 0x40
 800a08a:	4b18      	ldr	r3, [pc, #96]	; (800a0ec <HAL_TIM_Base_MspInit+0x84>)
 800a08c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a08e:	f003 0310 	and.w	r3, r3, #16
 800a092:	60fb      	str	r3, [r7, #12]
 800a094:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800a096:	2200      	movs	r2, #0
 800a098:	2100      	movs	r1, #0
 800a09a:	2036      	movs	r0, #54	; 0x36
 800a09c:	f7f7 fe6b 	bl	8001d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800a0a0:	2036      	movs	r0, #54	; 0x36
 800a0a2:	f7f7 fe84 	bl	8001dae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800a0a6:	e01a      	b.n	800a0de <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4a10      	ldr	r2, [pc, #64]	; (800a0f0 <HAL_TIM_Base_MspInit+0x88>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	d115      	bne.n	800a0de <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	60bb      	str	r3, [r7, #8]
 800a0b6:	4b0d      	ldr	r3, [pc, #52]	; (800a0ec <HAL_TIM_Base_MspInit+0x84>)
 800a0b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ba:	4a0c      	ldr	r2, [pc, #48]	; (800a0ec <HAL_TIM_Base_MspInit+0x84>)
 800a0bc:	f043 0320 	orr.w	r3, r3, #32
 800a0c0:	6413      	str	r3, [r2, #64]	; 0x40
 800a0c2:	4b0a      	ldr	r3, [pc, #40]	; (800a0ec <HAL_TIM_Base_MspInit+0x84>)
 800a0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0c6:	f003 0320 	and.w	r3, r3, #32
 800a0ca:	60bb      	str	r3, [r7, #8]
 800a0cc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	2037      	movs	r0, #55	; 0x37
 800a0d4:	f7f7 fe4f 	bl	8001d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800a0d8:	2037      	movs	r0, #55	; 0x37
 800a0da:	f7f7 fe68 	bl	8001dae <HAL_NVIC_EnableIRQ>
}
 800a0de:	bf00      	nop
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	40001000 	.word	0x40001000
 800a0ec:	40023800 	.word	0x40023800
 800a0f0:	40001400 	.word	0x40001400

0800a0f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b08a      	sub	sp, #40	; 0x28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0fc:	f107 0314 	add.w	r3, r7, #20
 800a100:	2200      	movs	r2, #0
 800a102:	601a      	str	r2, [r3, #0]
 800a104:	605a      	str	r2, [r3, #4]
 800a106:	609a      	str	r2, [r3, #8]
 800a108:	60da      	str	r2, [r3, #12]
 800a10a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a25      	ldr	r2, [pc, #148]	; (800a1a8 <HAL_TIM_MspPostInit+0xb4>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d11f      	bne.n	800a156 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a116:	2300      	movs	r3, #0
 800a118:	613b      	str	r3, [r7, #16]
 800a11a:	4b24      	ldr	r3, [pc, #144]	; (800a1ac <HAL_TIM_MspPostInit+0xb8>)
 800a11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a11e:	4a23      	ldr	r2, [pc, #140]	; (800a1ac <HAL_TIM_MspPostInit+0xb8>)
 800a120:	f043 0304 	orr.w	r3, r3, #4
 800a124:	6313      	str	r3, [r2, #48]	; 0x30
 800a126:	4b21      	ldr	r3, [pc, #132]	; (800a1ac <HAL_TIM_MspPostInit+0xb8>)
 800a128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a12a:	f003 0304 	and.w	r3, r3, #4
 800a12e:	613b      	str	r3, [r7, #16]
 800a130:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration    
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a132:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a138:	2302      	movs	r3, #2
 800a13a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a13c:	2300      	movs	r3, #0
 800a13e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a140:	2300      	movs	r3, #0
 800a142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a144:	2302      	movs	r3, #2
 800a146:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a148:	f107 0314 	add.w	r3, r7, #20
 800a14c:	4619      	mov	r1, r3
 800a14e:	4818      	ldr	r0, [pc, #96]	; (800a1b0 <HAL_TIM_MspPostInit+0xbc>)
 800a150:	f7f8 fba8 	bl	80028a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800a154:	e023      	b.n	800a19e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM12)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4a16      	ldr	r2, [pc, #88]	; (800a1b4 <HAL_TIM_MspPostInit+0xc0>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d11e      	bne.n	800a19e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a160:	2300      	movs	r3, #0
 800a162:	60fb      	str	r3, [r7, #12]
 800a164:	4b11      	ldr	r3, [pc, #68]	; (800a1ac <HAL_TIM_MspPostInit+0xb8>)
 800a166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a168:	4a10      	ldr	r2, [pc, #64]	; (800a1ac <HAL_TIM_MspPostInit+0xb8>)
 800a16a:	f043 0302 	orr.w	r3, r3, #2
 800a16e:	6313      	str	r3, [r2, #48]	; 0x30
 800a170:	4b0e      	ldr	r3, [pc, #56]	; (800a1ac <HAL_TIM_MspPostInit+0xb8>)
 800a172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a174:	f003 0302 	and.w	r3, r3, #2
 800a178:	60fb      	str	r3, [r7, #12]
 800a17a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800a17c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800a180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a182:	2302      	movs	r3, #2
 800a184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a186:	2300      	movs	r3, #0
 800a188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a18a:	2300      	movs	r3, #0
 800a18c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800a18e:	2309      	movs	r3, #9
 800a190:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a192:	f107 0314 	add.w	r3, r7, #20
 800a196:	4619      	mov	r1, r3
 800a198:	4807      	ldr	r0, [pc, #28]	; (800a1b8 <HAL_TIM_MspPostInit+0xc4>)
 800a19a:	f7f8 fb83 	bl	80028a4 <HAL_GPIO_Init>
}
 800a19e:	bf00      	nop
 800a1a0:	3728      	adds	r7, #40	; 0x28
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	40000400 	.word	0x40000400
 800a1ac:	40023800 	.word	0x40023800
 800a1b0:	40020800 	.word	0x40020800
 800a1b4:	40001800 	.word	0x40001800
 800a1b8:	40020400 	.word	0x40020400

0800a1bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b08a      	sub	sp, #40	; 0x28
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a1c4:	f107 0314 	add.w	r3, r7, #20
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	601a      	str	r2, [r3, #0]
 800a1cc:	605a      	str	r2, [r3, #4]
 800a1ce:	609a      	str	r2, [r3, #8]
 800a1d0:	60da      	str	r2, [r3, #12]
 800a1d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	4a19      	ldr	r2, [pc, #100]	; (800a240 <HAL_UART_MspInit+0x84>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d12b      	bne.n	800a236 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a1de:	2300      	movs	r3, #0
 800a1e0:	613b      	str	r3, [r7, #16]
 800a1e2:	4b18      	ldr	r3, [pc, #96]	; (800a244 <HAL_UART_MspInit+0x88>)
 800a1e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1e6:	4a17      	ldr	r2, [pc, #92]	; (800a244 <HAL_UART_MspInit+0x88>)
 800a1e8:	f043 0310 	orr.w	r3, r3, #16
 800a1ec:	6453      	str	r3, [r2, #68]	; 0x44
 800a1ee:	4b15      	ldr	r3, [pc, #84]	; (800a244 <HAL_UART_MspInit+0x88>)
 800a1f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1f2:	f003 0310 	and.w	r3, r3, #16
 800a1f6:	613b      	str	r3, [r7, #16]
 800a1f8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	60fb      	str	r3, [r7, #12]
 800a1fe:	4b11      	ldr	r3, [pc, #68]	; (800a244 <HAL_UART_MspInit+0x88>)
 800a200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a202:	4a10      	ldr	r2, [pc, #64]	; (800a244 <HAL_UART_MspInit+0x88>)
 800a204:	f043 0302 	orr.w	r3, r3, #2
 800a208:	6313      	str	r3, [r2, #48]	; 0x30
 800a20a:	4b0e      	ldr	r3, [pc, #56]	; (800a244 <HAL_UART_MspInit+0x88>)
 800a20c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a20e:	f003 0302 	and.w	r3, r3, #2
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a216:	23c0      	movs	r3, #192	; 0xc0
 800a218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a21a:	2302      	movs	r3, #2
 800a21c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a21e:	2301      	movs	r3, #1
 800a220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a222:	2303      	movs	r3, #3
 800a224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a226:	2307      	movs	r3, #7
 800a228:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a22a:	f107 0314 	add.w	r3, r7, #20
 800a22e:	4619      	mov	r1, r3
 800a230:	4805      	ldr	r0, [pc, #20]	; (800a248 <HAL_UART_MspInit+0x8c>)
 800a232:	f7f8 fb37 	bl	80028a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800a236:	bf00      	nop
 800a238:	3728      	adds	r7, #40	; 0x28
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	40011000 	.word	0x40011000
 800a244:	40023800 	.word	0x40023800
 800a248:	40020400 	.word	0x40020400

0800a24c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a24c:	b480      	push	{r7}
 800a24e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a250:	bf00      	nop
 800a252:	46bd      	mov	sp, r7
 800a254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a258:	4770      	bx	lr

0800a25a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a25a:	b480      	push	{r7}
 800a25c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a25e:	e7fe      	b.n	800a25e <HardFault_Handler+0x4>

0800a260 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a260:	b480      	push	{r7}
 800a262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a264:	e7fe      	b.n	800a264 <MemManage_Handler+0x4>

0800a266 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a266:	b480      	push	{r7}
 800a268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a26a:	e7fe      	b.n	800a26a <BusFault_Handler+0x4>

0800a26c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a26c:	b480      	push	{r7}
 800a26e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a270:	e7fe      	b.n	800a270 <UsageFault_Handler+0x4>

0800a272 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a272:	b480      	push	{r7}
 800a274:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a276:	bf00      	nop
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a280:	b480      	push	{r7}
 800a282:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a284:	bf00      	nop
 800a286:	46bd      	mov	sp, r7
 800a288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28c:	4770      	bx	lr

0800a28e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a28e:	b480      	push	{r7}
 800a290:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a292:	bf00      	nop
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr

0800a29c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a2a0:	f7f7 f858 	bl	8001354 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a2a4:	bf00      	nop
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800a2ac:	4802      	ldr	r0, [pc, #8]	; (800a2b8 <TIM6_DAC_IRQHandler+0x10>)
 800a2ae:	f7fa fefa 	bl	80050a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800a2b2:	bf00      	nop
 800a2b4:	bd80      	pop	{r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	2000c100 	.word	0x2000c100

0800a2bc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800a2c0:	4802      	ldr	r0, [pc, #8]	; (800a2cc <TIM7_IRQHandler+0x10>)
 800a2c2:	f7fa fef0 	bl	80050a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800a2c6:	bf00      	nop
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	2000c218 	.word	0x2000c218

0800a2d0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800a2d4:	4802      	ldr	r0, [pc, #8]	; (800a2e0 <DMA2_Stream0_IRQHandler+0x10>)
 800a2d6:	f7f7 fe93 	bl	8002000 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800a2da:	bf00      	nop
 800a2dc:	bd80      	pop	{r7, pc}
 800a2de:	bf00      	nop
 800a2e0:	2000c0a0 	.word	0x2000c0a0

0800a2e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b086      	sub	sp, #24
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	60f8      	str	r0, [r7, #12]
 800a2ec:	60b9      	str	r1, [r7, #8]
 800a2ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	617b      	str	r3, [r7, #20]
 800a2f4:	e00a      	b.n	800a30c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a2f6:	f3af 8000 	nop.w
 800a2fa:	4601      	mov	r1, r0
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	1c5a      	adds	r2, r3, #1
 800a300:	60ba      	str	r2, [r7, #8]
 800a302:	b2ca      	uxtb	r2, r1
 800a304:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	3301      	adds	r3, #1
 800a30a:	617b      	str	r3, [r7, #20]
 800a30c:	697a      	ldr	r2, [r7, #20]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	429a      	cmp	r2, r3
 800a312:	dbf0      	blt.n	800a2f6 <_read+0x12>
	}

return len;
 800a314:	687b      	ldr	r3, [r7, #4]
}
 800a316:	4618      	mov	r0, r3
 800a318:	3718      	adds	r7, #24
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a31e:	b580      	push	{r7, lr}
 800a320:	b086      	sub	sp, #24
 800a322:	af00      	add	r7, sp, #0
 800a324:	60f8      	str	r0, [r7, #12]
 800a326:	60b9      	str	r1, [r7, #8]
 800a328:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a32a:	2300      	movs	r3, #0
 800a32c:	617b      	str	r3, [r7, #20]
 800a32e:	e009      	b.n	800a344 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	1c5a      	adds	r2, r3, #1
 800a334:	60ba      	str	r2, [r7, #8]
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	4618      	mov	r0, r3
 800a33a:	f7fc fb19 	bl	8006970 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a33e:	697b      	ldr	r3, [r7, #20]
 800a340:	3301      	adds	r3, #1
 800a342:	617b      	str	r3, [r7, #20]
 800a344:	697a      	ldr	r2, [r7, #20]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	429a      	cmp	r2, r3
 800a34a:	dbf1      	blt.n	800a330 <_write+0x12>
	}
	return len;
 800a34c:	687b      	ldr	r3, [r7, #4]
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3718      	adds	r7, #24
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <_close>:

int _close(int file)
{
 800a356:	b480      	push	{r7}
 800a358:	b083      	sub	sp, #12
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
	return -1;
 800a35e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a362:	4618      	mov	r0, r3
 800a364:	370c      	adds	r7, #12
 800a366:	46bd      	mov	sp, r7
 800a368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36c:	4770      	bx	lr

0800a36e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a36e:	b480      	push	{r7}
 800a370:	b083      	sub	sp, #12
 800a372:	af00      	add	r7, sp, #0
 800a374:	6078      	str	r0, [r7, #4]
 800a376:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a37e:	605a      	str	r2, [r3, #4]
	return 0;
 800a380:	2300      	movs	r3, #0
}
 800a382:	4618      	mov	r0, r3
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr

0800a38e <_isatty>:

int _isatty(int file)
{
 800a38e:	b480      	push	{r7}
 800a390:	b083      	sub	sp, #12
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
	return 1;
 800a396:	2301      	movs	r3, #1
}
 800a398:	4618      	mov	r0, r3
 800a39a:	370c      	adds	r7, #12
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr

0800a3a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	607a      	str	r2, [r7, #4]
	return 0;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3714      	adds	r7, #20
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
	...

0800a3c0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800a3c8:	4b11      	ldr	r3, [pc, #68]	; (800a410 <_sbrk+0x50>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d102      	bne.n	800a3d6 <_sbrk+0x16>
		heap_end = &end;
 800a3d0:	4b0f      	ldr	r3, [pc, #60]	; (800a410 <_sbrk+0x50>)
 800a3d2:	4a10      	ldr	r2, [pc, #64]	; (800a414 <_sbrk+0x54>)
 800a3d4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800a3d6:	4b0e      	ldr	r3, [pc, #56]	; (800a410 <_sbrk+0x50>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800a3dc:	4b0c      	ldr	r3, [pc, #48]	; (800a410 <_sbrk+0x50>)
 800a3de:	681a      	ldr	r2, [r3, #0]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4413      	add	r3, r2
 800a3e4:	466a      	mov	r2, sp
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d907      	bls.n	800a3fa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800a3ea:	f000 f875 	bl	800a4d8 <__errno>
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	230c      	movs	r3, #12
 800a3f2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800a3f4:	f04f 33ff 	mov.w	r3, #4294967295
 800a3f8:	e006      	b.n	800a408 <_sbrk+0x48>
	}

	heap_end += incr;
 800a3fa:	4b05      	ldr	r3, [pc, #20]	; (800a410 <_sbrk+0x50>)
 800a3fc:	681a      	ldr	r2, [r3, #0]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	4413      	add	r3, r2
 800a402:	4a03      	ldr	r2, [pc, #12]	; (800a410 <_sbrk+0x50>)
 800a404:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800a406:	68fb      	ldr	r3, [r7, #12]
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3710      	adds	r7, #16
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}
 800a410:	20000264 	.word	0x20000264
 800a414:	2000c260 	.word	0x2000c260

0800a418 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a418:	b480      	push	{r7}
 800a41a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a41c:	4b16      	ldr	r3, [pc, #88]	; (800a478 <SystemInit+0x60>)
 800a41e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a422:	4a15      	ldr	r2, [pc, #84]	; (800a478 <SystemInit+0x60>)
 800a424:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a428:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a42c:	4b13      	ldr	r3, [pc, #76]	; (800a47c <SystemInit+0x64>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a12      	ldr	r2, [pc, #72]	; (800a47c <SystemInit+0x64>)
 800a432:	f043 0301 	orr.w	r3, r3, #1
 800a436:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a438:	4b10      	ldr	r3, [pc, #64]	; (800a47c <SystemInit+0x64>)
 800a43a:	2200      	movs	r2, #0
 800a43c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a43e:	4b0f      	ldr	r3, [pc, #60]	; (800a47c <SystemInit+0x64>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a0e      	ldr	r2, [pc, #56]	; (800a47c <SystemInit+0x64>)
 800a444:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a448:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a44c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a44e:	4b0b      	ldr	r3, [pc, #44]	; (800a47c <SystemInit+0x64>)
 800a450:	4a0b      	ldr	r2, [pc, #44]	; (800a480 <SystemInit+0x68>)
 800a452:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a454:	4b09      	ldr	r3, [pc, #36]	; (800a47c <SystemInit+0x64>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a08      	ldr	r2, [pc, #32]	; (800a47c <SystemInit+0x64>)
 800a45a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a45e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a460:	4b06      	ldr	r3, [pc, #24]	; (800a47c <SystemInit+0x64>)
 800a462:	2200      	movs	r2, #0
 800a464:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a466:	4b04      	ldr	r3, [pc, #16]	; (800a478 <SystemInit+0x60>)
 800a468:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a46c:	609a      	str	r2, [r3, #8]
#endif
}
 800a46e:	bf00      	nop
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr
 800a478:	e000ed00 	.word	0xe000ed00
 800a47c:	40023800 	.word	0x40023800
 800a480:	24003010 	.word	0x24003010

0800a484 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800a484:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a4bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800a488:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a48a:	e003      	b.n	800a494 <LoopCopyDataInit>

0800a48c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a48c:	4b0c      	ldr	r3, [pc, #48]	; (800a4c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800a48e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a490:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a492:	3104      	adds	r1, #4

0800a494 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a494:	480b      	ldr	r0, [pc, #44]	; (800a4c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800a496:	4b0c      	ldr	r3, [pc, #48]	; (800a4c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800a498:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a49a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a49c:	d3f6      	bcc.n	800a48c <CopyDataInit>
  ldr  r2, =_sbss
 800a49e:	4a0b      	ldr	r2, [pc, #44]	; (800a4cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800a4a0:	e002      	b.n	800a4a8 <LoopFillZerobss>

0800a4a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800a4a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a4a4:	f842 3b04 	str.w	r3, [r2], #4

0800a4a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a4a8:	4b09      	ldr	r3, [pc, #36]	; (800a4d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800a4aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a4ac:	d3f9      	bcc.n	800a4a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a4ae:	f7ff ffb3 	bl	800a418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a4b2:	f000 f817 	bl	800a4e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a4b6:	f7fd ffad 	bl	8008414 <main>
  bx  lr    
 800a4ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800a4bc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800a4c0:	0800de74 	.word	0x0800de74
  ldr  r0, =_sdata
 800a4c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800a4c8:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 800a4cc:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 800a4d0:	2000c25c 	.word	0x2000c25c

0800a4d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a4d4:	e7fe      	b.n	800a4d4 <ADC_IRQHandler>
	...

0800a4d8 <__errno>:
 800a4d8:	4b01      	ldr	r3, [pc, #4]	; (800a4e0 <__errno+0x8>)
 800a4da:	6818      	ldr	r0, [r3, #0]
 800a4dc:	4770      	bx	lr
 800a4de:	bf00      	nop
 800a4e0:	2000000c 	.word	0x2000000c

0800a4e4 <__libc_init_array>:
 800a4e4:	b570      	push	{r4, r5, r6, lr}
 800a4e6:	4e0d      	ldr	r6, [pc, #52]	; (800a51c <__libc_init_array+0x38>)
 800a4e8:	4c0d      	ldr	r4, [pc, #52]	; (800a520 <__libc_init_array+0x3c>)
 800a4ea:	1ba4      	subs	r4, r4, r6
 800a4ec:	10a4      	asrs	r4, r4, #2
 800a4ee:	2500      	movs	r5, #0
 800a4f0:	42a5      	cmp	r5, r4
 800a4f2:	d109      	bne.n	800a508 <__libc_init_array+0x24>
 800a4f4:	4e0b      	ldr	r6, [pc, #44]	; (800a524 <__libc_init_array+0x40>)
 800a4f6:	4c0c      	ldr	r4, [pc, #48]	; (800a528 <__libc_init_array+0x44>)
 800a4f8:	f003 fa5a 	bl	800d9b0 <_init>
 800a4fc:	1ba4      	subs	r4, r4, r6
 800a4fe:	10a4      	asrs	r4, r4, #2
 800a500:	2500      	movs	r5, #0
 800a502:	42a5      	cmp	r5, r4
 800a504:	d105      	bne.n	800a512 <__libc_init_array+0x2e>
 800a506:	bd70      	pop	{r4, r5, r6, pc}
 800a508:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a50c:	4798      	blx	r3
 800a50e:	3501      	adds	r5, #1
 800a510:	e7ee      	b.n	800a4f0 <__libc_init_array+0xc>
 800a512:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a516:	4798      	blx	r3
 800a518:	3501      	adds	r5, #1
 800a51a:	e7f2      	b.n	800a502 <__libc_init_array+0x1e>
 800a51c:	0800de6c 	.word	0x0800de6c
 800a520:	0800de6c 	.word	0x0800de6c
 800a524:	0800de6c 	.word	0x0800de6c
 800a528:	0800de70 	.word	0x0800de70

0800a52c <memcpy>:
 800a52c:	b510      	push	{r4, lr}
 800a52e:	1e43      	subs	r3, r0, #1
 800a530:	440a      	add	r2, r1
 800a532:	4291      	cmp	r1, r2
 800a534:	d100      	bne.n	800a538 <memcpy+0xc>
 800a536:	bd10      	pop	{r4, pc}
 800a538:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a53c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a540:	e7f7      	b.n	800a532 <memcpy+0x6>

0800a542 <memset>:
 800a542:	4402      	add	r2, r0
 800a544:	4603      	mov	r3, r0
 800a546:	4293      	cmp	r3, r2
 800a548:	d100      	bne.n	800a54c <memset+0xa>
 800a54a:	4770      	bx	lr
 800a54c:	f803 1b01 	strb.w	r1, [r3], #1
 800a550:	e7f9      	b.n	800a546 <memset+0x4>

0800a552 <__cvt>:
 800a552:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a556:	ec55 4b10 	vmov	r4, r5, d0
 800a55a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a55c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a560:	2d00      	cmp	r5, #0
 800a562:	460e      	mov	r6, r1
 800a564:	4691      	mov	r9, r2
 800a566:	4619      	mov	r1, r3
 800a568:	bfb8      	it	lt
 800a56a:	4622      	movlt	r2, r4
 800a56c:	462b      	mov	r3, r5
 800a56e:	f027 0720 	bic.w	r7, r7, #32
 800a572:	bfbb      	ittet	lt
 800a574:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a578:	461d      	movlt	r5, r3
 800a57a:	2300      	movge	r3, #0
 800a57c:	232d      	movlt	r3, #45	; 0x2d
 800a57e:	bfb8      	it	lt
 800a580:	4614      	movlt	r4, r2
 800a582:	2f46      	cmp	r7, #70	; 0x46
 800a584:	700b      	strb	r3, [r1, #0]
 800a586:	d004      	beq.n	800a592 <__cvt+0x40>
 800a588:	2f45      	cmp	r7, #69	; 0x45
 800a58a:	d100      	bne.n	800a58e <__cvt+0x3c>
 800a58c:	3601      	adds	r6, #1
 800a58e:	2102      	movs	r1, #2
 800a590:	e000      	b.n	800a594 <__cvt+0x42>
 800a592:	2103      	movs	r1, #3
 800a594:	ab03      	add	r3, sp, #12
 800a596:	9301      	str	r3, [sp, #4]
 800a598:	ab02      	add	r3, sp, #8
 800a59a:	9300      	str	r3, [sp, #0]
 800a59c:	4632      	mov	r2, r6
 800a59e:	4653      	mov	r3, sl
 800a5a0:	ec45 4b10 	vmov	d0, r4, r5
 800a5a4:	f000 fcf8 	bl	800af98 <_dtoa_r>
 800a5a8:	2f47      	cmp	r7, #71	; 0x47
 800a5aa:	4680      	mov	r8, r0
 800a5ac:	d102      	bne.n	800a5b4 <__cvt+0x62>
 800a5ae:	f019 0f01 	tst.w	r9, #1
 800a5b2:	d026      	beq.n	800a602 <__cvt+0xb0>
 800a5b4:	2f46      	cmp	r7, #70	; 0x46
 800a5b6:	eb08 0906 	add.w	r9, r8, r6
 800a5ba:	d111      	bne.n	800a5e0 <__cvt+0x8e>
 800a5bc:	f898 3000 	ldrb.w	r3, [r8]
 800a5c0:	2b30      	cmp	r3, #48	; 0x30
 800a5c2:	d10a      	bne.n	800a5da <__cvt+0x88>
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	4629      	mov	r1, r5
 800a5cc:	f7f6 fa7c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5d0:	b918      	cbnz	r0, 800a5da <__cvt+0x88>
 800a5d2:	f1c6 0601 	rsb	r6, r6, #1
 800a5d6:	f8ca 6000 	str.w	r6, [sl]
 800a5da:	f8da 3000 	ldr.w	r3, [sl]
 800a5de:	4499      	add	r9, r3
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	4620      	mov	r0, r4
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	f7f6 fa6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5ec:	b938      	cbnz	r0, 800a5fe <__cvt+0xac>
 800a5ee:	2230      	movs	r2, #48	; 0x30
 800a5f0:	9b03      	ldr	r3, [sp, #12]
 800a5f2:	454b      	cmp	r3, r9
 800a5f4:	d205      	bcs.n	800a602 <__cvt+0xb0>
 800a5f6:	1c59      	adds	r1, r3, #1
 800a5f8:	9103      	str	r1, [sp, #12]
 800a5fa:	701a      	strb	r2, [r3, #0]
 800a5fc:	e7f8      	b.n	800a5f0 <__cvt+0x9e>
 800a5fe:	f8cd 900c 	str.w	r9, [sp, #12]
 800a602:	9b03      	ldr	r3, [sp, #12]
 800a604:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a606:	eba3 0308 	sub.w	r3, r3, r8
 800a60a:	4640      	mov	r0, r8
 800a60c:	6013      	str	r3, [r2, #0]
 800a60e:	b004      	add	sp, #16
 800a610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a614 <__exponent>:
 800a614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a616:	2900      	cmp	r1, #0
 800a618:	4604      	mov	r4, r0
 800a61a:	bfba      	itte	lt
 800a61c:	4249      	neglt	r1, r1
 800a61e:	232d      	movlt	r3, #45	; 0x2d
 800a620:	232b      	movge	r3, #43	; 0x2b
 800a622:	2909      	cmp	r1, #9
 800a624:	f804 2b02 	strb.w	r2, [r4], #2
 800a628:	7043      	strb	r3, [r0, #1]
 800a62a:	dd20      	ble.n	800a66e <__exponent+0x5a>
 800a62c:	f10d 0307 	add.w	r3, sp, #7
 800a630:	461f      	mov	r7, r3
 800a632:	260a      	movs	r6, #10
 800a634:	fb91 f5f6 	sdiv	r5, r1, r6
 800a638:	fb06 1115 	mls	r1, r6, r5, r1
 800a63c:	3130      	adds	r1, #48	; 0x30
 800a63e:	2d09      	cmp	r5, #9
 800a640:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a644:	f103 32ff 	add.w	r2, r3, #4294967295
 800a648:	4629      	mov	r1, r5
 800a64a:	dc09      	bgt.n	800a660 <__exponent+0x4c>
 800a64c:	3130      	adds	r1, #48	; 0x30
 800a64e:	3b02      	subs	r3, #2
 800a650:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a654:	42bb      	cmp	r3, r7
 800a656:	4622      	mov	r2, r4
 800a658:	d304      	bcc.n	800a664 <__exponent+0x50>
 800a65a:	1a10      	subs	r0, r2, r0
 800a65c:	b003      	add	sp, #12
 800a65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a660:	4613      	mov	r3, r2
 800a662:	e7e7      	b.n	800a634 <__exponent+0x20>
 800a664:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a668:	f804 2b01 	strb.w	r2, [r4], #1
 800a66c:	e7f2      	b.n	800a654 <__exponent+0x40>
 800a66e:	2330      	movs	r3, #48	; 0x30
 800a670:	4419      	add	r1, r3
 800a672:	7083      	strb	r3, [r0, #2]
 800a674:	1d02      	adds	r2, r0, #4
 800a676:	70c1      	strb	r1, [r0, #3]
 800a678:	e7ef      	b.n	800a65a <__exponent+0x46>
	...

0800a67c <_printf_float>:
 800a67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a680:	b08d      	sub	sp, #52	; 0x34
 800a682:	460c      	mov	r4, r1
 800a684:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a688:	4616      	mov	r6, r2
 800a68a:	461f      	mov	r7, r3
 800a68c:	4605      	mov	r5, r0
 800a68e:	f001 fb05 	bl	800bc9c <_localeconv_r>
 800a692:	6803      	ldr	r3, [r0, #0]
 800a694:	9304      	str	r3, [sp, #16]
 800a696:	4618      	mov	r0, r3
 800a698:	f7f5 fd9a 	bl	80001d0 <strlen>
 800a69c:	2300      	movs	r3, #0
 800a69e:	930a      	str	r3, [sp, #40]	; 0x28
 800a6a0:	f8d8 3000 	ldr.w	r3, [r8]
 800a6a4:	9005      	str	r0, [sp, #20]
 800a6a6:	3307      	adds	r3, #7
 800a6a8:	f023 0307 	bic.w	r3, r3, #7
 800a6ac:	f103 0208 	add.w	r2, r3, #8
 800a6b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a6b4:	f8d4 b000 	ldr.w	fp, [r4]
 800a6b8:	f8c8 2000 	str.w	r2, [r8]
 800a6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a6c4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a6c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a6cc:	9307      	str	r3, [sp, #28]
 800a6ce:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d6:	4ba7      	ldr	r3, [pc, #668]	; (800a974 <_printf_float+0x2f8>)
 800a6d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6dc:	f7f6 fa26 	bl	8000b2c <__aeabi_dcmpun>
 800a6e0:	bb70      	cbnz	r0, 800a740 <_printf_float+0xc4>
 800a6e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6e6:	4ba3      	ldr	r3, [pc, #652]	; (800a974 <_printf_float+0x2f8>)
 800a6e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ec:	f7f6 fa00 	bl	8000af0 <__aeabi_dcmple>
 800a6f0:	bb30      	cbnz	r0, 800a740 <_printf_float+0xc4>
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	4640      	mov	r0, r8
 800a6f8:	4649      	mov	r1, r9
 800a6fa:	f7f6 f9ef 	bl	8000adc <__aeabi_dcmplt>
 800a6fe:	b110      	cbz	r0, 800a706 <_printf_float+0x8a>
 800a700:	232d      	movs	r3, #45	; 0x2d
 800a702:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a706:	4a9c      	ldr	r2, [pc, #624]	; (800a978 <_printf_float+0x2fc>)
 800a708:	4b9c      	ldr	r3, [pc, #624]	; (800a97c <_printf_float+0x300>)
 800a70a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a70e:	bf8c      	ite	hi
 800a710:	4690      	movhi	r8, r2
 800a712:	4698      	movls	r8, r3
 800a714:	2303      	movs	r3, #3
 800a716:	f02b 0204 	bic.w	r2, fp, #4
 800a71a:	6123      	str	r3, [r4, #16]
 800a71c:	6022      	str	r2, [r4, #0]
 800a71e:	f04f 0900 	mov.w	r9, #0
 800a722:	9700      	str	r7, [sp, #0]
 800a724:	4633      	mov	r3, r6
 800a726:	aa0b      	add	r2, sp, #44	; 0x2c
 800a728:	4621      	mov	r1, r4
 800a72a:	4628      	mov	r0, r5
 800a72c:	f000 f9e6 	bl	800aafc <_printf_common>
 800a730:	3001      	adds	r0, #1
 800a732:	f040 808d 	bne.w	800a850 <_printf_float+0x1d4>
 800a736:	f04f 30ff 	mov.w	r0, #4294967295
 800a73a:	b00d      	add	sp, #52	; 0x34
 800a73c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a740:	4642      	mov	r2, r8
 800a742:	464b      	mov	r3, r9
 800a744:	4640      	mov	r0, r8
 800a746:	4649      	mov	r1, r9
 800a748:	f7f6 f9f0 	bl	8000b2c <__aeabi_dcmpun>
 800a74c:	b110      	cbz	r0, 800a754 <_printf_float+0xd8>
 800a74e:	4a8c      	ldr	r2, [pc, #560]	; (800a980 <_printf_float+0x304>)
 800a750:	4b8c      	ldr	r3, [pc, #560]	; (800a984 <_printf_float+0x308>)
 800a752:	e7da      	b.n	800a70a <_printf_float+0x8e>
 800a754:	6861      	ldr	r1, [r4, #4]
 800a756:	1c4b      	adds	r3, r1, #1
 800a758:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a75c:	a80a      	add	r0, sp, #40	; 0x28
 800a75e:	d13e      	bne.n	800a7de <_printf_float+0x162>
 800a760:	2306      	movs	r3, #6
 800a762:	6063      	str	r3, [r4, #4]
 800a764:	2300      	movs	r3, #0
 800a766:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a76a:	ab09      	add	r3, sp, #36	; 0x24
 800a76c:	9300      	str	r3, [sp, #0]
 800a76e:	ec49 8b10 	vmov	d0, r8, r9
 800a772:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a776:	6022      	str	r2, [r4, #0]
 800a778:	f8cd a004 	str.w	sl, [sp, #4]
 800a77c:	6861      	ldr	r1, [r4, #4]
 800a77e:	4628      	mov	r0, r5
 800a780:	f7ff fee7 	bl	800a552 <__cvt>
 800a784:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a788:	2b47      	cmp	r3, #71	; 0x47
 800a78a:	4680      	mov	r8, r0
 800a78c:	d109      	bne.n	800a7a2 <_printf_float+0x126>
 800a78e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a790:	1cd8      	adds	r0, r3, #3
 800a792:	db02      	blt.n	800a79a <_printf_float+0x11e>
 800a794:	6862      	ldr	r2, [r4, #4]
 800a796:	4293      	cmp	r3, r2
 800a798:	dd47      	ble.n	800a82a <_printf_float+0x1ae>
 800a79a:	f1aa 0a02 	sub.w	sl, sl, #2
 800a79e:	fa5f fa8a 	uxtb.w	sl, sl
 800a7a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a7a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7a8:	d824      	bhi.n	800a7f4 <_printf_float+0x178>
 800a7aa:	3901      	subs	r1, #1
 800a7ac:	4652      	mov	r2, sl
 800a7ae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a7b2:	9109      	str	r1, [sp, #36]	; 0x24
 800a7b4:	f7ff ff2e 	bl	800a614 <__exponent>
 800a7b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7ba:	1813      	adds	r3, r2, r0
 800a7bc:	2a01      	cmp	r2, #1
 800a7be:	4681      	mov	r9, r0
 800a7c0:	6123      	str	r3, [r4, #16]
 800a7c2:	dc02      	bgt.n	800a7ca <_printf_float+0x14e>
 800a7c4:	6822      	ldr	r2, [r4, #0]
 800a7c6:	07d1      	lsls	r1, r2, #31
 800a7c8:	d501      	bpl.n	800a7ce <_printf_float+0x152>
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	6123      	str	r3, [r4, #16]
 800a7ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d0a5      	beq.n	800a722 <_printf_float+0xa6>
 800a7d6:	232d      	movs	r3, #45	; 0x2d
 800a7d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7dc:	e7a1      	b.n	800a722 <_printf_float+0xa6>
 800a7de:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a7e2:	f000 8177 	beq.w	800aad4 <_printf_float+0x458>
 800a7e6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a7ea:	d1bb      	bne.n	800a764 <_printf_float+0xe8>
 800a7ec:	2900      	cmp	r1, #0
 800a7ee:	d1b9      	bne.n	800a764 <_printf_float+0xe8>
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	e7b6      	b.n	800a762 <_printf_float+0xe6>
 800a7f4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a7f8:	d119      	bne.n	800a82e <_printf_float+0x1b2>
 800a7fa:	2900      	cmp	r1, #0
 800a7fc:	6863      	ldr	r3, [r4, #4]
 800a7fe:	dd0c      	ble.n	800a81a <_printf_float+0x19e>
 800a800:	6121      	str	r1, [r4, #16]
 800a802:	b913      	cbnz	r3, 800a80a <_printf_float+0x18e>
 800a804:	6822      	ldr	r2, [r4, #0]
 800a806:	07d2      	lsls	r2, r2, #31
 800a808:	d502      	bpl.n	800a810 <_printf_float+0x194>
 800a80a:	3301      	adds	r3, #1
 800a80c:	440b      	add	r3, r1
 800a80e:	6123      	str	r3, [r4, #16]
 800a810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a812:	65a3      	str	r3, [r4, #88]	; 0x58
 800a814:	f04f 0900 	mov.w	r9, #0
 800a818:	e7d9      	b.n	800a7ce <_printf_float+0x152>
 800a81a:	b913      	cbnz	r3, 800a822 <_printf_float+0x1a6>
 800a81c:	6822      	ldr	r2, [r4, #0]
 800a81e:	07d0      	lsls	r0, r2, #31
 800a820:	d501      	bpl.n	800a826 <_printf_float+0x1aa>
 800a822:	3302      	adds	r3, #2
 800a824:	e7f3      	b.n	800a80e <_printf_float+0x192>
 800a826:	2301      	movs	r3, #1
 800a828:	e7f1      	b.n	800a80e <_printf_float+0x192>
 800a82a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a82e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a832:	4293      	cmp	r3, r2
 800a834:	db05      	blt.n	800a842 <_printf_float+0x1c6>
 800a836:	6822      	ldr	r2, [r4, #0]
 800a838:	6123      	str	r3, [r4, #16]
 800a83a:	07d1      	lsls	r1, r2, #31
 800a83c:	d5e8      	bpl.n	800a810 <_printf_float+0x194>
 800a83e:	3301      	adds	r3, #1
 800a840:	e7e5      	b.n	800a80e <_printf_float+0x192>
 800a842:	2b00      	cmp	r3, #0
 800a844:	bfd4      	ite	le
 800a846:	f1c3 0302 	rsble	r3, r3, #2
 800a84a:	2301      	movgt	r3, #1
 800a84c:	4413      	add	r3, r2
 800a84e:	e7de      	b.n	800a80e <_printf_float+0x192>
 800a850:	6823      	ldr	r3, [r4, #0]
 800a852:	055a      	lsls	r2, r3, #21
 800a854:	d407      	bmi.n	800a866 <_printf_float+0x1ea>
 800a856:	6923      	ldr	r3, [r4, #16]
 800a858:	4642      	mov	r2, r8
 800a85a:	4631      	mov	r1, r6
 800a85c:	4628      	mov	r0, r5
 800a85e:	47b8      	blx	r7
 800a860:	3001      	adds	r0, #1
 800a862:	d12b      	bne.n	800a8bc <_printf_float+0x240>
 800a864:	e767      	b.n	800a736 <_printf_float+0xba>
 800a866:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a86a:	f240 80dc 	bls.w	800aa26 <_printf_float+0x3aa>
 800a86e:	2200      	movs	r2, #0
 800a870:	2300      	movs	r3, #0
 800a872:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a876:	f7f6 f927 	bl	8000ac8 <__aeabi_dcmpeq>
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d033      	beq.n	800a8e6 <_printf_float+0x26a>
 800a87e:	2301      	movs	r3, #1
 800a880:	4a41      	ldr	r2, [pc, #260]	; (800a988 <_printf_float+0x30c>)
 800a882:	4631      	mov	r1, r6
 800a884:	4628      	mov	r0, r5
 800a886:	47b8      	blx	r7
 800a888:	3001      	adds	r0, #1
 800a88a:	f43f af54 	beq.w	800a736 <_printf_float+0xba>
 800a88e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a892:	429a      	cmp	r2, r3
 800a894:	db02      	blt.n	800a89c <_printf_float+0x220>
 800a896:	6823      	ldr	r3, [r4, #0]
 800a898:	07d8      	lsls	r0, r3, #31
 800a89a:	d50f      	bpl.n	800a8bc <_printf_float+0x240>
 800a89c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8a0:	4631      	mov	r1, r6
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	47b8      	blx	r7
 800a8a6:	3001      	adds	r0, #1
 800a8a8:	f43f af45 	beq.w	800a736 <_printf_float+0xba>
 800a8ac:	f04f 0800 	mov.w	r8, #0
 800a8b0:	f104 091a 	add.w	r9, r4, #26
 800a8b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8b6:	3b01      	subs	r3, #1
 800a8b8:	4543      	cmp	r3, r8
 800a8ba:	dc09      	bgt.n	800a8d0 <_printf_float+0x254>
 800a8bc:	6823      	ldr	r3, [r4, #0]
 800a8be:	079b      	lsls	r3, r3, #30
 800a8c0:	f100 8103 	bmi.w	800aaca <_printf_float+0x44e>
 800a8c4:	68e0      	ldr	r0, [r4, #12]
 800a8c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8c8:	4298      	cmp	r0, r3
 800a8ca:	bfb8      	it	lt
 800a8cc:	4618      	movlt	r0, r3
 800a8ce:	e734      	b.n	800a73a <_printf_float+0xbe>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	464a      	mov	r2, r9
 800a8d4:	4631      	mov	r1, r6
 800a8d6:	4628      	mov	r0, r5
 800a8d8:	47b8      	blx	r7
 800a8da:	3001      	adds	r0, #1
 800a8dc:	f43f af2b 	beq.w	800a736 <_printf_float+0xba>
 800a8e0:	f108 0801 	add.w	r8, r8, #1
 800a8e4:	e7e6      	b.n	800a8b4 <_printf_float+0x238>
 800a8e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	dc2b      	bgt.n	800a944 <_printf_float+0x2c8>
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	4a26      	ldr	r2, [pc, #152]	; (800a988 <_printf_float+0x30c>)
 800a8f0:	4631      	mov	r1, r6
 800a8f2:	4628      	mov	r0, r5
 800a8f4:	47b8      	blx	r7
 800a8f6:	3001      	adds	r0, #1
 800a8f8:	f43f af1d 	beq.w	800a736 <_printf_float+0xba>
 800a8fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8fe:	b923      	cbnz	r3, 800a90a <_printf_float+0x28e>
 800a900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a902:	b913      	cbnz	r3, 800a90a <_printf_float+0x28e>
 800a904:	6823      	ldr	r3, [r4, #0]
 800a906:	07d9      	lsls	r1, r3, #31
 800a908:	d5d8      	bpl.n	800a8bc <_printf_float+0x240>
 800a90a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a90e:	4631      	mov	r1, r6
 800a910:	4628      	mov	r0, r5
 800a912:	47b8      	blx	r7
 800a914:	3001      	adds	r0, #1
 800a916:	f43f af0e 	beq.w	800a736 <_printf_float+0xba>
 800a91a:	f04f 0900 	mov.w	r9, #0
 800a91e:	f104 0a1a 	add.w	sl, r4, #26
 800a922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a924:	425b      	negs	r3, r3
 800a926:	454b      	cmp	r3, r9
 800a928:	dc01      	bgt.n	800a92e <_printf_float+0x2b2>
 800a92a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a92c:	e794      	b.n	800a858 <_printf_float+0x1dc>
 800a92e:	2301      	movs	r3, #1
 800a930:	4652      	mov	r2, sl
 800a932:	4631      	mov	r1, r6
 800a934:	4628      	mov	r0, r5
 800a936:	47b8      	blx	r7
 800a938:	3001      	adds	r0, #1
 800a93a:	f43f aefc 	beq.w	800a736 <_printf_float+0xba>
 800a93e:	f109 0901 	add.w	r9, r9, #1
 800a942:	e7ee      	b.n	800a922 <_printf_float+0x2a6>
 800a944:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a946:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a948:	429a      	cmp	r2, r3
 800a94a:	bfa8      	it	ge
 800a94c:	461a      	movge	r2, r3
 800a94e:	2a00      	cmp	r2, #0
 800a950:	4691      	mov	r9, r2
 800a952:	dd07      	ble.n	800a964 <_printf_float+0x2e8>
 800a954:	4613      	mov	r3, r2
 800a956:	4631      	mov	r1, r6
 800a958:	4642      	mov	r2, r8
 800a95a:	4628      	mov	r0, r5
 800a95c:	47b8      	blx	r7
 800a95e:	3001      	adds	r0, #1
 800a960:	f43f aee9 	beq.w	800a736 <_printf_float+0xba>
 800a964:	f104 031a 	add.w	r3, r4, #26
 800a968:	f04f 0b00 	mov.w	fp, #0
 800a96c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a970:	9306      	str	r3, [sp, #24]
 800a972:	e015      	b.n	800a9a0 <_printf_float+0x324>
 800a974:	7fefffff 	.word	0x7fefffff
 800a978:	0800db80 	.word	0x0800db80
 800a97c:	0800db7c 	.word	0x0800db7c
 800a980:	0800db88 	.word	0x0800db88
 800a984:	0800db84 	.word	0x0800db84
 800a988:	0800db8c 	.word	0x0800db8c
 800a98c:	2301      	movs	r3, #1
 800a98e:	9a06      	ldr	r2, [sp, #24]
 800a990:	4631      	mov	r1, r6
 800a992:	4628      	mov	r0, r5
 800a994:	47b8      	blx	r7
 800a996:	3001      	adds	r0, #1
 800a998:	f43f aecd 	beq.w	800a736 <_printf_float+0xba>
 800a99c:	f10b 0b01 	add.w	fp, fp, #1
 800a9a0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a9a4:	ebaa 0309 	sub.w	r3, sl, r9
 800a9a8:	455b      	cmp	r3, fp
 800a9aa:	dcef      	bgt.n	800a98c <_printf_float+0x310>
 800a9ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	44d0      	add	r8, sl
 800a9b4:	db15      	blt.n	800a9e2 <_printf_float+0x366>
 800a9b6:	6823      	ldr	r3, [r4, #0]
 800a9b8:	07da      	lsls	r2, r3, #31
 800a9ba:	d412      	bmi.n	800a9e2 <_printf_float+0x366>
 800a9bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a9c0:	eba3 020a 	sub.w	r2, r3, sl
 800a9c4:	eba3 0a01 	sub.w	sl, r3, r1
 800a9c8:	4592      	cmp	sl, r2
 800a9ca:	bfa8      	it	ge
 800a9cc:	4692      	movge	sl, r2
 800a9ce:	f1ba 0f00 	cmp.w	sl, #0
 800a9d2:	dc0e      	bgt.n	800a9f2 <_printf_float+0x376>
 800a9d4:	f04f 0800 	mov.w	r8, #0
 800a9d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a9dc:	f104 091a 	add.w	r9, r4, #26
 800a9e0:	e019      	b.n	800aa16 <_printf_float+0x39a>
 800a9e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	4628      	mov	r0, r5
 800a9ea:	47b8      	blx	r7
 800a9ec:	3001      	adds	r0, #1
 800a9ee:	d1e5      	bne.n	800a9bc <_printf_float+0x340>
 800a9f0:	e6a1      	b.n	800a736 <_printf_float+0xba>
 800a9f2:	4653      	mov	r3, sl
 800a9f4:	4642      	mov	r2, r8
 800a9f6:	4631      	mov	r1, r6
 800a9f8:	4628      	mov	r0, r5
 800a9fa:	47b8      	blx	r7
 800a9fc:	3001      	adds	r0, #1
 800a9fe:	d1e9      	bne.n	800a9d4 <_printf_float+0x358>
 800aa00:	e699      	b.n	800a736 <_printf_float+0xba>
 800aa02:	2301      	movs	r3, #1
 800aa04:	464a      	mov	r2, r9
 800aa06:	4631      	mov	r1, r6
 800aa08:	4628      	mov	r0, r5
 800aa0a:	47b8      	blx	r7
 800aa0c:	3001      	adds	r0, #1
 800aa0e:	f43f ae92 	beq.w	800a736 <_printf_float+0xba>
 800aa12:	f108 0801 	add.w	r8, r8, #1
 800aa16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa1a:	1a9b      	subs	r3, r3, r2
 800aa1c:	eba3 030a 	sub.w	r3, r3, sl
 800aa20:	4543      	cmp	r3, r8
 800aa22:	dcee      	bgt.n	800aa02 <_printf_float+0x386>
 800aa24:	e74a      	b.n	800a8bc <_printf_float+0x240>
 800aa26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa28:	2a01      	cmp	r2, #1
 800aa2a:	dc01      	bgt.n	800aa30 <_printf_float+0x3b4>
 800aa2c:	07db      	lsls	r3, r3, #31
 800aa2e:	d53a      	bpl.n	800aaa6 <_printf_float+0x42a>
 800aa30:	2301      	movs	r3, #1
 800aa32:	4642      	mov	r2, r8
 800aa34:	4631      	mov	r1, r6
 800aa36:	4628      	mov	r0, r5
 800aa38:	47b8      	blx	r7
 800aa3a:	3001      	adds	r0, #1
 800aa3c:	f43f ae7b 	beq.w	800a736 <_printf_float+0xba>
 800aa40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa44:	4631      	mov	r1, r6
 800aa46:	4628      	mov	r0, r5
 800aa48:	47b8      	blx	r7
 800aa4a:	3001      	adds	r0, #1
 800aa4c:	f108 0801 	add.w	r8, r8, #1
 800aa50:	f43f ae71 	beq.w	800a736 <_printf_float+0xba>
 800aa54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa56:	2200      	movs	r2, #0
 800aa58:	f103 3aff 	add.w	sl, r3, #4294967295
 800aa5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa60:	2300      	movs	r3, #0
 800aa62:	f7f6 f831 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa66:	b9c8      	cbnz	r0, 800aa9c <_printf_float+0x420>
 800aa68:	4653      	mov	r3, sl
 800aa6a:	4642      	mov	r2, r8
 800aa6c:	4631      	mov	r1, r6
 800aa6e:	4628      	mov	r0, r5
 800aa70:	47b8      	blx	r7
 800aa72:	3001      	adds	r0, #1
 800aa74:	d10e      	bne.n	800aa94 <_printf_float+0x418>
 800aa76:	e65e      	b.n	800a736 <_printf_float+0xba>
 800aa78:	2301      	movs	r3, #1
 800aa7a:	4652      	mov	r2, sl
 800aa7c:	4631      	mov	r1, r6
 800aa7e:	4628      	mov	r0, r5
 800aa80:	47b8      	blx	r7
 800aa82:	3001      	adds	r0, #1
 800aa84:	f43f ae57 	beq.w	800a736 <_printf_float+0xba>
 800aa88:	f108 0801 	add.w	r8, r8, #1
 800aa8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa8e:	3b01      	subs	r3, #1
 800aa90:	4543      	cmp	r3, r8
 800aa92:	dcf1      	bgt.n	800aa78 <_printf_float+0x3fc>
 800aa94:	464b      	mov	r3, r9
 800aa96:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aa9a:	e6de      	b.n	800a85a <_printf_float+0x1de>
 800aa9c:	f04f 0800 	mov.w	r8, #0
 800aaa0:	f104 0a1a 	add.w	sl, r4, #26
 800aaa4:	e7f2      	b.n	800aa8c <_printf_float+0x410>
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	e7df      	b.n	800aa6a <_printf_float+0x3ee>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	464a      	mov	r2, r9
 800aaae:	4631      	mov	r1, r6
 800aab0:	4628      	mov	r0, r5
 800aab2:	47b8      	blx	r7
 800aab4:	3001      	adds	r0, #1
 800aab6:	f43f ae3e 	beq.w	800a736 <_printf_float+0xba>
 800aaba:	f108 0801 	add.w	r8, r8, #1
 800aabe:	68e3      	ldr	r3, [r4, #12]
 800aac0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aac2:	1a9b      	subs	r3, r3, r2
 800aac4:	4543      	cmp	r3, r8
 800aac6:	dcf0      	bgt.n	800aaaa <_printf_float+0x42e>
 800aac8:	e6fc      	b.n	800a8c4 <_printf_float+0x248>
 800aaca:	f04f 0800 	mov.w	r8, #0
 800aace:	f104 0919 	add.w	r9, r4, #25
 800aad2:	e7f4      	b.n	800aabe <_printf_float+0x442>
 800aad4:	2900      	cmp	r1, #0
 800aad6:	f43f ae8b 	beq.w	800a7f0 <_printf_float+0x174>
 800aada:	2300      	movs	r3, #0
 800aadc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800aae0:	ab09      	add	r3, sp, #36	; 0x24
 800aae2:	9300      	str	r3, [sp, #0]
 800aae4:	ec49 8b10 	vmov	d0, r8, r9
 800aae8:	6022      	str	r2, [r4, #0]
 800aaea:	f8cd a004 	str.w	sl, [sp, #4]
 800aaee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	f7ff fd2d 	bl	800a552 <__cvt>
 800aaf8:	4680      	mov	r8, r0
 800aafa:	e648      	b.n	800a78e <_printf_float+0x112>

0800aafc <_printf_common>:
 800aafc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab00:	4691      	mov	r9, r2
 800ab02:	461f      	mov	r7, r3
 800ab04:	688a      	ldr	r2, [r1, #8]
 800ab06:	690b      	ldr	r3, [r1, #16]
 800ab08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	bfb8      	it	lt
 800ab10:	4613      	movlt	r3, r2
 800ab12:	f8c9 3000 	str.w	r3, [r9]
 800ab16:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab1a:	4606      	mov	r6, r0
 800ab1c:	460c      	mov	r4, r1
 800ab1e:	b112      	cbz	r2, 800ab26 <_printf_common+0x2a>
 800ab20:	3301      	adds	r3, #1
 800ab22:	f8c9 3000 	str.w	r3, [r9]
 800ab26:	6823      	ldr	r3, [r4, #0]
 800ab28:	0699      	lsls	r1, r3, #26
 800ab2a:	bf42      	ittt	mi
 800ab2c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ab30:	3302      	addmi	r3, #2
 800ab32:	f8c9 3000 	strmi.w	r3, [r9]
 800ab36:	6825      	ldr	r5, [r4, #0]
 800ab38:	f015 0506 	ands.w	r5, r5, #6
 800ab3c:	d107      	bne.n	800ab4e <_printf_common+0x52>
 800ab3e:	f104 0a19 	add.w	sl, r4, #25
 800ab42:	68e3      	ldr	r3, [r4, #12]
 800ab44:	f8d9 2000 	ldr.w	r2, [r9]
 800ab48:	1a9b      	subs	r3, r3, r2
 800ab4a:	42ab      	cmp	r3, r5
 800ab4c:	dc28      	bgt.n	800aba0 <_printf_common+0xa4>
 800ab4e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ab52:	6822      	ldr	r2, [r4, #0]
 800ab54:	3300      	adds	r3, #0
 800ab56:	bf18      	it	ne
 800ab58:	2301      	movne	r3, #1
 800ab5a:	0692      	lsls	r2, r2, #26
 800ab5c:	d42d      	bmi.n	800abba <_printf_common+0xbe>
 800ab5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab62:	4639      	mov	r1, r7
 800ab64:	4630      	mov	r0, r6
 800ab66:	47c0      	blx	r8
 800ab68:	3001      	adds	r0, #1
 800ab6a:	d020      	beq.n	800abae <_printf_common+0xb2>
 800ab6c:	6823      	ldr	r3, [r4, #0]
 800ab6e:	68e5      	ldr	r5, [r4, #12]
 800ab70:	f8d9 2000 	ldr.w	r2, [r9]
 800ab74:	f003 0306 	and.w	r3, r3, #6
 800ab78:	2b04      	cmp	r3, #4
 800ab7a:	bf08      	it	eq
 800ab7c:	1aad      	subeq	r5, r5, r2
 800ab7e:	68a3      	ldr	r3, [r4, #8]
 800ab80:	6922      	ldr	r2, [r4, #16]
 800ab82:	bf0c      	ite	eq
 800ab84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab88:	2500      	movne	r5, #0
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	bfc4      	itt	gt
 800ab8e:	1a9b      	subgt	r3, r3, r2
 800ab90:	18ed      	addgt	r5, r5, r3
 800ab92:	f04f 0900 	mov.w	r9, #0
 800ab96:	341a      	adds	r4, #26
 800ab98:	454d      	cmp	r5, r9
 800ab9a:	d11a      	bne.n	800abd2 <_printf_common+0xd6>
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	e008      	b.n	800abb2 <_printf_common+0xb6>
 800aba0:	2301      	movs	r3, #1
 800aba2:	4652      	mov	r2, sl
 800aba4:	4639      	mov	r1, r7
 800aba6:	4630      	mov	r0, r6
 800aba8:	47c0      	blx	r8
 800abaa:	3001      	adds	r0, #1
 800abac:	d103      	bne.n	800abb6 <_printf_common+0xba>
 800abae:	f04f 30ff 	mov.w	r0, #4294967295
 800abb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abb6:	3501      	adds	r5, #1
 800abb8:	e7c3      	b.n	800ab42 <_printf_common+0x46>
 800abba:	18e1      	adds	r1, r4, r3
 800abbc:	1c5a      	adds	r2, r3, #1
 800abbe:	2030      	movs	r0, #48	; 0x30
 800abc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800abc4:	4422      	add	r2, r4
 800abc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800abca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800abce:	3302      	adds	r3, #2
 800abd0:	e7c5      	b.n	800ab5e <_printf_common+0x62>
 800abd2:	2301      	movs	r3, #1
 800abd4:	4622      	mov	r2, r4
 800abd6:	4639      	mov	r1, r7
 800abd8:	4630      	mov	r0, r6
 800abda:	47c0      	blx	r8
 800abdc:	3001      	adds	r0, #1
 800abde:	d0e6      	beq.n	800abae <_printf_common+0xb2>
 800abe0:	f109 0901 	add.w	r9, r9, #1
 800abe4:	e7d8      	b.n	800ab98 <_printf_common+0x9c>
	...

0800abe8 <_printf_i>:
 800abe8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800abec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800abf0:	460c      	mov	r4, r1
 800abf2:	7e09      	ldrb	r1, [r1, #24]
 800abf4:	b085      	sub	sp, #20
 800abf6:	296e      	cmp	r1, #110	; 0x6e
 800abf8:	4617      	mov	r7, r2
 800abfa:	4606      	mov	r6, r0
 800abfc:	4698      	mov	r8, r3
 800abfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac00:	f000 80b3 	beq.w	800ad6a <_printf_i+0x182>
 800ac04:	d822      	bhi.n	800ac4c <_printf_i+0x64>
 800ac06:	2963      	cmp	r1, #99	; 0x63
 800ac08:	d036      	beq.n	800ac78 <_printf_i+0x90>
 800ac0a:	d80a      	bhi.n	800ac22 <_printf_i+0x3a>
 800ac0c:	2900      	cmp	r1, #0
 800ac0e:	f000 80b9 	beq.w	800ad84 <_printf_i+0x19c>
 800ac12:	2958      	cmp	r1, #88	; 0x58
 800ac14:	f000 8083 	beq.w	800ad1e <_printf_i+0x136>
 800ac18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac1c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ac20:	e032      	b.n	800ac88 <_printf_i+0xa0>
 800ac22:	2964      	cmp	r1, #100	; 0x64
 800ac24:	d001      	beq.n	800ac2a <_printf_i+0x42>
 800ac26:	2969      	cmp	r1, #105	; 0x69
 800ac28:	d1f6      	bne.n	800ac18 <_printf_i+0x30>
 800ac2a:	6820      	ldr	r0, [r4, #0]
 800ac2c:	6813      	ldr	r3, [r2, #0]
 800ac2e:	0605      	lsls	r5, r0, #24
 800ac30:	f103 0104 	add.w	r1, r3, #4
 800ac34:	d52a      	bpl.n	800ac8c <_printf_i+0xa4>
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	6011      	str	r1, [r2, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	da03      	bge.n	800ac46 <_printf_i+0x5e>
 800ac3e:	222d      	movs	r2, #45	; 0x2d
 800ac40:	425b      	negs	r3, r3
 800ac42:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ac46:	486f      	ldr	r0, [pc, #444]	; (800ae04 <_printf_i+0x21c>)
 800ac48:	220a      	movs	r2, #10
 800ac4a:	e039      	b.n	800acc0 <_printf_i+0xd8>
 800ac4c:	2973      	cmp	r1, #115	; 0x73
 800ac4e:	f000 809d 	beq.w	800ad8c <_printf_i+0x1a4>
 800ac52:	d808      	bhi.n	800ac66 <_printf_i+0x7e>
 800ac54:	296f      	cmp	r1, #111	; 0x6f
 800ac56:	d020      	beq.n	800ac9a <_printf_i+0xb2>
 800ac58:	2970      	cmp	r1, #112	; 0x70
 800ac5a:	d1dd      	bne.n	800ac18 <_printf_i+0x30>
 800ac5c:	6823      	ldr	r3, [r4, #0]
 800ac5e:	f043 0320 	orr.w	r3, r3, #32
 800ac62:	6023      	str	r3, [r4, #0]
 800ac64:	e003      	b.n	800ac6e <_printf_i+0x86>
 800ac66:	2975      	cmp	r1, #117	; 0x75
 800ac68:	d017      	beq.n	800ac9a <_printf_i+0xb2>
 800ac6a:	2978      	cmp	r1, #120	; 0x78
 800ac6c:	d1d4      	bne.n	800ac18 <_printf_i+0x30>
 800ac6e:	2378      	movs	r3, #120	; 0x78
 800ac70:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac74:	4864      	ldr	r0, [pc, #400]	; (800ae08 <_printf_i+0x220>)
 800ac76:	e055      	b.n	800ad24 <_printf_i+0x13c>
 800ac78:	6813      	ldr	r3, [r2, #0]
 800ac7a:	1d19      	adds	r1, r3, #4
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	6011      	str	r1, [r2, #0]
 800ac80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e08c      	b.n	800ada6 <_printf_i+0x1be>
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	6011      	str	r1, [r2, #0]
 800ac90:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac94:	bf18      	it	ne
 800ac96:	b21b      	sxthne	r3, r3
 800ac98:	e7cf      	b.n	800ac3a <_printf_i+0x52>
 800ac9a:	6813      	ldr	r3, [r2, #0]
 800ac9c:	6825      	ldr	r5, [r4, #0]
 800ac9e:	1d18      	adds	r0, r3, #4
 800aca0:	6010      	str	r0, [r2, #0]
 800aca2:	0628      	lsls	r0, r5, #24
 800aca4:	d501      	bpl.n	800acaa <_printf_i+0xc2>
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	e002      	b.n	800acb0 <_printf_i+0xc8>
 800acaa:	0668      	lsls	r0, r5, #25
 800acac:	d5fb      	bpl.n	800aca6 <_printf_i+0xbe>
 800acae:	881b      	ldrh	r3, [r3, #0]
 800acb0:	4854      	ldr	r0, [pc, #336]	; (800ae04 <_printf_i+0x21c>)
 800acb2:	296f      	cmp	r1, #111	; 0x6f
 800acb4:	bf14      	ite	ne
 800acb6:	220a      	movne	r2, #10
 800acb8:	2208      	moveq	r2, #8
 800acba:	2100      	movs	r1, #0
 800acbc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acc0:	6865      	ldr	r5, [r4, #4]
 800acc2:	60a5      	str	r5, [r4, #8]
 800acc4:	2d00      	cmp	r5, #0
 800acc6:	f2c0 8095 	blt.w	800adf4 <_printf_i+0x20c>
 800acca:	6821      	ldr	r1, [r4, #0]
 800accc:	f021 0104 	bic.w	r1, r1, #4
 800acd0:	6021      	str	r1, [r4, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d13d      	bne.n	800ad52 <_printf_i+0x16a>
 800acd6:	2d00      	cmp	r5, #0
 800acd8:	f040 808e 	bne.w	800adf8 <_printf_i+0x210>
 800acdc:	4665      	mov	r5, ip
 800acde:	2a08      	cmp	r2, #8
 800ace0:	d10b      	bne.n	800acfa <_printf_i+0x112>
 800ace2:	6823      	ldr	r3, [r4, #0]
 800ace4:	07db      	lsls	r3, r3, #31
 800ace6:	d508      	bpl.n	800acfa <_printf_i+0x112>
 800ace8:	6923      	ldr	r3, [r4, #16]
 800acea:	6862      	ldr	r2, [r4, #4]
 800acec:	429a      	cmp	r2, r3
 800acee:	bfde      	ittt	le
 800acf0:	2330      	movle	r3, #48	; 0x30
 800acf2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800acf6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800acfa:	ebac 0305 	sub.w	r3, ip, r5
 800acfe:	6123      	str	r3, [r4, #16]
 800ad00:	f8cd 8000 	str.w	r8, [sp]
 800ad04:	463b      	mov	r3, r7
 800ad06:	aa03      	add	r2, sp, #12
 800ad08:	4621      	mov	r1, r4
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	f7ff fef6 	bl	800aafc <_printf_common>
 800ad10:	3001      	adds	r0, #1
 800ad12:	d14d      	bne.n	800adb0 <_printf_i+0x1c8>
 800ad14:	f04f 30ff 	mov.w	r0, #4294967295
 800ad18:	b005      	add	sp, #20
 800ad1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad1e:	4839      	ldr	r0, [pc, #228]	; (800ae04 <_printf_i+0x21c>)
 800ad20:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ad24:	6813      	ldr	r3, [r2, #0]
 800ad26:	6821      	ldr	r1, [r4, #0]
 800ad28:	1d1d      	adds	r5, r3, #4
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	6015      	str	r5, [r2, #0]
 800ad2e:	060a      	lsls	r2, r1, #24
 800ad30:	d50b      	bpl.n	800ad4a <_printf_i+0x162>
 800ad32:	07ca      	lsls	r2, r1, #31
 800ad34:	bf44      	itt	mi
 800ad36:	f041 0120 	orrmi.w	r1, r1, #32
 800ad3a:	6021      	strmi	r1, [r4, #0]
 800ad3c:	b91b      	cbnz	r3, 800ad46 <_printf_i+0x15e>
 800ad3e:	6822      	ldr	r2, [r4, #0]
 800ad40:	f022 0220 	bic.w	r2, r2, #32
 800ad44:	6022      	str	r2, [r4, #0]
 800ad46:	2210      	movs	r2, #16
 800ad48:	e7b7      	b.n	800acba <_printf_i+0xd2>
 800ad4a:	064d      	lsls	r5, r1, #25
 800ad4c:	bf48      	it	mi
 800ad4e:	b29b      	uxthmi	r3, r3
 800ad50:	e7ef      	b.n	800ad32 <_printf_i+0x14a>
 800ad52:	4665      	mov	r5, ip
 800ad54:	fbb3 f1f2 	udiv	r1, r3, r2
 800ad58:	fb02 3311 	mls	r3, r2, r1, r3
 800ad5c:	5cc3      	ldrb	r3, [r0, r3]
 800ad5e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ad62:	460b      	mov	r3, r1
 800ad64:	2900      	cmp	r1, #0
 800ad66:	d1f5      	bne.n	800ad54 <_printf_i+0x16c>
 800ad68:	e7b9      	b.n	800acde <_printf_i+0xf6>
 800ad6a:	6813      	ldr	r3, [r2, #0]
 800ad6c:	6825      	ldr	r5, [r4, #0]
 800ad6e:	6961      	ldr	r1, [r4, #20]
 800ad70:	1d18      	adds	r0, r3, #4
 800ad72:	6010      	str	r0, [r2, #0]
 800ad74:	0628      	lsls	r0, r5, #24
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	d501      	bpl.n	800ad7e <_printf_i+0x196>
 800ad7a:	6019      	str	r1, [r3, #0]
 800ad7c:	e002      	b.n	800ad84 <_printf_i+0x19c>
 800ad7e:	066a      	lsls	r2, r5, #25
 800ad80:	d5fb      	bpl.n	800ad7a <_printf_i+0x192>
 800ad82:	8019      	strh	r1, [r3, #0]
 800ad84:	2300      	movs	r3, #0
 800ad86:	6123      	str	r3, [r4, #16]
 800ad88:	4665      	mov	r5, ip
 800ad8a:	e7b9      	b.n	800ad00 <_printf_i+0x118>
 800ad8c:	6813      	ldr	r3, [r2, #0]
 800ad8e:	1d19      	adds	r1, r3, #4
 800ad90:	6011      	str	r1, [r2, #0]
 800ad92:	681d      	ldr	r5, [r3, #0]
 800ad94:	6862      	ldr	r2, [r4, #4]
 800ad96:	2100      	movs	r1, #0
 800ad98:	4628      	mov	r0, r5
 800ad9a:	f7f5 fa21 	bl	80001e0 <memchr>
 800ad9e:	b108      	cbz	r0, 800ada4 <_printf_i+0x1bc>
 800ada0:	1b40      	subs	r0, r0, r5
 800ada2:	6060      	str	r0, [r4, #4]
 800ada4:	6863      	ldr	r3, [r4, #4]
 800ada6:	6123      	str	r3, [r4, #16]
 800ada8:	2300      	movs	r3, #0
 800adaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adae:	e7a7      	b.n	800ad00 <_printf_i+0x118>
 800adb0:	6923      	ldr	r3, [r4, #16]
 800adb2:	462a      	mov	r2, r5
 800adb4:	4639      	mov	r1, r7
 800adb6:	4630      	mov	r0, r6
 800adb8:	47c0      	blx	r8
 800adba:	3001      	adds	r0, #1
 800adbc:	d0aa      	beq.n	800ad14 <_printf_i+0x12c>
 800adbe:	6823      	ldr	r3, [r4, #0]
 800adc0:	079b      	lsls	r3, r3, #30
 800adc2:	d413      	bmi.n	800adec <_printf_i+0x204>
 800adc4:	68e0      	ldr	r0, [r4, #12]
 800adc6:	9b03      	ldr	r3, [sp, #12]
 800adc8:	4298      	cmp	r0, r3
 800adca:	bfb8      	it	lt
 800adcc:	4618      	movlt	r0, r3
 800adce:	e7a3      	b.n	800ad18 <_printf_i+0x130>
 800add0:	2301      	movs	r3, #1
 800add2:	464a      	mov	r2, r9
 800add4:	4639      	mov	r1, r7
 800add6:	4630      	mov	r0, r6
 800add8:	47c0      	blx	r8
 800adda:	3001      	adds	r0, #1
 800addc:	d09a      	beq.n	800ad14 <_printf_i+0x12c>
 800adde:	3501      	adds	r5, #1
 800ade0:	68e3      	ldr	r3, [r4, #12]
 800ade2:	9a03      	ldr	r2, [sp, #12]
 800ade4:	1a9b      	subs	r3, r3, r2
 800ade6:	42ab      	cmp	r3, r5
 800ade8:	dcf2      	bgt.n	800add0 <_printf_i+0x1e8>
 800adea:	e7eb      	b.n	800adc4 <_printf_i+0x1dc>
 800adec:	2500      	movs	r5, #0
 800adee:	f104 0919 	add.w	r9, r4, #25
 800adf2:	e7f5      	b.n	800ade0 <_printf_i+0x1f8>
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d1ac      	bne.n	800ad52 <_printf_i+0x16a>
 800adf8:	7803      	ldrb	r3, [r0, #0]
 800adfa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800adfe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ae02:	e76c      	b.n	800acde <_printf_i+0xf6>
 800ae04:	0800db8e 	.word	0x0800db8e
 800ae08:	0800db9f 	.word	0x0800db9f

0800ae0c <iprintf>:
 800ae0c:	b40f      	push	{r0, r1, r2, r3}
 800ae0e:	4b0a      	ldr	r3, [pc, #40]	; (800ae38 <iprintf+0x2c>)
 800ae10:	b513      	push	{r0, r1, r4, lr}
 800ae12:	681c      	ldr	r4, [r3, #0]
 800ae14:	b124      	cbz	r4, 800ae20 <iprintf+0x14>
 800ae16:	69a3      	ldr	r3, [r4, #24]
 800ae18:	b913      	cbnz	r3, 800ae20 <iprintf+0x14>
 800ae1a:	4620      	mov	r0, r4
 800ae1c:	f000 feb4 	bl	800bb88 <__sinit>
 800ae20:	ab05      	add	r3, sp, #20
 800ae22:	9a04      	ldr	r2, [sp, #16]
 800ae24:	68a1      	ldr	r1, [r4, #8]
 800ae26:	9301      	str	r3, [sp, #4]
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f001 fc5b 	bl	800c6e4 <_vfiprintf_r>
 800ae2e:	b002      	add	sp, #8
 800ae30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae34:	b004      	add	sp, #16
 800ae36:	4770      	bx	lr
 800ae38:	2000000c 	.word	0x2000000c

0800ae3c <_vsiprintf_r>:
 800ae3c:	b500      	push	{lr}
 800ae3e:	b09b      	sub	sp, #108	; 0x6c
 800ae40:	9100      	str	r1, [sp, #0]
 800ae42:	9104      	str	r1, [sp, #16]
 800ae44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ae48:	9105      	str	r1, [sp, #20]
 800ae4a:	9102      	str	r1, [sp, #8]
 800ae4c:	4905      	ldr	r1, [pc, #20]	; (800ae64 <_vsiprintf_r+0x28>)
 800ae4e:	9103      	str	r1, [sp, #12]
 800ae50:	4669      	mov	r1, sp
 800ae52:	f001 fb25 	bl	800c4a0 <_svfiprintf_r>
 800ae56:	9b00      	ldr	r3, [sp, #0]
 800ae58:	2200      	movs	r2, #0
 800ae5a:	701a      	strb	r2, [r3, #0]
 800ae5c:	b01b      	add	sp, #108	; 0x6c
 800ae5e:	f85d fb04 	ldr.w	pc, [sp], #4
 800ae62:	bf00      	nop
 800ae64:	ffff0208 	.word	0xffff0208

0800ae68 <vsiprintf>:
 800ae68:	4613      	mov	r3, r2
 800ae6a:	460a      	mov	r2, r1
 800ae6c:	4601      	mov	r1, r0
 800ae6e:	4802      	ldr	r0, [pc, #8]	; (800ae78 <vsiprintf+0x10>)
 800ae70:	6800      	ldr	r0, [r0, #0]
 800ae72:	f7ff bfe3 	b.w	800ae3c <_vsiprintf_r>
 800ae76:	bf00      	nop
 800ae78:	2000000c 	.word	0x2000000c

0800ae7c <quorem>:
 800ae7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae80:	6903      	ldr	r3, [r0, #16]
 800ae82:	690c      	ldr	r4, [r1, #16]
 800ae84:	42a3      	cmp	r3, r4
 800ae86:	4680      	mov	r8, r0
 800ae88:	f2c0 8082 	blt.w	800af90 <quorem+0x114>
 800ae8c:	3c01      	subs	r4, #1
 800ae8e:	f101 0714 	add.w	r7, r1, #20
 800ae92:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ae96:	f100 0614 	add.w	r6, r0, #20
 800ae9a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ae9e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800aea2:	eb06 030c 	add.w	r3, r6, ip
 800aea6:	3501      	adds	r5, #1
 800aea8:	eb07 090c 	add.w	r9, r7, ip
 800aeac:	9301      	str	r3, [sp, #4]
 800aeae:	fbb0 f5f5 	udiv	r5, r0, r5
 800aeb2:	b395      	cbz	r5, 800af1a <quorem+0x9e>
 800aeb4:	f04f 0a00 	mov.w	sl, #0
 800aeb8:	4638      	mov	r0, r7
 800aeba:	46b6      	mov	lr, r6
 800aebc:	46d3      	mov	fp, sl
 800aebe:	f850 2b04 	ldr.w	r2, [r0], #4
 800aec2:	b293      	uxth	r3, r2
 800aec4:	fb05 a303 	mla	r3, r5, r3, sl
 800aec8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aecc:	b29b      	uxth	r3, r3
 800aece:	ebab 0303 	sub.w	r3, fp, r3
 800aed2:	0c12      	lsrs	r2, r2, #16
 800aed4:	f8de b000 	ldr.w	fp, [lr]
 800aed8:	fb05 a202 	mla	r2, r5, r2, sl
 800aedc:	fa13 f38b 	uxtah	r3, r3, fp
 800aee0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800aee4:	fa1f fb82 	uxth.w	fp, r2
 800aee8:	f8de 2000 	ldr.w	r2, [lr]
 800aeec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800aef0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aef4:	b29b      	uxth	r3, r3
 800aef6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aefa:	4581      	cmp	r9, r0
 800aefc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800af00:	f84e 3b04 	str.w	r3, [lr], #4
 800af04:	d2db      	bcs.n	800aebe <quorem+0x42>
 800af06:	f856 300c 	ldr.w	r3, [r6, ip]
 800af0a:	b933      	cbnz	r3, 800af1a <quorem+0x9e>
 800af0c:	9b01      	ldr	r3, [sp, #4]
 800af0e:	3b04      	subs	r3, #4
 800af10:	429e      	cmp	r6, r3
 800af12:	461a      	mov	r2, r3
 800af14:	d330      	bcc.n	800af78 <quorem+0xfc>
 800af16:	f8c8 4010 	str.w	r4, [r8, #16]
 800af1a:	4640      	mov	r0, r8
 800af1c:	f001 f8ea 	bl	800c0f4 <__mcmp>
 800af20:	2800      	cmp	r0, #0
 800af22:	db25      	blt.n	800af70 <quorem+0xf4>
 800af24:	3501      	adds	r5, #1
 800af26:	4630      	mov	r0, r6
 800af28:	f04f 0c00 	mov.w	ip, #0
 800af2c:	f857 2b04 	ldr.w	r2, [r7], #4
 800af30:	f8d0 e000 	ldr.w	lr, [r0]
 800af34:	b293      	uxth	r3, r2
 800af36:	ebac 0303 	sub.w	r3, ip, r3
 800af3a:	0c12      	lsrs	r2, r2, #16
 800af3c:	fa13 f38e 	uxtah	r3, r3, lr
 800af40:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800af44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800af48:	b29b      	uxth	r3, r3
 800af4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af4e:	45b9      	cmp	r9, r7
 800af50:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800af54:	f840 3b04 	str.w	r3, [r0], #4
 800af58:	d2e8      	bcs.n	800af2c <quorem+0xb0>
 800af5a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800af5e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800af62:	b92a      	cbnz	r2, 800af70 <quorem+0xf4>
 800af64:	3b04      	subs	r3, #4
 800af66:	429e      	cmp	r6, r3
 800af68:	461a      	mov	r2, r3
 800af6a:	d30b      	bcc.n	800af84 <quorem+0x108>
 800af6c:	f8c8 4010 	str.w	r4, [r8, #16]
 800af70:	4628      	mov	r0, r5
 800af72:	b003      	add	sp, #12
 800af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af78:	6812      	ldr	r2, [r2, #0]
 800af7a:	3b04      	subs	r3, #4
 800af7c:	2a00      	cmp	r2, #0
 800af7e:	d1ca      	bne.n	800af16 <quorem+0x9a>
 800af80:	3c01      	subs	r4, #1
 800af82:	e7c5      	b.n	800af10 <quorem+0x94>
 800af84:	6812      	ldr	r2, [r2, #0]
 800af86:	3b04      	subs	r3, #4
 800af88:	2a00      	cmp	r2, #0
 800af8a:	d1ef      	bne.n	800af6c <quorem+0xf0>
 800af8c:	3c01      	subs	r4, #1
 800af8e:	e7ea      	b.n	800af66 <quorem+0xea>
 800af90:	2000      	movs	r0, #0
 800af92:	e7ee      	b.n	800af72 <quorem+0xf6>
 800af94:	0000      	movs	r0, r0
	...

0800af98 <_dtoa_r>:
 800af98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9c:	ec57 6b10 	vmov	r6, r7, d0
 800afa0:	b097      	sub	sp, #92	; 0x5c
 800afa2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800afa4:	9106      	str	r1, [sp, #24]
 800afa6:	4604      	mov	r4, r0
 800afa8:	920b      	str	r2, [sp, #44]	; 0x2c
 800afaa:	9312      	str	r3, [sp, #72]	; 0x48
 800afac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800afb0:	e9cd 6700 	strd	r6, r7, [sp]
 800afb4:	b93d      	cbnz	r5, 800afc6 <_dtoa_r+0x2e>
 800afb6:	2010      	movs	r0, #16
 800afb8:	f000 fe7e 	bl	800bcb8 <malloc>
 800afbc:	6260      	str	r0, [r4, #36]	; 0x24
 800afbe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800afc2:	6005      	str	r5, [r0, #0]
 800afc4:	60c5      	str	r5, [r0, #12]
 800afc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afc8:	6819      	ldr	r1, [r3, #0]
 800afca:	b151      	cbz	r1, 800afe2 <_dtoa_r+0x4a>
 800afcc:	685a      	ldr	r2, [r3, #4]
 800afce:	604a      	str	r2, [r1, #4]
 800afd0:	2301      	movs	r3, #1
 800afd2:	4093      	lsls	r3, r2
 800afd4:	608b      	str	r3, [r1, #8]
 800afd6:	4620      	mov	r0, r4
 800afd8:	f000 feaa 	bl	800bd30 <_Bfree>
 800afdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afde:	2200      	movs	r2, #0
 800afe0:	601a      	str	r2, [r3, #0]
 800afe2:	1e3b      	subs	r3, r7, #0
 800afe4:	bfbb      	ittet	lt
 800afe6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800afea:	9301      	strlt	r3, [sp, #4]
 800afec:	2300      	movge	r3, #0
 800afee:	2201      	movlt	r2, #1
 800aff0:	bfac      	ite	ge
 800aff2:	f8c8 3000 	strge.w	r3, [r8]
 800aff6:	f8c8 2000 	strlt.w	r2, [r8]
 800affa:	4baf      	ldr	r3, [pc, #700]	; (800b2b8 <_dtoa_r+0x320>)
 800affc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b000:	ea33 0308 	bics.w	r3, r3, r8
 800b004:	d114      	bne.n	800b030 <_dtoa_r+0x98>
 800b006:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b008:	f242 730f 	movw	r3, #9999	; 0x270f
 800b00c:	6013      	str	r3, [r2, #0]
 800b00e:	9b00      	ldr	r3, [sp, #0]
 800b010:	b923      	cbnz	r3, 800b01c <_dtoa_r+0x84>
 800b012:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b016:	2800      	cmp	r0, #0
 800b018:	f000 8542 	beq.w	800baa0 <_dtoa_r+0xb08>
 800b01c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b01e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800b2cc <_dtoa_r+0x334>
 800b022:	2b00      	cmp	r3, #0
 800b024:	f000 8544 	beq.w	800bab0 <_dtoa_r+0xb18>
 800b028:	f10b 0303 	add.w	r3, fp, #3
 800b02c:	f000 bd3e 	b.w	800baac <_dtoa_r+0xb14>
 800b030:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b034:	2200      	movs	r2, #0
 800b036:	2300      	movs	r3, #0
 800b038:	4630      	mov	r0, r6
 800b03a:	4639      	mov	r1, r7
 800b03c:	f7f5 fd44 	bl	8000ac8 <__aeabi_dcmpeq>
 800b040:	4681      	mov	r9, r0
 800b042:	b168      	cbz	r0, 800b060 <_dtoa_r+0xc8>
 800b044:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b046:	2301      	movs	r3, #1
 800b048:	6013      	str	r3, [r2, #0]
 800b04a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	f000 8524 	beq.w	800ba9a <_dtoa_r+0xb02>
 800b052:	4b9a      	ldr	r3, [pc, #616]	; (800b2bc <_dtoa_r+0x324>)
 800b054:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b056:	f103 3bff 	add.w	fp, r3, #4294967295
 800b05a:	6013      	str	r3, [r2, #0]
 800b05c:	f000 bd28 	b.w	800bab0 <_dtoa_r+0xb18>
 800b060:	aa14      	add	r2, sp, #80	; 0x50
 800b062:	a915      	add	r1, sp, #84	; 0x54
 800b064:	ec47 6b10 	vmov	d0, r6, r7
 800b068:	4620      	mov	r0, r4
 800b06a:	f001 f8ba 	bl	800c1e2 <__d2b>
 800b06e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b072:	9004      	str	r0, [sp, #16]
 800b074:	2d00      	cmp	r5, #0
 800b076:	d07c      	beq.n	800b172 <_dtoa_r+0x1da>
 800b078:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b07c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800b080:	46b2      	mov	sl, r6
 800b082:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800b086:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b08a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b08e:	2200      	movs	r2, #0
 800b090:	4b8b      	ldr	r3, [pc, #556]	; (800b2c0 <_dtoa_r+0x328>)
 800b092:	4650      	mov	r0, sl
 800b094:	4659      	mov	r1, fp
 800b096:	f7f5 f8f7 	bl	8000288 <__aeabi_dsub>
 800b09a:	a381      	add	r3, pc, #516	; (adr r3, 800b2a0 <_dtoa_r+0x308>)
 800b09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a0:	f7f5 faaa 	bl	80005f8 <__aeabi_dmul>
 800b0a4:	a380      	add	r3, pc, #512	; (adr r3, 800b2a8 <_dtoa_r+0x310>)
 800b0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0aa:	f7f5 f8ef 	bl	800028c <__adddf3>
 800b0ae:	4606      	mov	r6, r0
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	460f      	mov	r7, r1
 800b0b4:	f7f5 fa36 	bl	8000524 <__aeabi_i2d>
 800b0b8:	a37d      	add	r3, pc, #500	; (adr r3, 800b2b0 <_dtoa_r+0x318>)
 800b0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0be:	f7f5 fa9b 	bl	80005f8 <__aeabi_dmul>
 800b0c2:	4602      	mov	r2, r0
 800b0c4:	460b      	mov	r3, r1
 800b0c6:	4630      	mov	r0, r6
 800b0c8:	4639      	mov	r1, r7
 800b0ca:	f7f5 f8df 	bl	800028c <__adddf3>
 800b0ce:	4606      	mov	r6, r0
 800b0d0:	460f      	mov	r7, r1
 800b0d2:	f7f5 fd41 	bl	8000b58 <__aeabi_d2iz>
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	4682      	mov	sl, r0
 800b0da:	2300      	movs	r3, #0
 800b0dc:	4630      	mov	r0, r6
 800b0de:	4639      	mov	r1, r7
 800b0e0:	f7f5 fcfc 	bl	8000adc <__aeabi_dcmplt>
 800b0e4:	b148      	cbz	r0, 800b0fa <_dtoa_r+0x162>
 800b0e6:	4650      	mov	r0, sl
 800b0e8:	f7f5 fa1c 	bl	8000524 <__aeabi_i2d>
 800b0ec:	4632      	mov	r2, r6
 800b0ee:	463b      	mov	r3, r7
 800b0f0:	f7f5 fcea 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0f4:	b908      	cbnz	r0, 800b0fa <_dtoa_r+0x162>
 800b0f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b0fa:	f1ba 0f16 	cmp.w	sl, #22
 800b0fe:	d859      	bhi.n	800b1b4 <_dtoa_r+0x21c>
 800b100:	4970      	ldr	r1, [pc, #448]	; (800b2c4 <_dtoa_r+0x32c>)
 800b102:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b106:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b10a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b10e:	f7f5 fd03 	bl	8000b18 <__aeabi_dcmpgt>
 800b112:	2800      	cmp	r0, #0
 800b114:	d050      	beq.n	800b1b8 <_dtoa_r+0x220>
 800b116:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b11a:	2300      	movs	r3, #0
 800b11c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b11e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b120:	1b5d      	subs	r5, r3, r5
 800b122:	f1b5 0801 	subs.w	r8, r5, #1
 800b126:	bf49      	itett	mi
 800b128:	f1c5 0301 	rsbmi	r3, r5, #1
 800b12c:	2300      	movpl	r3, #0
 800b12e:	9305      	strmi	r3, [sp, #20]
 800b130:	f04f 0800 	movmi.w	r8, #0
 800b134:	bf58      	it	pl
 800b136:	9305      	strpl	r3, [sp, #20]
 800b138:	f1ba 0f00 	cmp.w	sl, #0
 800b13c:	db3e      	blt.n	800b1bc <_dtoa_r+0x224>
 800b13e:	2300      	movs	r3, #0
 800b140:	44d0      	add	r8, sl
 800b142:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b146:	9307      	str	r3, [sp, #28]
 800b148:	9b06      	ldr	r3, [sp, #24]
 800b14a:	2b09      	cmp	r3, #9
 800b14c:	f200 8090 	bhi.w	800b270 <_dtoa_r+0x2d8>
 800b150:	2b05      	cmp	r3, #5
 800b152:	bfc4      	itt	gt
 800b154:	3b04      	subgt	r3, #4
 800b156:	9306      	strgt	r3, [sp, #24]
 800b158:	9b06      	ldr	r3, [sp, #24]
 800b15a:	f1a3 0302 	sub.w	r3, r3, #2
 800b15e:	bfcc      	ite	gt
 800b160:	2500      	movgt	r5, #0
 800b162:	2501      	movle	r5, #1
 800b164:	2b03      	cmp	r3, #3
 800b166:	f200 808f 	bhi.w	800b288 <_dtoa_r+0x2f0>
 800b16a:	e8df f003 	tbb	[pc, r3]
 800b16e:	7f7d      	.short	0x7f7d
 800b170:	7131      	.short	0x7131
 800b172:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800b176:	441d      	add	r5, r3
 800b178:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b17c:	2820      	cmp	r0, #32
 800b17e:	dd13      	ble.n	800b1a8 <_dtoa_r+0x210>
 800b180:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b184:	9b00      	ldr	r3, [sp, #0]
 800b186:	fa08 f800 	lsl.w	r8, r8, r0
 800b18a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b18e:	fa23 f000 	lsr.w	r0, r3, r0
 800b192:	ea48 0000 	orr.w	r0, r8, r0
 800b196:	f7f5 f9b5 	bl	8000504 <__aeabi_ui2d>
 800b19a:	2301      	movs	r3, #1
 800b19c:	4682      	mov	sl, r0
 800b19e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800b1a2:	3d01      	subs	r5, #1
 800b1a4:	9313      	str	r3, [sp, #76]	; 0x4c
 800b1a6:	e772      	b.n	800b08e <_dtoa_r+0xf6>
 800b1a8:	9b00      	ldr	r3, [sp, #0]
 800b1aa:	f1c0 0020 	rsb	r0, r0, #32
 800b1ae:	fa03 f000 	lsl.w	r0, r3, r0
 800b1b2:	e7f0      	b.n	800b196 <_dtoa_r+0x1fe>
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e7b1      	b.n	800b11c <_dtoa_r+0x184>
 800b1b8:	900f      	str	r0, [sp, #60]	; 0x3c
 800b1ba:	e7b0      	b.n	800b11e <_dtoa_r+0x186>
 800b1bc:	9b05      	ldr	r3, [sp, #20]
 800b1be:	eba3 030a 	sub.w	r3, r3, sl
 800b1c2:	9305      	str	r3, [sp, #20]
 800b1c4:	f1ca 0300 	rsb	r3, sl, #0
 800b1c8:	9307      	str	r3, [sp, #28]
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	930e      	str	r3, [sp, #56]	; 0x38
 800b1ce:	e7bb      	b.n	800b148 <_dtoa_r+0x1b0>
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b1d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	dd59      	ble.n	800b28e <_dtoa_r+0x2f6>
 800b1da:	9302      	str	r3, [sp, #8]
 800b1dc:	4699      	mov	r9, r3
 800b1de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	6072      	str	r2, [r6, #4]
 800b1e4:	2204      	movs	r2, #4
 800b1e6:	f102 0014 	add.w	r0, r2, #20
 800b1ea:	4298      	cmp	r0, r3
 800b1ec:	6871      	ldr	r1, [r6, #4]
 800b1ee:	d953      	bls.n	800b298 <_dtoa_r+0x300>
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f000 fd69 	bl	800bcc8 <_Balloc>
 800b1f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1f8:	6030      	str	r0, [r6, #0]
 800b1fa:	f1b9 0f0e 	cmp.w	r9, #14
 800b1fe:	f8d3 b000 	ldr.w	fp, [r3]
 800b202:	f200 80e6 	bhi.w	800b3d2 <_dtoa_r+0x43a>
 800b206:	2d00      	cmp	r5, #0
 800b208:	f000 80e3 	beq.w	800b3d2 <_dtoa_r+0x43a>
 800b20c:	ed9d 7b00 	vldr	d7, [sp]
 800b210:	f1ba 0f00 	cmp.w	sl, #0
 800b214:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800b218:	dd74      	ble.n	800b304 <_dtoa_r+0x36c>
 800b21a:	4a2a      	ldr	r2, [pc, #168]	; (800b2c4 <_dtoa_r+0x32c>)
 800b21c:	f00a 030f 	and.w	r3, sl, #15
 800b220:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b224:	ed93 7b00 	vldr	d7, [r3]
 800b228:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b22c:	06f0      	lsls	r0, r6, #27
 800b22e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800b232:	d565      	bpl.n	800b300 <_dtoa_r+0x368>
 800b234:	4b24      	ldr	r3, [pc, #144]	; (800b2c8 <_dtoa_r+0x330>)
 800b236:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b23a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b23e:	f7f5 fb05 	bl	800084c <__aeabi_ddiv>
 800b242:	e9cd 0100 	strd	r0, r1, [sp]
 800b246:	f006 060f 	and.w	r6, r6, #15
 800b24a:	2503      	movs	r5, #3
 800b24c:	4f1e      	ldr	r7, [pc, #120]	; (800b2c8 <_dtoa_r+0x330>)
 800b24e:	e04c      	b.n	800b2ea <_dtoa_r+0x352>
 800b250:	2301      	movs	r3, #1
 800b252:	930a      	str	r3, [sp, #40]	; 0x28
 800b254:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b256:	4453      	add	r3, sl
 800b258:	f103 0901 	add.w	r9, r3, #1
 800b25c:	9302      	str	r3, [sp, #8]
 800b25e:	464b      	mov	r3, r9
 800b260:	2b01      	cmp	r3, #1
 800b262:	bfb8      	it	lt
 800b264:	2301      	movlt	r3, #1
 800b266:	e7ba      	b.n	800b1de <_dtoa_r+0x246>
 800b268:	2300      	movs	r3, #0
 800b26a:	e7b2      	b.n	800b1d2 <_dtoa_r+0x23a>
 800b26c:	2300      	movs	r3, #0
 800b26e:	e7f0      	b.n	800b252 <_dtoa_r+0x2ba>
 800b270:	2501      	movs	r5, #1
 800b272:	2300      	movs	r3, #0
 800b274:	9306      	str	r3, [sp, #24]
 800b276:	950a      	str	r5, [sp, #40]	; 0x28
 800b278:	f04f 33ff 	mov.w	r3, #4294967295
 800b27c:	9302      	str	r3, [sp, #8]
 800b27e:	4699      	mov	r9, r3
 800b280:	2200      	movs	r2, #0
 800b282:	2312      	movs	r3, #18
 800b284:	920b      	str	r2, [sp, #44]	; 0x2c
 800b286:	e7aa      	b.n	800b1de <_dtoa_r+0x246>
 800b288:	2301      	movs	r3, #1
 800b28a:	930a      	str	r3, [sp, #40]	; 0x28
 800b28c:	e7f4      	b.n	800b278 <_dtoa_r+0x2e0>
 800b28e:	2301      	movs	r3, #1
 800b290:	9302      	str	r3, [sp, #8]
 800b292:	4699      	mov	r9, r3
 800b294:	461a      	mov	r2, r3
 800b296:	e7f5      	b.n	800b284 <_dtoa_r+0x2ec>
 800b298:	3101      	adds	r1, #1
 800b29a:	6071      	str	r1, [r6, #4]
 800b29c:	0052      	lsls	r2, r2, #1
 800b29e:	e7a2      	b.n	800b1e6 <_dtoa_r+0x24e>
 800b2a0:	636f4361 	.word	0x636f4361
 800b2a4:	3fd287a7 	.word	0x3fd287a7
 800b2a8:	8b60c8b3 	.word	0x8b60c8b3
 800b2ac:	3fc68a28 	.word	0x3fc68a28
 800b2b0:	509f79fb 	.word	0x509f79fb
 800b2b4:	3fd34413 	.word	0x3fd34413
 800b2b8:	7ff00000 	.word	0x7ff00000
 800b2bc:	0800db8d 	.word	0x0800db8d
 800b2c0:	3ff80000 	.word	0x3ff80000
 800b2c4:	0800dc48 	.word	0x0800dc48
 800b2c8:	0800dc20 	.word	0x0800dc20
 800b2cc:	0800dbb9 	.word	0x0800dbb9
 800b2d0:	07f1      	lsls	r1, r6, #31
 800b2d2:	d508      	bpl.n	800b2e6 <_dtoa_r+0x34e>
 800b2d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b2d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2dc:	f7f5 f98c 	bl	80005f8 <__aeabi_dmul>
 800b2e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b2e4:	3501      	adds	r5, #1
 800b2e6:	1076      	asrs	r6, r6, #1
 800b2e8:	3708      	adds	r7, #8
 800b2ea:	2e00      	cmp	r6, #0
 800b2ec:	d1f0      	bne.n	800b2d0 <_dtoa_r+0x338>
 800b2ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b2f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2f6:	f7f5 faa9 	bl	800084c <__aeabi_ddiv>
 800b2fa:	e9cd 0100 	strd	r0, r1, [sp]
 800b2fe:	e01a      	b.n	800b336 <_dtoa_r+0x39e>
 800b300:	2502      	movs	r5, #2
 800b302:	e7a3      	b.n	800b24c <_dtoa_r+0x2b4>
 800b304:	f000 80a0 	beq.w	800b448 <_dtoa_r+0x4b0>
 800b308:	f1ca 0600 	rsb	r6, sl, #0
 800b30c:	4b9f      	ldr	r3, [pc, #636]	; (800b58c <_dtoa_r+0x5f4>)
 800b30e:	4fa0      	ldr	r7, [pc, #640]	; (800b590 <_dtoa_r+0x5f8>)
 800b310:	f006 020f 	and.w	r2, r6, #15
 800b314:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b320:	f7f5 f96a 	bl	80005f8 <__aeabi_dmul>
 800b324:	e9cd 0100 	strd	r0, r1, [sp]
 800b328:	1136      	asrs	r6, r6, #4
 800b32a:	2300      	movs	r3, #0
 800b32c:	2502      	movs	r5, #2
 800b32e:	2e00      	cmp	r6, #0
 800b330:	d17f      	bne.n	800b432 <_dtoa_r+0x49a>
 800b332:	2b00      	cmp	r3, #0
 800b334:	d1e1      	bne.n	800b2fa <_dtoa_r+0x362>
 800b336:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b338:	2b00      	cmp	r3, #0
 800b33a:	f000 8087 	beq.w	800b44c <_dtoa_r+0x4b4>
 800b33e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b342:	2200      	movs	r2, #0
 800b344:	4b93      	ldr	r3, [pc, #588]	; (800b594 <_dtoa_r+0x5fc>)
 800b346:	4630      	mov	r0, r6
 800b348:	4639      	mov	r1, r7
 800b34a:	f7f5 fbc7 	bl	8000adc <__aeabi_dcmplt>
 800b34e:	2800      	cmp	r0, #0
 800b350:	d07c      	beq.n	800b44c <_dtoa_r+0x4b4>
 800b352:	f1b9 0f00 	cmp.w	r9, #0
 800b356:	d079      	beq.n	800b44c <_dtoa_r+0x4b4>
 800b358:	9b02      	ldr	r3, [sp, #8]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	dd35      	ble.n	800b3ca <_dtoa_r+0x432>
 800b35e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b362:	9308      	str	r3, [sp, #32]
 800b364:	4639      	mov	r1, r7
 800b366:	2200      	movs	r2, #0
 800b368:	4b8b      	ldr	r3, [pc, #556]	; (800b598 <_dtoa_r+0x600>)
 800b36a:	4630      	mov	r0, r6
 800b36c:	f7f5 f944 	bl	80005f8 <__aeabi_dmul>
 800b370:	e9cd 0100 	strd	r0, r1, [sp]
 800b374:	9f02      	ldr	r7, [sp, #8]
 800b376:	3501      	adds	r5, #1
 800b378:	4628      	mov	r0, r5
 800b37a:	f7f5 f8d3 	bl	8000524 <__aeabi_i2d>
 800b37e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b382:	f7f5 f939 	bl	80005f8 <__aeabi_dmul>
 800b386:	2200      	movs	r2, #0
 800b388:	4b84      	ldr	r3, [pc, #528]	; (800b59c <_dtoa_r+0x604>)
 800b38a:	f7f4 ff7f 	bl	800028c <__adddf3>
 800b38e:	4605      	mov	r5, r0
 800b390:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b394:	2f00      	cmp	r7, #0
 800b396:	d15d      	bne.n	800b454 <_dtoa_r+0x4bc>
 800b398:	2200      	movs	r2, #0
 800b39a:	4b81      	ldr	r3, [pc, #516]	; (800b5a0 <_dtoa_r+0x608>)
 800b39c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3a0:	f7f4 ff72 	bl	8000288 <__aeabi_dsub>
 800b3a4:	462a      	mov	r2, r5
 800b3a6:	4633      	mov	r3, r6
 800b3a8:	e9cd 0100 	strd	r0, r1, [sp]
 800b3ac:	f7f5 fbb4 	bl	8000b18 <__aeabi_dcmpgt>
 800b3b0:	2800      	cmp	r0, #0
 800b3b2:	f040 8288 	bne.w	800b8c6 <_dtoa_r+0x92e>
 800b3b6:	462a      	mov	r2, r5
 800b3b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b3bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3c0:	f7f5 fb8c 	bl	8000adc <__aeabi_dcmplt>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	f040 827c 	bne.w	800b8c2 <_dtoa_r+0x92a>
 800b3ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b3ce:	e9cd 2300 	strd	r2, r3, [sp]
 800b3d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	f2c0 8150 	blt.w	800b67a <_dtoa_r+0x6e2>
 800b3da:	f1ba 0f0e 	cmp.w	sl, #14
 800b3de:	f300 814c 	bgt.w	800b67a <_dtoa_r+0x6e2>
 800b3e2:	4b6a      	ldr	r3, [pc, #424]	; (800b58c <_dtoa_r+0x5f4>)
 800b3e4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b3e8:	ed93 7b00 	vldr	d7, [r3]
 800b3ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b3f4:	f280 80d8 	bge.w	800b5a8 <_dtoa_r+0x610>
 800b3f8:	f1b9 0f00 	cmp.w	r9, #0
 800b3fc:	f300 80d4 	bgt.w	800b5a8 <_dtoa_r+0x610>
 800b400:	f040 825e 	bne.w	800b8c0 <_dtoa_r+0x928>
 800b404:	2200      	movs	r2, #0
 800b406:	4b66      	ldr	r3, [pc, #408]	; (800b5a0 <_dtoa_r+0x608>)
 800b408:	ec51 0b17 	vmov	r0, r1, d7
 800b40c:	f7f5 f8f4 	bl	80005f8 <__aeabi_dmul>
 800b410:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b414:	f7f5 fb76 	bl	8000b04 <__aeabi_dcmpge>
 800b418:	464f      	mov	r7, r9
 800b41a:	464e      	mov	r6, r9
 800b41c:	2800      	cmp	r0, #0
 800b41e:	f040 8234 	bne.w	800b88a <_dtoa_r+0x8f2>
 800b422:	2331      	movs	r3, #49	; 0x31
 800b424:	f10b 0501 	add.w	r5, fp, #1
 800b428:	f88b 3000 	strb.w	r3, [fp]
 800b42c:	f10a 0a01 	add.w	sl, sl, #1
 800b430:	e22f      	b.n	800b892 <_dtoa_r+0x8fa>
 800b432:	07f2      	lsls	r2, r6, #31
 800b434:	d505      	bpl.n	800b442 <_dtoa_r+0x4aa>
 800b436:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b43a:	f7f5 f8dd 	bl	80005f8 <__aeabi_dmul>
 800b43e:	3501      	adds	r5, #1
 800b440:	2301      	movs	r3, #1
 800b442:	1076      	asrs	r6, r6, #1
 800b444:	3708      	adds	r7, #8
 800b446:	e772      	b.n	800b32e <_dtoa_r+0x396>
 800b448:	2502      	movs	r5, #2
 800b44a:	e774      	b.n	800b336 <_dtoa_r+0x39e>
 800b44c:	f8cd a020 	str.w	sl, [sp, #32]
 800b450:	464f      	mov	r7, r9
 800b452:	e791      	b.n	800b378 <_dtoa_r+0x3e0>
 800b454:	4b4d      	ldr	r3, [pc, #308]	; (800b58c <_dtoa_r+0x5f4>)
 800b456:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b45a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b45e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b460:	2b00      	cmp	r3, #0
 800b462:	d047      	beq.n	800b4f4 <_dtoa_r+0x55c>
 800b464:	4602      	mov	r2, r0
 800b466:	460b      	mov	r3, r1
 800b468:	2000      	movs	r0, #0
 800b46a:	494e      	ldr	r1, [pc, #312]	; (800b5a4 <_dtoa_r+0x60c>)
 800b46c:	f7f5 f9ee 	bl	800084c <__aeabi_ddiv>
 800b470:	462a      	mov	r2, r5
 800b472:	4633      	mov	r3, r6
 800b474:	f7f4 ff08 	bl	8000288 <__aeabi_dsub>
 800b478:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b47c:	465d      	mov	r5, fp
 800b47e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b482:	f7f5 fb69 	bl	8000b58 <__aeabi_d2iz>
 800b486:	4606      	mov	r6, r0
 800b488:	f7f5 f84c 	bl	8000524 <__aeabi_i2d>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b494:	f7f4 fef8 	bl	8000288 <__aeabi_dsub>
 800b498:	3630      	adds	r6, #48	; 0x30
 800b49a:	f805 6b01 	strb.w	r6, [r5], #1
 800b49e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b4a2:	e9cd 0100 	strd	r0, r1, [sp]
 800b4a6:	f7f5 fb19 	bl	8000adc <__aeabi_dcmplt>
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	d163      	bne.n	800b576 <_dtoa_r+0x5de>
 800b4ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	4937      	ldr	r1, [pc, #220]	; (800b594 <_dtoa_r+0x5fc>)
 800b4b6:	f7f4 fee7 	bl	8000288 <__aeabi_dsub>
 800b4ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b4be:	f7f5 fb0d 	bl	8000adc <__aeabi_dcmplt>
 800b4c2:	2800      	cmp	r0, #0
 800b4c4:	f040 80b7 	bne.w	800b636 <_dtoa_r+0x69e>
 800b4c8:	eba5 030b 	sub.w	r3, r5, fp
 800b4cc:	429f      	cmp	r7, r3
 800b4ce:	f77f af7c 	ble.w	800b3ca <_dtoa_r+0x432>
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	4b30      	ldr	r3, [pc, #192]	; (800b598 <_dtoa_r+0x600>)
 800b4d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b4da:	f7f5 f88d 	bl	80005f8 <__aeabi_dmul>
 800b4de:	2200      	movs	r2, #0
 800b4e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b4e4:	4b2c      	ldr	r3, [pc, #176]	; (800b598 <_dtoa_r+0x600>)
 800b4e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4ea:	f7f5 f885 	bl	80005f8 <__aeabi_dmul>
 800b4ee:	e9cd 0100 	strd	r0, r1, [sp]
 800b4f2:	e7c4      	b.n	800b47e <_dtoa_r+0x4e6>
 800b4f4:	462a      	mov	r2, r5
 800b4f6:	4633      	mov	r3, r6
 800b4f8:	f7f5 f87e 	bl	80005f8 <__aeabi_dmul>
 800b4fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b500:	eb0b 0507 	add.w	r5, fp, r7
 800b504:	465e      	mov	r6, fp
 800b506:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b50a:	f7f5 fb25 	bl	8000b58 <__aeabi_d2iz>
 800b50e:	4607      	mov	r7, r0
 800b510:	f7f5 f808 	bl	8000524 <__aeabi_i2d>
 800b514:	3730      	adds	r7, #48	; 0x30
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b51e:	f7f4 feb3 	bl	8000288 <__aeabi_dsub>
 800b522:	f806 7b01 	strb.w	r7, [r6], #1
 800b526:	42ae      	cmp	r6, r5
 800b528:	e9cd 0100 	strd	r0, r1, [sp]
 800b52c:	f04f 0200 	mov.w	r2, #0
 800b530:	d126      	bne.n	800b580 <_dtoa_r+0x5e8>
 800b532:	4b1c      	ldr	r3, [pc, #112]	; (800b5a4 <_dtoa_r+0x60c>)
 800b534:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b538:	f7f4 fea8 	bl	800028c <__adddf3>
 800b53c:	4602      	mov	r2, r0
 800b53e:	460b      	mov	r3, r1
 800b540:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b544:	f7f5 fae8 	bl	8000b18 <__aeabi_dcmpgt>
 800b548:	2800      	cmp	r0, #0
 800b54a:	d174      	bne.n	800b636 <_dtoa_r+0x69e>
 800b54c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b550:	2000      	movs	r0, #0
 800b552:	4914      	ldr	r1, [pc, #80]	; (800b5a4 <_dtoa_r+0x60c>)
 800b554:	f7f4 fe98 	bl	8000288 <__aeabi_dsub>
 800b558:	4602      	mov	r2, r0
 800b55a:	460b      	mov	r3, r1
 800b55c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b560:	f7f5 fabc 	bl	8000adc <__aeabi_dcmplt>
 800b564:	2800      	cmp	r0, #0
 800b566:	f43f af30 	beq.w	800b3ca <_dtoa_r+0x432>
 800b56a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b56e:	2b30      	cmp	r3, #48	; 0x30
 800b570:	f105 32ff 	add.w	r2, r5, #4294967295
 800b574:	d002      	beq.n	800b57c <_dtoa_r+0x5e4>
 800b576:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b57a:	e04a      	b.n	800b612 <_dtoa_r+0x67a>
 800b57c:	4615      	mov	r5, r2
 800b57e:	e7f4      	b.n	800b56a <_dtoa_r+0x5d2>
 800b580:	4b05      	ldr	r3, [pc, #20]	; (800b598 <_dtoa_r+0x600>)
 800b582:	f7f5 f839 	bl	80005f8 <__aeabi_dmul>
 800b586:	e9cd 0100 	strd	r0, r1, [sp]
 800b58a:	e7bc      	b.n	800b506 <_dtoa_r+0x56e>
 800b58c:	0800dc48 	.word	0x0800dc48
 800b590:	0800dc20 	.word	0x0800dc20
 800b594:	3ff00000 	.word	0x3ff00000
 800b598:	40240000 	.word	0x40240000
 800b59c:	401c0000 	.word	0x401c0000
 800b5a0:	40140000 	.word	0x40140000
 800b5a4:	3fe00000 	.word	0x3fe00000
 800b5a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b5ac:	465d      	mov	r5, fp
 800b5ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5b2:	4630      	mov	r0, r6
 800b5b4:	4639      	mov	r1, r7
 800b5b6:	f7f5 f949 	bl	800084c <__aeabi_ddiv>
 800b5ba:	f7f5 facd 	bl	8000b58 <__aeabi_d2iz>
 800b5be:	4680      	mov	r8, r0
 800b5c0:	f7f4 ffb0 	bl	8000524 <__aeabi_i2d>
 800b5c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5c8:	f7f5 f816 	bl	80005f8 <__aeabi_dmul>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	4630      	mov	r0, r6
 800b5d2:	4639      	mov	r1, r7
 800b5d4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b5d8:	f7f4 fe56 	bl	8000288 <__aeabi_dsub>
 800b5dc:	f805 6b01 	strb.w	r6, [r5], #1
 800b5e0:	eba5 060b 	sub.w	r6, r5, fp
 800b5e4:	45b1      	cmp	r9, r6
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	d139      	bne.n	800b660 <_dtoa_r+0x6c8>
 800b5ec:	f7f4 fe4e 	bl	800028c <__adddf3>
 800b5f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5f4:	4606      	mov	r6, r0
 800b5f6:	460f      	mov	r7, r1
 800b5f8:	f7f5 fa8e 	bl	8000b18 <__aeabi_dcmpgt>
 800b5fc:	b9c8      	cbnz	r0, 800b632 <_dtoa_r+0x69a>
 800b5fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b602:	4630      	mov	r0, r6
 800b604:	4639      	mov	r1, r7
 800b606:	f7f5 fa5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b60a:	b110      	cbz	r0, 800b612 <_dtoa_r+0x67a>
 800b60c:	f018 0f01 	tst.w	r8, #1
 800b610:	d10f      	bne.n	800b632 <_dtoa_r+0x69a>
 800b612:	9904      	ldr	r1, [sp, #16]
 800b614:	4620      	mov	r0, r4
 800b616:	f000 fb8b 	bl	800bd30 <_Bfree>
 800b61a:	2300      	movs	r3, #0
 800b61c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b61e:	702b      	strb	r3, [r5, #0]
 800b620:	f10a 0301 	add.w	r3, sl, #1
 800b624:	6013      	str	r3, [r2, #0]
 800b626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b628:	2b00      	cmp	r3, #0
 800b62a:	f000 8241 	beq.w	800bab0 <_dtoa_r+0xb18>
 800b62e:	601d      	str	r5, [r3, #0]
 800b630:	e23e      	b.n	800bab0 <_dtoa_r+0xb18>
 800b632:	f8cd a020 	str.w	sl, [sp, #32]
 800b636:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b63a:	2a39      	cmp	r2, #57	; 0x39
 800b63c:	f105 33ff 	add.w	r3, r5, #4294967295
 800b640:	d108      	bne.n	800b654 <_dtoa_r+0x6bc>
 800b642:	459b      	cmp	fp, r3
 800b644:	d10a      	bne.n	800b65c <_dtoa_r+0x6c4>
 800b646:	9b08      	ldr	r3, [sp, #32]
 800b648:	3301      	adds	r3, #1
 800b64a:	9308      	str	r3, [sp, #32]
 800b64c:	2330      	movs	r3, #48	; 0x30
 800b64e:	f88b 3000 	strb.w	r3, [fp]
 800b652:	465b      	mov	r3, fp
 800b654:	781a      	ldrb	r2, [r3, #0]
 800b656:	3201      	adds	r2, #1
 800b658:	701a      	strb	r2, [r3, #0]
 800b65a:	e78c      	b.n	800b576 <_dtoa_r+0x5de>
 800b65c:	461d      	mov	r5, r3
 800b65e:	e7ea      	b.n	800b636 <_dtoa_r+0x69e>
 800b660:	2200      	movs	r2, #0
 800b662:	4b9b      	ldr	r3, [pc, #620]	; (800b8d0 <_dtoa_r+0x938>)
 800b664:	f7f4 ffc8 	bl	80005f8 <__aeabi_dmul>
 800b668:	2200      	movs	r2, #0
 800b66a:	2300      	movs	r3, #0
 800b66c:	4606      	mov	r6, r0
 800b66e:	460f      	mov	r7, r1
 800b670:	f7f5 fa2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b674:	2800      	cmp	r0, #0
 800b676:	d09a      	beq.n	800b5ae <_dtoa_r+0x616>
 800b678:	e7cb      	b.n	800b612 <_dtoa_r+0x67a>
 800b67a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b67c:	2a00      	cmp	r2, #0
 800b67e:	f000 808b 	beq.w	800b798 <_dtoa_r+0x800>
 800b682:	9a06      	ldr	r2, [sp, #24]
 800b684:	2a01      	cmp	r2, #1
 800b686:	dc6e      	bgt.n	800b766 <_dtoa_r+0x7ce>
 800b688:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b68a:	2a00      	cmp	r2, #0
 800b68c:	d067      	beq.n	800b75e <_dtoa_r+0x7c6>
 800b68e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b692:	9f07      	ldr	r7, [sp, #28]
 800b694:	9d05      	ldr	r5, [sp, #20]
 800b696:	9a05      	ldr	r2, [sp, #20]
 800b698:	2101      	movs	r1, #1
 800b69a:	441a      	add	r2, r3
 800b69c:	4620      	mov	r0, r4
 800b69e:	9205      	str	r2, [sp, #20]
 800b6a0:	4498      	add	r8, r3
 800b6a2:	f000 fbe5 	bl	800be70 <__i2b>
 800b6a6:	4606      	mov	r6, r0
 800b6a8:	2d00      	cmp	r5, #0
 800b6aa:	dd0c      	ble.n	800b6c6 <_dtoa_r+0x72e>
 800b6ac:	f1b8 0f00 	cmp.w	r8, #0
 800b6b0:	dd09      	ble.n	800b6c6 <_dtoa_r+0x72e>
 800b6b2:	4545      	cmp	r5, r8
 800b6b4:	9a05      	ldr	r2, [sp, #20]
 800b6b6:	462b      	mov	r3, r5
 800b6b8:	bfa8      	it	ge
 800b6ba:	4643      	movge	r3, r8
 800b6bc:	1ad2      	subs	r2, r2, r3
 800b6be:	9205      	str	r2, [sp, #20]
 800b6c0:	1aed      	subs	r5, r5, r3
 800b6c2:	eba8 0803 	sub.w	r8, r8, r3
 800b6c6:	9b07      	ldr	r3, [sp, #28]
 800b6c8:	b1eb      	cbz	r3, 800b706 <_dtoa_r+0x76e>
 800b6ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d067      	beq.n	800b7a0 <_dtoa_r+0x808>
 800b6d0:	b18f      	cbz	r7, 800b6f6 <_dtoa_r+0x75e>
 800b6d2:	4631      	mov	r1, r6
 800b6d4:	463a      	mov	r2, r7
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	f000 fc6a 	bl	800bfb0 <__pow5mult>
 800b6dc:	9a04      	ldr	r2, [sp, #16]
 800b6de:	4601      	mov	r1, r0
 800b6e0:	4606      	mov	r6, r0
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	f000 fbcd 	bl	800be82 <__multiply>
 800b6e8:	9904      	ldr	r1, [sp, #16]
 800b6ea:	9008      	str	r0, [sp, #32]
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	f000 fb1f 	bl	800bd30 <_Bfree>
 800b6f2:	9b08      	ldr	r3, [sp, #32]
 800b6f4:	9304      	str	r3, [sp, #16]
 800b6f6:	9b07      	ldr	r3, [sp, #28]
 800b6f8:	1bda      	subs	r2, r3, r7
 800b6fa:	d004      	beq.n	800b706 <_dtoa_r+0x76e>
 800b6fc:	9904      	ldr	r1, [sp, #16]
 800b6fe:	4620      	mov	r0, r4
 800b700:	f000 fc56 	bl	800bfb0 <__pow5mult>
 800b704:	9004      	str	r0, [sp, #16]
 800b706:	2101      	movs	r1, #1
 800b708:	4620      	mov	r0, r4
 800b70a:	f000 fbb1 	bl	800be70 <__i2b>
 800b70e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b710:	4607      	mov	r7, r0
 800b712:	2b00      	cmp	r3, #0
 800b714:	f000 81d0 	beq.w	800bab8 <_dtoa_r+0xb20>
 800b718:	461a      	mov	r2, r3
 800b71a:	4601      	mov	r1, r0
 800b71c:	4620      	mov	r0, r4
 800b71e:	f000 fc47 	bl	800bfb0 <__pow5mult>
 800b722:	9b06      	ldr	r3, [sp, #24]
 800b724:	2b01      	cmp	r3, #1
 800b726:	4607      	mov	r7, r0
 800b728:	dc40      	bgt.n	800b7ac <_dtoa_r+0x814>
 800b72a:	9b00      	ldr	r3, [sp, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d139      	bne.n	800b7a4 <_dtoa_r+0x80c>
 800b730:	9b01      	ldr	r3, [sp, #4]
 800b732:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b736:	2b00      	cmp	r3, #0
 800b738:	d136      	bne.n	800b7a8 <_dtoa_r+0x810>
 800b73a:	9b01      	ldr	r3, [sp, #4]
 800b73c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b740:	0d1b      	lsrs	r3, r3, #20
 800b742:	051b      	lsls	r3, r3, #20
 800b744:	b12b      	cbz	r3, 800b752 <_dtoa_r+0x7ba>
 800b746:	9b05      	ldr	r3, [sp, #20]
 800b748:	3301      	adds	r3, #1
 800b74a:	9305      	str	r3, [sp, #20]
 800b74c:	f108 0801 	add.w	r8, r8, #1
 800b750:	2301      	movs	r3, #1
 800b752:	9307      	str	r3, [sp, #28]
 800b754:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b756:	2b00      	cmp	r3, #0
 800b758:	d12a      	bne.n	800b7b0 <_dtoa_r+0x818>
 800b75a:	2001      	movs	r0, #1
 800b75c:	e030      	b.n	800b7c0 <_dtoa_r+0x828>
 800b75e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b760:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b764:	e795      	b.n	800b692 <_dtoa_r+0x6fa>
 800b766:	9b07      	ldr	r3, [sp, #28]
 800b768:	f109 37ff 	add.w	r7, r9, #4294967295
 800b76c:	42bb      	cmp	r3, r7
 800b76e:	bfbf      	itttt	lt
 800b770:	9b07      	ldrlt	r3, [sp, #28]
 800b772:	9707      	strlt	r7, [sp, #28]
 800b774:	1afa      	sublt	r2, r7, r3
 800b776:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b778:	bfbb      	ittet	lt
 800b77a:	189b      	addlt	r3, r3, r2
 800b77c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b77e:	1bdf      	subge	r7, r3, r7
 800b780:	2700      	movlt	r7, #0
 800b782:	f1b9 0f00 	cmp.w	r9, #0
 800b786:	bfb5      	itete	lt
 800b788:	9b05      	ldrlt	r3, [sp, #20]
 800b78a:	9d05      	ldrge	r5, [sp, #20]
 800b78c:	eba3 0509 	sublt.w	r5, r3, r9
 800b790:	464b      	movge	r3, r9
 800b792:	bfb8      	it	lt
 800b794:	2300      	movlt	r3, #0
 800b796:	e77e      	b.n	800b696 <_dtoa_r+0x6fe>
 800b798:	9f07      	ldr	r7, [sp, #28]
 800b79a:	9d05      	ldr	r5, [sp, #20]
 800b79c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b79e:	e783      	b.n	800b6a8 <_dtoa_r+0x710>
 800b7a0:	9a07      	ldr	r2, [sp, #28]
 800b7a2:	e7ab      	b.n	800b6fc <_dtoa_r+0x764>
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	e7d4      	b.n	800b752 <_dtoa_r+0x7ba>
 800b7a8:	9b00      	ldr	r3, [sp, #0]
 800b7aa:	e7d2      	b.n	800b752 <_dtoa_r+0x7ba>
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	9307      	str	r3, [sp, #28]
 800b7b0:	693b      	ldr	r3, [r7, #16]
 800b7b2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b7b6:	6918      	ldr	r0, [r3, #16]
 800b7b8:	f000 fb0c 	bl	800bdd4 <__hi0bits>
 800b7bc:	f1c0 0020 	rsb	r0, r0, #32
 800b7c0:	4440      	add	r0, r8
 800b7c2:	f010 001f 	ands.w	r0, r0, #31
 800b7c6:	d047      	beq.n	800b858 <_dtoa_r+0x8c0>
 800b7c8:	f1c0 0320 	rsb	r3, r0, #32
 800b7cc:	2b04      	cmp	r3, #4
 800b7ce:	dd3b      	ble.n	800b848 <_dtoa_r+0x8b0>
 800b7d0:	9b05      	ldr	r3, [sp, #20]
 800b7d2:	f1c0 001c 	rsb	r0, r0, #28
 800b7d6:	4403      	add	r3, r0
 800b7d8:	9305      	str	r3, [sp, #20]
 800b7da:	4405      	add	r5, r0
 800b7dc:	4480      	add	r8, r0
 800b7de:	9b05      	ldr	r3, [sp, #20]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	dd05      	ble.n	800b7f0 <_dtoa_r+0x858>
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	9904      	ldr	r1, [sp, #16]
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	f000 fc2f 	bl	800c04c <__lshift>
 800b7ee:	9004      	str	r0, [sp, #16]
 800b7f0:	f1b8 0f00 	cmp.w	r8, #0
 800b7f4:	dd05      	ble.n	800b802 <_dtoa_r+0x86a>
 800b7f6:	4639      	mov	r1, r7
 800b7f8:	4642      	mov	r2, r8
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	f000 fc26 	bl	800c04c <__lshift>
 800b800:	4607      	mov	r7, r0
 800b802:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b804:	b353      	cbz	r3, 800b85c <_dtoa_r+0x8c4>
 800b806:	4639      	mov	r1, r7
 800b808:	9804      	ldr	r0, [sp, #16]
 800b80a:	f000 fc73 	bl	800c0f4 <__mcmp>
 800b80e:	2800      	cmp	r0, #0
 800b810:	da24      	bge.n	800b85c <_dtoa_r+0x8c4>
 800b812:	2300      	movs	r3, #0
 800b814:	220a      	movs	r2, #10
 800b816:	9904      	ldr	r1, [sp, #16]
 800b818:	4620      	mov	r0, r4
 800b81a:	f000 faa0 	bl	800bd5e <__multadd>
 800b81e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b820:	9004      	str	r0, [sp, #16]
 800b822:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b826:	2b00      	cmp	r3, #0
 800b828:	f000 814d 	beq.w	800bac6 <_dtoa_r+0xb2e>
 800b82c:	2300      	movs	r3, #0
 800b82e:	4631      	mov	r1, r6
 800b830:	220a      	movs	r2, #10
 800b832:	4620      	mov	r0, r4
 800b834:	f000 fa93 	bl	800bd5e <__multadd>
 800b838:	9b02      	ldr	r3, [sp, #8]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	4606      	mov	r6, r0
 800b83e:	dc4f      	bgt.n	800b8e0 <_dtoa_r+0x948>
 800b840:	9b06      	ldr	r3, [sp, #24]
 800b842:	2b02      	cmp	r3, #2
 800b844:	dd4c      	ble.n	800b8e0 <_dtoa_r+0x948>
 800b846:	e011      	b.n	800b86c <_dtoa_r+0x8d4>
 800b848:	d0c9      	beq.n	800b7de <_dtoa_r+0x846>
 800b84a:	9a05      	ldr	r2, [sp, #20]
 800b84c:	331c      	adds	r3, #28
 800b84e:	441a      	add	r2, r3
 800b850:	9205      	str	r2, [sp, #20]
 800b852:	441d      	add	r5, r3
 800b854:	4498      	add	r8, r3
 800b856:	e7c2      	b.n	800b7de <_dtoa_r+0x846>
 800b858:	4603      	mov	r3, r0
 800b85a:	e7f6      	b.n	800b84a <_dtoa_r+0x8b2>
 800b85c:	f1b9 0f00 	cmp.w	r9, #0
 800b860:	dc38      	bgt.n	800b8d4 <_dtoa_r+0x93c>
 800b862:	9b06      	ldr	r3, [sp, #24]
 800b864:	2b02      	cmp	r3, #2
 800b866:	dd35      	ble.n	800b8d4 <_dtoa_r+0x93c>
 800b868:	f8cd 9008 	str.w	r9, [sp, #8]
 800b86c:	9b02      	ldr	r3, [sp, #8]
 800b86e:	b963      	cbnz	r3, 800b88a <_dtoa_r+0x8f2>
 800b870:	4639      	mov	r1, r7
 800b872:	2205      	movs	r2, #5
 800b874:	4620      	mov	r0, r4
 800b876:	f000 fa72 	bl	800bd5e <__multadd>
 800b87a:	4601      	mov	r1, r0
 800b87c:	4607      	mov	r7, r0
 800b87e:	9804      	ldr	r0, [sp, #16]
 800b880:	f000 fc38 	bl	800c0f4 <__mcmp>
 800b884:	2800      	cmp	r0, #0
 800b886:	f73f adcc 	bgt.w	800b422 <_dtoa_r+0x48a>
 800b88a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b88c:	465d      	mov	r5, fp
 800b88e:	ea6f 0a03 	mvn.w	sl, r3
 800b892:	f04f 0900 	mov.w	r9, #0
 800b896:	4639      	mov	r1, r7
 800b898:	4620      	mov	r0, r4
 800b89a:	f000 fa49 	bl	800bd30 <_Bfree>
 800b89e:	2e00      	cmp	r6, #0
 800b8a0:	f43f aeb7 	beq.w	800b612 <_dtoa_r+0x67a>
 800b8a4:	f1b9 0f00 	cmp.w	r9, #0
 800b8a8:	d005      	beq.n	800b8b6 <_dtoa_r+0x91e>
 800b8aa:	45b1      	cmp	r9, r6
 800b8ac:	d003      	beq.n	800b8b6 <_dtoa_r+0x91e>
 800b8ae:	4649      	mov	r1, r9
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	f000 fa3d 	bl	800bd30 <_Bfree>
 800b8b6:	4631      	mov	r1, r6
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	f000 fa39 	bl	800bd30 <_Bfree>
 800b8be:	e6a8      	b.n	800b612 <_dtoa_r+0x67a>
 800b8c0:	2700      	movs	r7, #0
 800b8c2:	463e      	mov	r6, r7
 800b8c4:	e7e1      	b.n	800b88a <_dtoa_r+0x8f2>
 800b8c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b8ca:	463e      	mov	r6, r7
 800b8cc:	e5a9      	b.n	800b422 <_dtoa_r+0x48a>
 800b8ce:	bf00      	nop
 800b8d0:	40240000 	.word	0x40240000
 800b8d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8d6:	f8cd 9008 	str.w	r9, [sp, #8]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	f000 80fa 	beq.w	800bad4 <_dtoa_r+0xb3c>
 800b8e0:	2d00      	cmp	r5, #0
 800b8e2:	dd05      	ble.n	800b8f0 <_dtoa_r+0x958>
 800b8e4:	4631      	mov	r1, r6
 800b8e6:	462a      	mov	r2, r5
 800b8e8:	4620      	mov	r0, r4
 800b8ea:	f000 fbaf 	bl	800c04c <__lshift>
 800b8ee:	4606      	mov	r6, r0
 800b8f0:	9b07      	ldr	r3, [sp, #28]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d04c      	beq.n	800b990 <_dtoa_r+0x9f8>
 800b8f6:	6871      	ldr	r1, [r6, #4]
 800b8f8:	4620      	mov	r0, r4
 800b8fa:	f000 f9e5 	bl	800bcc8 <_Balloc>
 800b8fe:	6932      	ldr	r2, [r6, #16]
 800b900:	3202      	adds	r2, #2
 800b902:	4605      	mov	r5, r0
 800b904:	0092      	lsls	r2, r2, #2
 800b906:	f106 010c 	add.w	r1, r6, #12
 800b90a:	300c      	adds	r0, #12
 800b90c:	f7fe fe0e 	bl	800a52c <memcpy>
 800b910:	2201      	movs	r2, #1
 800b912:	4629      	mov	r1, r5
 800b914:	4620      	mov	r0, r4
 800b916:	f000 fb99 	bl	800c04c <__lshift>
 800b91a:	9b00      	ldr	r3, [sp, #0]
 800b91c:	f8cd b014 	str.w	fp, [sp, #20]
 800b920:	f003 0301 	and.w	r3, r3, #1
 800b924:	46b1      	mov	r9, r6
 800b926:	9307      	str	r3, [sp, #28]
 800b928:	4606      	mov	r6, r0
 800b92a:	4639      	mov	r1, r7
 800b92c:	9804      	ldr	r0, [sp, #16]
 800b92e:	f7ff faa5 	bl	800ae7c <quorem>
 800b932:	4649      	mov	r1, r9
 800b934:	4605      	mov	r5, r0
 800b936:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b93a:	9804      	ldr	r0, [sp, #16]
 800b93c:	f000 fbda 	bl	800c0f4 <__mcmp>
 800b940:	4632      	mov	r2, r6
 800b942:	9000      	str	r0, [sp, #0]
 800b944:	4639      	mov	r1, r7
 800b946:	4620      	mov	r0, r4
 800b948:	f000 fbee 	bl	800c128 <__mdiff>
 800b94c:	68c3      	ldr	r3, [r0, #12]
 800b94e:	4602      	mov	r2, r0
 800b950:	bb03      	cbnz	r3, 800b994 <_dtoa_r+0x9fc>
 800b952:	4601      	mov	r1, r0
 800b954:	9008      	str	r0, [sp, #32]
 800b956:	9804      	ldr	r0, [sp, #16]
 800b958:	f000 fbcc 	bl	800c0f4 <__mcmp>
 800b95c:	9a08      	ldr	r2, [sp, #32]
 800b95e:	4603      	mov	r3, r0
 800b960:	4611      	mov	r1, r2
 800b962:	4620      	mov	r0, r4
 800b964:	9308      	str	r3, [sp, #32]
 800b966:	f000 f9e3 	bl	800bd30 <_Bfree>
 800b96a:	9b08      	ldr	r3, [sp, #32]
 800b96c:	b9a3      	cbnz	r3, 800b998 <_dtoa_r+0xa00>
 800b96e:	9a06      	ldr	r2, [sp, #24]
 800b970:	b992      	cbnz	r2, 800b998 <_dtoa_r+0xa00>
 800b972:	9a07      	ldr	r2, [sp, #28]
 800b974:	b982      	cbnz	r2, 800b998 <_dtoa_r+0xa00>
 800b976:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b97a:	d029      	beq.n	800b9d0 <_dtoa_r+0xa38>
 800b97c:	9b00      	ldr	r3, [sp, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	dd01      	ble.n	800b986 <_dtoa_r+0x9ee>
 800b982:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b986:	9b05      	ldr	r3, [sp, #20]
 800b988:	1c5d      	adds	r5, r3, #1
 800b98a:	f883 8000 	strb.w	r8, [r3]
 800b98e:	e782      	b.n	800b896 <_dtoa_r+0x8fe>
 800b990:	4630      	mov	r0, r6
 800b992:	e7c2      	b.n	800b91a <_dtoa_r+0x982>
 800b994:	2301      	movs	r3, #1
 800b996:	e7e3      	b.n	800b960 <_dtoa_r+0x9c8>
 800b998:	9a00      	ldr	r2, [sp, #0]
 800b99a:	2a00      	cmp	r2, #0
 800b99c:	db04      	blt.n	800b9a8 <_dtoa_r+0xa10>
 800b99e:	d125      	bne.n	800b9ec <_dtoa_r+0xa54>
 800b9a0:	9a06      	ldr	r2, [sp, #24]
 800b9a2:	bb1a      	cbnz	r2, 800b9ec <_dtoa_r+0xa54>
 800b9a4:	9a07      	ldr	r2, [sp, #28]
 800b9a6:	bb0a      	cbnz	r2, 800b9ec <_dtoa_r+0xa54>
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	ddec      	ble.n	800b986 <_dtoa_r+0x9ee>
 800b9ac:	2201      	movs	r2, #1
 800b9ae:	9904      	ldr	r1, [sp, #16]
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	f000 fb4b 	bl	800c04c <__lshift>
 800b9b6:	4639      	mov	r1, r7
 800b9b8:	9004      	str	r0, [sp, #16]
 800b9ba:	f000 fb9b 	bl	800c0f4 <__mcmp>
 800b9be:	2800      	cmp	r0, #0
 800b9c0:	dc03      	bgt.n	800b9ca <_dtoa_r+0xa32>
 800b9c2:	d1e0      	bne.n	800b986 <_dtoa_r+0x9ee>
 800b9c4:	f018 0f01 	tst.w	r8, #1
 800b9c8:	d0dd      	beq.n	800b986 <_dtoa_r+0x9ee>
 800b9ca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b9ce:	d1d8      	bne.n	800b982 <_dtoa_r+0x9ea>
 800b9d0:	9b05      	ldr	r3, [sp, #20]
 800b9d2:	9a05      	ldr	r2, [sp, #20]
 800b9d4:	1c5d      	adds	r5, r3, #1
 800b9d6:	2339      	movs	r3, #57	; 0x39
 800b9d8:	7013      	strb	r3, [r2, #0]
 800b9da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b9de:	2b39      	cmp	r3, #57	; 0x39
 800b9e0:	f105 32ff 	add.w	r2, r5, #4294967295
 800b9e4:	d04f      	beq.n	800ba86 <_dtoa_r+0xaee>
 800b9e6:	3301      	adds	r3, #1
 800b9e8:	7013      	strb	r3, [r2, #0]
 800b9ea:	e754      	b.n	800b896 <_dtoa_r+0x8fe>
 800b9ec:	9a05      	ldr	r2, [sp, #20]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	f102 0501 	add.w	r5, r2, #1
 800b9f4:	dd06      	ble.n	800ba04 <_dtoa_r+0xa6c>
 800b9f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b9fa:	d0e9      	beq.n	800b9d0 <_dtoa_r+0xa38>
 800b9fc:	f108 0801 	add.w	r8, r8, #1
 800ba00:	9b05      	ldr	r3, [sp, #20]
 800ba02:	e7c2      	b.n	800b98a <_dtoa_r+0x9f2>
 800ba04:	9a02      	ldr	r2, [sp, #8]
 800ba06:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ba0a:	eba5 030b 	sub.w	r3, r5, fp
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d021      	beq.n	800ba56 <_dtoa_r+0xabe>
 800ba12:	2300      	movs	r3, #0
 800ba14:	220a      	movs	r2, #10
 800ba16:	9904      	ldr	r1, [sp, #16]
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f000 f9a0 	bl	800bd5e <__multadd>
 800ba1e:	45b1      	cmp	r9, r6
 800ba20:	9004      	str	r0, [sp, #16]
 800ba22:	f04f 0300 	mov.w	r3, #0
 800ba26:	f04f 020a 	mov.w	r2, #10
 800ba2a:	4649      	mov	r1, r9
 800ba2c:	4620      	mov	r0, r4
 800ba2e:	d105      	bne.n	800ba3c <_dtoa_r+0xaa4>
 800ba30:	f000 f995 	bl	800bd5e <__multadd>
 800ba34:	4681      	mov	r9, r0
 800ba36:	4606      	mov	r6, r0
 800ba38:	9505      	str	r5, [sp, #20]
 800ba3a:	e776      	b.n	800b92a <_dtoa_r+0x992>
 800ba3c:	f000 f98f 	bl	800bd5e <__multadd>
 800ba40:	4631      	mov	r1, r6
 800ba42:	4681      	mov	r9, r0
 800ba44:	2300      	movs	r3, #0
 800ba46:	220a      	movs	r2, #10
 800ba48:	4620      	mov	r0, r4
 800ba4a:	f000 f988 	bl	800bd5e <__multadd>
 800ba4e:	4606      	mov	r6, r0
 800ba50:	e7f2      	b.n	800ba38 <_dtoa_r+0xaa0>
 800ba52:	f04f 0900 	mov.w	r9, #0
 800ba56:	2201      	movs	r2, #1
 800ba58:	9904      	ldr	r1, [sp, #16]
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	f000 faf6 	bl	800c04c <__lshift>
 800ba60:	4639      	mov	r1, r7
 800ba62:	9004      	str	r0, [sp, #16]
 800ba64:	f000 fb46 	bl	800c0f4 <__mcmp>
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	dcb6      	bgt.n	800b9da <_dtoa_r+0xa42>
 800ba6c:	d102      	bne.n	800ba74 <_dtoa_r+0xadc>
 800ba6e:	f018 0f01 	tst.w	r8, #1
 800ba72:	d1b2      	bne.n	800b9da <_dtoa_r+0xa42>
 800ba74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ba78:	2b30      	cmp	r3, #48	; 0x30
 800ba7a:	f105 32ff 	add.w	r2, r5, #4294967295
 800ba7e:	f47f af0a 	bne.w	800b896 <_dtoa_r+0x8fe>
 800ba82:	4615      	mov	r5, r2
 800ba84:	e7f6      	b.n	800ba74 <_dtoa_r+0xadc>
 800ba86:	4593      	cmp	fp, r2
 800ba88:	d105      	bne.n	800ba96 <_dtoa_r+0xafe>
 800ba8a:	2331      	movs	r3, #49	; 0x31
 800ba8c:	f10a 0a01 	add.w	sl, sl, #1
 800ba90:	f88b 3000 	strb.w	r3, [fp]
 800ba94:	e6ff      	b.n	800b896 <_dtoa_r+0x8fe>
 800ba96:	4615      	mov	r5, r2
 800ba98:	e79f      	b.n	800b9da <_dtoa_r+0xa42>
 800ba9a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800bb00 <_dtoa_r+0xb68>
 800ba9e:	e007      	b.n	800bab0 <_dtoa_r+0xb18>
 800baa0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800baa2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800bb04 <_dtoa_r+0xb6c>
 800baa6:	b11b      	cbz	r3, 800bab0 <_dtoa_r+0xb18>
 800baa8:	f10b 0308 	add.w	r3, fp, #8
 800baac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800baae:	6013      	str	r3, [r2, #0]
 800bab0:	4658      	mov	r0, fp
 800bab2:	b017      	add	sp, #92	; 0x5c
 800bab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bab8:	9b06      	ldr	r3, [sp, #24]
 800baba:	2b01      	cmp	r3, #1
 800babc:	f77f ae35 	ble.w	800b72a <_dtoa_r+0x792>
 800bac0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bac2:	9307      	str	r3, [sp, #28]
 800bac4:	e649      	b.n	800b75a <_dtoa_r+0x7c2>
 800bac6:	9b02      	ldr	r3, [sp, #8]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	dc03      	bgt.n	800bad4 <_dtoa_r+0xb3c>
 800bacc:	9b06      	ldr	r3, [sp, #24]
 800bace:	2b02      	cmp	r3, #2
 800bad0:	f73f aecc 	bgt.w	800b86c <_dtoa_r+0x8d4>
 800bad4:	465d      	mov	r5, fp
 800bad6:	4639      	mov	r1, r7
 800bad8:	9804      	ldr	r0, [sp, #16]
 800bada:	f7ff f9cf 	bl	800ae7c <quorem>
 800bade:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800bae2:	f805 8b01 	strb.w	r8, [r5], #1
 800bae6:	9a02      	ldr	r2, [sp, #8]
 800bae8:	eba5 030b 	sub.w	r3, r5, fp
 800baec:	429a      	cmp	r2, r3
 800baee:	ddb0      	ble.n	800ba52 <_dtoa_r+0xaba>
 800baf0:	2300      	movs	r3, #0
 800baf2:	220a      	movs	r2, #10
 800baf4:	9904      	ldr	r1, [sp, #16]
 800baf6:	4620      	mov	r0, r4
 800baf8:	f000 f931 	bl	800bd5e <__multadd>
 800bafc:	9004      	str	r0, [sp, #16]
 800bafe:	e7ea      	b.n	800bad6 <_dtoa_r+0xb3e>
 800bb00:	0800db8c 	.word	0x0800db8c
 800bb04:	0800dbb0 	.word	0x0800dbb0

0800bb08 <std>:
 800bb08:	2300      	movs	r3, #0
 800bb0a:	b510      	push	{r4, lr}
 800bb0c:	4604      	mov	r4, r0
 800bb0e:	e9c0 3300 	strd	r3, r3, [r0]
 800bb12:	6083      	str	r3, [r0, #8]
 800bb14:	8181      	strh	r1, [r0, #12]
 800bb16:	6643      	str	r3, [r0, #100]	; 0x64
 800bb18:	81c2      	strh	r2, [r0, #14]
 800bb1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb1e:	6183      	str	r3, [r0, #24]
 800bb20:	4619      	mov	r1, r3
 800bb22:	2208      	movs	r2, #8
 800bb24:	305c      	adds	r0, #92	; 0x5c
 800bb26:	f7fe fd0c 	bl	800a542 <memset>
 800bb2a:	4b05      	ldr	r3, [pc, #20]	; (800bb40 <std+0x38>)
 800bb2c:	6263      	str	r3, [r4, #36]	; 0x24
 800bb2e:	4b05      	ldr	r3, [pc, #20]	; (800bb44 <std+0x3c>)
 800bb30:	62a3      	str	r3, [r4, #40]	; 0x28
 800bb32:	4b05      	ldr	r3, [pc, #20]	; (800bb48 <std+0x40>)
 800bb34:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bb36:	4b05      	ldr	r3, [pc, #20]	; (800bb4c <std+0x44>)
 800bb38:	6224      	str	r4, [r4, #32]
 800bb3a:	6323      	str	r3, [r4, #48]	; 0x30
 800bb3c:	bd10      	pop	{r4, pc}
 800bb3e:	bf00      	nop
 800bb40:	0800c931 	.word	0x0800c931
 800bb44:	0800c953 	.word	0x0800c953
 800bb48:	0800c98b 	.word	0x0800c98b
 800bb4c:	0800c9af 	.word	0x0800c9af

0800bb50 <_cleanup_r>:
 800bb50:	4901      	ldr	r1, [pc, #4]	; (800bb58 <_cleanup_r+0x8>)
 800bb52:	f000 b885 	b.w	800bc60 <_fwalk_reent>
 800bb56:	bf00      	nop
 800bb58:	0800cc89 	.word	0x0800cc89

0800bb5c <__sfmoreglue>:
 800bb5c:	b570      	push	{r4, r5, r6, lr}
 800bb5e:	1e4a      	subs	r2, r1, #1
 800bb60:	2568      	movs	r5, #104	; 0x68
 800bb62:	4355      	muls	r5, r2
 800bb64:	460e      	mov	r6, r1
 800bb66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bb6a:	f000 fbe5 	bl	800c338 <_malloc_r>
 800bb6e:	4604      	mov	r4, r0
 800bb70:	b140      	cbz	r0, 800bb84 <__sfmoreglue+0x28>
 800bb72:	2100      	movs	r1, #0
 800bb74:	e9c0 1600 	strd	r1, r6, [r0]
 800bb78:	300c      	adds	r0, #12
 800bb7a:	60a0      	str	r0, [r4, #8]
 800bb7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bb80:	f7fe fcdf 	bl	800a542 <memset>
 800bb84:	4620      	mov	r0, r4
 800bb86:	bd70      	pop	{r4, r5, r6, pc}

0800bb88 <__sinit>:
 800bb88:	6983      	ldr	r3, [r0, #24]
 800bb8a:	b510      	push	{r4, lr}
 800bb8c:	4604      	mov	r4, r0
 800bb8e:	bb33      	cbnz	r3, 800bbde <__sinit+0x56>
 800bb90:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800bb94:	6503      	str	r3, [r0, #80]	; 0x50
 800bb96:	4b12      	ldr	r3, [pc, #72]	; (800bbe0 <__sinit+0x58>)
 800bb98:	4a12      	ldr	r2, [pc, #72]	; (800bbe4 <__sinit+0x5c>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	6282      	str	r2, [r0, #40]	; 0x28
 800bb9e:	4298      	cmp	r0, r3
 800bba0:	bf04      	itt	eq
 800bba2:	2301      	moveq	r3, #1
 800bba4:	6183      	streq	r3, [r0, #24]
 800bba6:	f000 f81f 	bl	800bbe8 <__sfp>
 800bbaa:	6060      	str	r0, [r4, #4]
 800bbac:	4620      	mov	r0, r4
 800bbae:	f000 f81b 	bl	800bbe8 <__sfp>
 800bbb2:	60a0      	str	r0, [r4, #8]
 800bbb4:	4620      	mov	r0, r4
 800bbb6:	f000 f817 	bl	800bbe8 <__sfp>
 800bbba:	2200      	movs	r2, #0
 800bbbc:	60e0      	str	r0, [r4, #12]
 800bbbe:	2104      	movs	r1, #4
 800bbc0:	6860      	ldr	r0, [r4, #4]
 800bbc2:	f7ff ffa1 	bl	800bb08 <std>
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	2109      	movs	r1, #9
 800bbca:	68a0      	ldr	r0, [r4, #8]
 800bbcc:	f7ff ff9c 	bl	800bb08 <std>
 800bbd0:	2202      	movs	r2, #2
 800bbd2:	2112      	movs	r1, #18
 800bbd4:	68e0      	ldr	r0, [r4, #12]
 800bbd6:	f7ff ff97 	bl	800bb08 <std>
 800bbda:	2301      	movs	r3, #1
 800bbdc:	61a3      	str	r3, [r4, #24]
 800bbde:	bd10      	pop	{r4, pc}
 800bbe0:	0800db78 	.word	0x0800db78
 800bbe4:	0800bb51 	.word	0x0800bb51

0800bbe8 <__sfp>:
 800bbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbea:	4b1b      	ldr	r3, [pc, #108]	; (800bc58 <__sfp+0x70>)
 800bbec:	681e      	ldr	r6, [r3, #0]
 800bbee:	69b3      	ldr	r3, [r6, #24]
 800bbf0:	4607      	mov	r7, r0
 800bbf2:	b913      	cbnz	r3, 800bbfa <__sfp+0x12>
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	f7ff ffc7 	bl	800bb88 <__sinit>
 800bbfa:	3648      	adds	r6, #72	; 0x48
 800bbfc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bc00:	3b01      	subs	r3, #1
 800bc02:	d503      	bpl.n	800bc0c <__sfp+0x24>
 800bc04:	6833      	ldr	r3, [r6, #0]
 800bc06:	b133      	cbz	r3, 800bc16 <__sfp+0x2e>
 800bc08:	6836      	ldr	r6, [r6, #0]
 800bc0a:	e7f7      	b.n	800bbfc <__sfp+0x14>
 800bc0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bc10:	b16d      	cbz	r5, 800bc2e <__sfp+0x46>
 800bc12:	3468      	adds	r4, #104	; 0x68
 800bc14:	e7f4      	b.n	800bc00 <__sfp+0x18>
 800bc16:	2104      	movs	r1, #4
 800bc18:	4638      	mov	r0, r7
 800bc1a:	f7ff ff9f 	bl	800bb5c <__sfmoreglue>
 800bc1e:	6030      	str	r0, [r6, #0]
 800bc20:	2800      	cmp	r0, #0
 800bc22:	d1f1      	bne.n	800bc08 <__sfp+0x20>
 800bc24:	230c      	movs	r3, #12
 800bc26:	603b      	str	r3, [r7, #0]
 800bc28:	4604      	mov	r4, r0
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc2e:	4b0b      	ldr	r3, [pc, #44]	; (800bc5c <__sfp+0x74>)
 800bc30:	6665      	str	r5, [r4, #100]	; 0x64
 800bc32:	e9c4 5500 	strd	r5, r5, [r4]
 800bc36:	60a5      	str	r5, [r4, #8]
 800bc38:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800bc3c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800bc40:	2208      	movs	r2, #8
 800bc42:	4629      	mov	r1, r5
 800bc44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bc48:	f7fe fc7b 	bl	800a542 <memset>
 800bc4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bc50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bc54:	e7e9      	b.n	800bc2a <__sfp+0x42>
 800bc56:	bf00      	nop
 800bc58:	0800db78 	.word	0x0800db78
 800bc5c:	ffff0001 	.word	0xffff0001

0800bc60 <_fwalk_reent>:
 800bc60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc64:	4680      	mov	r8, r0
 800bc66:	4689      	mov	r9, r1
 800bc68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bc6c:	2600      	movs	r6, #0
 800bc6e:	b914      	cbnz	r4, 800bc76 <_fwalk_reent+0x16>
 800bc70:	4630      	mov	r0, r6
 800bc72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc76:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800bc7a:	3f01      	subs	r7, #1
 800bc7c:	d501      	bpl.n	800bc82 <_fwalk_reent+0x22>
 800bc7e:	6824      	ldr	r4, [r4, #0]
 800bc80:	e7f5      	b.n	800bc6e <_fwalk_reent+0xe>
 800bc82:	89ab      	ldrh	r3, [r5, #12]
 800bc84:	2b01      	cmp	r3, #1
 800bc86:	d907      	bls.n	800bc98 <_fwalk_reent+0x38>
 800bc88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc8c:	3301      	adds	r3, #1
 800bc8e:	d003      	beq.n	800bc98 <_fwalk_reent+0x38>
 800bc90:	4629      	mov	r1, r5
 800bc92:	4640      	mov	r0, r8
 800bc94:	47c8      	blx	r9
 800bc96:	4306      	orrs	r6, r0
 800bc98:	3568      	adds	r5, #104	; 0x68
 800bc9a:	e7ee      	b.n	800bc7a <_fwalk_reent+0x1a>

0800bc9c <_localeconv_r>:
 800bc9c:	4b04      	ldr	r3, [pc, #16]	; (800bcb0 <_localeconv_r+0x14>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	6a18      	ldr	r0, [r3, #32]
 800bca2:	4b04      	ldr	r3, [pc, #16]	; (800bcb4 <_localeconv_r+0x18>)
 800bca4:	2800      	cmp	r0, #0
 800bca6:	bf08      	it	eq
 800bca8:	4618      	moveq	r0, r3
 800bcaa:	30f0      	adds	r0, #240	; 0xf0
 800bcac:	4770      	bx	lr
 800bcae:	bf00      	nop
 800bcb0:	2000000c 	.word	0x2000000c
 800bcb4:	20000070 	.word	0x20000070

0800bcb8 <malloc>:
 800bcb8:	4b02      	ldr	r3, [pc, #8]	; (800bcc4 <malloc+0xc>)
 800bcba:	4601      	mov	r1, r0
 800bcbc:	6818      	ldr	r0, [r3, #0]
 800bcbe:	f000 bb3b 	b.w	800c338 <_malloc_r>
 800bcc2:	bf00      	nop
 800bcc4:	2000000c 	.word	0x2000000c

0800bcc8 <_Balloc>:
 800bcc8:	b570      	push	{r4, r5, r6, lr}
 800bcca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bccc:	4604      	mov	r4, r0
 800bcce:	460e      	mov	r6, r1
 800bcd0:	b93d      	cbnz	r5, 800bce2 <_Balloc+0x1a>
 800bcd2:	2010      	movs	r0, #16
 800bcd4:	f7ff fff0 	bl	800bcb8 <malloc>
 800bcd8:	6260      	str	r0, [r4, #36]	; 0x24
 800bcda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bcde:	6005      	str	r5, [r0, #0]
 800bce0:	60c5      	str	r5, [r0, #12]
 800bce2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bce4:	68eb      	ldr	r3, [r5, #12]
 800bce6:	b183      	cbz	r3, 800bd0a <_Balloc+0x42>
 800bce8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800bcf0:	b9b8      	cbnz	r0, 800bd22 <_Balloc+0x5a>
 800bcf2:	2101      	movs	r1, #1
 800bcf4:	fa01 f506 	lsl.w	r5, r1, r6
 800bcf8:	1d6a      	adds	r2, r5, #5
 800bcfa:	0092      	lsls	r2, r2, #2
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	f000 fabf 	bl	800c280 <_calloc_r>
 800bd02:	b160      	cbz	r0, 800bd1e <_Balloc+0x56>
 800bd04:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800bd08:	e00e      	b.n	800bd28 <_Balloc+0x60>
 800bd0a:	2221      	movs	r2, #33	; 0x21
 800bd0c:	2104      	movs	r1, #4
 800bd0e:	4620      	mov	r0, r4
 800bd10:	f000 fab6 	bl	800c280 <_calloc_r>
 800bd14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd16:	60e8      	str	r0, [r5, #12]
 800bd18:	68db      	ldr	r3, [r3, #12]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d1e4      	bne.n	800bce8 <_Balloc+0x20>
 800bd1e:	2000      	movs	r0, #0
 800bd20:	bd70      	pop	{r4, r5, r6, pc}
 800bd22:	6802      	ldr	r2, [r0, #0]
 800bd24:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800bd28:	2300      	movs	r3, #0
 800bd2a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bd2e:	e7f7      	b.n	800bd20 <_Balloc+0x58>

0800bd30 <_Bfree>:
 800bd30:	b570      	push	{r4, r5, r6, lr}
 800bd32:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800bd34:	4606      	mov	r6, r0
 800bd36:	460d      	mov	r5, r1
 800bd38:	b93c      	cbnz	r4, 800bd4a <_Bfree+0x1a>
 800bd3a:	2010      	movs	r0, #16
 800bd3c:	f7ff ffbc 	bl	800bcb8 <malloc>
 800bd40:	6270      	str	r0, [r6, #36]	; 0x24
 800bd42:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd46:	6004      	str	r4, [r0, #0]
 800bd48:	60c4      	str	r4, [r0, #12]
 800bd4a:	b13d      	cbz	r5, 800bd5c <_Bfree+0x2c>
 800bd4c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bd4e:	686a      	ldr	r2, [r5, #4]
 800bd50:	68db      	ldr	r3, [r3, #12]
 800bd52:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd56:	6029      	str	r1, [r5, #0]
 800bd58:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800bd5c:	bd70      	pop	{r4, r5, r6, pc}

0800bd5e <__multadd>:
 800bd5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd62:	690d      	ldr	r5, [r1, #16]
 800bd64:	461f      	mov	r7, r3
 800bd66:	4606      	mov	r6, r0
 800bd68:	460c      	mov	r4, r1
 800bd6a:	f101 0c14 	add.w	ip, r1, #20
 800bd6e:	2300      	movs	r3, #0
 800bd70:	f8dc 0000 	ldr.w	r0, [ip]
 800bd74:	b281      	uxth	r1, r0
 800bd76:	fb02 7101 	mla	r1, r2, r1, r7
 800bd7a:	0c0f      	lsrs	r7, r1, #16
 800bd7c:	0c00      	lsrs	r0, r0, #16
 800bd7e:	fb02 7000 	mla	r0, r2, r0, r7
 800bd82:	b289      	uxth	r1, r1
 800bd84:	3301      	adds	r3, #1
 800bd86:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800bd8a:	429d      	cmp	r5, r3
 800bd8c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800bd90:	f84c 1b04 	str.w	r1, [ip], #4
 800bd94:	dcec      	bgt.n	800bd70 <__multadd+0x12>
 800bd96:	b1d7      	cbz	r7, 800bdce <__multadd+0x70>
 800bd98:	68a3      	ldr	r3, [r4, #8]
 800bd9a:	42ab      	cmp	r3, r5
 800bd9c:	dc12      	bgt.n	800bdc4 <__multadd+0x66>
 800bd9e:	6861      	ldr	r1, [r4, #4]
 800bda0:	4630      	mov	r0, r6
 800bda2:	3101      	adds	r1, #1
 800bda4:	f7ff ff90 	bl	800bcc8 <_Balloc>
 800bda8:	6922      	ldr	r2, [r4, #16]
 800bdaa:	3202      	adds	r2, #2
 800bdac:	f104 010c 	add.w	r1, r4, #12
 800bdb0:	4680      	mov	r8, r0
 800bdb2:	0092      	lsls	r2, r2, #2
 800bdb4:	300c      	adds	r0, #12
 800bdb6:	f7fe fbb9 	bl	800a52c <memcpy>
 800bdba:	4621      	mov	r1, r4
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	f7ff ffb7 	bl	800bd30 <_Bfree>
 800bdc2:	4644      	mov	r4, r8
 800bdc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bdc8:	3501      	adds	r5, #1
 800bdca:	615f      	str	r7, [r3, #20]
 800bdcc:	6125      	str	r5, [r4, #16]
 800bdce:	4620      	mov	r0, r4
 800bdd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bdd4 <__hi0bits>:
 800bdd4:	0c02      	lsrs	r2, r0, #16
 800bdd6:	0412      	lsls	r2, r2, #16
 800bdd8:	4603      	mov	r3, r0
 800bdda:	b9b2      	cbnz	r2, 800be0a <__hi0bits+0x36>
 800bddc:	0403      	lsls	r3, r0, #16
 800bdde:	2010      	movs	r0, #16
 800bde0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bde4:	bf04      	itt	eq
 800bde6:	021b      	lsleq	r3, r3, #8
 800bde8:	3008      	addeq	r0, #8
 800bdea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bdee:	bf04      	itt	eq
 800bdf0:	011b      	lsleq	r3, r3, #4
 800bdf2:	3004      	addeq	r0, #4
 800bdf4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bdf8:	bf04      	itt	eq
 800bdfa:	009b      	lsleq	r3, r3, #2
 800bdfc:	3002      	addeq	r0, #2
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	db06      	blt.n	800be10 <__hi0bits+0x3c>
 800be02:	005b      	lsls	r3, r3, #1
 800be04:	d503      	bpl.n	800be0e <__hi0bits+0x3a>
 800be06:	3001      	adds	r0, #1
 800be08:	4770      	bx	lr
 800be0a:	2000      	movs	r0, #0
 800be0c:	e7e8      	b.n	800bde0 <__hi0bits+0xc>
 800be0e:	2020      	movs	r0, #32
 800be10:	4770      	bx	lr

0800be12 <__lo0bits>:
 800be12:	6803      	ldr	r3, [r0, #0]
 800be14:	f013 0207 	ands.w	r2, r3, #7
 800be18:	4601      	mov	r1, r0
 800be1a:	d00b      	beq.n	800be34 <__lo0bits+0x22>
 800be1c:	07da      	lsls	r2, r3, #31
 800be1e:	d423      	bmi.n	800be68 <__lo0bits+0x56>
 800be20:	0798      	lsls	r0, r3, #30
 800be22:	bf49      	itett	mi
 800be24:	085b      	lsrmi	r3, r3, #1
 800be26:	089b      	lsrpl	r3, r3, #2
 800be28:	2001      	movmi	r0, #1
 800be2a:	600b      	strmi	r3, [r1, #0]
 800be2c:	bf5c      	itt	pl
 800be2e:	600b      	strpl	r3, [r1, #0]
 800be30:	2002      	movpl	r0, #2
 800be32:	4770      	bx	lr
 800be34:	b298      	uxth	r0, r3
 800be36:	b9a8      	cbnz	r0, 800be64 <__lo0bits+0x52>
 800be38:	0c1b      	lsrs	r3, r3, #16
 800be3a:	2010      	movs	r0, #16
 800be3c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800be40:	bf04      	itt	eq
 800be42:	0a1b      	lsreq	r3, r3, #8
 800be44:	3008      	addeq	r0, #8
 800be46:	071a      	lsls	r2, r3, #28
 800be48:	bf04      	itt	eq
 800be4a:	091b      	lsreq	r3, r3, #4
 800be4c:	3004      	addeq	r0, #4
 800be4e:	079a      	lsls	r2, r3, #30
 800be50:	bf04      	itt	eq
 800be52:	089b      	lsreq	r3, r3, #2
 800be54:	3002      	addeq	r0, #2
 800be56:	07da      	lsls	r2, r3, #31
 800be58:	d402      	bmi.n	800be60 <__lo0bits+0x4e>
 800be5a:	085b      	lsrs	r3, r3, #1
 800be5c:	d006      	beq.n	800be6c <__lo0bits+0x5a>
 800be5e:	3001      	adds	r0, #1
 800be60:	600b      	str	r3, [r1, #0]
 800be62:	4770      	bx	lr
 800be64:	4610      	mov	r0, r2
 800be66:	e7e9      	b.n	800be3c <__lo0bits+0x2a>
 800be68:	2000      	movs	r0, #0
 800be6a:	4770      	bx	lr
 800be6c:	2020      	movs	r0, #32
 800be6e:	4770      	bx	lr

0800be70 <__i2b>:
 800be70:	b510      	push	{r4, lr}
 800be72:	460c      	mov	r4, r1
 800be74:	2101      	movs	r1, #1
 800be76:	f7ff ff27 	bl	800bcc8 <_Balloc>
 800be7a:	2201      	movs	r2, #1
 800be7c:	6144      	str	r4, [r0, #20]
 800be7e:	6102      	str	r2, [r0, #16]
 800be80:	bd10      	pop	{r4, pc}

0800be82 <__multiply>:
 800be82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be86:	4614      	mov	r4, r2
 800be88:	690a      	ldr	r2, [r1, #16]
 800be8a:	6923      	ldr	r3, [r4, #16]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	bfb8      	it	lt
 800be90:	460b      	movlt	r3, r1
 800be92:	4688      	mov	r8, r1
 800be94:	bfbc      	itt	lt
 800be96:	46a0      	movlt	r8, r4
 800be98:	461c      	movlt	r4, r3
 800be9a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800be9e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bea2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bea6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800beaa:	eb07 0609 	add.w	r6, r7, r9
 800beae:	42b3      	cmp	r3, r6
 800beb0:	bfb8      	it	lt
 800beb2:	3101      	addlt	r1, #1
 800beb4:	f7ff ff08 	bl	800bcc8 <_Balloc>
 800beb8:	f100 0514 	add.w	r5, r0, #20
 800bebc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bec0:	462b      	mov	r3, r5
 800bec2:	2200      	movs	r2, #0
 800bec4:	4573      	cmp	r3, lr
 800bec6:	d316      	bcc.n	800bef6 <__multiply+0x74>
 800bec8:	f104 0214 	add.w	r2, r4, #20
 800becc:	f108 0114 	add.w	r1, r8, #20
 800bed0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bed4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bed8:	9300      	str	r3, [sp, #0]
 800beda:	9b00      	ldr	r3, [sp, #0]
 800bedc:	9201      	str	r2, [sp, #4]
 800bede:	4293      	cmp	r3, r2
 800bee0:	d80c      	bhi.n	800befc <__multiply+0x7a>
 800bee2:	2e00      	cmp	r6, #0
 800bee4:	dd03      	ble.n	800beee <__multiply+0x6c>
 800bee6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800beea:	2b00      	cmp	r3, #0
 800beec:	d05d      	beq.n	800bfaa <__multiply+0x128>
 800beee:	6106      	str	r6, [r0, #16]
 800bef0:	b003      	add	sp, #12
 800bef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef6:	f843 2b04 	str.w	r2, [r3], #4
 800befa:	e7e3      	b.n	800bec4 <__multiply+0x42>
 800befc:	f8b2 b000 	ldrh.w	fp, [r2]
 800bf00:	f1bb 0f00 	cmp.w	fp, #0
 800bf04:	d023      	beq.n	800bf4e <__multiply+0xcc>
 800bf06:	4689      	mov	r9, r1
 800bf08:	46ac      	mov	ip, r5
 800bf0a:	f04f 0800 	mov.w	r8, #0
 800bf0e:	f859 4b04 	ldr.w	r4, [r9], #4
 800bf12:	f8dc a000 	ldr.w	sl, [ip]
 800bf16:	b2a3      	uxth	r3, r4
 800bf18:	fa1f fa8a 	uxth.w	sl, sl
 800bf1c:	fb0b a303 	mla	r3, fp, r3, sl
 800bf20:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bf24:	f8dc 4000 	ldr.w	r4, [ip]
 800bf28:	4443      	add	r3, r8
 800bf2a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bf2e:	fb0b 840a 	mla	r4, fp, sl, r8
 800bf32:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bf36:	46e2      	mov	sl, ip
 800bf38:	b29b      	uxth	r3, r3
 800bf3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bf3e:	454f      	cmp	r7, r9
 800bf40:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bf44:	f84a 3b04 	str.w	r3, [sl], #4
 800bf48:	d82b      	bhi.n	800bfa2 <__multiply+0x120>
 800bf4a:	f8cc 8004 	str.w	r8, [ip, #4]
 800bf4e:	9b01      	ldr	r3, [sp, #4]
 800bf50:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800bf54:	3204      	adds	r2, #4
 800bf56:	f1ba 0f00 	cmp.w	sl, #0
 800bf5a:	d020      	beq.n	800bf9e <__multiply+0x11c>
 800bf5c:	682b      	ldr	r3, [r5, #0]
 800bf5e:	4689      	mov	r9, r1
 800bf60:	46a8      	mov	r8, r5
 800bf62:	f04f 0b00 	mov.w	fp, #0
 800bf66:	f8b9 c000 	ldrh.w	ip, [r9]
 800bf6a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800bf6e:	fb0a 440c 	mla	r4, sl, ip, r4
 800bf72:	445c      	add	r4, fp
 800bf74:	46c4      	mov	ip, r8
 800bf76:	b29b      	uxth	r3, r3
 800bf78:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bf7c:	f84c 3b04 	str.w	r3, [ip], #4
 800bf80:	f859 3b04 	ldr.w	r3, [r9], #4
 800bf84:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800bf88:	0c1b      	lsrs	r3, r3, #16
 800bf8a:	fb0a b303 	mla	r3, sl, r3, fp
 800bf8e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bf92:	454f      	cmp	r7, r9
 800bf94:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800bf98:	d805      	bhi.n	800bfa6 <__multiply+0x124>
 800bf9a:	f8c8 3004 	str.w	r3, [r8, #4]
 800bf9e:	3504      	adds	r5, #4
 800bfa0:	e79b      	b.n	800beda <__multiply+0x58>
 800bfa2:	46d4      	mov	ip, sl
 800bfa4:	e7b3      	b.n	800bf0e <__multiply+0x8c>
 800bfa6:	46e0      	mov	r8, ip
 800bfa8:	e7dd      	b.n	800bf66 <__multiply+0xe4>
 800bfaa:	3e01      	subs	r6, #1
 800bfac:	e799      	b.n	800bee2 <__multiply+0x60>
	...

0800bfb0 <__pow5mult>:
 800bfb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfb4:	4615      	mov	r5, r2
 800bfb6:	f012 0203 	ands.w	r2, r2, #3
 800bfba:	4606      	mov	r6, r0
 800bfbc:	460f      	mov	r7, r1
 800bfbe:	d007      	beq.n	800bfd0 <__pow5mult+0x20>
 800bfc0:	3a01      	subs	r2, #1
 800bfc2:	4c21      	ldr	r4, [pc, #132]	; (800c048 <__pow5mult+0x98>)
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bfca:	f7ff fec8 	bl	800bd5e <__multadd>
 800bfce:	4607      	mov	r7, r0
 800bfd0:	10ad      	asrs	r5, r5, #2
 800bfd2:	d035      	beq.n	800c040 <__pow5mult+0x90>
 800bfd4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bfd6:	b93c      	cbnz	r4, 800bfe8 <__pow5mult+0x38>
 800bfd8:	2010      	movs	r0, #16
 800bfda:	f7ff fe6d 	bl	800bcb8 <malloc>
 800bfde:	6270      	str	r0, [r6, #36]	; 0x24
 800bfe0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bfe4:	6004      	str	r4, [r0, #0]
 800bfe6:	60c4      	str	r4, [r0, #12]
 800bfe8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bfec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bff0:	b94c      	cbnz	r4, 800c006 <__pow5mult+0x56>
 800bff2:	f240 2171 	movw	r1, #625	; 0x271
 800bff6:	4630      	mov	r0, r6
 800bff8:	f7ff ff3a 	bl	800be70 <__i2b>
 800bffc:	2300      	movs	r3, #0
 800bffe:	f8c8 0008 	str.w	r0, [r8, #8]
 800c002:	4604      	mov	r4, r0
 800c004:	6003      	str	r3, [r0, #0]
 800c006:	f04f 0800 	mov.w	r8, #0
 800c00a:	07eb      	lsls	r3, r5, #31
 800c00c:	d50a      	bpl.n	800c024 <__pow5mult+0x74>
 800c00e:	4639      	mov	r1, r7
 800c010:	4622      	mov	r2, r4
 800c012:	4630      	mov	r0, r6
 800c014:	f7ff ff35 	bl	800be82 <__multiply>
 800c018:	4639      	mov	r1, r7
 800c01a:	4681      	mov	r9, r0
 800c01c:	4630      	mov	r0, r6
 800c01e:	f7ff fe87 	bl	800bd30 <_Bfree>
 800c022:	464f      	mov	r7, r9
 800c024:	106d      	asrs	r5, r5, #1
 800c026:	d00b      	beq.n	800c040 <__pow5mult+0x90>
 800c028:	6820      	ldr	r0, [r4, #0]
 800c02a:	b938      	cbnz	r0, 800c03c <__pow5mult+0x8c>
 800c02c:	4622      	mov	r2, r4
 800c02e:	4621      	mov	r1, r4
 800c030:	4630      	mov	r0, r6
 800c032:	f7ff ff26 	bl	800be82 <__multiply>
 800c036:	6020      	str	r0, [r4, #0]
 800c038:	f8c0 8000 	str.w	r8, [r0]
 800c03c:	4604      	mov	r4, r0
 800c03e:	e7e4      	b.n	800c00a <__pow5mult+0x5a>
 800c040:	4638      	mov	r0, r7
 800c042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c046:	bf00      	nop
 800c048:	0800dd10 	.word	0x0800dd10

0800c04c <__lshift>:
 800c04c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c050:	460c      	mov	r4, r1
 800c052:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c056:	6923      	ldr	r3, [r4, #16]
 800c058:	6849      	ldr	r1, [r1, #4]
 800c05a:	eb0a 0903 	add.w	r9, sl, r3
 800c05e:	68a3      	ldr	r3, [r4, #8]
 800c060:	4607      	mov	r7, r0
 800c062:	4616      	mov	r6, r2
 800c064:	f109 0501 	add.w	r5, r9, #1
 800c068:	42ab      	cmp	r3, r5
 800c06a:	db32      	blt.n	800c0d2 <__lshift+0x86>
 800c06c:	4638      	mov	r0, r7
 800c06e:	f7ff fe2b 	bl	800bcc8 <_Balloc>
 800c072:	2300      	movs	r3, #0
 800c074:	4680      	mov	r8, r0
 800c076:	f100 0114 	add.w	r1, r0, #20
 800c07a:	461a      	mov	r2, r3
 800c07c:	4553      	cmp	r3, sl
 800c07e:	db2b      	blt.n	800c0d8 <__lshift+0x8c>
 800c080:	6920      	ldr	r0, [r4, #16]
 800c082:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c086:	f104 0314 	add.w	r3, r4, #20
 800c08a:	f016 021f 	ands.w	r2, r6, #31
 800c08e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c092:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c096:	d025      	beq.n	800c0e4 <__lshift+0x98>
 800c098:	f1c2 0e20 	rsb	lr, r2, #32
 800c09c:	2000      	movs	r0, #0
 800c09e:	681e      	ldr	r6, [r3, #0]
 800c0a0:	468a      	mov	sl, r1
 800c0a2:	4096      	lsls	r6, r2
 800c0a4:	4330      	orrs	r0, r6
 800c0a6:	f84a 0b04 	str.w	r0, [sl], #4
 800c0aa:	f853 0b04 	ldr.w	r0, [r3], #4
 800c0ae:	459c      	cmp	ip, r3
 800c0b0:	fa20 f00e 	lsr.w	r0, r0, lr
 800c0b4:	d814      	bhi.n	800c0e0 <__lshift+0x94>
 800c0b6:	6048      	str	r0, [r1, #4]
 800c0b8:	b108      	cbz	r0, 800c0be <__lshift+0x72>
 800c0ba:	f109 0502 	add.w	r5, r9, #2
 800c0be:	3d01      	subs	r5, #1
 800c0c0:	4638      	mov	r0, r7
 800c0c2:	f8c8 5010 	str.w	r5, [r8, #16]
 800c0c6:	4621      	mov	r1, r4
 800c0c8:	f7ff fe32 	bl	800bd30 <_Bfree>
 800c0cc:	4640      	mov	r0, r8
 800c0ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0d2:	3101      	adds	r1, #1
 800c0d4:	005b      	lsls	r3, r3, #1
 800c0d6:	e7c7      	b.n	800c068 <__lshift+0x1c>
 800c0d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c0dc:	3301      	adds	r3, #1
 800c0de:	e7cd      	b.n	800c07c <__lshift+0x30>
 800c0e0:	4651      	mov	r1, sl
 800c0e2:	e7dc      	b.n	800c09e <__lshift+0x52>
 800c0e4:	3904      	subs	r1, #4
 800c0e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0ea:	f841 2f04 	str.w	r2, [r1, #4]!
 800c0ee:	459c      	cmp	ip, r3
 800c0f0:	d8f9      	bhi.n	800c0e6 <__lshift+0x9a>
 800c0f2:	e7e4      	b.n	800c0be <__lshift+0x72>

0800c0f4 <__mcmp>:
 800c0f4:	6903      	ldr	r3, [r0, #16]
 800c0f6:	690a      	ldr	r2, [r1, #16]
 800c0f8:	1a9b      	subs	r3, r3, r2
 800c0fa:	b530      	push	{r4, r5, lr}
 800c0fc:	d10c      	bne.n	800c118 <__mcmp+0x24>
 800c0fe:	0092      	lsls	r2, r2, #2
 800c100:	3014      	adds	r0, #20
 800c102:	3114      	adds	r1, #20
 800c104:	1884      	adds	r4, r0, r2
 800c106:	4411      	add	r1, r2
 800c108:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c10c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c110:	4295      	cmp	r5, r2
 800c112:	d003      	beq.n	800c11c <__mcmp+0x28>
 800c114:	d305      	bcc.n	800c122 <__mcmp+0x2e>
 800c116:	2301      	movs	r3, #1
 800c118:	4618      	mov	r0, r3
 800c11a:	bd30      	pop	{r4, r5, pc}
 800c11c:	42a0      	cmp	r0, r4
 800c11e:	d3f3      	bcc.n	800c108 <__mcmp+0x14>
 800c120:	e7fa      	b.n	800c118 <__mcmp+0x24>
 800c122:	f04f 33ff 	mov.w	r3, #4294967295
 800c126:	e7f7      	b.n	800c118 <__mcmp+0x24>

0800c128 <__mdiff>:
 800c128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c12c:	460d      	mov	r5, r1
 800c12e:	4607      	mov	r7, r0
 800c130:	4611      	mov	r1, r2
 800c132:	4628      	mov	r0, r5
 800c134:	4614      	mov	r4, r2
 800c136:	f7ff ffdd 	bl	800c0f4 <__mcmp>
 800c13a:	1e06      	subs	r6, r0, #0
 800c13c:	d108      	bne.n	800c150 <__mdiff+0x28>
 800c13e:	4631      	mov	r1, r6
 800c140:	4638      	mov	r0, r7
 800c142:	f7ff fdc1 	bl	800bcc8 <_Balloc>
 800c146:	2301      	movs	r3, #1
 800c148:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c14c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c150:	bfa4      	itt	ge
 800c152:	4623      	movge	r3, r4
 800c154:	462c      	movge	r4, r5
 800c156:	4638      	mov	r0, r7
 800c158:	6861      	ldr	r1, [r4, #4]
 800c15a:	bfa6      	itte	ge
 800c15c:	461d      	movge	r5, r3
 800c15e:	2600      	movge	r6, #0
 800c160:	2601      	movlt	r6, #1
 800c162:	f7ff fdb1 	bl	800bcc8 <_Balloc>
 800c166:	692b      	ldr	r3, [r5, #16]
 800c168:	60c6      	str	r6, [r0, #12]
 800c16a:	6926      	ldr	r6, [r4, #16]
 800c16c:	f105 0914 	add.w	r9, r5, #20
 800c170:	f104 0214 	add.w	r2, r4, #20
 800c174:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c178:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c17c:	f100 0514 	add.w	r5, r0, #20
 800c180:	f04f 0e00 	mov.w	lr, #0
 800c184:	f852 ab04 	ldr.w	sl, [r2], #4
 800c188:	f859 4b04 	ldr.w	r4, [r9], #4
 800c18c:	fa1e f18a 	uxtah	r1, lr, sl
 800c190:	b2a3      	uxth	r3, r4
 800c192:	1ac9      	subs	r1, r1, r3
 800c194:	0c23      	lsrs	r3, r4, #16
 800c196:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c19a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c19e:	b289      	uxth	r1, r1
 800c1a0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c1a4:	45c8      	cmp	r8, r9
 800c1a6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c1aa:	4694      	mov	ip, r2
 800c1ac:	f845 3b04 	str.w	r3, [r5], #4
 800c1b0:	d8e8      	bhi.n	800c184 <__mdiff+0x5c>
 800c1b2:	45bc      	cmp	ip, r7
 800c1b4:	d304      	bcc.n	800c1c0 <__mdiff+0x98>
 800c1b6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c1ba:	b183      	cbz	r3, 800c1de <__mdiff+0xb6>
 800c1bc:	6106      	str	r6, [r0, #16]
 800c1be:	e7c5      	b.n	800c14c <__mdiff+0x24>
 800c1c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c1c4:	fa1e f381 	uxtah	r3, lr, r1
 800c1c8:	141a      	asrs	r2, r3, #16
 800c1ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c1ce:	b29b      	uxth	r3, r3
 800c1d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1d4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c1d8:	f845 3b04 	str.w	r3, [r5], #4
 800c1dc:	e7e9      	b.n	800c1b2 <__mdiff+0x8a>
 800c1de:	3e01      	subs	r6, #1
 800c1e0:	e7e9      	b.n	800c1b6 <__mdiff+0x8e>

0800c1e2 <__d2b>:
 800c1e2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c1e6:	460e      	mov	r6, r1
 800c1e8:	2101      	movs	r1, #1
 800c1ea:	ec59 8b10 	vmov	r8, r9, d0
 800c1ee:	4615      	mov	r5, r2
 800c1f0:	f7ff fd6a 	bl	800bcc8 <_Balloc>
 800c1f4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c1f8:	4607      	mov	r7, r0
 800c1fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c1fe:	bb34      	cbnz	r4, 800c24e <__d2b+0x6c>
 800c200:	9301      	str	r3, [sp, #4]
 800c202:	f1b8 0300 	subs.w	r3, r8, #0
 800c206:	d027      	beq.n	800c258 <__d2b+0x76>
 800c208:	a802      	add	r0, sp, #8
 800c20a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c20e:	f7ff fe00 	bl	800be12 <__lo0bits>
 800c212:	9900      	ldr	r1, [sp, #0]
 800c214:	b1f0      	cbz	r0, 800c254 <__d2b+0x72>
 800c216:	9a01      	ldr	r2, [sp, #4]
 800c218:	f1c0 0320 	rsb	r3, r0, #32
 800c21c:	fa02 f303 	lsl.w	r3, r2, r3
 800c220:	430b      	orrs	r3, r1
 800c222:	40c2      	lsrs	r2, r0
 800c224:	617b      	str	r3, [r7, #20]
 800c226:	9201      	str	r2, [sp, #4]
 800c228:	9b01      	ldr	r3, [sp, #4]
 800c22a:	61bb      	str	r3, [r7, #24]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	bf14      	ite	ne
 800c230:	2102      	movne	r1, #2
 800c232:	2101      	moveq	r1, #1
 800c234:	6139      	str	r1, [r7, #16]
 800c236:	b1c4      	cbz	r4, 800c26a <__d2b+0x88>
 800c238:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c23c:	4404      	add	r4, r0
 800c23e:	6034      	str	r4, [r6, #0]
 800c240:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c244:	6028      	str	r0, [r5, #0]
 800c246:	4638      	mov	r0, r7
 800c248:	b003      	add	sp, #12
 800c24a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c24e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c252:	e7d5      	b.n	800c200 <__d2b+0x1e>
 800c254:	6179      	str	r1, [r7, #20]
 800c256:	e7e7      	b.n	800c228 <__d2b+0x46>
 800c258:	a801      	add	r0, sp, #4
 800c25a:	f7ff fdda 	bl	800be12 <__lo0bits>
 800c25e:	9b01      	ldr	r3, [sp, #4]
 800c260:	617b      	str	r3, [r7, #20]
 800c262:	2101      	movs	r1, #1
 800c264:	6139      	str	r1, [r7, #16]
 800c266:	3020      	adds	r0, #32
 800c268:	e7e5      	b.n	800c236 <__d2b+0x54>
 800c26a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c26e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c272:	6030      	str	r0, [r6, #0]
 800c274:	6918      	ldr	r0, [r3, #16]
 800c276:	f7ff fdad 	bl	800bdd4 <__hi0bits>
 800c27a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c27e:	e7e1      	b.n	800c244 <__d2b+0x62>

0800c280 <_calloc_r>:
 800c280:	b538      	push	{r3, r4, r5, lr}
 800c282:	fb02 f401 	mul.w	r4, r2, r1
 800c286:	4621      	mov	r1, r4
 800c288:	f000 f856 	bl	800c338 <_malloc_r>
 800c28c:	4605      	mov	r5, r0
 800c28e:	b118      	cbz	r0, 800c298 <_calloc_r+0x18>
 800c290:	4622      	mov	r2, r4
 800c292:	2100      	movs	r1, #0
 800c294:	f7fe f955 	bl	800a542 <memset>
 800c298:	4628      	mov	r0, r5
 800c29a:	bd38      	pop	{r3, r4, r5, pc}

0800c29c <_free_r>:
 800c29c:	b538      	push	{r3, r4, r5, lr}
 800c29e:	4605      	mov	r5, r0
 800c2a0:	2900      	cmp	r1, #0
 800c2a2:	d045      	beq.n	800c330 <_free_r+0x94>
 800c2a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2a8:	1f0c      	subs	r4, r1, #4
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	bfb8      	it	lt
 800c2ae:	18e4      	addlt	r4, r4, r3
 800c2b0:	f000 fdb5 	bl	800ce1e <__malloc_lock>
 800c2b4:	4a1f      	ldr	r2, [pc, #124]	; (800c334 <_free_r+0x98>)
 800c2b6:	6813      	ldr	r3, [r2, #0]
 800c2b8:	4610      	mov	r0, r2
 800c2ba:	b933      	cbnz	r3, 800c2ca <_free_r+0x2e>
 800c2bc:	6063      	str	r3, [r4, #4]
 800c2be:	6014      	str	r4, [r2, #0]
 800c2c0:	4628      	mov	r0, r5
 800c2c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2c6:	f000 bdab 	b.w	800ce20 <__malloc_unlock>
 800c2ca:	42a3      	cmp	r3, r4
 800c2cc:	d90c      	bls.n	800c2e8 <_free_r+0x4c>
 800c2ce:	6821      	ldr	r1, [r4, #0]
 800c2d0:	1862      	adds	r2, r4, r1
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	bf04      	itt	eq
 800c2d6:	681a      	ldreq	r2, [r3, #0]
 800c2d8:	685b      	ldreq	r3, [r3, #4]
 800c2da:	6063      	str	r3, [r4, #4]
 800c2dc:	bf04      	itt	eq
 800c2de:	1852      	addeq	r2, r2, r1
 800c2e0:	6022      	streq	r2, [r4, #0]
 800c2e2:	6004      	str	r4, [r0, #0]
 800c2e4:	e7ec      	b.n	800c2c0 <_free_r+0x24>
 800c2e6:	4613      	mov	r3, r2
 800c2e8:	685a      	ldr	r2, [r3, #4]
 800c2ea:	b10a      	cbz	r2, 800c2f0 <_free_r+0x54>
 800c2ec:	42a2      	cmp	r2, r4
 800c2ee:	d9fa      	bls.n	800c2e6 <_free_r+0x4a>
 800c2f0:	6819      	ldr	r1, [r3, #0]
 800c2f2:	1858      	adds	r0, r3, r1
 800c2f4:	42a0      	cmp	r0, r4
 800c2f6:	d10b      	bne.n	800c310 <_free_r+0x74>
 800c2f8:	6820      	ldr	r0, [r4, #0]
 800c2fa:	4401      	add	r1, r0
 800c2fc:	1858      	adds	r0, r3, r1
 800c2fe:	4282      	cmp	r2, r0
 800c300:	6019      	str	r1, [r3, #0]
 800c302:	d1dd      	bne.n	800c2c0 <_free_r+0x24>
 800c304:	6810      	ldr	r0, [r2, #0]
 800c306:	6852      	ldr	r2, [r2, #4]
 800c308:	605a      	str	r2, [r3, #4]
 800c30a:	4401      	add	r1, r0
 800c30c:	6019      	str	r1, [r3, #0]
 800c30e:	e7d7      	b.n	800c2c0 <_free_r+0x24>
 800c310:	d902      	bls.n	800c318 <_free_r+0x7c>
 800c312:	230c      	movs	r3, #12
 800c314:	602b      	str	r3, [r5, #0]
 800c316:	e7d3      	b.n	800c2c0 <_free_r+0x24>
 800c318:	6820      	ldr	r0, [r4, #0]
 800c31a:	1821      	adds	r1, r4, r0
 800c31c:	428a      	cmp	r2, r1
 800c31e:	bf04      	itt	eq
 800c320:	6811      	ldreq	r1, [r2, #0]
 800c322:	6852      	ldreq	r2, [r2, #4]
 800c324:	6062      	str	r2, [r4, #4]
 800c326:	bf04      	itt	eq
 800c328:	1809      	addeq	r1, r1, r0
 800c32a:	6021      	streq	r1, [r4, #0]
 800c32c:	605c      	str	r4, [r3, #4]
 800c32e:	e7c7      	b.n	800c2c0 <_free_r+0x24>
 800c330:	bd38      	pop	{r3, r4, r5, pc}
 800c332:	bf00      	nop
 800c334:	20000268 	.word	0x20000268

0800c338 <_malloc_r>:
 800c338:	b570      	push	{r4, r5, r6, lr}
 800c33a:	1ccd      	adds	r5, r1, #3
 800c33c:	f025 0503 	bic.w	r5, r5, #3
 800c340:	3508      	adds	r5, #8
 800c342:	2d0c      	cmp	r5, #12
 800c344:	bf38      	it	cc
 800c346:	250c      	movcc	r5, #12
 800c348:	2d00      	cmp	r5, #0
 800c34a:	4606      	mov	r6, r0
 800c34c:	db01      	blt.n	800c352 <_malloc_r+0x1a>
 800c34e:	42a9      	cmp	r1, r5
 800c350:	d903      	bls.n	800c35a <_malloc_r+0x22>
 800c352:	230c      	movs	r3, #12
 800c354:	6033      	str	r3, [r6, #0]
 800c356:	2000      	movs	r0, #0
 800c358:	bd70      	pop	{r4, r5, r6, pc}
 800c35a:	f000 fd60 	bl	800ce1e <__malloc_lock>
 800c35e:	4a21      	ldr	r2, [pc, #132]	; (800c3e4 <_malloc_r+0xac>)
 800c360:	6814      	ldr	r4, [r2, #0]
 800c362:	4621      	mov	r1, r4
 800c364:	b991      	cbnz	r1, 800c38c <_malloc_r+0x54>
 800c366:	4c20      	ldr	r4, [pc, #128]	; (800c3e8 <_malloc_r+0xb0>)
 800c368:	6823      	ldr	r3, [r4, #0]
 800c36a:	b91b      	cbnz	r3, 800c374 <_malloc_r+0x3c>
 800c36c:	4630      	mov	r0, r6
 800c36e:	f000 facf 	bl	800c910 <_sbrk_r>
 800c372:	6020      	str	r0, [r4, #0]
 800c374:	4629      	mov	r1, r5
 800c376:	4630      	mov	r0, r6
 800c378:	f000 faca 	bl	800c910 <_sbrk_r>
 800c37c:	1c43      	adds	r3, r0, #1
 800c37e:	d124      	bne.n	800c3ca <_malloc_r+0x92>
 800c380:	230c      	movs	r3, #12
 800c382:	6033      	str	r3, [r6, #0]
 800c384:	4630      	mov	r0, r6
 800c386:	f000 fd4b 	bl	800ce20 <__malloc_unlock>
 800c38a:	e7e4      	b.n	800c356 <_malloc_r+0x1e>
 800c38c:	680b      	ldr	r3, [r1, #0]
 800c38e:	1b5b      	subs	r3, r3, r5
 800c390:	d418      	bmi.n	800c3c4 <_malloc_r+0x8c>
 800c392:	2b0b      	cmp	r3, #11
 800c394:	d90f      	bls.n	800c3b6 <_malloc_r+0x7e>
 800c396:	600b      	str	r3, [r1, #0]
 800c398:	50cd      	str	r5, [r1, r3]
 800c39a:	18cc      	adds	r4, r1, r3
 800c39c:	4630      	mov	r0, r6
 800c39e:	f000 fd3f 	bl	800ce20 <__malloc_unlock>
 800c3a2:	f104 000b 	add.w	r0, r4, #11
 800c3a6:	1d23      	adds	r3, r4, #4
 800c3a8:	f020 0007 	bic.w	r0, r0, #7
 800c3ac:	1ac3      	subs	r3, r0, r3
 800c3ae:	d0d3      	beq.n	800c358 <_malloc_r+0x20>
 800c3b0:	425a      	negs	r2, r3
 800c3b2:	50e2      	str	r2, [r4, r3]
 800c3b4:	e7d0      	b.n	800c358 <_malloc_r+0x20>
 800c3b6:	428c      	cmp	r4, r1
 800c3b8:	684b      	ldr	r3, [r1, #4]
 800c3ba:	bf16      	itet	ne
 800c3bc:	6063      	strne	r3, [r4, #4]
 800c3be:	6013      	streq	r3, [r2, #0]
 800c3c0:	460c      	movne	r4, r1
 800c3c2:	e7eb      	b.n	800c39c <_malloc_r+0x64>
 800c3c4:	460c      	mov	r4, r1
 800c3c6:	6849      	ldr	r1, [r1, #4]
 800c3c8:	e7cc      	b.n	800c364 <_malloc_r+0x2c>
 800c3ca:	1cc4      	adds	r4, r0, #3
 800c3cc:	f024 0403 	bic.w	r4, r4, #3
 800c3d0:	42a0      	cmp	r0, r4
 800c3d2:	d005      	beq.n	800c3e0 <_malloc_r+0xa8>
 800c3d4:	1a21      	subs	r1, r4, r0
 800c3d6:	4630      	mov	r0, r6
 800c3d8:	f000 fa9a 	bl	800c910 <_sbrk_r>
 800c3dc:	3001      	adds	r0, #1
 800c3de:	d0cf      	beq.n	800c380 <_malloc_r+0x48>
 800c3e0:	6025      	str	r5, [r4, #0]
 800c3e2:	e7db      	b.n	800c39c <_malloc_r+0x64>
 800c3e4:	20000268 	.word	0x20000268
 800c3e8:	2000026c 	.word	0x2000026c

0800c3ec <__ssputs_r>:
 800c3ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3f0:	688e      	ldr	r6, [r1, #8]
 800c3f2:	429e      	cmp	r6, r3
 800c3f4:	4682      	mov	sl, r0
 800c3f6:	460c      	mov	r4, r1
 800c3f8:	4690      	mov	r8, r2
 800c3fa:	4699      	mov	r9, r3
 800c3fc:	d837      	bhi.n	800c46e <__ssputs_r+0x82>
 800c3fe:	898a      	ldrh	r2, [r1, #12]
 800c400:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c404:	d031      	beq.n	800c46a <__ssputs_r+0x7e>
 800c406:	6825      	ldr	r5, [r4, #0]
 800c408:	6909      	ldr	r1, [r1, #16]
 800c40a:	1a6f      	subs	r7, r5, r1
 800c40c:	6965      	ldr	r5, [r4, #20]
 800c40e:	2302      	movs	r3, #2
 800c410:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c414:	fb95 f5f3 	sdiv	r5, r5, r3
 800c418:	f109 0301 	add.w	r3, r9, #1
 800c41c:	443b      	add	r3, r7
 800c41e:	429d      	cmp	r5, r3
 800c420:	bf38      	it	cc
 800c422:	461d      	movcc	r5, r3
 800c424:	0553      	lsls	r3, r2, #21
 800c426:	d530      	bpl.n	800c48a <__ssputs_r+0x9e>
 800c428:	4629      	mov	r1, r5
 800c42a:	f7ff ff85 	bl	800c338 <_malloc_r>
 800c42e:	4606      	mov	r6, r0
 800c430:	b950      	cbnz	r0, 800c448 <__ssputs_r+0x5c>
 800c432:	230c      	movs	r3, #12
 800c434:	f8ca 3000 	str.w	r3, [sl]
 800c438:	89a3      	ldrh	r3, [r4, #12]
 800c43a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c43e:	81a3      	strh	r3, [r4, #12]
 800c440:	f04f 30ff 	mov.w	r0, #4294967295
 800c444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c448:	463a      	mov	r2, r7
 800c44a:	6921      	ldr	r1, [r4, #16]
 800c44c:	f7fe f86e 	bl	800a52c <memcpy>
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c45a:	81a3      	strh	r3, [r4, #12]
 800c45c:	6126      	str	r6, [r4, #16]
 800c45e:	6165      	str	r5, [r4, #20]
 800c460:	443e      	add	r6, r7
 800c462:	1bed      	subs	r5, r5, r7
 800c464:	6026      	str	r6, [r4, #0]
 800c466:	60a5      	str	r5, [r4, #8]
 800c468:	464e      	mov	r6, r9
 800c46a:	454e      	cmp	r6, r9
 800c46c:	d900      	bls.n	800c470 <__ssputs_r+0x84>
 800c46e:	464e      	mov	r6, r9
 800c470:	4632      	mov	r2, r6
 800c472:	4641      	mov	r1, r8
 800c474:	6820      	ldr	r0, [r4, #0]
 800c476:	f000 fcb9 	bl	800cdec <memmove>
 800c47a:	68a3      	ldr	r3, [r4, #8]
 800c47c:	1b9b      	subs	r3, r3, r6
 800c47e:	60a3      	str	r3, [r4, #8]
 800c480:	6823      	ldr	r3, [r4, #0]
 800c482:	441e      	add	r6, r3
 800c484:	6026      	str	r6, [r4, #0]
 800c486:	2000      	movs	r0, #0
 800c488:	e7dc      	b.n	800c444 <__ssputs_r+0x58>
 800c48a:	462a      	mov	r2, r5
 800c48c:	f000 fcc9 	bl	800ce22 <_realloc_r>
 800c490:	4606      	mov	r6, r0
 800c492:	2800      	cmp	r0, #0
 800c494:	d1e2      	bne.n	800c45c <__ssputs_r+0x70>
 800c496:	6921      	ldr	r1, [r4, #16]
 800c498:	4650      	mov	r0, sl
 800c49a:	f7ff feff 	bl	800c29c <_free_r>
 800c49e:	e7c8      	b.n	800c432 <__ssputs_r+0x46>

0800c4a0 <_svfiprintf_r>:
 800c4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a4:	461d      	mov	r5, r3
 800c4a6:	898b      	ldrh	r3, [r1, #12]
 800c4a8:	061f      	lsls	r7, r3, #24
 800c4aa:	b09d      	sub	sp, #116	; 0x74
 800c4ac:	4680      	mov	r8, r0
 800c4ae:	460c      	mov	r4, r1
 800c4b0:	4616      	mov	r6, r2
 800c4b2:	d50f      	bpl.n	800c4d4 <_svfiprintf_r+0x34>
 800c4b4:	690b      	ldr	r3, [r1, #16]
 800c4b6:	b96b      	cbnz	r3, 800c4d4 <_svfiprintf_r+0x34>
 800c4b8:	2140      	movs	r1, #64	; 0x40
 800c4ba:	f7ff ff3d 	bl	800c338 <_malloc_r>
 800c4be:	6020      	str	r0, [r4, #0]
 800c4c0:	6120      	str	r0, [r4, #16]
 800c4c2:	b928      	cbnz	r0, 800c4d0 <_svfiprintf_r+0x30>
 800c4c4:	230c      	movs	r3, #12
 800c4c6:	f8c8 3000 	str.w	r3, [r8]
 800c4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ce:	e0c8      	b.n	800c662 <_svfiprintf_r+0x1c2>
 800c4d0:	2340      	movs	r3, #64	; 0x40
 800c4d2:	6163      	str	r3, [r4, #20]
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4d8:	2320      	movs	r3, #32
 800c4da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c4de:	2330      	movs	r3, #48	; 0x30
 800c4e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c4e4:	9503      	str	r5, [sp, #12]
 800c4e6:	f04f 0b01 	mov.w	fp, #1
 800c4ea:	4637      	mov	r7, r6
 800c4ec:	463d      	mov	r5, r7
 800c4ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c4f2:	b10b      	cbz	r3, 800c4f8 <_svfiprintf_r+0x58>
 800c4f4:	2b25      	cmp	r3, #37	; 0x25
 800c4f6:	d13e      	bne.n	800c576 <_svfiprintf_r+0xd6>
 800c4f8:	ebb7 0a06 	subs.w	sl, r7, r6
 800c4fc:	d00b      	beq.n	800c516 <_svfiprintf_r+0x76>
 800c4fe:	4653      	mov	r3, sl
 800c500:	4632      	mov	r2, r6
 800c502:	4621      	mov	r1, r4
 800c504:	4640      	mov	r0, r8
 800c506:	f7ff ff71 	bl	800c3ec <__ssputs_r>
 800c50a:	3001      	adds	r0, #1
 800c50c:	f000 80a4 	beq.w	800c658 <_svfiprintf_r+0x1b8>
 800c510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c512:	4453      	add	r3, sl
 800c514:	9309      	str	r3, [sp, #36]	; 0x24
 800c516:	783b      	ldrb	r3, [r7, #0]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	f000 809d 	beq.w	800c658 <_svfiprintf_r+0x1b8>
 800c51e:	2300      	movs	r3, #0
 800c520:	f04f 32ff 	mov.w	r2, #4294967295
 800c524:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c528:	9304      	str	r3, [sp, #16]
 800c52a:	9307      	str	r3, [sp, #28]
 800c52c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c530:	931a      	str	r3, [sp, #104]	; 0x68
 800c532:	462f      	mov	r7, r5
 800c534:	2205      	movs	r2, #5
 800c536:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c53a:	4850      	ldr	r0, [pc, #320]	; (800c67c <_svfiprintf_r+0x1dc>)
 800c53c:	f7f3 fe50 	bl	80001e0 <memchr>
 800c540:	9b04      	ldr	r3, [sp, #16]
 800c542:	b9d0      	cbnz	r0, 800c57a <_svfiprintf_r+0xda>
 800c544:	06d9      	lsls	r1, r3, #27
 800c546:	bf44      	itt	mi
 800c548:	2220      	movmi	r2, #32
 800c54a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c54e:	071a      	lsls	r2, r3, #28
 800c550:	bf44      	itt	mi
 800c552:	222b      	movmi	r2, #43	; 0x2b
 800c554:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c558:	782a      	ldrb	r2, [r5, #0]
 800c55a:	2a2a      	cmp	r2, #42	; 0x2a
 800c55c:	d015      	beq.n	800c58a <_svfiprintf_r+0xea>
 800c55e:	9a07      	ldr	r2, [sp, #28]
 800c560:	462f      	mov	r7, r5
 800c562:	2000      	movs	r0, #0
 800c564:	250a      	movs	r5, #10
 800c566:	4639      	mov	r1, r7
 800c568:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c56c:	3b30      	subs	r3, #48	; 0x30
 800c56e:	2b09      	cmp	r3, #9
 800c570:	d94d      	bls.n	800c60e <_svfiprintf_r+0x16e>
 800c572:	b1b8      	cbz	r0, 800c5a4 <_svfiprintf_r+0x104>
 800c574:	e00f      	b.n	800c596 <_svfiprintf_r+0xf6>
 800c576:	462f      	mov	r7, r5
 800c578:	e7b8      	b.n	800c4ec <_svfiprintf_r+0x4c>
 800c57a:	4a40      	ldr	r2, [pc, #256]	; (800c67c <_svfiprintf_r+0x1dc>)
 800c57c:	1a80      	subs	r0, r0, r2
 800c57e:	fa0b f000 	lsl.w	r0, fp, r0
 800c582:	4318      	orrs	r0, r3
 800c584:	9004      	str	r0, [sp, #16]
 800c586:	463d      	mov	r5, r7
 800c588:	e7d3      	b.n	800c532 <_svfiprintf_r+0x92>
 800c58a:	9a03      	ldr	r2, [sp, #12]
 800c58c:	1d11      	adds	r1, r2, #4
 800c58e:	6812      	ldr	r2, [r2, #0]
 800c590:	9103      	str	r1, [sp, #12]
 800c592:	2a00      	cmp	r2, #0
 800c594:	db01      	blt.n	800c59a <_svfiprintf_r+0xfa>
 800c596:	9207      	str	r2, [sp, #28]
 800c598:	e004      	b.n	800c5a4 <_svfiprintf_r+0x104>
 800c59a:	4252      	negs	r2, r2
 800c59c:	f043 0302 	orr.w	r3, r3, #2
 800c5a0:	9207      	str	r2, [sp, #28]
 800c5a2:	9304      	str	r3, [sp, #16]
 800c5a4:	783b      	ldrb	r3, [r7, #0]
 800c5a6:	2b2e      	cmp	r3, #46	; 0x2e
 800c5a8:	d10c      	bne.n	800c5c4 <_svfiprintf_r+0x124>
 800c5aa:	787b      	ldrb	r3, [r7, #1]
 800c5ac:	2b2a      	cmp	r3, #42	; 0x2a
 800c5ae:	d133      	bne.n	800c618 <_svfiprintf_r+0x178>
 800c5b0:	9b03      	ldr	r3, [sp, #12]
 800c5b2:	1d1a      	adds	r2, r3, #4
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	9203      	str	r2, [sp, #12]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	bfb8      	it	lt
 800c5bc:	f04f 33ff 	movlt.w	r3, #4294967295
 800c5c0:	3702      	adds	r7, #2
 800c5c2:	9305      	str	r3, [sp, #20]
 800c5c4:	4d2e      	ldr	r5, [pc, #184]	; (800c680 <_svfiprintf_r+0x1e0>)
 800c5c6:	7839      	ldrb	r1, [r7, #0]
 800c5c8:	2203      	movs	r2, #3
 800c5ca:	4628      	mov	r0, r5
 800c5cc:	f7f3 fe08 	bl	80001e0 <memchr>
 800c5d0:	b138      	cbz	r0, 800c5e2 <_svfiprintf_r+0x142>
 800c5d2:	2340      	movs	r3, #64	; 0x40
 800c5d4:	1b40      	subs	r0, r0, r5
 800c5d6:	fa03 f000 	lsl.w	r0, r3, r0
 800c5da:	9b04      	ldr	r3, [sp, #16]
 800c5dc:	4303      	orrs	r3, r0
 800c5de:	3701      	adds	r7, #1
 800c5e0:	9304      	str	r3, [sp, #16]
 800c5e2:	7839      	ldrb	r1, [r7, #0]
 800c5e4:	4827      	ldr	r0, [pc, #156]	; (800c684 <_svfiprintf_r+0x1e4>)
 800c5e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c5ea:	2206      	movs	r2, #6
 800c5ec:	1c7e      	adds	r6, r7, #1
 800c5ee:	f7f3 fdf7 	bl	80001e0 <memchr>
 800c5f2:	2800      	cmp	r0, #0
 800c5f4:	d038      	beq.n	800c668 <_svfiprintf_r+0x1c8>
 800c5f6:	4b24      	ldr	r3, [pc, #144]	; (800c688 <_svfiprintf_r+0x1e8>)
 800c5f8:	bb13      	cbnz	r3, 800c640 <_svfiprintf_r+0x1a0>
 800c5fa:	9b03      	ldr	r3, [sp, #12]
 800c5fc:	3307      	adds	r3, #7
 800c5fe:	f023 0307 	bic.w	r3, r3, #7
 800c602:	3308      	adds	r3, #8
 800c604:	9303      	str	r3, [sp, #12]
 800c606:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c608:	444b      	add	r3, r9
 800c60a:	9309      	str	r3, [sp, #36]	; 0x24
 800c60c:	e76d      	b.n	800c4ea <_svfiprintf_r+0x4a>
 800c60e:	fb05 3202 	mla	r2, r5, r2, r3
 800c612:	2001      	movs	r0, #1
 800c614:	460f      	mov	r7, r1
 800c616:	e7a6      	b.n	800c566 <_svfiprintf_r+0xc6>
 800c618:	2300      	movs	r3, #0
 800c61a:	3701      	adds	r7, #1
 800c61c:	9305      	str	r3, [sp, #20]
 800c61e:	4619      	mov	r1, r3
 800c620:	250a      	movs	r5, #10
 800c622:	4638      	mov	r0, r7
 800c624:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c628:	3a30      	subs	r2, #48	; 0x30
 800c62a:	2a09      	cmp	r2, #9
 800c62c:	d903      	bls.n	800c636 <_svfiprintf_r+0x196>
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d0c8      	beq.n	800c5c4 <_svfiprintf_r+0x124>
 800c632:	9105      	str	r1, [sp, #20]
 800c634:	e7c6      	b.n	800c5c4 <_svfiprintf_r+0x124>
 800c636:	fb05 2101 	mla	r1, r5, r1, r2
 800c63a:	2301      	movs	r3, #1
 800c63c:	4607      	mov	r7, r0
 800c63e:	e7f0      	b.n	800c622 <_svfiprintf_r+0x182>
 800c640:	ab03      	add	r3, sp, #12
 800c642:	9300      	str	r3, [sp, #0]
 800c644:	4622      	mov	r2, r4
 800c646:	4b11      	ldr	r3, [pc, #68]	; (800c68c <_svfiprintf_r+0x1ec>)
 800c648:	a904      	add	r1, sp, #16
 800c64a:	4640      	mov	r0, r8
 800c64c:	f7fe f816 	bl	800a67c <_printf_float>
 800c650:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c654:	4681      	mov	r9, r0
 800c656:	d1d6      	bne.n	800c606 <_svfiprintf_r+0x166>
 800c658:	89a3      	ldrh	r3, [r4, #12]
 800c65a:	065b      	lsls	r3, r3, #25
 800c65c:	f53f af35 	bmi.w	800c4ca <_svfiprintf_r+0x2a>
 800c660:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c662:	b01d      	add	sp, #116	; 0x74
 800c664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c668:	ab03      	add	r3, sp, #12
 800c66a:	9300      	str	r3, [sp, #0]
 800c66c:	4622      	mov	r2, r4
 800c66e:	4b07      	ldr	r3, [pc, #28]	; (800c68c <_svfiprintf_r+0x1ec>)
 800c670:	a904      	add	r1, sp, #16
 800c672:	4640      	mov	r0, r8
 800c674:	f7fe fab8 	bl	800abe8 <_printf_i>
 800c678:	e7ea      	b.n	800c650 <_svfiprintf_r+0x1b0>
 800c67a:	bf00      	nop
 800c67c:	0800dd1c 	.word	0x0800dd1c
 800c680:	0800dd22 	.word	0x0800dd22
 800c684:	0800dd26 	.word	0x0800dd26
 800c688:	0800a67d 	.word	0x0800a67d
 800c68c:	0800c3ed 	.word	0x0800c3ed

0800c690 <__sfputc_r>:
 800c690:	6893      	ldr	r3, [r2, #8]
 800c692:	3b01      	subs	r3, #1
 800c694:	2b00      	cmp	r3, #0
 800c696:	b410      	push	{r4}
 800c698:	6093      	str	r3, [r2, #8]
 800c69a:	da08      	bge.n	800c6ae <__sfputc_r+0x1e>
 800c69c:	6994      	ldr	r4, [r2, #24]
 800c69e:	42a3      	cmp	r3, r4
 800c6a0:	db01      	blt.n	800c6a6 <__sfputc_r+0x16>
 800c6a2:	290a      	cmp	r1, #10
 800c6a4:	d103      	bne.n	800c6ae <__sfputc_r+0x1e>
 800c6a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6aa:	f000 b985 	b.w	800c9b8 <__swbuf_r>
 800c6ae:	6813      	ldr	r3, [r2, #0]
 800c6b0:	1c58      	adds	r0, r3, #1
 800c6b2:	6010      	str	r0, [r2, #0]
 800c6b4:	7019      	strb	r1, [r3, #0]
 800c6b6:	4608      	mov	r0, r1
 800c6b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6bc:	4770      	bx	lr

0800c6be <__sfputs_r>:
 800c6be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6c0:	4606      	mov	r6, r0
 800c6c2:	460f      	mov	r7, r1
 800c6c4:	4614      	mov	r4, r2
 800c6c6:	18d5      	adds	r5, r2, r3
 800c6c8:	42ac      	cmp	r4, r5
 800c6ca:	d101      	bne.n	800c6d0 <__sfputs_r+0x12>
 800c6cc:	2000      	movs	r0, #0
 800c6ce:	e007      	b.n	800c6e0 <__sfputs_r+0x22>
 800c6d0:	463a      	mov	r2, r7
 800c6d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6d6:	4630      	mov	r0, r6
 800c6d8:	f7ff ffda 	bl	800c690 <__sfputc_r>
 800c6dc:	1c43      	adds	r3, r0, #1
 800c6de:	d1f3      	bne.n	800c6c8 <__sfputs_r+0xa>
 800c6e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c6e4 <_vfiprintf_r>:
 800c6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6e8:	460c      	mov	r4, r1
 800c6ea:	b09d      	sub	sp, #116	; 0x74
 800c6ec:	4617      	mov	r7, r2
 800c6ee:	461d      	mov	r5, r3
 800c6f0:	4606      	mov	r6, r0
 800c6f2:	b118      	cbz	r0, 800c6fc <_vfiprintf_r+0x18>
 800c6f4:	6983      	ldr	r3, [r0, #24]
 800c6f6:	b90b      	cbnz	r3, 800c6fc <_vfiprintf_r+0x18>
 800c6f8:	f7ff fa46 	bl	800bb88 <__sinit>
 800c6fc:	4b7c      	ldr	r3, [pc, #496]	; (800c8f0 <_vfiprintf_r+0x20c>)
 800c6fe:	429c      	cmp	r4, r3
 800c700:	d158      	bne.n	800c7b4 <_vfiprintf_r+0xd0>
 800c702:	6874      	ldr	r4, [r6, #4]
 800c704:	89a3      	ldrh	r3, [r4, #12]
 800c706:	0718      	lsls	r0, r3, #28
 800c708:	d55e      	bpl.n	800c7c8 <_vfiprintf_r+0xe4>
 800c70a:	6923      	ldr	r3, [r4, #16]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d05b      	beq.n	800c7c8 <_vfiprintf_r+0xe4>
 800c710:	2300      	movs	r3, #0
 800c712:	9309      	str	r3, [sp, #36]	; 0x24
 800c714:	2320      	movs	r3, #32
 800c716:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c71a:	2330      	movs	r3, #48	; 0x30
 800c71c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c720:	9503      	str	r5, [sp, #12]
 800c722:	f04f 0b01 	mov.w	fp, #1
 800c726:	46b8      	mov	r8, r7
 800c728:	4645      	mov	r5, r8
 800c72a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c72e:	b10b      	cbz	r3, 800c734 <_vfiprintf_r+0x50>
 800c730:	2b25      	cmp	r3, #37	; 0x25
 800c732:	d154      	bne.n	800c7de <_vfiprintf_r+0xfa>
 800c734:	ebb8 0a07 	subs.w	sl, r8, r7
 800c738:	d00b      	beq.n	800c752 <_vfiprintf_r+0x6e>
 800c73a:	4653      	mov	r3, sl
 800c73c:	463a      	mov	r2, r7
 800c73e:	4621      	mov	r1, r4
 800c740:	4630      	mov	r0, r6
 800c742:	f7ff ffbc 	bl	800c6be <__sfputs_r>
 800c746:	3001      	adds	r0, #1
 800c748:	f000 80c2 	beq.w	800c8d0 <_vfiprintf_r+0x1ec>
 800c74c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c74e:	4453      	add	r3, sl
 800c750:	9309      	str	r3, [sp, #36]	; 0x24
 800c752:	f898 3000 	ldrb.w	r3, [r8]
 800c756:	2b00      	cmp	r3, #0
 800c758:	f000 80ba 	beq.w	800c8d0 <_vfiprintf_r+0x1ec>
 800c75c:	2300      	movs	r3, #0
 800c75e:	f04f 32ff 	mov.w	r2, #4294967295
 800c762:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c766:	9304      	str	r3, [sp, #16]
 800c768:	9307      	str	r3, [sp, #28]
 800c76a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c76e:	931a      	str	r3, [sp, #104]	; 0x68
 800c770:	46a8      	mov	r8, r5
 800c772:	2205      	movs	r2, #5
 800c774:	f818 1b01 	ldrb.w	r1, [r8], #1
 800c778:	485e      	ldr	r0, [pc, #376]	; (800c8f4 <_vfiprintf_r+0x210>)
 800c77a:	f7f3 fd31 	bl	80001e0 <memchr>
 800c77e:	9b04      	ldr	r3, [sp, #16]
 800c780:	bb78      	cbnz	r0, 800c7e2 <_vfiprintf_r+0xfe>
 800c782:	06d9      	lsls	r1, r3, #27
 800c784:	bf44      	itt	mi
 800c786:	2220      	movmi	r2, #32
 800c788:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c78c:	071a      	lsls	r2, r3, #28
 800c78e:	bf44      	itt	mi
 800c790:	222b      	movmi	r2, #43	; 0x2b
 800c792:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c796:	782a      	ldrb	r2, [r5, #0]
 800c798:	2a2a      	cmp	r2, #42	; 0x2a
 800c79a:	d02a      	beq.n	800c7f2 <_vfiprintf_r+0x10e>
 800c79c:	9a07      	ldr	r2, [sp, #28]
 800c79e:	46a8      	mov	r8, r5
 800c7a0:	2000      	movs	r0, #0
 800c7a2:	250a      	movs	r5, #10
 800c7a4:	4641      	mov	r1, r8
 800c7a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7aa:	3b30      	subs	r3, #48	; 0x30
 800c7ac:	2b09      	cmp	r3, #9
 800c7ae:	d969      	bls.n	800c884 <_vfiprintf_r+0x1a0>
 800c7b0:	b360      	cbz	r0, 800c80c <_vfiprintf_r+0x128>
 800c7b2:	e024      	b.n	800c7fe <_vfiprintf_r+0x11a>
 800c7b4:	4b50      	ldr	r3, [pc, #320]	; (800c8f8 <_vfiprintf_r+0x214>)
 800c7b6:	429c      	cmp	r4, r3
 800c7b8:	d101      	bne.n	800c7be <_vfiprintf_r+0xda>
 800c7ba:	68b4      	ldr	r4, [r6, #8]
 800c7bc:	e7a2      	b.n	800c704 <_vfiprintf_r+0x20>
 800c7be:	4b4f      	ldr	r3, [pc, #316]	; (800c8fc <_vfiprintf_r+0x218>)
 800c7c0:	429c      	cmp	r4, r3
 800c7c2:	bf08      	it	eq
 800c7c4:	68f4      	ldreq	r4, [r6, #12]
 800c7c6:	e79d      	b.n	800c704 <_vfiprintf_r+0x20>
 800c7c8:	4621      	mov	r1, r4
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	f000 f958 	bl	800ca80 <__swsetup_r>
 800c7d0:	2800      	cmp	r0, #0
 800c7d2:	d09d      	beq.n	800c710 <_vfiprintf_r+0x2c>
 800c7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7d8:	b01d      	add	sp, #116	; 0x74
 800c7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7de:	46a8      	mov	r8, r5
 800c7e0:	e7a2      	b.n	800c728 <_vfiprintf_r+0x44>
 800c7e2:	4a44      	ldr	r2, [pc, #272]	; (800c8f4 <_vfiprintf_r+0x210>)
 800c7e4:	1a80      	subs	r0, r0, r2
 800c7e6:	fa0b f000 	lsl.w	r0, fp, r0
 800c7ea:	4318      	orrs	r0, r3
 800c7ec:	9004      	str	r0, [sp, #16]
 800c7ee:	4645      	mov	r5, r8
 800c7f0:	e7be      	b.n	800c770 <_vfiprintf_r+0x8c>
 800c7f2:	9a03      	ldr	r2, [sp, #12]
 800c7f4:	1d11      	adds	r1, r2, #4
 800c7f6:	6812      	ldr	r2, [r2, #0]
 800c7f8:	9103      	str	r1, [sp, #12]
 800c7fa:	2a00      	cmp	r2, #0
 800c7fc:	db01      	blt.n	800c802 <_vfiprintf_r+0x11e>
 800c7fe:	9207      	str	r2, [sp, #28]
 800c800:	e004      	b.n	800c80c <_vfiprintf_r+0x128>
 800c802:	4252      	negs	r2, r2
 800c804:	f043 0302 	orr.w	r3, r3, #2
 800c808:	9207      	str	r2, [sp, #28]
 800c80a:	9304      	str	r3, [sp, #16]
 800c80c:	f898 3000 	ldrb.w	r3, [r8]
 800c810:	2b2e      	cmp	r3, #46	; 0x2e
 800c812:	d10e      	bne.n	800c832 <_vfiprintf_r+0x14e>
 800c814:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c818:	2b2a      	cmp	r3, #42	; 0x2a
 800c81a:	d138      	bne.n	800c88e <_vfiprintf_r+0x1aa>
 800c81c:	9b03      	ldr	r3, [sp, #12]
 800c81e:	1d1a      	adds	r2, r3, #4
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	9203      	str	r2, [sp, #12]
 800c824:	2b00      	cmp	r3, #0
 800c826:	bfb8      	it	lt
 800c828:	f04f 33ff 	movlt.w	r3, #4294967295
 800c82c:	f108 0802 	add.w	r8, r8, #2
 800c830:	9305      	str	r3, [sp, #20]
 800c832:	4d33      	ldr	r5, [pc, #204]	; (800c900 <_vfiprintf_r+0x21c>)
 800c834:	f898 1000 	ldrb.w	r1, [r8]
 800c838:	2203      	movs	r2, #3
 800c83a:	4628      	mov	r0, r5
 800c83c:	f7f3 fcd0 	bl	80001e0 <memchr>
 800c840:	b140      	cbz	r0, 800c854 <_vfiprintf_r+0x170>
 800c842:	2340      	movs	r3, #64	; 0x40
 800c844:	1b40      	subs	r0, r0, r5
 800c846:	fa03 f000 	lsl.w	r0, r3, r0
 800c84a:	9b04      	ldr	r3, [sp, #16]
 800c84c:	4303      	orrs	r3, r0
 800c84e:	f108 0801 	add.w	r8, r8, #1
 800c852:	9304      	str	r3, [sp, #16]
 800c854:	f898 1000 	ldrb.w	r1, [r8]
 800c858:	482a      	ldr	r0, [pc, #168]	; (800c904 <_vfiprintf_r+0x220>)
 800c85a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c85e:	2206      	movs	r2, #6
 800c860:	f108 0701 	add.w	r7, r8, #1
 800c864:	f7f3 fcbc 	bl	80001e0 <memchr>
 800c868:	2800      	cmp	r0, #0
 800c86a:	d037      	beq.n	800c8dc <_vfiprintf_r+0x1f8>
 800c86c:	4b26      	ldr	r3, [pc, #152]	; (800c908 <_vfiprintf_r+0x224>)
 800c86e:	bb1b      	cbnz	r3, 800c8b8 <_vfiprintf_r+0x1d4>
 800c870:	9b03      	ldr	r3, [sp, #12]
 800c872:	3307      	adds	r3, #7
 800c874:	f023 0307 	bic.w	r3, r3, #7
 800c878:	3308      	adds	r3, #8
 800c87a:	9303      	str	r3, [sp, #12]
 800c87c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c87e:	444b      	add	r3, r9
 800c880:	9309      	str	r3, [sp, #36]	; 0x24
 800c882:	e750      	b.n	800c726 <_vfiprintf_r+0x42>
 800c884:	fb05 3202 	mla	r2, r5, r2, r3
 800c888:	2001      	movs	r0, #1
 800c88a:	4688      	mov	r8, r1
 800c88c:	e78a      	b.n	800c7a4 <_vfiprintf_r+0xc0>
 800c88e:	2300      	movs	r3, #0
 800c890:	f108 0801 	add.w	r8, r8, #1
 800c894:	9305      	str	r3, [sp, #20]
 800c896:	4619      	mov	r1, r3
 800c898:	250a      	movs	r5, #10
 800c89a:	4640      	mov	r0, r8
 800c89c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8a0:	3a30      	subs	r2, #48	; 0x30
 800c8a2:	2a09      	cmp	r2, #9
 800c8a4:	d903      	bls.n	800c8ae <_vfiprintf_r+0x1ca>
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d0c3      	beq.n	800c832 <_vfiprintf_r+0x14e>
 800c8aa:	9105      	str	r1, [sp, #20]
 800c8ac:	e7c1      	b.n	800c832 <_vfiprintf_r+0x14e>
 800c8ae:	fb05 2101 	mla	r1, r5, r1, r2
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	4680      	mov	r8, r0
 800c8b6:	e7f0      	b.n	800c89a <_vfiprintf_r+0x1b6>
 800c8b8:	ab03      	add	r3, sp, #12
 800c8ba:	9300      	str	r3, [sp, #0]
 800c8bc:	4622      	mov	r2, r4
 800c8be:	4b13      	ldr	r3, [pc, #76]	; (800c90c <_vfiprintf_r+0x228>)
 800c8c0:	a904      	add	r1, sp, #16
 800c8c2:	4630      	mov	r0, r6
 800c8c4:	f7fd feda 	bl	800a67c <_printf_float>
 800c8c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c8cc:	4681      	mov	r9, r0
 800c8ce:	d1d5      	bne.n	800c87c <_vfiprintf_r+0x198>
 800c8d0:	89a3      	ldrh	r3, [r4, #12]
 800c8d2:	065b      	lsls	r3, r3, #25
 800c8d4:	f53f af7e 	bmi.w	800c7d4 <_vfiprintf_r+0xf0>
 800c8d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8da:	e77d      	b.n	800c7d8 <_vfiprintf_r+0xf4>
 800c8dc:	ab03      	add	r3, sp, #12
 800c8de:	9300      	str	r3, [sp, #0]
 800c8e0:	4622      	mov	r2, r4
 800c8e2:	4b0a      	ldr	r3, [pc, #40]	; (800c90c <_vfiprintf_r+0x228>)
 800c8e4:	a904      	add	r1, sp, #16
 800c8e6:	4630      	mov	r0, r6
 800c8e8:	f7fe f97e 	bl	800abe8 <_printf_i>
 800c8ec:	e7ec      	b.n	800c8c8 <_vfiprintf_r+0x1e4>
 800c8ee:	bf00      	nop
 800c8f0:	0800dbe0 	.word	0x0800dbe0
 800c8f4:	0800dd1c 	.word	0x0800dd1c
 800c8f8:	0800dc00 	.word	0x0800dc00
 800c8fc:	0800dbc0 	.word	0x0800dbc0
 800c900:	0800dd22 	.word	0x0800dd22
 800c904:	0800dd26 	.word	0x0800dd26
 800c908:	0800a67d 	.word	0x0800a67d
 800c90c:	0800c6bf 	.word	0x0800c6bf

0800c910 <_sbrk_r>:
 800c910:	b538      	push	{r3, r4, r5, lr}
 800c912:	4c06      	ldr	r4, [pc, #24]	; (800c92c <_sbrk_r+0x1c>)
 800c914:	2300      	movs	r3, #0
 800c916:	4605      	mov	r5, r0
 800c918:	4608      	mov	r0, r1
 800c91a:	6023      	str	r3, [r4, #0]
 800c91c:	f7fd fd50 	bl	800a3c0 <_sbrk>
 800c920:	1c43      	adds	r3, r0, #1
 800c922:	d102      	bne.n	800c92a <_sbrk_r+0x1a>
 800c924:	6823      	ldr	r3, [r4, #0]
 800c926:	b103      	cbz	r3, 800c92a <_sbrk_r+0x1a>
 800c928:	602b      	str	r3, [r5, #0]
 800c92a:	bd38      	pop	{r3, r4, r5, pc}
 800c92c:	2000c258 	.word	0x2000c258

0800c930 <__sread>:
 800c930:	b510      	push	{r4, lr}
 800c932:	460c      	mov	r4, r1
 800c934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c938:	f000 fa9a 	bl	800ce70 <_read_r>
 800c93c:	2800      	cmp	r0, #0
 800c93e:	bfab      	itete	ge
 800c940:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c942:	89a3      	ldrhlt	r3, [r4, #12]
 800c944:	181b      	addge	r3, r3, r0
 800c946:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c94a:	bfac      	ite	ge
 800c94c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c94e:	81a3      	strhlt	r3, [r4, #12]
 800c950:	bd10      	pop	{r4, pc}

0800c952 <__swrite>:
 800c952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c956:	461f      	mov	r7, r3
 800c958:	898b      	ldrh	r3, [r1, #12]
 800c95a:	05db      	lsls	r3, r3, #23
 800c95c:	4605      	mov	r5, r0
 800c95e:	460c      	mov	r4, r1
 800c960:	4616      	mov	r6, r2
 800c962:	d505      	bpl.n	800c970 <__swrite+0x1e>
 800c964:	2302      	movs	r3, #2
 800c966:	2200      	movs	r2, #0
 800c968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c96c:	f000 f9b6 	bl	800ccdc <_lseek_r>
 800c970:	89a3      	ldrh	r3, [r4, #12]
 800c972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c976:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c97a:	81a3      	strh	r3, [r4, #12]
 800c97c:	4632      	mov	r2, r6
 800c97e:	463b      	mov	r3, r7
 800c980:	4628      	mov	r0, r5
 800c982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c986:	f000 b869 	b.w	800ca5c <_write_r>

0800c98a <__sseek>:
 800c98a:	b510      	push	{r4, lr}
 800c98c:	460c      	mov	r4, r1
 800c98e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c992:	f000 f9a3 	bl	800ccdc <_lseek_r>
 800c996:	1c43      	adds	r3, r0, #1
 800c998:	89a3      	ldrh	r3, [r4, #12]
 800c99a:	bf15      	itete	ne
 800c99c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c99e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c9a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c9a6:	81a3      	strheq	r3, [r4, #12]
 800c9a8:	bf18      	it	ne
 800c9aa:	81a3      	strhne	r3, [r4, #12]
 800c9ac:	bd10      	pop	{r4, pc}

0800c9ae <__sclose>:
 800c9ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9b2:	f000 b8d3 	b.w	800cb5c <_close_r>
	...

0800c9b8 <__swbuf_r>:
 800c9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ba:	460e      	mov	r6, r1
 800c9bc:	4614      	mov	r4, r2
 800c9be:	4605      	mov	r5, r0
 800c9c0:	b118      	cbz	r0, 800c9ca <__swbuf_r+0x12>
 800c9c2:	6983      	ldr	r3, [r0, #24]
 800c9c4:	b90b      	cbnz	r3, 800c9ca <__swbuf_r+0x12>
 800c9c6:	f7ff f8df 	bl	800bb88 <__sinit>
 800c9ca:	4b21      	ldr	r3, [pc, #132]	; (800ca50 <__swbuf_r+0x98>)
 800c9cc:	429c      	cmp	r4, r3
 800c9ce:	d12a      	bne.n	800ca26 <__swbuf_r+0x6e>
 800c9d0:	686c      	ldr	r4, [r5, #4]
 800c9d2:	69a3      	ldr	r3, [r4, #24]
 800c9d4:	60a3      	str	r3, [r4, #8]
 800c9d6:	89a3      	ldrh	r3, [r4, #12]
 800c9d8:	071a      	lsls	r2, r3, #28
 800c9da:	d52e      	bpl.n	800ca3a <__swbuf_r+0x82>
 800c9dc:	6923      	ldr	r3, [r4, #16]
 800c9de:	b363      	cbz	r3, 800ca3a <__swbuf_r+0x82>
 800c9e0:	6923      	ldr	r3, [r4, #16]
 800c9e2:	6820      	ldr	r0, [r4, #0]
 800c9e4:	1ac0      	subs	r0, r0, r3
 800c9e6:	6963      	ldr	r3, [r4, #20]
 800c9e8:	b2f6      	uxtb	r6, r6
 800c9ea:	4283      	cmp	r3, r0
 800c9ec:	4637      	mov	r7, r6
 800c9ee:	dc04      	bgt.n	800c9fa <__swbuf_r+0x42>
 800c9f0:	4621      	mov	r1, r4
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	f000 f948 	bl	800cc88 <_fflush_r>
 800c9f8:	bb28      	cbnz	r0, 800ca46 <__swbuf_r+0x8e>
 800c9fa:	68a3      	ldr	r3, [r4, #8]
 800c9fc:	3b01      	subs	r3, #1
 800c9fe:	60a3      	str	r3, [r4, #8]
 800ca00:	6823      	ldr	r3, [r4, #0]
 800ca02:	1c5a      	adds	r2, r3, #1
 800ca04:	6022      	str	r2, [r4, #0]
 800ca06:	701e      	strb	r6, [r3, #0]
 800ca08:	6963      	ldr	r3, [r4, #20]
 800ca0a:	3001      	adds	r0, #1
 800ca0c:	4283      	cmp	r3, r0
 800ca0e:	d004      	beq.n	800ca1a <__swbuf_r+0x62>
 800ca10:	89a3      	ldrh	r3, [r4, #12]
 800ca12:	07db      	lsls	r3, r3, #31
 800ca14:	d519      	bpl.n	800ca4a <__swbuf_r+0x92>
 800ca16:	2e0a      	cmp	r6, #10
 800ca18:	d117      	bne.n	800ca4a <__swbuf_r+0x92>
 800ca1a:	4621      	mov	r1, r4
 800ca1c:	4628      	mov	r0, r5
 800ca1e:	f000 f933 	bl	800cc88 <_fflush_r>
 800ca22:	b190      	cbz	r0, 800ca4a <__swbuf_r+0x92>
 800ca24:	e00f      	b.n	800ca46 <__swbuf_r+0x8e>
 800ca26:	4b0b      	ldr	r3, [pc, #44]	; (800ca54 <__swbuf_r+0x9c>)
 800ca28:	429c      	cmp	r4, r3
 800ca2a:	d101      	bne.n	800ca30 <__swbuf_r+0x78>
 800ca2c:	68ac      	ldr	r4, [r5, #8]
 800ca2e:	e7d0      	b.n	800c9d2 <__swbuf_r+0x1a>
 800ca30:	4b09      	ldr	r3, [pc, #36]	; (800ca58 <__swbuf_r+0xa0>)
 800ca32:	429c      	cmp	r4, r3
 800ca34:	bf08      	it	eq
 800ca36:	68ec      	ldreq	r4, [r5, #12]
 800ca38:	e7cb      	b.n	800c9d2 <__swbuf_r+0x1a>
 800ca3a:	4621      	mov	r1, r4
 800ca3c:	4628      	mov	r0, r5
 800ca3e:	f000 f81f 	bl	800ca80 <__swsetup_r>
 800ca42:	2800      	cmp	r0, #0
 800ca44:	d0cc      	beq.n	800c9e0 <__swbuf_r+0x28>
 800ca46:	f04f 37ff 	mov.w	r7, #4294967295
 800ca4a:	4638      	mov	r0, r7
 800ca4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca4e:	bf00      	nop
 800ca50:	0800dbe0 	.word	0x0800dbe0
 800ca54:	0800dc00 	.word	0x0800dc00
 800ca58:	0800dbc0 	.word	0x0800dbc0

0800ca5c <_write_r>:
 800ca5c:	b538      	push	{r3, r4, r5, lr}
 800ca5e:	4c07      	ldr	r4, [pc, #28]	; (800ca7c <_write_r+0x20>)
 800ca60:	4605      	mov	r5, r0
 800ca62:	4608      	mov	r0, r1
 800ca64:	4611      	mov	r1, r2
 800ca66:	2200      	movs	r2, #0
 800ca68:	6022      	str	r2, [r4, #0]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	f7fd fc57 	bl	800a31e <_write>
 800ca70:	1c43      	adds	r3, r0, #1
 800ca72:	d102      	bne.n	800ca7a <_write_r+0x1e>
 800ca74:	6823      	ldr	r3, [r4, #0]
 800ca76:	b103      	cbz	r3, 800ca7a <_write_r+0x1e>
 800ca78:	602b      	str	r3, [r5, #0]
 800ca7a:	bd38      	pop	{r3, r4, r5, pc}
 800ca7c:	2000c258 	.word	0x2000c258

0800ca80 <__swsetup_r>:
 800ca80:	4b32      	ldr	r3, [pc, #200]	; (800cb4c <__swsetup_r+0xcc>)
 800ca82:	b570      	push	{r4, r5, r6, lr}
 800ca84:	681d      	ldr	r5, [r3, #0]
 800ca86:	4606      	mov	r6, r0
 800ca88:	460c      	mov	r4, r1
 800ca8a:	b125      	cbz	r5, 800ca96 <__swsetup_r+0x16>
 800ca8c:	69ab      	ldr	r3, [r5, #24]
 800ca8e:	b913      	cbnz	r3, 800ca96 <__swsetup_r+0x16>
 800ca90:	4628      	mov	r0, r5
 800ca92:	f7ff f879 	bl	800bb88 <__sinit>
 800ca96:	4b2e      	ldr	r3, [pc, #184]	; (800cb50 <__swsetup_r+0xd0>)
 800ca98:	429c      	cmp	r4, r3
 800ca9a:	d10f      	bne.n	800cabc <__swsetup_r+0x3c>
 800ca9c:	686c      	ldr	r4, [r5, #4]
 800ca9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caa2:	b29a      	uxth	r2, r3
 800caa4:	0715      	lsls	r5, r2, #28
 800caa6:	d42c      	bmi.n	800cb02 <__swsetup_r+0x82>
 800caa8:	06d0      	lsls	r0, r2, #27
 800caaa:	d411      	bmi.n	800cad0 <__swsetup_r+0x50>
 800caac:	2209      	movs	r2, #9
 800caae:	6032      	str	r2, [r6, #0]
 800cab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cab4:	81a3      	strh	r3, [r4, #12]
 800cab6:	f04f 30ff 	mov.w	r0, #4294967295
 800caba:	e03e      	b.n	800cb3a <__swsetup_r+0xba>
 800cabc:	4b25      	ldr	r3, [pc, #148]	; (800cb54 <__swsetup_r+0xd4>)
 800cabe:	429c      	cmp	r4, r3
 800cac0:	d101      	bne.n	800cac6 <__swsetup_r+0x46>
 800cac2:	68ac      	ldr	r4, [r5, #8]
 800cac4:	e7eb      	b.n	800ca9e <__swsetup_r+0x1e>
 800cac6:	4b24      	ldr	r3, [pc, #144]	; (800cb58 <__swsetup_r+0xd8>)
 800cac8:	429c      	cmp	r4, r3
 800caca:	bf08      	it	eq
 800cacc:	68ec      	ldreq	r4, [r5, #12]
 800cace:	e7e6      	b.n	800ca9e <__swsetup_r+0x1e>
 800cad0:	0751      	lsls	r1, r2, #29
 800cad2:	d512      	bpl.n	800cafa <__swsetup_r+0x7a>
 800cad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cad6:	b141      	cbz	r1, 800caea <__swsetup_r+0x6a>
 800cad8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cadc:	4299      	cmp	r1, r3
 800cade:	d002      	beq.n	800cae6 <__swsetup_r+0x66>
 800cae0:	4630      	mov	r0, r6
 800cae2:	f7ff fbdb 	bl	800c29c <_free_r>
 800cae6:	2300      	movs	r3, #0
 800cae8:	6363      	str	r3, [r4, #52]	; 0x34
 800caea:	89a3      	ldrh	r3, [r4, #12]
 800caec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800caf0:	81a3      	strh	r3, [r4, #12]
 800caf2:	2300      	movs	r3, #0
 800caf4:	6063      	str	r3, [r4, #4]
 800caf6:	6923      	ldr	r3, [r4, #16]
 800caf8:	6023      	str	r3, [r4, #0]
 800cafa:	89a3      	ldrh	r3, [r4, #12]
 800cafc:	f043 0308 	orr.w	r3, r3, #8
 800cb00:	81a3      	strh	r3, [r4, #12]
 800cb02:	6923      	ldr	r3, [r4, #16]
 800cb04:	b94b      	cbnz	r3, 800cb1a <__swsetup_r+0x9a>
 800cb06:	89a3      	ldrh	r3, [r4, #12]
 800cb08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cb0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb10:	d003      	beq.n	800cb1a <__swsetup_r+0x9a>
 800cb12:	4621      	mov	r1, r4
 800cb14:	4630      	mov	r0, r6
 800cb16:	f000 f917 	bl	800cd48 <__smakebuf_r>
 800cb1a:	89a2      	ldrh	r2, [r4, #12]
 800cb1c:	f012 0301 	ands.w	r3, r2, #1
 800cb20:	d00c      	beq.n	800cb3c <__swsetup_r+0xbc>
 800cb22:	2300      	movs	r3, #0
 800cb24:	60a3      	str	r3, [r4, #8]
 800cb26:	6963      	ldr	r3, [r4, #20]
 800cb28:	425b      	negs	r3, r3
 800cb2a:	61a3      	str	r3, [r4, #24]
 800cb2c:	6923      	ldr	r3, [r4, #16]
 800cb2e:	b953      	cbnz	r3, 800cb46 <__swsetup_r+0xc6>
 800cb30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb34:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800cb38:	d1ba      	bne.n	800cab0 <__swsetup_r+0x30>
 800cb3a:	bd70      	pop	{r4, r5, r6, pc}
 800cb3c:	0792      	lsls	r2, r2, #30
 800cb3e:	bf58      	it	pl
 800cb40:	6963      	ldrpl	r3, [r4, #20]
 800cb42:	60a3      	str	r3, [r4, #8]
 800cb44:	e7f2      	b.n	800cb2c <__swsetup_r+0xac>
 800cb46:	2000      	movs	r0, #0
 800cb48:	e7f7      	b.n	800cb3a <__swsetup_r+0xba>
 800cb4a:	bf00      	nop
 800cb4c:	2000000c 	.word	0x2000000c
 800cb50:	0800dbe0 	.word	0x0800dbe0
 800cb54:	0800dc00 	.word	0x0800dc00
 800cb58:	0800dbc0 	.word	0x0800dbc0

0800cb5c <_close_r>:
 800cb5c:	b538      	push	{r3, r4, r5, lr}
 800cb5e:	4c06      	ldr	r4, [pc, #24]	; (800cb78 <_close_r+0x1c>)
 800cb60:	2300      	movs	r3, #0
 800cb62:	4605      	mov	r5, r0
 800cb64:	4608      	mov	r0, r1
 800cb66:	6023      	str	r3, [r4, #0]
 800cb68:	f7fd fbf5 	bl	800a356 <_close>
 800cb6c:	1c43      	adds	r3, r0, #1
 800cb6e:	d102      	bne.n	800cb76 <_close_r+0x1a>
 800cb70:	6823      	ldr	r3, [r4, #0]
 800cb72:	b103      	cbz	r3, 800cb76 <_close_r+0x1a>
 800cb74:	602b      	str	r3, [r5, #0]
 800cb76:	bd38      	pop	{r3, r4, r5, pc}
 800cb78:	2000c258 	.word	0x2000c258

0800cb7c <__sflush_r>:
 800cb7c:	898a      	ldrh	r2, [r1, #12]
 800cb7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb82:	4605      	mov	r5, r0
 800cb84:	0710      	lsls	r0, r2, #28
 800cb86:	460c      	mov	r4, r1
 800cb88:	d458      	bmi.n	800cc3c <__sflush_r+0xc0>
 800cb8a:	684b      	ldr	r3, [r1, #4]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	dc05      	bgt.n	800cb9c <__sflush_r+0x20>
 800cb90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	dc02      	bgt.n	800cb9c <__sflush_r+0x20>
 800cb96:	2000      	movs	r0, #0
 800cb98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb9e:	2e00      	cmp	r6, #0
 800cba0:	d0f9      	beq.n	800cb96 <__sflush_r+0x1a>
 800cba2:	2300      	movs	r3, #0
 800cba4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cba8:	682f      	ldr	r7, [r5, #0]
 800cbaa:	6a21      	ldr	r1, [r4, #32]
 800cbac:	602b      	str	r3, [r5, #0]
 800cbae:	d032      	beq.n	800cc16 <__sflush_r+0x9a>
 800cbb0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cbb2:	89a3      	ldrh	r3, [r4, #12]
 800cbb4:	075a      	lsls	r2, r3, #29
 800cbb6:	d505      	bpl.n	800cbc4 <__sflush_r+0x48>
 800cbb8:	6863      	ldr	r3, [r4, #4]
 800cbba:	1ac0      	subs	r0, r0, r3
 800cbbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cbbe:	b10b      	cbz	r3, 800cbc4 <__sflush_r+0x48>
 800cbc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cbc2:	1ac0      	subs	r0, r0, r3
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cbca:	6a21      	ldr	r1, [r4, #32]
 800cbcc:	4628      	mov	r0, r5
 800cbce:	47b0      	blx	r6
 800cbd0:	1c43      	adds	r3, r0, #1
 800cbd2:	89a3      	ldrh	r3, [r4, #12]
 800cbd4:	d106      	bne.n	800cbe4 <__sflush_r+0x68>
 800cbd6:	6829      	ldr	r1, [r5, #0]
 800cbd8:	291d      	cmp	r1, #29
 800cbda:	d848      	bhi.n	800cc6e <__sflush_r+0xf2>
 800cbdc:	4a29      	ldr	r2, [pc, #164]	; (800cc84 <__sflush_r+0x108>)
 800cbde:	40ca      	lsrs	r2, r1
 800cbe0:	07d6      	lsls	r6, r2, #31
 800cbe2:	d544      	bpl.n	800cc6e <__sflush_r+0xf2>
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	6062      	str	r2, [r4, #4]
 800cbe8:	04d9      	lsls	r1, r3, #19
 800cbea:	6922      	ldr	r2, [r4, #16]
 800cbec:	6022      	str	r2, [r4, #0]
 800cbee:	d504      	bpl.n	800cbfa <__sflush_r+0x7e>
 800cbf0:	1c42      	adds	r2, r0, #1
 800cbf2:	d101      	bne.n	800cbf8 <__sflush_r+0x7c>
 800cbf4:	682b      	ldr	r3, [r5, #0]
 800cbf6:	b903      	cbnz	r3, 800cbfa <__sflush_r+0x7e>
 800cbf8:	6560      	str	r0, [r4, #84]	; 0x54
 800cbfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cbfc:	602f      	str	r7, [r5, #0]
 800cbfe:	2900      	cmp	r1, #0
 800cc00:	d0c9      	beq.n	800cb96 <__sflush_r+0x1a>
 800cc02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cc06:	4299      	cmp	r1, r3
 800cc08:	d002      	beq.n	800cc10 <__sflush_r+0x94>
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	f7ff fb46 	bl	800c29c <_free_r>
 800cc10:	2000      	movs	r0, #0
 800cc12:	6360      	str	r0, [r4, #52]	; 0x34
 800cc14:	e7c0      	b.n	800cb98 <__sflush_r+0x1c>
 800cc16:	2301      	movs	r3, #1
 800cc18:	4628      	mov	r0, r5
 800cc1a:	47b0      	blx	r6
 800cc1c:	1c41      	adds	r1, r0, #1
 800cc1e:	d1c8      	bne.n	800cbb2 <__sflush_r+0x36>
 800cc20:	682b      	ldr	r3, [r5, #0]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d0c5      	beq.n	800cbb2 <__sflush_r+0x36>
 800cc26:	2b1d      	cmp	r3, #29
 800cc28:	d001      	beq.n	800cc2e <__sflush_r+0xb2>
 800cc2a:	2b16      	cmp	r3, #22
 800cc2c:	d101      	bne.n	800cc32 <__sflush_r+0xb6>
 800cc2e:	602f      	str	r7, [r5, #0]
 800cc30:	e7b1      	b.n	800cb96 <__sflush_r+0x1a>
 800cc32:	89a3      	ldrh	r3, [r4, #12]
 800cc34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc38:	81a3      	strh	r3, [r4, #12]
 800cc3a:	e7ad      	b.n	800cb98 <__sflush_r+0x1c>
 800cc3c:	690f      	ldr	r7, [r1, #16]
 800cc3e:	2f00      	cmp	r7, #0
 800cc40:	d0a9      	beq.n	800cb96 <__sflush_r+0x1a>
 800cc42:	0793      	lsls	r3, r2, #30
 800cc44:	680e      	ldr	r6, [r1, #0]
 800cc46:	bf08      	it	eq
 800cc48:	694b      	ldreq	r3, [r1, #20]
 800cc4a:	600f      	str	r7, [r1, #0]
 800cc4c:	bf18      	it	ne
 800cc4e:	2300      	movne	r3, #0
 800cc50:	eba6 0807 	sub.w	r8, r6, r7
 800cc54:	608b      	str	r3, [r1, #8]
 800cc56:	f1b8 0f00 	cmp.w	r8, #0
 800cc5a:	dd9c      	ble.n	800cb96 <__sflush_r+0x1a>
 800cc5c:	4643      	mov	r3, r8
 800cc5e:	463a      	mov	r2, r7
 800cc60:	6a21      	ldr	r1, [r4, #32]
 800cc62:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cc64:	4628      	mov	r0, r5
 800cc66:	47b0      	blx	r6
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	dc06      	bgt.n	800cc7a <__sflush_r+0xfe>
 800cc6c:	89a3      	ldrh	r3, [r4, #12]
 800cc6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc72:	81a3      	strh	r3, [r4, #12]
 800cc74:	f04f 30ff 	mov.w	r0, #4294967295
 800cc78:	e78e      	b.n	800cb98 <__sflush_r+0x1c>
 800cc7a:	4407      	add	r7, r0
 800cc7c:	eba8 0800 	sub.w	r8, r8, r0
 800cc80:	e7e9      	b.n	800cc56 <__sflush_r+0xda>
 800cc82:	bf00      	nop
 800cc84:	20400001 	.word	0x20400001

0800cc88 <_fflush_r>:
 800cc88:	b538      	push	{r3, r4, r5, lr}
 800cc8a:	690b      	ldr	r3, [r1, #16]
 800cc8c:	4605      	mov	r5, r0
 800cc8e:	460c      	mov	r4, r1
 800cc90:	b1db      	cbz	r3, 800ccca <_fflush_r+0x42>
 800cc92:	b118      	cbz	r0, 800cc9c <_fflush_r+0x14>
 800cc94:	6983      	ldr	r3, [r0, #24]
 800cc96:	b90b      	cbnz	r3, 800cc9c <_fflush_r+0x14>
 800cc98:	f7fe ff76 	bl	800bb88 <__sinit>
 800cc9c:	4b0c      	ldr	r3, [pc, #48]	; (800ccd0 <_fflush_r+0x48>)
 800cc9e:	429c      	cmp	r4, r3
 800cca0:	d109      	bne.n	800ccb6 <_fflush_r+0x2e>
 800cca2:	686c      	ldr	r4, [r5, #4]
 800cca4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cca8:	b17b      	cbz	r3, 800ccca <_fflush_r+0x42>
 800ccaa:	4621      	mov	r1, r4
 800ccac:	4628      	mov	r0, r5
 800ccae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccb2:	f7ff bf63 	b.w	800cb7c <__sflush_r>
 800ccb6:	4b07      	ldr	r3, [pc, #28]	; (800ccd4 <_fflush_r+0x4c>)
 800ccb8:	429c      	cmp	r4, r3
 800ccba:	d101      	bne.n	800ccc0 <_fflush_r+0x38>
 800ccbc:	68ac      	ldr	r4, [r5, #8]
 800ccbe:	e7f1      	b.n	800cca4 <_fflush_r+0x1c>
 800ccc0:	4b05      	ldr	r3, [pc, #20]	; (800ccd8 <_fflush_r+0x50>)
 800ccc2:	429c      	cmp	r4, r3
 800ccc4:	bf08      	it	eq
 800ccc6:	68ec      	ldreq	r4, [r5, #12]
 800ccc8:	e7ec      	b.n	800cca4 <_fflush_r+0x1c>
 800ccca:	2000      	movs	r0, #0
 800cccc:	bd38      	pop	{r3, r4, r5, pc}
 800ccce:	bf00      	nop
 800ccd0:	0800dbe0 	.word	0x0800dbe0
 800ccd4:	0800dc00 	.word	0x0800dc00
 800ccd8:	0800dbc0 	.word	0x0800dbc0

0800ccdc <_lseek_r>:
 800ccdc:	b538      	push	{r3, r4, r5, lr}
 800ccde:	4c07      	ldr	r4, [pc, #28]	; (800ccfc <_lseek_r+0x20>)
 800cce0:	4605      	mov	r5, r0
 800cce2:	4608      	mov	r0, r1
 800cce4:	4611      	mov	r1, r2
 800cce6:	2200      	movs	r2, #0
 800cce8:	6022      	str	r2, [r4, #0]
 800ccea:	461a      	mov	r2, r3
 800ccec:	f7fd fb5a 	bl	800a3a4 <_lseek>
 800ccf0:	1c43      	adds	r3, r0, #1
 800ccf2:	d102      	bne.n	800ccfa <_lseek_r+0x1e>
 800ccf4:	6823      	ldr	r3, [r4, #0]
 800ccf6:	b103      	cbz	r3, 800ccfa <_lseek_r+0x1e>
 800ccf8:	602b      	str	r3, [r5, #0]
 800ccfa:	bd38      	pop	{r3, r4, r5, pc}
 800ccfc:	2000c258 	.word	0x2000c258

0800cd00 <__swhatbuf_r>:
 800cd00:	b570      	push	{r4, r5, r6, lr}
 800cd02:	460e      	mov	r6, r1
 800cd04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd08:	2900      	cmp	r1, #0
 800cd0a:	b096      	sub	sp, #88	; 0x58
 800cd0c:	4614      	mov	r4, r2
 800cd0e:	461d      	mov	r5, r3
 800cd10:	da07      	bge.n	800cd22 <__swhatbuf_r+0x22>
 800cd12:	2300      	movs	r3, #0
 800cd14:	602b      	str	r3, [r5, #0]
 800cd16:	89b3      	ldrh	r3, [r6, #12]
 800cd18:	061a      	lsls	r2, r3, #24
 800cd1a:	d410      	bmi.n	800cd3e <__swhatbuf_r+0x3e>
 800cd1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd20:	e00e      	b.n	800cd40 <__swhatbuf_r+0x40>
 800cd22:	466a      	mov	r2, sp
 800cd24:	f000 f8c4 	bl	800ceb0 <_fstat_r>
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	dbf2      	blt.n	800cd12 <__swhatbuf_r+0x12>
 800cd2c:	9a01      	ldr	r2, [sp, #4]
 800cd2e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cd32:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cd36:	425a      	negs	r2, r3
 800cd38:	415a      	adcs	r2, r3
 800cd3a:	602a      	str	r2, [r5, #0]
 800cd3c:	e7ee      	b.n	800cd1c <__swhatbuf_r+0x1c>
 800cd3e:	2340      	movs	r3, #64	; 0x40
 800cd40:	2000      	movs	r0, #0
 800cd42:	6023      	str	r3, [r4, #0]
 800cd44:	b016      	add	sp, #88	; 0x58
 800cd46:	bd70      	pop	{r4, r5, r6, pc}

0800cd48 <__smakebuf_r>:
 800cd48:	898b      	ldrh	r3, [r1, #12]
 800cd4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cd4c:	079d      	lsls	r5, r3, #30
 800cd4e:	4606      	mov	r6, r0
 800cd50:	460c      	mov	r4, r1
 800cd52:	d507      	bpl.n	800cd64 <__smakebuf_r+0x1c>
 800cd54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cd58:	6023      	str	r3, [r4, #0]
 800cd5a:	6123      	str	r3, [r4, #16]
 800cd5c:	2301      	movs	r3, #1
 800cd5e:	6163      	str	r3, [r4, #20]
 800cd60:	b002      	add	sp, #8
 800cd62:	bd70      	pop	{r4, r5, r6, pc}
 800cd64:	ab01      	add	r3, sp, #4
 800cd66:	466a      	mov	r2, sp
 800cd68:	f7ff ffca 	bl	800cd00 <__swhatbuf_r>
 800cd6c:	9900      	ldr	r1, [sp, #0]
 800cd6e:	4605      	mov	r5, r0
 800cd70:	4630      	mov	r0, r6
 800cd72:	f7ff fae1 	bl	800c338 <_malloc_r>
 800cd76:	b948      	cbnz	r0, 800cd8c <__smakebuf_r+0x44>
 800cd78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd7c:	059a      	lsls	r2, r3, #22
 800cd7e:	d4ef      	bmi.n	800cd60 <__smakebuf_r+0x18>
 800cd80:	f023 0303 	bic.w	r3, r3, #3
 800cd84:	f043 0302 	orr.w	r3, r3, #2
 800cd88:	81a3      	strh	r3, [r4, #12]
 800cd8a:	e7e3      	b.n	800cd54 <__smakebuf_r+0xc>
 800cd8c:	4b0d      	ldr	r3, [pc, #52]	; (800cdc4 <__smakebuf_r+0x7c>)
 800cd8e:	62b3      	str	r3, [r6, #40]	; 0x28
 800cd90:	89a3      	ldrh	r3, [r4, #12]
 800cd92:	6020      	str	r0, [r4, #0]
 800cd94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd98:	81a3      	strh	r3, [r4, #12]
 800cd9a:	9b00      	ldr	r3, [sp, #0]
 800cd9c:	6163      	str	r3, [r4, #20]
 800cd9e:	9b01      	ldr	r3, [sp, #4]
 800cda0:	6120      	str	r0, [r4, #16]
 800cda2:	b15b      	cbz	r3, 800cdbc <__smakebuf_r+0x74>
 800cda4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cda8:	4630      	mov	r0, r6
 800cdaa:	f000 f893 	bl	800ced4 <_isatty_r>
 800cdae:	b128      	cbz	r0, 800cdbc <__smakebuf_r+0x74>
 800cdb0:	89a3      	ldrh	r3, [r4, #12]
 800cdb2:	f023 0303 	bic.w	r3, r3, #3
 800cdb6:	f043 0301 	orr.w	r3, r3, #1
 800cdba:	81a3      	strh	r3, [r4, #12]
 800cdbc:	89a3      	ldrh	r3, [r4, #12]
 800cdbe:	431d      	orrs	r5, r3
 800cdc0:	81a5      	strh	r5, [r4, #12]
 800cdc2:	e7cd      	b.n	800cd60 <__smakebuf_r+0x18>
 800cdc4:	0800bb51 	.word	0x0800bb51

0800cdc8 <__ascii_mbtowc>:
 800cdc8:	b082      	sub	sp, #8
 800cdca:	b901      	cbnz	r1, 800cdce <__ascii_mbtowc+0x6>
 800cdcc:	a901      	add	r1, sp, #4
 800cdce:	b142      	cbz	r2, 800cde2 <__ascii_mbtowc+0x1a>
 800cdd0:	b14b      	cbz	r3, 800cde6 <__ascii_mbtowc+0x1e>
 800cdd2:	7813      	ldrb	r3, [r2, #0]
 800cdd4:	600b      	str	r3, [r1, #0]
 800cdd6:	7812      	ldrb	r2, [r2, #0]
 800cdd8:	1c10      	adds	r0, r2, #0
 800cdda:	bf18      	it	ne
 800cddc:	2001      	movne	r0, #1
 800cdde:	b002      	add	sp, #8
 800cde0:	4770      	bx	lr
 800cde2:	4610      	mov	r0, r2
 800cde4:	e7fb      	b.n	800cdde <__ascii_mbtowc+0x16>
 800cde6:	f06f 0001 	mvn.w	r0, #1
 800cdea:	e7f8      	b.n	800cdde <__ascii_mbtowc+0x16>

0800cdec <memmove>:
 800cdec:	4288      	cmp	r0, r1
 800cdee:	b510      	push	{r4, lr}
 800cdf0:	eb01 0302 	add.w	r3, r1, r2
 800cdf4:	d807      	bhi.n	800ce06 <memmove+0x1a>
 800cdf6:	1e42      	subs	r2, r0, #1
 800cdf8:	4299      	cmp	r1, r3
 800cdfa:	d00a      	beq.n	800ce12 <memmove+0x26>
 800cdfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce00:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ce04:	e7f8      	b.n	800cdf8 <memmove+0xc>
 800ce06:	4283      	cmp	r3, r0
 800ce08:	d9f5      	bls.n	800cdf6 <memmove+0xa>
 800ce0a:	1881      	adds	r1, r0, r2
 800ce0c:	1ad2      	subs	r2, r2, r3
 800ce0e:	42d3      	cmn	r3, r2
 800ce10:	d100      	bne.n	800ce14 <memmove+0x28>
 800ce12:	bd10      	pop	{r4, pc}
 800ce14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce18:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ce1c:	e7f7      	b.n	800ce0e <memmove+0x22>

0800ce1e <__malloc_lock>:
 800ce1e:	4770      	bx	lr

0800ce20 <__malloc_unlock>:
 800ce20:	4770      	bx	lr

0800ce22 <_realloc_r>:
 800ce22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce24:	4607      	mov	r7, r0
 800ce26:	4614      	mov	r4, r2
 800ce28:	460e      	mov	r6, r1
 800ce2a:	b921      	cbnz	r1, 800ce36 <_realloc_r+0x14>
 800ce2c:	4611      	mov	r1, r2
 800ce2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ce32:	f7ff ba81 	b.w	800c338 <_malloc_r>
 800ce36:	b922      	cbnz	r2, 800ce42 <_realloc_r+0x20>
 800ce38:	f7ff fa30 	bl	800c29c <_free_r>
 800ce3c:	4625      	mov	r5, r4
 800ce3e:	4628      	mov	r0, r5
 800ce40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce42:	f000 f857 	bl	800cef4 <_malloc_usable_size_r>
 800ce46:	42a0      	cmp	r0, r4
 800ce48:	d20f      	bcs.n	800ce6a <_realloc_r+0x48>
 800ce4a:	4621      	mov	r1, r4
 800ce4c:	4638      	mov	r0, r7
 800ce4e:	f7ff fa73 	bl	800c338 <_malloc_r>
 800ce52:	4605      	mov	r5, r0
 800ce54:	2800      	cmp	r0, #0
 800ce56:	d0f2      	beq.n	800ce3e <_realloc_r+0x1c>
 800ce58:	4631      	mov	r1, r6
 800ce5a:	4622      	mov	r2, r4
 800ce5c:	f7fd fb66 	bl	800a52c <memcpy>
 800ce60:	4631      	mov	r1, r6
 800ce62:	4638      	mov	r0, r7
 800ce64:	f7ff fa1a 	bl	800c29c <_free_r>
 800ce68:	e7e9      	b.n	800ce3e <_realloc_r+0x1c>
 800ce6a:	4635      	mov	r5, r6
 800ce6c:	e7e7      	b.n	800ce3e <_realloc_r+0x1c>
	...

0800ce70 <_read_r>:
 800ce70:	b538      	push	{r3, r4, r5, lr}
 800ce72:	4c07      	ldr	r4, [pc, #28]	; (800ce90 <_read_r+0x20>)
 800ce74:	4605      	mov	r5, r0
 800ce76:	4608      	mov	r0, r1
 800ce78:	4611      	mov	r1, r2
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	6022      	str	r2, [r4, #0]
 800ce7e:	461a      	mov	r2, r3
 800ce80:	f7fd fa30 	bl	800a2e4 <_read>
 800ce84:	1c43      	adds	r3, r0, #1
 800ce86:	d102      	bne.n	800ce8e <_read_r+0x1e>
 800ce88:	6823      	ldr	r3, [r4, #0]
 800ce8a:	b103      	cbz	r3, 800ce8e <_read_r+0x1e>
 800ce8c:	602b      	str	r3, [r5, #0]
 800ce8e:	bd38      	pop	{r3, r4, r5, pc}
 800ce90:	2000c258 	.word	0x2000c258

0800ce94 <__ascii_wctomb>:
 800ce94:	b149      	cbz	r1, 800ceaa <__ascii_wctomb+0x16>
 800ce96:	2aff      	cmp	r2, #255	; 0xff
 800ce98:	bf85      	ittet	hi
 800ce9a:	238a      	movhi	r3, #138	; 0x8a
 800ce9c:	6003      	strhi	r3, [r0, #0]
 800ce9e:	700a      	strbls	r2, [r1, #0]
 800cea0:	f04f 30ff 	movhi.w	r0, #4294967295
 800cea4:	bf98      	it	ls
 800cea6:	2001      	movls	r0, #1
 800cea8:	4770      	bx	lr
 800ceaa:	4608      	mov	r0, r1
 800ceac:	4770      	bx	lr
	...

0800ceb0 <_fstat_r>:
 800ceb0:	b538      	push	{r3, r4, r5, lr}
 800ceb2:	4c07      	ldr	r4, [pc, #28]	; (800ced0 <_fstat_r+0x20>)
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	4605      	mov	r5, r0
 800ceb8:	4608      	mov	r0, r1
 800ceba:	4611      	mov	r1, r2
 800cebc:	6023      	str	r3, [r4, #0]
 800cebe:	f7fd fa56 	bl	800a36e <_fstat>
 800cec2:	1c43      	adds	r3, r0, #1
 800cec4:	d102      	bne.n	800cecc <_fstat_r+0x1c>
 800cec6:	6823      	ldr	r3, [r4, #0]
 800cec8:	b103      	cbz	r3, 800cecc <_fstat_r+0x1c>
 800ceca:	602b      	str	r3, [r5, #0]
 800cecc:	bd38      	pop	{r3, r4, r5, pc}
 800cece:	bf00      	nop
 800ced0:	2000c258 	.word	0x2000c258

0800ced4 <_isatty_r>:
 800ced4:	b538      	push	{r3, r4, r5, lr}
 800ced6:	4c06      	ldr	r4, [pc, #24]	; (800cef0 <_isatty_r+0x1c>)
 800ced8:	2300      	movs	r3, #0
 800ceda:	4605      	mov	r5, r0
 800cedc:	4608      	mov	r0, r1
 800cede:	6023      	str	r3, [r4, #0]
 800cee0:	f7fd fa55 	bl	800a38e <_isatty>
 800cee4:	1c43      	adds	r3, r0, #1
 800cee6:	d102      	bne.n	800ceee <_isatty_r+0x1a>
 800cee8:	6823      	ldr	r3, [r4, #0]
 800ceea:	b103      	cbz	r3, 800ceee <_isatty_r+0x1a>
 800ceec:	602b      	str	r3, [r5, #0]
 800ceee:	bd38      	pop	{r3, r4, r5, pc}
 800cef0:	2000c258 	.word	0x2000c258

0800cef4 <_malloc_usable_size_r>:
 800cef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cef8:	1f18      	subs	r0, r3, #4
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	bfbc      	itt	lt
 800cefe:	580b      	ldrlt	r3, [r1, r0]
 800cf00:	18c0      	addlt	r0, r0, r3
 800cf02:	4770      	bx	lr

0800cf04 <powf>:
 800cf04:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800cf08:	ed2d 8b04 	vpush	{d8-d9}
 800cf0c:	4ca7      	ldr	r4, [pc, #668]	; (800d1ac <powf+0x2a8>)
 800cf0e:	b08a      	sub	sp, #40	; 0x28
 800cf10:	eef0 8a40 	vmov.f32	s17, s0
 800cf14:	eeb0 8a60 	vmov.f32	s16, s1
 800cf18:	f000 f9a8 	bl	800d26c <__ieee754_powf>
 800cf1c:	f994 5000 	ldrsb.w	r5, [r4]
 800cf20:	1c6b      	adds	r3, r5, #1
 800cf22:	eeb0 9a40 	vmov.f32	s18, s0
 800cf26:	4626      	mov	r6, r4
 800cf28:	d05f      	beq.n	800cfea <powf+0xe6>
 800cf2a:	eeb4 8a48 	vcmp.f32	s16, s16
 800cf2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf32:	d65a      	bvs.n	800cfea <powf+0xe6>
 800cf34:	eef4 8a68 	vcmp.f32	s17, s17
 800cf38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf3c:	d721      	bvc.n	800cf82 <powf+0x7e>
 800cf3e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cf42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf46:	d150      	bne.n	800cfea <powf+0xe6>
 800cf48:	2301      	movs	r3, #1
 800cf4a:	9300      	str	r3, [sp, #0]
 800cf4c:	4b98      	ldr	r3, [pc, #608]	; (800d1b0 <powf+0x2ac>)
 800cf4e:	9301      	str	r3, [sp, #4]
 800cf50:	ee18 0a90 	vmov	r0, s17
 800cf54:	2300      	movs	r3, #0
 800cf56:	9308      	str	r3, [sp, #32]
 800cf58:	f7f3 faf6 	bl	8000548 <__aeabi_f2d>
 800cf5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf60:	ee18 0a10 	vmov	r0, s16
 800cf64:	f7f3 faf0 	bl	8000548 <__aeabi_f2d>
 800cf68:	4b92      	ldr	r3, [pc, #584]	; (800d1b4 <powf+0x2b0>)
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	2d02      	cmp	r5, #2
 800cf6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cf76:	d032      	beq.n	800cfde <powf+0xda>
 800cf78:	4668      	mov	r0, sp
 800cf7a:	f000 fc3a 	bl	800d7f2 <matherr>
 800cf7e:	bb40      	cbnz	r0, 800cfd2 <powf+0xce>
 800cf80:	e065      	b.n	800d04e <powf+0x14a>
 800cf82:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800d1b8 <powf+0x2b4>
 800cf86:	eef4 8a69 	vcmp.f32	s17, s19
 800cf8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf8e:	d163      	bne.n	800d058 <powf+0x154>
 800cf90:	eeb4 8a69 	vcmp.f32	s16, s19
 800cf94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf98:	d12e      	bne.n	800cff8 <powf+0xf4>
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	9300      	str	r3, [sp, #0]
 800cf9e:	4b84      	ldr	r3, [pc, #528]	; (800d1b0 <powf+0x2ac>)
 800cfa0:	9301      	str	r3, [sp, #4]
 800cfa2:	ee18 0a90 	vmov	r0, s17
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	9308      	str	r3, [sp, #32]
 800cfaa:	f7f3 facd 	bl	8000548 <__aeabi_f2d>
 800cfae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfb2:	ee18 0a10 	vmov	r0, s16
 800cfb6:	f7f3 fac7 	bl	8000548 <__aeabi_f2d>
 800cfba:	2200      	movs	r2, #0
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cfc6:	2d00      	cmp	r5, #0
 800cfc8:	d0d6      	beq.n	800cf78 <powf+0x74>
 800cfca:	4b7a      	ldr	r3, [pc, #488]	; (800d1b4 <powf+0x2b0>)
 800cfcc:	2200      	movs	r2, #0
 800cfce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cfd2:	9b08      	ldr	r3, [sp, #32]
 800cfd4:	b11b      	cbz	r3, 800cfde <powf+0xda>
 800cfd6:	f7fd fa7f 	bl	800a4d8 <__errno>
 800cfda:	9b08      	ldr	r3, [sp, #32]
 800cfdc:	6003      	str	r3, [r0, #0]
 800cfde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfe2:	f7f3 fde1 	bl	8000ba8 <__aeabi_d2f>
 800cfe6:	ee09 0a10 	vmov	s18, r0
 800cfea:	eeb0 0a49 	vmov.f32	s0, s18
 800cfee:	b00a      	add	sp, #40	; 0x28
 800cff0:	ecbd 8b04 	vpop	{d8-d9}
 800cff4:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800cff8:	eeb0 0a48 	vmov.f32	s0, s16
 800cffc:	f000 fc02 	bl	800d804 <finitef>
 800d000:	2800      	cmp	r0, #0
 800d002:	d0f2      	beq.n	800cfea <powf+0xe6>
 800d004:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d00c:	d5ed      	bpl.n	800cfea <powf+0xe6>
 800d00e:	2301      	movs	r3, #1
 800d010:	9300      	str	r3, [sp, #0]
 800d012:	4b67      	ldr	r3, [pc, #412]	; (800d1b0 <powf+0x2ac>)
 800d014:	9301      	str	r3, [sp, #4]
 800d016:	ee18 0a90 	vmov	r0, s17
 800d01a:	2300      	movs	r3, #0
 800d01c:	9308      	str	r3, [sp, #32]
 800d01e:	f7f3 fa93 	bl	8000548 <__aeabi_f2d>
 800d022:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d026:	ee18 0a10 	vmov	r0, s16
 800d02a:	f7f3 fa8d 	bl	8000548 <__aeabi_f2d>
 800d02e:	f994 3000 	ldrsb.w	r3, [r4]
 800d032:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d036:	b923      	cbnz	r3, 800d042 <powf+0x13e>
 800d038:	2200      	movs	r2, #0
 800d03a:	2300      	movs	r3, #0
 800d03c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d040:	e79a      	b.n	800cf78 <powf+0x74>
 800d042:	495e      	ldr	r1, [pc, #376]	; (800d1bc <powf+0x2b8>)
 800d044:	2000      	movs	r0, #0
 800d046:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d04a:	2b02      	cmp	r3, #2
 800d04c:	d194      	bne.n	800cf78 <powf+0x74>
 800d04e:	f7fd fa43 	bl	800a4d8 <__errno>
 800d052:	2321      	movs	r3, #33	; 0x21
 800d054:	6003      	str	r3, [r0, #0]
 800d056:	e7bc      	b.n	800cfd2 <powf+0xce>
 800d058:	f000 fbd4 	bl	800d804 <finitef>
 800d05c:	4605      	mov	r5, r0
 800d05e:	2800      	cmp	r0, #0
 800d060:	d173      	bne.n	800d14a <powf+0x246>
 800d062:	eeb0 0a68 	vmov.f32	s0, s17
 800d066:	f000 fbcd 	bl	800d804 <finitef>
 800d06a:	2800      	cmp	r0, #0
 800d06c:	d06d      	beq.n	800d14a <powf+0x246>
 800d06e:	eeb0 0a48 	vmov.f32	s0, s16
 800d072:	f000 fbc7 	bl	800d804 <finitef>
 800d076:	2800      	cmp	r0, #0
 800d078:	d067      	beq.n	800d14a <powf+0x246>
 800d07a:	ee18 0a90 	vmov	r0, s17
 800d07e:	f7f3 fa63 	bl	8000548 <__aeabi_f2d>
 800d082:	4680      	mov	r8, r0
 800d084:	ee18 0a10 	vmov	r0, s16
 800d088:	4689      	mov	r9, r1
 800d08a:	f7f3 fa5d 	bl	8000548 <__aeabi_f2d>
 800d08e:	eeb4 9a49 	vcmp.f32	s18, s18
 800d092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d096:	f994 4000 	ldrsb.w	r4, [r4]
 800d09a:	4b45      	ldr	r3, [pc, #276]	; (800d1b0 <powf+0x2ac>)
 800d09c:	d713      	bvc.n	800d0c6 <powf+0x1c2>
 800d09e:	2201      	movs	r2, #1
 800d0a0:	e9cd 2300 	strd	r2, r3, [sp]
 800d0a4:	9508      	str	r5, [sp, #32]
 800d0a6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800d0aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d0ae:	2c00      	cmp	r4, #0
 800d0b0:	d0c2      	beq.n	800d038 <powf+0x134>
 800d0b2:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800d0b6:	ee17 0a90 	vmov	r0, s15
 800d0ba:	f7f3 fa45 	bl	8000548 <__aeabi_f2d>
 800d0be:	2c02      	cmp	r4, #2
 800d0c0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d0c4:	e7c2      	b.n	800d04c <powf+0x148>
 800d0c6:	2203      	movs	r2, #3
 800d0c8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d0cc:	e9cd 2300 	strd	r2, r3, [sp]
 800d0d0:	9508      	str	r5, [sp, #32]
 800d0d2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800d0d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d0da:	ee28 8a27 	vmul.f32	s16, s16, s15
 800d0de:	b9fc      	cbnz	r4, 800d120 <powf+0x21c>
 800d0e0:	4b37      	ldr	r3, [pc, #220]	; (800d1c0 <powf+0x2bc>)
 800d0e2:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800d0e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800d0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d0f2:	d553      	bpl.n	800d19c <powf+0x298>
 800d0f4:	eeb0 0a48 	vmov.f32	s0, s16
 800d0f8:	f000 fb94 	bl	800d824 <rintf>
 800d0fc:	eeb4 0a48 	vcmp.f32	s0, s16
 800d100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d104:	d004      	beq.n	800d110 <powf+0x20c>
 800d106:	4b2f      	ldr	r3, [pc, #188]	; (800d1c4 <powf+0x2c0>)
 800d108:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800d10c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d110:	f996 3000 	ldrsb.w	r3, [r6]
 800d114:	2b02      	cmp	r3, #2
 800d116:	d141      	bne.n	800d19c <powf+0x298>
 800d118:	f7fd f9de 	bl	800a4d8 <__errno>
 800d11c:	2322      	movs	r3, #34	; 0x22
 800d11e:	e799      	b.n	800d054 <powf+0x150>
 800d120:	4b29      	ldr	r3, [pc, #164]	; (800d1c8 <powf+0x2c4>)
 800d122:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800d126:	2200      	movs	r2, #0
 800d128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d12c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d130:	d5ee      	bpl.n	800d110 <powf+0x20c>
 800d132:	eeb0 0a48 	vmov.f32	s0, s16
 800d136:	f000 fb75 	bl	800d824 <rintf>
 800d13a:	eeb4 0a48 	vcmp.f32	s0, s16
 800d13e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d142:	d0e5      	beq.n	800d110 <powf+0x20c>
 800d144:	2200      	movs	r2, #0
 800d146:	4b1d      	ldr	r3, [pc, #116]	; (800d1bc <powf+0x2b8>)
 800d148:	e7e0      	b.n	800d10c <powf+0x208>
 800d14a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800d14e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d152:	f47f af4a 	bne.w	800cfea <powf+0xe6>
 800d156:	eeb0 0a68 	vmov.f32	s0, s17
 800d15a:	f000 fb53 	bl	800d804 <finitef>
 800d15e:	2800      	cmp	r0, #0
 800d160:	f43f af43 	beq.w	800cfea <powf+0xe6>
 800d164:	eeb0 0a48 	vmov.f32	s0, s16
 800d168:	f000 fb4c 	bl	800d804 <finitef>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	f43f af3c 	beq.w	800cfea <powf+0xe6>
 800d172:	2304      	movs	r3, #4
 800d174:	9300      	str	r3, [sp, #0]
 800d176:	4b0e      	ldr	r3, [pc, #56]	; (800d1b0 <powf+0x2ac>)
 800d178:	9301      	str	r3, [sp, #4]
 800d17a:	ee18 0a90 	vmov	r0, s17
 800d17e:	2300      	movs	r3, #0
 800d180:	9308      	str	r3, [sp, #32]
 800d182:	f7f3 f9e1 	bl	8000548 <__aeabi_f2d>
 800d186:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d18a:	ee18 0a10 	vmov	r0, s16
 800d18e:	f7f3 f9db 	bl	8000548 <__aeabi_f2d>
 800d192:	2200      	movs	r2, #0
 800d194:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d198:	2300      	movs	r3, #0
 800d19a:	e7b7      	b.n	800d10c <powf+0x208>
 800d19c:	4668      	mov	r0, sp
 800d19e:	f000 fb28 	bl	800d7f2 <matherr>
 800d1a2:	2800      	cmp	r0, #0
 800d1a4:	f47f af15 	bne.w	800cfd2 <powf+0xce>
 800d1a8:	e7b6      	b.n	800d118 <powf+0x214>
 800d1aa:	bf00      	nop
 800d1ac:	200001dc 	.word	0x200001dc
 800d1b0:	0800de38 	.word	0x0800de38
 800d1b4:	3ff00000 	.word	0x3ff00000
 800d1b8:	00000000 	.word	0x00000000
 800d1bc:	fff00000 	.word	0xfff00000
 800d1c0:	47efffff 	.word	0x47efffff
 800d1c4:	c7efffff 	.word	0xc7efffff
 800d1c8:	7ff00000 	.word	0x7ff00000

0800d1cc <sqrtf>:
 800d1cc:	b510      	push	{r4, lr}
 800d1ce:	ed2d 8b02 	vpush	{d8}
 800d1d2:	b08a      	sub	sp, #40	; 0x28
 800d1d4:	eeb0 8a40 	vmov.f32	s16, s0
 800d1d8:	f000 fb08 	bl	800d7ec <__ieee754_sqrtf>
 800d1dc:	4b21      	ldr	r3, [pc, #132]	; (800d264 <sqrtf+0x98>)
 800d1de:	f993 4000 	ldrsb.w	r4, [r3]
 800d1e2:	1c63      	adds	r3, r4, #1
 800d1e4:	d02c      	beq.n	800d240 <sqrtf+0x74>
 800d1e6:	eeb4 8a48 	vcmp.f32	s16, s16
 800d1ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ee:	d627      	bvs.n	800d240 <sqrtf+0x74>
 800d1f0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d1f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1f8:	d522      	bpl.n	800d240 <sqrtf+0x74>
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	9300      	str	r3, [sp, #0]
 800d1fe:	4b1a      	ldr	r3, [pc, #104]	; (800d268 <sqrtf+0x9c>)
 800d200:	9301      	str	r3, [sp, #4]
 800d202:	ee18 0a10 	vmov	r0, s16
 800d206:	2300      	movs	r3, #0
 800d208:	9308      	str	r3, [sp, #32]
 800d20a:	f7f3 f99d 	bl	8000548 <__aeabi_f2d>
 800d20e:	2200      	movs	r2, #0
 800d210:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d214:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d218:	2300      	movs	r3, #0
 800d21a:	b9ac      	cbnz	r4, 800d248 <sqrtf+0x7c>
 800d21c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d220:	4668      	mov	r0, sp
 800d222:	f000 fae6 	bl	800d7f2 <matherr>
 800d226:	b1b8      	cbz	r0, 800d258 <sqrtf+0x8c>
 800d228:	9b08      	ldr	r3, [sp, #32]
 800d22a:	b11b      	cbz	r3, 800d234 <sqrtf+0x68>
 800d22c:	f7fd f954 	bl	800a4d8 <__errno>
 800d230:	9b08      	ldr	r3, [sp, #32]
 800d232:	6003      	str	r3, [r0, #0]
 800d234:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d238:	f7f3 fcb6 	bl	8000ba8 <__aeabi_d2f>
 800d23c:	ee00 0a10 	vmov	s0, r0
 800d240:	b00a      	add	sp, #40	; 0x28
 800d242:	ecbd 8b02 	vpop	{d8}
 800d246:	bd10      	pop	{r4, pc}
 800d248:	4610      	mov	r0, r2
 800d24a:	4619      	mov	r1, r3
 800d24c:	f7f3 fafe 	bl	800084c <__aeabi_ddiv>
 800d250:	2c02      	cmp	r4, #2
 800d252:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d256:	d1e3      	bne.n	800d220 <sqrtf+0x54>
 800d258:	f7fd f93e 	bl	800a4d8 <__errno>
 800d25c:	2321      	movs	r3, #33	; 0x21
 800d25e:	6003      	str	r3, [r0, #0]
 800d260:	e7e2      	b.n	800d228 <sqrtf+0x5c>
 800d262:	bf00      	nop
 800d264:	200001dc 	.word	0x200001dc
 800d268:	0800de3d 	.word	0x0800de3d

0800d26c <__ieee754_powf>:
 800d26c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d270:	ee10 5a90 	vmov	r5, s1
 800d274:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800d278:	ed2d 8b02 	vpush	{d8}
 800d27c:	eeb0 8a40 	vmov.f32	s16, s0
 800d280:	eef0 8a60 	vmov.f32	s17, s1
 800d284:	f000 8293 	beq.w	800d7ae <__ieee754_powf+0x542>
 800d288:	ee10 8a10 	vmov	r8, s0
 800d28c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800d290:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d294:	dc06      	bgt.n	800d2a4 <__ieee754_powf+0x38>
 800d296:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800d29a:	dd0a      	ble.n	800d2b2 <__ieee754_powf+0x46>
 800d29c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800d2a0:	f000 8285 	beq.w	800d7ae <__ieee754_powf+0x542>
 800d2a4:	ecbd 8b02 	vpop	{d8}
 800d2a8:	48d9      	ldr	r0, [pc, #868]	; (800d610 <__ieee754_powf+0x3a4>)
 800d2aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ae:	f000 bab3 	b.w	800d818 <nanf>
 800d2b2:	f1b8 0f00 	cmp.w	r8, #0
 800d2b6:	da1d      	bge.n	800d2f4 <__ieee754_powf+0x88>
 800d2b8:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800d2bc:	da2c      	bge.n	800d318 <__ieee754_powf+0xac>
 800d2be:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800d2c2:	db30      	blt.n	800d326 <__ieee754_powf+0xba>
 800d2c4:	15fb      	asrs	r3, r7, #23
 800d2c6:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800d2ca:	fa47 f603 	asr.w	r6, r7, r3
 800d2ce:	fa06 f303 	lsl.w	r3, r6, r3
 800d2d2:	42bb      	cmp	r3, r7
 800d2d4:	d127      	bne.n	800d326 <__ieee754_powf+0xba>
 800d2d6:	f006 0601 	and.w	r6, r6, #1
 800d2da:	f1c6 0602 	rsb	r6, r6, #2
 800d2de:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800d2e2:	d122      	bne.n	800d32a <__ieee754_powf+0xbe>
 800d2e4:	2d00      	cmp	r5, #0
 800d2e6:	f280 8268 	bge.w	800d7ba <__ieee754_powf+0x54e>
 800d2ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d2ee:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800d2f2:	e00d      	b.n	800d310 <__ieee754_powf+0xa4>
 800d2f4:	2600      	movs	r6, #0
 800d2f6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800d2fa:	d1f0      	bne.n	800d2de <__ieee754_powf+0x72>
 800d2fc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800d300:	f000 8255 	beq.w	800d7ae <__ieee754_powf+0x542>
 800d304:	dd0a      	ble.n	800d31c <__ieee754_powf+0xb0>
 800d306:	2d00      	cmp	r5, #0
 800d308:	f280 8254 	bge.w	800d7b4 <__ieee754_powf+0x548>
 800d30c:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800d614 <__ieee754_powf+0x3a8>
 800d310:	ecbd 8b02 	vpop	{d8}
 800d314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d318:	2602      	movs	r6, #2
 800d31a:	e7ec      	b.n	800d2f6 <__ieee754_powf+0x8a>
 800d31c:	2d00      	cmp	r5, #0
 800d31e:	daf5      	bge.n	800d30c <__ieee754_powf+0xa0>
 800d320:	eeb1 0a68 	vneg.f32	s0, s17
 800d324:	e7f4      	b.n	800d310 <__ieee754_powf+0xa4>
 800d326:	2600      	movs	r6, #0
 800d328:	e7d9      	b.n	800d2de <__ieee754_powf+0x72>
 800d32a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800d32e:	d102      	bne.n	800d336 <__ieee754_powf+0xca>
 800d330:	ee28 0a08 	vmul.f32	s0, s16, s16
 800d334:	e7ec      	b.n	800d310 <__ieee754_powf+0xa4>
 800d336:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800d33a:	eeb0 0a48 	vmov.f32	s0, s16
 800d33e:	d108      	bne.n	800d352 <__ieee754_powf+0xe6>
 800d340:	f1b8 0f00 	cmp.w	r8, #0
 800d344:	db05      	blt.n	800d352 <__ieee754_powf+0xe6>
 800d346:	ecbd 8b02 	vpop	{d8}
 800d34a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d34e:	f000 ba4d 	b.w	800d7ec <__ieee754_sqrtf>
 800d352:	f000 fa50 	bl	800d7f6 <fabsf>
 800d356:	b124      	cbz	r4, 800d362 <__ieee754_powf+0xf6>
 800d358:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800d35c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800d360:	d117      	bne.n	800d392 <__ieee754_powf+0x126>
 800d362:	2d00      	cmp	r5, #0
 800d364:	bfbc      	itt	lt
 800d366:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800d36a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d36e:	f1b8 0f00 	cmp.w	r8, #0
 800d372:	dacd      	bge.n	800d310 <__ieee754_powf+0xa4>
 800d374:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800d378:	ea54 0306 	orrs.w	r3, r4, r6
 800d37c:	d104      	bne.n	800d388 <__ieee754_powf+0x11c>
 800d37e:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d382:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d386:	e7c3      	b.n	800d310 <__ieee754_powf+0xa4>
 800d388:	2e01      	cmp	r6, #1
 800d38a:	d1c1      	bne.n	800d310 <__ieee754_powf+0xa4>
 800d38c:	eeb1 0a40 	vneg.f32	s0, s0
 800d390:	e7be      	b.n	800d310 <__ieee754_powf+0xa4>
 800d392:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800d396:	3801      	subs	r0, #1
 800d398:	ea56 0300 	orrs.w	r3, r6, r0
 800d39c:	d104      	bne.n	800d3a8 <__ieee754_powf+0x13c>
 800d39e:	ee38 8a48 	vsub.f32	s16, s16, s16
 800d3a2:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800d3a6:	e7b3      	b.n	800d310 <__ieee754_powf+0xa4>
 800d3a8:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800d3ac:	dd6d      	ble.n	800d48a <__ieee754_powf+0x21e>
 800d3ae:	4b9a      	ldr	r3, [pc, #616]	; (800d618 <__ieee754_powf+0x3ac>)
 800d3b0:	429c      	cmp	r4, r3
 800d3b2:	dc06      	bgt.n	800d3c2 <__ieee754_powf+0x156>
 800d3b4:	2d00      	cmp	r5, #0
 800d3b6:	daa9      	bge.n	800d30c <__ieee754_powf+0xa0>
 800d3b8:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800d61c <__ieee754_powf+0x3b0>
 800d3bc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d3c0:	e7a6      	b.n	800d310 <__ieee754_powf+0xa4>
 800d3c2:	4b97      	ldr	r3, [pc, #604]	; (800d620 <__ieee754_powf+0x3b4>)
 800d3c4:	429c      	cmp	r4, r3
 800d3c6:	dd02      	ble.n	800d3ce <__ieee754_powf+0x162>
 800d3c8:	2d00      	cmp	r5, #0
 800d3ca:	dcf5      	bgt.n	800d3b8 <__ieee754_powf+0x14c>
 800d3cc:	e79e      	b.n	800d30c <__ieee754_powf+0xa0>
 800d3ce:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d3d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d3d6:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800d624 <__ieee754_powf+0x3b8>
 800d3da:	eef1 6a40 	vneg.f32	s13, s0
 800d3de:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800d3e2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d3e6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d3ea:	eee7 7a40 	vfms.f32	s15, s14, s0
 800d3ee:	ee60 0a00 	vmul.f32	s1, s0, s0
 800d3f2:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800d628 <__ieee754_powf+0x3bc>
 800d3f6:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800d3fa:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800d62c <__ieee754_powf+0x3c0>
 800d3fe:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800d402:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d406:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800d630 <__ieee754_powf+0x3c4>
 800d40a:	eeb0 6a67 	vmov.f32	s12, s15
 800d40e:	eea0 6a07 	vfma.f32	s12, s0, s14
 800d412:	ee16 3a10 	vmov	r3, s12
 800d416:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d41a:	f023 030f 	bic.w	r3, r3, #15
 800d41e:	ee00 3a90 	vmov	s1, r3
 800d422:	eee6 0a87 	vfma.f32	s1, s13, s14
 800d426:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d42a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800d42e:	f025 050f 	bic.w	r5, r5, #15
 800d432:	ee07 5a10 	vmov	s14, r5
 800d436:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800d43a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800d43e:	ee07 3a90 	vmov	s15, r3
 800d442:	eee7 0a27 	vfma.f32	s1, s14, s15
 800d446:	3e01      	subs	r6, #1
 800d448:	ea56 0200 	orrs.w	r2, r6, r0
 800d44c:	ee07 5a10 	vmov	s14, r5
 800d450:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d454:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800d458:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800d45c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800d460:	ee17 4a10 	vmov	r4, s14
 800d464:	bf08      	it	eq
 800d466:	eeb0 8a40 	vmoveq.f32	s16, s0
 800d46a:	2c00      	cmp	r4, #0
 800d46c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d470:	f340 8184 	ble.w	800d77c <__ieee754_powf+0x510>
 800d474:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800d478:	f340 80fc 	ble.w	800d674 <__ieee754_powf+0x408>
 800d47c:	eddf 7a67 	vldr	s15, [pc, #412]	; 800d61c <__ieee754_powf+0x3b0>
 800d480:	ee28 0a27 	vmul.f32	s0, s16, s15
 800d484:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d488:	e742      	b.n	800d310 <__ieee754_powf+0xa4>
 800d48a:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800d48e:	bfbf      	itttt	lt
 800d490:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800d634 <__ieee754_powf+0x3c8>
 800d494:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800d498:	f06f 0217 	mvnlt.w	r2, #23
 800d49c:	ee17 4a90 	vmovlt	r4, s15
 800d4a0:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800d4a4:	bfa8      	it	ge
 800d4a6:	2200      	movge	r2, #0
 800d4a8:	3b7f      	subs	r3, #127	; 0x7f
 800d4aa:	4413      	add	r3, r2
 800d4ac:	4a62      	ldr	r2, [pc, #392]	; (800d638 <__ieee754_powf+0x3cc>)
 800d4ae:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800d4b2:	4294      	cmp	r4, r2
 800d4b4:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800d4b8:	dd06      	ble.n	800d4c8 <__ieee754_powf+0x25c>
 800d4ba:	4a60      	ldr	r2, [pc, #384]	; (800d63c <__ieee754_powf+0x3d0>)
 800d4bc:	4294      	cmp	r4, r2
 800d4be:	f340 80a5 	ble.w	800d60c <__ieee754_powf+0x3a0>
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800d4c8:	2400      	movs	r4, #0
 800d4ca:	4a5d      	ldr	r2, [pc, #372]	; (800d640 <__ieee754_powf+0x3d4>)
 800d4cc:	00a7      	lsls	r7, r4, #2
 800d4ce:	443a      	add	r2, r7
 800d4d0:	ee07 1a90 	vmov	s15, r1
 800d4d4:	ed92 7a00 	vldr	s14, [r2]
 800d4d8:	4a5a      	ldr	r2, [pc, #360]	; (800d644 <__ieee754_powf+0x3d8>)
 800d4da:	ee37 6a27 	vadd.f32	s12, s14, s15
 800d4de:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800d4e2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800d4e6:	1049      	asrs	r1, r1, #1
 800d4e8:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800d4ec:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800d4f0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800d4f4:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800d4f8:	ee06 1a10 	vmov	s12, r1
 800d4fc:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800d500:	ee14 ca90 	vmov	ip, s9
 800d504:	ea02 0c0c 	and.w	ip, r2, ip
 800d508:	ee05 ca10 	vmov	s10, ip
 800d50c:	eeb1 4a45 	vneg.f32	s8, s10
 800d510:	eee4 5a06 	vfma.f32	s11, s8, s12
 800d514:	ee36 6a47 	vsub.f32	s12, s12, s14
 800d518:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800d648 <__ieee754_powf+0x3dc>
 800d51c:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800d520:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800d524:	eee4 5a06 	vfma.f32	s11, s8, s12
 800d528:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800d52c:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800d530:	eddf 5a46 	vldr	s11, [pc, #280]	; 800d64c <__ieee754_powf+0x3e0>
 800d534:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800d538:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d650 <__ieee754_powf+0x3e4>
 800d53c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d540:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800d624 <__ieee754_powf+0x3b8>
 800d544:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d548:	eddf 5a42 	vldr	s11, [pc, #264]	; 800d654 <__ieee754_powf+0x3e8>
 800d54c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d550:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800d658 <__ieee754_powf+0x3ec>
 800d554:	ee75 6a24 	vadd.f32	s13, s10, s9
 800d558:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d55c:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d560:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800d564:	eef0 7a65 	vmov.f32	s15, s11
 800d568:	eee3 6a87 	vfma.f32	s13, s7, s14
 800d56c:	eee5 7a05 	vfma.f32	s15, s10, s10
 800d570:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d574:	ee17 1a90 	vmov	r1, s15
 800d578:	4011      	ands	r1, r2
 800d57a:	ee07 1a90 	vmov	s15, r1
 800d57e:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800d582:	eddf 5a36 	vldr	s11, [pc, #216]	; 800d65c <__ieee754_powf+0x3f0>
 800d586:	eea4 7a05 	vfma.f32	s14, s8, s10
 800d58a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d58e:	ee27 7a24 	vmul.f32	s14, s14, s9
 800d592:	eea7 7a86 	vfma.f32	s14, s15, s12
 800d596:	eeb0 6a47 	vmov.f32	s12, s14
 800d59a:	eea5 6a27 	vfma.f32	s12, s10, s15
 800d59e:	ee16 1a10 	vmov	r1, s12
 800d5a2:	4011      	ands	r1, r2
 800d5a4:	ee06 1a90 	vmov	s13, r1
 800d5a8:	eee4 6a27 	vfma.f32	s13, s8, s15
 800d5ac:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800d660 <__ieee754_powf+0x3f4>
 800d5b0:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d5b4:	ee06 1a10 	vmov	s12, r1
 800d5b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d5bc:	eddf 7a29 	vldr	s15, [pc, #164]	; 800d664 <__ieee754_powf+0x3f8>
 800d5c0:	4929      	ldr	r1, [pc, #164]	; (800d668 <__ieee754_powf+0x3fc>)
 800d5c2:	eea6 7a27 	vfma.f32	s14, s12, s15
 800d5c6:	4439      	add	r1, r7
 800d5c8:	edd1 7a00 	vldr	s15, [r1]
 800d5cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d5d0:	ee07 3a90 	vmov	s15, r3
 800d5d4:	eef0 0a47 	vmov.f32	s1, s14
 800d5d8:	4b24      	ldr	r3, [pc, #144]	; (800d66c <__ieee754_powf+0x400>)
 800d5da:	eee6 0a25 	vfma.f32	s1, s12, s11
 800d5de:	443b      	add	r3, r7
 800d5e0:	ed93 5a00 	vldr	s10, [r3]
 800d5e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d5e8:	ee70 0a85 	vadd.f32	s1, s1, s10
 800d5ec:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800d5f0:	ee17 3a90 	vmov	r3, s15
 800d5f4:	4013      	ands	r3, r2
 800d5f6:	ee07 3a90 	vmov	s15, r3
 800d5fa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d5fe:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800d602:	eee6 7a65 	vfms.f32	s15, s12, s11
 800d606:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d60a:	e70e      	b.n	800d42a <__ieee754_powf+0x1be>
 800d60c:	2401      	movs	r4, #1
 800d60e:	e75c      	b.n	800d4ca <__ieee754_powf+0x25e>
 800d610:	0800dd21 	.word	0x0800dd21
 800d614:	00000000 	.word	0x00000000
 800d618:	3f7ffff7 	.word	0x3f7ffff7
 800d61c:	7149f2ca 	.word	0x7149f2ca
 800d620:	3f800007 	.word	0x3f800007
 800d624:	3eaaaaab 	.word	0x3eaaaaab
 800d628:	36eca570 	.word	0x36eca570
 800d62c:	3fb8aa3b 	.word	0x3fb8aa3b
 800d630:	3fb8aa00 	.word	0x3fb8aa00
 800d634:	4b800000 	.word	0x4b800000
 800d638:	001cc471 	.word	0x001cc471
 800d63c:	005db3d6 	.word	0x005db3d6
 800d640:	0800de44 	.word	0x0800de44
 800d644:	fffff000 	.word	0xfffff000
 800d648:	3e6c3255 	.word	0x3e6c3255
 800d64c:	3e53f142 	.word	0x3e53f142
 800d650:	3e8ba305 	.word	0x3e8ba305
 800d654:	3edb6db7 	.word	0x3edb6db7
 800d658:	3f19999a 	.word	0x3f19999a
 800d65c:	3f763800 	.word	0x3f763800
 800d660:	3f76384f 	.word	0x3f76384f
 800d664:	369dc3a0 	.word	0x369dc3a0
 800d668:	0800de54 	.word	0x0800de54
 800d66c:	0800de4c 	.word	0x0800de4c
 800d670:	3338aa3c 	.word	0x3338aa3c
 800d674:	f040 8092 	bne.w	800d79c <__ieee754_powf+0x530>
 800d678:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800d670 <__ieee754_powf+0x404>
 800d67c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d680:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d684:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d68c:	f73f aef6 	bgt.w	800d47c <__ieee754_powf+0x210>
 800d690:	15db      	asrs	r3, r3, #23
 800d692:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800d696:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800d69a:	4103      	asrs	r3, r0
 800d69c:	4423      	add	r3, r4
 800d69e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d6a2:	4947      	ldr	r1, [pc, #284]	; (800d7c0 <__ieee754_powf+0x554>)
 800d6a4:	3a7f      	subs	r2, #127	; 0x7f
 800d6a6:	4111      	asrs	r1, r2
 800d6a8:	ea23 0101 	bic.w	r1, r3, r1
 800d6ac:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800d6b0:	ee07 1a10 	vmov	s14, r1
 800d6b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d6b8:	f1c2 0217 	rsb	r2, r2, #23
 800d6bc:	4110      	asrs	r0, r2
 800d6be:	2c00      	cmp	r4, #0
 800d6c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6c4:	bfb8      	it	lt
 800d6c6:	4240      	neglt	r0, r0
 800d6c8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800d6cc:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d7c4 <__ieee754_powf+0x558>
 800d6d0:	ee17 3a10 	vmov	r3, s14
 800d6d4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d6d8:	f023 030f 	bic.w	r3, r3, #15
 800d6dc:	ee07 3a10 	vmov	s14, r3
 800d6e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6e4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d6e8:	eddf 7a37 	vldr	s15, [pc, #220]	; 800d7c8 <__ieee754_powf+0x55c>
 800d6ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6f0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800d6f4:	eddf 6a35 	vldr	s13, [pc, #212]	; 800d7cc <__ieee754_powf+0x560>
 800d6f8:	eeb0 0a67 	vmov.f32	s0, s15
 800d6fc:	eea7 0a26 	vfma.f32	s0, s14, s13
 800d700:	eeb0 6a40 	vmov.f32	s12, s0
 800d704:	eea7 6a66 	vfms.f32	s12, s14, s13
 800d708:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d70c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d710:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800d7d0 <__ieee754_powf+0x564>
 800d714:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800d7d4 <__ieee754_powf+0x568>
 800d718:	eea7 6a26 	vfma.f32	s12, s14, s13
 800d71c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800d7d8 <__ieee754_powf+0x56c>
 800d720:	eee6 6a07 	vfma.f32	s13, s12, s14
 800d724:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800d7dc <__ieee754_powf+0x570>
 800d728:	eea6 6a87 	vfma.f32	s12, s13, s14
 800d72c:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800d7e0 <__ieee754_powf+0x574>
 800d730:	eee6 6a07 	vfma.f32	s13, s12, s14
 800d734:	eeb0 6a40 	vmov.f32	s12, s0
 800d738:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800d73c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800d740:	eeb0 7a46 	vmov.f32	s14, s12
 800d744:	ee77 6a66 	vsub.f32	s13, s14, s13
 800d748:	ee20 6a06 	vmul.f32	s12, s0, s12
 800d74c:	eee0 7a27 	vfma.f32	s15, s0, s15
 800d750:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800d754:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d758:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800d75c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d760:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800d764:	ee10 3a10 	vmov	r3, s0
 800d768:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d76c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d770:	da1a      	bge.n	800d7a8 <__ieee754_powf+0x53c>
 800d772:	f000 f8b1 	bl	800d8d8 <scalbnf>
 800d776:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d77a:	e5c9      	b.n	800d310 <__ieee754_powf+0xa4>
 800d77c:	4a19      	ldr	r2, [pc, #100]	; (800d7e4 <__ieee754_powf+0x578>)
 800d77e:	4293      	cmp	r3, r2
 800d780:	dd02      	ble.n	800d788 <__ieee754_powf+0x51c>
 800d782:	eddf 7a19 	vldr	s15, [pc, #100]	; 800d7e8 <__ieee754_powf+0x57c>
 800d786:	e67b      	b.n	800d480 <__ieee754_powf+0x214>
 800d788:	d108      	bne.n	800d79c <__ieee754_powf+0x530>
 800d78a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d78e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d796:	f6ff af7b 	blt.w	800d690 <__ieee754_powf+0x424>
 800d79a:	e7f2      	b.n	800d782 <__ieee754_powf+0x516>
 800d79c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800d7a0:	f73f af76 	bgt.w	800d690 <__ieee754_powf+0x424>
 800d7a4:	2000      	movs	r0, #0
 800d7a6:	e78f      	b.n	800d6c8 <__ieee754_powf+0x45c>
 800d7a8:	ee00 3a10 	vmov	s0, r3
 800d7ac:	e7e3      	b.n	800d776 <__ieee754_powf+0x50a>
 800d7ae:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d7b2:	e5ad      	b.n	800d310 <__ieee754_powf+0xa4>
 800d7b4:	eeb0 0a68 	vmov.f32	s0, s17
 800d7b8:	e5aa      	b.n	800d310 <__ieee754_powf+0xa4>
 800d7ba:	eeb0 0a48 	vmov.f32	s0, s16
 800d7be:	e5a7      	b.n	800d310 <__ieee754_powf+0xa4>
 800d7c0:	007fffff 	.word	0x007fffff
 800d7c4:	3f317218 	.word	0x3f317218
 800d7c8:	35bfbe8c 	.word	0x35bfbe8c
 800d7cc:	3f317200 	.word	0x3f317200
 800d7d0:	3331bb4c 	.word	0x3331bb4c
 800d7d4:	b5ddea0e 	.word	0xb5ddea0e
 800d7d8:	388ab355 	.word	0x388ab355
 800d7dc:	bb360b61 	.word	0xbb360b61
 800d7e0:	3e2aaaab 	.word	0x3e2aaaab
 800d7e4:	43160000 	.word	0x43160000
 800d7e8:	0da24260 	.word	0x0da24260

0800d7ec <__ieee754_sqrtf>:
 800d7ec:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d7f0:	4770      	bx	lr

0800d7f2 <matherr>:
 800d7f2:	2000      	movs	r0, #0
 800d7f4:	4770      	bx	lr

0800d7f6 <fabsf>:
 800d7f6:	ee10 3a10 	vmov	r3, s0
 800d7fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d7fe:	ee00 3a10 	vmov	s0, r3
 800d802:	4770      	bx	lr

0800d804 <finitef>:
 800d804:	ee10 3a10 	vmov	r3, s0
 800d808:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800d80c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800d810:	bfac      	ite	ge
 800d812:	2000      	movge	r0, #0
 800d814:	2001      	movlt	r0, #1
 800d816:	4770      	bx	lr

0800d818 <nanf>:
 800d818:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d820 <nanf+0x8>
 800d81c:	4770      	bx	lr
 800d81e:	bf00      	nop
 800d820:	7fc00000 	.word	0x7fc00000

0800d824 <rintf>:
 800d824:	b513      	push	{r0, r1, r4, lr}
 800d826:	ee10 1a10 	vmov	r1, s0
 800d82a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d82e:	0ddc      	lsrs	r4, r3, #23
 800d830:	3c7f      	subs	r4, #127	; 0x7f
 800d832:	2c16      	cmp	r4, #22
 800d834:	dc46      	bgt.n	800d8c4 <rintf+0xa0>
 800d836:	b32b      	cbz	r3, 800d884 <rintf+0x60>
 800d838:	2c00      	cmp	r4, #0
 800d83a:	ee10 2a10 	vmov	r2, s0
 800d83e:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800d842:	da21      	bge.n	800d888 <rintf+0x64>
 800d844:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800d848:	425b      	negs	r3, r3
 800d84a:	4a21      	ldr	r2, [pc, #132]	; (800d8d0 <rintf+0xac>)
 800d84c:	0a5b      	lsrs	r3, r3, #9
 800d84e:	0d09      	lsrs	r1, r1, #20
 800d850:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d854:	0509      	lsls	r1, r1, #20
 800d856:	430b      	orrs	r3, r1
 800d858:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800d85c:	ee07 3a90 	vmov	s15, r3
 800d860:	edd2 6a00 	vldr	s13, [r2]
 800d864:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d868:	ed8d 7a01 	vstr	s14, [sp, #4]
 800d86c:	eddd 7a01 	vldr	s15, [sp, #4]
 800d870:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d874:	ee17 3a90 	vmov	r3, s15
 800d878:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d87c:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800d880:	ee00 3a10 	vmov	s0, r3
 800d884:	b002      	add	sp, #8
 800d886:	bd10      	pop	{r4, pc}
 800d888:	4b12      	ldr	r3, [pc, #72]	; (800d8d4 <rintf+0xb0>)
 800d88a:	4123      	asrs	r3, r4
 800d88c:	4219      	tst	r1, r3
 800d88e:	d0f9      	beq.n	800d884 <rintf+0x60>
 800d890:	085b      	lsrs	r3, r3, #1
 800d892:	4219      	tst	r1, r3
 800d894:	d006      	beq.n	800d8a4 <rintf+0x80>
 800d896:	ea21 0203 	bic.w	r2, r1, r3
 800d89a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800d89e:	fa43 f404 	asr.w	r4, r3, r4
 800d8a2:	4322      	orrs	r2, r4
 800d8a4:	4b0a      	ldr	r3, [pc, #40]	; (800d8d0 <rintf+0xac>)
 800d8a6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d8aa:	ed90 7a00 	vldr	s14, [r0]
 800d8ae:	ee07 2a90 	vmov	s15, r2
 800d8b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d8b6:	edcd 7a01 	vstr	s15, [sp, #4]
 800d8ba:	ed9d 0a01 	vldr	s0, [sp, #4]
 800d8be:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d8c2:	e7df      	b.n	800d884 <rintf+0x60>
 800d8c4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d8c8:	d3dc      	bcc.n	800d884 <rintf+0x60>
 800d8ca:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d8ce:	e7d9      	b.n	800d884 <rintf+0x60>
 800d8d0:	0800de5c 	.word	0x0800de5c
 800d8d4:	007fffff 	.word	0x007fffff

0800d8d8 <scalbnf>:
 800d8d8:	b508      	push	{r3, lr}
 800d8da:	ee10 2a10 	vmov	r2, s0
 800d8de:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800d8e2:	ed2d 8b02 	vpush	{d8}
 800d8e6:	eef0 0a40 	vmov.f32	s1, s0
 800d8ea:	d004      	beq.n	800d8f6 <scalbnf+0x1e>
 800d8ec:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d8f0:	d306      	bcc.n	800d900 <scalbnf+0x28>
 800d8f2:	ee70 0a00 	vadd.f32	s1, s0, s0
 800d8f6:	ecbd 8b02 	vpop	{d8}
 800d8fa:	eeb0 0a60 	vmov.f32	s0, s1
 800d8fe:	bd08      	pop	{r3, pc}
 800d900:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d904:	d21c      	bcs.n	800d940 <scalbnf+0x68>
 800d906:	4b1f      	ldr	r3, [pc, #124]	; (800d984 <scalbnf+0xac>)
 800d908:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d988 <scalbnf+0xb0>
 800d90c:	4298      	cmp	r0, r3
 800d90e:	ee60 0a27 	vmul.f32	s1, s0, s15
 800d912:	db10      	blt.n	800d936 <scalbnf+0x5e>
 800d914:	ee10 2a90 	vmov	r2, s1
 800d918:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800d91c:	3b19      	subs	r3, #25
 800d91e:	4403      	add	r3, r0
 800d920:	2bfe      	cmp	r3, #254	; 0xfe
 800d922:	dd0f      	ble.n	800d944 <scalbnf+0x6c>
 800d924:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800d98c <scalbnf+0xb4>
 800d928:	eeb0 0a48 	vmov.f32	s0, s16
 800d92c:	f000 f834 	bl	800d998 <copysignf>
 800d930:	ee60 0a08 	vmul.f32	s1, s0, s16
 800d934:	e7df      	b.n	800d8f6 <scalbnf+0x1e>
 800d936:	eddf 7a16 	vldr	s15, [pc, #88]	; 800d990 <scalbnf+0xb8>
 800d93a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800d93e:	e7da      	b.n	800d8f6 <scalbnf+0x1e>
 800d940:	0ddb      	lsrs	r3, r3, #23
 800d942:	e7ec      	b.n	800d91e <scalbnf+0x46>
 800d944:	2b00      	cmp	r3, #0
 800d946:	dd06      	ble.n	800d956 <scalbnf+0x7e>
 800d948:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d94c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d950:	ee00 3a90 	vmov	s1, r3
 800d954:	e7cf      	b.n	800d8f6 <scalbnf+0x1e>
 800d956:	f113 0f16 	cmn.w	r3, #22
 800d95a:	da06      	bge.n	800d96a <scalbnf+0x92>
 800d95c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d960:	4298      	cmp	r0, r3
 800d962:	dcdf      	bgt.n	800d924 <scalbnf+0x4c>
 800d964:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800d990 <scalbnf+0xb8>
 800d968:	e7de      	b.n	800d928 <scalbnf+0x50>
 800d96a:	3319      	adds	r3, #25
 800d96c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d970:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d974:	eddf 7a07 	vldr	s15, [pc, #28]	; 800d994 <scalbnf+0xbc>
 800d978:	ee07 3a10 	vmov	s14, r3
 800d97c:	ee67 0a27 	vmul.f32	s1, s14, s15
 800d980:	e7b9      	b.n	800d8f6 <scalbnf+0x1e>
 800d982:	bf00      	nop
 800d984:	ffff3cb0 	.word	0xffff3cb0
 800d988:	4c000000 	.word	0x4c000000
 800d98c:	7149f2ca 	.word	0x7149f2ca
 800d990:	0da24260 	.word	0x0da24260
 800d994:	33000000 	.word	0x33000000

0800d998 <copysignf>:
 800d998:	ee10 3a10 	vmov	r3, s0
 800d99c:	ee10 2a90 	vmov	r2, s1
 800d9a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d9a4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800d9a8:	4313      	orrs	r3, r2
 800d9aa:	ee00 3a10 	vmov	s0, r3
 800d9ae:	4770      	bx	lr

0800d9b0 <_init>:
 800d9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9b2:	bf00      	nop
 800d9b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9b6:	bc08      	pop	{r3}
 800d9b8:	469e      	mov	lr, r3
 800d9ba:	4770      	bx	lr

0800d9bc <_fini>:
 800d9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9be:	bf00      	nop
 800d9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9c2:	bc08      	pop	{r3}
 800d9c4:	469e      	mov	lr, r3
 800d9c6:	4770      	bx	lr
