

================================================================
== Vitis HLS Report for 'init_1'
================================================================
* Date:           Sat Oct  4 15:13:02 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_1  |     2048|     2048|         2|          2|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1268|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|      64|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      64|    1360|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln45_fu_254_p2    |         +|   0|  0|   19|          12|           2|
    |bucket_0_d0           |       and|   0|  0|   64|          64|          64|
    |bucket_0_d1           |       and|   0|  0|   64|          64|          64|
    |bucket_1_d0           |       and|   0|  0|   64|          64|          64|
    |bucket_1_d1           |       and|   0|  0|   64|          64|          64|
    |or_ln46_fu_154_p2     |        or|   0|  0|    9|           9|           1|
    |shl_ln46_1_fu_169_p2  |       shl|   0|  0|  182|          32|          64|
    |shl_ln46_2_fu_235_p2  |       shl|   0|  0|  182|          32|          64|
    |shl_ln46_3_fu_213_p2  |       shl|   0|  0|  182|          32|          64|
    |shl_ln46_fu_191_p2    |       shl|   0|  0|  182|          32|          64|
    |xor_ln46_1_fu_175_p2  |       xor|   0|  0|   64|          64|           2|
    |xor_ln46_2_fu_241_p2  |       xor|   0|  0|   64|          64|           2|
    |xor_ln46_3_fu_219_p2  |       xor|   0|  0|   64|          64|           2|
    |xor_ln46_fu_197_p2    |       xor|   0|  0|   64|          64|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1268|         661|         523|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  13|          3|    1|          3|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|   12|         24|
    |bucket_0_address0     |  13|          3|    9|         27|
    |bucket_0_address1     |  13|          3|    9|         27|
    |bucket_1_address0     |  13|          3|    9|         27|
    |bucket_1_address1     |  13|          3|    9|         27|
    |i_fu_50               |   9|          2|   12|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  92|         21|   62|        161|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln_reg_280           |   1|   0|    6|          5|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |bucket_0_addr_4_reg_302  |   8|   0|    9|          1|
    |bucket_0_addr_reg_292    |   9|   0|    9|          0|
    |bucket_1_addr_4_reg_307  |   8|   0|    9|          1|
    |bucket_1_addr_reg_297    |   9|   0|    9|          0|
    |i_1_reg_271              |  12|   0|   12|          0|
    |i_fu_50                  |  12|   0|   12|          0|
    |tmp_31_reg_288           |   1|   0|    1|          0|
    |tmp_reg_276              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  64|   0|   71|          7|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        init.1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        init.1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        init.1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        init.1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        init.1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        init.1|  return value|
|bucket_0_address0  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d0        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_0_address1  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce1       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we1       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d1        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q1        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d0        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|      bucket_1|         array|
|bucket_1_address1  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce1       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we1       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d1        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q1        |   in|   64|   ap_memory|      bucket_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

