Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date             : Wed Sep 30 15:24:54 2015
| Host             : rcswrka27 running 64-bit unknown
| Command          : report_power -file Test_AXI_Master_simple_v1_0_hw_1_wrapper_power_routed.rpt -pb Test_AXI_Master_simple_v1_0_hw_1_wrapper_power_summary_routed.pb
| Design           : Test_AXI_Master_simple_v1_0_hw_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.801 |
| Dynamic (W)              | 1.666 |
| Device Static (W)        | 0.135 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.2  |
| Junction Temperature (C) | 45.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.017 |        9 |       --- |             --- |
| Slice Logic              |     0.011 |     9681 |       --- |             --- |
|   LUT as Logic           |     0.010 |     3185 |     17600 |           18.09 |
|   Register               |    <0.001 |     4596 |     35200 |           13.05 |
|   CARRY4                 |    <0.001 |       98 |      4400 |            2.22 |
|   LUT as Distributed RAM |    <0.001 |      272 |      6000 |            4.53 |
|   F7/F8 Muxes            |    <0.001 |       98 |     17600 |            0.55 |
|   LUT as Shift Register  |    <0.001 |      110 |      6000 |            1.83 |
|   Others                 |     0.000 |      524 |       --- |             --- |
| Signals                  |     0.011 |     6882 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        60 |            0.83 |
| MMCM                     |     0.097 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        4 |       100 |            4.00 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.135 |          |           |                 |
| Total                    |     1.801 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.038 |      0.007 |
| Vccaux    |       1.800 |     0.066 |       0.054 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                   | Domain                                                                                              | Constraint (ns) |
+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                              | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0                              |            10.0 |
| clk_fpga_0                                              | Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                 |            10.0 |
| clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0     | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |           135.6 |
| clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0     | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |            41.7 |
| clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0     | Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 |            60.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK                                                                        |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE_temp                                                                 |            60.0 |
+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------+-----------+
| Name                                                                      | Power (W) |
+---------------------------------------------------------------------------+-----------+
| Test_AXI_Master_simple_v1_0_hw_1_wrapper                                  |     1.666 |
|   Test_AXI_Master_simple_v1_0_hw_1_i                                      |     1.662 |
|     Syma_Ctrl                                                             |     0.009 |
|       U0                                                                  |     0.009 |
|         Syma_Ctrl_core_v1_1_M01_AXI_inst                                  |    <0.001 |
|         Syma_Ctrl_core_v1_1_S00_AXI_inst                                  |     0.002 |
|         Syma_Ctrl_core_v1_1_S01_AXI_inst                                  |    <0.001 |
|           ppm_decoder_0                                                   |    <0.001 |
|         spi_timer_0                                                       |     0.006 |
|     axi_interconnect_general                                              |     0.006 |
|       s00_couplers                                                        |     0.005 |
|         auto_pc                                                           |     0.005 |
|           inst                                                            |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                          |     0.005 |
|               RD.ar_channel_0                                             |    <0.001 |
|                 ar_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               RD.r_channel_0                                              |     0.002 |
|                 rd_data_fifo_0                                            |     0.001 |
|                 transaction_fifo_0                                        |    <0.001 |
|               SI_REG                                                      |     0.001 |
|                 ar_pipe                                                   |    <0.001 |
|                 aw_pipe                                                   |    <0.001 |
|                 b_pipe                                                    |    <0.001 |
|                 r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                             |    <0.001 |
|                 aw_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               WR.b_channel_0                                              |    <0.001 |
|                 bid_fifo_0                                                |    <0.001 |
|                 bresp_fifo_0                                              |    <0.001 |
|       xbar                                                                |     0.001 |
|         inst                                                              |     0.001 |
|           gen_sasd.crossbar_sasd_0                                        |     0.001 |
|             addr_arbiter_inst                                             |    <0.001 |
|             gen_decerr.decerr_slave_inst                                  |    <0.001 |
|             reg_slice_r                                                   |    <0.001 |
|             splitter_ar                                                   |    <0.001 |
|             splitter_aw                                                   |    <0.001 |
|     axi_interconnect_spi                                                  |     0.005 |
|       s00_couplers                                                        |     0.004 |
|         auto_pc                                                           |     0.004 |
|           inst                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                          |     0.004 |
|               RD.ar_channel_0                                             |    <0.001 |
|                 ar_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               RD.r_channel_0                                              |     0.001 |
|                 rd_data_fifo_0                                            |     0.001 |
|                 transaction_fifo_0                                        |    <0.001 |
|               SI_REG                                                      |    <0.001 |
|                 ar_pipe                                                   |    <0.001 |
|                 aw_pipe                                                   |    <0.001 |
|                 b_pipe                                                    |    <0.001 |
|                 r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                             |    <0.001 |
|                 aw_cmd_fsm_0                                              |    <0.001 |
|                 cmd_translator_0                                          |    <0.001 |
|                   incr_cmd_0                                              |    <0.001 |
|                   wrap_cmd_0                                              |    <0.001 |
|               WR.b_channel_0                                              |    <0.001 |
|                 bid_fifo_0                                                |    <0.001 |
|                 bresp_fifo_0                                              |    <0.001 |
|       xbar                                                                |     0.001 |
|         inst                                                              |     0.001 |
|           gen_sasd.crossbar_sasd_0                                        |     0.001 |
|             addr_arbiter_inst                                             |    <0.001 |
|             gen_decerr.decerr_slave_inst                                  |    <0.001 |
|             reg_slice_r                                                   |    <0.001 |
|             splitter_ar                                                   |    <0.001 |
|             splitter_aw                                                   |    <0.001 |
|     axi_quad_spi_0                                                        |     0.002 |
|       U0                                                                  |     0.002 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                              |    <0.001 |
|             I_DECODER                                                     |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                          |     0.002 |
|           CONTROL_REG_I                                                   |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                       |    <0.001 |
|             LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                       |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1                      |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                     |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                        |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                     |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC |    <0.001 |
|             LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                         |    <0.001 |
|             LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                 |    <0.001 |
|             LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                   |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                    |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                 |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                          |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                |    <0.001 |
|               inst_fifo_gen                                               |    <0.001 |
|                 gconvfifo.rf                                              |    <0.001 |
|                   grf.rf                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                       gr1.rfwft                                           |    <0.001 |
|                       gras.rsts                                           |    <0.001 |
|                       rpntr                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                       gwas.wsts                                           |    <0.001 |
|                       wpntr                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                 |    <0.001 |
|                       gdm.dm                                              |    <0.001 |
|                         RAM_reg_0_15_0_5                                  |    <0.001 |
|                         RAM_reg_0_15_6_7                                  |    <0.001 |
|                     rstblk                                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                          |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                |    <0.001 |
|               inst_fifo_gen                                               |    <0.001 |
|                 gconvfifo.rf                                              |    <0.001 |
|                   grf.rf                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                       gr1.rfwft                                           |    <0.001 |
|                       gras.rsts                                           |    <0.001 |
|                       rpntr                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                       gwas.wsts                                           |    <0.001 |
|                       wpntr                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                 |    <0.001 |
|                       gdm.dm                                              |    <0.001 |
|                         RAM_reg_0_15_0_5                                  |    <0.001 |
|                         RAM_reg_0_15_6_7                                  |    <0.001 |
|                     rstblk                                                |    <0.001 |
|           INTERRUPT_CONTROL_I                                             |    <0.001 |
|           LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                 |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                     |    <0.001 |
|           SOFT_RESET_I                                                    |    <0.001 |
|           STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                    |    <0.001 |
|     axi_timer_0                                                           |     0.003 |
|       U0                                                                  |     0.003 |
|         AXI4_LITE_I                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                              |    <0.001 |
|             I_DECODER                                                     |    <0.001 |
|         TC_CORE_I                                                         |     0.003 |
|           COUNTER_0_I                                                     |     0.001 |
|             COUNTER_I                                                     |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                    |     0.001 |
|             COUNTER_I                                                     |     0.001 |
|           READ_MUX_I                                                      |    <0.001 |
|           TIMER_CONTROL_I                                                 |    <0.001 |
|             INPUT_DOUBLE_REGS3                                            |    <0.001 |
|     clk_wiz                                                               |     0.097 |
|       inst                                                                |     0.097 |
|     concat_irq                                                            |     0.000 |
|     jtag_axi_0                                                            |     0.009 |
|       inst                                                                |     0.009 |
|         axi_bridge_u                                                      |    <0.001 |
|           read_axi_full_u                                                 |    <0.001 |
|           write_axi_full_u                                                |    <0.001 |
|         jtag_axi_engine_u                                                 |     0.008 |
|           U_XSDB_SLAVE                                                    |    <0.001 |
|           cmd_decode_rd_channel                                           |    <0.001 |
|           cmd_decode_wr_channel                                           |    <0.001 |
|           rd_cmd_fifo_i                                                   |     0.001 |
|             inst_fifo_gen                                                 |     0.001 |
|               gconvfifo.rf                                                |     0.001 |
|                 grf.rf                                                    |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                              |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|                     gr1.rfwft                                             |    <0.001 |
|                     gras.rsts                                             |    <0.001 |
|                     rpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                     gwas.wsts                                             |    <0.001 |
|                     wpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                   |    <0.001 |
|                     gdm.dm                                                |    <0.001 |
|                       RAM_reg_0_15_18_23                                  |    <0.001 |
|                       RAM_reg_0_15_24_29                                  |    <0.001 |
|                       RAM_reg_0_15_30_35                                  |    <0.001 |
|                       RAM_reg_0_15_36_41                                  |    <0.001 |
|                       RAM_reg_0_15_48_53                                  |    <0.001 |
|                       RAM_reg_0_15_54_59                                  |    <0.001 |
|                       RAM_reg_0_15_60_63                                  |    <0.001 |
|                   rstblk                                                  |    <0.001 |
|           rx_fifo_i                                                       |     0.002 |
|             inst_fifo_gen                                                 |     0.002 |
|               gconvfifo.rf                                                |     0.002 |
|                 grf.rf                                                    |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                              |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|                     gr1.rfwft                                             |    <0.001 |
|                     gras.rsts                                             |    <0.001 |
|                     rpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                     gwas.wsts                                             |    <0.001 |
|                     wpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                   |    <0.001 |
|                     gdm.dm                                                |    <0.001 |
|                       RAM_reg_0_63_0_2                                    |    <0.001 |
|                       RAM_reg_0_63_12_14                                  |    <0.001 |
|                       RAM_reg_0_63_15_17                                  |    <0.001 |
|                       RAM_reg_0_63_18_20                                  |    <0.001 |
|                       RAM_reg_0_63_21_23                                  |    <0.001 |
|                       RAM_reg_0_63_24_26                                  |    <0.001 |
|                       RAM_reg_0_63_27_29                                  |    <0.001 |
|                       RAM_reg_0_63_30_30                                  |    <0.001 |
|                       RAM_reg_0_63_31_31                                  |    <0.001 |
|                       RAM_reg_0_63_3_5                                    |    <0.001 |
|                       RAM_reg_0_63_6_8                                    |    <0.001 |
|                       RAM_reg_0_63_9_11                                   |    <0.001 |
|                       RAM_reg_128_191_0_2                                 |    <0.001 |
|                       RAM_reg_128_191_12_14                               |    <0.001 |
|                       RAM_reg_128_191_15_17                               |    <0.001 |
|                       RAM_reg_128_191_18_20                               |    <0.001 |
|                       RAM_reg_128_191_21_23                               |    <0.001 |
|                       RAM_reg_128_191_24_26                               |    <0.001 |
|                       RAM_reg_128_191_27_29                               |    <0.001 |
|                       RAM_reg_128_191_30_30                               |    <0.001 |
|                       RAM_reg_128_191_31_31                               |    <0.001 |
|                       RAM_reg_128_191_3_5                                 |    <0.001 |
|                       RAM_reg_128_191_6_8                                 |    <0.001 |
|                       RAM_reg_128_191_9_11                                |    <0.001 |
|                       RAM_reg_192_255_0_2                                 |    <0.001 |
|                       RAM_reg_192_255_12_14                               |    <0.001 |
|                       RAM_reg_192_255_15_17                               |    <0.001 |
|                       RAM_reg_192_255_18_20                               |    <0.001 |
|                       RAM_reg_192_255_21_23                               |    <0.001 |
|                       RAM_reg_192_255_24_26                               |    <0.001 |
|                       RAM_reg_192_255_27_29                               |    <0.001 |
|                       RAM_reg_192_255_30_30                               |    <0.001 |
|                       RAM_reg_192_255_31_31                               |    <0.001 |
|                       RAM_reg_192_255_3_5                                 |    <0.001 |
|                       RAM_reg_192_255_6_8                                 |    <0.001 |
|                       RAM_reg_192_255_9_11                                |    <0.001 |
|                       RAM_reg_64_127_0_2                                  |    <0.001 |
|                       RAM_reg_64_127_12_14                                |    <0.001 |
|                       RAM_reg_64_127_15_17                                |    <0.001 |
|                       RAM_reg_64_127_18_20                                |    <0.001 |
|                       RAM_reg_64_127_21_23                                |    <0.001 |
|                       RAM_reg_64_127_24_26                                |    <0.001 |
|                       RAM_reg_64_127_27_29                                |    <0.001 |
|                       RAM_reg_64_127_30_30                                |    <0.001 |
|                       RAM_reg_64_127_31_31                                |    <0.001 |
|                       RAM_reg_64_127_3_5                                  |    <0.001 |
|                       RAM_reg_64_127_6_8                                  |    <0.001 |
|                       RAM_reg_64_127_9_11                                 |    <0.001 |
|                   rstblk                                                  |    <0.001 |
|           tx_fifo_i                                                       |    <0.001 |
|             inst_fifo_gen                                                 |    <0.001 |
|               gconvfifo.rf                                                |    <0.001 |
|                 grf.rf                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                              |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|                     gr1.rfwft                                             |    <0.001 |
|                     gras.rsts                                             |    <0.001 |
|                     rpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                     gwas.wsts                                             |    <0.001 |
|                     wpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                              |    <0.001 |
|                       inst_blk_mem_gen                                    |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                           valid.cstr                                      |    <0.001 |
|                             ramloop[0].ram.r                              |    <0.001 |
|                               prim_noinit.ram                             |    <0.001 |
|                   rstblk                                                  |    <0.001 |
|           u_xsdb_fifo_interface                                           |     0.002 |
|             rxfifo2xsdb_i                                                 |    <0.001 |
|             xsdb2read_cmdfifo                                             |    <0.001 |
|             xsdb2txfifo_i                                                 |    <0.001 |
|             xsdb2write_cmdfifo                                            |    <0.001 |
|           wr_cmd_fifo_i                                                   |     0.001 |
|             inst_fifo_gen                                                 |     0.001 |
|               gconvfifo.rf                                                |     0.001 |
|                 grf.rf                                                    |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                              |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|                     gr1.rfwft                                             |    <0.001 |
|                     gras.rsts                                             |    <0.001 |
|                     rpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                     gwas.wsts                                             |    <0.001 |
|                     wpntr                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                   |    <0.001 |
|                     gdm.dm                                                |    <0.001 |
|                       RAM_reg_0_15_18_23                                  |    <0.001 |
|                       RAM_reg_0_15_24_29                                  |    <0.001 |
|                       RAM_reg_0_15_30_35                                  |    <0.001 |
|                       RAM_reg_0_15_36_41                                  |    <0.001 |
|                       RAM_reg_0_15_48_53                                  |    <0.001 |
|                       RAM_reg_0_15_54_59                                  |    <0.001 |
|                       RAM_reg_0_15_60_63                                  |    <0.001 |
|                   rstblk                                                  |    <0.001 |
|     processing_system7_0                                                  |     1.530 |
|       inst                                                                |     1.530 |
|     sys_reset_0                                                           |    <0.001 |
|       U0                                                                  |    <0.001 |
|         EXT_LPF                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|         SEQ                                                               |    <0.001 |
|           SEQ_COUNTER                                                     |    <0.001 |
|     util_vector_logic_0                                                   |    <0.001 |
|   dbg_hub                                                                 |     0.003 |
|     inst                                                                  |     0.003 |
|       UUT_MASTER                                                          |     0.002 |
|         U_ICON_INTERFACE                                                  |     0.002 |
|           U_CMD1                                                          |    <0.001 |
|           U_CMD2                                                          |    <0.001 |
|           U_CMD3                                                          |    <0.001 |
|           U_CMD4                                                          |    <0.001 |
|           U_CMD5                                                          |    <0.001 |
|           U_CMD6_RD                                                       |    <0.001 |
|             U_RD_FIFO                                                     |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst                         |    <0.001 |
|                 inst_fifo_gen                                             |    <0.001 |
|                   gconvfifo.rf                                            |    <0.001 |
|                     grf.rf                                                |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                          |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                         gr1.rfwft                                         |    <0.001 |
|                         gras.rsts                                         |    <0.001 |
|                         rpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                         gwas.wsts                                         |    <0.001 |
|                         wpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                               |    <0.001 |
|                         gdm.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                |    <0.001 |
|                           RAM_reg_0_15_12_15                              |    <0.001 |
|                           RAM_reg_0_15_6_11                               |    <0.001 |
|                       rstblk                                              |    <0.001 |
|           U_CMD6_WR                                                       |    <0.001 |
|             U_WR_FIFO                                                     |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst                         |    <0.001 |
|                 inst_fifo_gen                                             |    <0.001 |
|                   gconvfifo.rf                                            |    <0.001 |
|                     grf.rf                                                |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                          |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                         gras.rsts                                         |    <0.001 |
|                         rpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                         gwas.wsts                                         |    <0.001 |
|                         wpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                               |    <0.001 |
|                         gdm.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                |    <0.001 |
|                           RAM_reg_0_15_12_15                              |    <0.001 |
|                           RAM_reg_0_15_6_11                               |    <0.001 |
|                       rstblk                                              |    <0.001 |
|           U_CMD7_CTL                                                      |    <0.001 |
|           U_CMD7_STAT                                                     |    <0.001 |
|           U_STATIC_STATUS                                                 |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                         |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                    |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                             |    <0.001 |
|           U_CLR_ERROR_FLAG                                                |    <0.001 |
|           U_RD_ABORT_FLAG                                                 |    <0.001 |
|           U_RD_REQ_FLAG                                                   |    <0.001 |
|           U_TIMER                                                         |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                     |    <0.001 |
|       U_ICON                                                              |    <0.001 |
|         U_CMD                                                             |    <0.001 |
|         U_STAT                                                            |    <0.001 |
|         U_SYNC                                                            |    <0.001 |
|       bscan_inst                                                          |    <0.001 |
+---------------------------------------------------------------------------+-----------+


