Analysis & Synthesis report for SerDes_Sys
Mon Oct 16 11:33:48 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0|bit_idx
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated
 17. Source assignments for TX:u0|altera_reset_controller:rst_controller
 18. Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: TX:u0|pam_4_encode:pam_encoder_0
 22. Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0
 23. Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 24. Parameter Settings for User Entity Instance: TX:u0|prbs31:prbs_0
 25. Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller
 26. Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 30. Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller"
 31. Port Connectivity Checks: "TX:u0|TX_onchip_memory2_0:onchip_memory2_0"
 32. Port Connectivity Checks: "TX:u0"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 16 11:33:48 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; SerDes_Sys                                     ;
; Top-level Entity Name           ; SerDes_Sys                                     ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 60                                             ;
; Total pins                      ; 33                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SerDes_Sys         ; SerDes_Sys         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------+---------+
; qsys/TX/synthesis/TX.v                                   ; yes             ; User Verilog HDL File                 ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/TX.v                                      ; TX      ;
; qsys/TX/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File                 ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v      ; TX      ;
; qsys/TX/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File                 ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v    ; TX      ;
; qsys/TX/synthesis/submodules/prbs.v                      ; yes             ; User Verilog HDL File                 ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/prbs.v                         ; TX      ;
; qsys/TX/synthesis/submodules/TX_onchip_memory2_0.hex     ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.hex        ; TX      ;
; qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v       ; yes             ; User Verilog HDL File                 ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v          ; TX      ;
; qsys/TX/synthesis/submodules/gray_encoder.v              ; yes             ; User Verilog HDL File                 ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v                 ; TX      ;
; qsys/TX/synthesis/submodules/PAM_4_encoder.sv            ; yes             ; User SystemVerilog HDL File           ; C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv               ; TX      ;
; rtl/SerDes_Sys.sv                                        ; yes             ; User SystemVerilog HDL File           ; C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv                                           ;         ;
; ips/pll.v                                                ; yes             ; User Wizard-Generated File            ; C:/ECE496_FPGA/FPGA/ips/pll.v                                                   ; pll     ;
; ips/pll/pll_0002.v                                       ; yes             ; User Verilog HDL File                 ; C:/ECE496_FPGA/FPGA/ips/pll/pll_0002.v                                          ; pll     ;
; rtl/Tx_sim/hexDisplay.sv                                 ; yes             ; User SystemVerilog HDL File           ; C:/ECE496_FPGA/FPGA/rtl/Tx_sim/hexDisplay.sv                                    ;         ;
; altera_pll.v                                             ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                                           ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                               ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                               ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2rm1.tdf                                   ; yes             ; Auto-Generated Megafunction           ; C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf                                      ;         ;
+----------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 31                                                                   ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 48                                                                   ;
;     -- 7 input functions                    ; 0                                                                    ;
;     -- 6 input functions                    ; 0                                                                    ;
;     -- 5 input functions                    ; 2                                                                    ;
;     -- 4 input functions                    ; 0                                                                    ;
;     -- <=3 input functions                  ; 46                                                                   ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 60                                                                   ;
;                                             ;                                                                      ;
; I/O pins                                    ; 33                                                                   ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 0                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 61                                                                   ;
; Total fan-out                               ; 326                                                                  ;
; Average fan-out                             ; 1.86                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name               ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |SerDes_Sys                                           ; 48 (0)              ; 60 (0)                    ; 0                 ; 0          ; 33   ; 0            ; |SerDes_Sys                                                                                         ; SerDes_Sys                ; work         ;
;    |TX:u0|                                            ; 43 (0)              ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0                                                                                   ; TX                        ; TX           ;
;       |altera_reset_controller:rst_controller|        ; 4 (4)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|altera_reset_controller:rst_controller                                            ; altera_reset_controller   ; TX           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1| ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ; altera_reset_synchronizer ; TX           ;
;       |grey_encode:gray_encoder_0|                    ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0                                                        ; grey_encode               ; TX           ;
;       |pam_4_encode:pam_encoder_0|                    ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|pam_4_encode:pam_encoder_0                                                        ; pam_4_encode              ; TX           ;
;       |prbs31:prbs_0|                                 ; 28 (28)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|prbs31:prbs_0                                                                     ; prbs31                    ; TX           ;
;    |hexDisplay:display|                               ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|hexDisplay:display                                                                      ; hexDisplay                ; work         ;
;    |pll:G100MHz|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz                                                                             ; pll                       ; pll          ;
;       |pll_0002:pll_inst|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst                                                           ; pll_0002                  ; pll          ;
;          |altera_pll:altera_pll_i|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i                                   ; altera_pll                ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Altera ; altera_pll                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|pll:G100MHz                                  ; ips/pll.v       ;
; N/A    ; Qsys                         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:u0                                        ; qsys/TX.qsys    ;
; Altera ; altera_avalon_onchip_memory2 ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:u0|TX_onchip_memory2_0:onchip_memory2_0   ; qsys/TX.qsys    ;
; Altera ; altera_reset_controller      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:u0|altera_reset_controller:rst_controller ; qsys/TX.qsys    ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0|bit_idx ;
+------------+------------+------------+-------------------------------+
; Name       ; bit_idx.00 ; bit_idx.10 ; bit_idx.01                    ;
+------------+------------+------------+-------------------------------+
; bit_idx.00 ; 0          ; 0          ; 0                             ;
; bit_idx.01 ; 1          ; 0          ; 1                             ;
; bit_idx.10 ; 1          ; 1          ; 0                             ;
+------------+------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 7                                                                                       ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                                                        ; Reason for Removal                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; TX:u0|altera_reset_controller:rst_controller|r_early_rst                                                                             ; Lost fanout                                                       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                                                       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                                                       ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[0,1]                                                                              ; Stuck at GND due to stuck port data_in                            ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[2]                                                                                ; Stuck at VCC due to stuck port data_in                            ;
; hexDisplay:display|ones_digit[3,4]                                                                                                   ; Merged with hexDisplay:display|ones_digit[0]                      ;
; hexDisplay:display|ones_digit[2,5,6]                                                                                                 ; Merged with hexDisplay:display|ones_digit[1]                      ;
; hexDisplay:display|tens_digit[0,1,3,4,6]                                                                                             ; Merged with hexDisplay:display|ones_digit[1]                      ;
; hexDisplay:display|tens_digit[5]                                                                                                     ; Merged with hexDisplay:display|tens_digit[2]                      ;
; hexDisplay:display|hund_digit[1..6]                                                                                                  ; Merged with hexDisplay:display|hund_digit[0]                      ;
; hexDisplay:display|neg[1..5]                                                                                                         ; Merged with hexDisplay:display|neg[0]                             ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[7]                                                                                ; Merged with TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[5] ;
; hexDisplay:display|neg[0]                                                                                                            ; Stuck at GND due to stuck port data_in                            ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[6]                                                                                ; Merged with TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3] ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[5]                                                                                ; Merged with TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4] ;
; hexDisplay:display|ones_digit[1]                                                                                                     ; Stuck at VCC due to stuck port data_in                            ;
; Total Number of Removed Registers = 34                                                                                               ;                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                 ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                               ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; TX:u0|altera_reset_controller:rst_controller|r_early_rst ; Lost Fanouts              ; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                          ;                           ; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                          ;                           ; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]   ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[0]    ; Stuck at GND              ; hexDisplay:display|ones_digit[1]                                                                                                     ;
;                                                          ; due to stuck port data_in ;                                                                                                                                      ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 60    ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; TX:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                             ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                             ; 4       ;
; TX:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                ; 1       ;
; TX:u0|prbs31:prbs_0|sr[27]                                                                                                      ; 3       ;
; TX:u0|prbs31:prbs_0|sr[30]                                                                                                      ; 2       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                             ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                ; 1       ;
; TX:u0|prbs31:prbs_0|sr[29]                                                                                                      ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                             ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; TX:u0|prbs31:prbs_0|sr[23]                                                                                                      ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; TX:u0|prbs31:prbs_0|sr[21]                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[19]                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[18]                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[16]                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[13]                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[10]                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[8]                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[4]                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[3]                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[2]                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[1]                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[0]                                                                                                       ; 1       ;
; Total number of inverted registers = 26                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0|sr[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SerDes_Sys|hexDisplay:display|ones_digit[0]         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|TX:u0|prbs31:prbs_0|sr[14]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|TX:u0|prbs31:prbs_0|sr[18]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0|bit_idx ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for TX:u0|altera_reset_controller:rst_controller       ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|pam_4_encode:pam_encoder_0 ;
+-------------------+-------+---------------------------------------------------+
; Parameter Name    ; Value ; Type                                              ;
+-------------------+-------+---------------------------------------------------+
; SIGNAL_RESOLUTION ; 8     ; Signed Integer                                    ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                                    ;
+-------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------+----------------------------------------------+
; Parameter Name ; Value                   ; Type                                         ;
+----------------+-------------------------+----------------------------------------------+
; INIT_FILE      ; TX_onchip_memory2_0.hex ; String                                       ;
+----------------+-------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; TX_onchip_memory2_0.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 1024                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2rm1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|prbs31:prbs_0     ;
+----------------+-----------------------------------+-----------------+
; Parameter Name ; Value                             ; Type            ;
+----------------+-----------------------------------+-----------------+
; SEED           ; 001101000101011010010010100011111 ; Unsigned Binary ;
+----------------+-----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                               ;
+---------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                     ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                     ;
+---------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------+
; Port           ; Type  ; Severity ; Details                              ;
+----------------+-------+----------+--------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                         ;
; reset_in1      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                         ;
; reset_in2      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                         ;
; reset_in10     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                         ;
+----------------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0|TX_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0"                                                                                                      ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; onchip_memory2_0_s1_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 60                          ;
;     CLR               ; 3                           ;
;     ENA               ; 28                          ;
;     ENA SCLR          ; 15                          ;
;     SCLR              ; 2                           ;
;     plain             ; 12                          ;
; arriav_lcell_comb     ; 50                          ;
;     normal            ; 50                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 6                           ;
;         5 data inputs ; 2                           ;
; boundary_port         ; 33                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Oct 16 11:33:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v
    Info (12023): Found entity 1: TX File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/TX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v
    Info (12023): Found entity 1: prbs31 File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v
    Info (12023): Found entity 1: TX_onchip_memory2_0 File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v
    Info (12023): Found entity 1: grey_encode File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv
    Info (12023): Found entity 1: pam_4_encode File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv
    Info (12023): Found entity 1: SerDes_Sys File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll.v
    Info (12023): Found entity 1: pll File: C:/ECE496_FPGA/FPGA/ips/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/ECE496_FPGA/FPGA/ips/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv
    Info (12023): Found entity 1: hexDisplay File: C:/ECE496_FPGA/FPGA/rtl/Tx_sim/hexDisplay.sv Line: 1
Info (12127): Elaborating entity "SerDes_Sys" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:G100MHz" File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 66
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:G100MHz|pll_0002:pll_inst" File: C:/ECE496_FPGA/FPGA/ips/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/FPGA/ips/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/FPGA/ips/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/ECE496_FPGA/FPGA/ips/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "TX" for hierarchy "TX:u0" File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 97
Info (12128): Elaborating entity "pam_4_encode" for hierarchy "TX:u0|pam_4_encode:pam_encoder_0" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/TX.v Line: 42
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 17
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 18
Info (12128): Elaborating entity "grey_encode" for hierarchy "TX:u0|grey_encode:gray_encoder_0" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/TX.v Line: 51
Info (12128): Elaborating entity "TX_onchip_memory2_0" for hierarchy "TX:u0|TX_onchip_memory2_0:onchip_memory2_0" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/TX.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "TX_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf
    Info (12023): Found entity 1: altsyncram_2rm1 File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2rm1" for hierarchy "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "prbs31" for hierarchy "TX:u0|prbs31:prbs_0" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/TX.v Line: 75
Warning (10230): Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 8
Warning (10230): Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 15
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TX:u0|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/TX.v Line: 138
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "hexDisplay" for hierarchy "hexDisplay:display" File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 113
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[0]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 39
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[1]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 62
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[2]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 85
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[3]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 108
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[4]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 131
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[5]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 154
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[6]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 177
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[7]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 200
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[8]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 223
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[9]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 246
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[10]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 269
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[11]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 292
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[12]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 315
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[13]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 338
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[14]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 361
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[15]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 384
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[16]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 407
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[17]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 430
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[18]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 453
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[19]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 476
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[20]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 499
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[21]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 522
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[22]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 545
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[23]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 568
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[24]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 591
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[25]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 614
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[26]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 637
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[27]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 660
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[28]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 683
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[29]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 706
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[30]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 729
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[31]" File: C:/ECE496_FPGA/FPGA/db/altsyncram_2rm1.tdf Line: 752
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/ECE496_FPGA/FPGA/output_files/SerDes_Sys.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 28
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/ECE496_FPGA/FPGA/rtl/SerDes_Sys.sv Line: 28
Info (21057): Implemented 99 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 65 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Mon Oct 16 11:33:48 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ECE496_FPGA/FPGA/output_files/SerDes_Sys.map.smsg.


