--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PhotonCounter.twx PhotonCounter.ncd -o PhotonCounter.twr
PhotonCounter.pcf -ucf photonconnections.ucf

Design file:              PhotonCounter.ncd
Physical constraint file: PhotonCounter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk" PERIOD = 6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10106 paths analyzed, 5345 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.982ns.
--------------------------------------------------------------------------------

Paths for end point counter1<8>/count_o_11 (SLICE_X27Y58.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               log1/ld_o (FF)
  Destination:          counter1<8>/count_o_11 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.788ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.519 - 0.578)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: log1/ld_o to counter1<8>/count_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y27.DMUX     Tshcko                0.518   log1/_n0060_0
                                                       log1/ld_o
    SLICE_X27Y58.C4      net (fanout=72)       4.897   log1/ld_o
    SLICE_X27Y58.CLK     Tas                   0.373   counter1<8>/count_o<14>
                                                       counter1<8>/Mmux_count_i[15]_count_f[15]_mux_9_OUT31
                                                       counter1<8>/count_o_11
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (0.891ns logic, 4.897ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point counter1<4>/count_f_11 (SLICE_X6Y57.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<4>/count_f_11 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.821ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.443 - 0.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<4>/count_f_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.AQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X18Y40.D4      net (fanout=312)      1.513   reset
    SLICE_X18Y40.DMUX    Tilo                  0.326   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X6Y57.SR       net (fanout=100)      3.082   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X6Y57.CLK      Tsrck                 0.470   counter1<4>/count_f<11>
                                                       counter1<4>/count_f_11
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.226ns logic, 4.595ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter1<4>/count_f_11 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.443 - 0.439)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter1<4>/count_f_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.525   counter2<5>/photon_f
                                                       clear_photons
    SLICE_X18Y40.D1      net (fanout=1)        1.183   clear_photons
    SLICE_X18Y40.DMUX    Tilo                  0.326   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X6Y57.SR       net (fanout=100)      3.082   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X6Y57.CLK      Tsrck                 0.470   counter1<4>/count_f<11>
                                                       counter1<4>/count_f_11
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (1.321ns logic, 4.265ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<4>/count_f_11 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.530 - 0.540)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<4>/count_f_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X18Y40.D5      net (fanout=3)        1.213   TrigIn40<3>
    SLICE_X18Y40.DMUX    Tilo                  0.326   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X6Y57.SR       net (fanout=100)      3.082   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X6Y57.CLK      Tsrck                 0.470   counter1<4>/count_f<11>
                                                       counter1<4>/count_f_11
    -------------------------------------------------  ---------------------------
    Total                                      5.567ns (1.272ns logic, 4.295ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point counter1<4>/count_f_10 (SLICE_X6Y57.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<4>/count_f_10 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.443 - 0.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<4>/count_f_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.AQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X18Y40.D4      net (fanout=312)      1.513   reset
    SLICE_X18Y40.DMUX    Tilo                  0.326   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X6Y57.SR       net (fanout=100)      3.082   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X6Y57.CLK      Tsrck                 0.461   counter1<4>/count_f<11>
                                                       counter1<4>/count_f_10
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (1.217ns logic, 4.595ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clear_photons (FF)
  Destination:          counter1<4>/count_f_10 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.443 - 0.439)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clear_photons to counter1<4>/count_f_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.525   counter2<5>/photon_f
                                                       clear_photons
    SLICE_X18Y40.D1      net (fanout=1)        1.183   clear_photons
    SLICE_X18Y40.DMUX    Tilo                  0.326   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X6Y57.SR       net (fanout=100)      3.082   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X6Y57.CLK      Tsrck                 0.461   counter1<4>/count_f<11>
                                                       counter1<4>/count_f_10
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.312ns logic, 4.265ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<4>/count_f_10 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.530 - 0.540)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<4>/count_f_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X18Y40.D5      net (fanout=3)        1.213   TrigIn40<3>
    SLICE_X18Y40.DMUX    Tilo                  0.326   Mcount_counter_f_val
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X6Y57.SR       net (fanout=100)      3.082   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X6Y57.CLK      Tsrck                 0.461   counter1<4>/count_f<11>
                                                       counter1<4>/count_f_10
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.263ns logic, 4.295ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slow_delay_div_out_302 (SLICE_X6Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_8 (FF)
  Destination:          slow_delay_div_out_302 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_8 to slow_delay_div_out_302
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AMUX     Tshcko                0.244   TrigIn41<10>
                                                       ep41/ep_trigger_8
    SLICE_X6Y17.CE       net (fanout=19)       0.146   TrigIn41<8>
    SLICE_X6Y17.CLK      Tckce       (-Th)     0.108   slow_delay_div_out_302
                                                       slow_delay_div_out_302
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.136ns logic, 0.146ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point slow_delay_div_out_312 (SLICE_X6Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_8 (FF)
  Destination:          slow_delay_div_out_312 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_8 to slow_delay_div_out_312
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AMUX     Tshcko                0.244   TrigIn41<10>
                                                       ep41/ep_trigger_8
    SLICE_X6Y17.CE       net (fanout=19)       0.146   TrigIn41<8>
    SLICE_X6Y17.CLK      Tckce       (-Th)     0.104   slow_delay_div_out_302
                                                       slow_delay_div_out_312
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.140ns logic, 0.146ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point slow_delay_div_in_4 (SLICE_X6Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_10 (FF)
  Destination:          slow_delay_div_in_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_10 to slow_delay_div_in_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.BQ       Tcko                  0.198   TrigIn41<10>
                                                       ep41/ep_trigger_10
    SLICE_X6Y16.CE       net (fanout=16)       0.244   TrigIn41<10>
    SLICE_X6Y16.CLK      Tckce       (-Th)     0.108   slow_delay_div_in_4
                                                       slow_delay_div_in_4
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.090ns logic, 0.244ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y2.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y3.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.001ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter2<5>/photon_f/CLK
  Logical resource: Mshreg_clear_photons/CLK
  Location pin: SLICE_X18Y44.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64410 paths analyzed, 1334 endpoints analyzed, 377 failing endpoints
 377 timing errors detected. (377 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.372ns.
--------------------------------------------------------------------------------

Paths for end point sync_counter_long_2 (SLICE_X7Y15.D6), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.196ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.B3       net (fanout=23)       1.021   sync_counter_long_31_BRB3
    SLICE_X4Y19.B        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X6Y19.B4       net (fanout=12)       0.574   sync_counter_long<17>
    SLICE_X6Y19.COUT     Topcyb                0.483   sync_counter_long_17_BRB2
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.348   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.D6       net (fanout=13)       1.158   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_2_rstpot
                                                       sync_counter_long_2
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (2.411ns logic, 3.785ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.173ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.B3       net (fanout=23)       1.021   sync_counter_long_31_BRB3
    SLICE_X4Y19.B        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X6Y19.B4       net (fanout=12)       0.574   sync_counter_long<17>
    SLICE_X6Y19.COUT     Topcyb                0.483   sync_counter_long_17_BRB2
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.325   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<14>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.D6       net (fanout=13)       1.158   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_2_rstpot
                                                       sync_counter_long_2
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (2.388ns logic, 3.785ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.141ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.C4       net (fanout=23)       1.101   sync_counter_long_31_BRB3
    SLICE_X4Y19.C        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_18_rstpot
    SLICE_X6Y19.C4       net (fanout=12)       0.594   sync_counter_long<18>
    SLICE_X6Y19.COUT     Topcyc                0.328   sync_counter_long_17_BRB2
                                                       sync_counter_long<18>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.348   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.D6       net (fanout=13)       1.158   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_2_rstpot
                                                       sync_counter_long_2
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (2.256ns logic, 3.885ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_5 (SLICE_X7Y15.A6), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.131ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.B3       net (fanout=23)       1.021   sync_counter_long_31_BRB3
    SLICE_X4Y19.B        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X6Y19.B4       net (fanout=12)       0.574   sync_counter_long<17>
    SLICE_X6Y19.COUT     Topcyb                0.483   sync_counter_long_17_BRB2
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.348   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.A6       net (fanout=13)       1.093   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_5_rstpot
                                                       sync_counter_long_5
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (2.411ns logic, 3.720ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.108ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.B3       net (fanout=23)       1.021   sync_counter_long_31_BRB3
    SLICE_X4Y19.B        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X6Y19.B4       net (fanout=12)       0.574   sync_counter_long<17>
    SLICE_X6Y19.COUT     Topcyb                0.483   sync_counter_long_17_BRB2
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.325   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<14>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.A6       net (fanout=13)       1.093   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_5_rstpot
                                                       sync_counter_long_5
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (2.388ns logic, 3.720ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.076ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.C4       net (fanout=23)       1.101   sync_counter_long_31_BRB3
    SLICE_X4Y19.C        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_18_rstpot
    SLICE_X6Y19.C4       net (fanout=12)       0.594   sync_counter_long<18>
    SLICE_X6Y19.COUT     Topcyc                0.328   sync_counter_long_17_BRB2
                                                       sync_counter_long<18>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.348   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.A6       net (fanout=13)       1.093   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_5_rstpot
                                                       sync_counter_long_5
    -------------------------------------------------  ---------------------------
    Total                                      6.076ns (2.256ns logic, 3.820ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_1 (SLICE_X7Y15.B6), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_1 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.131ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.B3       net (fanout=23)       1.021   sync_counter_long_31_BRB3
    SLICE_X4Y19.B        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X6Y19.B4       net (fanout=12)       0.574   sync_counter_long<17>
    SLICE_X6Y19.COUT     Topcyb                0.483   sync_counter_long_17_BRB2
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.348   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.B6       net (fanout=13)       1.093   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_1_rstpot
                                                       sync_counter_long_1
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (2.411ns logic, 3.720ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_1 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.108ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.B3       net (fanout=23)       1.021   sync_counter_long_31_BRB3
    SLICE_X4Y19.B        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_17_rstpot
    SLICE_X6Y19.B4       net (fanout=12)       0.574   sync_counter_long<17>
    SLICE_X6Y19.COUT     Topcyb                0.483   sync_counter_long_17_BRB2
                                                       sync_counter_long<17>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.325   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<14>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.B6       net (fanout=13)       1.093   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_1_rstpot
                                                       sync_counter_long_1
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (2.388ns logic, 3.720ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_1 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.076ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.452 - 0.459)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.476   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X4Y19.C4       net (fanout=23)       1.101   sync_counter_long_31_BRB3
    SLICE_X4Y19.C        Tilo                  0.235   sync_counter_long_19_BRB4
                                                       sync_counter_long_18_rstpot
    SLICE_X6Y19.C4       net (fanout=12)       0.594   sync_counter_long<18>
    SLICE_X6Y19.COUT     Topcyc                0.328   sync_counter_long_17_BRB2
                                                       sync_counter_long<18>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X6Y20.COUT     Tbyp                  0.093   sync_counter_long_21_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X6Y21.COUT     Tbyp                  0.093   sync_counter_long_25_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X6Y22.BMUX     Tcinb                 0.310   sync_counter_long_29_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_xor<31>
    SLICE_X8Y20.C2       net (fanout=1)        1.023   sync_counter_long[31]_GND_1_o_add_89_OUT<29>
    SLICE_X8Y20.COUT     Topcyc                0.348   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi14
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y15.B6       net (fanout=13)       1.093   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y15.CLK      Tas                   0.373   sync_counter_long<2>
                                                       sync_counter_long_1_rstpot
                                                       sync_counter_long_1
    -------------------------------------------------  ---------------------------
    Total                                      6.076ns (2.256ns logic, 3.820ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point photons2_3 (SLICE_X28Y45.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons2_2 (FF)
  Destination:          photons2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons2_2 to photons2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.CQ      Tcko                  0.200   photons2<3>
                                                       photons2_2
    SLICE_X28Y45.DX      net (fanout=2)        0.146   photons2<2>
    SLICE_X28Y45.CLK     Tckdi       (-Th)    -0.048   photons2<3>
                                                       photons2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point pmt_buf1_3 (SLICE_X23Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pmt_buf1_2 (FF)
  Destination:          pmt_buf1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pmt_buf1_2 to pmt_buf1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.198   pmt_free1
                                                       pmt_buf1_2
    SLICE_X23Y42.BX      net (fanout=2)        0.142   pmt_buf1<2>
    SLICE_X23Y42.CLK     Tckdi       (-Th)    -0.059   pmt_free1
                                                       pmt_buf1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point photons1_3 (SLICE_X27Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons1_2 (FF)
  Destination:          photons1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons1_2 to photons1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y44.CQ      Tcko                  0.198   photons1<3>
                                                       photons1_2
    SLICE_X27Y44.DX      net (fanout=2)        0.151   photons1<2>
    SLICE_X27Y44.CLK     Tckdi       (-Th)    -0.059   photons1<3>
                                                       photons1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.257ns logic, 0.151ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<0>/CLK0
  Logical resource: slow_pulsed_sig_0/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<1>/CLK0
  Logical resource: slow_pulsed_sig_1/CK0
  Location pin: OLOGIC_X0Y17.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<2>/CLK0
  Logical resource: slow_pulsed_sig_2/CK0
  Location pin: OLOGIC_X0Y16.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X23Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.201ns (Levels of Logic = 0)
  Clock Path Skew:      -0.440ns (0.119 - 0.559)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y2.AQ       Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X23Y2.AX       net (fanout=1)        0.657   okHI/rst1
    SLICE_X23Y2.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.544ns logic, 0.657ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X23Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y2.BQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X23Y2.CX       net (fanout=2)        0.932   okHI/rst3
    SLICE_X23Y2.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.544ns logic, 0.932ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y2.AQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop2
    SLICE_X23Y2.BX       net (fanout=2)        0.896   okHI/rst2
    SLICE_X23Y2.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.544ns logic, 0.896ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y2.AQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop2
    SLICE_X23Y2.BX       net (fanout=2)        0.441   okHI/rst2
    SLICE_X23Y2.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.257ns logic, 0.441ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X23Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y2.BQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X23Y2.CX       net (fanout=2)        0.454   okHI/rst3
    SLICE_X23Y2.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.257ns logic, 0.454ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X23Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 0)
  Clock Path Skew:      -0.254ns (0.000 - 0.254)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y2.AQ       Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X23Y2.AX       net (fanout=1)        0.274   okHI/rst1
    SLICE_X23Y2.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.257ns logic, 0.274ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3705 paths analyzed, 1215 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.750ns.
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y3.ENBRDEN), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      7.627ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.452 - 0.440)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X17Y4.B2       net (fanout=16)       1.509   ok1<17>
    SLICE_X17Y4.B        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X17Y4.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X17Y4.A        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X21Y14.D3      net (fanout=18)       1.615   ok2x<33>
    SLICE_X21Y14.DMUX    Tilo                  0.337   PipeEmpty2
                                                       pipeOutaf/ep_read1
    SLICE_X21Y14.C4      net (fanout=2)        0.329   _piperead2
    SLICE_X21Y14.CMUX    Tilo                  0.337   PipeEmpty2
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en1
    RAMB8_X0Y3.ENBRDEN   net (fanout=5)        2.102   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
    RAMB8_X0Y3.CLKBRDCLK Trcck_ENB             0.220   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (1.842ns logic, 5.785ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      7.509ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.452 - 0.451)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.DQ       Tcko                  0.525   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X17Y4.B4       net (fanout=14)       1.296   ok1<21>
    SLICE_X17Y4.B        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X17Y4.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X17Y4.A        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X21Y14.D3      net (fanout=18)       1.615   ok2x<33>
    SLICE_X21Y14.DMUX    Tilo                  0.337   PipeEmpty2
                                                       pipeOutaf/ep_read1
    SLICE_X21Y14.C4      net (fanout=2)        0.329   _piperead2
    SLICE_X21Y14.CMUX    Tilo                  0.337   PipeEmpty2
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en1
    RAMB8_X0Y3.ENBRDEN   net (fanout=5)        2.102   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
    RAMB8_X0Y3.CLKBRDCLK Trcck_ENB             0.220   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (1.937ns logic, 5.572ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      7.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.452 - 0.454)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_6 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.CQ       Tcko                  0.525   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X17Y4.B3       net (fanout=13)       1.268   ok1<22>
    SLICE_X17Y4.B        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X17Y4.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X17Y4.A        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X21Y14.D3      net (fanout=18)       1.615   ok2x<33>
    SLICE_X21Y14.DMUX    Tilo                  0.337   PipeEmpty2
                                                       pipeOutaf/ep_read1
    SLICE_X21Y14.C4      net (fanout=2)        0.329   _piperead2
    SLICE_X21Y14.CMUX    Tilo                  0.337   PipeEmpty2
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en1
    RAMB8_X0Y3.ENBRDEN   net (fanout=5)        2.102   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
    RAMB8_X0Y3.CLKBRDCLK Trcck_ENB             0.220   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (1.937ns logic, 5.544ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ENBRDEN), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      7.564ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_6 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.CQ       Tcko                  0.525   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X16Y4.B1       net (fanout=13)       1.441   ok1<22>
    SLICE_X16Y4.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y4.A5       net (fanout=1)        0.196   pipeOuta0/ok2<16>8
    SLICE_X16Y4.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X20Y14.D3      net (fanout=18)       1.554   ok2x<16>
    SLICE_X20Y14.DMUX    Tilo                  0.298   _piperead1
                                                       pipeOuta0/ep_read1
    SLICE_X20Y14.C4      net (fanout=2)        0.402   _piperead1
    SLICE_X20Y14.CMUX    Tilo                  0.298   _piperead1
                                                       pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en1
    RAMB8_X0Y2.ENBRDEN   net (fanout=5)        2.160   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
    RAMB8_X0Y2.CLKBRDCLK Trcck_ENB             0.220   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (1.811ns logic, 5.753ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      7.396ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.454 - 0.440)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y4.B3       net (fanout=16)       1.368   ok1<17>
    SLICE_X16Y4.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y4.A5       net (fanout=1)        0.196   pipeOuta0/ok2<16>8
    SLICE_X16Y4.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X20Y14.D3      net (fanout=18)       1.554   ok2x<16>
    SLICE_X20Y14.DMUX    Tilo                  0.298   _piperead1
                                                       pipeOuta0/ep_read1
    SLICE_X20Y14.C4      net (fanout=2)        0.402   _piperead1
    SLICE_X20Y14.CMUX    Tilo                  0.298   _piperead1
                                                       pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en1
    RAMB8_X0Y2.ENBRDEN   net (fanout=5)        2.160   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
    RAMB8_X0Y2.CLKBRDCLK Trcck_ENB             0.220   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.396ns (1.716ns logic, 5.680ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      7.370ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.454 - 0.451)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.DQ       Tcko                  0.525   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X16Y4.B4       net (fanout=14)       1.247   ok1<21>
    SLICE_X16Y4.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y4.A5       net (fanout=1)        0.196   pipeOuta0/ok2<16>8
    SLICE_X16Y4.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X20Y14.D3      net (fanout=18)       1.554   ok2x<16>
    SLICE_X20Y14.DMUX    Tilo                  0.298   _piperead1
                                                       pipeOuta0/ep_read1
    SLICE_X20Y14.C4      net (fanout=2)        0.402   _piperead1
    SLICE_X20Y14.CMUX    Tilo                  0.298   _piperead1
                                                       pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en1
    RAMB8_X0Y2.ENBRDEN   net (fanout=5)        2.160   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
    RAMB8_X0Y2.CLKBRDCLK Trcck_ENB             0.220   pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.370ns (1.811ns logic, 5.559ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdreout0 (OLOGIC_X14Y0.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.822ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (0.828 - 0.327)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_6 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.CQ       Tcko                  0.525   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X16Y4.B1       net (fanout=13)       1.441   ok1<22>
    SLICE_X16Y4.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y4.A5       net (fanout=1)        0.196   pipeOuta0/ok2<16>8
    SLICE_X16Y4.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y4.C2        net (fanout=18)       1.801   ok2x<16>
    SLICE_X5Y4.C         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.952   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (2.432ns logic, 5.390ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.654ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.828 - 0.313)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X16Y4.B3       net (fanout=16)       1.368   ok1<17>
    SLICE_X16Y4.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y4.A5       net (fanout=1)        0.196   pipeOuta0/ok2<16>8
    SLICE_X16Y4.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y4.C2        net (fanout=18)       1.801   ok2x<16>
    SLICE_X5Y4.C         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.952   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (2.337ns logic, 5.317ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.628ns (Levels of Logic = 3)
  Clock Path Skew:      0.504ns (0.828 - 0.324)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.DQ       Tcko                  0.525   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X16Y4.B4       net (fanout=14)       1.247   ok1<21>
    SLICE_X16Y4.B        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X16Y4.A5       net (fanout=1)        0.196   pipeOuta0/ok2<16>8
    SLICE_X16Y4.A        Tilo                  0.235   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y4.C2        net (fanout=18)       1.801   ok2x<16>
    SLICE_X5Y4.C         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.952   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (2.432ns logic, 5.196ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2 (SLICE_X20Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 to pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.CQ       Tcko                  0.200   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    SLICE_X20Y2.C5       net (fanout=1)        0.061   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>
    SLICE_X20Y2.CLK      Tah         (-Th)    -0.121   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>_rt
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (SLICE_X20Y2.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Destination:          pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 to pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.BQ       Tcko                  0.200   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    SLICE_X20Y2.B5       net (fanout=1)        0.071   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>
    SLICE_X20Y2.CLK      Tah         (-Th)    -0.121   pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>_rt
                                                       pipeoutfifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point ep02/ep_dataout_15 (SLICE_X22Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/hicore/ti_wireupdate (FF)
  Destination:          ep02/ep_dataout_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.088 - 0.068)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/hicore/ti_wireupdate to ep02/ep_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.AMUX     Tshcko                0.238   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/ti_wireupdate
    SLICE_X22Y13.CE      net (fanout=23)       0.290   ok1<28>
    SLICE_X22Y13.CLK     Tckce       (-Th)     0.108   WireIn02<15>
                                                       ep02/ep_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.130ns logic, 0.290ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y2.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y3.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.731ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.199ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=140)      1.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (-4.541ns logic, 6.757ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 1.080   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.438   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.117ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=140)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-1.141ns logic, 2.482ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.336   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.319   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.359ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_3 (SLICE_X26Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.971ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.332ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp84.IMUX.10
    SLICE_X26Y5.B3       net (fanout=13)       3.873   hi_in_7_IBUF
    SLICE_X26Y5.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X20Y7.A4       net (fanout=18)       1.039   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X20Y7.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X26Y8.A4       net (fanout=16)       1.035   okHI/hicore/N2
    SLICE_X26Y8.CLK      Tas                   0.339   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<3>1
                                                       okHI/hicore/ti_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                      8.332ns (2.385ns logic, 5.947ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y8.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X23Y8.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.975ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.317ns (Levels of Logic = 4)
  Clock Path Delay:     1.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp84.IMUX.10
    SLICE_X26Y5.B3       net (fanout=13)       3.873   hi_in_7_IBUF
    SLICE_X26Y5.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X20Y7.A4       net (fanout=18)       1.039   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X20Y7.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X23Y8.A2       net (fanout=16)       0.986   okHI/hicore/N2
    SLICE_X23Y8.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.317ns (2.419ns logic, 5.898ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=140)      0.834   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (-3.906ns logic, 5.143ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_4 (SLICE_X26Y7.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.998ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.305ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp84.IMUX.10
    SLICE_X21Y8.A5       net (fanout=13)       3.893   hi_in_7_IBUF
    SLICE_X21Y8.A        Tilo                  0.259   okHI/hicore/N10
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X23Y7.C2       net (fanout=1)        0.791   okHI/hicore/N10
    SLICE_X23Y7.C        Tilo                  0.259   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X26Y7.C2       net (fanout=8)        1.207   okHI/hicore/N20
    SLICE_X26Y7.CLK      Tas                   0.339   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      8.305ns (2.414ns logic, 5.891ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y7.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X27Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.164ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.892ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp84.IMUX.10
    SLICE_X27Y3.B5       net (fanout=13)       1.974   hi_in_7_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.918ns logic, 1.974ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_write (SLICE_X26Y5.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.219ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.943ns (Levels of Logic = 2)
  Clock Path Delay:     0.949ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp84.IMUX.10
    SLICE_X26Y5.C5       net (fanout=13)       1.983   hi_in_7_IBUF
    SLICE_X26Y5.CLK      Tah         (-Th)    -0.197   ok1<27>
                                                       okHI/hicore/state_state[31]_GND_1_o_Select_90_o1
                                                       okHI/hicore/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.960ns logic, 1.983ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y5.CLK      net (fanout=140)      0.611   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (-1.675ns logic, 2.624ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd12 (SLICE_X27Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.224ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.952ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp84.IMUX.10
    SLICE_X27Y3.B5       net (fanout=13)       1.974   hi_in_7_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd12_rstpot
                                                       okHI/hicore/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.978ns logic, 1.974ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.387ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_4 (SLICE_X26Y7.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.943ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.360ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp84.IMUX.9
    SLICE_X21Y8.A1       net (fanout=13)       3.948   hi_in_6_IBUF
    SLICE_X21Y8.A        Tilo                  0.259   okHI/hicore/N10
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X23Y7.C2       net (fanout=1)        0.791   okHI/hicore/N10
    SLICE_X23Y7.C        Tilo                  0.259   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X26Y7.C2       net (fanout=8)        1.207   okHI/hicore/N20
    SLICE_X26Y7.CLK      Tas                   0.339   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      8.360ns (2.414ns logic, 5.946ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y7.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X26Y7.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.035ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.268ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp84.IMUX.9
    SLICE_X21Y8.A1       net (fanout=13)       3.948   hi_in_6_IBUF
    SLICE_X21Y8.A        Tilo                  0.259   okHI/hicore/N10
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X23Y7.C2       net (fanout=1)        0.791   okHI/hicore/N10
    SLICE_X23Y7.C        Tilo                  0.259   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X26Y7.B3       net (fanout=8)        1.115   okHI/hicore/N20
    SLICE_X26Y7.CLK      Tas                   0.339   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      8.268ns (2.414ns logic, 5.854ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y7.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_3 (SLICE_X26Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.057ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.246ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp84.IMUX.9
    SLICE_X26Y5.B1       net (fanout=13)       3.787   hi_in_6_IBUF
    SLICE_X26Y5.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X20Y7.A4       net (fanout=18)       1.039   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X20Y7.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X26Y8.A4       net (fanout=16)       1.035   okHI/hicore/N2
    SLICE_X26Y8.CLK      Tas                   0.339   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<3>1
                                                       okHI/hicore/ti_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (2.385ns logic, 5.861ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y8.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_wireupdate (SLICE_X20Y8.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.935ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.637ns (Levels of Logic = 2)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp84.IMUX.9
    SLICE_X20Y8.A3       net (fanout=13)       1.753   hi_in_6_IBUF
    SLICE_X20Y8.CLK      Tah         (-Th)    -0.121   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[1]_MUX_50_o11
                                                       okHI/hicore/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.884ns logic, 1.753ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y8.CLK      net (fanout=140)      0.589   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.675ns logic, 2.602ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X26Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.947ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.668ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp84.IMUX.9
    SLICE_X26Y5.D5       net (fanout=13)       1.713   hi_in_6_IBUF
    SLICE_X26Y5.D        Tilo                  0.156   ok1<27>
                                                       okHI/hicore/reset_inv1
    SLICE_X26Y6.CE       net (fanout=8)        0.140   okHI/hicore/reset_inv
    SLICE_X26Y6.CLK      Tckce       (-Th)     0.104   ok1<22>
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.815ns logic, 1.853ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y6.CLK      net (fanout=140)      0.608   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.675ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd1 (SLICE_X27Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.955ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.681ns (Levels of Logic = 2)
  Clock Path Delay:     0.951ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp84.IMUX.9
    SLICE_X26Y5.D5       net (fanout=13)       1.713   hi_in_6_IBUF
    SLICE_X26Y5.DMUX     Tilo                  0.191   ok1<27>
                                                       okHI/hicore/reset<3>1
    SLICE_X27Y4.SR       net (fanout=8)        0.141   okHI/hicore/reset
    SLICE_X27Y4.CLK      Tcksr       (-Th)     0.127   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.827ns logic, 1.854ns route)
                                                       (30.8% logic, 69.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y4.CLK      net (fanout=140)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (-1.675ns logic, 2.626ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.967ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_3 (SLICE_X26Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.363ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.940ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp84.IMUX.8
    SLICE_X26Y5.B5       net (fanout=14)       3.481   hi_in_5_IBUF
    SLICE_X26Y5.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X20Y7.A4       net (fanout=18)       1.039   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X20Y7.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X26Y8.A4       net (fanout=16)       1.035   okHI/hicore/N2
    SLICE_X26Y8.CLK      Tas                   0.339   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<3>1
                                                       okHI/hicore/ti_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                      7.940ns (2.385ns logic, 5.555ns route)
                                                       (30.0% logic, 70.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y8.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X23Y8.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.367ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.925ns (Levels of Logic = 4)
  Clock Path Delay:     1.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp84.IMUX.8
    SLICE_X26Y5.B5       net (fanout=14)       3.481   hi_in_5_IBUF
    SLICE_X26Y5.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X20Y7.A4       net (fanout=18)       1.039   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X20Y7.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X23Y8.A2       net (fanout=16)       0.986   okHI/hicore/N2
    SLICE_X23Y8.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      7.925ns (2.419ns logic, 5.506ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y8.CLK      net (fanout=140)      0.834   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (-3.906ns logic, 5.143ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_6 (SLICE_X26Y8.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.433ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.870ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp84.IMUX.8
    SLICE_X26Y5.B5       net (fanout=14)       3.481   hi_in_5_IBUF
    SLICE_X26Y5.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X20Y7.A4       net (fanout=18)       1.039   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X20Y7.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X26Y8.D5       net (fanout=16)       0.965   okHI/hicore/N2
    SLICE_X26Y8.CLK      Tas                   0.339   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<6>1
                                                       okHI/hicore/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (2.385ns logic, 5.485ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y8.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X27Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.733ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.461ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp84.IMUX.8
    SLICE_X27Y3.A4       net (fanout=14)       1.483   hi_in_5_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (0.978ns logic, 1.483ns route)
                                                       (39.7% logic, 60.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X27Y3.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.744ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.472ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp84.IMUX.8
    SLICE_X27Y3.B1       net (fanout=14)       1.554   hi_in_5_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.918ns logic, 1.554ns route)
                                                       (37.1% logic, 62.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd12 (SLICE_X27Y3.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.804ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp84.IMUX.8
    SLICE_X27Y3.B1       net (fanout=14)       1.554   hi_in_5_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd12_rstpot
                                                       okHI/hicore/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.978ns logic, 1.554ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.845ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_4 (SLICE_X26Y7.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.485ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.818ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp84.IMUX.7
    SLICE_X21Y8.A4       net (fanout=13)       3.406   hi_in_4_IBUF
    SLICE_X21Y8.A        Tilo                  0.259   okHI/hicore/N10
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X23Y7.C2       net (fanout=1)        0.791   okHI/hicore/N10
    SLICE_X23Y7.C        Tilo                  0.259   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X26Y7.C2       net (fanout=8)        1.207   okHI/hicore/N20
    SLICE_X26Y7.CLK      Tas                   0.339   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.818ns (2.414ns logic, 5.404ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y7.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X26Y7.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.726ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp84.IMUX.7
    SLICE_X21Y8.A4       net (fanout=13)       3.406   hi_in_4_IBUF
    SLICE_X21Y8.A        Tilo                  0.259   okHI/hicore/N10
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X23Y7.C2       net (fanout=1)        0.791   okHI/hicore/N10
    SLICE_X23Y7.C        Tilo                  0.259   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X26Y7.B3       net (fanout=8)        1.115   okHI/hicore/N20
    SLICE_X26Y7.CLK      Tas                   0.339   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.414ns logic, 5.312ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y7.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_3 (SLICE_X26Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.652ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.651ns (Levels of Logic = 4)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp84.IMUX.7
    SLICE_X26Y5.B6       net (fanout=13)       3.192   hi_in_4_IBUF
    SLICE_X26Y5.B        Tilo                  0.254   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X20Y7.A4       net (fanout=18)       1.039   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X20Y7.A        Tilo                  0.235   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X26Y8.A4       net (fanout=16)       1.035   okHI/hicore/N2
    SLICE_X26Y8.CLK      Tas                   0.339   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<3>1
                                                       okHI/hicore/ti_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (2.385ns logic, 5.266ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y8.CLK      net (fanout=140)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X27Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.719ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.447ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp84.IMUX.7
    SLICE_X27Y3.A3       net (fanout=13)       1.469   hi_in_4_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.978ns logic, 1.469ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X27Y3.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.764ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.492ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp84.IMUX.7
    SLICE_X27Y3.B2       net (fanout=13)       1.574   hi_in_4_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.918ns logic, 1.574ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd12 (SLICE_X27Y3.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.824ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.552ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp84.IMUX.7
    SLICE_X27Y3.B2       net (fanout=13)       1.574   hi_in_4_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd12_rstpot
                                                       okHI/hicore/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.978ns logic, 1.574ns route)
                                                       (38.3% logic, 61.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.719ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X26Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.411ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.702ns (Levels of Logic = 2)
  Clock Path Delay:     1.258ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp84.IMUX.6
    SLICE_X24Y3.D5       net (fanout=1)        3.616   hi_in_3_IBUF
    SLICE_X24Y3.D        Tilo                  0.235   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X26Y3.SR       net (fanout=1)        0.824   okHI/hicore/hi_in<3>_0
    SLICE_X26Y3.CLK      Tsrck                 0.470   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.702ns (2.262ns logic, 4.440ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.855   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (-3.906ns logic, 5.164ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X26Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.453ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.660ns (Levels of Logic = 2)
  Clock Path Delay:     1.258ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp84.IMUX.6
    SLICE_X24Y3.D5       net (fanout=1)        3.616   hi_in_3_IBUF
    SLICE_X24Y3.D        Tilo                  0.235   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X26Y3.SR       net (fanout=1)        0.824   okHI/hicore/hi_in<3>_0
    SLICE_X26Y3.CLK      Tsrck                 0.428   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (2.220ns logic, 4.440ns route)
                                                       (33.3% logic, 66.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.855   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (-3.906ns logic, 5.164ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X26Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.612ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.499ns (Levels of Logic = 2)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp84.IMUX.6
    SLICE_X24Y3.D5       net (fanout=1)        3.616   hi_in_3_IBUF
    SLICE_X24Y3.DMUX     Tilo                  0.298   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X26Y4.SR       net (fanout=1)        0.558   okHI/hicore/hi_in<3>_2
    SLICE_X26Y4.CLK      Tsrck                 0.470   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.499ns (2.325ns logic, 4.174ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y4.CLK      net (fanout=140)      0.853   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.906ns logic, 5.162ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X26Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.429ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.955ns (Levels of Logic = 2)
  Clock Path Delay:     0.951ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp84.IMUX.6
    SLICE_X24Y3.D5       net (fanout=1)        1.761   hi_in_3_IBUF
    SLICE_X24Y3.DMUX     Tilo                  0.183   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X26Y4.SR       net (fanout=1)        0.230   okHI/hicore/hi_in<3>_2
    SLICE_X26Y4.CLK      Tcksr       (-Th)    -0.018   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.964ns logic, 1.991ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y4.CLK      net (fanout=140)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (-1.675ns logic, 2.626ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X26Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.438ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.964ns (Levels of Logic = 2)
  Clock Path Delay:     0.951ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp84.IMUX.6
    SLICE_X24Y3.D5       net (fanout=1)        1.761   hi_in_3_IBUF
    SLICE_X24Y3.DMUX     Tilo                  0.183   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X26Y4.SR       net (fanout=1)        0.230   okHI/hicore/hi_in<3>_2
    SLICE_X26Y4.CLK      Tcksr       (-Th)    -0.027   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (0.973ns logic, 1.991ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y4.CLK      net (fanout=140)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (-1.675ns logic, 2.626ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X26Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.556ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.084ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp84.IMUX.6
    SLICE_X24Y3.D5       net (fanout=1)        1.761   hi_in_3_IBUF
    SLICE_X24Y3.D        Tilo                  0.142   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X26Y3.SR       net (fanout=1)        0.400   okHI/hicore/hi_in<3>_0
    SLICE_X26Y3.CLK      Tcksr       (-Th)    -0.018   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (0.923ns logic, 2.161ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.336ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X26Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.794ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.317ns (Levels of Logic = 2)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp84.IMUX.5
    SLICE_X26Y3.D3       net (fanout=2)        3.646   hi_in_2_IBUF
    SLICE_X26Y3.DMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X26Y4.AX       net (fanout=2)        0.703   okHI/hicore/state_N3
    SLICE_X26Y4.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (1.968ns logic, 4.349ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y4.CLK      net (fanout=140)      0.853   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.906ns logic, 5.162ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X26Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.895ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.218ns (Levels of Logic = 2)
  Clock Path Delay:     1.258ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp84.IMUX.5
    SLICE_X26Y3.D3       net (fanout=2)        3.646   hi_in_2_IBUF
    SLICE_X26Y3.DMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X26Y3.AX       net (fanout=2)        0.604   okHI/hicore/state_N3
    SLICE_X26Y3.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (1.968ns logic, 4.250ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.855   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (-3.906ns logic, 5.164ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X27Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.081ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.030ns (Levels of Logic = 3)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp84.IMUX.5
    SLICE_X27Y4.B6       net (fanout=2)        3.611   hi_in_2_IBUF
    SLICE_X27Y4.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X27Y4.A5       net (fanout=1)        0.230   okHI/hicore/N49
    SLICE_X27Y4.CLK      Tas                   0.373   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.030ns (2.189ns logic, 3.841ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y4.CLK      net (fanout=140)      0.853   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.906ns logic, 5.162ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X26Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.217ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp84.IMUX.5
    SLICE_X26Y3.D3       net (fanout=2)        1.785   hi_in_2_IBUF
    SLICE_X26Y3.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.960ns logic, 1.785ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X27Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.416ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.942ns (Levels of Logic = 3)
  Clock Path Delay:     0.951ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp84.IMUX.5
    SLICE_X27Y4.B6       net (fanout=2)        1.742   hi_in_2_IBUF
    SLICE_X27Y4.B        Tilo                  0.156   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X27Y4.A5       net (fanout=1)        0.066   okHI/hicore/N49
    SLICE_X27Y4.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.134ns logic, 1.808ns route)
                                                       (38.5% logic, 61.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y4.CLK      net (fanout=140)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (-1.675ns logic, 2.626ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X26Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.427ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.953ns (Levels of Logic = 2)
  Clock Path Delay:     0.951ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp84.IMUX.5
    SLICE_X26Y3.D3       net (fanout=2)        1.785   hi_in_2_IBUF
    SLICE_X26Y3.D        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X26Y4.DX       net (fanout=1)        0.208   okHI/hicore/state_N4
    SLICE_X26Y4.CLK      Tckdi       (-Th)    -0.041   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.960ns logic, 1.993ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y4.CLK      net (fanout=140)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (-1.675ns logic, 2.626ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.964ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X26Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.166ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.945ns (Levels of Logic = 2)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp84.IMUX.4
    SLICE_X26Y3.D2       net (fanout=2)        3.274   hi_in_1_IBUF
    SLICE_X26Y3.DMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X26Y4.AX       net (fanout=2)        0.703   okHI/hicore/state_N3
    SLICE_X26Y4.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.968ns logic, 3.977ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y4.CLK      net (fanout=140)      0.853   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.906ns logic, 5.162ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X27Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.173ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.938ns (Levels of Logic = 3)
  Clock Path Delay:     1.256ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp84.IMUX.4
    SLICE_X27Y4.B4       net (fanout=2)        3.519   hi_in_1_IBUF
    SLICE_X27Y4.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X27Y4.A5       net (fanout=1)        0.230   okHI/hicore/N49
    SLICE_X27Y4.CLK      Tas                   0.373   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (2.189ns logic, 3.749ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y4.CLK      net (fanout=140)      0.853   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (-3.906ns logic, 5.162ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X26Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.267ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.846ns (Levels of Logic = 2)
  Clock Path Delay:     1.258ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp84.IMUX.4
    SLICE_X26Y3.D2       net (fanout=2)        3.274   hi_in_1_IBUF
    SLICE_X26Y3.DMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X26Y3.AX       net (fanout=2)        0.604   okHI/hicore/state_N3
    SLICE_X26Y3.CLK      Tdick                 0.085   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (1.968ns logic, 3.878ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.855   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (-3.906ns logic, 5.164ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X26Y3.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.011ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp84.IMUX.4
    SLICE_X26Y3.D2       net (fanout=2)        1.579   hi_in_1_IBUF
    SLICE_X26Y3.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.960ns logic, 1.579ns route)
                                                       (37.8% logic, 62.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X26Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.221ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Delay:     0.951ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp84.IMUX.4
    SLICE_X26Y3.D2       net (fanout=2)        1.579   hi_in_1_IBUF
    SLICE_X26Y3.D        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X26Y4.DX       net (fanout=1)        0.208   okHI/hicore/state_N4
    SLICE_X26Y4.CLK      Tckdi       (-Th)    -0.041   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.960ns logic, 1.787ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y4.CLK      net (fanout=140)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (-1.675ns logic, 2.626ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X26Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.270ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.798ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp84.IMUX.4
    SLICE_X26Y3.D2       net (fanout=2)        1.579   hi_in_1_IBUF
    SLICE_X26Y3.DMUX     Tilo                  0.191   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X26Y3.AX       net (fanout=2)        0.224   okHI/hicore/state_N3
    SLICE_X26Y3.CLK      Tckdi       (-Th)    -0.041   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.995ns logic, 1.803ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=140)      0.615   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-1.675ns logic, 2.628ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.842ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp82.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp85.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=140)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.906ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp82.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp85.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=140)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.906ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[8].fdrein0 (ILOGIC_X3Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.776ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<8> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R5.I                 Tiopi                 1.557   hi_inout<8>
                                                       hi_inout<8>
                                                       okHI/delays[8].iobf0/IBUF
                                                       ProtoComp82.IMUX.8
    IODELAY_X3Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<8>
    IODELAY_X3Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[8].iodelay_inst
                                                       okHI/delays[8].iodelay_inst
    ILOGIC_X3Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<8>
    ILOGIC_X3Y1.CLK0     Tidockd               0.532   okHI/hi_datain<8>
                                                       ProtoComp85.D2OFFBYP_SRC.8
                                                       okHI/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X3Y1.CLK0     net (fanout=140)      1.373   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (-3.906ns logic, 5.682ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X15Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp82.IMUX.13
    IODELAY_X15Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<13>
    IODELAY_X15Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X15Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<13>
    ILOGIC_X15Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<13>
                                                       ProtoComp85.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y2.CLK0    net (fanout=140)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.675ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp82.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp85.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=140)      0.823   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.675ns logic, 2.836ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdrein0 (ILOGIC_X15Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<14> (PAD)
  Destination:          okHI/delays[14].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<14> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 0.763   hi_inout<14>
                                                       hi_inout<14>
                                                       okHI/delays[14].iobf0/IBUF
                                                       ProtoComp82.IMUX.14
    IODELAY_X15Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<14>
    IODELAY_X15Y3.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[14].iodelay_inst
                                                       okHI/delays[14].iodelay_inst
    ILOGIC_X15Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<14>
    ILOGIC_X15Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<14>
                                                       ProtoComp85.D2OFFBYP_SRC.14
                                                       okHI/delays[14].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y3.CLK0    net (fanout=140)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.675ns logic, 2.838ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.723ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (P12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=140)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    P12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<13>
    P12.PAD              Tioop                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.288ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=140)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    P12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<13>
    P12.PAD              Tiotp                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (N12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout0 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=140)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout0 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    N12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<14>
    N12.PAD              Tioop                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.288ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout1 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=140)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout1 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout1
    N12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<14>
    N12.PAD              Tiotp                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (P9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.910ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.205ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=140)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (-4.541ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    P9.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<3>
    P9.PAD               Tioop                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.291ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.205ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=140)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (-4.541ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    P9.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<3>
    P9.PAD               Tiotp                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=140)      0.563   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.141ns logic, 2.432ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.908ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=140)      0.563   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.141ns logic, 2.432ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=140)      0.563   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.141ns logic, 2.432ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.908ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=140)      0.563   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.141ns logic, 2.432ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (R5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.054ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=140)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.141ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout0
    R5.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<8>
    R5.PAD               Tioop                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp84.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=140)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.141ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout1
    R5.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<8>
    R5.PAD               Tiotp                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      7.750ns|            0|            0|            3|         3705|
| TS_okHI_dcm_clk0              |     20.830ns|      7.750ns|          N/A|            0|            0|         3705|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    4.964(R)|      SLOW  |   -1.311(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.336(R)|      SLOW  |   -1.517(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.719(R)|      SLOW  |   -1.729(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    6.845(R)|      SLOW  |   -1.219(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    6.967(R)|      SLOW  |   -1.233(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    7.387(R)|      SLOW  |   -1.435(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    7.359(R)|      SLOW  |   -1.664(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.741(R)|      SLOW  |   -1.012(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.793(R)|      SLOW  |   -1.064(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.630(R)|      SLOW  |         2.908(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.630(R)|      SLOW  |         2.908(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.679(R)|      SLOW  |         2.957(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.720(R)|      SLOW  |         2.998(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.720(R)|      SLOW  |         2.998(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.670(R)|      SLOW  |         2.948(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.668(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.723(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.723(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.679(R)|      SLOW  |         2.957(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.731(R)|      SLOW  |         3.117(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.372|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    7.750|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.695; Ideal Clock Offset To Actual Clock 1.596; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    7.359(R)|      SLOW  |   -1.664(R)|      FAST  |    5.971|    9.164|       -1.596|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.359|         -  |      -1.664|         -  |    5.971|    9.164|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.952; Ideal Clock Offset To Actual Clock 1.496; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    7.387(R)|      SLOW  |   -1.435(R)|      FAST  |    5.943|    8.935|       -1.496|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.387|         -  |      -1.435|         -  |    5.943|    8.935|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.734; Ideal Clock Offset To Actual Clock 1.185; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    6.967(R)|      SLOW  |   -1.233(R)|      FAST  |    6.363|    8.733|       -1.185|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.967|         -  |      -1.233|         -  |    6.363|    8.733|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.626; Ideal Clock Offset To Actual Clock 1.117; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    6.845(R)|      SLOW  |   -1.219(R)|      FAST  |    6.485|    8.719|       -1.117|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.845|         -  |      -1.219|         -  |    6.485|    8.719|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.990; Ideal Clock Offset To Actual Clock 0.009; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.719(R)|      SLOW  |   -1.729(R)|      FAST  |    8.411|    8.429|       -0.009|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.719|         -  |      -1.729|         -  |    8.411|    8.429|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.819; Ideal Clock Offset To Actual Clock -0.289; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.336(R)|      SLOW  |   -1.517(R)|      FAST  |    8.794|    8.217|        0.289|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.336|         -  |      -1.517|         -  |    8.794|    8.217|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.653; Ideal Clock Offset To Actual Clock -0.578; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    4.964(R)|      SLOW  |   -1.311(R)|      FAST  |    9.166|    8.011|        0.578|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.964|         -  |      -1.311|         -  |    9.166|    8.011|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 4.830; Ideal Clock Offset To Actual Clock -1.488; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<1>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<2>       |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |    4.044|    1.057|        1.493|
hi_inout<3>       |    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |    4.087|    1.014|        1.536|
hi_inout<4>       |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<5>       |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |    4.027|    1.074|        1.477|
hi_inout<6>       |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |    4.034|    1.067|        1.483|
hi_inout<7>       |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |    4.034|    1.067|        1.483|
hi_inout<8>       |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |    4.025|    1.076|        1.475|
hi_inout<9>       |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<10>      |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<11>      |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<12>      |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |    4.083|    1.018|        1.533|
hi_inout<13>      |    5.741(R)|      SLOW  |   -1.012(R)|      FAST  |    4.089|    1.012|        1.539|
hi_inout<14>      |    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |    4.087|    1.014|        1.536|
hi_inout<15>      |    5.793(R)|      SLOW  |   -1.064(R)|      FAST  |    4.037|    1.064|        1.487|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.842|         -  |      -1.012|         -  |    3.988|    1.012|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.731|      SLOW  |        3.117|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.093 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.630|      SLOW  |        2.908|      FAST  |         0.000|
hi_inout<1>                                    |        6.630|      SLOW  |        2.908|      FAST  |         0.000|
hi_inout<2>                                    |        6.679|      SLOW  |        2.957|      FAST  |         0.049|
hi_inout<3>                                    |        6.720|      SLOW  |        2.998|      FAST  |         0.090|
hi_inout<4>                                    |        6.720|      SLOW  |        2.998|      FAST  |         0.090|
hi_inout<5>                                    |        6.670|      SLOW  |        2.948|      FAST  |         0.040|
hi_inout<6>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.047|
hi_inout<7>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.047|
hi_inout<8>                                    |        6.668|      SLOW  |        2.946|      FAST  |         0.038|
hi_inout<9>                                    |        6.675|      SLOW  |        2.953|      FAST  |         0.045|
hi_inout<10>                                   |        6.675|      SLOW  |        2.953|      FAST  |         0.045|
hi_inout<11>                                   |        6.718|      SLOW  |        2.996|      FAST  |         0.088|
hi_inout<12>                                   |        6.718|      SLOW  |        2.996|      FAST  |         0.088|
hi_inout<13>                                   |        6.723|      SLOW  |        3.001|      FAST  |         0.093|
hi_inout<14>                                   |        6.723|      SLOW  |        3.001|      FAST  |         0.093|
hi_inout<15>                                   |        6.679|      SLOW  |        2.957|      FAST  |         0.049|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 377  Score: 377633  (Setup/Max: 377633, Hold: 0)

Constraints cover 78775 paths, 0 nets, and 6697 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   7.387ns
   Minimum output required time after clock:   6.731ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 11 15:58:17 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



