============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 19:31:06 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(112)
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_interconnect.v
RUN-1001 : Project manager successfully analyzed 41 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.293738s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (94.2%)

RUN-1004 : used memory is 255 MB, reserved memory is 229 MB, peak memory is 259 MB
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 71485435674624"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17523466567680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 11385/19 useful/useless nets, 9297/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 11206/8 useful/useless nets, 9566/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 11190/16 useful/useless nets, 9554/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 11042/15 useful/useless nets, 9406/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  5.011088s wall, 4.671875s user + 0.031250s system = 4.703125s CPU (93.9%)

RUN-1004 : used memory is 268 MB, reserved memory is 240 MB, peak memory is 270 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 14 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 11352/2 useful/useless nets, 9717/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 43605, tnet num: 11352, tinst num: 9716, tnode num: 60240, tedge num: 70851.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11352 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  6.568583s wall, 6.062500s user + 0.062500s system = 6.125000s CPU (93.2%)

RUN-1004 : used memory is 281 MB, reserved memory is 261 MB, peak memory is 351 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  11.728407s wall, 10.843750s user + 0.125000s system = 10.968750s CPU (93.5%)

RUN-1004 : used memory is 281 MB, reserved memory is 262 MB, peak memory is 351 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel5_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel0_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel1_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel2_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel3_syn_2" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel0_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel1_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel2_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel3_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel5_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 14 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel5_syn_2 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel0_syn_2 to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel1_syn_2 to drive 9 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel2_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel3_syn_2 to drive 8 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 9206 instances
RUN-0007 : 2602 luts, 5290 seqs, 772 mslices, 433 lslices, 73 pads, 20 brams, 2 dsps
RUN-1001 : There are total 10841 nets
RUN-1001 : 7919 nets have 2 pins
RUN-1001 : 2238 nets have [3 - 5] pins
RUN-1001 : 464 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     130     
RUN-1001 :   No   |  No   |  Yes  |    4294     
RUN-1001 :   No   |  Yes  |  No   |     122     
RUN-1001 :   Yes  |  No   |  No   |     139     
RUN-1001 :   Yes  |  No   |  Yes  |     605     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    14   |  26   |     19     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 54
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9204 instances, 2602 luts, 5290 seqs, 1205 slices, 231 macros(1205 instances: 772 mslices 433 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 4168 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 42493, tnet num: 10839, tinst num: 9204, tnode num: 59029, tedge num: 69747.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.987544s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (90.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.36242e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9204.
PHY-3001 : Level 1 #clusters 1978.
PHY-3001 : End clustering;  0.049383s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (63.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 762527, overlap = 158.938
PHY-3002 : Step(2): len = 714232, overlap = 189.344
PHY-3002 : Step(3): len = 444208, overlap = 246.5
PHY-3002 : Step(4): len = 397769, overlap = 297.656
PHY-3002 : Step(5): len = 286616, overlap = 379.219
PHY-3002 : Step(6): len = 255236, overlap = 413.781
PHY-3002 : Step(7): len = 200599, overlap = 489.344
PHY-3002 : Step(8): len = 177941, overlap = 505.438
PHY-3002 : Step(9): len = 150818, overlap = 543
PHY-3002 : Step(10): len = 134828, overlap = 592.875
PHY-3002 : Step(11): len = 116537, overlap = 605.531
PHY-3002 : Step(12): len = 109006, overlap = 616.906
PHY-3002 : Step(13): len = 97105.5, overlap = 625.938
PHY-3002 : Step(14): len = 88804.6, overlap = 648.281
PHY-3002 : Step(15): len = 81146.4, overlap = 676.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00369e-06
PHY-3002 : Step(16): len = 86604.2, overlap = 660.281
PHY-3002 : Step(17): len = 108398, overlap = 616.25
PHY-3002 : Step(18): len = 100260, overlap = 584.5
PHY-3002 : Step(19): len = 108675, overlap = 545.594
PHY-3002 : Step(20): len = 102543, overlap = 557.375
PHY-3002 : Step(21): len = 106486, overlap = 554.375
PHY-3002 : Step(22): len = 100298, overlap = 549.156
PHY-3002 : Step(23): len = 102656, overlap = 538.156
PHY-3002 : Step(24): len = 97965.5, overlap = 538.188
PHY-3002 : Step(25): len = 99926.2, overlap = 530.312
PHY-3002 : Step(26): len = 95848.5, overlap = 527.25
PHY-3002 : Step(27): len = 98306.6, overlap = 496.25
PHY-3002 : Step(28): len = 94729.8, overlap = 470.625
PHY-3002 : Step(29): len = 96990.1, overlap = 454.312
PHY-3002 : Step(30): len = 92828.5, overlap = 450.375
PHY-3002 : Step(31): len = 94111.6, overlap = 454.125
PHY-3002 : Step(32): len = 89759.4, overlap = 466.75
PHY-3002 : Step(33): len = 90911.3, overlap = 470.062
PHY-3002 : Step(34): len = 88030, overlap = 471.969
PHY-3002 : Step(35): len = 89693.5, overlap = 469.562
PHY-3002 : Step(36): len = 88022.9, overlap = 460.281
PHY-3002 : Step(37): len = 89170.3, overlap = 465.406
PHY-3002 : Step(38): len = 87079.9, overlap = 486.031
PHY-3002 : Step(39): len = 87641.2, overlap = 491.5
PHY-3002 : Step(40): len = 84130.8, overlap = 494.406
PHY-3002 : Step(41): len = 84465.6, overlap = 494.938
PHY-3002 : Step(42): len = 82511.4, overlap = 495.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.00739e-06
PHY-3002 : Step(43): len = 89740.5, overlap = 463.719
PHY-3002 : Step(44): len = 96638.4, overlap = 444.938
PHY-3002 : Step(45): len = 96362.3, overlap = 403.656
PHY-3002 : Step(46): len = 98859.6, overlap = 366.906
PHY-3002 : Step(47): len = 99179.6, overlap = 364.688
PHY-3002 : Step(48): len = 100524, overlap = 358.469
PHY-3002 : Step(49): len = 100167, overlap = 360.938
PHY-3002 : Step(50): len = 100461, overlap = 350.25
PHY-3002 : Step(51): len = 98935.3, overlap = 340.969
PHY-3002 : Step(52): len = 98754.8, overlap = 336.656
PHY-3002 : Step(53): len = 98194.3, overlap = 346.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.01478e-06
PHY-3002 : Step(54): len = 106086, overlap = 326
PHY-3002 : Step(55): len = 114492, overlap = 301.656
PHY-3002 : Step(56): len = 113284, overlap = 275.406
PHY-3002 : Step(57): len = 114488, overlap = 268.188
PHY-3002 : Step(58): len = 113479, overlap = 277.156
PHY-3002 : Step(59): len = 114071, overlap = 282.719
PHY-3002 : Step(60): len = 112814, overlap = 308.562
PHY-3002 : Step(61): len = 113250, overlap = 303.875
PHY-3002 : Step(62): len = 112405, overlap = 297.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.02956e-06
PHY-3002 : Step(63): len = 124821, overlap = 284.219
PHY-3002 : Step(64): len = 132008, overlap = 277.406
PHY-3002 : Step(65): len = 132518, overlap = 264.938
PHY-3002 : Step(66): len = 133288, overlap = 254.031
PHY-3002 : Step(67): len = 131572, overlap = 248
PHY-3002 : Step(68): len = 132039, overlap = 243.906
PHY-3002 : Step(69): len = 130861, overlap = 239.125
PHY-3002 : Step(70): len = 131610, overlap = 221.281
PHY-3002 : Step(71): len = 131849, overlap = 219.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.60591e-05
PHY-3002 : Step(72): len = 144264, overlap = 187.5
PHY-3002 : Step(73): len = 153198, overlap = 165.344
PHY-3002 : Step(74): len = 154603, overlap = 172.938
PHY-3002 : Step(75): len = 155610, overlap = 167
PHY-3002 : Step(76): len = 155312, overlap = 156.344
PHY-3002 : Step(77): len = 156706, overlap = 141.438
PHY-3002 : Step(78): len = 155530, overlap = 143.375
PHY-3002 : Step(79): len = 155315, overlap = 152.219
PHY-3002 : Step(80): len = 154756, overlap = 148.281
PHY-3002 : Step(81): len = 154247, overlap = 141.906
PHY-3002 : Step(82): len = 153043, overlap = 150.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.21182e-05
PHY-3002 : Step(83): len = 161801, overlap = 137.812
PHY-3002 : Step(84): len = 167331, overlap = 130.438
PHY-3002 : Step(85): len = 167829, overlap = 122.906
PHY-3002 : Step(86): len = 169396, overlap = 127.094
PHY-3002 : Step(87): len = 169994, overlap = 120.438
PHY-3002 : Step(88): len = 171086, overlap = 122.781
PHY-3002 : Step(89): len = 171348, overlap = 122.938
PHY-3002 : Step(90): len = 171686, overlap = 130.25
PHY-3002 : Step(91): len = 170772, overlap = 133.969
PHY-3002 : Step(92): len = 171065, overlap = 142.156
PHY-3002 : Step(93): len = 169913, overlap = 148.281
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.26614e-05
PHY-3002 : Step(94): len = 176818, overlap = 138.531
PHY-3002 : Step(95): len = 182586, overlap = 137.344
PHY-3002 : Step(96): len = 182385, overlap = 132.125
PHY-3002 : Step(97): len = 184048, overlap = 122.156
PHY-3002 : Step(98): len = 186095, overlap = 113.062
PHY-3002 : Step(99): len = 187646, overlap = 108.25
PHY-3002 : Step(100): len = 187279, overlap = 106.906
PHY-3002 : Step(101): len = 187654, overlap = 100.781
PHY-3002 : Step(102): len = 188107, overlap = 94.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000125323
PHY-3002 : Step(103): len = 195485, overlap = 84.2188
PHY-3002 : Step(104): len = 202350, overlap = 76.0625
PHY-3002 : Step(105): len = 202140, overlap = 73.1562
PHY-3002 : Step(106): len = 202304, overlap = 66.2812
PHY-3002 : Step(107): len = 203934, overlap = 63.2188
PHY-3002 : Step(108): len = 205400, overlap = 60.6875
PHY-3002 : Step(109): len = 206094, overlap = 62.375
PHY-3002 : Step(110): len = 206568, overlap = 61.6875
PHY-3002 : Step(111): len = 206497, overlap = 59.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000250646
PHY-3002 : Step(112): len = 210807, overlap = 49
PHY-3002 : Step(113): len = 214951, overlap = 54.25
PHY-3002 : Step(114): len = 215829, overlap = 56.9688
PHY-3002 : Step(115): len = 216994, overlap = 55.4688
PHY-3002 : Step(116): len = 218173, overlap = 50.875
PHY-3002 : Step(117): len = 219257, overlap = 48.125
PHY-3002 : Step(118): len = 219180, overlap = 47.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000455581
PHY-3002 : Step(119): len = 221702, overlap = 45.25
PHY-3002 : Step(120): len = 224409, overlap = 44.875
PHY-3002 : Step(121): len = 224908, overlap = 42.4375
PHY-3002 : Step(122): len = 225595, overlap = 46.9375
PHY-3002 : Step(123): len = 226952, overlap = 44.6875
PHY-3002 : Step(124): len = 227970, overlap = 44.6875
PHY-3002 : Step(125): len = 227836, overlap = 44.5625
PHY-3002 : Step(126): len = 228316, overlap = 46.625
PHY-3002 : Step(127): len = 228983, overlap = 46.625
PHY-3002 : Step(128): len = 229481, overlap = 42.125
PHY-3002 : Step(129): len = 229233, overlap = 44.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000798784
PHY-3002 : Step(130): len = 230696, overlap = 44.375
PHY-3002 : Step(131): len = 233042, overlap = 42.125
PHY-3002 : Step(132): len = 234081, overlap = 42.3125
PHY-3002 : Step(133): len = 235201, overlap = 42.3125
PHY-3002 : Step(134): len = 235988, overlap = 41.5625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00135265
PHY-3002 : Step(135): len = 237353, overlap = 41.5625
PHY-3002 : Step(136): len = 240552, overlap = 37.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031739s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10841.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 320976, over cnt = 783(2%), over = 3555, worst = 42
PHY-1001 : End global iterations;  0.389839s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 60.65, top5 = 43.01, top10 = 35.12, top15 = 30.15.
PHY-3001 : End congestion estimation;  0.541108s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (66.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.261000s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (71.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.8665e-05
PHY-3002 : Step(137): len = 282987, overlap = 14.7188
PHY-3002 : Step(138): len = 280493, overlap = 7.125
PHY-3002 : Step(139): len = 280975, overlap = 6.6875
PHY-3002 : Step(140): len = 274647, overlap = 8.90625
PHY-3002 : Step(141): len = 274360, overlap = 10.5625
PHY-3002 : Step(142): len = 271324, overlap = 8.40625
PHY-3002 : Step(143): len = 270654, overlap = 6.09375
PHY-3002 : Step(144): len = 268851, overlap = 5.4375
PHY-3002 : Step(145): len = 263719, overlap = 4.90625
PHY-3002 : Step(146): len = 261753, overlap = 4.1875
PHY-3002 : Step(147): len = 261466, overlap = 4.09375
PHY-3002 : Step(148): len = 260150, overlap = 4.21875
PHY-3002 : Step(149): len = 259800, overlap = 3.84375
PHY-3002 : Step(150): len = 257517, overlap = 2.625
PHY-3002 : Step(151): len = 258045, overlap = 2.125
PHY-3002 : Step(152): len = 256562, overlap = 2
PHY-3002 : Step(153): len = 256601, overlap = 2
PHY-3002 : Step(154): len = 255510, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 169/10841.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 300584, over cnt = 1074(3%), over = 4541, worst = 31
PHY-1001 : End global iterations;  0.730280s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (92.0%)

PHY-1001 : Congestion index: top1 = 56.06, top5 = 43.48, top10 = 36.08, top15 = 31.62.
PHY-3001 : End congestion estimation;  0.887547s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (91.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.280624s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (94.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.42052e-05
PHY-3002 : Step(155): len = 259371, overlap = 93.2188
PHY-3002 : Step(156): len = 260237, overlap = 87.4688
PHY-3002 : Step(157): len = 255261, overlap = 77.625
PHY-3002 : Step(158): len = 255105, overlap = 70.25
PHY-3002 : Step(159): len = 254040, overlap = 64.7188
PHY-3002 : Step(160): len = 252886, overlap = 64.9062
PHY-3002 : Step(161): len = 252580, overlap = 65.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.84104e-05
PHY-3002 : Step(162): len = 253477, overlap = 55.625
PHY-3002 : Step(163): len = 253749, overlap = 55.0625
PHY-3002 : Step(164): len = 257376, overlap = 46.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000176821
PHY-3002 : Step(165): len = 261632, overlap = 39.0625
PHY-3002 : Step(166): len = 264806, overlap = 36.3438
PHY-3002 : Step(167): len = 270890, overlap = 31.5
PHY-3002 : Step(168): len = 272673, overlap = 24.2188
PHY-3002 : Step(169): len = 273070, overlap = 21.5625
PHY-3002 : Step(170): len = 273167, overlap = 21.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 42493, tnet num: 10839, tinst num: 9204, tnode num: 59029, tedge num: 69747.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 206.84 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 657/10841.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328112, over cnt = 1219(3%), over = 4189, worst = 20
PHY-1001 : End global iterations;  0.918689s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (86.7%)

PHY-1001 : Congestion index: top1 = 51.01, top5 = 39.54, top10 = 34.14, top15 = 30.76.
PHY-1001 : End incremental global routing;  1.054676s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (85.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.326770s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.537244s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (90.5%)

OPT-1001 : Current memory(MB): used = 425, reserve = 399, peak = 434.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7948/10841.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328112, over cnt = 1219(3%), over = 4189, worst = 20
PHY-1002 : len = 343136, over cnt = 760(2%), over = 2200, worst = 18
PHY-1002 : len = 360104, over cnt = 144(0%), over = 421, worst = 18
PHY-1002 : len = 364536, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 364384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.521161s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.9%)

PHY-1001 : Congestion index: top1 = 42.61, top5 = 35.06, top10 = 31.28, top15 = 28.89.
OPT-1001 : End congestion update;  0.660692s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.232482s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (94.1%)

OPT-0007 : Start: WNS 999070 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.893386s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (97.9%)

OPT-1001 : Current memory(MB): used = 429, reserve = 404, peak = 434.
OPT-1001 : End physical optimization;  3.354394s wall, 3.171875s user + 0.031250s system = 3.203125s CPU (95.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2602 LUT to BLE ...
SYN-4008 : Packed 2602 LUT and 1699 SEQ to BLE.
SYN-4003 : Packing 3591 remaining SEQ's ...
SYN-4005 : Packed 1012 SEQ with LUT/SLICE
SYN-4006 : 220 single LUT's are left
SYN-4006 : 2579 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 5181/6655 primitive instances ...
PHY-3001 : End packing;  0.569984s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.7%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 4059 instances
RUN-1001 : 1975 mslices, 1975 lslices, 73 pads, 20 brams, 2 dsps
RUN-1001 : There are total 9298 nets
RUN-1001 : 6463 nets have 2 pins
RUN-1001 : 2141 nets have [3 - 5] pins
RUN-1001 : 486 nets have [6 - 10] pins
RUN-1001 : 132 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4057 instances, 3950 slices, 231 macros(1205 instances: 772 mslices 433 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 2202 pins
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 278567, Over = 73.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3852/9298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 353320, over cnt = 478(1%), over = 719, worst = 5
PHY-1002 : len = 354816, over cnt = 296(0%), over = 396, worst = 4
PHY-1002 : len = 357176, over cnt = 120(0%), over = 158, worst = 4
PHY-1002 : len = 358776, over cnt = 34(0%), over = 40, worst = 3
PHY-1002 : len = 359328, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : End global iterations;  0.641097s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (63.4%)

PHY-1001 : Congestion index: top1 = 42.03, top5 = 33.91, top10 = 30.02, top15 = 27.57.
PHY-3001 : End congestion estimation;  0.838198s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (74.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 34343, tnet num: 9296, tinst num: 4057, tnode num: 45782, tedge num: 59414.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.136637s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (92.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.67917e-05
PHY-3002 : Step(171): len = 270372, overlap = 73.25
PHY-3002 : Step(172): len = 267515, overlap = 72
PHY-3002 : Step(173): len = 259261, overlap = 80
PHY-3002 : Step(174): len = 255913, overlap = 89
PHY-3002 : Step(175): len = 252922, overlap = 96.75
PHY-3002 : Step(176): len = 250685, overlap = 102.75
PHY-3002 : Step(177): len = 249423, overlap = 109.5
PHY-3002 : Step(178): len = 247869, overlap = 113.25
PHY-3002 : Step(179): len = 247601, overlap = 113.75
PHY-3002 : Step(180): len = 246912, overlap = 113.75
PHY-3002 : Step(181): len = 247074, overlap = 111.75
PHY-3002 : Step(182): len = 246756, overlap = 112
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.35834e-05
PHY-3002 : Step(183): len = 252066, overlap = 103
PHY-3002 : Step(184): len = 253980, overlap = 102.25
PHY-3002 : Step(185): len = 256325, overlap = 95.75
PHY-3002 : Step(186): len = 256906, overlap = 91.75
PHY-3002 : Step(187): len = 257344, overlap = 88
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107167
PHY-3002 : Step(188): len = 262171, overlap = 85.75
PHY-3002 : Step(189): len = 264470, overlap = 81.5
PHY-3002 : Step(190): len = 270706, overlap = 70.5
PHY-3002 : Step(191): len = 269770, overlap = 69.75
PHY-3002 : Step(192): len = 269280, overlap = 66.5
PHY-3002 : Step(193): len = 268434, overlap = 68
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.895856s wall, 0.187500s user + 0.828125s system = 1.015625s CPU (53.6%)

PHY-3001 : Trial Legalized: Len = 305665
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 333/9298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 361208, over cnt = 776(2%), over = 1259, worst = 9
PHY-1002 : len = 366096, over cnt = 450(1%), over = 649, worst = 6
PHY-1002 : len = 370632, over cnt = 175(0%), over = 255, worst = 6
PHY-1002 : len = 372912, over cnt = 36(0%), over = 55, worst = 4
PHY-1002 : len = 373920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.478038s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (82.5%)

PHY-1001 : Congestion index: top1 = 39.96, top5 = 33.65, top10 = 30.31, top15 = 28.09.
PHY-3001 : End congestion estimation;  1.647559s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (84.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.235155s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.84649e-05
PHY-3002 : Step(194): len = 281751, overlap = 12
PHY-3002 : Step(195): len = 276245, overlap = 27.25
PHY-3002 : Step(196): len = 271966, overlap = 30
PHY-3002 : Step(197): len = 271170, overlap = 30.75
PHY-3002 : Step(198): len = 270906, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011693
PHY-3002 : Step(199): len = 274078, overlap = 29.25
PHY-3002 : Step(200): len = 275824, overlap = 27.5
PHY-3002 : Step(201): len = 278351, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00023386
PHY-3002 : Step(202): len = 283829, overlap = 23.75
PHY-3002 : Step(203): len = 285944, overlap = 22.75
PHY-3002 : Step(204): len = 287914, overlap = 20.5
PHY-3002 : Step(205): len = 288440, overlap = 20.5
PHY-3002 : Step(206): len = 288812, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 300211, Over = 0
PHY-3001 : Spreading special nets. 56 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037783s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.4%)

PHY-3001 : 74 instances has been re-located, deltaX = 14, deltaY = 42, maxDist = 1.
PHY-3001 : Final: Len = 301469, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 34343, tnet num: 9296, tinst num: 4058, tnode num: 45782, tedge num: 59414.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2649/9298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 365072, over cnt = 681(1%), over = 1005, worst = 7
PHY-1002 : len = 367960, over cnt = 417(1%), over = 545, worst = 5
PHY-1002 : len = 371520, over cnt = 159(0%), over = 207, worst = 5
PHY-1002 : len = 372904, over cnt = 72(0%), over = 85, worst = 3
PHY-1002 : len = 374160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.597696s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (74.3%)

PHY-1001 : Congestion index: top1 = 38.32, top5 = 32.42, top10 = 29.50, top15 = 27.43.
PHY-1001 : End incremental global routing;  1.757147s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (76.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.259755s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.194619s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (79.0%)

OPT-1001 : Current memory(MB): used = 437, reserve = 413, peak = 442.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7584/9298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 374160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055942s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.8%)

PHY-1001 : Congestion index: top1 = 38.32, top5 = 32.42, top10 = 29.50, top15 = 27.43.
OPT-1001 : End congestion update;  0.220454s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.195157s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.1%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.415805s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 439, reserve = 415, peak = 442.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.205059s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7584/9298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 374160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.070209s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.8%)

PHY-1001 : Congestion index: top1 = 38.32, top5 = 32.42, top10 = 29.50, top15 = 27.43.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.211944s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 37.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.323780s wall, 3.703125s user + 0.031250s system = 3.734375s CPU (86.4%)

RUN-1003 : finish command "place" in  24.737225s wall, 17.234375s user + 2.890625s system = 20.125000s CPU (81.4%)

RUN-1004 : used memory is 413 MB, reserved memory is 387 MB, peak memory is 442 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.355639s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (142.9%)

RUN-1004 : used memory is 413 MB, reserved memory is 388 MB, peak memory is 467 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4060 instances
RUN-1001 : 1975 mslices, 1975 lslices, 73 pads, 20 brams, 2 dsps
RUN-1001 : There are total 9298 nets
RUN-1001 : 6463 nets have 2 pins
RUN-1001 : 2141 nets have [3 - 5] pins
RUN-1001 : 486 nets have [6 - 10] pins
RUN-1001 : 132 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 34343, tnet num: 9296, tinst num: 4058, tnode num: 45782, tedge num: 59414.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.019612s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (76.6%)

RUN-1004 : used memory is 428 MB, reserved memory is 405 MB, peak memory is 467 MB
PHY-1001 : 1975 mslices, 1975 lslices, 73 pads, 20 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 354992, over cnt = 763(2%), over = 1199, worst = 8
PHY-1002 : len = 359528, over cnt = 432(1%), over = 588, worst = 7
PHY-1002 : len = 364792, over cnt = 117(0%), over = 149, worst = 6
PHY-1002 : len = 366656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.343496s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (88.4%)

PHY-1001 : Congestion index: top1 = 37.63, top5 = 32.12, top10 = 29.01, top15 = 26.93.
PHY-1001 : End global routing;  1.567770s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (88.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 463, reserve = 439, peak = 467.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : Current memory(MB): used = 717, reserve = 696, peak = 717.
PHY-1001 : End build detailed router design. 3.772017s wall, 3.453125s user + 0.046875s system = 3.500000s CPU (92.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 160080, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 5.941718s wall, 5.453125s user + 0.000000s system = 5.453125s CPU (91.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 160112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.509509s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (79.7%)

PHY-1001 : Current memory(MB): used = 751, reserve = 731, peak = 751.
PHY-1001 : End phase 1; 6.460863s wall, 5.859375s user + 0.000000s system = 5.859375s CPU (90.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 1.11813e+06, over cnt = 145(0%), over = 145, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 753, reserve = 732, peak = 753.
PHY-1001 : End initial routed; 16.090942s wall, 15.906250s user + 0.125000s system = 16.031250s CPU (99.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8308(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.311026s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (95.3%)

PHY-1001 : Current memory(MB): used = 762, reserve = 742, peak = 762.
PHY-1001 : End phase 2; 17.402107s wall, 17.140625s user + 0.140625s system = 17.281250s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.11813e+06, over cnt = 145(0%), over = 145, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.034011s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.11635e+06, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.173502s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (54.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.11633e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.112884s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (83.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.11626e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.074978s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8308(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.360478s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (87.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 28 nets
PHY-1001 : End commit to database; 0.875653s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (89.2%)

PHY-1001 : Current memory(MB): used = 808, reserve = 789, peak = 808.
PHY-1001 : End phase 3; 2.801490s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (85.3%)

PHY-1003 : Routed, final wirelength = 1.11626e+06
PHY-1001 : Current memory(MB): used = 810, reserve = 791, peak = 810.
PHY-1001 : End export database. 0.028019s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.8%)

PHY-1001 : End detail routing;  30.742789s wall, 29.140625s user + 0.187500s system = 29.328125s CPU (95.4%)

RUN-1003 : finish command "route" in  33.762293s wall, 31.640625s user + 0.218750s system = 31.859375s CPU (94.4%)

RUN-1004 : used memory is 808 MB, reserved memory is 789 MB, peak memory is 810 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        14
  #input                    7
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     5059   out of  19600   25.81%
#reg                     5305   out of  19600   27.07%
#le                      7637
  #lut only              2332   out of   7637   30.54%
  #reg only              2578   out of   7637   33.76%
  #lut&reg               2727   out of   7637   35.71%
#dsp                        2   out of     29    6.90%
#bram                      14   out of     64   21.88%
  #bram9k                  14
  #fifo9k                   0
#bram32k                    6   out of     16   37.50%
#pad                       18   out of    188    9.57%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       9   out of     16   56.25%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                         Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                     2318
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                     174
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                     155
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                               87
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/reg2_syn_49.q0         59
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                               54
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                     41
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                     23
#9        u_hdmi_top/isp_interconnect/sel5_syn_2      GCLK               mslice             u_hdmi_top/isp_interconnect/reg5_syn_126.f0    12
#10       u_hdmi_top/isp_interconnect/sel0_syn_2      GCLK               mslice             u_hdmi_top/isp_interconnect/reg5_syn_123.f1    9
#11       u_hdmi_top/isp_interconnect/sel1_syn_2      GCLK               lslice             u_hdmi_top/dpc/reg27_syn_78.f1                 5
#12       u_hdmi_top/isp_interconnect/sel3_syn_2      GCLK               lslice             u_hdmi_top/dpc/reg22_syn_71.f0                 5
#13       u_hdmi_top/isp_interconnect/sel2_syn_2      GCLK               mslice             u_hdmi_top/isp_interconnect/reg5_syn_123.f0    4
#14       u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                     0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     ISP_mode[3]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[2]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[1]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[0]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |7637   |3854    |1205    |5309    |20      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |535    |294     |100     |361     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |160    |99      |40      |82      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |13     |13      |0       |13      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |134    |84      |40      |56      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |13     |2       |0       |13      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |375    |195     |60      |279     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |147    |67      |18      |121     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |14     |2       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |22      |0       |39      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |140    |67      |18      |115     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |6       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |20      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |22      |0       |35      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |6062   |2887    |887     |4329    |16      |2       |
|    awb                             |ISP_awb_top                                |546    |420     |52      |400     |0       |2       |
|      cal_awb                       |alg_awb                                    |344    |310     |34      |230     |0       |0       |
|        div_bgain                   |shift_div                                  |310    |289     |21      |220     |0       |0       |
|      stat                          |isp_stat_awb                               |176    |84      |18      |144     |0       |0       |
|      wb                            |isp_wb                                     |26     |26      |0       |26      |0       |2       |
|    debayer_l                       |isp_debayer_l                              |180    |89      |34      |125     |4       |0       |
|      linebuffer                    |shift_register                             |53     |29      |16      |23      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |3      |3       |0       |1       |2       |0       |
|    debayer_m                       |isp_debayer_m                              |2949   |990     |295     |2436    |8       |0       |
|      linebuffer                    |shift_register                             |8      |0       |0       |8       |8       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    dpc                             |isp_dpc                                    |1768   |901     |391     |1043    |4       |0       |
|      linebuffer                    |shift_register                             |15     |0       |0       |15      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    isp_interconnect                |ISP_interconnect                           |63     |55      |0       |63      |0       |0       |
|    trans                           |bayer_to_rgb888                            |17     |17      |0       |16      |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |392    |329     |54      |206     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |392    |329     |54      |206     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |125    |107     |18      |59      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |111    |93      |18      |58      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |113    |94      |18      |46      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |17     |14      |0       |17      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |4      |2       |0       |4       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |12     |10      |0       |12      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |10     |9       |0       |10      |0       |0       |
|    u_video_driver                  |video_driver                               |147    |86      |61      |40      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |328    |229     |49      |230     |0       |0       |
|    u_sd_init                       |sd_init                                    |188    |136     |32      |119     |0       |0       |
|    u_sd_read                       |sd_read                                    |140    |93      |17      |111     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |342    |220     |98      |163     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |367    |221     |71      |221     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |367    |221     |71      |221     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |136    |75      |0       |119     |0       |0       |
|        reg_inst                    |register                                   |134    |73      |0       |117     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |231    |146     |71      |102     |0       |0       |
|        bus_inst                    |bus_top                                    |18     |12      |6       |10      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |14     |8       |6       |6       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |118    |85      |33      |59      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6448  
    #2          2       1379  
    #3          3       511   
    #4          4       250   
    #5        5-10      496   
    #6        11-50     165   
    #7       51-100      16   
    #8       101-500     2    
    #9        >500       1    
  Average     2.38            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.419738s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (149.7%)

RUN-1004 : used memory is 806 MB, reserved memory is 787 MB, peak memory is 862 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 34343, tnet num: 9296, tinst num: 4058, tnode num: 45782, tedge num: 59414.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9296 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 14 (14 unconstrainted).
TMR-5009 WARNING: No clock constraint on 14 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_hdmi_top/isp_interconnect/sel0_syn_13
		u_hdmi_top/isp_interconnect/sel1_syn_11
		u_hdmi_top/isp_interconnect/sel2_syn_12
		u_hdmi_top/isp_interconnect/sel3_syn_11
		u_hdmi_top/isp_interconnect/sel5_syn_10
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 32d2d309bf9cfa41d5433aa09e9aa591d63fc5f91ebbd34b7c91eae751b79662 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4058
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9298, pip num: 76903
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3140 valid insts, and 223578 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001000100101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  5.934082s wall, 38.031250s user + 0.515625s system = 38.546875s CPU (649.6%)

RUN-1004 : used memory is 800 MB, reserved memory is 789 MB, peak memory is 990 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_193106.log"
