

================================================================
== Vivado HLS Report for 'getURtoUL'
================================================================
* Date:           Thu Jul  4 02:07:03 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   46|  5530|   46|  5530|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |   36|  5376|  3 ~ 448 |          -|          -|      12|    no    |
        | + Cnk_label1    |    0|   444|        37|          -|          -| 0 ~ 12 |    no    |
        |- Loop 2         |    8|   152|  4 ~ 76  |          -|          -|       2|    no    |
        | + Loop 2.1      |    0|    72|   2 ~ 6  |          -|          -| 0 ~ 12 |    no    |
        |  ++ Loop 2.1.1  |    0|     4|         2|          -|          -|  0 ~ 2 |    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	42  / (exitcond)
3 --> 
	41  / (!tmp_159) | (tmp_i)
	4  / (tmp_159 & !tmp_i)
4 --> 
	5  / (!exitcond_i)
	41  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	4  / true
41 --> 
	2  / true
42 --> 
	43  / (!tmp_160)
43 --> 
	46  / (tmp_163)
	44  / (!tmp_163)
44 --> 
	45  / (!exitcond1)
	43  / (exitcond1)
45 --> 
	44  / true
46 --> 
	47  / true
47 --> 
	42  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%edge3_2_1 = alloca i4"   --->   Operation 48 'alloca' 'edge3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%edge3_2_2 = alloca i4"   --->   Operation 49 'alloca' 'edge3_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%edge3_2_3 = alloca i4"   --->   Operation 50 'alloca' 'edge3_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%a_1_1 = alloca i32"   --->   Operation 51 'alloca' 'a_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 52 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "store i32 0, i32* %x"   --->   Operation 53 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "store i32 0, i32* %a_1_1"   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "store i4 0, i4* %edge3_2_3"   --->   Operation 55 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "store i4 0, i4* %edge3_2_2"   --->   Operation 56 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "store i4 0, i4* %edge3_2_1"   --->   Operation 57 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader4" [cubiecube.cpp:604]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader4.preheader ], [ %j_4, %.preheader4.backedge ]"   --->   Operation 59 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%edge3_2_1_load = load i4* %edge3_2_1"   --->   Operation 60 'load' 'edge3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%edge3_2_2_load = load i4* %edge3_2_2"   --->   Operation 61 'load' 'edge3_2_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%edge3_2_3_load = load i4* %edge3_2_3"   --->   Operation 62 'load' 'edge3_2_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%n_assign_cast5 = zext i4 %i to i32" [cubiecube.cpp:604]   --->   Operation 63 'zext' 'n_assign_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -4" [cubiecube.cpp:604]   --->   Operation 64 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%j_4 = add i4 %i, 1" [cubiecube.cpp:604]   --->   Operation 66 'add' 'j_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.preheader, label %0" [cubiecube.cpp:604]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i to i64" [cubiecube.cpp:605]   --->   Operation 68 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_s" [cubiecube.cpp:605]   --->   Operation 69 'getelementptr' 'cubiecube_0_ep_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:605]   --->   Operation 70 'load' 'edge3_0' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 12> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%temp = alloca i4"   --->   Operation 71 'alloca' 'temp' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%edge3_1_1 = alloca i4"   --->   Operation 72 'alloca' 'edge3_1_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%edge3_2_4 = alloca i4"   --->   Operation 73 'alloca' 'edge3_2_4' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "store i4 %edge3_2_3_load, i4* %edge3_2_4"   --->   Operation 74 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "store i4 %edge3_2_2_load, i4* %edge3_1_1"   --->   Operation 75 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "store i4 %edge3_2_1_load, i4* %temp"   --->   Operation 76 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_2 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader3" [cubiecube.cpp:610]   --->   Operation 77 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.65>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:605]   --->   Operation 78 'load' 'edge3_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 12> <RAM>
ST_3 : Operation 79 [1/1] (1.30ns)   --->   "%tmp_159 = icmp ult i4 %edge3_0, 3" [cubiecube.cpp:605]   --->   Operation 79 'icmp' 'tmp_159' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_159, label %1, label %.preheader4.backedge" [cubiecube.cpp:605]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [cubiecube.cpp:606]   --->   Operation 81 'load' 'x_load' <Predicate = (tmp_159)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%x_1 = add nsw i32 %x_load, 1" [cubiecube.cpp:606]   --->   Operation 82 'add' 'x_1' <Predicate = (tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (2.47ns)   --->   "%tmp_i = icmp slt i32 %n_assign_cast5, %x_1" [cubiecube.cpp:196->cubiecube.cpp:606]   --->   Operation 83 'icmp' 'tmp_i' <Predicate = (tmp_159)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.76ns)   --->   "br i1 %tmp_i, label %Cnk.exit, label %2" [cubiecube.cpp:196->cubiecube.cpp:606]   --->   Operation 84 'br' <Predicate = (tmp_159)> <Delay = 1.76>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_lshr_f_i_cast = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i, i32 1, i32 3)" [cubiecube.cpp:198->cubiecube.cpp:606]   --->   Operation 85 'partselect' 'p_lshr_f_i_cast' <Predicate = (tmp_159 & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i3 %p_lshr_f_i_cast to i32" [cubiecube.cpp:198->cubiecube.cpp:606]   --->   Operation 86 'zext' 'tmp_i_cast' <Predicate = (tmp_159 & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.47ns)   --->   "%tmp_379_i = icmp slt i32 %tmp_i_cast, %x_1" [cubiecube.cpp:198->cubiecube.cpp:606]   --->   Operation 87 'icmp' 'tmp_379_i' <Predicate = (tmp_159 & !tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (2.55ns)   --->   "%k_assign_1 = sub nsw i32 %n_assign_cast5, %x_1" [cubiecube.cpp:199->cubiecube.cpp:606]   --->   Operation 88 'sub' 'k_assign_1' <Predicate = (tmp_159 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_380_i)   --->   "%p_k_i = select i1 %tmp_379_i, i32 %k_assign_1, i32 %x_1" [cubiecube.cpp:198->cubiecube.cpp:606]   --->   Operation 89 'select' 'p_k_i' <Predicate = (tmp_159 & !tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_380_i = add i32 %p_k_i, 1" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 90 'add' 'tmp_380_i' <Predicate = (tmp_159 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.76ns)   --->   "br label %3" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 91 'br' <Predicate = (tmp_159 & !tmp_i)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%j_i = phi i32 [ 1, %2 ], [ %j_3, %4 ]"   --->   Operation 92 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%i_i = phi i32 [ %n_assign_cast5, %2 ], [ %i_24, %4 ]"   --->   Operation 93 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%s_i = phi i32 [ 1, %2 ], [ %s_2, %4 ]"   --->   Operation 94 'phi' 's_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %j_i, %tmp_380_i" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 95 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %Cnk.exit.loopexit, label %4" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (8.51ns)   --->   "%s = mul nsw i32 %s_i, %i_i" [cubiecube.cpp:202->cubiecube.cpp:606]   --->   Operation 97 'mul' 's' <Predicate = (!exitcond_i)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.55ns)   --->   "%i_24 = add nsw i32 %i_i, -1" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 98 'add' 'i_24' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.76ns)   --->   "br label %Cnk.exit"   --->   Operation 99 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 100 [36/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 100 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.55ns)   --->   "%j_3 = add nsw i32 %j_i, 1" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 101 'add' 'j_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 102 [35/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 102 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 103 [34/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 103 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 104 [33/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 104 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 105 [32/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 105 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 106 [31/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 106 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 107 [30/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 107 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 108 [29/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 108 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 109 [28/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 109 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 110 [27/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 110 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 111 [26/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 111 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 112 [25/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 112 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 113 [24/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 113 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 114 [23/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 114 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 115 [22/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 115 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 116 [21/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 116 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 117 [20/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 117 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 118 [19/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 118 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 119 [18/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 119 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 120 [17/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 120 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 121 [16/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 121 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 122 [15/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 122 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 123 [14/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 123 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 124 [13/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 124 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 125 [12/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 125 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 126 [11/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 126 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 127 [10/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 127 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 128 [9/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 128 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 129 [8/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 129 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 130 [7/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 130 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 131 [6/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 131 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 132 [5/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 132 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 133 [4/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 133 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 134 [3/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 134 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 135 [2/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 135 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 136 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_77_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 137 'specregionbegin' 'tmp_77_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 12, i32 6, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:201->cubiecube.cpp:606]   --->   Operation 138 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 139 [1/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 139 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 140 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str30, i32 %tmp_77_i) nounwind" [cubiecube.cpp:204->cubiecube.cpp:606]   --->   Operation 140 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [cubiecube.cpp:200->cubiecube.cpp:606]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 4> <Delay = 4.32>
ST_41 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%p_0_i = phi i32 [ 0, %1 ], [ %s_i, %Cnk.exit.loopexit ]" [cubiecube.cpp:203->cubiecube.cpp:606]   --->   Operation 142 'phi' 'p_0_i' <Predicate = (tmp_159)> <Delay = 0.00>
ST_41 : Operation 143 [1/1] (0.00ns)   --->   "%a_load_1 = load i32* %a_1_1" [cubiecube.cpp:606]   --->   Operation 143 'load' 'a_load_1' <Predicate = (tmp_159)> <Delay = 0.00>
ST_41 : Operation 144 [1/1] (0.00ns)   --->   "%x_load_1 = load i32* %x"   --->   Operation 144 'load' 'x_load_1' <Predicate = (tmp_159)> <Delay = 0.00>
ST_41 : Operation 145 [1/1] (2.55ns) (out node of the LUT)   --->   "%a_1 = add nsw i32 %p_0_i, %a_load_1" [cubiecube.cpp:606]   --->   Operation 145 'add' 'a_1' <Predicate = (tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_122 = trunc i32 %x_load_1 to i2"   --->   Operation 146 'trunc' 'tmp_122' <Predicate = (tmp_159)> <Delay = 0.00>
ST_41 : Operation 147 [1/1] (1.13ns)   --->   "switch i2 %tmp_122, label %branch5 [
    i2 0, label %Cnk.exit..preheader4.backedge_crit_edge
    i2 1, label %branch4
  ]" [cubiecube.cpp:607]   --->   Operation 147 'switch' <Predicate = (tmp_159)> <Delay = 1.13>
ST_41 : Operation 148 [1/1] (1.76ns)   --->   "store i32 %x_1, i32* %x" [cubiecube.cpp:194->cubiecube.cpp:606]   --->   Operation 148 'store' <Predicate = (tmp_159 & tmp_122 == 1)> <Delay = 1.76>
ST_41 : Operation 149 [1/1] (1.76ns)   --->   "store i32 %a_1, i32* %a_1_1" [cubiecube.cpp:606]   --->   Operation 149 'store' <Predicate = (tmp_159 & tmp_122 == 1)> <Delay = 1.76>
ST_41 : Operation 150 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_2" [cubiecube.cpp:607]   --->   Operation 150 'store' <Predicate = (tmp_159 & tmp_122 == 1)> <Delay = 1.76>
ST_41 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [cubiecube.cpp:607]   --->   Operation 151 'br' <Predicate = (tmp_159 & tmp_122 == 1)> <Delay = 0.00>
ST_41 : Operation 152 [1/1] (1.76ns)   --->   "store i32 %x_1, i32* %x" [cubiecube.cpp:607]   --->   Operation 152 'store' <Predicate = (tmp_159 & tmp_122 == 0)> <Delay = 1.76>
ST_41 : Operation 153 [1/1] (1.76ns)   --->   "store i32 %a_1, i32* %a_1_1" [cubiecube.cpp:606]   --->   Operation 153 'store' <Predicate = (tmp_159 & tmp_122 == 0)> <Delay = 1.76>
ST_41 : Operation 154 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_1" [cubiecube.cpp:607]   --->   Operation 154 'store' <Predicate = (tmp_159 & tmp_122 == 0)> <Delay = 1.76>
ST_41 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [cubiecube.cpp:607]   --->   Operation 155 'br' <Predicate = (tmp_159 & tmp_122 == 0)> <Delay = 0.00>
ST_41 : Operation 156 [1/1] (1.76ns)   --->   "store i32 %x_1, i32* %x" [cubiecube.cpp:194->cubiecube.cpp:606]   --->   Operation 156 'store' <Predicate = (tmp_159 & tmp_122 != 0 & tmp_122 != 1)> <Delay = 1.76>
ST_41 : Operation 157 [1/1] (1.76ns)   --->   "store i32 %a_1, i32* %a_1_1" [cubiecube.cpp:606]   --->   Operation 157 'store' <Predicate = (tmp_159 & tmp_122 != 0 & tmp_122 != 1)> <Delay = 1.76>
ST_41 : Operation 158 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_3" [cubiecube.cpp:607]   --->   Operation 158 'store' <Predicate = (tmp_159 & tmp_122 != 0 & tmp_122 != 1)> <Delay = 1.76>
ST_41 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [cubiecube.cpp:607]   --->   Operation 159 'br' <Predicate = (tmp_159 & tmp_122 != 0 & tmp_122 != 1)> <Delay = 0.00>
ST_41 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 2> <Delay = 4.62>
ST_42 : Operation 161 [1/1] (0.00ns)   --->   "%indvars_iv = phi i2 [ %indvars_iv_next, %7 ], [ -2, %.preheader3.preheader ]" [cubiecube.cpp:610]   --->   Operation 161 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 162 [1/1] (0.00ns)   --->   "%r_assign = phi i2 [ %j, %7 ], [ -2, %.preheader3.preheader ]"   --->   Operation 162 'phi' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 163 [1/1] (0.00ns)   --->   "%b = phi i32 [ %b_1, %7 ], [ 0, %.preheader3.preheader ]"   --->   Operation 163 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 164 [1/1] (0.00ns)   --->   "%j_1_cast4 = zext i2 %r_assign to i5" [cubiecube.cpp:610]   --->   Operation 164 'zext' 'j_1_cast4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 165 [1/1] (0.95ns)   --->   "%tmp_160 = icmp eq i2 %r_assign, 0" [cubiecube.cpp:610]   --->   Operation 165 'icmp' 'tmp_160' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 166 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %tmp_160, label %8, label %.preheader.preheader" [cubiecube.cpp:610]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 168 [1/1] (0.95ns)   --->   "%cond1 = icmp eq i2 %r_assign, 1" [cubiecube.cpp:614]   --->   Operation 168 'icmp' 'cond1' <Predicate = (!tmp_160)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 169 [1/1] (1.76ns)   --->   "br label %.preheader" [cubiecube.cpp:614]   --->   Operation 169 'br' <Predicate = (!tmp_160)> <Delay = 1.76>
ST_42 : Operation 170 [1/1] (0.00ns)   --->   "%a_load = load i32* %a_1_1" [cubiecube.cpp:621]   --->   Operation 170 'load' 'a_load' <Predicate = (tmp_160)> <Delay = 0.00>
ST_42 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_161)   --->   "%tmp = shl i32 %a_load, 3" [cubiecube.cpp:621]   --->   Operation 171 'shl' 'tmp' <Predicate = (tmp_160)> <Delay = 0.00>
ST_42 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_161)   --->   "%tmp_119 = shl i32 %a_load, 1" [cubiecube.cpp:621]   --->   Operation 172 'shl' 'tmp_119' <Predicate = (tmp_160)> <Delay = 0.00>
ST_42 : Operation 173 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_161 = sub i32 %tmp, %tmp_119" [cubiecube.cpp:621]   --->   Operation 173 'sub' 'tmp_161' <Predicate = (tmp_160)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_120 = trunc i32 %b to i16" [cubiecube.cpp:619]   --->   Operation 174 'trunc' 'tmp_120' <Predicate = (tmp_160)> <Delay = 0.00>
ST_42 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %tmp_161 to i16" [cubiecube.cpp:621]   --->   Operation 175 'trunc' 'tmp_121' <Predicate = (tmp_160)> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (2.07ns)   --->   "%tmp_162 = add i16 %tmp_121, %tmp_120" [cubiecube.cpp:621]   --->   Operation 176 'add' 'tmp_162' <Predicate = (tmp_160)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "ret i16 %tmp_162" [cubiecube.cpp:621]   --->   Operation 177 'ret' <Predicate = (tmp_160)> <Delay = 0.00>

State 43 <SV = 3> <Delay = 2.55>
ST_43 : Operation 178 [1/1] (0.00ns)   --->   "%k = phi i32 [ 0, %.preheader.preheader ], [ %k_1, %rotateLeft_edge.1.exit ]"   --->   Operation 178 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 179 [1/1] (0.00ns)   --->   "%edge3_1_1_load = load i4* %edge3_1_1"   --->   Operation 179 'load' 'edge3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 180 [1/1] (0.00ns)   --->   "%edge3_2_4_load = load i4* %edge3_2_4"   --->   Operation 180 'load' 'edge3_2_4_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%edge3_load_phi = select i1 %cond1, i4 %edge3_1_1_load, i4 %edge3_2_4_load" [cubiecube.cpp:614]   --->   Operation 181 'select' 'edge3_load_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_199_cast = zext i4 %edge3_load_phi to i5" [cubiecube.cpp:614]   --->   Operation 182 'zext' 'tmp_199_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 183 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_163 = icmp eq i5 %tmp_199_cast, %j_1_cast4" [cubiecube.cpp:614]   --->   Operation 183 'icmp' 'tmp_163' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 184 [1/1] (2.55ns)   --->   "%k_1 = add nsw i32 %k, 1" [cubiecube.cpp:617]   --->   Operation 184 'add' 'k_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_163, label %7, label %5" [cubiecube.cpp:614]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str838)" [cubiecube.cpp:614]   --->   Operation 186 'specregionbegin' 'tmp_58' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_43 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 12, i32 6, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:615]   --->   Operation 187 'speclooptripcount' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_43 : Operation 188 [1/1] (1.76ns)   --->   "br label %branch3.i" [cubiecube.cpp:238->cubiecube.cpp:616]   --->   Operation 188 'br' <Predicate = (!tmp_163)> <Delay = 1.76>
ST_43 : Operation 189 [1/1] (1.56ns)   --->   "%tmp_164 = add i2 %r_assign, 1" [cubiecube.cpp:619]   --->   Operation 189 'add' 'tmp_164' <Predicate = (tmp_163)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 190 [1/1] (1.56ns)   --->   "%j = add i2 %r_assign, -1" [cubiecube.cpp:610]   --->   Operation 190 'add' 'j' <Predicate = (tmp_163)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 4> <Delay = 2.79>
ST_44 : Operation 191 [1/1] (0.00ns)   --->   "%arr2_i = phi i4 [ %edge3_2_4_load, %5 ], [ %arr2_i_be, %branch3.i.backedge ]" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 191 'phi' 'arr2_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 192 [1/1] (0.00ns)   --->   "%write_flag_i = phi i1 [ false, %5 ], [ %write_flag_i_be, %branch3.i.backedge ]"   --->   Operation 192 'phi' 'write_flag_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%arr1_i = phi i4 [ %edge3_1_1_load, %5 ], [ %arr1_i_be, %branch3.i.backedge ]" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 193 'phi' 'arr1_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 194 [1/1] (0.00ns)   --->   "%arr_i = phi i4 [ undef, %5 ], [ %arr_i_be, %branch3.i.backedge ]" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 194 'phi' 'arr_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%i_i1 = phi i2 [ 0, %5 ], [ %i_25, %branch3.i.backedge ]"   --->   Operation 195 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)"   --->   Operation 196 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 197 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i_i1, %indvars_iv" [cubiecube.cpp:238->cubiecube.cpp:616]   --->   Operation 197 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 198 [1/1] (1.56ns)   --->   "%i_25 = add i2 %i_i1, 1" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 198 'add' 'i_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %rotateLeft_edge.1.exit, label %6" [cubiecube.cpp:238->cubiecube.cpp:616]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.95ns)   --->   "%cond_i = icmp eq i2 %i_i1, 0" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 200 'icmp' 'cond_i' <Predicate = (!exitcond1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 201 [1/1] (1.02ns)   --->   "%arr_load_phi_i = select i1 %cond_i, i4 %arr1_i, i4 %arr2_i" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 201 'select' 'arr_load_phi_i' <Predicate = (!exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 202 [1/1] (1.76ns)   --->   "switch i2 %i_i1, label %branch5.i [
    i2 0, label %branch3.i.backedge
    i2 1, label %branch4.i
  ]" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 202 'switch' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_44 : Operation 203 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 203 'br' <Predicate = (!exitcond1 & i_i1 == 1)> <Delay = 1.76>
ST_44 : Operation 204 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 204 'br' <Predicate = (!exitcond1 & i_i1 != 0 & i_i1 != 1)> <Delay = 1.76>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%temp_load = load i4* %temp" [cubiecube.cpp:243->cubiecube.cpp:616]   --->   Operation 205 'load' 'temp_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_44 : Operation 206 [1/1] (1.02ns)   --->   "%edge3_2 = select i1 %cond1, i4 %arr2_i, i4 %temp_load" [cubiecube.cpp:614]   --->   Operation 206 'select' 'edge3_2' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 207 [1/1] (1.02ns)   --->   "%edge3_1 = select i1 %cond1, i4 %temp_load, i4 %arr1_i" [cubiecube.cpp:614]   --->   Operation 207 'select' 'edge3_1' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 208 [1/1] (1.02ns)   --->   "%edge3_0_1 = select i1 %write_flag_i, i4 %arr_i, i4 %temp_load" [cubiecube.cpp:243->cubiecube.cpp:616]   --->   Operation 208 'select' 'edge3_0_1' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 209 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str838, i32 %tmp_58)" [cubiecube.cpp:618]   --->   Operation 209 'specregionend' 'empty_37' <Predicate = (exitcond1)> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (1.76ns)   --->   "store i4 %edge3_2, i4* %edge3_2_4" [cubiecube.cpp:616]   --->   Operation 210 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_44 : Operation 211 [1/1] (1.76ns)   --->   "store i4 %edge3_1, i4* %edge3_1_1" [cubiecube.cpp:616]   --->   Operation 211 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_44 : Operation 212 [1/1] (1.76ns)   --->   "store i4 %edge3_0_1, i4* %temp" [cubiecube.cpp:616]   --->   Operation 212 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader" [cubiecube.cpp:618]   --->   Operation 213 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 45 <SV = 5> <Delay = 0.00>
ST_45 : Operation 214 [1/1] (0.00ns)   --->   "%arr2_i_be = phi i4 [ %arr_load_phi_i, %branch5.i ], [ %arr2_i, %branch4.i ], [ %arr2_i, %6 ]" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 214 'phi' 'arr2_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 215 [1/1] (0.00ns)   --->   "%write_flag_i_be = phi i1 [ %write_flag_i, %branch5.i ], [ %write_flag_i, %branch4.i ], [ true, %6 ]"   --->   Operation 215 'phi' 'write_flag_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 216 [1/1] (0.00ns)   --->   "%arr1_i_be = phi i4 [ %arr1_i, %branch5.i ], [ %arr_load_phi_i, %branch4.i ], [ %arr1_i, %6 ]" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 216 'phi' 'arr1_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 217 [1/1] (0.00ns)   --->   "%arr_i_be = phi i4 [ %arr_i, %branch5.i ], [ %arr_i, %branch4.i ], [ %arr_load_phi_i, %6 ]" [cubiecube.cpp:241->cubiecube.cpp:616]   --->   Operation 217 'phi' 'arr_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch3.i"   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 4> <Delay = 8.51>
ST_46 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_201_cast = zext i2 %tmp_164 to i32" [cubiecube.cpp:619]   --->   Operation 219 'zext' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 220 [1/1] (8.51ns)   --->   "%tmp_165 = mul nsw i32 %tmp_201_cast, %b" [cubiecube.cpp:619]   --->   Operation 220 'mul' 'tmp_165' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 221 [1/1] (1.56ns)   --->   "%indvars_iv_next = add i2 %indvars_iv, -1" [cubiecube.cpp:610]   --->   Operation 221 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 5> <Delay = 2.55>
ST_47 : Operation 222 [1/1] (2.55ns)   --->   "%b_1 = add nsw i32 %k, %tmp_165" [cubiecube.cpp:619]   --->   Operation 222 'add' 'b_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader3" [cubiecube.cpp:610]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_ep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edge3_2_1           (alloca           ) [ 011111111111111111111111111111111111111111000000]
edge3_2_2           (alloca           ) [ 011111111111111111111111111111111111111111000000]
edge3_2_3           (alloca           ) [ 011111111111111111111111111111111111111111000000]
a_1_1               (alloca           ) [ 011111111111111111111111111111111111111111111111]
x                   (alloca           ) [ 011111111111111111111111111111111111111111000000]
StgValue_53         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_54         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_55         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_56         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_57         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_58         (br               ) [ 011111111111111111111111111111111111111111000000]
i                   (phi              ) [ 001100000000000000000000000000000000000000000000]
edge3_2_1_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_2_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_3_load      (load             ) [ 000000000000000000000000000000000000000000000000]
n_assign_cast5      (zext             ) [ 000111111111111111111111111111111111111110000000]
exitcond            (icmp             ) [ 001111111111111111111111111111111111111111000000]
StgValue_65         (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
j_4                 (add              ) [ 011111111111111111111111111111111111111111000000]
StgValue_67         (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_s               (zext             ) [ 000000000000000000000000000000000000000000000000]
cubiecube_0_ep_addr (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
temp                (alloca           ) [ 001111111111111111111111111111111111111111111111]
edge3_1_1           (alloca           ) [ 001111111111111111111111111111111111111111111111]
edge3_2_4           (alloca           ) [ 001111111111111111111111111111111111111111111111]
StgValue_74         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_75         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_76         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_77         (br               ) [ 001111111111111111111111111111111111111111111111]
edge3_0             (load             ) [ 000011111111111111111111111111111111111111000000]
tmp_159             (icmp             ) [ 001111111111111111111111111111111111111111000000]
StgValue_80         (br               ) [ 000000000000000000000000000000000000000000000000]
x_load              (load             ) [ 000000000000000000000000000000000000000000000000]
x_1                 (add              ) [ 000011111111111111111111111111111111111111000000]
tmp_i               (icmp             ) [ 001111111111111111111111111111111111111111000000]
StgValue_84         (br               ) [ 001111111111111111111111111111111111111111000000]
p_lshr_f_i_cast     (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_379_i           (icmp             ) [ 000000000000000000000000000000000000000000000000]
k_assign_1          (sub              ) [ 000000000000000000000000000000000000000000000000]
p_k_i               (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_380_i           (add              ) [ 000011111111111111111111111111111111111110000000]
StgValue_91         (br               ) [ 001111111111111111111111111111111111111111000000]
j_i                 (phi              ) [ 000011111111111111111111111111111111111110000000]
i_i                 (phi              ) [ 000010000000000000000000000000000000000000000000]
s_i                 (phi              ) [ 001110000000000000000000000000000000000001000000]
exitcond_i          (icmp             ) [ 001111111111111111111111111111111111111111000000]
StgValue_96         (br               ) [ 000000000000000000000000000000000000000000000000]
s                   (mul              ) [ 000001111111111111111111111111111111111110000000]
i_24                (add              ) [ 001111111111111111111111111111111111111111000000]
StgValue_99         (br               ) [ 001111111111111111111111111111111111111111000000]
j_3                 (add              ) [ 001110111111111111111111111111111111111111000000]
StgValue_136        (specloopname     ) [ 000000000000000000000000000000000000000000000000]
tmp_77_i            (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
StgValue_138        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
s_2                 (sdiv             ) [ 001111111111111111111111111111111111111111000000]
empty               (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_141        (br               ) [ 001111111111111111111111111111111111111111000000]
p_0_i               (phi              ) [ 000000000000000000000000000000000000000001000000]
a_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
x_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
a_1                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_122             (trunc            ) [ 001111111111111111111111111111111111111111000000]
StgValue_147        (switch           ) [ 000000000000000000000000000000000000000000000000]
StgValue_148        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_149        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_150        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_151        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_152        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_153        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_154        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_155        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_156        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_157        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_158        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_159        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_160        (br               ) [ 011111111111111111111111111111111111111111000000]
indvars_iv          (phi              ) [ 000000000000000000000000000000000000000000111110]
r_assign            (phi              ) [ 000000000000000000000000000000000000000000111100]
b                   (phi              ) [ 000000000000000000000000000000000000000000111110]
j_1_cast4           (zext             ) [ 000000000000000000000000000000000000000000011100]
tmp_160             (icmp             ) [ 000000000000000000000000000000000000000000111111]
StgValue_166        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_167        (br               ) [ 000000000000000000000000000000000000000000000000]
cond1               (icmp             ) [ 000000000000000000000000000000000000000000011100]
StgValue_169        (br               ) [ 000000000000000000000000000000000000000000111111]
a_load              (load             ) [ 000000000000000000000000000000000000000000000000]
tmp                 (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_119             (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_161             (sub              ) [ 000000000000000000000000000000000000000000000000]
tmp_120             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_121             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_162             (add              ) [ 000000000000000000000000000000000000000000000000]
StgValue_177        (ret              ) [ 000000000000000000000000000000000000000000000000]
k                   (phi              ) [ 000000000000000000000000000000000000000000010011]
edge3_1_1_load      (load             ) [ 000000000000000000000000000000000000000000111111]
edge3_2_4_load      (load             ) [ 000000000000000000000000000000000000000000111111]
edge3_load_phi      (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_199_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_163             (icmp             ) [ 000000000000000000000000000000000000000000111111]
k_1                 (add              ) [ 000000000000000000000000000000000000000000111111]
StgValue_185        (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_58              (specregionbegin  ) [ 000000000000000000000000000000000000000000001100]
StgValue_187        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_188        (br               ) [ 000000000000000000000000000000000000000000111111]
tmp_164             (add              ) [ 000000000000000000000000000000000000000000000010]
j                   (add              ) [ 001000000000000000000000000000000000000000100011]
arr2_i              (phi              ) [ 000000000000000000000000000000000000000000001100]
write_flag_i        (phi              ) [ 000000000000000000000000000000000000000000001100]
arr1_i              (phi              ) [ 000000000000000000000000000000000000000000001100]
arr_i               (phi              ) [ 000000000000000000000000000000000000000000001100]
i_i1                (phi              ) [ 000000000000000000000000000000000000000000111111]
StgValue_196        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 000000000000000000000000000000000000000000111111]
i_25                (add              ) [ 000000000000000000000000000000000000000000111111]
StgValue_199        (br               ) [ 000000000000000000000000000000000000000000000000]
cond_i              (icmp             ) [ 000000000000000000000000000000000000000000000000]
arr_load_phi_i      (select           ) [ 000000000000000000000000000000000000000000111111]
StgValue_202        (switch           ) [ 000000000000000000000000000000000000000000111111]
StgValue_203        (br               ) [ 000000000000000000000000000000000000000000111111]
StgValue_204        (br               ) [ 000000000000000000000000000000000000000000111111]
temp_load           (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2             (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_1             (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_0_1           (select           ) [ 000000000000000000000000000000000000000000000000]
empty_37            (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_210        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_211        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_212        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_213        (br               ) [ 000000000000000000000000000000000000000000111111]
arr2_i_be           (phi              ) [ 000000000000000000000000000000000000000000111111]
write_flag_i_be     (phi              ) [ 000000000000000000000000000000000000000000111111]
arr1_i_be           (phi              ) [ 000000000000000000000000000000000000000000111111]
arr_i_be            (phi              ) [ 000000000000000000000000000000000000000000111111]
StgValue_218        (br               ) [ 000000000000000000000000000000000000000000111111]
tmp_201_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_165             (mul              ) [ 000000000000000000000000000000000000000000000001]
indvars_iv_next     (add              ) [ 001000000000000000000000000000000000000000100001]
b_1                 (add              ) [ 001000000000000000000000000000000000000000111111]
StgValue_223        (br               ) [ 001000000000000000000000000000000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_ep">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_ep"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str838"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="edge3_2_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="edge3_2_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="edge3_2_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_1_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_1_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="temp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="edge3_1_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_1_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="edge3_2_4_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_4/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cubiecube_0_ep_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_0/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="2"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="s_i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="s_i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_i/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_0_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2"/>
<pin id="150" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_0_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/41 "/>
</bind>
</comp>

<comp id="160" class="1005" name="indvars_iv_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvars_iv_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/42 "/>
</bind>
</comp>

<comp id="172" class="1005" name="r_assign_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_assign (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_assign_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="2" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_assign/42 "/>
</bind>
</comp>

<comp id="184" class="1005" name="b_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="b_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/42 "/>
</bind>
</comp>

<comp id="196" class="1005" name="k_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/43 "/>
</bind>
</comp>

<comp id="208" class="1005" name="arr2_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="arr2_i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="4" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i/44 "/>
</bind>
</comp>

<comp id="218" class="1005" name="write_flag_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_flag_i_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/44 "/>
</bind>
</comp>

<comp id="230" class="1005" name="arr1_i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="arr1_i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="4" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i/44 "/>
</bind>
</comp>

<comp id="240" class="1005" name="arr_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="arr_i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="4" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i/44 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_i1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="1"/>
<pin id="254" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_i1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="2" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/44 "/>
</bind>
</comp>

<comp id="263" class="1005" name="arr2_i_be_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i_be (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="arr2_i_be_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="4" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="4" bw="4" slack="1"/>
<pin id="273" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i_be/45 "/>
</bind>
</comp>

<comp id="278" class="1005" name="write_flag_i_be_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i_be (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="write_flag_i_be_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="4" bw="1" slack="1"/>
<pin id="289" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i_be/45 "/>
</bind>
</comp>

<comp id="295" class="1005" name="arr1_i_be_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i_be (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="arr1_i_be_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="4" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="4" slack="1"/>
<pin id="305" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i_be/45 "/>
</bind>
</comp>

<comp id="310" class="1005" name="arr_i_be_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i_be (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="arr_i_be_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="4" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="4" bw="4" slack="1"/>
<pin id="320" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i_be/45 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 x_load_1/41 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/41 a_load/42 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="2"/>
<pin id="333" dir="0" index="1" bw="32" slack="4"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/41 StgValue_152/41 StgValue_156/41 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="4"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/41 StgValue_153/41 StgValue_157/41 "/>
</bind>
</comp>

<comp id="339" class="1004" name="StgValue_53_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="StgValue_54_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_55_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_56_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="StgValue_57_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="edge3_2_1_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_1_load/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="edge3_2_2_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_2_load/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="edge3_2_3_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_3_load/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="n_assign_cast5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_assign_cast5/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="exitcond_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_74_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="StgValue_75_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_76_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_159_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_159/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="x_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_lshr_f_i_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="1"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="0" index="3" bw="3" slack="0"/>
<pin id="431" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_i_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_379_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_379_i/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="k_assign_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_assign_1/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_k_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_k_i/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_380_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_380_i/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="exitcond_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="s_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="i_24_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="0" index="1" bw="32" slack="1"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="s_2/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="j_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="a_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_1/41 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_122_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_122/41 "/>
</bind>
</comp>

<comp id="504" class="1004" name="StgValue_150_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="2"/>
<pin id="506" dir="0" index="1" bw="4" slack="4"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/41 "/>
</bind>
</comp>

<comp id="508" class="1004" name="StgValue_154_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="2"/>
<pin id="510" dir="0" index="1" bw="4" slack="4"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_154/41 "/>
</bind>
</comp>

<comp id="512" class="1004" name="StgValue_158_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="2"/>
<pin id="514" dir="0" index="1" bw="4" slack="4"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/41 "/>
</bind>
</comp>

<comp id="516" class="1004" name="j_1_cast4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast4/42 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_160_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_160/42 "/>
</bind>
</comp>

<comp id="526" class="1004" name="cond1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/42 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/42 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_119_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_119/42 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_161_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_161/42 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_120_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_120/42 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_121_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/42 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_162_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_162/42 "/>
</bind>
</comp>

<comp id="564" class="1004" name="edge3_1_1_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="2"/>
<pin id="566" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_1_1_load/43 "/>
</bind>
</comp>

<comp id="567" class="1004" name="edge3_2_4_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="2"/>
<pin id="569" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_4_load/43 "/>
</bind>
</comp>

<comp id="570" class="1004" name="edge3_load_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="0" index="2" bw="4" slack="0"/>
<pin id="574" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_load_phi/43 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_199_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_199_cast/43 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_163_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="1"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_163/43 "/>
</bind>
</comp>

<comp id="586" class="1004" name="k_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/43 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_164_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="1"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_164/43 "/>
</bind>
</comp>

<comp id="598" class="1004" name="j_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/43 "/>
</bind>
</comp>

<comp id="604" class="1004" name="exitcond1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="2"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/44 "/>
</bind>
</comp>

<comp id="610" class="1004" name="i_25_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/44 "/>
</bind>
</comp>

<comp id="616" class="1004" name="cond_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/44 "/>
</bind>
</comp>

<comp id="622" class="1004" name="arr_load_phi_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="4" slack="0"/>
<pin id="625" dir="0" index="2" bw="4" slack="0"/>
<pin id="626" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_load_phi_i/44 "/>
</bind>
</comp>

<comp id="630" class="1004" name="temp_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="3"/>
<pin id="632" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/44 "/>
</bind>
</comp>

<comp id="633" class="1004" name="edge3_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="2"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="0" index="2" bw="4" slack="0"/>
<pin id="637" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_2/44 "/>
</bind>
</comp>

<comp id="640" class="1004" name="edge3_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="2"/>
<pin id="642" dir="0" index="1" bw="4" slack="0"/>
<pin id="643" dir="0" index="2" bw="4" slack="0"/>
<pin id="644" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_1/44 "/>
</bind>
</comp>

<comp id="647" class="1004" name="edge3_0_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="4" slack="0"/>
<pin id="650" dir="0" index="2" bw="4" slack="0"/>
<pin id="651" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_0_1/44 "/>
</bind>
</comp>

<comp id="655" class="1004" name="StgValue_210_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="3"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/44 "/>
</bind>
</comp>

<comp id="660" class="1004" name="StgValue_211_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="0" index="1" bw="4" slack="3"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/44 "/>
</bind>
</comp>

<comp id="665" class="1004" name="StgValue_212_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="0" index="1" bw="4" slack="3"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/44 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_201_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_201_cast/46 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_165_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="2"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_165/46 "/>
</bind>
</comp>

<comp id="679" class="1004" name="indvars_iv_next_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="2"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/46 "/>
</bind>
</comp>

<comp id="685" class="1004" name="b_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2"/>
<pin id="687" dir="0" index="1" bw="32" slack="1"/>
<pin id="688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_1/47 "/>
</bind>
</comp>

<comp id="690" class="1005" name="edge3_2_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="edge3_2_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="edge3_2_3_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="0"/>
<pin id="706" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_3 "/>
</bind>
</comp>

<comp id="711" class="1005" name="a_1_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_1_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="x_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="725" class="1005" name="n_assign_cast5_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_assign_cast5 "/>
</bind>
</comp>

<comp id="735" class="1005" name="j_4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="cubiecube_0_ep_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="temp_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="0"/>
<pin id="747" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="752" class="1005" name="edge3_1_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_1_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="edge3_2_4_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="0"/>
<pin id="761" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_4 "/>
</bind>
</comp>

<comp id="766" class="1005" name="edge3_0_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="2"/>
<pin id="768" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="edge3_0 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_159_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="2"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_159 "/>
</bind>
</comp>

<comp id="777" class="1005" name="x_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2"/>
<pin id="779" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_380_i_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_380_i "/>
</bind>
</comp>

<comp id="793" class="1005" name="s_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="798" class="1005" name="i_24_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="803" class="1005" name="j_3_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="808" class="1005" name="s_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="j_1_cast4_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="1"/>
<pin id="818" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1_cast4 "/>
</bind>
</comp>

<comp id="824" class="1005" name="cond1_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="edge3_1_1_load_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_1_1_load "/>
</bind>
</comp>

<comp id="836" class="1005" name="edge3_2_4_load_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="1"/>
<pin id="838" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_2_4_load "/>
</bind>
</comp>

<comp id="844" class="1005" name="k_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_164_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="1"/>
<pin id="851" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_164 "/>
</bind>
</comp>

<comp id="854" class="1005" name="j_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="1"/>
<pin id="856" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="862" class="1005" name="i_25_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="867" class="1005" name="arr_load_phi_i_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="1"/>
<pin id="869" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_load_phi_i "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_165_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_165 "/>
</bind>
</comp>

<comp id="879" class="1005" name="indvars_iv_next_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="1"/>
<pin id="881" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="884" class="1005" name="b_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="217"><net_src comp="211" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="239"><net_src comp="233" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="275"><net_src comp="208" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="208" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="277"><net_src comp="267" pin="6"/><net_sink comp="263" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="291"><net_src comp="218" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="218" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="278" pin="1"/><net_sink comp="283" pin=4"/></net>

<net id="294"><net_src comp="283" pin="6"/><net_sink comp="278" pin=0"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="307"><net_src comp="230" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="230" pin="1"/><net_sink comp="299" pin=4"/></net>

<net id="309"><net_src comp="299" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="322"><net_src comp="240" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="240" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="314" pin="6"/><net_sink comp="310" pin=0"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="4" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="6" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="6" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="6" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="376"><net_src comp="107" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="107" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="107" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="107" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="398"><net_src comp="370" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="367" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="364" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="97" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="325" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="2" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="20" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="103" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="2" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="426" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="415" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="415" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="440" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="415" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="2" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="119" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="140" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="130" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="130" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="24" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="115" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="115" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="2" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="152" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="328" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="493" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="503"><net_src comp="325" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="519"><net_src comp="176" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="176" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="40" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="176" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="328" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="22" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="328" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="2" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="532" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="188" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="544" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="550" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="575"><net_src comp="564" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="580"><net_src comp="570" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="200" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="2" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="172" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="42" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="172" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="50" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="256" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="160" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="256" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="256" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="40" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="233" pin="4"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="211" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="638"><net_src comp="211" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="630" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="233" pin="4"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="222" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="244" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="630" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="633" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="640" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="647" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="184" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="160" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="50" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="196" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="58" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="700"><net_src comp="62" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="707"><net_src comp="66" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="714"><net_src comp="70" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="721"><net_src comp="74" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="728"><net_src comp="373" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="738"><net_src comp="383" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="743"><net_src comp="90" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="748"><net_src comp="78" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="755"><net_src comp="82" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="762"><net_src comp="86" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="769"><net_src comp="97" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="776"><net_src comp="409" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="415" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="788"><net_src comp="459" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="796"><net_src comp="470" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="801"><net_src comp="476" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="806"><net_src comp="487" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="811"><net_src comp="482" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="819"><net_src comp="516" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="827"><net_src comp="526" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="834"><net_src comp="564" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="839"><net_src comp="567" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="847"><net_src comp="586" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="852"><net_src comp="592" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="857"><net_src comp="598" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="865"><net_src comp="610" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="870"><net_src comp="622" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="877"><net_src comp="673" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="882"><net_src comp="679" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="887"><net_src comp="685" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getURtoUL : cubiecube_0_ep | {2 3 }
  - Chain level:
	State 1
		StgValue_53 : 1
		StgValue_54 : 1
		StgValue_55 : 1
		StgValue_56 : 1
		StgValue_57 : 1
	State 2
		n_assign_cast5 : 1
		exitcond : 1
		j_4 : 1
		StgValue_67 : 2
		tmp_s : 1
		cubiecube_0_ep_addr : 2
		edge3_0 : 3
		StgValue_74 : 1
		StgValue_75 : 1
		StgValue_76 : 1
	State 3
		tmp_159 : 1
		StgValue_80 : 2
		x_1 : 1
		tmp_i : 2
		StgValue_84 : 3
		tmp_i_cast : 1
		tmp_379_i : 2
		k_assign_1 : 2
		p_k_i : 3
		tmp_380_i : 4
	State 4
		exitcond_i : 1
		StgValue_96 : 2
		s : 1
		i_24 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		empty : 1
	State 41
		a_1 : 1
		tmp_122 : 1
		StgValue_147 : 2
		StgValue_149 : 2
		StgValue_153 : 2
		StgValue_157 : 2
	State 42
		j_1_cast4 : 1
		tmp_160 : 1
		StgValue_167 : 2
		cond1 : 1
		tmp : 1
		tmp_119 : 1
		tmp_161 : 1
		tmp_120 : 1
		tmp_121 : 2
		tmp_162 : 3
		StgValue_177 : 4
	State 43
		edge3_load_phi : 1
		tmp_199_cast : 2
		tmp_163 : 3
		k_1 : 1
		StgValue_185 : 4
	State 44
		exitcond1 : 1
		i_25 : 1
		StgValue_199 : 2
		cond_i : 1
		arr_load_phi_i : 2
		StgValue_202 : 1
		edge3_2 : 1
		edge3_1 : 1
		edge3_0_1 : 1
		StgValue_210 : 2
		StgValue_211 : 2
		StgValue_212 : 2
	State 45
	State 46
		tmp_165 : 1
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |       grp_fu_482       |    0    |   394   |   238   |
|----------|------------------------|---------|---------|---------|
|          |       j_4_fu_383       |    0    |    0    |    13   |
|          |       x_1_fu_415       |    0    |    0    |    39   |
|          |    tmp_380_i_fu_459    |    0    |    0    |    39   |
|          |       i_24_fu_476      |    0    |    0    |    39   |
|          |       j_3_fu_487       |    0    |    0    |    39   |
|          |       a_1_fu_493       |    0    |    0    |    39   |
|    add   |     tmp_162_fu_558     |    0    |    0    |    23   |
|          |       k_1_fu_586       |    0    |    0    |    39   |
|          |     tmp_164_fu_592     |    0    |    0    |    10   |
|          |        j_fu_598        |    0    |    0    |    10   |
|          |       i_25_fu_610      |    0    |    0    |    10   |
|          | indvars_iv_next_fu_679 |    0    |    0    |    10   |
|          |       b_1_fu_685       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |     exitcond_fu_377    |    0    |    0    |    9    |
|          |     tmp_159_fu_409     |    0    |    0    |    9    |
|          |      tmp_i_fu_421      |    0    |    0    |    18   |
|          |    tmp_379_i_fu_440    |    0    |    0    |    18   |
|   icmp   |    exitcond_i_fu_465   |    0    |    0    |    18   |
|          |     tmp_160_fu_520     |    0    |    0    |    8    |
|          |      cond1_fu_526      |    0    |    0    |    8    |
|          |     tmp_163_fu_581     |    0    |    0    |    9    |
|          |    exitcond1_fu_604    |    0    |    0    |    8    |
|          |      cond_i_fu_616     |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    sub   |    k_assign_1_fu_446   |    0    |    0    |    39   |
|          |     tmp_161_fu_544     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |      p_k_i_fu_451      |    0    |    0    |    32   |
|          |  edge3_load_phi_fu_570 |    0    |    0    |    4    |
|  select  |  arr_load_phi_i_fu_622 |    0    |    0    |    4    |
|          |     edge3_2_fu_633     |    0    |    0    |    4    |
|          |     edge3_1_fu_640     |    0    |    0    |    4    |
|          |    edge3_0_1_fu_647    |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|    mul   |        s_fu_470        |    3    |    0    |    20   |
|          |     tmp_165_fu_673     |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |  n_assign_cast5_fu_373 |    0    |    0    |    0    |
|          |      tmp_s_fu_389      |    0    |    0    |    0    |
|   zext   |    tmp_i_cast_fu_436   |    0    |    0    |    0    |
|          |    j_1_cast4_fu_516    |    0    |    0    |    0    |
|          |   tmp_199_cast_fu_577  |    0    |    0    |    0    |
|          |   tmp_201_cast_fu_670  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect| p_lshr_f_i_cast_fu_426 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_122_fu_500     |    0    |    0    |    0    |
|   trunc  |     tmp_120_fu_550     |    0    |    0    |    0    |
|          |     tmp_121_fu_554     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |       tmp_fu_532       |    0    |    0    |    0    |
|          |     tmp_119_fu_538     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   394   |   870   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       a_1_1_reg_711       |   32   |
|     arr1_i_be_reg_295     |    4   |
|       arr1_i_reg_230      |    4   |
|     arr2_i_be_reg_263     |    4   |
|       arr2_i_reg_208      |    4   |
|      arr_i_be_reg_310     |    4   |
|       arr_i_reg_240       |    4   |
|   arr_load_phi_i_reg_867  |    4   |
|        b_1_reg_884        |   32   |
|         b_reg_184         |   32   |
|       cond1_reg_824       |    1   |
|cubiecube_0_ep_addr_reg_740|    4   |
|      edge3_0_reg_766      |    4   |
|   edge3_1_1_load_reg_831  |    4   |
|     edge3_1_1_reg_752     |    4   |
|     edge3_2_1_reg_690     |    4   |
|     edge3_2_2_reg_697     |    4   |
|     edge3_2_3_reg_704     |    4   |
|   edge3_2_4_load_reg_836  |    4   |
|     edge3_2_4_reg_759     |    4   |
|        i_24_reg_798       |   32   |
|        i_25_reg_862       |    2   |
|        i_i1_reg_252       |    2   |
|        i_i_reg_127        |   32   |
|         i_reg_103         |    4   |
|  indvars_iv_next_reg_879  |    2   |
|     indvars_iv_reg_160    |    2   |
|     j_1_cast4_reg_816     |    5   |
|        j_3_reg_803        |   32   |
|        j_4_reg_735        |    4   |
|        j_i_reg_115        |   32   |
|         j_reg_854         |    2   |
|        k_1_reg_844        |   32   |
|         k_reg_196         |   32   |
|   n_assign_cast5_reg_725  |   32   |
|       p_0_i_reg_148       |   32   |
|      r_assign_reg_172     |    2   |
|        s_2_reg_808        |   32   |
|        s_i_reg_136        |   32   |
|         s_reg_793         |   32   |
|        temp_reg_745       |    4   |
|      tmp_159_reg_773      |    1   |
|      tmp_164_reg_849      |    2   |
|      tmp_165_reg_874      |   32   |
|     tmp_380_i_reg_785     |   32   |
|  write_flag_i_be_reg_278  |    1   |
|    write_flag_i_reg_218   |    1   |
|        x_1_reg_777        |   32   |
|         x_reg_718         |   32   |
+---------------------------+--------+
|           Total           |   675  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_97    |  p0  |   2  |   4  |    8   ||    9    |
|        i_reg_103        |  p0  |   2  |   4  |    8   ||    9    |
|       j_i_reg_115       |  p0  |   2  |  32  |   64   ||    9    |
|       s_i_reg_136       |  p0  |   2  |  32  |   64   ||    9    |
|    indvars_iv_reg_160   |  p0  |   2  |   2  |    4   ||    9    |
|     r_assign_reg_172    |  p0  |   2  |   2  |    4   ||    9    |
|        b_reg_184        |  p0  |   2  |  32  |   64   ||    9    |
|        k_reg_196        |  p0  |   2  |  32  |   64   ||    9    |
|   write_flag_i_reg_218  |  p0  |   2  |   1  |    2   ||    9    |
|      arr_i_reg_240      |  p0  |   2  |   4  |    8   ||    9    |
| write_flag_i_be_reg_278 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   292  ||  19.459 ||    99   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   394  |   870  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |   675  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   19   |  1069  |   969  |
+-----------+--------+--------+--------+--------+
