Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (lin64) Build 2117270 Tue Jan 30 15:31:13 MST 2018
| Date         : Tue May 28 11:56:06 2019
| Host         : timmymonster running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_drc -file pong_top_drc_routed.rpt -pb pong_top_drc_routed.pb -rpx pong_top_drc_routed.rpx
| Design       : pong_top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 6          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net controller_interface1/deb_push_but/x_o_reg_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin controller_interface1/deb_push_but/x_o_reg_LDC_i_1__3/O, cell controller_interface1/deb_push_but/x_o_reg_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_1__0/O, cell controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_1/O, cell controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net controller_interface2/deb_push_but/x_o_reg_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin controller_interface2/deb_push_but/x_o_reg_LDC_i_1__4/O, cell controller_interface2/deb_push_but/x_o_reg_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_1__2/O, cell controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_1__1/O, cell controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


