<stg><name>preProcessing</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="6" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="6" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="23" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="25" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %b_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %b_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_4_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %b_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_5_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %b_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_6_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %b_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_7_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %b_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_8_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %b_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_9_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %b_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_10_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %b_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_11_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %b_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_12_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %b_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_13_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %b_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_14_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %b_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_15_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %b_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_16_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMergeKipadLenStrm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %mergeKipadLenStrm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMergeKipadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mergeKipadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:26 %end_flag = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %eMergeKipadLenStrm

]]></Node>
<StgValue><ssdm name="end_flag"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:27 %br_ln89 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.cond:0 %end_flag_1 = phi i1 %end_flag, void %entry, i1 %end_flag_2, void %for.inc390

]]></Node>
<StgValue><ssdm name="end_flag_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:1 %br_ln89 = br i1 %end_flag_1, void %LOOP_SHA256_GEN_FULL_BLKS, void %for.end392

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:1 %len = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %mergeKipadLenStrm

]]></Node>
<StgValue><ssdm name="len"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:2 %trunc_ln91 = trunc i64 %len

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:3 %left = trunc i64 %len

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="29" op_0_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:4 %trunc_ln264 = trunc i64 %len

]]></Node>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:5 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %len, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:7 %icmp_ln95 = icmp_ugt  i6 %left, i6 55

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end392:0 %write_ln272 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln272"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="end_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0">
<![CDATA[
for.end392:1 %ret_ln274 = ret

]]></Node>
<StgValue><ssdm name="ret_ln274"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="59" op_0_bw="58">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:6 %zext_ln95_1 = zext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="59" op_0_bw="1" op_1_bw="59" op_2_bw="59">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:8 %select_ln95 = select i1 %icmp_ln95, i59 2, i59 1

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:9 %blk_num = add i59 %select_ln95, i59 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="blk_num"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="59">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:10 %zext_ln95 = zext i59 %blk_num

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:11 %write_ln97 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %nblk_strm, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:12 %write_ln98 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="32" op_5_bw="32" op_6_bw="512" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:13 %fence_ln101 = fence void @_ssdm_op_Fence, i64 %mergeKipadLenStrm, i64 %nblk_strm, i1 %end_nblk_strm, i32 4294967295, i32 %mergeKipadStrm, i512 %blk_strm

]]></Node>
<StgValue><ssdm name="fence_ln101"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="32" op_3_bw="512" op_4_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:14 %call_ln95 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i32 %mergeKipadStrm, i512 %blk_strm

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="32" op_3_bw="512" op_4_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:14 %call_ln95 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i32 %mergeKipadStrm, i512 %blk_strm

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:0 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="32" op_4_bw="512" op_5_bw="32" op_6_bw="1" op_7_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:15 %fence_ln125 = fence void @_ssdm_op_Fence, i32 %mergeKipadStrm, i512 %blk_strm, i32 4294967295, i512 %blk_strm, i32 %mergeKipadStrm, i1 %eMergeKipadLenStrm

]]></Node>
<StgValue><ssdm name="fence_ln125"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:16 %icmp_ln129 = icmp_eq  i6 %left, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_FULL_BLKS:17 %br_ln129 = br i1 %icmp_ln129, void %if.else, void %LOOP_SHA256_GEN_PAD_13_ZEROS

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else:0 %icmp_ln152 = icmp_ult  i6 %left, i6 56

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:1 %p_cast = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %len, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:2 %br_ln152 = br i1 %icmp_ln152, void %LOOP_SHA256_GEN_COPY_TAIL_ONLY, void %for.body87.preheader

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:3 %l = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:4 %empty = trunc i32 %l

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:5 %p_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:6 %p_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:7 %p_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="32" op_5_bw="512" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body87.preheader:0 %fence_ln160 = fence void @_ssdm_op_Fence, i64 %mergeKipadLenStrm, i64 %nblk_strm, i1 %end_nblk_strm, i32 %mergeKipadStrm, i512 %blk_strm, i32 4294967295, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="fence_ln160"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.body87.preheader:1 %call_ln91 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_AND_ONE, i32 %mergeKipadStrm, i4 %p_cast, i2 %trunc_ln91, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_PAD_13_ZEROS:0 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="512" op_0_bw="512" op_1_bw="29" op_2_bw="3" op_3_bw="32" op_4_bw="448">
<![CDATA[
LOOP_SHA256_GEN_PAD_13_ZEROS:1 %or_ln151_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln264, i3 0, i32 %tmp_3, i448 2147483648

]]></Node>
<StgValue><ssdm name="or_ln151_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_PAD_13_ZEROS:2 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln151_1

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
LOOP_SHA256_GEN_PAD_13_ZEROS:3 %br_ln152 = br void %for.inc390

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:8 %l_28 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_28"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:9 %empty_64 = trunc i32 %l_28

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:10 %p_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_28, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:11 %p_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_28, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:12 %p_72 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_28, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:13 %l_29 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_29"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:14 %empty_65 = trunc i32 %l_29

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:15 %p_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_29, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:16 %p_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_29, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:17 %p_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_29, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:18 %l_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_30"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:19 %empty_66 = trunc i32 %l_30

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:20 %p_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_30, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:21 %p_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_30, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:22 %p_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_30, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="106" st_id="10" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:23 %l_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_31"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:24 %empty_67 = trunc i32 %l_31

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:25 %p_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_31, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:26 %p_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_31, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:27 %p_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_31, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:28 %l_32 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_32"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:29 %empty_68 = trunc i32 %l_32

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:30 %p_82 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_32, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:31 %p_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_32, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:32 %p_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_32, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:33 %l_33 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_33"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:34 %empty_69 = trunc i32 %l_33

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:35 %p_85 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_33, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:36 %p_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_33, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:37 %p_87 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_33, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:38 %l_34 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_34"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:39 %empty_70 = trunc i32 %l_34

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:40 %p_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_34, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:41 %p_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_34, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:42 %p_90 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_34, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:43 %l_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_35"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:44 %empty_71 = trunc i32 %l_35

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:45 %p_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_35, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:46 %p_92 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_35, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:47 %p_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_35, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="131" st_id="15" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:48 %l_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_36"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:49 %empty_72 = trunc i32 %l_36

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:50 %p_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_36, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:51 %p_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_36, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:52 %p_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_36, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="136" st_id="16" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:53 %l_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_37"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:54 %empty_73 = trunc i32 %l_37

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:55 %p_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_37, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:56 %p_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_37, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:57 %p_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_37, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:58 %l_39 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_39"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:59 %empty_74 = trunc i32 %l_39

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:60 %p_100 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_39, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:61 %p_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_39, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:62 %p_102 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_39, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:63 %l_40 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_40"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:64 %empty_75 = trunc i32 %l_40

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:65 %p_103 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_40, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:66 %p_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_40, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:67 %p_105 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_40, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:68 %l_41 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_41"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:69 %empty_76 = trunc i32 %l_41

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:70 %p_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_41, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:71 %p_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_41, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:72 %p_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_41, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:0 %cmp275 = icmp_eq  i2 %trunc_ln91, i2 0

]]></Node>
<StgValue><ssdm name="cmp275"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:1 %cmp281 = icmp_eq  i2 %trunc_ln91, i2 1

]]></Node>
<StgValue><ssdm name="cmp281"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:2 %cmp298 = icmp_eq  i2 %trunc_ln91, i2 2

]]></Node>
<StgValue><ssdm name="cmp298"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:73 %icmp_ln215 = icmp_eq  i4 %p_cast, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_GEN_COPY_TAIL_ONLY:74 %br_ln215 = br i1 %icmp_ln215, void %if.else262.14, void %do.end261.14

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else262.14:0 %br_ln223 = br i1 %cmp275, void %if.else280.14, void %if.else262.15

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.else280.14:0 %l_44 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_44"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else280.14:1 %br_ln231 = br i1 %cmp281, void %if.else297.14, void %if.then282.14

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else297.14:0 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_44, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else297.14:1 %br_ln236 = br i1 %cmp298, void %if.else318.14, void %if.then299.14

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else318.14:0 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_44, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32">
<![CDATA[
if.else318.14:1 %trunc_ln245 = trunc i32 %l_44

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else318.14:2 %or_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln245, i8 %tmp_4, i8 %tmp_5, i8 128

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
if.else318.14:3 %br_ln0 = br void %if.else262.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
<literal name="cmp298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32">
<![CDATA[
if.then299.14:0 %trunc_ln240 = trunc i32 %l_44

]]></Node>
<StgValue><ssdm name="trunc_ln240"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
<literal name="cmp298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="16">
<![CDATA[
if.then299.14:1 %or_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16, i8 %trunc_ln240, i8 %tmp_4, i16 32768

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="0"/>
<literal name="cmp298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
if.then299.14:2 %br_ln241 = br void %if.else262.15

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
if.then282.14:0 %trunc_ln234 = trunc i32 %l_44

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
if.then282.14:1 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln234, i24 8388608

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="cmp275" val="0"/>
<literal name="cmp281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
if.then282.14:2 %br_ln236 = br void %if.else262.15

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
do.end261.14:0 %l_42 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_42"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32">
<![CDATA[
do.end261.14:1 %empty_77 = trunc i32 %l_42

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.end261.14:2 %p_109 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_42, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.end261.14:3 %p_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_42, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.end261.14:4 %p_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_42, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
do.end261.14:5 %l_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %empty_77, i8 %p_110, i8 %p_111, i8 %p_109

]]></Node>
<StgValue><ssdm name="l_43"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
do.end261.14:6 %br_ln223 = br void %if.else262.15

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else262.15:1 %icmp_ln223 = icmp_ne  i4 %p_cast, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
if.else262.15:0 %b225_0_14_load = phi i32 %l_43, void %do.end261.14, i32 %or_ln, void %if.then282.14, i32 %or_ln4, void %if.else318.14, i32 %or_ln3, void %if.then299.14, i32 2147483648, void %if.else262.14

]]></Node>
<StgValue><ssdm name="b225_0_14_load"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else262.15:2 %or_ln223 = or i1 %icmp_ln223, i1 %cmp275

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else262.15:3 %select_ln223 = select i1 %icmp_ln223, i32 0, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln223"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else262.15:4 %br_ln223 = br i1 %or_ln223, void %if.else280.15, void %for.inc349.15

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.else280.15:0 %l_45 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm

]]></Node>
<StgValue><ssdm name="l_45"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else280.15:1 %br_ln231 = br i1 %cmp281, void %if.else297.15, void %if.then282.15

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else297.15:0 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_45, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else297.15:1 %br_ln236 = br i1 %cmp298, void %if.else318.15, void %if.then299.15

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else318.15:0 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_45, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32">
<![CDATA[
if.else318.15:1 %trunc_ln245_1 = trunc i32 %l_45

]]></Node>
<StgValue><ssdm name="trunc_ln245_1"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.else318.15:2 %or_ln245_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln245_1, i8 %tmp_6, i8 %tmp_8, i8 128

]]></Node>
<StgValue><ssdm name="or_ln245_2"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="cmp298" val="0"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
if.else318.15:3 %br_ln0 = br void %for.inc349.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="cmp298" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="32">
<![CDATA[
if.then299.15:0 %trunc_ln240_1 = trunc i32 %l_45

]]></Node>
<StgValue><ssdm name="trunc_ln240_1"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="cmp298" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="16">
<![CDATA[
if.then299.15:1 %or_ln240_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16, i8 %trunc_ln240_1, i8 %tmp_6, i16 32768

]]></Node>
<StgValue><ssdm name="or_ln240_1"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="0"/>
<literal name="cmp298" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
if.then299.15:2 %br_ln241 = br void %for.inc349.15

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32">
<![CDATA[
if.then282.15:0 %trunc_ln234_1 = trunc i32 %l_45

]]></Node>
<StgValue><ssdm name="trunc_ln234_1"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
if.then282.15:1 %or_ln235_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln234_1, i24 8388608

]]></Node>
<StgValue><ssdm name="or_ln235_1"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp281" val="1"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
if.then282.15:2 %br_ln236 = br void %for.inc349.15

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc349.15:3 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="203" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.inc349.15:0 %storemerge93 = phi i32 %or_ln235_1, void %if.then282.15, i32 %or_ln245_2, void %if.else318.15, i32 %or_ln240_1, void %if.then299.15, i32 %select_ln223, void %if.else262.15

]]></Node>
<StgValue><ssdm name="storemerge93"/></StgValue>
</operation>

<operation id="204" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8">
<![CDATA[
for.inc349.15:1 %or_ln250_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i32 %storemerge93, i32 %b225_0_14_load, i8 %empty_76, i8 %p_107, i8 %p_108, i8 %p_106, i8 %empty_75, i8 %p_104, i8 %p_105, i8 %p_103, i8 %empty_74, i8 %p_101, i8 %p_102, i8 %p_100, i8 %empty_73, i8 %p_98, i8 %p_99, i8 %p_97, i8 %empty_72, i8 %p_95, i8 %p_96, i8 %p_94, i8 %empty_71, i8 %p_92, i8 %p_93, i8 %p_91, i8 %empty_70, i8 %p_89, i8 %p_90, i8 %p_88, i8 %empty_69, i8 %p_86, i8 %p_87, i8 %p_85, i8 %empty_68, i8 %p_83, i8 %p_84, i8 %p_82, i8 %empty_67, i8 %p_80, i8 %p_81, i8 %p_79, i8 %empty_66, i8 %p_77, i8 %p_78, i8 %p_76, i8 %empty_65, i8 %p_74, i8 %p_75, i8 %p_73, i8 %empty_64, i8 %p_71, i8 %p_72, i8 %p_70, i8 %empty, i8 %p_68, i8 %p_69, i8 %p_s

]]></Node>
<StgValue><ssdm name="or_ln250_s"/></StgValue>
</operation>

<operation id="205" st_id="22" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc349.15:2 %write_ln250 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln250_s

]]></Node>
<StgValue><ssdm name="write_ln250"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="206" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="512" op_1_bw="29" op_2_bw="3" op_3_bw="32" op_4_bw="448">
<![CDATA[
for.inc349.15:4 %or_ln268_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln264, i3 0, i32 %tmp_7, i448 0

]]></Node>
<StgValue><ssdm name="or_ln268_s"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc349.15:5 %write_ln268 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln268_s

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.inc349.15:6 %br_ln0 = br void %if.end388

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
if.end388:0 %br_ln0 = br void %for.inc390

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc390:0 %end_flag_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %eMergeKipadLenStrm

]]></Node>
<StgValue><ssdm name="end_flag_2"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
for.inc390:1 %br_ln89 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="212" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
for.body87.preheader:1 %call_ln91 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_AND_ONE, i32 %mergeKipadStrm, i4 %p_cast, i2 %trunc_ln91, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="512" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body87.preheader:2 %fence_ln203 = fence void @_ssdm_op_Fence, i32 %mergeKipadStrm, i32 4294967295, i512 %blk_strm

]]></Node>
<StgValue><ssdm name="fence_ln203"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:3 %b_16_loc_load = load i32 %b_16_loc

]]></Node>
<StgValue><ssdm name="b_16_loc_load"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:4 %b_15_loc_load = load i32 %b_15_loc

]]></Node>
<StgValue><ssdm name="b_15_loc_load"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:5 %b_14_loc_load = load i32 %b_14_loc

]]></Node>
<StgValue><ssdm name="b_14_loc_load"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:6 %b_13_loc_load = load i32 %b_13_loc

]]></Node>
<StgValue><ssdm name="b_13_loc_load"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:7 %b_12_loc_load = load i32 %b_12_loc

]]></Node>
<StgValue><ssdm name="b_12_loc_load"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:8 %b_11_loc_load = load i32 %b_11_loc

]]></Node>
<StgValue><ssdm name="b_11_loc_load"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:9 %b_10_loc_load = load i32 %b_10_loc

]]></Node>
<StgValue><ssdm name="b_10_loc_load"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:10 %b_9_loc_load = load i32 %b_9_loc

]]></Node>
<StgValue><ssdm name="b_9_loc_load"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:11 %b_8_loc_load = load i32 %b_8_loc

]]></Node>
<StgValue><ssdm name="b_8_loc_load"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:12 %b_7_loc_load = load i32 %b_7_loc

]]></Node>
<StgValue><ssdm name="b_7_loc_load"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:13 %b_6_loc_load = load i32 %b_6_loc

]]></Node>
<StgValue><ssdm name="b_6_loc_load"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:14 %b_5_loc_load = load i32 %b_5_loc

]]></Node>
<StgValue><ssdm name="b_5_loc_load"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:15 %b_4_loc_load = load i32 %b_4_loc

]]></Node>
<StgValue><ssdm name="b_4_loc_load"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body87.preheader:16 %b_loc_load = load i32 %b_loc

]]></Node>
<StgValue><ssdm name="b_loc_load"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body87.preheader:17 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="512" op_0_bw="512" op_1_bw="29" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
for.body87.preheader:18 %or_ln203_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i29 %trunc_ln264, i3 0, i32 %tmp_s, i32 %b_16_loc_load, i32 %b_15_loc_load, i32 %b_14_loc_load, i32 %b_13_loc_load, i32 %b_12_loc_load, i32 %b_11_loc_load, i32 %b_10_loc_load, i32 %b_9_loc_load, i32 %b_8_loc_load, i32 %b_7_loc_load, i32 %b_6_loc_load, i32 %b_5_loc_load, i32 %b_4_loc_load, i32 %b_loc_load

]]></Node>
<StgValue><ssdm name="or_ln203_s"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body87.preheader:19 %write_ln203 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln203_s

]]></Node>
<StgValue><ssdm name="write_ln203"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
for.body87.preheader:20 %br_ln205 = br void %if.end388

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
