
first2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032c4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08003464  08003464  00004464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034b0  080034b0  0000506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080034b0  080034b0  000044b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034b8  080034b8  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034b8  080034b8  000044b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080034bc  080034bc  000044bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080034c0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  2000006c  0800352c  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  0800352c  0000524c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a735  00000000  00000000  0000509c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0e  00000000  00000000  0000f7d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  000116e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000089b  00000000  00000000  00012220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169c0  00000000  00000000  00012abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca26  00000000  00000000  0002947b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bb69  00000000  00000000  00035ea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1a0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000336c  00000000  00000000  000c1a50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000c4dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800344c 	.word	0x0800344c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	0800344c 	.word	0x0800344c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);	
}
#else
bool	Ds18b20_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 80005b2:	2305      	movs	r3, #5
 80005b4:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire,_DS18B20_GPIO ,_DS18B20_PIN);
 80005b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005ba:	4938      	ldr	r1, [pc, #224]	@ (800069c <Ds18b20_Init+0xf0>)
 80005bc:	4838      	ldr	r0, [pc, #224]	@ (80006a0 <Ds18b20_Init+0xf4>)
 80005be:	f000 f9d7 	bl	8000970 <OneWire_Init>
		TempSensorCount = 0;	
 80005c2:	4b38      	ldr	r3, [pc, #224]	@ (80006a4 <Ds18b20_Init+0xf8>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 80005c8:	e002      	b.n	80005d0 <Ds18b20_Init+0x24>
			Ds18b20Delay(100);
 80005ca:	2064      	movs	r0, #100	@ 0x64
 80005cc:	f001 f9ae 	bl	800192c <HAL_Delay>
		while(HAL_GetTick() < 3000)
 80005d0:	f001 f9a0 	bl	8001914 <HAL_GetTick>
 80005d4:	4603      	mov	r3, r0
 80005d6:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80005da:	4293      	cmp	r3, r2
 80005dc:	d9f5      	bls.n	80005ca <Ds18b20_Init+0x1e>
		OneWireDevices = OneWire_First(&OneWire);
 80005de:	4830      	ldr	r0, [pc, #192]	@ (80006a0 <Ds18b20_Init+0xf4>)
 80005e0:	f000 fab9 	bl	8000b56 <OneWire_First>
 80005e4:	4603      	mov	r3, r0
 80005e6:	461a      	mov	r2, r3
 80005e8:	4b2f      	ldr	r3, [pc, #188]	@ (80006a8 <Ds18b20_Init+0xfc>)
 80005ea:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 80005ec:	e019      	b.n	8000622 <Ds18b20_Init+0x76>
		{
			Ds18b20Delay(100);
 80005ee:	2064      	movs	r0, #100	@ 0x64
 80005f0:	f001 f99c 	bl	800192c <HAL_Delay>
			TempSensorCount++;
 80005f4:	4b2b      	ldr	r3, [pc, #172]	@ (80006a4 <Ds18b20_Init+0xf8>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	3301      	adds	r3, #1
 80005fa:	b2da      	uxtb	r2, r3
 80005fc:	4b29      	ldr	r3, [pc, #164]	@ (80006a4 <Ds18b20_Init+0xf8>)
 80005fe:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 8000600:	4b28      	ldr	r3, [pc, #160]	@ (80006a4 <Ds18b20_Init+0xf8>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	3b01      	subs	r3, #1
 8000606:	011b      	lsls	r3, r3, #4
 8000608:	4a28      	ldr	r2, [pc, #160]	@ (80006ac <Ds18b20_Init+0x100>)
 800060a:	4413      	add	r3, r2
 800060c:	4619      	mov	r1, r3
 800060e:	4824      	ldr	r0, [pc, #144]	@ (80006a0 <Ds18b20_Init+0xf4>)
 8000610:	f000 fbb6 	bl	8000d80 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 8000614:	4822      	ldr	r0, [pc, #136]	@ (80006a0 <Ds18b20_Init+0xf4>)
 8000616:	f000 faae 	bl	8000b76 <OneWire_Next>
 800061a:	4603      	mov	r3, r0
 800061c:	461a      	mov	r2, r3
 800061e:	4b22      	ldr	r3, [pc, #136]	@ (80006a8 <Ds18b20_Init+0xfc>)
 8000620:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8000622:	4b21      	ldr	r3, [pc, #132]	@ (80006a8 <Ds18b20_Init+0xfc>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d1e1      	bne.n	80005ee <Ds18b20_Init+0x42>
		}
		if(TempSensorCount>0)
 800062a:	4b1e      	ldr	r3, [pc, #120]	@ (80006a4 <Ds18b20_Init+0xf8>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d106      	bne.n	8000640 <Ds18b20_Init+0x94>
			break;
		Ds18b20TryToFind--;
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	3b01      	subs	r3, #1
 8000636:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d1bb      	bne.n	80005b6 <Ds18b20_Init+0xa>
 800063e:	e000      	b.n	8000642 <Ds18b20_Init+0x96>
			break;
 8000640:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d101      	bne.n	800064c <Ds18b20_Init+0xa0>
		return false;
 8000648:	2300      	movs	r3, #0
 800064a:	e022      	b.n	8000692 <Ds18b20_Init+0xe6>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 800064c:	2300      	movs	r3, #0
 800064e:	71bb      	strb	r3, [r7, #6]
 8000650:	e019      	b.n	8000686 <Ds18b20_Init+0xda>
	{
		Ds18b20Delay(50);
 8000652:	2032      	movs	r0, #50	@ 0x32
 8000654:	f001 f96a 	bl	800192c <HAL_Delay>
    DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 8000658:	79bb      	ldrb	r3, [r7, #6]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	4a13      	ldr	r2, [pc, #76]	@ (80006ac <Ds18b20_Init+0x100>)
 800065e:	4413      	add	r3, r2
 8000660:	220c      	movs	r2, #12
 8000662:	4619      	mov	r1, r3
 8000664:	480e      	ldr	r0, [pc, #56]	@ (80006a0 <Ds18b20_Init+0xf4>)
 8000666:	f000 f823 	bl	80006b0 <DS18B20_SetResolution>
		Ds18b20Delay(50);
 800066a:	2032      	movs	r0, #50	@ 0x32
 800066c:	f001 f95e 	bl	800192c <HAL_Delay>
    DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 8000670:	79bb      	ldrb	r3, [r7, #6]
 8000672:	011b      	lsls	r3, r3, #4
 8000674:	4a0d      	ldr	r2, [pc, #52]	@ (80006ac <Ds18b20_Init+0x100>)
 8000676:	4413      	add	r3, r2
 8000678:	4619      	mov	r1, r3
 800067a:	4809      	ldr	r0, [pc, #36]	@ (80006a0 <Ds18b20_Init+0xf4>)
 800067c:	f000 f8b1 	bl	80007e2 <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8000680:	79bb      	ldrb	r3, [r7, #6]
 8000682:	3301      	adds	r3, #1
 8000684:	71bb      	strb	r3, [r7, #6]
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <Ds18b20_Init+0xf8>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	79ba      	ldrb	r2, [r7, #6]
 800068c:	429a      	cmp	r2, r3
 800068e:	d3e0      	bcc.n	8000652 <Ds18b20_Init+0xa6>
  }
	return true;
 8000690:	2301      	movs	r3, #1
}
 8000692:	4618      	mov	r0, r3
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40020400 	.word	0x40020400
 80006a0:	20000098 	.word	0x20000098
 80006a4:	200000ad 	.word	0x200000ad
 80006a8:	200000ac 	.word	0x200000ac
 80006ac:	20000088 	.word	0x20000088

080006b0 <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution) 
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	4613      	mov	r3, r2
 80006bc:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM)) 
 80006be:	68b8      	ldr	r0, [r7, #8]
 80006c0:	f000 f87e 	bl	80007c0 <DS18B20_Is>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d101      	bne.n	80006ce <DS18B20_SetResolution+0x1e>
		return 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	e074      	b.n	80007b8 <DS18B20_SetResolution+0x108>
	
	
	/* Reset line */
	OneWire_Reset(OneWire);
 80006ce:	68f8      	ldr	r0, [r7, #12]
 80006d0:	f000 f97c 	bl	80009cc <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80006d4:	68b9      	ldr	r1, [r7, #8]
 80006d6:	68f8      	ldr	r0, [r7, #12]
 80006d8:	f000 fb33 	bl	8000d42 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80006dc:	21be      	movs	r1, #190	@ 0xbe
 80006de:	68f8      	ldr	r0, [r7, #12]
 80006e0:	f000 f9fa 	bl	8000ad8 <OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 80006e4:	68f8      	ldr	r0, [r7, #12]
 80006e6:	f000 fa15 	bl	8000b14 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 80006ea:	68f8      	ldr	r0, [r7, #12]
 80006ec:	f000 fa12 	bl	8000b14 <OneWire_ReadByte>
	
	th = OneWire_ReadByte(OneWire);
 80006f0:	68f8      	ldr	r0, [r7, #12]
 80006f2:	f000 fa0f 	bl	8000b14 <OneWire_ReadByte>
 80006f6:	4603      	mov	r3, r0
 80006f8:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 80006fa:	68f8      	ldr	r0, [r7, #12]
 80006fc:	f000 fa0a 	bl	8000b14 <OneWire_ReadByte>
 8000700:	4603      	mov	r3, r0
 8000702:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8000704:	68f8      	ldr	r0, [r7, #12]
 8000706:	f000 fa05 	bl	8000b14 <OneWire_ReadByte>
 800070a:	4603      	mov	r3, r0
 800070c:	75fb      	strb	r3, [r7, #23]
	
	if (resolution == DS18B20_Resolution_9bits) 
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	2b09      	cmp	r3, #9
 8000712:	d108      	bne.n	8000726 <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8000714:	7dfb      	ldrb	r3, [r7, #23]
 8000716:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800071a:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 800071c:	7dfb      	ldrb	r3, [r7, #23]
 800071e:	f023 0320 	bic.w	r3, r3, #32
 8000722:	75fb      	strb	r3, [r7, #23]
 8000724:	e022      	b.n	800076c <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b0a      	cmp	r3, #10
 800072a:	d108      	bne.n	800073e <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 800072c:	7dfb      	ldrb	r3, [r7, #23]
 800072e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000732:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8000734:	7dfb      	ldrb	r3, [r7, #23]
 8000736:	f043 0320 	orr.w	r3, r3, #32
 800073a:	75fb      	strb	r3, [r7, #23]
 800073c:	e016      	b.n	800076c <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	2b0b      	cmp	r3, #11
 8000742:	d108      	bne.n	8000756 <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8000744:	7dfb      	ldrb	r3, [r7, #23]
 8000746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800074a:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 800074c:	7dfb      	ldrb	r3, [r7, #23]
 800074e:	f023 0320 	bic.w	r3, r3, #32
 8000752:	75fb      	strb	r3, [r7, #23]
 8000754:	e00a      	b.n	800076c <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2b0c      	cmp	r3, #12
 800075a:	d107      	bne.n	800076c <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 800075c:	7dfb      	ldrb	r3, [r7, #23]
 800075e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000762:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8000764:	7dfb      	ldrb	r3, [r7, #23]
 8000766:	f043 0320 	orr.w	r3, r3, #32
 800076a:	75fb      	strb	r3, [r7, #23]
	}
	
	/* Reset line */
	OneWire_Reset(OneWire);
 800076c:	68f8      	ldr	r0, [r7, #12]
 800076e:	f000 f92d 	bl	80009cc <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8000772:	68b9      	ldr	r1, [r7, #8]
 8000774:	68f8      	ldr	r0, [r7, #12]
 8000776:	f000 fae4 	bl	8000d42 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 800077a:	214e      	movs	r1, #78	@ 0x4e
 800077c:	68f8      	ldr	r0, [r7, #12]
 800077e:	f000 f9ab 	bl	8000ad8 <OneWire_WriteByte>
	
	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8000782:	7dbb      	ldrb	r3, [r7, #22]
 8000784:	4619      	mov	r1, r3
 8000786:	68f8      	ldr	r0, [r7, #12]
 8000788:	f000 f9a6 	bl	8000ad8 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 800078c:	7d7b      	ldrb	r3, [r7, #21]
 800078e:	4619      	mov	r1, r3
 8000790:	68f8      	ldr	r0, [r7, #12]
 8000792:	f000 f9a1 	bl	8000ad8 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8000796:	7dfb      	ldrb	r3, [r7, #23]
 8000798:	4619      	mov	r1, r3
 800079a:	68f8      	ldr	r0, [r7, #12]
 800079c:	f000 f99c 	bl	8000ad8 <OneWire_WriteByte>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 80007a0:	68f8      	ldr	r0, [r7, #12]
 80007a2:	f000 f913 	bl	80009cc <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80007a6:	68b9      	ldr	r1, [r7, #8]
 80007a8:	68f8      	ldr	r0, [r7, #12]
 80007aa:	f000 faca 	bl	8000d42 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 80007ae:	2148      	movs	r1, #72	@ 0x48
 80007b0:	68f8      	ldr	r0, [r7, #12]
 80007b2:	f000 f991 	bl	8000ad8 <OneWire_WriteByte>
	
	return 1;
 80007b6:	2301      	movs	r3, #1
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3718      	adds	r7, #24
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM) 
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE) 
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b28      	cmp	r3, #40	@ 0x28
 80007ce:	d101      	bne.n	80007d4 <DS18B20_Is+0x14>
		return 1;
 80007d0:	2301      	movs	r3, #1
 80007d2:	e000      	b.n	80007d6 <DS18B20_Is+0x16>
	
	return 0;
 80007d4:	2300      	movs	r3, #0
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr

080007e2 <DS18B20_DisableAlarmTemperature>:
	
	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM) 
{
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b084      	sub	sp, #16
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]
 80007ea:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM)) 
 80007ec:	6838      	ldr	r0, [r7, #0]
 80007ee:	f7ff ffe7 	bl	80007c0 <DS18B20_Is>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d101      	bne.n	80007fc <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	e049      	b.n	8000890 <DS18B20_DisableAlarmTemperature+0xae>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 80007fc:	6878      	ldr	r0, [r7, #4]
 80007fe:	f000 f8e5 	bl	80009cc <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8000802:	6839      	ldr	r1, [r7, #0]
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f000 fa9c 	bl	8000d42 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 800080a:	21be      	movs	r1, #190	@ 0xbe
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f000 f963 	bl	8000ad8 <OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f000 f97e 	bl	8000b14 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f000 f97b 	bl	8000b14 <OneWire_ReadByte>
	
	th = OneWire_ReadByte(OneWire);
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f000 f978 	bl	8000b14 <OneWire_ReadByte>
 8000824:	4603      	mov	r3, r0
 8000826:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f000 f973 	bl	8000b14 <OneWire_ReadByte>
 800082e:	4603      	mov	r3, r0
 8000830:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f000 f96e 	bl	8000b14 <OneWire_ReadByte>
 8000838:	4603      	mov	r3, r0
 800083a:	737b      	strb	r3, [r7, #13]
	
	th = 125;
 800083c:	237d      	movs	r3, #125	@ 0x7d
 800083e:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8000840:	23c9      	movs	r3, #201	@ 0xc9
 8000842:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f000 f8c1 	bl	80009cc <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800084a:	6839      	ldr	r1, [r7, #0]
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f000 fa78 	bl	8000d42 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8000852:	214e      	movs	r1, #78	@ 0x4e
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f000 f93f 	bl	8000ad8 <OneWire_WriteByte>
	
	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 800085a:	7bfb      	ldrb	r3, [r7, #15]
 800085c:	4619      	mov	r1, r3
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f000 f93a 	bl	8000ad8 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8000864:	7bbb      	ldrb	r3, [r7, #14]
 8000866:	4619      	mov	r1, r3
 8000868:	6878      	ldr	r0, [r7, #4]
 800086a:	f000 f935 	bl	8000ad8 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 800086e:	7b7b      	ldrb	r3, [r7, #13]
 8000870:	4619      	mov	r1, r3
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f000 f930 	bl	8000ad8 <OneWire_WriteByte>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f000 f8a7 	bl	80009cc <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800087e:	6839      	ldr	r1, [r7, #0]
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f000 fa5e 	bl	8000d42 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8000886:	2148      	movs	r1, #72	@ 0x48
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f000 f925 	bl	8000ad8 <OneWire_WriteByte>
	
	return 1;
 800088e:	2301      	movs	r3, #1
}
 8000890:	4618      	mov	r0, r3
 8000892:	3710      	adds	r7, #16
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <ONEWIRE_DELAY>:
#include "onewire.h"
#include "ds18b20Config.h"
//#include "tim.h"

void ONEWIRE_DELAY(uint16_t time_us)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 80008a2:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <ONEWIRE_DELAY+0x30>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	@ 0x24
	while(_DS18B20_TIMER.Instance->CNT <= time_us);
 80008aa:	bf00      	nop
 80008ac:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <ONEWIRE_DELAY+0x30>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80008b2:	88fb      	ldrh	r3, [r7, #6]
 80008b4:	429a      	cmp	r2, r3
 80008b6:	d9f9      	bls.n	80008ac <ONEWIRE_DELAY+0x14>
}
 80008b8:	bf00      	nop
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	200000b0 	.word	0x200000b0

080008cc <ONEWIRE_LOW>:
void ONEWIRE_LOW(OneWire_t *gp)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	889b      	ldrh	r3, [r3, #4]
 80008d8:	461a      	mov	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	0412      	lsls	r2, r2, #16
 80008e0:	619a      	str	r2, [r3, #24]
}
 80008e2:	bf00      	nop
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 80008ee:	b480      	push	{r7}
 80008f0:	b083      	sub	sp, #12
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	889a      	ldrh	r2, [r3, #4]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	619a      	str	r2, [r3, #24]
}	
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b088      	sub	sp, #32
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 800091c:	2302      	movs	r3, #2
 800091e:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;	
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	889b      	ldrh	r3, [r3, #4]
 8000924:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f107 020c 	add.w	r2, r7, #12
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f001 f905 	bl	8001b40 <HAL_GPIO_Init>
}	
 8000936:	bf00      	nop
 8000938:	3720      	adds	r7, #32
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b088      	sub	sp, #32
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 8000946:	2311      	movs	r3, #17
 8000948:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 800094e:	2302      	movs	r3, #2
 8000950:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	889b      	ldrh	r3, [r3, #4]
 8000956:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f107 020c 	add.w	r2, r7, #12
 8000960:	4611      	mov	r1, r2
 8000962:	4618      	mov	r0, r3
 8000964:	f001 f8ec 	bl	8001b40 <HAL_GPIO_Init>

}
 8000968:	bf00      	nop
 800096a:	3720      	adds	r7, #32
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) 
{	
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	4613      	mov	r3, r2
 800097c:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER);
 800097e:	4812      	ldr	r0, [pc, #72]	@ (80009c8 <OneWire_Init+0x58>)
 8000980:	f001 feb8 	bl	80026f4 <HAL_TIM_Base_Start>

	OneWireStruct->GPIOx = GPIOx;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	68ba      	ldr	r2, [r7, #8]
 8000988:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	88fa      	ldrh	r2, [r7, #6]
 800098e:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 8000990:	68f8      	ldr	r0, [r7, #12]
 8000992:	f7ff ffd4 	bl	800093e <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 8000996:	68f8      	ldr	r0, [r7, #12]
 8000998:	f7ff ffa9 	bl	80008ee <ONEWIRE_HIGH>
	OneWireDelay(1000);
 800099c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009a0:	f000 ffc4 	bl	800192c <HAL_Delay>
	ONEWIRE_LOW(OneWireStruct);
 80009a4:	68f8      	ldr	r0, [r7, #12]
 80009a6:	f7ff ff91 	bl	80008cc <ONEWIRE_LOW>
	OneWireDelay(1000);
 80009aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009ae:	f000 ffbd 	bl	800192c <HAL_Delay>
	ONEWIRE_HIGH(OneWireStruct);
 80009b2:	68f8      	ldr	r0, [r7, #12]
 80009b4:	f7ff ff9b 	bl	80008ee <ONEWIRE_HIGH>
	OneWireDelay(2000);
 80009b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80009bc:	f000 ffb6 	bl	800192c <HAL_Delay>
}
 80009c0:	bf00      	nop
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	200000b0 	.word	0x200000b0

080009cc <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f7ff ff79 	bl	80008cc <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff ffaf 	bl	800093e <ONEWIRE_OUTPUT>
	ONEWIRE_DELAY(480);
 80009e0:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 80009e4:	f7ff ff58 	bl	8000898 <ONEWIRE_DELAY>
	ONEWIRE_DELAY(20);
 80009e8:	2014      	movs	r0, #20
 80009ea:	f7ff ff55 	bl	8000898 <ONEWIRE_DELAY>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff ff8c 	bl	800090c <ONEWIRE_INPUT>
	ONEWIRE_DELAY(70);
 80009f4:	2046      	movs	r0, #70	@ 0x46
 80009f6:	f7ff ff4f 	bl	8000898 <ONEWIRE_DELAY>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	889b      	ldrh	r3, [r3, #4]
 8000a02:	4619      	mov	r1, r3
 8000a04:	4610      	mov	r0, r2
 8000a06:	f001 fa1f 	bl	8001e48 <HAL_GPIO_ReadPin>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	73fb      	strb	r3, [r7, #15]
	
	/* Delay for 410 us */
	ONEWIRE_DELAY(410);
 8000a0e:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8000a12:	f7ff ff41 	bl	8000898 <ONEWIRE_DELAY>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	70fb      	strb	r3, [r7, #3]
	if (bit) 
 8000a2c:	78fb      	ldrb	r3, [r7, #3]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d012      	beq.n	8000a58 <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f7ff ff4a 	bl	80008cc <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f7ff ff80 	bl	800093e <ONEWIRE_OUTPUT>
		ONEWIRE_DELAY(10);
 8000a3e:	200a      	movs	r0, #10
 8000a40:	f7ff ff2a 	bl	8000898 <ONEWIRE_DELAY>
		
		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8000a44:	6878      	ldr	r0, [r7, #4]
 8000a46:	f7ff ff61 	bl	800090c <ONEWIRE_INPUT>
		
		/* Wait for 55 us and release the line */
		ONEWIRE_DELAY(55);
 8000a4a:	2037      	movs	r0, #55	@ 0x37
 8000a4c:	f7ff ff24 	bl	8000898 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f7ff ff5b 	bl	800090c <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		ONEWIRE_DELAY(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 8000a56:	e011      	b.n	8000a7c <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff ff37 	bl	80008cc <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f7ff ff6d 	bl	800093e <ONEWIRE_OUTPUT>
		ONEWIRE_DELAY(65);
 8000a64:	2041      	movs	r0, #65	@ 0x41
 8000a66:	f7ff ff17 	bl	8000898 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff ff4e 	bl	800090c <ONEWIRE_INPUT>
		ONEWIRE_DELAY(5);
 8000a70:	2005      	movs	r0, #5
 8000a72:	f7ff ff11 	bl	8000898 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f7ff ff48 	bl	800090c <ONEWIRE_INPUT>
}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct) 
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	73fb      	strb	r3, [r7, #15]
	
	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f7ff ff1b 	bl	80008cc <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f7ff ff51 	bl	800093e <ONEWIRE_OUTPUT>
	ONEWIRE_DELAY(2);
 8000a9c:	2002      	movs	r0, #2
 8000a9e:	f7ff fefb 	bl	8000898 <ONEWIRE_DELAY>
	
	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f7ff ff32 	bl	800090c <ONEWIRE_INPUT>
	ONEWIRE_DELAY(10);
 8000aa8:	200a      	movs	r0, #10
 8000aaa:	f7ff fef5 	bl	8000898 <ONEWIRE_DELAY>
	
	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	889b      	ldrh	r3, [r3, #4]
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4610      	mov	r0, r2
 8000aba:	f001 f9c5 	bl	8001e48 <HAL_GPIO_ReadPin>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	73fb      	strb	r3, [r7, #15]
	}
	
	/* Wait 50us to complete 60us period */
	ONEWIRE_DELAY(50);
 8000ac8:	2032      	movs	r0, #50	@ 0x32
 8000aca:	f7ff fee5 	bl	8000898 <ONEWIRE_DELAY>
	
	/* Return bit value */
	return bit;
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8000ae4:	2308      	movs	r3, #8
 8000ae6:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8000ae8:	e00a      	b.n	8000b00 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8000aea:	78fb      	ldrb	r3, [r7, #3]
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	4619      	mov	r1, r3
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	f7ff ff93 	bl	8000a20 <OneWire_WriteBit>
		byte >>= 1;
 8000afa:	78fb      	ldrb	r3, [r7, #3]
 8000afc:	085b      	lsrs	r3, r3, #1
 8000afe:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
 8000b02:	1e5a      	subs	r2, r3, #1
 8000b04:	73fa      	strb	r2, [r7, #15]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d1ef      	bne.n	8000aea <OneWire_WriteByte+0x12>
	}
}
 8000b0a:	bf00      	nop
 8000b0c:	bf00      	nop
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8000b1c:	2308      	movs	r3, #8
 8000b1e:	73fb      	strb	r3, [r7, #15]
 8000b20:	2300      	movs	r3, #0
 8000b22:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8000b24:	e00d      	b.n	8000b42 <OneWire_ReadByte+0x2e>
		byte >>= 1;
 8000b26:	7bbb      	ldrb	r3, [r7, #14]
 8000b28:	085b      	lsrs	r3, r3, #1
 8000b2a:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f7ff ffa9 	bl	8000a84 <OneWire_ReadBit>
 8000b32:	4603      	mov	r3, r0
 8000b34:	01db      	lsls	r3, r3, #7
 8000b36:	b25a      	sxtb	r2, r3
 8000b38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8000b42:	7bfb      	ldrb	r3, [r7, #15]
 8000b44:	1e5a      	subs	r2, r3, #1
 8000b46:	73fa      	strb	r2, [r7, #15]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d1ec      	bne.n	8000b26 <OneWire_ReadByte+0x12>
	}
	
	return byte;
 8000b4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b082      	sub	sp, #8
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f000 f816 	bl	8000b90 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8000b64:	21f0      	movs	r1, #240	@ 0xf0
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f000 f825 	bl	8000bb6 <OneWire_Search>
 8000b6c:	4603      	mov	r3, r0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8000b7e:	21f0      	movs	r1, #240	@ 0xf0
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f000 f818 	bl	8000bb6 <OneWire_Search>
 8000b86:	4603      	mov	r3, r0
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	71da      	strb	r2, [r3, #7]
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b084      	sub	sp, #16
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	7a1b      	ldrb	r3, [r3, #8]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	f040 809a 	bne.w	8000d14 <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct)) 
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f7ff fef3 	bl	80009cc <OneWire_Reset>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d00a      	beq.n	8000c02 <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	71da      	strb	r2, [r3, #7]
			return 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e09b      	b.n	8000d3a <OneWire_Search+0x184>
		}

		// issue the search command 
		OneWire_WriteByte(OneWireStruct, command);  
 8000c02:	78fb      	ldrb	r3, [r7, #3]
 8000c04:	4619      	mov	r1, r3
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f7ff ff66 	bl	8000ad8 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f7ff ff39 	bl	8000a84 <OneWire_ReadBit>
 8000c12:	4603      	mov	r3, r0
 8000c14:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ff34 	bl	8000a84 <OneWire_ReadBit>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8000c20:	7a7b      	ldrb	r3, [r7, #9]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d102      	bne.n	8000c2c <OneWire_Search+0x76>
 8000c26:	7a3b      	ldrb	r3, [r7, #8]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d064      	beq.n	8000cf6 <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8000c2c:	7a7a      	ldrb	r2, [r7, #9]
 8000c2e:	7a3b      	ldrb	r3, [r7, #8]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d002      	beq.n	8000c3a <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8000c34:	7a7b      	ldrb	r3, [r7, #9]
 8000c36:	72bb      	strb	r3, [r7, #10]
 8000c38:	e026      	b.n	8000c88 <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	799b      	ldrb	r3, [r3, #6]
 8000c3e:	7bfa      	ldrb	r2, [r7, #15]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d20d      	bcs.n	8000c60 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8000c44:	7b7b      	ldrb	r3, [r7, #13]
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	4413      	add	r3, r2
 8000c4a:	7a5a      	ldrb	r2, [r3, #9]
 8000c4c:	7afb      	ldrb	r3, [r7, #11]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	bf14      	ite	ne
 8000c56:	2301      	movne	r3, #1
 8000c58:	2300      	moveq	r3, #0
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	72bb      	strb	r3, [r7, #10]
 8000c5e:	e008      	b.n	8000c72 <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	799b      	ldrb	r3, [r3, #6]
 8000c64:	7bfa      	ldrb	r2, [r7, #15]
 8000c66:	429a      	cmp	r2, r3
 8000c68:	bf0c      	ite	eq
 8000c6a:	2301      	moveq	r3, #1
 8000c6c:	2300      	movne	r3, #0
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	72bb      	strb	r3, [r7, #10]
					}
					
					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8000c72:	7abb      	ldrb	r3, [r7, #10]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d107      	bne.n	8000c88 <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8000c78:	7bfb      	ldrb	r3, [r7, #15]
 8000c7a:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8000c7c:	7bbb      	ldrb	r3, [r7, #14]
 8000c7e:	2b08      	cmp	r3, #8
 8000c80:	d802      	bhi.n	8000c88 <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	7bba      	ldrb	r2, [r7, #14]
 8000c86:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8000c88:	7abb      	ldrb	r3, [r7, #10]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d10c      	bne.n	8000ca8 <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8000c8e:	7b7b      	ldrb	r3, [r7, #13]
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	4413      	add	r3, r2
 8000c94:	7a59      	ldrb	r1, [r3, #9]
 8000c96:	7b7b      	ldrb	r3, [r7, #13]
 8000c98:	7afa      	ldrb	r2, [r7, #11]
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	b2d1      	uxtb	r1, r2
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	460a      	mov	r2, r1
 8000ca4:	725a      	strb	r2, [r3, #9]
 8000ca6:	e010      	b.n	8000cca <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8000ca8:	7b7b      	ldrb	r3, [r7, #13]
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	7a5b      	ldrb	r3, [r3, #9]
 8000cb0:	b25a      	sxtb	r2, r3
 8000cb2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	4013      	ands	r3, r2
 8000cbc:	b25a      	sxtb	r2, r3
 8000cbe:	7b7b      	ldrb	r3, [r7, #13]
 8000cc0:	b2d1      	uxtb	r1, r2
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	460a      	mov	r2, r1
 8000cc8:	725a      	strb	r2, [r3, #9]
				}
				
				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 8000cca:	7abb      	ldrb	r3, [r7, #10]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f7ff fea6 	bl	8000a20 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8000cda:	7afb      	ldrb	r3, [r7, #11]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8000ce0:	7afb      	ldrb	r3, [r7, #11]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d104      	bne.n	8000cf0 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8000ce6:	7b7b      	ldrb	r3, [r7, #13]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8000cec:	2301      	movs	r3, #1
 8000cee:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8000cf0:	7b7b      	ldrb	r3, [r7, #13]
 8000cf2:	2b07      	cmp	r3, #7
 8000cf4:	d98a      	bls.n	8000c0c <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	2b40      	cmp	r3, #64	@ 0x40
 8000cfa:	d90b      	bls.n	8000d14 <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	7bba      	ldrb	r2, [r7, #14]
 8000d00:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	799b      	ldrb	r3, [r3, #6]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d102      	bne.n	8000d10 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8000d10:	2301      	movs	r3, #1
 8000d12:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8000d14:	7b3b      	ldrb	r3, [r7, #12]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d003      	beq.n	8000d22 <OneWire_Search+0x16c>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	7a5b      	ldrb	r3, [r3, #9]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d10a      	bne.n	8000d38 <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2200      	movs	r2, #0
 8000d26:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2200      	movs	r2, #0
 8000d32:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8000d34:	2300      	movs	r3, #0
 8000d36:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8000d38:	7b3b      	ldrb	r3, [r7, #12]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3710      	adds	r7, #16
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b084      	sub	sp, #16
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8000d4c:	2155      	movs	r1, #85	@ 0x55
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff fec2 	bl	8000ad8 <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++) {
 8000d54:	2300      	movs	r3, #0
 8000d56:	73fb      	strb	r3, [r7, #15]
 8000d58:	e00a      	b.n	8000d70 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	4413      	add	r3, r2
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	4619      	mov	r1, r3
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f7ff feb7 	bl	8000ad8 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	73fb      	strb	r3, [r7, #15]
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
 8000d72:	2b07      	cmp	r3, #7
 8000d74:	d9f1      	bls.n	8000d5a <OneWire_SelectWithPointer+0x18>
	}	
}
 8000d76:	bf00      	nop
 8000d78:	bf00      	nop
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	73fb      	strb	r3, [r7, #15]
 8000d8e:	e00a      	b.n	8000da6 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8000d90:	7bfa      	ldrb	r2, [r7, #15]
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	6839      	ldr	r1, [r7, #0]
 8000d96:	440b      	add	r3, r1
 8000d98:	6879      	ldr	r1, [r7, #4]
 8000d9a:	440a      	add	r2, r1
 8000d9c:	7a52      	ldrb	r2, [r2, #9]
 8000d9e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	3301      	adds	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	7bfb      	ldrb	r3, [r7, #15]
 8000da8:	2b07      	cmp	r3, #7
 8000daa:	d9f1      	bls.n	8000d90 <OneWire_GetFullROM+0x10>
	}
}
 8000dac:	bf00      	nop
 8000dae:	bf00      	nop
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <tm1637_init>:
 * @brief Initializes the TM1637 display driver.
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_init(tm1637_t *handle)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b084      	sub	sp, #16
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_PIN(pin_dat));
  assert_param(handle->gpio_dat != NULL);
  assert_param(handle->gpio_clk != NULL);

  /* Set All pins to high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	891a      	ldrh	r2, [r3, #8]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	895a      	ldrh	r2, [r3, #10]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	619a      	str	r2, [r3, #24]

  /* Send TM1637_COMM1 */
  tm1637_start(handle);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 fa70 	bl	80012bc <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM1);
 8000ddc:	2140      	movs	r1, #64	@ 0x40
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f000 faa8 	bl	8001334 <tm1637_write>
 8000de4:	4603      	mov	r3, r0
 8000de6:	73fb      	strb	r3, [r7, #15]
  tm1637_stop(handle);
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f000 fa84 	bl	80012f6 <tm1637_stop>
  return err;
 8000dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3710      	adds	r7, #16
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <tm1637_brightness>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] brightness_0_8 Brightness level (0-8), where 0 turns off the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_brightness(tm1637_t *handle, uint8_t brightness_0_8)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	460b      	mov	r3, r1
 8000e02:	70fb      	strb	r3, [r7, #3]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Map brightness */
  uint8_t tmp = brightness_0_8 > 8 ? 8 : brightness_0_8;
 8000e04:	78fb      	ldrb	r3, [r7, #3]
 8000e06:	2b08      	cmp	r3, #8
 8000e08:	bf28      	it	cs
 8000e0a:	2308      	movcs	r3, #8
 8000e0c:	73fb      	strb	r3, [r7, #15]
  tmp = (brightness_0_8 == 0) ? TM1637_COMM3_OFF : TM1637_COMM3_ON;
 8000e0e:	78fb      	ldrb	r3, [r7, #3]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d101      	bne.n	8000e18 <tm1637_brightness+0x20>
 8000e14:	2380      	movs	r3, #128	@ 0x80
 8000e16:	e000      	b.n	8000e1a <tm1637_brightness+0x22>
 8000e18:	2388      	movs	r3, #136	@ 0x88
 8000e1a:	73fb      	strb	r3, [r7, #15]
  if (brightness_0_8 > 0)
 8000e1c:	78fb      	ldrb	r3, [r7, #3]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d002      	beq.n	8000e28 <tm1637_brightness+0x30>
  {
    brightness_0_8--;
 8000e22:	78fb      	ldrb	r3, [r7, #3]
 8000e24:	3b01      	subs	r3, #1
 8000e26:	70fb      	strb	r3, [r7, #3]
  }

  /* Send Brightness */
  tm1637_start(handle);
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f000 fa47 	bl	80012bc <tm1637_start>
  err = tm1637_write(handle, tmp | brightness_0_8);
 8000e2e:	7bfa      	ldrb	r2, [r7, #15]
 8000e30:	78fb      	ldrb	r3, [r7, #3]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	4619      	mov	r1, r3
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f000 fa7b 	bl	8001334 <tm1637_write>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	73bb      	strb	r3, [r7, #14]
  tm1637_stop(handle);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f000 fa57 	bl	80012f6 <tm1637_stop>
  return err;
 8000e48:	7bbb      	ldrb	r3, [r7, #14]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <tm1637_raw>:
 * @param[in] data Pointer to an array containing raw segment data.
 *
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_raw(tm1637_t *handle, const uint8_t *data)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
 8000e5a:	6039      	str	r1, [r7, #0]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Send TM1637_COMM2 */
  tm1637_start(handle);
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f000 fa2d 	bl	80012bc <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM2);
 8000e62:	21c0      	movs	r1, #192	@ 0xc0
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f000 fa65 	bl	8001334 <tm1637_write>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	73fb      	strb	r3, [r7, #15]
  if (err != TM1637_ERR_NONE)
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <tm1637_raw+0x26>
  {
    return TM1637_ERR_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	e01d      	b.n	8000eb4 <tm1637_raw+0x62>
  }

  /* Send all data */
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	73bb      	strb	r3, [r7, #14]
 8000e7c:	e00f      	b.n	8000e9e <tm1637_raw+0x4c>
  {
    err = tm1637_write(handle, data[i]);
 8000e7e:	7bbb      	ldrb	r3, [r7, #14]
 8000e80:	683a      	ldr	r2, [r7, #0]
 8000e82:	4413      	add	r3, r2
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	4619      	mov	r1, r3
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 fa53 	bl	8001334 <tm1637_write>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	73fb      	strb	r3, [r7, #15]
    if (err != TM1637_ERR_NONE)
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d108      	bne.n	8000eaa <tm1637_raw+0x58>
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8000e98:	7bbb      	ldrb	r3, [r7, #14]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	73bb      	strb	r3, [r7, #14]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	7b1b      	ldrb	r3, [r3, #12]
 8000ea2:	7bba      	ldrb	r2, [r7, #14]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d3ea      	bcc.n	8000e7e <tm1637_raw+0x2c>
 8000ea8:	e000      	b.n	8000eac <tm1637_raw+0x5a>
    {
      break;
 8000eaa:	bf00      	nop
    }
  }
  tm1637_stop(handle);
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f000 fa22 	bl	80012f6 <tm1637_stop>
  return err;
 8000eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3710      	adds	r7, #16
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <tm1637_str>:
 * @param[in] str Pointer to a null-terminated string to display.
 *               Supports numbers (0-9), letters (if enabled), '-' and '.' for decimal points.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_str(tm1637_t *handle, const char *str)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
  uint8_t buff[TM1637_SEG_MAX + 1] = {0};
 8000ec6:	f107 0308 	add.w	r3, r7, #8
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	f8c3 2003 	str.w	r2, [r3, #3]
  char *str_tmp = (char*)str;
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	617b      	str	r3, [r7, #20]
  assert_param(handle != NULL);

  for (int i = 0; i < handle->seg_cnt; i++)
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	e19f      	b.n	800121c <tm1637_str+0x360>
  {
    switch (*str_tmp)
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	3b2d      	subs	r3, #45	@ 0x2d
 8000ee2:	2b4c      	cmp	r3, #76	@ 0x4c
 8000ee4:	f200 8177 	bhi.w	80011d6 <tm1637_str+0x31a>
 8000ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ef0 <tm1637_str+0x34>)
 8000eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eee:	bf00      	nop
 8000ef0:	080010b1 	.word	0x080010b1
 8000ef4:	080011d7 	.word	0x080011d7
 8000ef8:	080011d7 	.word	0x080011d7
 8000efc:	08001025 	.word	0x08001025
 8000f00:	08001033 	.word	0x08001033
 8000f04:	08001041 	.word	0x08001041
 8000f08:	0800104f 	.word	0x0800104f
 8000f0c:	0800105d 	.word	0x0800105d
 8000f10:	0800106b 	.word	0x0800106b
 8000f14:	08001079 	.word	0x08001079
 8000f18:	08001087 	.word	0x08001087
 8000f1c:	08001095 	.word	0x08001095
 8000f20:	080010a3 	.word	0x080010a3
 8000f24:	080011d7 	.word	0x080011d7
 8000f28:	080011d7 	.word	0x080011d7
 8000f2c:	080011d7 	.word	0x080011d7
 8000f30:	080011d7 	.word	0x080011d7
 8000f34:	080011d7 	.word	0x080011d7
 8000f38:	080011d7 	.word	0x080011d7
 8000f3c:	080011d7 	.word	0x080011d7
 8000f40:	080010bf 	.word	0x080010bf
 8000f44:	080010cd 	.word	0x080010cd
 8000f48:	080010db 	.word	0x080010db
 8000f4c:	080010e9 	.word	0x080010e9
 8000f50:	080010f7 	.word	0x080010f7
 8000f54:	08001105 	.word	0x08001105
 8000f58:	08001113 	.word	0x08001113
 8000f5c:	08001121 	.word	0x08001121
 8000f60:	0800112f 	.word	0x0800112f
 8000f64:	0800113d 	.word	0x0800113d
 8000f68:	080011d7 	.word	0x080011d7
 8000f6c:	0800114b 	.word	0x0800114b
 8000f70:	080011d7 	.word	0x080011d7
 8000f74:	08001159 	.word	0x08001159
 8000f78:	08001167 	.word	0x08001167
 8000f7c:	08001175 	.word	0x08001175
 8000f80:	08001183 	.word	0x08001183
 8000f84:	08001191 	.word	0x08001191
 8000f88:	0800119f 	.word	0x0800119f
 8000f8c:	080011ad 	.word	0x080011ad
 8000f90:	080011bb 	.word	0x080011bb
 8000f94:	080011d7 	.word	0x080011d7
 8000f98:	080011d7 	.word	0x080011d7
 8000f9c:	080011d7 	.word	0x080011d7
 8000fa0:	080011c9 	.word	0x080011c9
 8000fa4:	080011d7 	.word	0x080011d7
 8000fa8:	080011d7 	.word	0x080011d7
 8000fac:	080011d7 	.word	0x080011d7
 8000fb0:	080011d7 	.word	0x080011d7
 8000fb4:	080011d7 	.word	0x080011d7
 8000fb8:	080011d7 	.word	0x080011d7
 8000fbc:	080011d7 	.word	0x080011d7
 8000fc0:	080010bf 	.word	0x080010bf
 8000fc4:	080010cd 	.word	0x080010cd
 8000fc8:	080010db 	.word	0x080010db
 8000fcc:	080010e9 	.word	0x080010e9
 8000fd0:	080010f7 	.word	0x080010f7
 8000fd4:	08001105 	.word	0x08001105
 8000fd8:	08001113 	.word	0x08001113
 8000fdc:	08001121 	.word	0x08001121
 8000fe0:	0800112f 	.word	0x0800112f
 8000fe4:	0800113d 	.word	0x0800113d
 8000fe8:	080011d7 	.word	0x080011d7
 8000fec:	0800114b 	.word	0x0800114b
 8000ff0:	080011d7 	.word	0x080011d7
 8000ff4:	08001159 	.word	0x08001159
 8000ff8:	08001167 	.word	0x08001167
 8000ffc:	08001175 	.word	0x08001175
 8001000:	08001183 	.word	0x08001183
 8001004:	08001191 	.word	0x08001191
 8001008:	0800119f 	.word	0x0800119f
 800100c:	080011ad 	.word	0x080011ad
 8001010:	080011bb 	.word	0x080011bb
 8001014:	080011d7 	.word	0x080011d7
 8001018:	080011d7 	.word	0x080011d7
 800101c:	080011d7 	.word	0x080011d7
 8001020:	080011c9 	.word	0x080011c9
    {
    case '0':
      buff[i] = 0x3f;
 8001024:	f107 0208 	add.w	r2, r7, #8
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	4413      	add	r3, r2
 800102c:	223f      	movs	r2, #63	@ 0x3f
 800102e:	701a      	strb	r2, [r3, #0]
      break;
 8001030:	e0d8      	b.n	80011e4 <tm1637_str+0x328>
    case '1':
      buff[i] = 0x06;
 8001032:	f107 0208 	add.w	r2, r7, #8
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	4413      	add	r3, r2
 800103a:	2206      	movs	r2, #6
 800103c:	701a      	strb	r2, [r3, #0]
      break;
 800103e:	e0d1      	b.n	80011e4 <tm1637_str+0x328>
    case '2':
      buff[i] = 0x5b;
 8001040:	f107 0208 	add.w	r2, r7, #8
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	4413      	add	r3, r2
 8001048:	225b      	movs	r2, #91	@ 0x5b
 800104a:	701a      	strb	r2, [r3, #0]
      break;
 800104c:	e0ca      	b.n	80011e4 <tm1637_str+0x328>
    case '3':
      buff[i] = 0x4f;
 800104e:	f107 0208 	add.w	r2, r7, #8
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4413      	add	r3, r2
 8001056:	224f      	movs	r2, #79	@ 0x4f
 8001058:	701a      	strb	r2, [r3, #0]
      break;
 800105a:	e0c3      	b.n	80011e4 <tm1637_str+0x328>
    case '4':
      buff[i] = 0x66;
 800105c:	f107 0208 	add.w	r2, r7, #8
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	4413      	add	r3, r2
 8001064:	2266      	movs	r2, #102	@ 0x66
 8001066:	701a      	strb	r2, [r3, #0]
      break;
 8001068:	e0bc      	b.n	80011e4 <tm1637_str+0x328>
    case '5':
      buff[i] = 0x6d;
 800106a:	f107 0208 	add.w	r2, r7, #8
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	4413      	add	r3, r2
 8001072:	226d      	movs	r2, #109	@ 0x6d
 8001074:	701a      	strb	r2, [r3, #0]
      break;
 8001076:	e0b5      	b.n	80011e4 <tm1637_str+0x328>
    case '6':
      buff[i] = 0x7d;
 8001078:	f107 0208 	add.w	r2, r7, #8
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4413      	add	r3, r2
 8001080:	227d      	movs	r2, #125	@ 0x7d
 8001082:	701a      	strb	r2, [r3, #0]
      break;
 8001084:	e0ae      	b.n	80011e4 <tm1637_str+0x328>
    case '7':
      buff[i] = 0x07;
 8001086:	f107 0208 	add.w	r2, r7, #8
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	4413      	add	r3, r2
 800108e:	2207      	movs	r2, #7
 8001090:	701a      	strb	r2, [r3, #0]
      break;
 8001092:	e0a7      	b.n	80011e4 <tm1637_str+0x328>
    case '8':
      buff[i] = 0x7f;
 8001094:	f107 0208 	add.w	r2, r7, #8
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	4413      	add	r3, r2
 800109c:	227f      	movs	r2, #127	@ 0x7f
 800109e:	701a      	strb	r2, [r3, #0]
      break;
 80010a0:	e0a0      	b.n	80011e4 <tm1637_str+0x328>
    case '9':
      buff[i] = 0x6f;
 80010a2:	f107 0208 	add.w	r2, r7, #8
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	4413      	add	r3, r2
 80010aa:	226f      	movs	r2, #111	@ 0x6f
 80010ac:	701a      	strb	r2, [r3, #0]
      break;
 80010ae:	e099      	b.n	80011e4 <tm1637_str+0x328>
    case '-':
      buff[i] = 0x40;
 80010b0:	f107 0208 	add.w	r2, r7, #8
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4413      	add	r3, r2
 80010b8:	2240      	movs	r2, #64	@ 0x40
 80010ba:	701a      	strb	r2, [r3, #0]
      break;
 80010bc:	e092      	b.n	80011e4 <tm1637_str+0x328>
#if (TM1637_ENABLE_ALFABET == 1)
    case 'A':
    case 'a':
      buff[i] = 0x77;
 80010be:	f107 0208 	add.w	r2, r7, #8
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	4413      	add	r3, r2
 80010c6:	2277      	movs	r2, #119	@ 0x77
 80010c8:	701a      	strb	r2, [r3, #0]
      break;
 80010ca:	e08b      	b.n	80011e4 <tm1637_str+0x328>
    case 'B':
    case 'b':
      buff[i] = 0x7C;
 80010cc:	f107 0208 	add.w	r2, r7, #8
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	4413      	add	r3, r2
 80010d4:	227c      	movs	r2, #124	@ 0x7c
 80010d6:	701a      	strb	r2, [r3, #0]
      break;
 80010d8:	e084      	b.n	80011e4 <tm1637_str+0x328>
    case 'C':
    case 'c':
      buff[i] = 0x58;
 80010da:	f107 0208 	add.w	r2, r7, #8
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4413      	add	r3, r2
 80010e2:	2258      	movs	r2, #88	@ 0x58
 80010e4:	701a      	strb	r2, [r3, #0]
      break;
 80010e6:	e07d      	b.n	80011e4 <tm1637_str+0x328>
    case 'D':
    case 'd':
      buff[i] = 0x5E;
 80010e8:	f107 0208 	add.w	r2, r7, #8
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4413      	add	r3, r2
 80010f0:	225e      	movs	r2, #94	@ 0x5e
 80010f2:	701a      	strb	r2, [r3, #0]
      break;
 80010f4:	e076      	b.n	80011e4 <tm1637_str+0x328>
    case 'E':
    case 'e':
      buff[i] = 0x79;
 80010f6:	f107 0208 	add.w	r2, r7, #8
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	4413      	add	r3, r2
 80010fe:	2279      	movs	r2, #121	@ 0x79
 8001100:	701a      	strb	r2, [r3, #0]
      break;
 8001102:	e06f      	b.n	80011e4 <tm1637_str+0x328>
    case 'F':
    case 'f':
      buff[i] = 0x71;
 8001104:	f107 0208 	add.w	r2, r7, #8
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	4413      	add	r3, r2
 800110c:	2271      	movs	r2, #113	@ 0x71
 800110e:	701a      	strb	r2, [r3, #0]
      break;
 8001110:	e068      	b.n	80011e4 <tm1637_str+0x328>
    case 'G':
    case 'g':
      buff[i] = 0x6f;
 8001112:	f107 0208 	add.w	r2, r7, #8
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4413      	add	r3, r2
 800111a:	226f      	movs	r2, #111	@ 0x6f
 800111c:	701a      	strb	r2, [r3, #0]
      break;
 800111e:	e061      	b.n	80011e4 <tm1637_str+0x328>
    case 'H':
    case 'h':
      buff[i] = 0x76;
 8001120:	f107 0208 	add.w	r2, r7, #8
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	4413      	add	r3, r2
 8001128:	2276      	movs	r2, #118	@ 0x76
 800112a:	701a      	strb	r2, [r3, #0]
      break;
 800112c:	e05a      	b.n	80011e4 <tm1637_str+0x328>
    case 'I':
    case 'i':
      buff[i] = 0x04;
 800112e:	f107 0208 	add.w	r2, r7, #8
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	4413      	add	r3, r2
 8001136:	2204      	movs	r2, #4
 8001138:	701a      	strb	r2, [r3, #0]
      break;
 800113a:	e053      	b.n	80011e4 <tm1637_str+0x328>
    case 'J':
    case 'j':
      buff[i] = 0x0E;
 800113c:	f107 0208 	add.w	r2, r7, #8
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	4413      	add	r3, r2
 8001144:	220e      	movs	r2, #14
 8001146:	701a      	strb	r2, [r3, #0]
      break;
 8001148:	e04c      	b.n	80011e4 <tm1637_str+0x328>
    case 'L':
    case 'l':
      buff[i] = 0x38;
 800114a:	f107 0208 	add.w	r2, r7, #8
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	4413      	add	r3, r2
 8001152:	2238      	movs	r2, #56	@ 0x38
 8001154:	701a      	strb	r2, [r3, #0]
      break;
 8001156:	e045      	b.n	80011e4 <tm1637_str+0x328>
    case 'N':
    case 'n':
      buff[i] = 0x54;
 8001158:	f107 0208 	add.w	r2, r7, #8
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4413      	add	r3, r2
 8001160:	2254      	movs	r2, #84	@ 0x54
 8001162:	701a      	strb	r2, [r3, #0]
      break;
 8001164:	e03e      	b.n	80011e4 <tm1637_str+0x328>
    case 'O':
    case 'o':
      buff[i] = 0x5C;
 8001166:	f107 0208 	add.w	r2, r7, #8
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4413      	add	r3, r2
 800116e:	225c      	movs	r2, #92	@ 0x5c
 8001170:	701a      	strb	r2, [r3, #0]
      break;
 8001172:	e037      	b.n	80011e4 <tm1637_str+0x328>
    case 'P':
    case 'p':
      buff[i] = 0x73;
 8001174:	f107 0208 	add.w	r2, r7, #8
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	4413      	add	r3, r2
 800117c:	2273      	movs	r2, #115	@ 0x73
 800117e:	701a      	strb	r2, [r3, #0]
      break;
 8001180:	e030      	b.n	80011e4 <tm1637_str+0x328>
    case 'Q':
    case 'q':
      buff[i] = 0x67;
 8001182:	f107 0208 	add.w	r2, r7, #8
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	4413      	add	r3, r2
 800118a:	2267      	movs	r2, #103	@ 0x67
 800118c:	701a      	strb	r2, [r3, #0]
      break;
 800118e:	e029      	b.n	80011e4 <tm1637_str+0x328>
    case 'R':
    case 'r':
      buff[i] = 0x50;
 8001190:	f107 0208 	add.w	r2, r7, #8
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4413      	add	r3, r2
 8001198:	2250      	movs	r2, #80	@ 0x50
 800119a:	701a      	strb	r2, [r3, #0]
      break;
 800119c:	e022      	b.n	80011e4 <tm1637_str+0x328>
    case 'S':
    case 's':
      buff[i] = 0x6D;
 800119e:	f107 0208 	add.w	r2, r7, #8
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	4413      	add	r3, r2
 80011a6:	226d      	movs	r2, #109	@ 0x6d
 80011a8:	701a      	strb	r2, [r3, #0]
      break;
 80011aa:	e01b      	b.n	80011e4 <tm1637_str+0x328>
    case 'T':
    case 't':
      buff[i] = 0x78;
 80011ac:	f107 0208 	add.w	r2, r7, #8
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	4413      	add	r3, r2
 80011b4:	2278      	movs	r2, #120	@ 0x78
 80011b6:	701a      	strb	r2, [r3, #0]
      break;
 80011b8:	e014      	b.n	80011e4 <tm1637_str+0x328>
    case 'U':
    case 'u':
      buff[i] = 0x1C;
 80011ba:	f107 0208 	add.w	r2, r7, #8
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	4413      	add	r3, r2
 80011c2:	221c      	movs	r2, #28
 80011c4:	701a      	strb	r2, [r3, #0]
      break;
 80011c6:	e00d      	b.n	80011e4 <tm1637_str+0x328>
    case 'Y':
    case 'y':
      buff[i] = 0x6E;
 80011c8:	f107 0208 	add.w	r2, r7, #8
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4413      	add	r3, r2
 80011d0:	226e      	movs	r2, #110	@ 0x6e
 80011d2:	701a      	strb	r2, [r3, #0]
      break;
 80011d4:	e006      	b.n	80011e4 <tm1637_str+0x328>
#endif
    default:
      buff[i] = 0;
 80011d6:	f107 0208 	add.w	r2, r7, #8
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	4413      	add	r3, r2
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
      break;
 80011e2:	bf00      	nop
    }
    if (*(str_tmp + 1) == '.')
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	3301      	adds	r3, #1
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80011ec:	d110      	bne.n	8001210 <tm1637_str+0x354>
    {
      buff[i] |= 0x80;
 80011ee:	f107 0208 	add.w	r2, r7, #8
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4413      	add	r3, r2
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011fc:	b2d9      	uxtb	r1, r3
 80011fe:	f107 0208 	add.w	r2, r7, #8
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4413      	add	r3, r2
 8001206:	460a      	mov	r2, r1
 8001208:	701a      	strb	r2, [r3, #0]
      str_tmp++;
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	3301      	adds	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
    }
    str_tmp++;
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	3301      	adds	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < handle->seg_cnt; i++)
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	3301      	adds	r3, #1
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	7b1b      	ldrb	r3, [r3, #12]
 8001220:	461a      	mov	r2, r3
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4293      	cmp	r3, r2
 8001226:	f6ff ae59 	blt.w	8000edc <tm1637_str+0x20>
  }

  /* Write to tm1637 */
  return tm1637_raw(handle, buff);
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	4619      	mov	r1, r3
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff fe0e 	bl	8000e52 <tm1637_raw>
 8001236:	4603      	mov	r3, r0
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <tm1637_printf>:
 * @param[in] format Format string (printf-style) to display.
 * @param[in] ... Additional arguments for the formatted string.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t  tm1637_printf(tm1637_t *handle, const char *format, ...)
{
 8001240:	b40e      	push	{r1, r2, r3}
 8001242:	b580      	push	{r7, lr}
 8001244:	b087      	sub	sp, #28
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
  char buff[TM1637_SEG_MAX + 1] = {0};
 800124a:	f107 030c 	add.w	r3, r7, #12
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	f8c3 2003 	str.w	r2, [r3, #3]
  assert_param(handle != NULL);

  va_list args;
  va_start(args, format);
 8001256:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800125a:	60bb      	str	r3, [r7, #8]
  int chars_written = vsnprintf(buff, sizeof(buff), format, args);
 800125c:	f107 000c 	add.w	r0, r7, #12
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001264:	2107      	movs	r1, #7
 8001266:	f001 fc65 	bl	8002b34 <vsniprintf>
 800126a:	6178      	str	r0, [r7, #20]
  va_end(args);
  if (chars_written < 0)
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	2b00      	cmp	r3, #0
 8001270:	da01      	bge.n	8001276 <tm1637_printf+0x36>
  {
    return TM1637_ERR_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e006      	b.n	8001284 <tm1637_printf+0x44>
  }
  return tm1637_str(handle, buff);
 8001276:	f107 030c 	add.w	r3, r7, #12
 800127a:	4619      	mov	r1, r3
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff fe1d 	bl	8000ebc <tm1637_str>
 8001282:	4603      	mov	r3, r0
}
 8001284:	4618      	mov	r0, r3
 8001286:	371c      	adds	r7, #28
 8001288:	46bd      	mov	sp, r7
 800128a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800128e:	b003      	add	sp, #12
 8001290:	4770      	bx	lr

08001292 <tm1637_delay>:
 * @brief Provides a delay for the TM1637 display operations.
 *        This function uses a simple loop to generate a delay for controlling the timing
 *        of the TM1637 display operations.
 */
static void tm1637_delay(void)
{
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 8001298:	2300      	movs	r3, #0
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	e003      	b.n	80012a6 <tm1637_delay+0x14>
  {
    __NOP();
 800129e:	bf00      	nop
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3301      	adds	r3, #1
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80012ac:	d3f7      	bcc.n	800129e <tm1637_delay+0xc>
  }
}
 80012ae:	bf00      	nop
 80012b0:	bf00      	nop
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <tm1637_start>:
 *        This function generates a start condition by toggling the clock and data lines.
 *        The start condition is necessary to begin communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_start(tm1637_t *handle)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Raise CLK/DAT high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	891a      	ldrh	r2, [r3, #8]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	895a      	ldrh	r2, [r3, #10]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80012d8:	f7ff ffdb 	bl	8001292 <tm1637_delay>

  /* Pull DAT low to start */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	895b      	ldrh	r3, [r3, #10]
 80012e0:	461a      	mov	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	0412      	lsls	r2, r2, #16
 80012e8:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80012ea:	f7ff ffd2 	bl	8001292 <tm1637_delay>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <tm1637_stop>:
 *        This function generates a stop condition by toggling the data and clock lines.
 *        The stop condition signals the end of communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_stop(tm1637_t *handle)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Pull DAT low */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	895b      	ldrh	r3, [r3, #10]
 8001302:	461a      	mov	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	0412      	lsls	r2, r2, #16
 800130a:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800130c:	f7ff ffc1 	bl	8001292 <tm1637_delay>

  /* Raise CLK high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	891a      	ldrh	r2, [r3, #8]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800131a:	f7ff ffba 	bl	8001292 <tm1637_delay>

  /* Release DAT high (STOP) */
  handle->gpio_dat->BSRR = handle->pin_dat;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	895a      	ldrh	r2, [r3, #10]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8001328:	f7ff ffb3 	bl	8001292 <tm1637_delay>
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <tm1637_write>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] data The byte of data to send to the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
static tm1637_err_t tm1637_write(tm1637_t *handle, uint8_t data)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	460b      	mov	r3, r1
 800133e:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp = data;
 8001340:	78fb      	ldrb	r3, [r7, #3]
 8001342:	73fb      	strb	r3, [r7, #15]
  assert_param(handle != NULL);

  /* Send each bit (LSB first) */
  for (int i = 0; i < 8; i++)
 8001344:	2300      	movs	r3, #0
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	e025      	b.n	8001396 <tm1637_write+0x62>
  {
    handle->gpio_clk->BSRR = handle->pin_clk << 16;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	891b      	ldrh	r3, [r3, #8]
 800134e:	461a      	mov	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	0412      	lsls	r2, r2, #16
 8001356:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 8001358:	f7ff ff9b 	bl	8001292 <tm1637_delay>
    handle->gpio_dat->BSRR = (tmp & 0x01) ? handle->pin_dat : (handle->pin_dat << 16);
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <tm1637_write+0x38>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	895b      	ldrh	r3, [r3, #10]
 800136a:	e002      	b.n	8001372 <tm1637_write+0x3e>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	895b      	ldrh	r3, [r3, #10]
 8001370:	041b      	lsls	r3, r3, #16
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	6852      	ldr	r2, [r2, #4]
 8001376:	6193      	str	r3, [r2, #24]
    tm1637_delay();
 8001378:	f7ff ff8b 	bl	8001292 <tm1637_delay>
    handle->gpio_clk->BSRR = handle->pin_clk;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	891a      	ldrh	r2, [r3, #8]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 8001386:	f7ff ff84 	bl	8001292 <tm1637_delay>
    tmp >>= 1;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	085b      	lsrs	r3, r3, #1
 800138e:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < 8; i++)
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	3301      	adds	r3, #1
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	2b07      	cmp	r3, #7
 800139a:	ddd6      	ble.n	800134a <tm1637_write+0x16>
  }
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	891b      	ldrh	r3, [r3, #8]
 80013a0:	461a      	mov	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	0412      	lsls	r2, r2, #16
 80013a8:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	895a      	ldrh	r2, [r3, #10]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80013b4:	f7ff ff6d 	bl	8001292 <tm1637_delay>

  /* Generate clock pulse for ACK phase */
  handle->gpio_clk->BSRR = handle->pin_clk;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	891a      	ldrh	r2, [r3, #8]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80013c2:	f7ff ff66 	bl	8001292 <tm1637_delay>
  tm1637_delay();
 80013c6:	f7ff ff64 	bl	8001292 <tm1637_delay>

  /* Read ACK bit from TM1637  data line is released and clock is toggled to sample response */
  tmp = (handle->gpio_dat->IDR & handle->pin_dat) ? 1 : 0;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	691b      	ldr	r3, [r3, #16]
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	8952      	ldrh	r2, [r2, #10]
 80013d4:	4013      	ands	r3, r2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	bf14      	ite	ne
 80013da:	2301      	movne	r3, #1
 80013dc:	2300      	moveq	r3, #0
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	73fb      	strb	r3, [r7, #15]
  handle->gpio_dat->BSRR = (tmp == 0) ? (handle->pin_dat << 16) : handle->pin_dat;
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d103      	bne.n	80013f0 <tm1637_write+0xbc>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	895b      	ldrh	r3, [r3, #10]
 80013ec:	041b      	lsls	r3, r3, #16
 80013ee:	e001      	b.n	80013f4 <tm1637_write+0xc0>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	895b      	ldrh	r3, [r3, #10]
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	6852      	ldr	r2, [r2, #4]
 80013f8:	6193      	str	r3, [r2, #24]
  tm1637_delay();
 80013fa:	f7ff ff4a 	bl	8001292 <tm1637_delay>
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	891b      	ldrh	r3, [r3, #8]
 8001402:	461a      	mov	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	0412      	lsls	r2, r2, #16
 800140a:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800140c:	f7ff ff41 	bl	8001292 <tm1637_delay>
  return (tm1637_err_t)tmp;
 8001410:	7bfb      	ldrb	r3, [r7, #15]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
int count=1;
 8001422:	2301      	movs	r3, #1
 8001424:	607b      	str	r3, [r7, #4]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001426:	f000 fa0f 	bl	8001848 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800142a:	f000 f835 	bl	8001498 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800142e:	f000 f89f 	bl	8001570 <MX_GPIO_Init>
//  MX_TIM2_Init();
	/* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001432:	4815      	ldr	r0, [pc, #84]	@ (8001488 <main+0x6c>)
 8001434:	f001 f9b8 	bl	80027a8 <HAL_TIM_Base_Start_IT>
  Ds18b20_Init();
 8001438:	f7ff f8b8 	bl	80005ac <Ds18b20_Init>
	tm1637_init(&seg);
 800143c:	4813      	ldr	r0, [pc, #76]	@ (800148c <main+0x70>)
 800143e:	f7ff fcbc 	bl	8000dba <tm1637_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	tm1637_brightness(&seg, 1);
 8001442:	2101      	movs	r1, #1
 8001444:	4811      	ldr	r0, [pc, #68]	@ (800148c <main+0x70>)
 8001446:	f7ff fcd7 	bl	8000df8 <tm1637_brightness>

	while (1) {
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);   // 
////		GPIOA->BSRR = GPIO_PIN_5;
		*(uint32_t*) 0x40020018 = 0x0020;
 800144a:	4b11      	ldr	r3, [pc, #68]	@ (8001490 <main+0x74>)
 800144c:	2220      	movs	r2, #32
 800144e:	601a      	str	r2, [r3, #0]
		HAL_Delay(500);
 8001450:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001454:	f000 fa6a 	bl	800192c <HAL_Delay>
		*(uint32_t*) 0x40020018 = (uint32_t) 0x0020 << 16U;
 8001458:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <main+0x74>)
 800145a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800145e:	601a      	str	r2, [r3, #0]
		HAL_Delay(100);
 8001460:	2064      	movs	r0, #100	@ 0x64
 8001462:	f000 fa63 	bl	800192c <HAL_Delay>

		tm1637_printf(&seg, "%04d", count);
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	490a      	ldr	r1, [pc, #40]	@ (8001494 <main+0x78>)
 800146a:	4808      	ldr	r0, [pc, #32]	@ (800148c <main+0x70>)
 800146c:	f7ff fee8 	bl	8001240 <tm1637_printf>

		    count++;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3301      	adds	r3, #1
 8001474:	607b      	str	r3, [r7, #4]
		    if (count > 9999) {
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f242 720f 	movw	r2, #9999	@ 0x270f
 800147c:	4293      	cmp	r3, r2
 800147e:	dde4      	ble.n	800144a <main+0x2e>
		        count = 1;
 8001480:	2301      	movs	r3, #1
 8001482:	607b      	str	r3, [r7, #4]
		*(uint32_t*) 0x40020018 = 0x0020;
 8001484:	e7e1      	b.n	800144a <main+0x2e>
 8001486:	bf00      	nop
 8001488:	200000b0 	.word	0x200000b0
 800148c:	20000000 	.word	0x20000000
 8001490:	40020018 	.word	0x40020018
 8001494:	08003464 	.word	0x08003464

08001498 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b094      	sub	sp, #80	@ 0x50
 800149c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800149e:	f107 0320 	add.w	r3, r7, #32
 80014a2:	2230      	movs	r2, #48	@ 0x30
 80014a4:	2100      	movs	r1, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f001 fb52 	bl	8002b50 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80014bc:	2300      	movs	r3, #0
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	4b29      	ldr	r3, [pc, #164]	@ (8001568 <SystemClock_Config+0xd0>)
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	4a28      	ldr	r2, [pc, #160]	@ (8001568 <SystemClock_Config+0xd0>)
 80014c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80014cc:	4b26      	ldr	r3, [pc, #152]	@ (8001568 <SystemClock_Config+0xd0>)
 80014ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80014d8:	2300      	movs	r3, #0
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	4b23      	ldr	r3, [pc, #140]	@ (800156c <SystemClock_Config+0xd4>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014e4:	4a21      	ldr	r2, [pc, #132]	@ (800156c <SystemClock_Config+0xd4>)
 80014e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <SystemClock_Config+0xd4>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014f8:	2302      	movs	r3, #2
 80014fa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014fc:	2301      	movs	r3, #1
 80014fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001500:	2310      	movs	r3, #16
 8001502:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001504:	2302      	movs	r3, #2
 8001506:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001508:	2300      	movs	r3, #0
 800150a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800150c:	2308      	movs	r3, #8
 800150e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 8001510:	2348      	movs	r3, #72	@ 0x48
 8001512:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001514:	2302      	movs	r3, #2
 8001516:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001518:	2304      	movs	r3, #4
 800151a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800151c:	f107 0320 	add.w	r3, r7, #32
 8001520:	4618      	mov	r0, r3
 8001522:	f000 fcc3 	bl	8001eac <HAL_RCC_OscConfig>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <SystemClock_Config+0x98>
		Error_Handler();
 800152c:	f000 f8ac 	bl	8001688 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001530:	230f      	movs	r3, #15
 8001532:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001534:	2302      	movs	r3, #2
 8001536:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800153c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001540:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001542:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001546:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001548:	f107 030c 	add.w	r3, r7, #12
 800154c:	2102      	movs	r1, #2
 800154e:	4618      	mov	r0, r3
 8001550:	f000 ff24 	bl	800239c <HAL_RCC_ClockConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0xc6>
		Error_Handler();
 800155a:	f000 f895 	bl	8001688 <Error_Handler>
	}
}
 800155e:	bf00      	nop
 8001560:	3750      	adds	r7, #80	@ 0x50
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40007000 	.word	0x40007000

08001570 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b08a      	sub	sp, #40	@ 0x28
 8001574:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001576:	f107 0314 	add.w	r3, r7, #20
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	613b      	str	r3, [r7, #16]
 800158a:	4b3b      	ldr	r3, [pc, #236]	@ (8001678 <MX_GPIO_Init+0x108>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	4a3a      	ldr	r2, [pc, #232]	@ (8001678 <MX_GPIO_Init+0x108>)
 8001590:	f043 0304 	orr.w	r3, r3, #4
 8001594:	6313      	str	r3, [r2, #48]	@ 0x30
 8001596:	4b38      	ldr	r3, [pc, #224]	@ (8001678 <MX_GPIO_Init+0x108>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	4b34      	ldr	r3, [pc, #208]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a33      	ldr	r2, [pc, #204]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b31      	ldr	r3, [pc, #196]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	4b26      	ldr	r3, [pc, #152]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	4a25      	ldr	r2, [pc, #148]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015e4:	f043 0302 	orr.w	r3, r3, #2
 80015e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ea:	4b23      	ldr	r3, [pc, #140]	@ (8001678 <MX_GPIO_Init+0x108>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_SET);
 80015f6:	2201      	movs	r2, #1
 80015f8:	2120      	movs	r1, #32
 80015fa:	4820      	ldr	r0, [pc, #128]	@ (800167c <MX_GPIO_Init+0x10c>)
 80015fc:	f000 fc3c 	bl	8001e78 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, FND_CLK_Pin | FND_DIO_Pin, GPIO_PIN_SET);
 8001600:	2201      	movs	r2, #1
 8001602:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001606:	481e      	ldr	r0, [pc, #120]	@ (8001680 <MX_GPIO_Init+0x110>)
 8001608:	f000 fc36 	bl	8001e78 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(TEMP_DATA_GPIO_Port, TEMP_DATA_Pin, GPIO_PIN_SET);
 800160c:	2201      	movs	r2, #1
 800160e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001612:	481c      	ldr	r0, [pc, #112]	@ (8001684 <MX_GPIO_Init+0x114>)
 8001614:	f000 fc30 	bl	8001e78 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : GPIO_LED1_Pin */
	GPIO_InitStruct.Pin = GPIO_LED1_Pin;
 8001618:	2320      	movs	r3, #32
 800161a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161c:	2301      	movs	r3, #1
 800161e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001624:	2302      	movs	r3, #2
 8001626:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_LED1_GPIO_Port, &GPIO_InitStruct);
 8001628:	f107 0314 	add.w	r3, r7, #20
 800162c:	4619      	mov	r1, r3
 800162e:	4813      	ldr	r0, [pc, #76]	@ (800167c <MX_GPIO_Init+0x10c>)
 8001630:	f000 fa86 	bl	8001b40 <HAL_GPIO_Init>

	/*Configure GPIO pins : FND_CLK_Pin FND_DIO_Pin */
	GPIO_InitStruct.Pin = FND_CLK_Pin | FND_DIO_Pin;
 8001634:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001638:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800163a:	2311      	movs	r3, #17
 800163c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800163e:	2301      	movs	r3, #1
 8001640:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001642:	2301      	movs	r3, #1
 8001644:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	480c      	ldr	r0, [pc, #48]	@ (8001680 <MX_GPIO_Init+0x110>)
 800164e:	f000 fa77 	bl	8001b40 <HAL_GPIO_Init>

	/*Configure GPIO pin : TEMP_DATA_Pin */
	GPIO_InitStruct.Pin = TEMP_DATA_Pin;
 8001652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001656:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001658:	2301      	movs	r3, #1
 800165a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800165c:	2301      	movs	r3, #1
 800165e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001660:	2302      	movs	r3, #2
 8001662:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(TEMP_DATA_GPIO_Port, &GPIO_InitStruct);
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4619      	mov	r1, r3
 800166a:	4806      	ldr	r0, [pc, #24]	@ (8001684 <MX_GPIO_Init+0x114>)
 800166c:	f000 fa68 	bl	8001b40 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001670:	bf00      	nop
 8001672:	3728      	adds	r7, #40	@ 0x28
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40023800 	.word	0x40023800
 800167c:	40020000 	.word	0x40020000
 8001680:	40020800 	.word	0x40020800
 8001684:	40020400 	.word	0x40020400

08001688 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800168c:	b672      	cpsid	i
}
 800168e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <Error_Handler+0x8>

08001694 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	607b      	str	r3, [r7, #4]
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <HAL_MspInit+0x4c>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a2:	4a0f      	ldr	r2, [pc, #60]	@ (80016e0 <HAL_MspInit+0x4c>)
 80016a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016aa:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <HAL_MspInit+0x4c>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016b2:	607b      	str	r3, [r7, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	603b      	str	r3, [r7, #0]
 80016ba:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <HAL_MspInit+0x4c>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016be:	4a08      	ldr	r2, [pc, #32]	@ (80016e0 <HAL_MspInit+0x4c>)
 80016c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016c6:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <HAL_MspInit+0x4c>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800

080016e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <NMI_Handler+0x4>

080016ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <HardFault_Handler+0x4>

080016f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <MemManage_Handler+0x4>

080016fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <BusFault_Handler+0x4>

08001704 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <UsageFault_Handler+0x4>

0800170c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800171a:	b480      	push	{r7}
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800173a:	f000 f8d7 	bl	80018ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	m_time++;
 8001748:	4b04      	ldr	r3, [pc, #16]	@ (800175c <TIM2_IRQHandler+0x18>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3301      	adds	r3, #1
 800174e:	4a03      	ldr	r2, [pc, #12]	@ (800175c <TIM2_IRQHandler+0x18>)
 8001750:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001752:	4803      	ldr	r0, [pc, #12]	@ (8001760 <TIM2_IRQHandler+0x1c>)
 8001754:	f001 f88a 	bl	800286c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200000f8 	.word	0x200000f8
 8001760:	200000b0 	.word	0x200000b0

08001764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800176c:	4a14      	ldr	r2, [pc, #80]	@ (80017c0 <_sbrk+0x5c>)
 800176e:	4b15      	ldr	r3, [pc, #84]	@ (80017c4 <_sbrk+0x60>)
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001778:	4b13      	ldr	r3, [pc, #76]	@ (80017c8 <_sbrk+0x64>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001780:	4b11      	ldr	r3, [pc, #68]	@ (80017c8 <_sbrk+0x64>)
 8001782:	4a12      	ldr	r2, [pc, #72]	@ (80017cc <_sbrk+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001786:	4b10      	ldr	r3, [pc, #64]	@ (80017c8 <_sbrk+0x64>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	429a      	cmp	r2, r3
 8001792:	d207      	bcs.n	80017a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001794:	f001 f9e4 	bl	8002b60 <__errno>
 8001798:	4603      	mov	r3, r0
 800179a:	220c      	movs	r2, #12
 800179c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295
 80017a2:	e009      	b.n	80017b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a4:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <_sbrk+0x64>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017aa:	4b07      	ldr	r3, [pc, #28]	@ (80017c8 <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	4a05      	ldr	r2, [pc, #20]	@ (80017c8 <_sbrk+0x64>)
 80017b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b6:	68fb      	ldr	r3, [r7, #12]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20018000 	.word	0x20018000
 80017c4:	00000400 	.word	0x00000400
 80017c8:	200000fc 	.word	0x200000fc
 80017cc:	20000250 	.word	0x20000250

080017d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <SystemInit+0x20>)
 80017d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017da:	4a05      	ldr	r2, [pc, #20]	@ (80017f0 <SystemInit+0x20>)
 80017dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800182c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017f8:	f7ff ffea 	bl	80017d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017fc:	480c      	ldr	r0, [pc, #48]	@ (8001830 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017fe:	490d      	ldr	r1, [pc, #52]	@ (8001834 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001800:	4a0d      	ldr	r2, [pc, #52]	@ (8001838 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001804:	e002      	b.n	800180c <LoopCopyDataInit>

08001806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180a:	3304      	adds	r3, #4

0800180c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800180c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001810:	d3f9      	bcc.n	8001806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001812:	4a0a      	ldr	r2, [pc, #40]	@ (800183c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001814:	4c0a      	ldr	r4, [pc, #40]	@ (8001840 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001818:	e001      	b.n	800181e <LoopFillZerobss>

0800181a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800181c:	3204      	adds	r2, #4

0800181e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001820:	d3fb      	bcc.n	800181a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001822:	f001 f9a3 	bl	8002b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001826:	f7ff fdf9 	bl	800141c <main>
  bx  lr    
 800182a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800182c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001834:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001838:	080034c0 	.word	0x080034c0
  ldr r2, =_sbss
 800183c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001840:	2000024c 	.word	0x2000024c

08001844 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001844:	e7fe      	b.n	8001844 <ADC_IRQHandler>
	...

08001848 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800184c:	4b0e      	ldr	r3, [pc, #56]	@ (8001888 <HAL_Init+0x40>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a0d      	ldr	r2, [pc, #52]	@ (8001888 <HAL_Init+0x40>)
 8001852:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001856:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001858:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <HAL_Init+0x40>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a0a      	ldr	r2, [pc, #40]	@ (8001888 <HAL_Init+0x40>)
 800185e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001862:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001864:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <HAL_Init+0x40>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a07      	ldr	r2, [pc, #28]	@ (8001888 <HAL_Init+0x40>)
 800186a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800186e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001870:	2003      	movs	r0, #3
 8001872:	f000 f931 	bl	8001ad8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001876:	200f      	movs	r0, #15
 8001878:	f000 f808 	bl	800188c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800187c:	f7ff ff0a 	bl	8001694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40023c00 	.word	0x40023c00

0800188c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001894:	4b12      	ldr	r3, [pc, #72]	@ (80018e0 <HAL_InitTick+0x54>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <HAL_InitTick+0x58>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	4619      	mov	r1, r3
 800189e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 f93b 	bl	8001b26 <HAL_SYSTICK_Config>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e00e      	b.n	80018d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b0f      	cmp	r3, #15
 80018be:	d80a      	bhi.n	80018d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c0:	2200      	movs	r2, #0
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	f04f 30ff 	mov.w	r0, #4294967295
 80018c8:	f000 f911 	bl	8001aee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018cc:	4a06      	ldr	r2, [pc, #24]	@ (80018e8 <HAL_InitTick+0x5c>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018d2:	2300      	movs	r3, #0
 80018d4:	e000      	b.n	80018d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000010 	.word	0x20000010
 80018e4:	20000018 	.word	0x20000018
 80018e8:	20000014 	.word	0x20000014

080018ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <HAL_IncTick+0x20>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	461a      	mov	r2, r3
 80018f6:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <HAL_IncTick+0x24>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4413      	add	r3, r2
 80018fc:	4a04      	ldr	r2, [pc, #16]	@ (8001910 <HAL_IncTick+0x24>)
 80018fe:	6013      	str	r3, [r2, #0]
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20000018 	.word	0x20000018
 8001910:	20000100 	.word	0x20000100

08001914 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return uwTick;
 8001918:	4b03      	ldr	r3, [pc, #12]	@ (8001928 <HAL_GetTick+0x14>)
 800191a:	681b      	ldr	r3, [r3, #0]
}
 800191c:	4618      	mov	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	20000100 	.word	0x20000100

0800192c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001934:	f7ff ffee 	bl	8001914 <HAL_GetTick>
 8001938:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001944:	d005      	beq.n	8001952 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001946:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <HAL_Delay+0x44>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	461a      	mov	r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	4413      	add	r3, r2
 8001950:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001952:	bf00      	nop
 8001954:	f7ff ffde 	bl	8001914 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	429a      	cmp	r2, r3
 8001962:	d8f7      	bhi.n	8001954 <HAL_Delay+0x28>
  {
  }
}
 8001964:	bf00      	nop
 8001966:	bf00      	nop
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000018 	.word	0x20000018

08001974 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001984:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800198a:	68ba      	ldr	r2, [r7, #8]
 800198c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001990:	4013      	ands	r3, r2
 8001992:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800199c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019a6:	4a04      	ldr	r2, [pc, #16]	@ (80019b8 <__NVIC_SetPriorityGrouping+0x44>)
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	60d3      	str	r3, [r2, #12]
}
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c0:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <__NVIC_GetPriorityGrouping+0x18>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	0a1b      	lsrs	r3, r3, #8
 80019c6:	f003 0307 	and.w	r3, r3, #7
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	6039      	str	r1, [r7, #0]
 80019e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	db0a      	blt.n	8001a02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	490c      	ldr	r1, [pc, #48]	@ (8001a24 <__NVIC_SetPriority+0x4c>)
 80019f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	440b      	add	r3, r1
 80019fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a00:	e00a      	b.n	8001a18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4908      	ldr	r1, [pc, #32]	@ (8001a28 <__NVIC_SetPriority+0x50>)
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	f003 030f 	and.w	r3, r3, #15
 8001a0e:	3b04      	subs	r3, #4
 8001a10:	0112      	lsls	r2, r2, #4
 8001a12:	b2d2      	uxtb	r2, r2
 8001a14:	440b      	add	r3, r1
 8001a16:	761a      	strb	r2, [r3, #24]
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000e100 	.word	0xe000e100
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b089      	sub	sp, #36	@ 0x24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f1c3 0307 	rsb	r3, r3, #7
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	bf28      	it	cs
 8001a4a:	2304      	movcs	r3, #4
 8001a4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	3304      	adds	r3, #4
 8001a52:	2b06      	cmp	r3, #6
 8001a54:	d902      	bls.n	8001a5c <NVIC_EncodePriority+0x30>
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	3b03      	subs	r3, #3
 8001a5a:	e000      	b.n	8001a5e <NVIC_EncodePriority+0x32>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a60:	f04f 32ff 	mov.w	r2, #4294967295
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	43da      	mvns	r2, r3
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	401a      	ands	r2, r3
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a74:	f04f 31ff 	mov.w	r1, #4294967295
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7e:	43d9      	mvns	r1, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a84:	4313      	orrs	r3, r2
         );
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3724      	adds	r7, #36	@ 0x24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001aa4:	d301      	bcc.n	8001aaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e00f      	b.n	8001aca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad4 <SysTick_Config+0x40>)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ab2:	210f      	movs	r1, #15
 8001ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ab8:	f7ff ff8e 	bl	80019d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001abc:	4b05      	ldr	r3, [pc, #20]	@ (8001ad4 <SysTick_Config+0x40>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ac2:	4b04      	ldr	r3, [pc, #16]	@ (8001ad4 <SysTick_Config+0x40>)
 8001ac4:	2207      	movs	r2, #7
 8001ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	e000e010 	.word	0xe000e010

08001ad8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f7ff ff47 	bl	8001974 <__NVIC_SetPriorityGrouping>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b086      	sub	sp, #24
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	4603      	mov	r3, r0
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
 8001afa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b00:	f7ff ff5c 	bl	80019bc <__NVIC_GetPriorityGrouping>
 8001b04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	68b9      	ldr	r1, [r7, #8]
 8001b0a:	6978      	ldr	r0, [r7, #20]
 8001b0c:	f7ff ff8e 	bl	8001a2c <NVIC_EncodePriority>
 8001b10:	4602      	mov	r2, r0
 8001b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b16:	4611      	mov	r1, r2
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff ff5d 	bl	80019d8 <__NVIC_SetPriority>
}
 8001b1e:	bf00      	nop
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b082      	sub	sp, #8
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f7ff ffb0 	bl	8001a94 <SysTick_Config>
 8001b34:	4603      	mov	r3, r0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b089      	sub	sp, #36	@ 0x24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
 8001b5a:	e159      	b.n	8001e10 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	f040 8148 	bne.w	8001e0a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f003 0303 	and.w	r3, r3, #3
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d005      	beq.n	8001b92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d130      	bne.n	8001bf4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	2203      	movs	r2, #3
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	68da      	ldr	r2, [r3, #12]
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bc8:	2201      	movs	r2, #1
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	091b      	lsrs	r3, r3, #4
 8001bde:	f003 0201 	and.w	r2, r3, #1
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f003 0303 	and.w	r3, r3, #3
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d017      	beq.n	8001c30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d123      	bne.n	8001c84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	08da      	lsrs	r2, r3, #3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3208      	adds	r2, #8
 8001c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	f003 0307 	and.w	r3, r3, #7
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	220f      	movs	r2, #15
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	691a      	ldr	r2, [r3, #16]
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	08da      	lsrs	r2, r3, #3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	3208      	adds	r2, #8
 8001c7e:	69b9      	ldr	r1, [r7, #24]
 8001c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	2203      	movs	r2, #3
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 0203 	and.w	r2, r3, #3
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 80a2 	beq.w	8001e0a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	4b57      	ldr	r3, [pc, #348]	@ (8001e28 <HAL_GPIO_Init+0x2e8>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cce:	4a56      	ldr	r2, [pc, #344]	@ (8001e28 <HAL_GPIO_Init+0x2e8>)
 8001cd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd6:	4b54      	ldr	r3, [pc, #336]	@ (8001e28 <HAL_GPIO_Init+0x2e8>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ce2:	4a52      	ldr	r2, [pc, #328]	@ (8001e2c <HAL_GPIO_Init+0x2ec>)
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	089b      	lsrs	r3, r3, #2
 8001ce8:	3302      	adds	r3, #2
 8001cea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	220f      	movs	r2, #15
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4013      	ands	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a49      	ldr	r2, [pc, #292]	@ (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d019      	beq.n	8001d42 <HAL_GPIO_Init+0x202>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a48      	ldr	r2, [pc, #288]	@ (8001e34 <HAL_GPIO_Init+0x2f4>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d013      	beq.n	8001d3e <HAL_GPIO_Init+0x1fe>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a47      	ldr	r2, [pc, #284]	@ (8001e38 <HAL_GPIO_Init+0x2f8>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d00d      	beq.n	8001d3a <HAL_GPIO_Init+0x1fa>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a46      	ldr	r2, [pc, #280]	@ (8001e3c <HAL_GPIO_Init+0x2fc>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d007      	beq.n	8001d36 <HAL_GPIO_Init+0x1f6>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a45      	ldr	r2, [pc, #276]	@ (8001e40 <HAL_GPIO_Init+0x300>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d101      	bne.n	8001d32 <HAL_GPIO_Init+0x1f2>
 8001d2e:	2304      	movs	r3, #4
 8001d30:	e008      	b.n	8001d44 <HAL_GPIO_Init+0x204>
 8001d32:	2307      	movs	r3, #7
 8001d34:	e006      	b.n	8001d44 <HAL_GPIO_Init+0x204>
 8001d36:	2303      	movs	r3, #3
 8001d38:	e004      	b.n	8001d44 <HAL_GPIO_Init+0x204>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	e002      	b.n	8001d44 <HAL_GPIO_Init+0x204>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e000      	b.n	8001d44 <HAL_GPIO_Init+0x204>
 8001d42:	2300      	movs	r3, #0
 8001d44:	69fa      	ldr	r2, [r7, #28]
 8001d46:	f002 0203 	and.w	r2, r2, #3
 8001d4a:	0092      	lsls	r2, r2, #2
 8001d4c:	4093      	lsls	r3, r2
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d54:	4935      	ldr	r1, [pc, #212]	@ (8001e2c <HAL_GPIO_Init+0x2ec>)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	089b      	lsrs	r3, r3, #2
 8001d5a:	3302      	adds	r3, #2
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d62:	4b38      	ldr	r3, [pc, #224]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d86:	4a2f      	ldr	r2, [pc, #188]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d003      	beq.n	8001db0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001db0:	4a24      	ldr	r2, [pc, #144]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001db6:	4b23      	ldr	r3, [pc, #140]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dda:	4a1a      	ldr	r2, [pc, #104]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001de0:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e04:	4a0f      	ldr	r2, [pc, #60]	@ (8001e44 <HAL_GPIO_Init+0x304>)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	61fb      	str	r3, [r7, #28]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	2b0f      	cmp	r3, #15
 8001e14:	f67f aea2 	bls.w	8001b5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	3724      	adds	r7, #36	@ 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40013800 	.word	0x40013800
 8001e30:	40020000 	.word	0x40020000
 8001e34:	40020400 	.word	0x40020400
 8001e38:	40020800 	.word	0x40020800
 8001e3c:	40020c00 	.word	0x40020c00
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40013c00 	.word	0x40013c00

08001e48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	691a      	ldr	r2, [r3, #16]
 8001e58:	887b      	ldrh	r3, [r7, #2]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d002      	beq.n	8001e66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e60:	2301      	movs	r3, #1
 8001e62:	73fb      	strb	r3, [r7, #15]
 8001e64:	e001      	b.n	8001e6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e66:	2300      	movs	r3, #0
 8001e68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	807b      	strh	r3, [r7, #2]
 8001e84:	4613      	mov	r3, r2
 8001e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e88:	787b      	ldrb	r3, [r7, #1]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e8e:	887a      	ldrh	r2, [r7, #2]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e94:	e003      	b.n	8001e9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e96:	887b      	ldrh	r3, [r7, #2]
 8001e98:	041a      	lsls	r2, r3, #16
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	619a      	str	r2, [r3, #24]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e267      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d075      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001eca:	4b88      	ldr	r3, [pc, #544]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d00c      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ed6:	4b85      	ldr	r3, [pc, #532]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d112      	bne.n	8001f08 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ee2:	4b82      	ldr	r3, [pc, #520]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eee:	d10b      	bne.n	8001f08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef0:	4b7e      	ldr	r3, [pc, #504]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d05b      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x108>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d157      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e242      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f10:	d106      	bne.n	8001f20 <HAL_RCC_OscConfig+0x74>
 8001f12:	4b76      	ldr	r3, [pc, #472]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a75      	ldr	r2, [pc, #468]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	e01d      	b.n	8001f5c <HAL_RCC_OscConfig+0xb0>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f28:	d10c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x98>
 8001f2a:	4b70      	ldr	r3, [pc, #448]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a6f      	ldr	r2, [pc, #444]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	4b6d      	ldr	r3, [pc, #436]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a6c      	ldr	r2, [pc, #432]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	e00b      	b.n	8001f5c <HAL_RCC_OscConfig+0xb0>
 8001f44:	4b69      	ldr	r3, [pc, #420]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a68      	ldr	r2, [pc, #416]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	4b66      	ldr	r3, [pc, #408]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a65      	ldr	r2, [pc, #404]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d013      	beq.n	8001f8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f64:	f7ff fcd6 	bl	8001914 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f6c:	f7ff fcd2 	bl	8001914 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b64      	cmp	r3, #100	@ 0x64
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e207      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7e:	4b5b      	ldr	r3, [pc, #364]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0xc0>
 8001f8a:	e014      	b.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fcc2 	bl	8001914 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f94:	f7ff fcbe 	bl	8001914 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b64      	cmp	r3, #100	@ 0x64
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e1f3      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa6:	4b51      	ldr	r3, [pc, #324]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0xe8>
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d063      	beq.n	800208a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fc2:	4b4a      	ldr	r3, [pc, #296]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00b      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fce:	4b47      	ldr	r3, [pc, #284]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fd6:	2b08      	cmp	r3, #8
 8001fd8:	d11c      	bne.n	8002014 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fda:	4b44      	ldr	r3, [pc, #272]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d116      	bne.n	8002014 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe6:	4b41      	ldr	r3, [pc, #260]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d005      	beq.n	8001ffe <HAL_RCC_OscConfig+0x152>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d001      	beq.n	8001ffe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e1c7      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	4937      	ldr	r1, [pc, #220]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 800200e:	4313      	orrs	r3, r2
 8002010:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002012:	e03a      	b.n	800208a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d020      	beq.n	800205e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800201c:	4b34      	ldr	r3, [pc, #208]	@ (80020f0 <HAL_RCC_OscConfig+0x244>)
 800201e:	2201      	movs	r2, #1
 8002020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002022:	f7ff fc77 	bl	8001914 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002028:	e008      	b.n	800203c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800202a:	f7ff fc73 	bl	8001914 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e1a8      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800203c:	4b2b      	ldr	r3, [pc, #172]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0f0      	beq.n	800202a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002048:	4b28      	ldr	r3, [pc, #160]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	00db      	lsls	r3, r3, #3
 8002056:	4925      	ldr	r1, [pc, #148]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8002058:	4313      	orrs	r3, r2
 800205a:	600b      	str	r3, [r1, #0]
 800205c:	e015      	b.n	800208a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800205e:	4b24      	ldr	r3, [pc, #144]	@ (80020f0 <HAL_RCC_OscConfig+0x244>)
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002064:	f7ff fc56 	bl	8001914 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800206c:	f7ff fc52 	bl	8001914 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e187      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800207e:	4b1b      	ldr	r3, [pc, #108]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b00      	cmp	r3, #0
 8002094:	d036      	beq.n	8002104 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d016      	beq.n	80020cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800209e:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <HAL_RCC_OscConfig+0x248>)
 80020a0:	2201      	movs	r2, #1
 80020a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020a4:	f7ff fc36 	bl	8001914 <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ac:	f7ff fc32 	bl	8001914 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e167      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020be:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 80020c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d0f0      	beq.n	80020ac <HAL_RCC_OscConfig+0x200>
 80020ca:	e01b      	b.n	8002104 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020cc:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <HAL_RCC_OscConfig+0x248>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d2:	f7ff fc1f 	bl	8001914 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d8:	e00e      	b.n	80020f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020da:	f7ff fc1b 	bl	8001914 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d907      	bls.n	80020f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e150      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
 80020ec:	40023800 	.word	0x40023800
 80020f0:	42470000 	.word	0x42470000
 80020f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f8:	4b88      	ldr	r3, [pc, #544]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80020fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1ea      	bne.n	80020da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0304 	and.w	r3, r3, #4
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 8097 	beq.w	8002240 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002112:	2300      	movs	r3, #0
 8002114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002116:	4b81      	ldr	r3, [pc, #516]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d10f      	bne.n	8002142 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	4b7d      	ldr	r3, [pc, #500]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	4a7c      	ldr	r2, [pc, #496]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800212c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002130:	6413      	str	r3, [r2, #64]	@ 0x40
 8002132:	4b7a      	ldr	r3, [pc, #488]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800213e:	2301      	movs	r3, #1
 8002140:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002142:	4b77      	ldr	r3, [pc, #476]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214a:	2b00      	cmp	r3, #0
 800214c:	d118      	bne.n	8002180 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800214e:	4b74      	ldr	r3, [pc, #464]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a73      	ldr	r2, [pc, #460]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002158:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800215a:	f7ff fbdb 	bl	8001914 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002162:	f7ff fbd7 	bl	8001914 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e10c      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002174:	4b6a      	ldr	r3, [pc, #424]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d106      	bne.n	8002196 <HAL_RCC_OscConfig+0x2ea>
 8002188:	4b64      	ldr	r3, [pc, #400]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800218a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800218c:	4a63      	ldr	r2, [pc, #396]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800218e:	f043 0301 	orr.w	r3, r3, #1
 8002192:	6713      	str	r3, [r2, #112]	@ 0x70
 8002194:	e01c      	b.n	80021d0 <HAL_RCC_OscConfig+0x324>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2b05      	cmp	r3, #5
 800219c:	d10c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x30c>
 800219e:	4b5f      	ldr	r3, [pc, #380]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a2:	4a5e      	ldr	r2, [pc, #376]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021a4:	f043 0304 	orr.w	r3, r3, #4
 80021a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021aa:	4b5c      	ldr	r3, [pc, #368]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ae:	4a5b      	ldr	r2, [pc, #364]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b6:	e00b      	b.n	80021d0 <HAL_RCC_OscConfig+0x324>
 80021b8:	4b58      	ldr	r3, [pc, #352]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021bc:	4a57      	ldr	r2, [pc, #348]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021be:	f023 0301 	bic.w	r3, r3, #1
 80021c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c4:	4b55      	ldr	r3, [pc, #340]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c8:	4a54      	ldr	r2, [pc, #336]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021ca:	f023 0304 	bic.w	r3, r3, #4
 80021ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d015      	beq.n	8002204 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d8:	f7ff fb9c 	bl	8001914 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021de:	e00a      	b.n	80021f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e0:	f7ff fb98 	bl	8001914 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e0cb      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f6:	4b49      	ldr	r3, [pc, #292]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0ee      	beq.n	80021e0 <HAL_RCC_OscConfig+0x334>
 8002202:	e014      	b.n	800222e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002204:	f7ff fb86 	bl	8001914 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800220a:	e00a      	b.n	8002222 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220c:	f7ff fb82 	bl	8001914 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e0b5      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002222:	4b3e      	ldr	r3, [pc, #248]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1ee      	bne.n	800220c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800222e:	7dfb      	ldrb	r3, [r7, #23]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d105      	bne.n	8002240 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002234:	4b39      	ldr	r3, [pc, #228]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002238:	4a38      	ldr	r2, [pc, #224]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800223a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800223e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	2b00      	cmp	r3, #0
 8002246:	f000 80a1 	beq.w	800238c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800224a:	4b34      	ldr	r3, [pc, #208]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	2b08      	cmp	r3, #8
 8002254:	d05c      	beq.n	8002310 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d141      	bne.n	80022e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800225e:	4b31      	ldr	r3, [pc, #196]	@ (8002324 <HAL_RCC_OscConfig+0x478>)
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002264:	f7ff fb56 	bl	8001914 <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800226c:	f7ff fb52 	bl	8001914 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e087      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227e:	4b27      	ldr	r3, [pc, #156]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f0      	bne.n	800226c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69da      	ldr	r2, [r3, #28]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002298:	019b      	lsls	r3, r3, #6
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a0:	085b      	lsrs	r3, r3, #1
 80022a2:	3b01      	subs	r3, #1
 80022a4:	041b      	lsls	r3, r3, #16
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ac:	061b      	lsls	r3, r3, #24
 80022ae:	491b      	ldr	r1, [pc, #108]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <HAL_RCC_OscConfig+0x478>)
 80022b6:	2201      	movs	r2, #1
 80022b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ba:	f7ff fb2b 	bl	8001914 <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c2:	f7ff fb27 	bl	8001914 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e05c      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d4:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0f0      	beq.n	80022c2 <HAL_RCC_OscConfig+0x416>
 80022e0:	e054      	b.n	800238c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e2:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <HAL_RCC_OscConfig+0x478>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e8:	f7ff fb14 	bl	8001914 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f0:	f7ff fb10 	bl	8001914 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e045      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f0      	bne.n	80022f0 <HAL_RCC_OscConfig+0x444>
 800230e:	e03d      	b.n	800238c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d107      	bne.n	8002328 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e038      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
 800231c:	40023800 	.word	0x40023800
 8002320:	40007000 	.word	0x40007000
 8002324:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002328:	4b1b      	ldr	r3, [pc, #108]	@ (8002398 <HAL_RCC_OscConfig+0x4ec>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d028      	beq.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d121      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234e:	429a      	cmp	r2, r3
 8002350:	d11a      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002358:	4013      	ands	r3, r2
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800235e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002360:	4293      	cmp	r3, r2
 8002362:	d111      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236e:	085b      	lsrs	r3, r3, #1
 8002370:	3b01      	subs	r3, #1
 8002372:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002374:	429a      	cmp	r2, r3
 8002376:	d107      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e000      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40023800 	.word	0x40023800

0800239c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0cc      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023b0:	4b68      	ldr	r3, [pc, #416]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d90c      	bls.n	80023d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023be:	4b65      	ldr	r3, [pc, #404]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	b2d2      	uxtb	r2, r2
 80023c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c6:	4b63      	ldr	r3, [pc, #396]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e0b8      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d020      	beq.n	8002426 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d005      	beq.n	80023fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023f0:	4b59      	ldr	r3, [pc, #356]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	4a58      	ldr	r2, [pc, #352]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80023f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	d005      	beq.n	8002414 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002408:	4b53      	ldr	r3, [pc, #332]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	4a52      	ldr	r2, [pc, #328]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002412:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002414:	4b50      	ldr	r3, [pc, #320]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	494d      	ldr	r1, [pc, #308]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	4313      	orrs	r3, r2
 8002424:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	d044      	beq.n	80024bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d107      	bne.n	800244a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800243a:	4b47      	ldr	r3, [pc, #284]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d119      	bne.n	800247a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e07f      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b02      	cmp	r3, #2
 8002450:	d003      	beq.n	800245a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002456:	2b03      	cmp	r3, #3
 8002458:	d107      	bne.n	800246a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800245a:	4b3f      	ldr	r3, [pc, #252]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d109      	bne.n	800247a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e06f      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800246a:	4b3b      	ldr	r3, [pc, #236]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e067      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800247a:	4b37      	ldr	r3, [pc, #220]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f023 0203 	bic.w	r2, r3, #3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4934      	ldr	r1, [pc, #208]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	4313      	orrs	r3, r2
 800248a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800248c:	f7ff fa42 	bl	8001914 <HAL_GetTick>
 8002490:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002492:	e00a      	b.n	80024aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002494:	f7ff fa3e 	bl	8001914 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e04f      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 020c 	and.w	r2, r3, #12
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d1eb      	bne.n	8002494 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024bc:	4b25      	ldr	r3, [pc, #148]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d20c      	bcs.n	80024e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b22      	ldr	r3, [pc, #136]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d2:	4b20      	ldr	r3, [pc, #128]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d001      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e032      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d008      	beq.n	8002502 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024f0:	4b19      	ldr	r3, [pc, #100]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	4916      	ldr	r1, [pc, #88]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	2b00      	cmp	r3, #0
 800250c:	d009      	beq.n	8002522 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800250e:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	490e      	ldr	r1, [pc, #56]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	4313      	orrs	r3, r2
 8002520:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002522:	f000 f821 	bl	8002568 <HAL_RCC_GetSysClockFreq>
 8002526:	4602      	mov	r2, r0
 8002528:	4b0b      	ldr	r3, [pc, #44]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	091b      	lsrs	r3, r3, #4
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	490a      	ldr	r1, [pc, #40]	@ (800255c <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	5ccb      	ldrb	r3, [r1, r3]
 8002536:	fa22 f303 	lsr.w	r3, r2, r3
 800253a:	4a09      	ldr	r2, [pc, #36]	@ (8002560 <HAL_RCC_ClockConfig+0x1c4>)
 800253c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800253e:	4b09      	ldr	r3, [pc, #36]	@ (8002564 <HAL_RCC_ClockConfig+0x1c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff f9a2 	bl	800188c <HAL_InitTick>

  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40023c00 	.word	0x40023c00
 8002558:	40023800 	.word	0x40023800
 800255c:	0800346c 	.word	0x0800346c
 8002560:	20000010 	.word	0x20000010
 8002564:	20000014 	.word	0x20000014

08002568 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002568:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800256c:	b090      	sub	sp, #64	@ 0x40
 800256e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002570:	2300      	movs	r3, #0
 8002572:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002578:	2300      	movs	r3, #0
 800257a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002580:	4b59      	ldr	r3, [pc, #356]	@ (80026e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 030c 	and.w	r3, r3, #12
 8002588:	2b08      	cmp	r3, #8
 800258a:	d00d      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0x40>
 800258c:	2b08      	cmp	r3, #8
 800258e:	f200 80a1 	bhi.w	80026d4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002592:	2b00      	cmp	r3, #0
 8002594:	d002      	beq.n	800259c <HAL_RCC_GetSysClockFreq+0x34>
 8002596:	2b04      	cmp	r3, #4
 8002598:	d003      	beq.n	80025a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800259a:	e09b      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800259c:	4b53      	ldr	r3, [pc, #332]	@ (80026ec <HAL_RCC_GetSysClockFreq+0x184>)
 800259e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025a0:	e09b      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025a2:	4b53      	ldr	r3, [pc, #332]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80025a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025a6:	e098      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025a8:	4b4f      	ldr	r3, [pc, #316]	@ (80026e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025b0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025b2:	4b4d      	ldr	r3, [pc, #308]	@ (80026e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d028      	beq.n	8002610 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025be:	4b4a      	ldr	r3, [pc, #296]	@ (80026e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	099b      	lsrs	r3, r3, #6
 80025c4:	2200      	movs	r2, #0
 80025c6:	623b      	str	r3, [r7, #32]
 80025c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80025ca:	6a3b      	ldr	r3, [r7, #32]
 80025cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80025d0:	2100      	movs	r1, #0
 80025d2:	4b47      	ldr	r3, [pc, #284]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80025d4:	fb03 f201 	mul.w	r2, r3, r1
 80025d8:	2300      	movs	r3, #0
 80025da:	fb00 f303 	mul.w	r3, r0, r3
 80025de:	4413      	add	r3, r2
 80025e0:	4a43      	ldr	r2, [pc, #268]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80025e2:	fba0 1202 	umull	r1, r2, r0, r2
 80025e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025e8:	460a      	mov	r2, r1
 80025ea:	62ba      	str	r2, [r7, #40]	@ 0x28
 80025ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025ee:	4413      	add	r3, r2
 80025f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025f4:	2200      	movs	r2, #0
 80025f6:	61bb      	str	r3, [r7, #24]
 80025f8:	61fa      	str	r2, [r7, #28]
 80025fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002602:	f7fd fe3d 	bl	8000280 <__aeabi_uldivmod>
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	4613      	mov	r3, r2
 800260c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800260e:	e053      	b.n	80026b8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002610:	4b35      	ldr	r3, [pc, #212]	@ (80026e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	099b      	lsrs	r3, r3, #6
 8002616:	2200      	movs	r2, #0
 8002618:	613b      	str	r3, [r7, #16]
 800261a:	617a      	str	r2, [r7, #20]
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002622:	f04f 0b00 	mov.w	fp, #0
 8002626:	4652      	mov	r2, sl
 8002628:	465b      	mov	r3, fp
 800262a:	f04f 0000 	mov.w	r0, #0
 800262e:	f04f 0100 	mov.w	r1, #0
 8002632:	0159      	lsls	r1, r3, #5
 8002634:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002638:	0150      	lsls	r0, r2, #5
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	ebb2 080a 	subs.w	r8, r2, sl
 8002642:	eb63 090b 	sbc.w	r9, r3, fp
 8002646:	f04f 0200 	mov.w	r2, #0
 800264a:	f04f 0300 	mov.w	r3, #0
 800264e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002652:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002656:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800265a:	ebb2 0408 	subs.w	r4, r2, r8
 800265e:	eb63 0509 	sbc.w	r5, r3, r9
 8002662:	f04f 0200 	mov.w	r2, #0
 8002666:	f04f 0300 	mov.w	r3, #0
 800266a:	00eb      	lsls	r3, r5, #3
 800266c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002670:	00e2      	lsls	r2, r4, #3
 8002672:	4614      	mov	r4, r2
 8002674:	461d      	mov	r5, r3
 8002676:	eb14 030a 	adds.w	r3, r4, sl
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	eb45 030b 	adc.w	r3, r5, fp
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	f04f 0200 	mov.w	r2, #0
 8002686:	f04f 0300 	mov.w	r3, #0
 800268a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800268e:	4629      	mov	r1, r5
 8002690:	028b      	lsls	r3, r1, #10
 8002692:	4621      	mov	r1, r4
 8002694:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002698:	4621      	mov	r1, r4
 800269a:	028a      	lsls	r2, r1, #10
 800269c:	4610      	mov	r0, r2
 800269e:	4619      	mov	r1, r3
 80026a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026a2:	2200      	movs	r2, #0
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	60fa      	str	r2, [r7, #12]
 80026a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026ac:	f7fd fde8 	bl	8000280 <__aeabi_uldivmod>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4613      	mov	r3, r2
 80026b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026b8:	4b0b      	ldr	r3, [pc, #44]	@ (80026e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	0c1b      	lsrs	r3, r3, #16
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	3301      	adds	r3, #1
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80026c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80026ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026d2:	e002      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026d4:	4b05      	ldr	r3, [pc, #20]	@ (80026ec <HAL_RCC_GetSysClockFreq+0x184>)
 80026d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3740      	adds	r7, #64	@ 0x40
 80026e0:	46bd      	mov	sp, r7
 80026e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026e6:	bf00      	nop
 80026e8:	40023800 	.word	0x40023800
 80026ec:	00f42400 	.word	0x00f42400
 80026f0:	017d7840 	.word	0x017d7840

080026f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b01      	cmp	r3, #1
 8002706:	d001      	beq.n	800270c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e03c      	b.n	8002786 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2202      	movs	r2, #2
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a1e      	ldr	r2, [pc, #120]	@ (8002794 <HAL_TIM_Base_Start+0xa0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d018      	beq.n	8002750 <HAL_TIM_Base_Start+0x5c>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002726:	d013      	beq.n	8002750 <HAL_TIM_Base_Start+0x5c>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a1a      	ldr	r2, [pc, #104]	@ (8002798 <HAL_TIM_Base_Start+0xa4>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d00e      	beq.n	8002750 <HAL_TIM_Base_Start+0x5c>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a19      	ldr	r2, [pc, #100]	@ (800279c <HAL_TIM_Base_Start+0xa8>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d009      	beq.n	8002750 <HAL_TIM_Base_Start+0x5c>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a17      	ldr	r2, [pc, #92]	@ (80027a0 <HAL_TIM_Base_Start+0xac>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d004      	beq.n	8002750 <HAL_TIM_Base_Start+0x5c>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a16      	ldr	r2, [pc, #88]	@ (80027a4 <HAL_TIM_Base_Start+0xb0>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d111      	bne.n	8002774 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2b06      	cmp	r3, #6
 8002760:	d010      	beq.n	8002784 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f042 0201 	orr.w	r2, r2, #1
 8002770:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002772:	e007      	b.n	8002784 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3714      	adds	r7, #20
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	40010000 	.word	0x40010000
 8002798:	40000400 	.word	0x40000400
 800279c:	40000800 	.word	0x40000800
 80027a0:	40000c00 	.word	0x40000c00
 80027a4:	40014000 	.word	0x40014000

080027a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d001      	beq.n	80027c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e044      	b.n	800284a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0201 	orr.w	r2, r2, #1
 80027d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002858 <HAL_TIM_Base_Start_IT+0xb0>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d018      	beq.n	8002814 <HAL_TIM_Base_Start_IT+0x6c>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ea:	d013      	beq.n	8002814 <HAL_TIM_Base_Start_IT+0x6c>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a1a      	ldr	r2, [pc, #104]	@ (800285c <HAL_TIM_Base_Start_IT+0xb4>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d00e      	beq.n	8002814 <HAL_TIM_Base_Start_IT+0x6c>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a19      	ldr	r2, [pc, #100]	@ (8002860 <HAL_TIM_Base_Start_IT+0xb8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d009      	beq.n	8002814 <HAL_TIM_Base_Start_IT+0x6c>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a17      	ldr	r2, [pc, #92]	@ (8002864 <HAL_TIM_Base_Start_IT+0xbc>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d004      	beq.n	8002814 <HAL_TIM_Base_Start_IT+0x6c>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a16      	ldr	r2, [pc, #88]	@ (8002868 <HAL_TIM_Base_Start_IT+0xc0>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d111      	bne.n	8002838 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2b06      	cmp	r3, #6
 8002824:	d010      	beq.n	8002848 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f042 0201 	orr.w	r2, r2, #1
 8002834:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002836:	e007      	b.n	8002848 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0201 	orr.w	r2, r2, #1
 8002846:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40010000 	.word	0x40010000
 800285c:	40000400 	.word	0x40000400
 8002860:	40000800 	.word	0x40000800
 8002864:	40000c00 	.word	0x40000c00
 8002868:	40014000 	.word	0x40014000

0800286c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d020      	beq.n	80028d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d01b      	beq.n	80028d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f06f 0202 	mvn.w	r2, #2
 80028a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	f003 0303 	and.w	r3, r3, #3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 f8dc 	bl	8002a74 <HAL_TIM_IC_CaptureCallback>
 80028bc:	e005      	b.n	80028ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f8ce 	bl	8002a60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 f8df 	bl	8002a88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	f003 0304 	and.w	r3, r3, #4
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d020      	beq.n	800291c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d01b      	beq.n	800291c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f06f 0204 	mvn.w	r2, #4
 80028ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2202      	movs	r2, #2
 80028f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f8b6 	bl	8002a74 <HAL_TIM_IC_CaptureCallback>
 8002908:	e005      	b.n	8002916 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f8a8 	bl	8002a60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 f8b9 	bl	8002a88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f003 0308 	and.w	r3, r3, #8
 8002922:	2b00      	cmp	r3, #0
 8002924:	d020      	beq.n	8002968 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f003 0308 	and.w	r3, r3, #8
 800292c:	2b00      	cmp	r3, #0
 800292e:	d01b      	beq.n	8002968 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f06f 0208 	mvn.w	r2, #8
 8002938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2204      	movs	r2, #4
 800293e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d003      	beq.n	8002956 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f890 	bl	8002a74 <HAL_TIM_IC_CaptureCallback>
 8002954:	e005      	b.n	8002962 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f882 	bl	8002a60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 f893 	bl	8002a88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f003 0310 	and.w	r3, r3, #16
 800296e:	2b00      	cmp	r3, #0
 8002970:	d020      	beq.n	80029b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f003 0310 	and.w	r3, r3, #16
 8002978:	2b00      	cmp	r3, #0
 800297a:	d01b      	beq.n	80029b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0210 	mvn.w	r2, #16
 8002984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2208      	movs	r2, #8
 800298a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f86a 	bl	8002a74 <HAL_TIM_IC_CaptureCallback>
 80029a0:	e005      	b.n	80029ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f85c 	bl	8002a60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f86d 	bl	8002a88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00c      	beq.n	80029d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d007      	beq.n	80029d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 0201 	mvn.w	r2, #1
 80029d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f83a 	bl	8002a4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00c      	beq.n	80029fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d007      	beq.n	80029fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80029f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f864 	bl	8002ac4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00c      	beq.n	8002a20 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d007      	beq.n	8002a20 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f83e 	bl	8002a9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	f003 0320 	and.w	r3, r3, #32
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00c      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f003 0320 	and.w	r3, r3, #32
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d007      	beq.n	8002a44 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f06f 0220 	mvn.w	r2, #32
 8002a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f836 	bl	8002ab0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a44:	bf00      	nop
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <_vsniprintf_r>:
 8002ad8:	b530      	push	{r4, r5, lr}
 8002ada:	4614      	mov	r4, r2
 8002adc:	2c00      	cmp	r4, #0
 8002ade:	b09b      	sub	sp, #108	@ 0x6c
 8002ae0:	4605      	mov	r5, r0
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	da05      	bge.n	8002af2 <_vsniprintf_r+0x1a>
 8002ae6:	238b      	movs	r3, #139	@ 0x8b
 8002ae8:	6003      	str	r3, [r0, #0]
 8002aea:	f04f 30ff 	mov.w	r0, #4294967295
 8002aee:	b01b      	add	sp, #108	@ 0x6c
 8002af0:	bd30      	pop	{r4, r5, pc}
 8002af2:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002af6:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002afa:	f04f 0300 	mov.w	r3, #0
 8002afe:	9319      	str	r3, [sp, #100]	@ 0x64
 8002b00:	bf14      	ite	ne
 8002b02:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002b06:	4623      	moveq	r3, r4
 8002b08:	9302      	str	r3, [sp, #8]
 8002b0a:	9305      	str	r3, [sp, #20]
 8002b0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b10:	9100      	str	r1, [sp, #0]
 8002b12:	9104      	str	r1, [sp, #16]
 8002b14:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002b18:	4669      	mov	r1, sp
 8002b1a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8002b1c:	f000 f9a0 	bl	8002e60 <_svfiprintf_r>
 8002b20:	1c43      	adds	r3, r0, #1
 8002b22:	bfbc      	itt	lt
 8002b24:	238b      	movlt	r3, #139	@ 0x8b
 8002b26:	602b      	strlt	r3, [r5, #0]
 8002b28:	2c00      	cmp	r4, #0
 8002b2a:	d0e0      	beq.n	8002aee <_vsniprintf_r+0x16>
 8002b2c:	9b00      	ldr	r3, [sp, #0]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	701a      	strb	r2, [r3, #0]
 8002b32:	e7dc      	b.n	8002aee <_vsniprintf_r+0x16>

08002b34 <vsniprintf>:
 8002b34:	b507      	push	{r0, r1, r2, lr}
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	460a      	mov	r2, r1
 8002b3c:	4601      	mov	r1, r0
 8002b3e:	4803      	ldr	r0, [pc, #12]	@ (8002b4c <vsniprintf+0x18>)
 8002b40:	6800      	ldr	r0, [r0, #0]
 8002b42:	f7ff ffc9 	bl	8002ad8 <_vsniprintf_r>
 8002b46:	b003      	add	sp, #12
 8002b48:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b4c:	2000001c 	.word	0x2000001c

08002b50 <memset>:
 8002b50:	4402      	add	r2, r0
 8002b52:	4603      	mov	r3, r0
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d100      	bne.n	8002b5a <memset+0xa>
 8002b58:	4770      	bx	lr
 8002b5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002b5e:	e7f9      	b.n	8002b54 <memset+0x4>

08002b60 <__errno>:
 8002b60:	4b01      	ldr	r3, [pc, #4]	@ (8002b68 <__errno+0x8>)
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	2000001c 	.word	0x2000001c

08002b6c <__libc_init_array>:
 8002b6c:	b570      	push	{r4, r5, r6, lr}
 8002b6e:	4d0d      	ldr	r5, [pc, #52]	@ (8002ba4 <__libc_init_array+0x38>)
 8002b70:	4c0d      	ldr	r4, [pc, #52]	@ (8002ba8 <__libc_init_array+0x3c>)
 8002b72:	1b64      	subs	r4, r4, r5
 8002b74:	10a4      	asrs	r4, r4, #2
 8002b76:	2600      	movs	r6, #0
 8002b78:	42a6      	cmp	r6, r4
 8002b7a:	d109      	bne.n	8002b90 <__libc_init_array+0x24>
 8002b7c:	4d0b      	ldr	r5, [pc, #44]	@ (8002bac <__libc_init_array+0x40>)
 8002b7e:	4c0c      	ldr	r4, [pc, #48]	@ (8002bb0 <__libc_init_array+0x44>)
 8002b80:	f000 fc64 	bl	800344c <_init>
 8002b84:	1b64      	subs	r4, r4, r5
 8002b86:	10a4      	asrs	r4, r4, #2
 8002b88:	2600      	movs	r6, #0
 8002b8a:	42a6      	cmp	r6, r4
 8002b8c:	d105      	bne.n	8002b9a <__libc_init_array+0x2e>
 8002b8e:	bd70      	pop	{r4, r5, r6, pc}
 8002b90:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b94:	4798      	blx	r3
 8002b96:	3601      	adds	r6, #1
 8002b98:	e7ee      	b.n	8002b78 <__libc_init_array+0xc>
 8002b9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b9e:	4798      	blx	r3
 8002ba0:	3601      	adds	r6, #1
 8002ba2:	e7f2      	b.n	8002b8a <__libc_init_array+0x1e>
 8002ba4:	080034b8 	.word	0x080034b8
 8002ba8:	080034b8 	.word	0x080034b8
 8002bac:	080034b8 	.word	0x080034b8
 8002bb0:	080034bc 	.word	0x080034bc

08002bb4 <__retarget_lock_acquire_recursive>:
 8002bb4:	4770      	bx	lr

08002bb6 <__retarget_lock_release_recursive>:
 8002bb6:	4770      	bx	lr

08002bb8 <_free_r>:
 8002bb8:	b538      	push	{r3, r4, r5, lr}
 8002bba:	4605      	mov	r5, r0
 8002bbc:	2900      	cmp	r1, #0
 8002bbe:	d041      	beq.n	8002c44 <_free_r+0x8c>
 8002bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bc4:	1f0c      	subs	r4, r1, #4
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	bfb8      	it	lt
 8002bca:	18e4      	addlt	r4, r4, r3
 8002bcc:	f000 f8e0 	bl	8002d90 <__malloc_lock>
 8002bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8002c48 <_free_r+0x90>)
 8002bd2:	6813      	ldr	r3, [r2, #0]
 8002bd4:	b933      	cbnz	r3, 8002be4 <_free_r+0x2c>
 8002bd6:	6063      	str	r3, [r4, #4]
 8002bd8:	6014      	str	r4, [r2, #0]
 8002bda:	4628      	mov	r0, r5
 8002bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002be0:	f000 b8dc 	b.w	8002d9c <__malloc_unlock>
 8002be4:	42a3      	cmp	r3, r4
 8002be6:	d908      	bls.n	8002bfa <_free_r+0x42>
 8002be8:	6820      	ldr	r0, [r4, #0]
 8002bea:	1821      	adds	r1, r4, r0
 8002bec:	428b      	cmp	r3, r1
 8002bee:	bf01      	itttt	eq
 8002bf0:	6819      	ldreq	r1, [r3, #0]
 8002bf2:	685b      	ldreq	r3, [r3, #4]
 8002bf4:	1809      	addeq	r1, r1, r0
 8002bf6:	6021      	streq	r1, [r4, #0]
 8002bf8:	e7ed      	b.n	8002bd6 <_free_r+0x1e>
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	b10b      	cbz	r3, 8002c04 <_free_r+0x4c>
 8002c00:	42a3      	cmp	r3, r4
 8002c02:	d9fa      	bls.n	8002bfa <_free_r+0x42>
 8002c04:	6811      	ldr	r1, [r2, #0]
 8002c06:	1850      	adds	r0, r2, r1
 8002c08:	42a0      	cmp	r0, r4
 8002c0a:	d10b      	bne.n	8002c24 <_free_r+0x6c>
 8002c0c:	6820      	ldr	r0, [r4, #0]
 8002c0e:	4401      	add	r1, r0
 8002c10:	1850      	adds	r0, r2, r1
 8002c12:	4283      	cmp	r3, r0
 8002c14:	6011      	str	r1, [r2, #0]
 8002c16:	d1e0      	bne.n	8002bda <_free_r+0x22>
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	6053      	str	r3, [r2, #4]
 8002c1e:	4408      	add	r0, r1
 8002c20:	6010      	str	r0, [r2, #0]
 8002c22:	e7da      	b.n	8002bda <_free_r+0x22>
 8002c24:	d902      	bls.n	8002c2c <_free_r+0x74>
 8002c26:	230c      	movs	r3, #12
 8002c28:	602b      	str	r3, [r5, #0]
 8002c2a:	e7d6      	b.n	8002bda <_free_r+0x22>
 8002c2c:	6820      	ldr	r0, [r4, #0]
 8002c2e:	1821      	adds	r1, r4, r0
 8002c30:	428b      	cmp	r3, r1
 8002c32:	bf04      	itt	eq
 8002c34:	6819      	ldreq	r1, [r3, #0]
 8002c36:	685b      	ldreq	r3, [r3, #4]
 8002c38:	6063      	str	r3, [r4, #4]
 8002c3a:	bf04      	itt	eq
 8002c3c:	1809      	addeq	r1, r1, r0
 8002c3e:	6021      	streq	r1, [r4, #0]
 8002c40:	6054      	str	r4, [r2, #4]
 8002c42:	e7ca      	b.n	8002bda <_free_r+0x22>
 8002c44:	bd38      	pop	{r3, r4, r5, pc}
 8002c46:	bf00      	nop
 8002c48:	20000248 	.word	0x20000248

08002c4c <sbrk_aligned>:
 8002c4c:	b570      	push	{r4, r5, r6, lr}
 8002c4e:	4e0f      	ldr	r6, [pc, #60]	@ (8002c8c <sbrk_aligned+0x40>)
 8002c50:	460c      	mov	r4, r1
 8002c52:	6831      	ldr	r1, [r6, #0]
 8002c54:	4605      	mov	r5, r0
 8002c56:	b911      	cbnz	r1, 8002c5e <sbrk_aligned+0x12>
 8002c58:	f000 fba4 	bl	80033a4 <_sbrk_r>
 8002c5c:	6030      	str	r0, [r6, #0]
 8002c5e:	4621      	mov	r1, r4
 8002c60:	4628      	mov	r0, r5
 8002c62:	f000 fb9f 	bl	80033a4 <_sbrk_r>
 8002c66:	1c43      	adds	r3, r0, #1
 8002c68:	d103      	bne.n	8002c72 <sbrk_aligned+0x26>
 8002c6a:	f04f 34ff 	mov.w	r4, #4294967295
 8002c6e:	4620      	mov	r0, r4
 8002c70:	bd70      	pop	{r4, r5, r6, pc}
 8002c72:	1cc4      	adds	r4, r0, #3
 8002c74:	f024 0403 	bic.w	r4, r4, #3
 8002c78:	42a0      	cmp	r0, r4
 8002c7a:	d0f8      	beq.n	8002c6e <sbrk_aligned+0x22>
 8002c7c:	1a21      	subs	r1, r4, r0
 8002c7e:	4628      	mov	r0, r5
 8002c80:	f000 fb90 	bl	80033a4 <_sbrk_r>
 8002c84:	3001      	adds	r0, #1
 8002c86:	d1f2      	bne.n	8002c6e <sbrk_aligned+0x22>
 8002c88:	e7ef      	b.n	8002c6a <sbrk_aligned+0x1e>
 8002c8a:	bf00      	nop
 8002c8c:	20000244 	.word	0x20000244

08002c90 <_malloc_r>:
 8002c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c94:	1ccd      	adds	r5, r1, #3
 8002c96:	f025 0503 	bic.w	r5, r5, #3
 8002c9a:	3508      	adds	r5, #8
 8002c9c:	2d0c      	cmp	r5, #12
 8002c9e:	bf38      	it	cc
 8002ca0:	250c      	movcc	r5, #12
 8002ca2:	2d00      	cmp	r5, #0
 8002ca4:	4606      	mov	r6, r0
 8002ca6:	db01      	blt.n	8002cac <_malloc_r+0x1c>
 8002ca8:	42a9      	cmp	r1, r5
 8002caa:	d904      	bls.n	8002cb6 <_malloc_r+0x26>
 8002cac:	230c      	movs	r3, #12
 8002cae:	6033      	str	r3, [r6, #0]
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d8c <_malloc_r+0xfc>
 8002cba:	f000 f869 	bl	8002d90 <__malloc_lock>
 8002cbe:	f8d8 3000 	ldr.w	r3, [r8]
 8002cc2:	461c      	mov	r4, r3
 8002cc4:	bb44      	cbnz	r4, 8002d18 <_malloc_r+0x88>
 8002cc6:	4629      	mov	r1, r5
 8002cc8:	4630      	mov	r0, r6
 8002cca:	f7ff ffbf 	bl	8002c4c <sbrk_aligned>
 8002cce:	1c43      	adds	r3, r0, #1
 8002cd0:	4604      	mov	r4, r0
 8002cd2:	d158      	bne.n	8002d86 <_malloc_r+0xf6>
 8002cd4:	f8d8 4000 	ldr.w	r4, [r8]
 8002cd8:	4627      	mov	r7, r4
 8002cda:	2f00      	cmp	r7, #0
 8002cdc:	d143      	bne.n	8002d66 <_malloc_r+0xd6>
 8002cde:	2c00      	cmp	r4, #0
 8002ce0:	d04b      	beq.n	8002d7a <_malloc_r+0xea>
 8002ce2:	6823      	ldr	r3, [r4, #0]
 8002ce4:	4639      	mov	r1, r7
 8002ce6:	4630      	mov	r0, r6
 8002ce8:	eb04 0903 	add.w	r9, r4, r3
 8002cec:	f000 fb5a 	bl	80033a4 <_sbrk_r>
 8002cf0:	4581      	cmp	r9, r0
 8002cf2:	d142      	bne.n	8002d7a <_malloc_r+0xea>
 8002cf4:	6821      	ldr	r1, [r4, #0]
 8002cf6:	1a6d      	subs	r5, r5, r1
 8002cf8:	4629      	mov	r1, r5
 8002cfa:	4630      	mov	r0, r6
 8002cfc:	f7ff ffa6 	bl	8002c4c <sbrk_aligned>
 8002d00:	3001      	adds	r0, #1
 8002d02:	d03a      	beq.n	8002d7a <_malloc_r+0xea>
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	442b      	add	r3, r5
 8002d08:	6023      	str	r3, [r4, #0]
 8002d0a:	f8d8 3000 	ldr.w	r3, [r8]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	bb62      	cbnz	r2, 8002d6c <_malloc_r+0xdc>
 8002d12:	f8c8 7000 	str.w	r7, [r8]
 8002d16:	e00f      	b.n	8002d38 <_malloc_r+0xa8>
 8002d18:	6822      	ldr	r2, [r4, #0]
 8002d1a:	1b52      	subs	r2, r2, r5
 8002d1c:	d420      	bmi.n	8002d60 <_malloc_r+0xd0>
 8002d1e:	2a0b      	cmp	r2, #11
 8002d20:	d917      	bls.n	8002d52 <_malloc_r+0xc2>
 8002d22:	1961      	adds	r1, r4, r5
 8002d24:	42a3      	cmp	r3, r4
 8002d26:	6025      	str	r5, [r4, #0]
 8002d28:	bf18      	it	ne
 8002d2a:	6059      	strne	r1, [r3, #4]
 8002d2c:	6863      	ldr	r3, [r4, #4]
 8002d2e:	bf08      	it	eq
 8002d30:	f8c8 1000 	streq.w	r1, [r8]
 8002d34:	5162      	str	r2, [r4, r5]
 8002d36:	604b      	str	r3, [r1, #4]
 8002d38:	4630      	mov	r0, r6
 8002d3a:	f000 f82f 	bl	8002d9c <__malloc_unlock>
 8002d3e:	f104 000b 	add.w	r0, r4, #11
 8002d42:	1d23      	adds	r3, r4, #4
 8002d44:	f020 0007 	bic.w	r0, r0, #7
 8002d48:	1ac2      	subs	r2, r0, r3
 8002d4a:	bf1c      	itt	ne
 8002d4c:	1a1b      	subne	r3, r3, r0
 8002d4e:	50a3      	strne	r3, [r4, r2]
 8002d50:	e7af      	b.n	8002cb2 <_malloc_r+0x22>
 8002d52:	6862      	ldr	r2, [r4, #4]
 8002d54:	42a3      	cmp	r3, r4
 8002d56:	bf0c      	ite	eq
 8002d58:	f8c8 2000 	streq.w	r2, [r8]
 8002d5c:	605a      	strne	r2, [r3, #4]
 8002d5e:	e7eb      	b.n	8002d38 <_malloc_r+0xa8>
 8002d60:	4623      	mov	r3, r4
 8002d62:	6864      	ldr	r4, [r4, #4]
 8002d64:	e7ae      	b.n	8002cc4 <_malloc_r+0x34>
 8002d66:	463c      	mov	r4, r7
 8002d68:	687f      	ldr	r7, [r7, #4]
 8002d6a:	e7b6      	b.n	8002cda <_malloc_r+0x4a>
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	42a3      	cmp	r3, r4
 8002d72:	d1fb      	bne.n	8002d6c <_malloc_r+0xdc>
 8002d74:	2300      	movs	r3, #0
 8002d76:	6053      	str	r3, [r2, #4]
 8002d78:	e7de      	b.n	8002d38 <_malloc_r+0xa8>
 8002d7a:	230c      	movs	r3, #12
 8002d7c:	6033      	str	r3, [r6, #0]
 8002d7e:	4630      	mov	r0, r6
 8002d80:	f000 f80c 	bl	8002d9c <__malloc_unlock>
 8002d84:	e794      	b.n	8002cb0 <_malloc_r+0x20>
 8002d86:	6005      	str	r5, [r0, #0]
 8002d88:	e7d6      	b.n	8002d38 <_malloc_r+0xa8>
 8002d8a:	bf00      	nop
 8002d8c:	20000248 	.word	0x20000248

08002d90 <__malloc_lock>:
 8002d90:	4801      	ldr	r0, [pc, #4]	@ (8002d98 <__malloc_lock+0x8>)
 8002d92:	f7ff bf0f 	b.w	8002bb4 <__retarget_lock_acquire_recursive>
 8002d96:	bf00      	nop
 8002d98:	20000240 	.word	0x20000240

08002d9c <__malloc_unlock>:
 8002d9c:	4801      	ldr	r0, [pc, #4]	@ (8002da4 <__malloc_unlock+0x8>)
 8002d9e:	f7ff bf0a 	b.w	8002bb6 <__retarget_lock_release_recursive>
 8002da2:	bf00      	nop
 8002da4:	20000240 	.word	0x20000240

08002da8 <__ssputs_r>:
 8002da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dac:	688e      	ldr	r6, [r1, #8]
 8002dae:	461f      	mov	r7, r3
 8002db0:	42be      	cmp	r6, r7
 8002db2:	680b      	ldr	r3, [r1, #0]
 8002db4:	4682      	mov	sl, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	4690      	mov	r8, r2
 8002dba:	d82d      	bhi.n	8002e18 <__ssputs_r+0x70>
 8002dbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002dc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002dc4:	d026      	beq.n	8002e14 <__ssputs_r+0x6c>
 8002dc6:	6965      	ldr	r5, [r4, #20]
 8002dc8:	6909      	ldr	r1, [r1, #16]
 8002dca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002dce:	eba3 0901 	sub.w	r9, r3, r1
 8002dd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002dd6:	1c7b      	adds	r3, r7, #1
 8002dd8:	444b      	add	r3, r9
 8002dda:	106d      	asrs	r5, r5, #1
 8002ddc:	429d      	cmp	r5, r3
 8002dde:	bf38      	it	cc
 8002de0:	461d      	movcc	r5, r3
 8002de2:	0553      	lsls	r3, r2, #21
 8002de4:	d527      	bpl.n	8002e36 <__ssputs_r+0x8e>
 8002de6:	4629      	mov	r1, r5
 8002de8:	f7ff ff52 	bl	8002c90 <_malloc_r>
 8002dec:	4606      	mov	r6, r0
 8002dee:	b360      	cbz	r0, 8002e4a <__ssputs_r+0xa2>
 8002df0:	6921      	ldr	r1, [r4, #16]
 8002df2:	464a      	mov	r2, r9
 8002df4:	f000 fae6 	bl	80033c4 <memcpy>
 8002df8:	89a3      	ldrh	r3, [r4, #12]
 8002dfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e02:	81a3      	strh	r3, [r4, #12]
 8002e04:	6126      	str	r6, [r4, #16]
 8002e06:	6165      	str	r5, [r4, #20]
 8002e08:	444e      	add	r6, r9
 8002e0a:	eba5 0509 	sub.w	r5, r5, r9
 8002e0e:	6026      	str	r6, [r4, #0]
 8002e10:	60a5      	str	r5, [r4, #8]
 8002e12:	463e      	mov	r6, r7
 8002e14:	42be      	cmp	r6, r7
 8002e16:	d900      	bls.n	8002e1a <__ssputs_r+0x72>
 8002e18:	463e      	mov	r6, r7
 8002e1a:	6820      	ldr	r0, [r4, #0]
 8002e1c:	4632      	mov	r2, r6
 8002e1e:	4641      	mov	r1, r8
 8002e20:	f000 faa6 	bl	8003370 <memmove>
 8002e24:	68a3      	ldr	r3, [r4, #8]
 8002e26:	1b9b      	subs	r3, r3, r6
 8002e28:	60a3      	str	r3, [r4, #8]
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	4433      	add	r3, r6
 8002e2e:	6023      	str	r3, [r4, #0]
 8002e30:	2000      	movs	r0, #0
 8002e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e36:	462a      	mov	r2, r5
 8002e38:	f000 fad2 	bl	80033e0 <_realloc_r>
 8002e3c:	4606      	mov	r6, r0
 8002e3e:	2800      	cmp	r0, #0
 8002e40:	d1e0      	bne.n	8002e04 <__ssputs_r+0x5c>
 8002e42:	6921      	ldr	r1, [r4, #16]
 8002e44:	4650      	mov	r0, sl
 8002e46:	f7ff feb7 	bl	8002bb8 <_free_r>
 8002e4a:	230c      	movs	r3, #12
 8002e4c:	f8ca 3000 	str.w	r3, [sl]
 8002e50:	89a3      	ldrh	r3, [r4, #12]
 8002e52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e56:	81a3      	strh	r3, [r4, #12]
 8002e58:	f04f 30ff 	mov.w	r0, #4294967295
 8002e5c:	e7e9      	b.n	8002e32 <__ssputs_r+0x8a>
	...

08002e60 <_svfiprintf_r>:
 8002e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e64:	4698      	mov	r8, r3
 8002e66:	898b      	ldrh	r3, [r1, #12]
 8002e68:	061b      	lsls	r3, r3, #24
 8002e6a:	b09d      	sub	sp, #116	@ 0x74
 8002e6c:	4607      	mov	r7, r0
 8002e6e:	460d      	mov	r5, r1
 8002e70:	4614      	mov	r4, r2
 8002e72:	d510      	bpl.n	8002e96 <_svfiprintf_r+0x36>
 8002e74:	690b      	ldr	r3, [r1, #16]
 8002e76:	b973      	cbnz	r3, 8002e96 <_svfiprintf_r+0x36>
 8002e78:	2140      	movs	r1, #64	@ 0x40
 8002e7a:	f7ff ff09 	bl	8002c90 <_malloc_r>
 8002e7e:	6028      	str	r0, [r5, #0]
 8002e80:	6128      	str	r0, [r5, #16]
 8002e82:	b930      	cbnz	r0, 8002e92 <_svfiprintf_r+0x32>
 8002e84:	230c      	movs	r3, #12
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	f04f 30ff 	mov.w	r0, #4294967295
 8002e8c:	b01d      	add	sp, #116	@ 0x74
 8002e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e92:	2340      	movs	r3, #64	@ 0x40
 8002e94:	616b      	str	r3, [r5, #20]
 8002e96:	2300      	movs	r3, #0
 8002e98:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e9a:	2320      	movs	r3, #32
 8002e9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002ea0:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ea4:	2330      	movs	r3, #48	@ 0x30
 8002ea6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003044 <_svfiprintf_r+0x1e4>
 8002eaa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002eae:	f04f 0901 	mov.w	r9, #1
 8002eb2:	4623      	mov	r3, r4
 8002eb4:	469a      	mov	sl, r3
 8002eb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002eba:	b10a      	cbz	r2, 8002ec0 <_svfiprintf_r+0x60>
 8002ebc:	2a25      	cmp	r2, #37	@ 0x25
 8002ebe:	d1f9      	bne.n	8002eb4 <_svfiprintf_r+0x54>
 8002ec0:	ebba 0b04 	subs.w	fp, sl, r4
 8002ec4:	d00b      	beq.n	8002ede <_svfiprintf_r+0x7e>
 8002ec6:	465b      	mov	r3, fp
 8002ec8:	4622      	mov	r2, r4
 8002eca:	4629      	mov	r1, r5
 8002ecc:	4638      	mov	r0, r7
 8002ece:	f7ff ff6b 	bl	8002da8 <__ssputs_r>
 8002ed2:	3001      	adds	r0, #1
 8002ed4:	f000 80a7 	beq.w	8003026 <_svfiprintf_r+0x1c6>
 8002ed8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002eda:	445a      	add	r2, fp
 8002edc:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ede:	f89a 3000 	ldrb.w	r3, [sl]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 809f 	beq.w	8003026 <_svfiprintf_r+0x1c6>
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f04f 32ff 	mov.w	r2, #4294967295
 8002eee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ef2:	f10a 0a01 	add.w	sl, sl, #1
 8002ef6:	9304      	str	r3, [sp, #16]
 8002ef8:	9307      	str	r3, [sp, #28]
 8002efa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002efe:	931a      	str	r3, [sp, #104]	@ 0x68
 8002f00:	4654      	mov	r4, sl
 8002f02:	2205      	movs	r2, #5
 8002f04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f08:	484e      	ldr	r0, [pc, #312]	@ (8003044 <_svfiprintf_r+0x1e4>)
 8002f0a:	f7fd f969 	bl	80001e0 <memchr>
 8002f0e:	9a04      	ldr	r2, [sp, #16]
 8002f10:	b9d8      	cbnz	r0, 8002f4a <_svfiprintf_r+0xea>
 8002f12:	06d0      	lsls	r0, r2, #27
 8002f14:	bf44      	itt	mi
 8002f16:	2320      	movmi	r3, #32
 8002f18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f1c:	0711      	lsls	r1, r2, #28
 8002f1e:	bf44      	itt	mi
 8002f20:	232b      	movmi	r3, #43	@ 0x2b
 8002f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f26:	f89a 3000 	ldrb.w	r3, [sl]
 8002f2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f2c:	d015      	beq.n	8002f5a <_svfiprintf_r+0xfa>
 8002f2e:	9a07      	ldr	r2, [sp, #28]
 8002f30:	4654      	mov	r4, sl
 8002f32:	2000      	movs	r0, #0
 8002f34:	f04f 0c0a 	mov.w	ip, #10
 8002f38:	4621      	mov	r1, r4
 8002f3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f3e:	3b30      	subs	r3, #48	@ 0x30
 8002f40:	2b09      	cmp	r3, #9
 8002f42:	d94b      	bls.n	8002fdc <_svfiprintf_r+0x17c>
 8002f44:	b1b0      	cbz	r0, 8002f74 <_svfiprintf_r+0x114>
 8002f46:	9207      	str	r2, [sp, #28]
 8002f48:	e014      	b.n	8002f74 <_svfiprintf_r+0x114>
 8002f4a:	eba0 0308 	sub.w	r3, r0, r8
 8002f4e:	fa09 f303 	lsl.w	r3, r9, r3
 8002f52:	4313      	orrs	r3, r2
 8002f54:	9304      	str	r3, [sp, #16]
 8002f56:	46a2      	mov	sl, r4
 8002f58:	e7d2      	b.n	8002f00 <_svfiprintf_r+0xa0>
 8002f5a:	9b03      	ldr	r3, [sp, #12]
 8002f5c:	1d19      	adds	r1, r3, #4
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	9103      	str	r1, [sp, #12]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	bfbb      	ittet	lt
 8002f66:	425b      	neglt	r3, r3
 8002f68:	f042 0202 	orrlt.w	r2, r2, #2
 8002f6c:	9307      	strge	r3, [sp, #28]
 8002f6e:	9307      	strlt	r3, [sp, #28]
 8002f70:	bfb8      	it	lt
 8002f72:	9204      	strlt	r2, [sp, #16]
 8002f74:	7823      	ldrb	r3, [r4, #0]
 8002f76:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f78:	d10a      	bne.n	8002f90 <_svfiprintf_r+0x130>
 8002f7a:	7863      	ldrb	r3, [r4, #1]
 8002f7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f7e:	d132      	bne.n	8002fe6 <_svfiprintf_r+0x186>
 8002f80:	9b03      	ldr	r3, [sp, #12]
 8002f82:	1d1a      	adds	r2, r3, #4
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	9203      	str	r2, [sp, #12]
 8002f88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002f8c:	3402      	adds	r4, #2
 8002f8e:	9305      	str	r3, [sp, #20]
 8002f90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003054 <_svfiprintf_r+0x1f4>
 8002f94:	7821      	ldrb	r1, [r4, #0]
 8002f96:	2203      	movs	r2, #3
 8002f98:	4650      	mov	r0, sl
 8002f9a:	f7fd f921 	bl	80001e0 <memchr>
 8002f9e:	b138      	cbz	r0, 8002fb0 <_svfiprintf_r+0x150>
 8002fa0:	9b04      	ldr	r3, [sp, #16]
 8002fa2:	eba0 000a 	sub.w	r0, r0, sl
 8002fa6:	2240      	movs	r2, #64	@ 0x40
 8002fa8:	4082      	lsls	r2, r0
 8002faa:	4313      	orrs	r3, r2
 8002fac:	3401      	adds	r4, #1
 8002fae:	9304      	str	r3, [sp, #16]
 8002fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fb4:	4824      	ldr	r0, [pc, #144]	@ (8003048 <_svfiprintf_r+0x1e8>)
 8002fb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002fba:	2206      	movs	r2, #6
 8002fbc:	f7fd f910 	bl	80001e0 <memchr>
 8002fc0:	2800      	cmp	r0, #0
 8002fc2:	d036      	beq.n	8003032 <_svfiprintf_r+0x1d2>
 8002fc4:	4b21      	ldr	r3, [pc, #132]	@ (800304c <_svfiprintf_r+0x1ec>)
 8002fc6:	bb1b      	cbnz	r3, 8003010 <_svfiprintf_r+0x1b0>
 8002fc8:	9b03      	ldr	r3, [sp, #12]
 8002fca:	3307      	adds	r3, #7
 8002fcc:	f023 0307 	bic.w	r3, r3, #7
 8002fd0:	3308      	adds	r3, #8
 8002fd2:	9303      	str	r3, [sp, #12]
 8002fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fd6:	4433      	add	r3, r6
 8002fd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fda:	e76a      	b.n	8002eb2 <_svfiprintf_r+0x52>
 8002fdc:	fb0c 3202 	mla	r2, ip, r2, r3
 8002fe0:	460c      	mov	r4, r1
 8002fe2:	2001      	movs	r0, #1
 8002fe4:	e7a8      	b.n	8002f38 <_svfiprintf_r+0xd8>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	3401      	adds	r4, #1
 8002fea:	9305      	str	r3, [sp, #20]
 8002fec:	4619      	mov	r1, r3
 8002fee:	f04f 0c0a 	mov.w	ip, #10
 8002ff2:	4620      	mov	r0, r4
 8002ff4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ff8:	3a30      	subs	r2, #48	@ 0x30
 8002ffa:	2a09      	cmp	r2, #9
 8002ffc:	d903      	bls.n	8003006 <_svfiprintf_r+0x1a6>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0c6      	beq.n	8002f90 <_svfiprintf_r+0x130>
 8003002:	9105      	str	r1, [sp, #20]
 8003004:	e7c4      	b.n	8002f90 <_svfiprintf_r+0x130>
 8003006:	fb0c 2101 	mla	r1, ip, r1, r2
 800300a:	4604      	mov	r4, r0
 800300c:	2301      	movs	r3, #1
 800300e:	e7f0      	b.n	8002ff2 <_svfiprintf_r+0x192>
 8003010:	ab03      	add	r3, sp, #12
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	462a      	mov	r2, r5
 8003016:	4b0e      	ldr	r3, [pc, #56]	@ (8003050 <_svfiprintf_r+0x1f0>)
 8003018:	a904      	add	r1, sp, #16
 800301a:	4638      	mov	r0, r7
 800301c:	f3af 8000 	nop.w
 8003020:	1c42      	adds	r2, r0, #1
 8003022:	4606      	mov	r6, r0
 8003024:	d1d6      	bne.n	8002fd4 <_svfiprintf_r+0x174>
 8003026:	89ab      	ldrh	r3, [r5, #12]
 8003028:	065b      	lsls	r3, r3, #25
 800302a:	f53f af2d 	bmi.w	8002e88 <_svfiprintf_r+0x28>
 800302e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003030:	e72c      	b.n	8002e8c <_svfiprintf_r+0x2c>
 8003032:	ab03      	add	r3, sp, #12
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	462a      	mov	r2, r5
 8003038:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <_svfiprintf_r+0x1f0>)
 800303a:	a904      	add	r1, sp, #16
 800303c:	4638      	mov	r0, r7
 800303e:	f000 f879 	bl	8003134 <_printf_i>
 8003042:	e7ed      	b.n	8003020 <_svfiprintf_r+0x1c0>
 8003044:	0800347c 	.word	0x0800347c
 8003048:	08003486 	.word	0x08003486
 800304c:	00000000 	.word	0x00000000
 8003050:	08002da9 	.word	0x08002da9
 8003054:	08003482 	.word	0x08003482

08003058 <_printf_common>:
 8003058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800305c:	4616      	mov	r6, r2
 800305e:	4698      	mov	r8, r3
 8003060:	688a      	ldr	r2, [r1, #8]
 8003062:	690b      	ldr	r3, [r1, #16]
 8003064:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003068:	4293      	cmp	r3, r2
 800306a:	bfb8      	it	lt
 800306c:	4613      	movlt	r3, r2
 800306e:	6033      	str	r3, [r6, #0]
 8003070:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003074:	4607      	mov	r7, r0
 8003076:	460c      	mov	r4, r1
 8003078:	b10a      	cbz	r2, 800307e <_printf_common+0x26>
 800307a:	3301      	adds	r3, #1
 800307c:	6033      	str	r3, [r6, #0]
 800307e:	6823      	ldr	r3, [r4, #0]
 8003080:	0699      	lsls	r1, r3, #26
 8003082:	bf42      	ittt	mi
 8003084:	6833      	ldrmi	r3, [r6, #0]
 8003086:	3302      	addmi	r3, #2
 8003088:	6033      	strmi	r3, [r6, #0]
 800308a:	6825      	ldr	r5, [r4, #0]
 800308c:	f015 0506 	ands.w	r5, r5, #6
 8003090:	d106      	bne.n	80030a0 <_printf_common+0x48>
 8003092:	f104 0a19 	add.w	sl, r4, #25
 8003096:	68e3      	ldr	r3, [r4, #12]
 8003098:	6832      	ldr	r2, [r6, #0]
 800309a:	1a9b      	subs	r3, r3, r2
 800309c:	42ab      	cmp	r3, r5
 800309e:	dc26      	bgt.n	80030ee <_printf_common+0x96>
 80030a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80030a4:	6822      	ldr	r2, [r4, #0]
 80030a6:	3b00      	subs	r3, #0
 80030a8:	bf18      	it	ne
 80030aa:	2301      	movne	r3, #1
 80030ac:	0692      	lsls	r2, r2, #26
 80030ae:	d42b      	bmi.n	8003108 <_printf_common+0xb0>
 80030b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80030b4:	4641      	mov	r1, r8
 80030b6:	4638      	mov	r0, r7
 80030b8:	47c8      	blx	r9
 80030ba:	3001      	adds	r0, #1
 80030bc:	d01e      	beq.n	80030fc <_printf_common+0xa4>
 80030be:	6823      	ldr	r3, [r4, #0]
 80030c0:	6922      	ldr	r2, [r4, #16]
 80030c2:	f003 0306 	and.w	r3, r3, #6
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	bf02      	ittt	eq
 80030ca:	68e5      	ldreq	r5, [r4, #12]
 80030cc:	6833      	ldreq	r3, [r6, #0]
 80030ce:	1aed      	subeq	r5, r5, r3
 80030d0:	68a3      	ldr	r3, [r4, #8]
 80030d2:	bf0c      	ite	eq
 80030d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030d8:	2500      	movne	r5, #0
 80030da:	4293      	cmp	r3, r2
 80030dc:	bfc4      	itt	gt
 80030de:	1a9b      	subgt	r3, r3, r2
 80030e0:	18ed      	addgt	r5, r5, r3
 80030e2:	2600      	movs	r6, #0
 80030e4:	341a      	adds	r4, #26
 80030e6:	42b5      	cmp	r5, r6
 80030e8:	d11a      	bne.n	8003120 <_printf_common+0xc8>
 80030ea:	2000      	movs	r0, #0
 80030ec:	e008      	b.n	8003100 <_printf_common+0xa8>
 80030ee:	2301      	movs	r3, #1
 80030f0:	4652      	mov	r2, sl
 80030f2:	4641      	mov	r1, r8
 80030f4:	4638      	mov	r0, r7
 80030f6:	47c8      	blx	r9
 80030f8:	3001      	adds	r0, #1
 80030fa:	d103      	bne.n	8003104 <_printf_common+0xac>
 80030fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003104:	3501      	adds	r5, #1
 8003106:	e7c6      	b.n	8003096 <_printf_common+0x3e>
 8003108:	18e1      	adds	r1, r4, r3
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	2030      	movs	r0, #48	@ 0x30
 800310e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003112:	4422      	add	r2, r4
 8003114:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003118:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800311c:	3302      	adds	r3, #2
 800311e:	e7c7      	b.n	80030b0 <_printf_common+0x58>
 8003120:	2301      	movs	r3, #1
 8003122:	4622      	mov	r2, r4
 8003124:	4641      	mov	r1, r8
 8003126:	4638      	mov	r0, r7
 8003128:	47c8      	blx	r9
 800312a:	3001      	adds	r0, #1
 800312c:	d0e6      	beq.n	80030fc <_printf_common+0xa4>
 800312e:	3601      	adds	r6, #1
 8003130:	e7d9      	b.n	80030e6 <_printf_common+0x8e>
	...

08003134 <_printf_i>:
 8003134:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003138:	7e0f      	ldrb	r7, [r1, #24]
 800313a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800313c:	2f78      	cmp	r7, #120	@ 0x78
 800313e:	4691      	mov	r9, r2
 8003140:	4680      	mov	r8, r0
 8003142:	460c      	mov	r4, r1
 8003144:	469a      	mov	sl, r3
 8003146:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800314a:	d807      	bhi.n	800315c <_printf_i+0x28>
 800314c:	2f62      	cmp	r7, #98	@ 0x62
 800314e:	d80a      	bhi.n	8003166 <_printf_i+0x32>
 8003150:	2f00      	cmp	r7, #0
 8003152:	f000 80d1 	beq.w	80032f8 <_printf_i+0x1c4>
 8003156:	2f58      	cmp	r7, #88	@ 0x58
 8003158:	f000 80b8 	beq.w	80032cc <_printf_i+0x198>
 800315c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003160:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003164:	e03a      	b.n	80031dc <_printf_i+0xa8>
 8003166:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800316a:	2b15      	cmp	r3, #21
 800316c:	d8f6      	bhi.n	800315c <_printf_i+0x28>
 800316e:	a101      	add	r1, pc, #4	@ (adr r1, 8003174 <_printf_i+0x40>)
 8003170:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003174:	080031cd 	.word	0x080031cd
 8003178:	080031e1 	.word	0x080031e1
 800317c:	0800315d 	.word	0x0800315d
 8003180:	0800315d 	.word	0x0800315d
 8003184:	0800315d 	.word	0x0800315d
 8003188:	0800315d 	.word	0x0800315d
 800318c:	080031e1 	.word	0x080031e1
 8003190:	0800315d 	.word	0x0800315d
 8003194:	0800315d 	.word	0x0800315d
 8003198:	0800315d 	.word	0x0800315d
 800319c:	0800315d 	.word	0x0800315d
 80031a0:	080032df 	.word	0x080032df
 80031a4:	0800320b 	.word	0x0800320b
 80031a8:	08003299 	.word	0x08003299
 80031ac:	0800315d 	.word	0x0800315d
 80031b0:	0800315d 	.word	0x0800315d
 80031b4:	08003301 	.word	0x08003301
 80031b8:	0800315d 	.word	0x0800315d
 80031bc:	0800320b 	.word	0x0800320b
 80031c0:	0800315d 	.word	0x0800315d
 80031c4:	0800315d 	.word	0x0800315d
 80031c8:	080032a1 	.word	0x080032a1
 80031cc:	6833      	ldr	r3, [r6, #0]
 80031ce:	1d1a      	adds	r2, r3, #4
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6032      	str	r2, [r6, #0]
 80031d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80031dc:	2301      	movs	r3, #1
 80031de:	e09c      	b.n	800331a <_printf_i+0x1e6>
 80031e0:	6833      	ldr	r3, [r6, #0]
 80031e2:	6820      	ldr	r0, [r4, #0]
 80031e4:	1d19      	adds	r1, r3, #4
 80031e6:	6031      	str	r1, [r6, #0]
 80031e8:	0606      	lsls	r6, r0, #24
 80031ea:	d501      	bpl.n	80031f0 <_printf_i+0xbc>
 80031ec:	681d      	ldr	r5, [r3, #0]
 80031ee:	e003      	b.n	80031f8 <_printf_i+0xc4>
 80031f0:	0645      	lsls	r5, r0, #25
 80031f2:	d5fb      	bpl.n	80031ec <_printf_i+0xb8>
 80031f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80031f8:	2d00      	cmp	r5, #0
 80031fa:	da03      	bge.n	8003204 <_printf_i+0xd0>
 80031fc:	232d      	movs	r3, #45	@ 0x2d
 80031fe:	426d      	negs	r5, r5
 8003200:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003204:	4858      	ldr	r0, [pc, #352]	@ (8003368 <_printf_i+0x234>)
 8003206:	230a      	movs	r3, #10
 8003208:	e011      	b.n	800322e <_printf_i+0xfa>
 800320a:	6821      	ldr	r1, [r4, #0]
 800320c:	6833      	ldr	r3, [r6, #0]
 800320e:	0608      	lsls	r0, r1, #24
 8003210:	f853 5b04 	ldr.w	r5, [r3], #4
 8003214:	d402      	bmi.n	800321c <_printf_i+0xe8>
 8003216:	0649      	lsls	r1, r1, #25
 8003218:	bf48      	it	mi
 800321a:	b2ad      	uxthmi	r5, r5
 800321c:	2f6f      	cmp	r7, #111	@ 0x6f
 800321e:	4852      	ldr	r0, [pc, #328]	@ (8003368 <_printf_i+0x234>)
 8003220:	6033      	str	r3, [r6, #0]
 8003222:	bf14      	ite	ne
 8003224:	230a      	movne	r3, #10
 8003226:	2308      	moveq	r3, #8
 8003228:	2100      	movs	r1, #0
 800322a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800322e:	6866      	ldr	r6, [r4, #4]
 8003230:	60a6      	str	r6, [r4, #8]
 8003232:	2e00      	cmp	r6, #0
 8003234:	db05      	blt.n	8003242 <_printf_i+0x10e>
 8003236:	6821      	ldr	r1, [r4, #0]
 8003238:	432e      	orrs	r6, r5
 800323a:	f021 0104 	bic.w	r1, r1, #4
 800323e:	6021      	str	r1, [r4, #0]
 8003240:	d04b      	beq.n	80032da <_printf_i+0x1a6>
 8003242:	4616      	mov	r6, r2
 8003244:	fbb5 f1f3 	udiv	r1, r5, r3
 8003248:	fb03 5711 	mls	r7, r3, r1, r5
 800324c:	5dc7      	ldrb	r7, [r0, r7]
 800324e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003252:	462f      	mov	r7, r5
 8003254:	42bb      	cmp	r3, r7
 8003256:	460d      	mov	r5, r1
 8003258:	d9f4      	bls.n	8003244 <_printf_i+0x110>
 800325a:	2b08      	cmp	r3, #8
 800325c:	d10b      	bne.n	8003276 <_printf_i+0x142>
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	07df      	lsls	r7, r3, #31
 8003262:	d508      	bpl.n	8003276 <_printf_i+0x142>
 8003264:	6923      	ldr	r3, [r4, #16]
 8003266:	6861      	ldr	r1, [r4, #4]
 8003268:	4299      	cmp	r1, r3
 800326a:	bfde      	ittt	le
 800326c:	2330      	movle	r3, #48	@ 0x30
 800326e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003272:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003276:	1b92      	subs	r2, r2, r6
 8003278:	6122      	str	r2, [r4, #16]
 800327a:	f8cd a000 	str.w	sl, [sp]
 800327e:	464b      	mov	r3, r9
 8003280:	aa03      	add	r2, sp, #12
 8003282:	4621      	mov	r1, r4
 8003284:	4640      	mov	r0, r8
 8003286:	f7ff fee7 	bl	8003058 <_printf_common>
 800328a:	3001      	adds	r0, #1
 800328c:	d14a      	bne.n	8003324 <_printf_i+0x1f0>
 800328e:	f04f 30ff 	mov.w	r0, #4294967295
 8003292:	b004      	add	sp, #16
 8003294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	f043 0320 	orr.w	r3, r3, #32
 800329e:	6023      	str	r3, [r4, #0]
 80032a0:	4832      	ldr	r0, [pc, #200]	@ (800336c <_printf_i+0x238>)
 80032a2:	2778      	movs	r7, #120	@ 0x78
 80032a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	6831      	ldr	r1, [r6, #0]
 80032ac:	061f      	lsls	r7, r3, #24
 80032ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80032b2:	d402      	bmi.n	80032ba <_printf_i+0x186>
 80032b4:	065f      	lsls	r7, r3, #25
 80032b6:	bf48      	it	mi
 80032b8:	b2ad      	uxthmi	r5, r5
 80032ba:	6031      	str	r1, [r6, #0]
 80032bc:	07d9      	lsls	r1, r3, #31
 80032be:	bf44      	itt	mi
 80032c0:	f043 0320 	orrmi.w	r3, r3, #32
 80032c4:	6023      	strmi	r3, [r4, #0]
 80032c6:	b11d      	cbz	r5, 80032d0 <_printf_i+0x19c>
 80032c8:	2310      	movs	r3, #16
 80032ca:	e7ad      	b.n	8003228 <_printf_i+0xf4>
 80032cc:	4826      	ldr	r0, [pc, #152]	@ (8003368 <_printf_i+0x234>)
 80032ce:	e7e9      	b.n	80032a4 <_printf_i+0x170>
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	f023 0320 	bic.w	r3, r3, #32
 80032d6:	6023      	str	r3, [r4, #0]
 80032d8:	e7f6      	b.n	80032c8 <_printf_i+0x194>
 80032da:	4616      	mov	r6, r2
 80032dc:	e7bd      	b.n	800325a <_printf_i+0x126>
 80032de:	6833      	ldr	r3, [r6, #0]
 80032e0:	6825      	ldr	r5, [r4, #0]
 80032e2:	6961      	ldr	r1, [r4, #20]
 80032e4:	1d18      	adds	r0, r3, #4
 80032e6:	6030      	str	r0, [r6, #0]
 80032e8:	062e      	lsls	r6, r5, #24
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	d501      	bpl.n	80032f2 <_printf_i+0x1be>
 80032ee:	6019      	str	r1, [r3, #0]
 80032f0:	e002      	b.n	80032f8 <_printf_i+0x1c4>
 80032f2:	0668      	lsls	r0, r5, #25
 80032f4:	d5fb      	bpl.n	80032ee <_printf_i+0x1ba>
 80032f6:	8019      	strh	r1, [r3, #0]
 80032f8:	2300      	movs	r3, #0
 80032fa:	6123      	str	r3, [r4, #16]
 80032fc:	4616      	mov	r6, r2
 80032fe:	e7bc      	b.n	800327a <_printf_i+0x146>
 8003300:	6833      	ldr	r3, [r6, #0]
 8003302:	1d1a      	adds	r2, r3, #4
 8003304:	6032      	str	r2, [r6, #0]
 8003306:	681e      	ldr	r6, [r3, #0]
 8003308:	6862      	ldr	r2, [r4, #4]
 800330a:	2100      	movs	r1, #0
 800330c:	4630      	mov	r0, r6
 800330e:	f7fc ff67 	bl	80001e0 <memchr>
 8003312:	b108      	cbz	r0, 8003318 <_printf_i+0x1e4>
 8003314:	1b80      	subs	r0, r0, r6
 8003316:	6060      	str	r0, [r4, #4]
 8003318:	6863      	ldr	r3, [r4, #4]
 800331a:	6123      	str	r3, [r4, #16]
 800331c:	2300      	movs	r3, #0
 800331e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003322:	e7aa      	b.n	800327a <_printf_i+0x146>
 8003324:	6923      	ldr	r3, [r4, #16]
 8003326:	4632      	mov	r2, r6
 8003328:	4649      	mov	r1, r9
 800332a:	4640      	mov	r0, r8
 800332c:	47d0      	blx	sl
 800332e:	3001      	adds	r0, #1
 8003330:	d0ad      	beq.n	800328e <_printf_i+0x15a>
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	079b      	lsls	r3, r3, #30
 8003336:	d413      	bmi.n	8003360 <_printf_i+0x22c>
 8003338:	68e0      	ldr	r0, [r4, #12]
 800333a:	9b03      	ldr	r3, [sp, #12]
 800333c:	4298      	cmp	r0, r3
 800333e:	bfb8      	it	lt
 8003340:	4618      	movlt	r0, r3
 8003342:	e7a6      	b.n	8003292 <_printf_i+0x15e>
 8003344:	2301      	movs	r3, #1
 8003346:	4632      	mov	r2, r6
 8003348:	4649      	mov	r1, r9
 800334a:	4640      	mov	r0, r8
 800334c:	47d0      	blx	sl
 800334e:	3001      	adds	r0, #1
 8003350:	d09d      	beq.n	800328e <_printf_i+0x15a>
 8003352:	3501      	adds	r5, #1
 8003354:	68e3      	ldr	r3, [r4, #12]
 8003356:	9903      	ldr	r1, [sp, #12]
 8003358:	1a5b      	subs	r3, r3, r1
 800335a:	42ab      	cmp	r3, r5
 800335c:	dcf2      	bgt.n	8003344 <_printf_i+0x210>
 800335e:	e7eb      	b.n	8003338 <_printf_i+0x204>
 8003360:	2500      	movs	r5, #0
 8003362:	f104 0619 	add.w	r6, r4, #25
 8003366:	e7f5      	b.n	8003354 <_printf_i+0x220>
 8003368:	0800348d 	.word	0x0800348d
 800336c:	0800349e 	.word	0x0800349e

08003370 <memmove>:
 8003370:	4288      	cmp	r0, r1
 8003372:	b510      	push	{r4, lr}
 8003374:	eb01 0402 	add.w	r4, r1, r2
 8003378:	d902      	bls.n	8003380 <memmove+0x10>
 800337a:	4284      	cmp	r4, r0
 800337c:	4623      	mov	r3, r4
 800337e:	d807      	bhi.n	8003390 <memmove+0x20>
 8003380:	1e43      	subs	r3, r0, #1
 8003382:	42a1      	cmp	r1, r4
 8003384:	d008      	beq.n	8003398 <memmove+0x28>
 8003386:	f811 2b01 	ldrb.w	r2, [r1], #1
 800338a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800338e:	e7f8      	b.n	8003382 <memmove+0x12>
 8003390:	4402      	add	r2, r0
 8003392:	4601      	mov	r1, r0
 8003394:	428a      	cmp	r2, r1
 8003396:	d100      	bne.n	800339a <memmove+0x2a>
 8003398:	bd10      	pop	{r4, pc}
 800339a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800339e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80033a2:	e7f7      	b.n	8003394 <memmove+0x24>

080033a4 <_sbrk_r>:
 80033a4:	b538      	push	{r3, r4, r5, lr}
 80033a6:	4d06      	ldr	r5, [pc, #24]	@ (80033c0 <_sbrk_r+0x1c>)
 80033a8:	2300      	movs	r3, #0
 80033aa:	4604      	mov	r4, r0
 80033ac:	4608      	mov	r0, r1
 80033ae:	602b      	str	r3, [r5, #0]
 80033b0:	f7fe f9d8 	bl	8001764 <_sbrk>
 80033b4:	1c43      	adds	r3, r0, #1
 80033b6:	d102      	bne.n	80033be <_sbrk_r+0x1a>
 80033b8:	682b      	ldr	r3, [r5, #0]
 80033ba:	b103      	cbz	r3, 80033be <_sbrk_r+0x1a>
 80033bc:	6023      	str	r3, [r4, #0]
 80033be:	bd38      	pop	{r3, r4, r5, pc}
 80033c0:	2000023c 	.word	0x2000023c

080033c4 <memcpy>:
 80033c4:	440a      	add	r2, r1
 80033c6:	4291      	cmp	r1, r2
 80033c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80033cc:	d100      	bne.n	80033d0 <memcpy+0xc>
 80033ce:	4770      	bx	lr
 80033d0:	b510      	push	{r4, lr}
 80033d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033da:	4291      	cmp	r1, r2
 80033dc:	d1f9      	bne.n	80033d2 <memcpy+0xe>
 80033de:	bd10      	pop	{r4, pc}

080033e0 <_realloc_r>:
 80033e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033e4:	4607      	mov	r7, r0
 80033e6:	4614      	mov	r4, r2
 80033e8:	460d      	mov	r5, r1
 80033ea:	b921      	cbnz	r1, 80033f6 <_realloc_r+0x16>
 80033ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033f0:	4611      	mov	r1, r2
 80033f2:	f7ff bc4d 	b.w	8002c90 <_malloc_r>
 80033f6:	b92a      	cbnz	r2, 8003404 <_realloc_r+0x24>
 80033f8:	f7ff fbde 	bl	8002bb8 <_free_r>
 80033fc:	4625      	mov	r5, r4
 80033fe:	4628      	mov	r0, r5
 8003400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003404:	f000 f81a 	bl	800343c <_malloc_usable_size_r>
 8003408:	4284      	cmp	r4, r0
 800340a:	4606      	mov	r6, r0
 800340c:	d802      	bhi.n	8003414 <_realloc_r+0x34>
 800340e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003412:	d8f4      	bhi.n	80033fe <_realloc_r+0x1e>
 8003414:	4621      	mov	r1, r4
 8003416:	4638      	mov	r0, r7
 8003418:	f7ff fc3a 	bl	8002c90 <_malloc_r>
 800341c:	4680      	mov	r8, r0
 800341e:	b908      	cbnz	r0, 8003424 <_realloc_r+0x44>
 8003420:	4645      	mov	r5, r8
 8003422:	e7ec      	b.n	80033fe <_realloc_r+0x1e>
 8003424:	42b4      	cmp	r4, r6
 8003426:	4622      	mov	r2, r4
 8003428:	4629      	mov	r1, r5
 800342a:	bf28      	it	cs
 800342c:	4632      	movcs	r2, r6
 800342e:	f7ff ffc9 	bl	80033c4 <memcpy>
 8003432:	4629      	mov	r1, r5
 8003434:	4638      	mov	r0, r7
 8003436:	f7ff fbbf 	bl	8002bb8 <_free_r>
 800343a:	e7f1      	b.n	8003420 <_realloc_r+0x40>

0800343c <_malloc_usable_size_r>:
 800343c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003440:	1f18      	subs	r0, r3, #4
 8003442:	2b00      	cmp	r3, #0
 8003444:	bfbc      	itt	lt
 8003446:	580b      	ldrlt	r3, [r1, r0]
 8003448:	18c0      	addlt	r0, r0, r3
 800344a:	4770      	bx	lr

0800344c <_init>:
 800344c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344e:	bf00      	nop
 8003450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003452:	bc08      	pop	{r3}
 8003454:	469e      	mov	lr, r3
 8003456:	4770      	bx	lr

08003458 <_fini>:
 8003458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800345a:	bf00      	nop
 800345c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800345e:	bc08      	pop	{r3}
 8003460:	469e      	mov	lr, r3
 8003462:	4770      	bx	lr
