INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/ACTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/CCTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/IMMGEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMGEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/Mask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/NPC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/RF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/display_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/dram_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/imports/new/myCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/perip_bridge.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perip_bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/seg7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/student_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module student_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/twin_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twin_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sources_1/new/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KTD/Desktop/JYD2025_Contest-rv32i-error/digital_twin.srcs/sim_1/new/tb_myCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myCPU
