# compile verilog/system verilog design source files
verilog xil_defaultlib  "Microprocessor_tb_func_synth.v"
verilog xil_defaultlib  "../../../../5_Instructions_Micro.srcs/sim_1/new/Microprocessor_tb.v"

# Do not sort compile order
nosort
