FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2015 Regents of the University of California
 */

#ifndef _ASM_RISCV_CACHEFLUSH_H
#define _ASM_RISCV_CACHEFLUSH_H

#include <linux/mm.h>

/* bench 2525.2.0 dc1f89dd5a2a */
/* bench 2525.2.1 b29e7aa37b8f */
/* bench 2525.2.2 edc6e29a6a9b */
/* bench 2525.2.3 2b4bb9458754 */
/* bench 2525.2.4 56b6b4ecc0d4 */
/* bench 2525.2.5 9a62dfae5108 */
/* bench 2525.2.6 fa4ce90fd335 */
/* bench 2525.2.7 4a8d8aa4a80c */
static inline void local_flush_icache_all(void)
{
	asm volatile ("fence.i" ::: "memory");
}

#define PG_dcache_clean PG_arch_1

static inline void flush_dcache_page(struct page *page)
{
	if (test_bit(PG_dcache_clean, &page->flags))
		clear_bit(PG_dcache_clean, &page->flags);
}
#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1

/*
 * RISC-V doesn't have an instruction to flush parts of the instruction cache,
 * so instead we just flush the whole thing.
 */
#define flush_icache_range(start, end) flush_icache_all()
#define flush_icache_user_page(vma, pg, addr, len) \
	flush_icache_mm(vma->vm_mm, 0)

#ifndef CONFIG_SMP

#define flush_icache_all() local_flush_icache_all()
#define flush_icache_mm(mm, local) flush_icache_all()

#else /* CONFIG_SMP */

void flush_icache_all(void);
void flush_icache_mm(struct mm_struct *mm, bool local);

#endif /* CONFIG_SMP */

/* bench 12110.1.0 4ecffb322cd2 */
/* bench 12110.1.1 20963296780f */
/* bench 12110.1.2 497ea564ef01 */
/* bench 12110.1.3 f96e23ed0bd5 */
/* bench 12110.1.4 73160044e8d5 */
/* bench 12110.1.5 3277ed9eb89c */
/* bench 12110.1.6 a292f6a97945 */
/* bench 12110.1.7 ad9a273400f2 */
/* bench 12110.1.8 35e4122ee64f */
/* bench 12110.1.9 041ccd519134 */
/* bench 12110.1.10 23c7cb95a934 */
/* bench 12110.1.11 97ee0536f2e7 */
/* bench 12110.1.12 5c090afde80c */
/*
 * Bits in sys_riscv_flush_icache()'s flags argument.
 */
#define SYS_RISCV_FLUSH_ICACHE_LOCAL 1UL
#define SYS_RISCV_FLUSH_ICACHE_ALL   (SYS_RISCV_FLUSH_ICACHE_LOCAL)

#include <asm-generic/cacheflush.h>

#endif /* _ASM_RISCV_CACHEFLUSH_H */
