<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Reloj_2_3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AM_PM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AM_PM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AM_PM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AM_PM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AM_PM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alarma.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Alarma.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alarma.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Alarma.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Alarma.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="C_Hr_D.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="C_Hr_D.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="C_Hr_D.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="C_Hr_D.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="C_Hr_D.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="C_Hr_U.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="C_Hr_U.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="C_Hr_U.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="C_Hr_U.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="C_Hr_U.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="C_Min_D.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="C_Min_D.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="C_Min_U.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="C_Min_U.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Esquematico.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Esquematico_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Esquematico_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Multiplexor.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplexor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multiplexor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplexor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexor_2_a_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Multiplexor_2_a_1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplexor_2_a_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multiplexor_2_a_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplexor_2_a_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606622018" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606622018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606708507" xil_pn:in_ck="-9032551705998749675" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606708507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AM_PM.vhd"/>
      <outfile xil_pn:name="Alarma.vhd"/>
      <outfile xil_pn:name="C_Hr_D.vhd"/>
      <outfile xil_pn:name="C_Hr_U.vhd"/>
      <outfile xil_pn:name="C_Min_D.vhd"/>
      <outfile xil_pn:name="C_Min_U.vhd"/>
      <outfile xil_pn:name="Multiplexor.vhd"/>
      <outfile xil_pn:name="Multiplexor_2_a_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1606622018" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1611669321739180205" xil_pn:start_ts="1606622018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606708510" xil_pn:in_ck="-6255055060961894964" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6109822710477831835" xil_pn:start_ts="1606708507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Esquematico.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1606622020" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6337569863154951839" xil_pn:start_ts="1606622020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606708510" xil_pn:in_ck="-1002473187278373113" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606708510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AM_PM.vhd"/>
      <outfile xil_pn:name="Alarma.vhd"/>
      <outfile xil_pn:name="C_Hr_D.vhd"/>
      <outfile xil_pn:name="C_Hr_U.vhd"/>
      <outfile xil_pn:name="C_Min_D.vhd"/>
      <outfile xil_pn:name="C_Min_U.vhd"/>
      <outfile xil_pn:name="Esquematico.vhf"/>
      <outfile xil_pn:name="Multiplexor.vhd"/>
      <outfile xil_pn:name="Multiplexor_2_a_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1606708587" xil_pn:in_ck="-1002473187278373113" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4224259572580256224" xil_pn:start_ts="1606708510">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606622029" xil_pn:in_ck="-1902089782752180721" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6760786690476889229" xil_pn:start_ts="1606622029">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="Esquematico_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
