<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZShortenInst.cpp source code [llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZShortenInst.cpp.html'>SystemZShortenInst.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SystemZShortenInst.cpp - Instruction-shortening pass --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass tries to replace instructions with shorter forms.  For example,</i></td></tr>
<tr><th id="10">10</th><td><i>// IILF can be replaced with LLILL or LLILH if the constant fits and if the</i></td></tr>
<tr><th id="11">11</th><td><i>// other 32 bits of the GR64 destination are not live.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="SystemZTargetMachine.h.html">"SystemZTargetMachine.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "systemz-shorten-inst"</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> {</td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="27">27</th><td><b>public</b>:</td></tr>
<tr><th id="28">28</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SystemZShortenInst::ID" title='(anonymous namespace)::SystemZShortenInst::ID' data-type='char' data-ref="(anonymousnamespace)::SystemZShortenInst::ID">ID</dfn>;</td></tr>
<tr><th id="29">29</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInstC1ERKN4llvm20SystemZTargetMachineE" title='(anonymous namespace)::SystemZShortenInst::SystemZShortenInst' data-type='void (anonymous namespace)::SystemZShortenInst::SystemZShortenInst(const llvm::SystemZTargetMachine &amp; tm)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInstC1ERKN4llvm20SystemZTargetMachineE">SystemZShortenInst</a>(<em>const</em> <a class="type" href="SystemZTargetMachine.h.html#llvm::SystemZTargetMachine" title='llvm::SystemZTargetMachine' data-ref="llvm::SystemZTargetMachine">SystemZTargetMachine</a> &amp;<dfn class="local col1 decl" id="1tm" title='tm' data-type='const llvm::SystemZTargetMachine &amp;' data-ref="1tm">tm</dfn>);</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SystemZShortenInst11getPassNameEv" title='(anonymous namespace)::SystemZShortenInst::getPassName' data-type='llvm::StringRef (anonymous namespace)::SystemZShortenInst::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118SystemZShortenInst11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="32">32</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SystemZ Instruction Shortening"</q>;</td></tr>
<tr><th id="33">33</th><td>  }</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SystemZShortenInst::processBlock' data-type='bool (anonymous namespace)::SystemZShortenInst::processBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB">MBB</dfn>);</td></tr>
<tr><th id="36">36</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SystemZShortenInst::runOnMachineFunction' data-type='bool (anonymous namespace)::SystemZShortenInst::runOnMachineFunction(llvm::MachineFunction &amp; F)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="3F">F</dfn>) override;</td></tr>
<tr><th id="37">37</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118SystemZShortenInst21getRequiredPropertiesEv" title='(anonymous namespace)::SystemZShortenInst::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::SystemZShortenInst::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_118SystemZShortenInst21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="38">38</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="39">39</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="40">40</th><td>  }</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>private</b>:</td></tr>
<tr><th id="43">43</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj" title='(anonymous namespace)::SystemZShortenInst::shortenIIF' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenIIF(llvm::MachineInstr &amp; MI, unsigned int LLIxL, unsigned int LLIxH)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj">shortenIIF</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5LLIxL" title='LLIxL' data-type='unsigned int' data-ref="5LLIxL">LLIxL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6LLIxH" title='LLIxH' data-type='unsigned int' data-ref="6LLIxH">LLIxH</dfn>);</td></tr>
<tr><th id="44">44</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst10shortenOn0ERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn0' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn0(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenOn0ERN4llvm12MachineInstrEj">shortenOn0</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8Opcode" title='Opcode' data-type='unsigned int' data-ref="8Opcode">Opcode</dfn>);</td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst11shortenOn01ERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn01' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn01(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst11shortenOn01ERN4llvm12MachineInstrEj">shortenOn01</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10Opcode" title='Opcode' data-type='unsigned int' data-ref="10Opcode">Opcode</dfn>);</td></tr>
<tr><th id="46">46</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst12shortenOn001ERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn001' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn001(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst12shortenOn001ERN4llvm12MachineInstrEj">shortenOn001</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Opcode" title='Opcode' data-type='unsigned int' data-ref="12Opcode">Opcode</dfn>);</td></tr>
<tr><th id="47">47</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst17shortenOn001AddCCERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn001AddCC' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn001AddCC(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst17shortenOn001AddCCERN4llvm12MachineInstrEj">shortenOn001AddCC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14Opcode" title='Opcode' data-type='unsigned int' data-ref="14Opcode">Opcode</dfn>);</td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenFPConv' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenFPConv(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj">shortenFPConv</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="15MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16Opcode" title='Opcode' data-type='unsigned int' data-ref="16Opcode">Opcode</dfn>);</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>const</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SystemZShortenInst::TII" title='(anonymous namespace)::SystemZShortenInst::TII' data-type='const llvm::SystemZInstrInfo *' data-ref="(anonymousnamespace)::SystemZShortenInst::TII">TII</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SystemZShortenInst::TRI" title='(anonymous namespace)::SystemZShortenInst::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::SystemZShortenInst::TRI">TRI</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <dfn class="tu decl" id="(anonymousnamespace)::SystemZShortenInst::LiveRegs" title='(anonymous namespace)::SystemZShortenInst::LiveRegs' data-type='llvm::LivePhysRegs' data-ref="(anonymousnamespace)::SystemZShortenInst::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="53">53</th><td>};</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SystemZShortenInst::ID" title='(anonymous namespace)::SystemZShortenInst::ID' data-type='char' data-ref="(anonymousnamespace)::SystemZShortenInst::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="56">56</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28createSystemZShortenInstPassERNS_20SystemZTargetMachineE" title='llvm::createSystemZShortenInstPass' data-ref="_ZN4llvm28createSystemZShortenInstPassERNS_20SystemZTargetMachineE">createSystemZShortenInstPass</dfn>(<a class="type" href="SystemZTargetMachine.h.html#llvm::SystemZTargetMachine" title='llvm::SystemZTargetMachine' data-ref="llvm::SystemZTargetMachine">SystemZTargetMachine</a> &amp;<dfn class="local col7 decl" id="17TM" title='TM' data-type='llvm::SystemZTargetMachine &amp;' data-ref="17TM">TM</dfn>) {</td></tr>
<tr><th id="59">59</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118SystemZShortenInstC1ERKN4llvm20SystemZTargetMachineE" title='(anonymous namespace)::SystemZShortenInst::SystemZShortenInst' data-use='c' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInstC1ERKN4llvm20SystemZTargetMachineE">(</a><a class="local col7 ref" href="#17TM" title='TM' data-ref="17TM">TM</a>);</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInstC1ERKN4llvm20SystemZTargetMachineE" title='(anonymous namespace)::SystemZShortenInst::SystemZShortenInst' data-type='void (anonymous namespace)::SystemZShortenInst::SystemZShortenInst(const llvm::SystemZTargetMachine &amp; tm)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInstC1ERKN4llvm20SystemZTargetMachineE">SystemZShortenInst</dfn>(<em>const</em> <a class="type" href="SystemZTargetMachine.h.html#llvm::SystemZTargetMachine" title='llvm::SystemZTargetMachine' data-ref="llvm::SystemZTargetMachine">SystemZTargetMachine</a> &amp;<dfn class="local col8 decl" id="18tm" title='tm' data-type='const llvm::SystemZTargetMachine &amp;' data-ref="18tm">tm</dfn>)</td></tr>
<tr><th id="63">63</th><td>  : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::ID" title='(anonymous namespace)::SystemZShortenInst::ID' data-use='a' data-ref="(anonymousnamespace)::SystemZShortenInst::ID">ID</a>), <a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::TII" title='(anonymous namespace)::SystemZShortenInst::TII' data-use='w' data-ref="(anonymousnamespace)::SystemZShortenInst::TII">TII</a>(<b>nullptr</b>) {}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i  data-doc="_ZL14tieOpsIfNeededRN4llvm12MachineInstrE">// Tie operands if MI has become a two-address instruction.</i></td></tr>
<tr><th id="66">66</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14tieOpsIfNeededRN4llvm12MachineInstrE" title='tieOpsIfNeeded' data-type='void tieOpsIfNeeded(llvm::MachineInstr &amp; MI)' data-ref="_ZL14tieOpsIfNeededRN4llvm12MachineInstrE">tieOpsIfNeeded</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>) {</td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>0</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) &amp;&amp;</td></tr>
<tr><th id="68">68</th><td>      !<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="69">69</th><td>    <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <var>1</var>);</td></tr>
<tr><th id="70">70</th><td>}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj">// MI loads one word of a GPR using an IIxF instruction and LLIxL and LLIxH</i></td></tr>
<tr><th id="73">73</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj">// are the halfword immediate loads for the same word.  Try to use one of them</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj">// instead of IIxF.</i></td></tr>
<tr><th id="75">75</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj" title='(anonymous namespace)::SystemZShortenInst::shortenIIF' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenIIF(llvm::MachineInstr &amp; MI, unsigned int LLIxL, unsigned int LLIxH)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj">shortenIIF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21LLIxL" title='LLIxL' data-type='unsigned int' data-ref="21LLIxL">LLIxL</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="22LLIxH" title='LLIxH' data-type='unsigned int' data-ref="22LLIxH">LLIxH</dfn>) {</td></tr>
<tr><th id="77">77</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn> = <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="78">78</th><td>  <i>// The new opcode will clear the other half of the GR64 reg, so</i></td></tr>
<tr><th id="79">79</th><td><i>  // cancel if that is live.</i></td></tr>
<tr><th id="80">80</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24thisSubRegIdx" title='thisSubRegIdx' data-type='unsigned int' data-ref="24thisSubRegIdx">thisSubRegIdx</dfn> =</td></tr>
<tr><th id="81">81</th><td>      (SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>.contains(Reg) ? SystemZ::<span class='error' title="no member named &apos;subreg_h32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h32</span></td></tr>
<tr><th id="82">82</th><td>                                               : SystemZ::<span class='error' title="no member named &apos;subreg_l32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l32</span>);</td></tr>
<tr><th id="83">83</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25otherSubRegIdx" title='otherSubRegIdx' data-type='unsigned int' data-ref="25otherSubRegIdx">otherSubRegIdx</dfn> =</td></tr>
<tr><th id="84">84</th><td>      (thisSubRegIdx == SystemZ::<span class='error' title="no member named &apos;subreg_l32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l32</span> ? SystemZ::subreg_h32</td></tr>
<tr><th id="85">85</th><td>                                            : SystemZ::<span class='error' title="no member named &apos;subreg_l32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l32</span>);</td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26GR64BitReg" title='GR64BitReg' data-type='unsigned int' data-ref="26GR64BitReg">GR64BitReg</dfn> =</td></tr>
<tr><th id="87">87</th><td>      TRI-&gt;getMatchingSuperReg(Reg, thisSubRegIdx, &amp;<span class='error' title="no member named &apos;GR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;; did you mean &apos;GR64BitReg&apos;?">SystemZ</span>::GR64BitRegClass);</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27OtherReg" title='OtherReg' data-type='unsigned int' data-ref="27OtherReg">OtherReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::TRI" title='(anonymous namespace)::SystemZShortenInst::TRI' data-use='r' data-ref="(anonymousnamespace)::SystemZShortenInst::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col6 ref" href="#26GR64BitReg" title='GR64BitReg' data-ref="26GR64BitReg">GR64BitReg</a>, <a class="local col5 ref" href="#25otherSubRegIdx" title='otherSubRegIdx' data-ref="25otherSubRegIdx">otherSubRegIdx</a>);</td></tr>
<tr><th id="89">89</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::LiveRegs" title='(anonymous namespace)::SystemZShortenInst::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::SystemZShortenInst::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col7 ref" href="#27OtherReg" title='OtherReg' data-ref="27OtherReg">OtherReg</a>))</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="28Imm" title='Imm' data-type='uint64_t' data-ref="28Imm">Imm</dfn> = <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="93">93</th><td>  <b>if</b> (<span class="namespace">SystemZ::</span><a class="ref" href="SystemZ.h.html#_ZN4llvm7SystemZL7isImmLLEm" title='llvm::SystemZ::isImmLL' data-ref="_ZN4llvm7SystemZL7isImmLLEm">isImmLL</a>(<a class="local col8 ref" href="#28Imm" title='Imm' data-ref="28Imm">Imm</a>)) {</td></tr>
<tr><th id="94">94</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SystemZInstrInfo&apos;">get</span>(LLIxL));</td></tr>
<tr><th id="95">95</th><td>    <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC12getRegAsGR64Ej" title='llvm::SystemZMC::getRegAsGR64' data-ref="_ZN4llvm9SystemZMC12getRegAsGR64Ej">getRegAsGR64</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>));</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<span class="namespace">SystemZ::</span><a class="ref" href="SystemZ.h.html#_ZN4llvm7SystemZL7isImmLHEm" title='llvm::SystemZ::isImmLH' data-ref="_ZN4llvm7SystemZL7isImmLHEm">isImmLH</a>(<a class="local col8 ref" href="#28Imm" title='Imm' data-ref="28Imm">Imm</a>)) {</td></tr>
<tr><th id="99">99</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SystemZInstrInfo&apos;">get</span>(LLIxH));</td></tr>
<tr><th id="100">100</th><td>    <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC12getRegAsGR64Ej" title='llvm::SystemZMC::getRegAsGR64' data-ref="_ZN4llvm9SystemZMC12getRegAsGR64Ej">getRegAsGR64</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>));</td></tr>
<tr><th id="101">101</th><td>    <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#28Imm" title='Imm' data-ref="28Imm">Imm</a> &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenOn0ERN4llvm12MachineInstrEj">// Change MI's opcode to Opcode if register operand 0 has a 4-bit encoding.</i></td></tr>
<tr><th id="108">108</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenOn0ERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn0' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn0(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst10shortenOn0ERN4llvm12MachineInstrEj">shortenOn0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="29MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30Opcode" title='Opcode' data-type='unsigned int' data-ref="30Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <var>16</var>) {</td></tr>
<tr><th id="110">110</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SystemZInstrInfo&apos;">get</span>(Opcode));</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst11shortenOn01ERN4llvm12MachineInstrEj">// Change MI's opcode to Opcode if register operands 0 and 1 have a</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst11shortenOn01ERN4llvm12MachineInstrEj">// 4-bit encoding.</i></td></tr>
<tr><th id="118">118</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst11shortenOn01ERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn01' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn01(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst11shortenOn01ERN4llvm12MachineInstrEj">shortenOn01</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32Opcode" title='Opcode' data-type='unsigned int' data-ref="32Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (<span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <var>16</var> &amp;&amp;</td></tr>
<tr><th id="120">120</th><td>      <span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <var>16</var>) {</td></tr>
<tr><th id="121">121</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SystemZInstrInfo&apos;">get</span>(Opcode));</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst12shortenOn001ERN4llvm12MachineInstrEj">// Change MI's opcode to Opcode if register operands 0, 1 and 2 have a</i></td></tr>
<tr><th id="128">128</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst12shortenOn001ERN4llvm12MachineInstrEj">// 4-bit encoding and if operands 0 and 1 are tied. Also ties op 0</i></td></tr>
<tr><th id="129">129</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst12shortenOn001ERN4llvm12MachineInstrEj">// with op 1, if MI becomes 2-address.</i></td></tr>
<tr><th id="130">130</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst12shortenOn001ERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn001' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn001(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst12shortenOn001ERN4llvm12MachineInstrEj">shortenOn001</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="33MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="34Opcode" title='Opcode' data-type='unsigned int' data-ref="34Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <b>if</b> (<span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <var>16</var> &amp;&amp;</td></tr>
<tr><th id="132">132</th><td>      <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="133">133</th><td>      <span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <var>16</var>) {</td></tr>
<tr><th id="134">134</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SystemZInstrInfo&apos;">get</span>(Opcode));</td></tr>
<tr><th id="135">135</th><td>    <a class="tu ref" href="#_ZL14tieOpsIfNeededRN4llvm12MachineInstrE" title='tieOpsIfNeeded' data-use='c' data-ref="_ZL14tieOpsIfNeededRN4llvm12MachineInstrE">tieOpsIfNeeded</a>(<span class='refarg'><a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a></span>);</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst17shortenOn001AddCCERN4llvm12MachineInstrEj">// Calls shortenOn001 if CCLive is false. CC def operand is added in</i></td></tr>
<tr><th id="142">142</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst17shortenOn001AddCCERN4llvm12MachineInstrEj">// case of success.</i></td></tr>
<tr><th id="143">143</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst17shortenOn001AddCCERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenOn001AddCC' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenOn001AddCC(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst17shortenOn001AddCCERN4llvm12MachineInstrEj">shortenOn001AddCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36Opcode" title='Opcode' data-type='unsigned int' data-ref="36Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (!LiveRegs.contains(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>) &amp;&amp; shortenOn001(MI, Opcode)) {</td></tr>
<tr><th id="145">145</th><td>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), &amp;MI)</td></tr>
<tr><th id="146">146</th><td>      .addReg(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>, RegState::ImplicitDefine | RegState::Dead);</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj">// MI is a vector-style conversion instruction with the operand order:</i></td></tr>
<tr><th id="153">153</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj">// destination, source, exact-suppress, rounding-mode.  If both registers</i></td></tr>
<tr><th id="154">154</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj">// have a 4-bit encoding then change it to Opcode, which has operand order:</i></td></tr>
<tr><th id="155">155</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj">// destination, rouding-mode, source, exact-suppress.</i></td></tr>
<tr><th id="156">156</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj" title='(anonymous namespace)::SystemZShortenInst::shortenFPConv' data-type='bool (anonymous namespace)::SystemZShortenInst::shortenFPConv(llvm::MachineInstr &amp; MI, unsigned int Opcode)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst13shortenFPConvERN4llvm12MachineInstrEj">shortenFPConv</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="37MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="38Opcode" title='Opcode' data-type='unsigned int' data-ref="38Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <var>16</var> &amp;&amp;</td></tr>
<tr><th id="158">158</th><td>      <span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#_ZN4llvm9SystemZMC11getFirstRegEj" title='llvm::SystemZMC::getFirstReg' data-ref="_ZN4llvm9SystemZMC11getFirstRegEj">getFirstReg</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <var>16</var>) {</td></tr>
<tr><th id="159">159</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="39Dest" title='Dest' data-type='llvm::MachineOperand' data-ref="39Dest">Dest</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="160">160</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="40Src" title='Src' data-type='llvm::MachineOperand' data-ref="40Src">Src</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="161">161</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="41Suppress" title='Suppress' data-type='llvm::MachineOperand' data-ref="41Suppress">Suppress</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="162">162</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="42Mode" title='Mode' data-type='llvm::MachineOperand' data-ref="42Mode">Mode</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="163">163</th><td>    <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="164">164</th><td>    <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="165">165</th><td>    <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="166">166</th><td>    <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="167">167</th><td>    MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SystemZInstrInfo&apos;">get</span>(Opcode));</td></tr>
<tr><th id="168">168</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a>*<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>)</td></tr>
<tr><th id="169">169</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#39Dest" title='Dest' data-ref="39Dest">Dest</a>)</td></tr>
<tr><th id="170">170</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#42Mode" title='Mode' data-ref="42Mode">Mode</a>)</td></tr>
<tr><th id="171">171</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#40Src" title='Src' data-ref="40Src">Src</a>)</td></tr>
<tr><th id="172">172</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#41Suppress" title='Suppress' data-ref="41Suppress">Suppress</a>);</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i  data-doc="_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE">// Process all instructions in MBB.  Return true if something changed.</i></td></tr>
<tr><th id="179">179</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SystemZShortenInst::processBlock' data-type='bool (anonymous namespace)::SystemZShortenInst::processBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="43MBB">MBB</dfn>) {</td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="local col4 decl" id="44Changed" title='Changed' data-type='bool' data-ref="44Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i>// Set up the set of live registers at the end of MBB (live out)</i></td></tr>
<tr><th id="183">183</th><td>  <a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::LiveRegs" title='(anonymous namespace)::SystemZShortenInst::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::SystemZShortenInst::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs5clearEv" title='llvm::LivePhysRegs::clear' data-ref="_ZN4llvm12LivePhysRegs5clearEv">clear</a>();</td></tr>
<tr><th id="184">184</th><td>  <a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::LiveRegs" title='(anonymous namespace)::SystemZShortenInst::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::SystemZShortenInst::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// Iterate backwards through the block looking for instructions to change.</i></td></tr>
<tr><th id="187">187</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="45MBBI" title='MBBI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="45MBBI">MBBI</dfn> = <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col6 decl" id="46MBBE" title='MBBE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="46MBBE">MBBE</dfn> = <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col5 ref" href="#45MBBI" title='MBBI' data-ref="45MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#46MBBE" title='MBBE' data-ref="46MBBE">MBBE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#45MBBI" title='MBBI' data-ref="45MBBI">MBBI</a>) {</td></tr>
<tr><th id="188">188</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="47MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#45MBBI" title='MBBI' data-ref="45MBBI">MBBI</a>;</td></tr>
<tr><th id="189">189</th><td>    <b>switch</b> (<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="190">190</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;IILF&apos; in namespace &apos;llvm::SystemZ&apos;">IILF</span>:</td></tr>
<tr><th id="191">191</th><td>      Changed |= shortenIIF(MI, SystemZ::<span class='error' title="no member named &apos;LLILL&apos; in namespace &apos;llvm::SystemZ&apos;">LLILL</span>, SystemZ::<span class='error' title="no member named &apos;LLILH&apos; in namespace &apos;llvm::SystemZ&apos;">LLILH</span>);</td></tr>
<tr><th id="192">192</th><td>      <b>break</b>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;IIHF&apos; in namespace &apos;llvm::SystemZ&apos;">IIHF</span>:</td></tr>
<tr><th id="195">195</th><td>      Changed |= shortenIIF(MI, SystemZ::<span class='error' title="no member named &apos;LLIHL&apos; in namespace &apos;llvm::SystemZ&apos;">LLIHL</span>, SystemZ::<span class='error' title="no member named &apos;LLIHH&apos; in namespace &apos;llvm::SystemZ&apos;">LLIHH</span>);</td></tr>
<tr><th id="196">196</th><td>      <b>break</b>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFADB&apos; in namespace &apos;llvm::SystemZ&apos;">WFADB</span>:</td></tr>
<tr><th id="199">199</th><td>      Changed |= shortenOn001AddCC(MI, SystemZ::<span class='error' title="no member named &apos;ADBR&apos; in namespace &apos;llvm::SystemZ&apos;">ADBR</span>);</td></tr>
<tr><th id="200">200</th><td>      <b>break</b>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFASB&apos; in namespace &apos;llvm::SystemZ&apos;">WFASB</span>:</td></tr>
<tr><th id="203">203</th><td>      Changed |= shortenOn001AddCC(MI, SystemZ::<span class='error' title="no member named &apos;AEBR&apos; in namespace &apos;llvm::SystemZ&apos;">AEBR</span>);</td></tr>
<tr><th id="204">204</th><td>      <b>break</b>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFDDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFDDB</span>:</td></tr>
<tr><th id="207">207</th><td>      Changed |= shortenOn001(MI, SystemZ::<span class='error' title="no member named &apos;DDBR&apos; in namespace &apos;llvm::SystemZ&apos;">DDBR</span>);</td></tr>
<tr><th id="208">208</th><td>      <b>break</b>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFDSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFDSB</span>:</td></tr>
<tr><th id="211">211</th><td>      Changed |= shortenOn001(MI, SystemZ::<span class='error' title="no member named &apos;DEBR&apos; in namespace &apos;llvm::SystemZ&apos;">DEBR</span>);</td></tr>
<tr><th id="212">212</th><td>      <b>break</b>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFIDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFIDB</span>:</td></tr>
<tr><th id="215">215</th><td>      Changed |= shortenFPConv(MI, SystemZ::<span class='error' title="no member named &apos;FIDBRA&apos; in namespace &apos;llvm::SystemZ&apos;">FIDBRA</span>);</td></tr>
<tr><th id="216">216</th><td>      <b>break</b>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFISB&apos; in namespace &apos;llvm::SystemZ&apos;">WFISB</span>:</td></tr>
<tr><th id="219">219</th><td>      Changed |= shortenFPConv(MI, SystemZ::<span class='error' title="no member named &apos;FIEBRA&apos; in namespace &apos;llvm::SystemZ&apos;">FIEBRA</span>);</td></tr>
<tr><th id="220">220</th><td>      <b>break</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WLDEB&apos; in namespace &apos;llvm::SystemZ&apos;">WLDEB</span>:</td></tr>
<tr><th id="223">223</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;LDEBR&apos; in namespace &apos;llvm::SystemZ&apos;">LDEBR</span>);</td></tr>
<tr><th id="224">224</th><td>      <b>break</b>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WLEDB&apos; in namespace &apos;llvm::SystemZ&apos;">WLEDB</span>:</td></tr>
<tr><th id="227">227</th><td>      Changed |= shortenFPConv(MI, SystemZ::<span class='error' title="no member named &apos;LEDBRA&apos; in namespace &apos;llvm::SystemZ&apos;">LEDBRA</span>);</td></tr>
<tr><th id="228">228</th><td>      <b>break</b>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFMDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFMDB</span>:</td></tr>
<tr><th id="231">231</th><td>      Changed |= shortenOn001(MI, SystemZ::<span class='error' title="no member named &apos;MDBR&apos; in namespace &apos;llvm::SystemZ&apos;">MDBR</span>);</td></tr>
<tr><th id="232">232</th><td>      <b>break</b>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFMSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFMSB</span>:</td></tr>
<tr><th id="235">235</th><td>      Changed |= shortenOn001(MI, SystemZ::<span class='error' title="no member named &apos;MEEBR&apos; in namespace &apos;llvm::SystemZ&apos;">MEEBR</span>);</td></tr>
<tr><th id="236">236</th><td>      <b>break</b>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFLCDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFLCDB</span>:</td></tr>
<tr><th id="239">239</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;LCDFR&apos; in namespace &apos;llvm::SystemZ&apos;">LCDFR</span>);</td></tr>
<tr><th id="240">240</th><td>      <b>break</b>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFLCSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFLCSB</span>:</td></tr>
<tr><th id="243">243</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;LCDFR_32&apos; in namespace &apos;llvm::SystemZ&apos;">LCDFR_32</span>);</td></tr>
<tr><th id="244">244</th><td>      <b>break</b>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFLNDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFLNDB</span>:</td></tr>
<tr><th id="247">247</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;LNDFR&apos; in namespace &apos;llvm::SystemZ&apos;">LNDFR</span>);</td></tr>
<tr><th id="248">248</th><td>      <b>break</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFLNSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFLNSB</span>:</td></tr>
<tr><th id="251">251</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;LNDFR_32&apos; in namespace &apos;llvm::SystemZ&apos;">LNDFR_32</span>);</td></tr>
<tr><th id="252">252</th><td>      <b>break</b>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFLPDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFLPDB</span>:</td></tr>
<tr><th id="255">255</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;LPDFR&apos; in namespace &apos;llvm::SystemZ&apos;">LPDFR</span>);</td></tr>
<tr><th id="256">256</th><td>      <b>break</b>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFLPSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFLPSB</span>:</td></tr>
<tr><th id="259">259</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;LPDFR_32&apos; in namespace &apos;llvm::SystemZ&apos;">LPDFR_32</span>);</td></tr>
<tr><th id="260">260</th><td>      <b>break</b>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFSQDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFSQDB</span>:</td></tr>
<tr><th id="263">263</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;SQDBR&apos; in namespace &apos;llvm::SystemZ&apos;">SQDBR</span>);</td></tr>
<tr><th id="264">264</th><td>      <b>break</b>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFSQSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFSQSB</span>:</td></tr>
<tr><th id="267">267</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;SQEBR&apos; in namespace &apos;llvm::SystemZ&apos;">SQEBR</span>);</td></tr>
<tr><th id="268">268</th><td>      <b>break</b>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFSDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFSDB</span>:</td></tr>
<tr><th id="271">271</th><td>      Changed |= shortenOn001AddCC(MI, SystemZ::<span class='error' title="no member named &apos;SDBR&apos; in namespace &apos;llvm::SystemZ&apos;">SDBR</span>);</td></tr>
<tr><th id="272">272</th><td>      <b>break</b>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFSSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFSSB</span>:</td></tr>
<tr><th id="275">275</th><td>      Changed |= shortenOn001AddCC(MI, SystemZ::<span class='error' title="no member named &apos;SEBR&apos; in namespace &apos;llvm::SystemZ&apos;">SEBR</span>);</td></tr>
<tr><th id="276">276</th><td>      <b>break</b>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFCDB&apos; in namespace &apos;llvm::SystemZ&apos;">WFCDB</span>:</td></tr>
<tr><th id="279">279</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;CDBR&apos; in namespace &apos;llvm::SystemZ&apos;">CDBR</span>);</td></tr>
<tr><th id="280">280</th><td>      <b>break</b>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;WFCSB&apos; in namespace &apos;llvm::SystemZ&apos;">WFCSB</span>:</td></tr>
<tr><th id="283">283</th><td>      Changed |= shortenOn01(MI, SystemZ::<span class='error' title="no member named &apos;CEBR&apos; in namespace &apos;llvm::SystemZ&apos;">CEBR</span>);</td></tr>
<tr><th id="284">284</th><td>      <b>break</b>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;VL32&apos; in namespace &apos;llvm::SystemZ&apos;">VL32</span>:</td></tr>
<tr><th id="287">287</th><td>      <i>// For z13 we prefer LDE over LE to avoid partial register dependencies.</i></td></tr>
<tr><th id="288">288</th><td>      Changed |= shortenOn0(MI, SystemZ::<span class='error' title="no member named &apos;LDE32&apos; in namespace &apos;llvm::SystemZ&apos;">LDE32</span>);</td></tr>
<tr><th id="289">289</th><td>      <b>break</b>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;VST32&apos; in namespace &apos;llvm::SystemZ&apos;">VST32</span>:</td></tr>
<tr><th id="292">292</th><td>      Changed |= shortenOn0(MI, SystemZ::<span class='error' title="no member named &apos;STE&apos; in namespace &apos;llvm::SystemZ&apos;">STE</span>);</td></tr>
<tr><th id="293">293</th><td>      <b>break</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;VL64&apos; in namespace &apos;llvm::SystemZ&apos;">VL64</span>:</td></tr>
<tr><th id="296">296</th><td>      Changed |= shortenOn0(MI, SystemZ::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::SystemZ&apos;">LD</span>);</td></tr>
<tr><th id="297">297</th><td>      <b>break</b>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;VST64&apos; in namespace &apos;llvm::SystemZ&apos;">VST64</span>:</td></tr>
<tr><th id="300">300</th><td>      Changed |= shortenOn0(MI, SystemZ::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::SystemZ&apos;">STD</span>);</td></tr>
<tr><th id="301">301</th><td>      <b>break</b>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>    <b>default</b>: {</td></tr>
<tr><th id="304">304</th><td>      <em>int</em> <dfn class="local col8 decl" id="48TwoOperandOpcode" title='TwoOperandOpcode' data-type='int' data-ref="48TwoOperandOpcode">TwoOperandOpcode</dfn> = <span class="namespace">SystemZ::</span><a class="ref" href="SystemZInstrInfo.h.html#_ZN4llvm7SystemZ19getTwoOperandOpcodeEt" title='llvm::SystemZ::getTwoOperandOpcode' data-ref="_ZN4llvm7SystemZ19getTwoOperandOpcodeEt">getTwoOperandOpcode</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<a class="local col8 ref" href="#48TwoOperandOpcode" title='TwoOperandOpcode' data-ref="48TwoOperandOpcode">TwoOperandOpcode</a> == -<var>1</var>)</td></tr>
<tr><th id="306">306</th><td>        <b>break</b>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>      <b>if</b> ((MI.getOperand(<var>0</var>).getReg() != MI.getOperand(<var>1</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="309">309</th><td>          (!MI.isCommutable() ||</td></tr>
<tr><th id="310">310</th><td>           MI.getOperand(<var>0</var>).getReg() != MI.getOperand(<var>2</var>).getReg() ||</td></tr>
<tr><th id="311">311</th><td>           !TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SystemZInstrInfo&apos;">commuteInstruction</span>(MI, <b>false</b>, <var>1</var>, <var>2</var>)))</td></tr>
<tr><th id="312">312</th><td>          <b>break</b>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>      MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SystemZInstrInfo&apos;">get</span>(TwoOperandOpcode));</td></tr>
<tr><th id="315">315</th><td>      <a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <var>1</var>);</td></tr>
<tr><th id="316">316</th><td>      <b>if</b> (TwoOperandOpcode == SystemZ::<span class='error' title="no member named &apos;SLL&apos; in namespace &apos;llvm::SystemZ&apos;">SLL</span> ||</td></tr>
<tr><th id="317">317</th><td>          TwoOperandOpcode == SystemZ::<span class='error' title="no member named &apos;SLA&apos; in namespace &apos;llvm::SystemZ&apos;">SLA</span> ||</td></tr>
<tr><th id="318">318</th><td>          TwoOperandOpcode == SystemZ::<span class='error' title="no member named &apos;SRL&apos; in namespace &apos;llvm::SystemZ&apos;">SRL</span> ||</td></tr>
<tr><th id="319">319</th><td>          TwoOperandOpcode == SystemZ::<span class='error' title="no member named &apos;SRA&apos; in namespace &apos;llvm::SystemZ&apos;">SRA</span>) {</td></tr>
<tr><th id="320">320</th><td>        <i>// These shifts only use the low 6 bits of the shift count.</i></td></tr>
<tr><th id="321">321</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="49ImmMO" title='ImmMO' data-type='llvm::MachineOperand &amp;' data-ref="49ImmMO">ImmMO</dfn> = <a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="322">322</th><td>        <a class="local col9 ref" href="#49ImmMO" title='ImmMO' data-ref="49ImmMO">ImmMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#49ImmMO" title='ImmMO' data-ref="49ImmMO">ImmMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>0xfff</var>);</td></tr>
<tr><th id="323">323</th><td>      }</td></tr>
<tr><th id="324">324</th><td>      <a class="local col4 ref" href="#44Changed" title='Changed' data-ref="44Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="325">325</th><td>      <b>break</b>;</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td>    }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::LiveRegs" title='(anonymous namespace)::SystemZShortenInst::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::SystemZShortenInst::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>);</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <b>return</b> <a class="local col4 ref" href="#44Changed" title='Changed' data-ref="44Changed">Changed</a>;</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SystemZShortenInst" title='(anonymous namespace)::SystemZShortenInst' data-ref="(anonymousnamespace)::SystemZShortenInst">SystemZShortenInst</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118SystemZShortenInst20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SystemZShortenInst::runOnMachineFunction' data-type='bool (anonymous namespace)::SystemZShortenInst::runOnMachineFunction(llvm::MachineFunction &amp; F)' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="50F">F</dfn>) {</td></tr>
<tr><th id="336">336</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col0 ref" href="#50F" title='F' data-ref="50F">F</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <em>const</em> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col1 decl" id="51ST" title='ST' data-type='const llvm::SystemZSubtarget &amp;' data-ref="51ST">ST</dfn> = <a class="local col0 ref" href="#50F" title='F' data-ref="50F">F</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a>&gt;();</td></tr>
<tr><th id="340">340</th><td>  <a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::TII" title='(anonymous namespace)::SystemZShortenInst::TII' data-use='w' data-ref="(anonymousnamespace)::SystemZShortenInst::TII">TII</a> = <a class="local col1 ref" href="#51ST" title='ST' data-ref="51ST">ST</a>.<a class="ref" href="SystemZSubtarget.h.html#_ZNK4llvm16SystemZSubtarget12getInstrInfoEv" title='llvm::SystemZSubtarget::getInstrInfo' data-ref="_ZNK4llvm16SystemZSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="341">341</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::SystemZRegisterInfo *&apos;">=</span> ST.getRegisterInfo();</td></tr>
<tr><th id="342">342</th><td>  <a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::LiveRegs" title='(anonymous namespace)::SystemZShortenInst::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::SystemZShortenInst::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::SystemZShortenInst::TRI" title='(anonymous namespace)::SystemZShortenInst::TRI' data-use='r' data-ref="(anonymousnamespace)::SystemZShortenInst::TRI">TRI</a>);</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <em>bool</em> <dfn class="local col2 decl" id="52Changed" title='Changed' data-type='bool' data-ref="52Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="345">345</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="53MBB">MBB</dfn> : <a class="local col0 ref" href="#50F" title='F' data-ref="50F">F</a>)</td></tr>
<tr><th id="346">346</th><td>    <a class="local col2 ref" href="#52Changed" title='Changed' data-ref="52Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SystemZShortenInst::processBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118SystemZShortenInst12processBlockERN4llvm17MachineBasicBlockE">processBlock</a>(<span class='refarg'><a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a></span>);</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <a class="local col2 ref" href="#52Changed" title='Changed' data-ref="52Changed">Changed</a>;</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
