Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 11 16:58:13 2019
| Host         : DESKTOP-TG1464E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 99 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music/Usc/clk_cnt_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: music/clock_22/num_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: seven/clkdiv13/num_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 800 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.579       -9.882                     57                 1391        0.157        0.000                      0                 1391        4.500        0.000                       0                   651  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.579       -9.882                     57                 1079        0.157        0.000                      0                 1079        4.500        0.000                       0                   651  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.948        0.000                      0                  312        1.041        0.000                      0                  312  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           57  Failing Endpoints,  Worst Slack       -0.579ns,  Total Violation       -9.882ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 player2/position2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[0]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.429ns  (logic 2.510ns (24.068%)  route 7.919ns (75.932%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.719     5.240    player2/clk_IBUF_BUFG
    SLICE_X21Y125        FDPE                                         r  player2/position2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.456     5.696 f  player2/position2_reg[2]/Q
                         net (fo=592, routed)         1.605     7.301    player2/state_reg[0]_0[2]
    SLICE_X27Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.425 r  player2/position2[9]_i_157__0/O
                         net (fo=25, routed)          0.578     8.003    player2/position2[9]_i_157__0_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.127 r  player2/position2[9]_i_76__0/O
                         net (fo=6, routed)           0.714     8.841    player2/position2[9]_i_231_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.306 f  player2/position2_reg[9]_i_125/CO[1]
                         net (fo=10, routed)          0.959    10.265    player2/position2_reg[9]_i_125_n_2
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.329    10.594 r  player2/position2[0]_i_111/O
                         net (fo=1, routed)           1.395    11.989    player2/position2[0]_i_111_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    12.113 f  player2/position2[0]_i_76__0/O
                         net (fo=1, routed)           0.165    12.278    player2/position2[0]_i_76__0_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I5_O)        0.124    12.402 f  player2/position2[0]_i_39__0/O
                         net (fo=1, routed)           0.573    12.975    player2/position2[0]_i_39__0_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.124    13.099 f  player2/position2[0]_i_17__0/O
                         net (fo=1, routed)           0.000    13.099    player2/position2[0]_i_17__0_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.217    13.316 f  player2/position2_reg[0]_i_8/O
                         net (fo=1, routed)           0.847    14.163    player2/position2_reg[0]_i_8_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.299    14.462 r  player2/position2[0]_i_4__0/O
                         net (fo=5, routed)           0.363    14.826    player2/position2[0]_i_4__0_n_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.950 r  player2/position2[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.720    15.669    player2/position2[0]_rep__0_i_1_n_0
    SLICE_X20Y123        FDPE                                         r  player2/position2_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.598    14.939    player2/clk_IBUF_BUFG
    SLICE_X20Y123        FDPE                                         r  player2/position2_reg[0]_rep__0/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X20Y123        FDPE (Setup_fdpe_C_D)       -0.081    15.090    player2/position2_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 player2/position2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[0]_rep__2/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.292ns  (logic 2.510ns (24.388%)  route 7.782ns (75.612%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.719     5.240    player2/clk_IBUF_BUFG
    SLICE_X21Y125        FDPE                                         r  player2/position2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.456     5.696 f  player2/position2_reg[2]/Q
                         net (fo=592, routed)         1.605     7.301    player2/state_reg[0]_0[2]
    SLICE_X27Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.425 r  player2/position2[9]_i_157__0/O
                         net (fo=25, routed)          0.578     8.003    player2/position2[9]_i_157__0_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.127 r  player2/position2[9]_i_76__0/O
                         net (fo=6, routed)           0.714     8.841    player2/position2[9]_i_231_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.306 f  player2/position2_reg[9]_i_125/CO[1]
                         net (fo=10, routed)          0.959    10.265    player2/position2_reg[9]_i_125_n_2
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.329    10.594 r  player2/position2[0]_i_111/O
                         net (fo=1, routed)           1.395    11.989    player2/position2[0]_i_111_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    12.113 f  player2/position2[0]_i_76__0/O
                         net (fo=1, routed)           0.165    12.278    player2/position2[0]_i_76__0_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I5_O)        0.124    12.402 f  player2/position2[0]_i_39__0/O
                         net (fo=1, routed)           0.573    12.975    player2/position2[0]_i_39__0_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.124    13.099 f  player2/position2[0]_i_17__0/O
                         net (fo=1, routed)           0.000    13.099    player2/position2[0]_i_17__0_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.217    13.316 f  player2/position2_reg[0]_i_8/O
                         net (fo=1, routed)           0.847    14.163    player2/position2_reg[0]_i_8_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.299    14.462 r  player2/position2[0]_i_4__0/O
                         net (fo=5, routed)           0.608    15.071    player2/position2[0]_i_4__0_n_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.195 r  player2/position2[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.338    15.532    player2/position2[0]_rep__2_i_1_n_0
    SLICE_X18Y124        FDPE                                         r  player2/position2_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.597    14.938    player2/clk_IBUF_BUFG
    SLICE_X18Y124        FDPE                                         r  player2/position2_reg[0]_rep__2/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X18Y124        FDPE (Setup_fdpe_C_D)       -0.067    15.103    player2/position2_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 player2/position2_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.316ns  (logic 2.738ns (26.541%)  route 7.578ns (73.459%))
  Logic Levels:           11  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.719     5.240    player2/clk_IBUF_BUFG
    SLICE_X23Y125        FDPE                                         r  player2/position2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y125        FDPE (Prop_fdpe_C_Q)         0.456     5.696 f  player2/position2_reg[3]/Q
                         net (fo=691, routed)         1.318     7.015    player2/state_reg[0]_0[3]
    SLICE_X29Y125        LUT5 (Prop_lut5_I1_O)        0.124     7.139 r  player2/position2[9]_i_504/O
                         net (fo=13, routed)          0.696     7.835    player2/position2[9]_i_504_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I2_O)        0.124     7.959 r  player2/position2[9]_i_293/O
                         net (fo=10, routed)          0.988     8.946    player2/position2[9]_i_293_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.472 r  player2/position2_reg[9]_i_292__0/CO[3]
                         net (fo=1, routed)           0.000     9.472    player2/position2_reg[9]_i_292__0_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.586 r  player2/position2_reg[9]_i_170/CO[3]
                         net (fo=22, routed)          1.207    10.793    player2/position2_reg[9]_i_170_n_0
    SLICE_X23Y138        LUT6 (Prop_lut6_I4_O)        0.124    10.917 f  player2/position2[3]_i_199/O
                         net (fo=1, routed)           0.000    10.917    player2/position2[3]_i_199_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    11.129 f  player2/position2_reg[3]_i_160/O
                         net (fo=1, routed)           0.428    11.557    player2/position2_reg[3]_i_160_n_0
    SLICE_X21Y139        LUT5 (Prop_lut5_I4_O)        0.299    11.856 f  player2/position2[3]_i_106/O
                         net (fo=1, routed)           0.000    11.856    player2/position2[3]_i_106_n_0
    SLICE_X21Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    12.068 f  player2/position2_reg[3]_i_51/O
                         net (fo=1, routed)           0.898    12.966    player2/position2_reg[3]_i_51_n_0
    SLICE_X12Y138        LUT6 (Prop_lut6_I4_O)        0.299    13.265 f  player2/position2[3]_i_17/O
                         net (fo=1, routed)           0.492    13.757    player2/position2[3]_i_17_n_0
    SLICE_X12Y137        LUT6 (Prop_lut6_I4_O)        0.124    13.881 f  player2/position2[3]_i_5__0/O
                         net (fo=1, routed)           0.876    14.757    player2/position2[3]_i_5__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.881 r  player2/position2[3]_i_1__0/O
                         net (fo=1, routed)           0.675    15.556    player2/next_position2[3]
    SLICE_X23Y125        FDPE                                         r  player2/position2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.596    14.937    player2/clk_IBUF_BUFG
    SLICE_X23Y125        FDPE                                         r  player2/position2_reg[3]/C
                         clock pessimism              0.303    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X23Y125        FDPE (Setup_fdpe_C_D)       -0.067    15.138    player2/position2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 player2/position2_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[1]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 2.234ns (21.711%)  route 8.056ns (78.289%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.721     5.242    player2/clk_IBUF_BUFG
    SLICE_X20Y126        FDCE                                         r  player2/position2_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDCE (Prop_fdce_C_Q)         0.456     5.698 r  player2/position2_reg[7]_rep/Q
                         net (fo=117, routed)         0.652     6.350    player2/fireposition2_reg[8]_0
    SLICE_X22Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  player2/fireposition2[10]_i_5/O
                         net (fo=138, routed)         0.944     7.417    player2/fireposition2[10]_i_5_n_0
    SLICE_X25Y125        LUT6 (Prop_lut6_I1_O)        0.124     7.541 r  player2/position2[8]_i_65__0/O
                         net (fo=13, routed)          0.720     8.262    player2/position2[8]_i_65__0_n_0
    SLICE_X25Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.386 r  player2/position2[8]_i_187__0/O
                         net (fo=1, routed)           0.000     8.386    player2/position2[8]_i_187__0_n_0
    SLICE_X25Y128        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.843 r  player2/position2_reg[8]_i_128__0/CO[1]
                         net (fo=7, routed)           1.316    10.159    player2/position2_reg[8]_i_128__0_n_2
    SLICE_X5Y140         LUT3 (Prop_lut3_I1_O)        0.329    10.488 f  player2/position2[8]_i_66__0/O
                         net (fo=5, routed)           0.831    11.319    player2/position2[8]_i_66__0_n_0
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124    11.443 r  player2/position2[1]_i_78__0/O
                         net (fo=1, routed)           0.873    12.316    player2/position2[1]_i_78__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I3_O)        0.124    12.440 f  player2/position2[1]_i_35__0/O
                         net (fo=1, routed)           0.870    13.310    player2/position2[1]_i_35__0_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.434 r  player2/position2[1]_i_14__0/O
                         net (fo=1, routed)           0.666    14.101    player2/position2[1]_i_14__0_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  player2/position2[1]_i_4__0/O
                         net (fo=7, routed)           0.537    14.762    player2/position2[1]_i_4__0_n_0
    SLICE_X21Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.886 r  player2/position2[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.646    15.532    player2/position2[1]_rep__2_i_1_n_0
    SLICE_X21Y126        FDCE                                         r  player2/position2_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.598    14.939    player2/clk_IBUF_BUFG
    SLICE_X21Y126        FDCE                                         r  player2/position2_reg[1]_rep__2/C
                         clock pessimism              0.281    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X21Y126        FDCE (Setup_fdce_C_D)       -0.067    15.118    player2/position2_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 player2/position2_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[1]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 2.234ns (21.860%)  route 7.986ns (78.140%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.721     5.242    player2/clk_IBUF_BUFG
    SLICE_X20Y126        FDCE                                         r  player2/position2_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDCE (Prop_fdce_C_Q)         0.456     5.698 r  player2/position2_reg[7]_rep/Q
                         net (fo=117, routed)         0.652     6.350    player2/fireposition2_reg[8]_0
    SLICE_X22Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  player2/fireposition2[10]_i_5/O
                         net (fo=138, routed)         0.944     7.417    player2/fireposition2[10]_i_5_n_0
    SLICE_X25Y125        LUT6 (Prop_lut6_I1_O)        0.124     7.541 r  player2/position2[8]_i_65__0/O
                         net (fo=13, routed)          0.720     8.262    player2/position2[8]_i_65__0_n_0
    SLICE_X25Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.386 r  player2/position2[8]_i_187__0/O
                         net (fo=1, routed)           0.000     8.386    player2/position2[8]_i_187__0_n_0
    SLICE_X25Y128        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.843 r  player2/position2_reg[8]_i_128__0/CO[1]
                         net (fo=7, routed)           1.316    10.159    player2/position2_reg[8]_i_128__0_n_2
    SLICE_X5Y140         LUT3 (Prop_lut3_I1_O)        0.329    10.488 f  player2/position2[8]_i_66__0/O
                         net (fo=5, routed)           0.831    11.319    player2/position2[8]_i_66__0_n_0
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124    11.443 r  player2/position2[1]_i_78__0/O
                         net (fo=1, routed)           0.873    12.316    player2/position2[1]_i_78__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I3_O)        0.124    12.440 f  player2/position2[1]_i_35__0/O
                         net (fo=1, routed)           0.870    13.310    player2/position2[1]_i_35__0_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.434 r  player2/position2[1]_i_14__0/O
                         net (fo=1, routed)           0.666    14.101    player2/position2[1]_i_14__0_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  player2/position2[1]_i_4__0/O
                         net (fo=7, routed)           0.628    14.853    player2/position2[1]_i_4__0_n_0
    SLICE_X23Y123        LUT5 (Prop_lut5_I3_O)        0.124    14.977 r  player2/position2[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.485    15.462    player2/position2[1]_rep__4_i_1_n_0
    SLICE_X24Y123        FDCE                                         r  player2/position2_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.597    14.938    player2/clk_IBUF_BUFG
    SLICE_X24Y123        FDCE                                         r  player2/position2_reg[1]_rep__4/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X24Y123        FDCE (Setup_fdce_C_D)       -0.067    15.103    player2/position2_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 player2/position2_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 2.234ns (21.934%)  route 7.951ns (78.066%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.721     5.242    player2/clk_IBUF_BUFG
    SLICE_X20Y126        FDCE                                         r  player2/position2_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDCE (Prop_fdce_C_Q)         0.456     5.698 r  player2/position2_reg[7]_rep/Q
                         net (fo=117, routed)         0.652     6.350    player2/fireposition2_reg[8]_0
    SLICE_X22Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  player2/fireposition2[10]_i_5/O
                         net (fo=138, routed)         0.944     7.417    player2/fireposition2[10]_i_5_n_0
    SLICE_X25Y125        LUT6 (Prop_lut6_I1_O)        0.124     7.541 r  player2/position2[8]_i_65__0/O
                         net (fo=13, routed)          0.720     8.262    player2/position2[8]_i_65__0_n_0
    SLICE_X25Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.386 r  player2/position2[8]_i_187__0/O
                         net (fo=1, routed)           0.000     8.386    player2/position2[8]_i_187__0_n_0
    SLICE_X25Y128        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.843 r  player2/position2_reg[8]_i_128__0/CO[1]
                         net (fo=7, routed)           1.316    10.159    player2/position2_reg[8]_i_128__0_n_2
    SLICE_X5Y140         LUT3 (Prop_lut3_I1_O)        0.329    10.488 f  player2/position2[8]_i_66__0/O
                         net (fo=5, routed)           0.831    11.319    player2/position2[8]_i_66__0_n_0
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124    11.443 r  player2/position2[1]_i_78__0/O
                         net (fo=1, routed)           0.873    12.316    player2/position2[1]_i_78__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I3_O)        0.124    12.440 f  player2/position2[1]_i_35__0/O
                         net (fo=1, routed)           0.870    13.310    player2/position2[1]_i_35__0_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.434 r  player2/position2[1]_i_14__0/O
                         net (fo=1, routed)           0.666    14.101    player2/position2[1]_i_14__0_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  player2/position2[1]_i_4__0/O
                         net (fo=7, routed)           0.656    14.881    player2/position2[1]_i_4__0_n_0
    SLICE_X22Y124        LUT5 (Prop_lut5_I3_O)        0.124    15.005 r  player2/position2[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.423    15.428    player2/position2[1]_rep__1_i_1_n_0
    SLICE_X22Y125        FDCE                                         r  player2/position2_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.596    14.937    player2/clk_IBUF_BUFG
    SLICE_X22Y125        FDCE                                         r  player2/position2_reg[1]_rep__1/C
                         clock pessimism              0.281    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X22Y125        FDCE (Setup_fdce_C_D)       -0.081    15.102    player2/position2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 player2/position2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[0]_rep/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 2.510ns (24.644%)  route 7.675ns (75.356%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.719     5.240    player2/clk_IBUF_BUFG
    SLICE_X21Y125        FDPE                                         r  player2/position2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.456     5.696 f  player2/position2_reg[2]/Q
                         net (fo=592, routed)         1.605     7.301    player2/state_reg[0]_0[2]
    SLICE_X27Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.425 r  player2/position2[9]_i_157__0/O
                         net (fo=25, routed)          0.578     8.003    player2/position2[9]_i_157__0_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.127 r  player2/position2[9]_i_76__0/O
                         net (fo=6, routed)           0.714     8.841    player2/position2[9]_i_231_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.306 f  player2/position2_reg[9]_i_125/CO[1]
                         net (fo=10, routed)          0.959    10.265    player2/position2_reg[9]_i_125_n_2
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.329    10.594 r  player2/position2[0]_i_111/O
                         net (fo=1, routed)           1.395    11.989    player2/position2[0]_i_111_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    12.113 f  player2/position2[0]_i_76__0/O
                         net (fo=1, routed)           0.165    12.278    player2/position2[0]_i_76__0_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I5_O)        0.124    12.402 f  player2/position2[0]_i_39__0/O
                         net (fo=1, routed)           0.573    12.975    player2/position2[0]_i_39__0_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.124    13.099 f  player2/position2[0]_i_17__0/O
                         net (fo=1, routed)           0.000    13.099    player2/position2[0]_i_17__0_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.217    13.316 f  player2/position2_reg[0]_i_8/O
                         net (fo=1, routed)           0.847    14.163    player2/position2_reg[0]_i_8_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.299    14.462 r  player2/position2[0]_i_4__0/O
                         net (fo=5, routed)           0.502    14.964    player2/position2[0]_i_4__0_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.088 r  player2/position2[0]_rep_i_1/O
                         net (fo=1, routed)           0.337    15.425    player2/position2[0]_rep_i_1_n_0
    SLICE_X16Y122        FDPE                                         r  player2/position2_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.600    14.941    player2/clk_IBUF_BUFG
    SLICE_X16Y122        FDPE                                         r  player2/position2_reg[0]_rep/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X16Y122        FDPE (Setup_fdpe_C_D)       -0.067    15.106    player2/position2_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 player2/position2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[0]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.184ns  (logic 2.510ns (24.647%)  route 7.674ns (75.353%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.719     5.240    player2/clk_IBUF_BUFG
    SLICE_X21Y125        FDPE                                         r  player2/position2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDPE (Prop_fdpe_C_Q)         0.456     5.696 f  player2/position2_reg[2]/Q
                         net (fo=592, routed)         1.605     7.301    player2/state_reg[0]_0[2]
    SLICE_X27Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.425 r  player2/position2[9]_i_157__0/O
                         net (fo=25, routed)          0.578     8.003    player2/position2[9]_i_157__0_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.127 r  player2/position2[9]_i_76__0/O
                         net (fo=6, routed)           0.714     8.841    player2/position2[9]_i_231_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.306 f  player2/position2_reg[9]_i_125/CO[1]
                         net (fo=10, routed)          0.959    10.265    player2/position2_reg[9]_i_125_n_2
    SLICE_X33Y125        LUT4 (Prop_lut4_I0_O)        0.329    10.594 r  player2/position2[0]_i_111/O
                         net (fo=1, routed)           1.395    11.989    player2/position2[0]_i_111_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    12.113 f  player2/position2[0]_i_76__0/O
                         net (fo=1, routed)           0.165    12.278    player2/position2[0]_i_76__0_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I5_O)        0.124    12.402 f  player2/position2[0]_i_39__0/O
                         net (fo=1, routed)           0.573    12.975    player2/position2[0]_i_39__0_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.124    13.099 f  player2/position2[0]_i_17__0/O
                         net (fo=1, routed)           0.000    13.099    player2/position2[0]_i_17__0_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.217    13.316 f  player2/position2_reg[0]_i_8/O
                         net (fo=1, routed)           0.847    14.163    player2/position2_reg[0]_i_8_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I3_O)        0.299    14.462 r  player2/position2[0]_i_4__0/O
                         net (fo=5, routed)           0.459    14.921    player2/position2[0]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.045 r  player2/position2[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    15.424    player2/position2[0]_rep__1_i_1_n_0
    SLICE_X17Y122        FDPE                                         r  player2/position2_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.600    14.941    player2/clk_IBUF_BUFG
    SLICE_X17Y122        FDPE                                         r  player2/position2_reg[0]_rep__1/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X17Y122        FDPE (Setup_fdpe_C_D)       -0.067    15.106    player2/position2_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 player2/position2_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.156ns  (logic 2.234ns (21.998%)  route 7.922ns (78.002%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.721     5.242    player2/clk_IBUF_BUFG
    SLICE_X20Y126        FDCE                                         r  player2/position2_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDCE (Prop_fdce_C_Q)         0.456     5.698 r  player2/position2_reg[7]_rep/Q
                         net (fo=117, routed)         0.652     6.350    player2/fireposition2_reg[8]_0
    SLICE_X22Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  player2/fireposition2[10]_i_5/O
                         net (fo=138, routed)         0.944     7.417    player2/fireposition2[10]_i_5_n_0
    SLICE_X25Y125        LUT6 (Prop_lut6_I1_O)        0.124     7.541 r  player2/position2[8]_i_65__0/O
                         net (fo=13, routed)          0.720     8.262    player2/position2[8]_i_65__0_n_0
    SLICE_X25Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.386 r  player2/position2[8]_i_187__0/O
                         net (fo=1, routed)           0.000     8.386    player2/position2[8]_i_187__0_n_0
    SLICE_X25Y128        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.843 r  player2/position2_reg[8]_i_128__0/CO[1]
                         net (fo=7, routed)           1.316    10.159    player2/position2_reg[8]_i_128__0_n_2
    SLICE_X5Y140         LUT3 (Prop_lut3_I1_O)        0.329    10.488 f  player2/position2[8]_i_66__0/O
                         net (fo=5, routed)           0.831    11.319    player2/position2[8]_i_66__0_n_0
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124    11.443 r  player2/position2[1]_i_78__0/O
                         net (fo=1, routed)           0.873    12.316    player2/position2[1]_i_78__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I3_O)        0.124    12.440 f  player2/position2[1]_i_35__0/O
                         net (fo=1, routed)           0.870    13.310    player2/position2[1]_i_35__0_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.434 r  player2/position2[1]_i_14__0/O
                         net (fo=1, routed)           0.666    14.101    player2/position2[1]_i_14__0_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  player2/position2[1]_i_4__0/O
                         net (fo=7, routed)           0.653    14.877    player2/position2[1]_i_4__0_n_0
    SLICE_X22Y124        LUT5 (Prop_lut5_I3_O)        0.124    15.001 r  player2/position2[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.396    15.398    player2/position2[1]_rep__0_i_1_n_0
    SLICE_X21Y124        FDCE                                         r  player2/position2_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.596    14.937    player2/clk_IBUF_BUFG
    SLICE_X21Y124        FDCE                                         r  player2/position2_reg[1]_rep__0/C
                         clock pessimism              0.267    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X21Y124        FDCE (Setup_fdce_C_D)       -0.075    15.094    player2/position2_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.282ns  (required time - arrival time)
  Source:                 player2/position2_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/position2_reg[7]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 2.920ns (29.227%)  route 7.071ns (70.773%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.719     5.240    player2/clk_IBUF_BUFG
    SLICE_X23Y125        FDPE                                         r  player2/position2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y125        FDPE (Prop_fdpe_C_Q)         0.456     5.696 f  player2/position2_reg[3]/Q
                         net (fo=691, routed)         1.440     7.136    player2/state_reg[0]_0[3]
    SLICE_X19Y124        LUT5 (Prop_lut5_I2_O)        0.152     7.288 r  player2/position2[6]_i_113__0/O
                         net (fo=18, routed)          0.946     8.234    player2/position2[6]_i_113__0_n_0
    SLICE_X11Y134        LUT6 (Prop_lut6_I3_O)        0.326     8.560 r  player2/position2[10]_i_124/O
                         net (fo=5, routed)           0.994     9.554    player2/position2[10]_i_124_n_0
    SLICE_X14Y130        LUT3 (Prop_lut3_I1_O)        0.124     9.678 r  player2/position2[9]_i_689/O
                         net (fo=1, routed)           0.000     9.678    player2/position2[9]_i_689_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.211 r  player2/position2_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    10.211    player2/position2_reg[9]_i_542_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.328 r  player2/position2_reg[9]_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.328    player2/position2_reg[9]_i_329_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.445 r  player2/position2_reg[9]_i_178/CO[3]
                         net (fo=11, routed)          0.970    11.415    player2/position2_reg[9]_i_178_n_0
    SLICE_X12Y134        LUT5 (Prop_lut5_I1_O)        0.124    11.539 r  player2/position2[7]_i_107/O
                         net (fo=1, routed)           0.000    11.539    player2/position2[7]_i_107_n_0
    SLICE_X12Y134        MUXF7 (Prop_muxf7_I1_O)      0.214    11.753 r  player2/position2_reg[7]_i_60/O
                         net (fo=1, routed)           0.573    12.327    player2/position2_reg[7]_i_60_n_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.297    12.624 f  player2/position2[7]_i_21__0/O
                         net (fo=1, routed)           0.812    13.436    player2/position2[7]_i_21__0_n_0
    SLICE_X19Y128        LUT6 (Prop_lut6_I1_O)        0.124    13.560 r  player2/position2[7]_i_7/O
                         net (fo=1, routed)           0.796    14.356    player2/position2[7]_i_7_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.124    14.480 r  player2/position2[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.480    player2/position2[7]_i_2__0_n_0
    SLICE_X20Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    14.692 r  player2/position2_reg[7]_i_1/O
                         net (fo=4, routed)           0.539    15.231    player2/next_position2[7]
    SLICE_X20Y126        FDCE                                         r  player2/position2_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.598    14.939    player2/clk_IBUF_BUFG
    SLICE_X20Y126        FDCE                                         r  player2/position2_reg[7]_rep/C
                         clock pessimism              0.281    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X20Y126        FDCE (Setup_fdce_C_D)       -0.236    14.949    player2/position2_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                 -0.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.671     1.555    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.076     1.772    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  key_de/inst/inst/Ps2Interface_i/frame[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    key_de/inst/inst/Ps2Interface_i/p_1_in[5]
    SLICE_X1Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.945     2.073    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092     1.660    key_de/inst/inst/Ps2Interface_i/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.024%)  route 0.114ns (37.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.671     1.555    key_de/inst/inst/clk
    SLICE_X0Y115         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  key_de/inst/inst/key_in_reg[0]/Q
                         net (fo=2, routed)           0.114     1.810    key_de/key_in[0]
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  key_de/key[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    key_de/key0_in[0]
    SLICE_X2Y115         FDCE                                         r  key_de/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.944     2.072    key_de/clk_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  key_de/key_reg[0]/C
                         clock pessimism             -0.503     1.569    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.121     1.690    key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.673     1.557    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y111         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.087     1.785    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[8]
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X1Y111         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.948     2.076    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y111         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X1Y111         FDPE (Hold_fdpe_C_D)         0.092     1.662    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.673     1.557    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y110         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.092     1.789    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[9]
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.834    key_de/inst/inst/Ps2Interface_i/ps2_clk_out_next
    SLICE_X0Y110         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.948     2.076    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y110         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism             -0.506     1.570    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.092     1.662    key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.670     1.554    key_de/inst/inst/clk
    SLICE_X3Y116         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  key_de/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.121     1.816    key_de/inst/inst/Ps2Interface_i/out[0]
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    key_de/inst/inst/Ps2Interface_i_n_12
    SLICE_X2Y116         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.943     2.071    key_de/inst/inst/clk
    SLICE_X2Y116         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X2Y116         FDCE (Hold_fdce_C_D)         0.120     1.687    key_de/inst/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.671     1.555    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y114         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.130     1.826    key_de/inst/inst/rx_data[0]
    SLICE_X0Y115         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.944     2.072    key_de/inst/inst/clk
    SLICE_X0Y115         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.503     1.569    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.070     1.639    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.998%)  route 0.141ns (50.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.671     1.555    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           0.141     1.837    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X0Y114         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.945     2.073    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y114         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.078     1.648    key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.008%)  route 0.109ns (36.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.671     1.555    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           0.109     1.805    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  key_de/inst/inst/Ps2Interface_i/frame[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    key_de/inst/inst/Ps2Interface_i/p_1_in[7]
    SLICE_X1Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.945     2.073    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092     1.660    key_de/inst/inst/Ps2Interface_i/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.671     1.555    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/Q
                         net (fo=3, routed)           0.109     1.805    key_de/inst/inst/Ps2Interface_i/p_0_in[2]
    SLICE_X0Y113         LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  key_de/inst/inst/Ps2Interface_i/frame[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    key_de/inst/inst/Ps2Interface_i/p_1_in[2]
    SLICE_X0Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.945     2.073    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y113         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[2]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.091     1.659    key_de/inst/inst/Ps2Interface_i/frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.385%)  route 0.117ns (38.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.674     1.558    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y109         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.117     1.816    key_de/inst/inst/Ps2Interface_i/p_1_in_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.861    key_de/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X0Y109         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.949     2.077    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y109         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.506     1.571    
    SLICE_X0Y109         FDPE (Hold_fdpe_C_D)         0.092     1.663    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58    FSM_sequential_ledstate2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58    FSM_sequential_ledstate2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y93   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y93   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X25Y125  player2/position2_reg[5]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X25Y129  player2/position2_reg[5]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X25Y124  player2/position2_reg[5]_rep__1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X19Y125  player2/position2_reg[5]_rep__2/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X26Y125  player2/position2_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y130  player2/position2_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y115  player1/position1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y115  player1/position1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y115  player1/position1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X17Y128  player2/position2_reg[8]_rep__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y128  player2/position2_reg[8]_rep__2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  player1/position2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y130  player1/position2_reg[1]_rep__5/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y128  player1/position2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y128  player1/position2_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    FSM_sequential_ledstate2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    FSM_sequential_ledstate2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y93   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y93   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y125  player2/position2_reg[5]_rep/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y124  player2/position2_reg[5]_rep__1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X19Y125  player2/position2_reg[5]_rep__2/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X26Y125  player2/position2_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X25Y125  player2/position2_reg[6]_rep__1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96    player2/player1win_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 0.642ns (7.715%)  route 7.680ns (92.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.864    13.648    player2/AR[0]
    SLICE_X3Y94          FDCE                                         f  player2/clkcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.509    14.850    player2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  player2/clkcount_reg[0]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.596    player2/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 0.642ns (7.715%)  route 7.680ns (92.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.864    13.648    player2/AR[0]
    SLICE_X3Y94          FDCE                                         f  player2/clkcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.509    14.850    player2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  player2/clkcount_reg[2]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.596    player2/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 0.642ns (7.715%)  route 7.680ns (92.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.864    13.648    player2/AR[0]
    SLICE_X3Y94          FDCE                                         f  player2/clkcount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.509    14.850    player2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  player2/clkcount_reg[3]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.596    player2/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 0.642ns (7.715%)  route 7.680ns (92.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.864    13.648    player2/AR[0]
    SLICE_X3Y94          FDCE                                         f  player2/clkcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.509    14.850    player2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  player2/clkcount_reg[7]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.596    player2/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.317ns  (logic 0.642ns (7.719%)  route 7.675ns (92.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.859    13.644    player2/AR[0]
    SLICE_X4Y94          FDCE                                         f  player2/clkcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.507    14.848    player2/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  player2/clkcount_reg[4]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    player2/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.642ns (7.723%)  route 7.671ns (92.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.854    13.639    player2/AR[0]
    SLICE_X3Y98          FDCE                                         f  player2/clkcount_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.510    14.851    player2/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  player2/clkcount_reg[23]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    player2/clkcount_reg[23]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.642ns (7.854%)  route 7.532ns (92.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.716    13.500    player2/AR[0]
    SLICE_X3Y97          FDCE                                         f  player2/clkcount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.510    14.851    player2/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  player2/clkcount_reg[15]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    player2/clkcount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.642ns (7.854%)  route 7.532ns (92.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.716    13.500    player2/AR[0]
    SLICE_X3Y97          FDCE                                         f  player2/clkcount_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.510    14.851    player2/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  player2/clkcount_reg[20]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    player2/clkcount_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/clkcount_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.642ns (7.985%)  route 7.398ns (92.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.581    13.366    player2/AR[0]
    SLICE_X0Y94          FDCE                                         f  player2/clkcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.509    14.850    player2/clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  player2/clkcount_reg[1]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X0Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.596    player2/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/fireposition1_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.850%)  route 7.536ns (92.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.805     5.326    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.844 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          3.816     9.660    key_de/key_down_reg_n_0_[90]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.784 f  key_de/clkcount[23]_i_3/O
                         net (fo=105, routed)         3.720    13.504    player2/AR[0]
    SLICE_X38Y120        FDPE                                         f  player2/fireposition1_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.597    14.938    player2/clk_IBUF_BUFG
    SLICE_X38Y120        FDPE                                         r  player2/fireposition1_reg[7]/C
                         clock pessimism              0.196    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X38Y120        FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    player2/fireposition1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  1.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/position1_reg[9]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.209ns (17.671%)  route 0.974ns (82.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.672     1.556    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.720 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          0.710     2.430    key_de/key_down_reg_n_0_[90]
    SLICE_X32Y109        LUT2 (Prop_lut2_I1_O)        0.045     2.475 f  key_de/firestate[1]_i_3/O
                         net (fo=104, routed)         0.264     2.738    player1/key_valid_reg
    SLICE_X39Y108        FDCE                                         f  player1/position1_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.915     2.043    player1/clk_IBUF_BUFG
    SLICE_X39Y108        FDCE                                         r  player1/position1_reg[9]_rep/C
                         clock pessimism             -0.253     1.789    
    SLICE_X39Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    player1/position1_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/position1_reg[10]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.209ns (16.377%)  route 1.067ns (83.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.646     1.530    key_de/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  key_de/key_valid_reg/Q
                         net (fo=72, routed)          0.766     2.460    key_de/key_valid
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.505 f  key_de/firestate[1]_i_3/O
                         net (fo=104, routed)         0.301     2.806    player1/key_valid_reg
    SLICE_X34Y111        FDCE                                         f  player1/position1_reg[10]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.914     2.042    player1/clk_IBUF_BUFG
    SLICE_X34Y111        FDCE                                         r  player1/position1_reg[10]_rep/C
                         clock pessimism             -0.253     1.788    
    SLICE_X34Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.721    player1/position1_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/firestate_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.209ns (16.465%)  route 1.060ns (83.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.646     1.530    key_de/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  key_de/key_valid_reg/Q
                         net (fo=72, routed)          0.766     2.460    key_de/key_valid
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.505 f  key_de/firestate[1]_i_3/O
                         net (fo=104, routed)         0.294     2.799    player1/key_valid_reg
    SLICE_X27Y110        FDCE                                         f  player1/firestate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.916     2.044    player1/clk_IBUF_BUFG
    SLICE_X27Y110        FDCE                                         r  player1/firestate_reg[0]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X27Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.698    player1/firestate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/firestate_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.209ns (16.465%)  route 1.060ns (83.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.646     1.530    key_de/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  key_de/key_valid_reg/Q
                         net (fo=72, routed)          0.766     2.460    key_de/key_valid
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.505 f  key_de/firestate[1]_i_3/O
                         net (fo=104, routed)         0.294     2.799    player1/key_valid_reg
    SLICE_X27Y110        FDCE                                         f  player1/firestate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.916     2.044    player1/clk_IBUF_BUFG
    SLICE_X27Y110        FDCE                                         r  player1/firestate_reg[1]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X27Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.698    player1/firestate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/position1_reg[9]_rep__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.209ns (16.386%)  route 1.066ns (83.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.672     1.556    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.720 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          0.710     2.430    key_de/key_down_reg_n_0_[90]
    SLICE_X32Y109        LUT2 (Prop_lut2_I1_O)        0.045     2.475 f  key_de/firestate[1]_i_3/O
                         net (fo=104, routed)         0.356     2.831    player1/key_valid_reg
    SLICE_X38Y109        FDCE                                         f  player1/position1_reg[9]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.915     2.043    player1/clk_IBUF_BUFG
    SLICE_X38Y109        FDCE                                         r  player1/position1_reg[9]_rep__0/C
                         clock pessimism             -0.253     1.789    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.722    player1/position1_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/fireclkcount_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.209ns (15.474%)  route 1.142ns (84.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.646     1.530    key_de/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  key_de/key_valid_reg/Q
                         net (fo=72, routed)          0.855     2.548    key_de/key_valid
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.593 f  key_de/fireposition2[10]_i_3/O
                         net (fo=104, routed)         0.287     2.880    player2/key_valid_reg_0[0]
    SLICE_X30Y108        FDCE                                         f  player2/fireclkcount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.915     2.043    player2/clk_IBUF_BUFG
    SLICE_X30Y108        FDCE                                         r  player2/fireclkcount_reg[9]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X30Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.722    player2/fireclkcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/direct_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.209ns (16.034%)  route 1.095ns (83.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.672     1.556    key_de/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.720 f  key_de/key_down_reg[90]/Q
                         net (fo=22, routed)          0.710     2.430    key_de/key_down_reg_n_0_[90]
    SLICE_X32Y109        LUT2 (Prop_lut2_I1_O)        0.045     2.475 f  key_de/firestate[1]_i_3/O
                         net (fo=104, routed)         0.384     2.859    player1/key_valid_reg
    SLICE_X40Y107        FDPE                                         f  player1/direct_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.915     2.043    player1/clk_IBUF_BUFG
    SLICE_X40Y107        FDPE                                         r  player1/direct_reg/C
                         clock pessimism             -0.253     1.789    
    SLICE_X40Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     1.694    player1/direct_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/position1_reg[10]_rep__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.209ns (15.417%)  route 1.147ns (84.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.646     1.530    key_de/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  key_de/key_valid_reg/Q
                         net (fo=72, routed)          0.766     2.460    key_de/key_valid
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.505 f  key_de/firestate[1]_i_3/O
                         net (fo=104, routed)         0.380     2.885    player1/key_valid_reg
    SLICE_X34Y113        FDCE                                         f  player1/position1_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.911     2.039    player1/clk_IBUF_BUFG
    SLICE_X34Y113        FDCE                                         r  player1/position1_reg[10]_rep__0/C
                         clock pessimism             -0.253     1.785    
    SLICE_X34Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.718    player1/position1_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/fireclkcount_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.209ns (15.522%)  route 1.137ns (84.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.646     1.530    key_de/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  key_de/key_valid_reg/Q
                         net (fo=72, routed)          0.855     2.548    key_de/key_valid
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.593 f  key_de/fireposition2[10]_i_3/O
                         net (fo=104, routed)         0.283     2.876    player2/key_valid_reg_0[0]
    SLICE_X31Y109        FDCE                                         f  player2/fireclkcount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.915     2.043    player2/clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  player2/fireclkcount_reg[13]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    player2/fireclkcount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/fireclkcount_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.209ns (15.522%)  route 1.137ns (84.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.646     1.530    key_de/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  key_de/key_valid_reg/Q
                         net (fo=72, routed)          0.855     2.548    key_de/key_valid
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.593 f  key_de/fireposition2[10]_i_3/O
                         net (fo=104, routed)         0.283     2.876    player2/key_valid_reg_0[0]
    SLICE_X31Y109        FDCE                                         f  player2/fireclkcount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.915     2.043    player2/clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  player2/fireclkcount_reg[14]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    player2/fireclkcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  1.179    





