# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/system/ipshared/85a3" \
"../../../../project_1.srcs/sources_1/new/Video_timing_controler.v" \
"../../../../project_1.srcs/sources_1/new/Video_Background.v" \
"../../../../project_1.srcs/sources_1/new/RGB_Decoder.v" \
"../../../../project_1.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../project_1.ip_user_files/bd/system/ip/system_Video_timing_control_0_0/sim/system_Video_timing_control_0_0.v" \
"../../../../project_1.ip_user_files/bd/system/ip/system_Video_Background_0_0/sim/system_Video_Background_0_0.v" \
"../../../../project_1.ip_user_files/bd/system/ip/system_RGB_Decoder_0_0/sim/system_RGB_Decoder_0_0.v" \
"../../../../project_1.ip_user_files/bd/system/sim/system.v" \
"../../../../project_1.srcs/sources_1/bd/system/hdl/system_wrapper.v" \
"../../../../project_1.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
