INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Coding/vivado-projects/NYCU/DLab/lab02/lab02.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Coding/vivado-projects/NYCU/DLab/lab02/lab02.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
