

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>System Verilog Handnotes 01 &mdash; Handnotes 0.1 documentation</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/my.css" type="text/css" />

  
  
  
  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="prev" title="SystemVerilog Handnotes" href="index.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home" alt="Documentation Home"> Handnotes
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../verilog/index.html">Verilog Handnotes</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">SystemVerilog Handnotes</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">System Verilog Handnotes 01 </a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id2">笔记</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#id3">验证导论</a></li>
<li class="toctree-l4"><a class="reference internal" href="#id4">数据类型</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#id7">问题</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#id8">数据类型</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Handnotes</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="index.html">SystemVerilog Handnotes</a> &raquo;</li>
        
      <li>System Verilog Handnotes 01 </li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/systemverilog/SystemVerilog Handnotes 01.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="system-verilog-handnotes-01">
<h1>System Verilog Handnotes 01 <a class="footnote-reference brackets" href="#id10" id="id1">1</a><a class="headerlink" href="#system-verilog-handnotes-01" title="Permalink to this headline">¶</a></h1>
<div class="section" id="id2">
<h2>笔记<a class="headerlink" href="#id2" title="Permalink to this headline">¶</a></h2>
<div class="section" id="id3">
<h3>验证导论<a class="headerlink" href="#id3" title="Permalink to this headline">¶</a></h3>
<dl class="simple">
<dt>与硬件描述语言相比(HDL), 硬件验证语言(HVL)具有一些典型的性质:</dt><dd><ol class="arabic simple">
<li><p>受约束的随机激励生成</p></li>
<li><p>功能覆盖率</p></li>
<li><p>更高层次的结构, 尤其是面向对象的编程</p></li>
<li><p>多线程及线程的通信</p></li>
<li><p>支持HDL数据类型, 例如Verilog的四状态数值</p></li>
<li><p>集成了事件仿真器, 便于对设计施加控制</p></li>
</ol>
</dd>
<dt>测试平台进行测试的步骤:</dt><dd><ol class="arabic simple">
<li><p>产生激励</p></li>
<li><p>把激励施加到DUT上</p></li>
<li><p>捕捉响应</p></li>
<li><p>检验正确性</p></li>
<li><p>对照整个验证目标测算进展情况</p></li>
</ol>
</dd>
</dl>
</div>
<div class="section" id="id4">
<h3>数据类型<a class="headerlink" href="#id4" title="Permalink to this headline">¶</a></h3>
<div class="section" id="id5">
<h4>变量类型<a class="headerlink" href="#id5" title="Permalink to this headline">¶</a></h4>
<ul class="simple">
<li><p>logic: logic类型不能有多个结构性驱动</p></li>
<li><dl class="simple">
<dt>双状态数据类型</dt><dd><ul>
<li><p>bit: 无符号, 单比特</p></li>
<li><p>int: 有符号, 32比特</p></li>
<li><p>byte: 有符号, 8比特</p></li>
<li><p>shortint: 有符号, 16比特</p></li>
<li><p>longint: 有符号, 64比特</p></li>
<li><p>real: 有符号, 双精度浮点数</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>四状态数据类型</dt><dd><ul>
<li><p>integer: 有符号, 32比特</p></li>
<li><p>time: 无符号, 64比特</p></li>
</ul>
</dd>
</dl>
</li>
<li><p>四状态到二状态转换时, Z 和 X 会被转换成0或1, 适用 $isunknown(expression) 可以在表达式的任意位出行X或Z时返回1</p></li>
</ul>
</div>
<div class="section" id="id6">
<h4>数组<a class="headerlink" href="#id6" title="Permalink to this headline">¶</a></h4>
<ul>
<li><dl>
<dt>定宽数组</dt><dd><div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span> <span class="n">temp</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span> <span class="c1">// 16个 int, temp[15], ..., temp[0]</span>
<span class="kt">int</span> <span class="n">cstyle_temp</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span> <span class="c1">// 16个int, cstyle_temp[15], ..., cstyle_temp[0], cstyle, 故等同于 temp[0:15]</span>
<span class="kt">int</span> <span class="n">array</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span> <span class="c1">// 32个int, 8行4列</span>
<span class="kt">int</span> <span class="n">cstyle_array</span><span class="p">[</span><span class="mi">8</span><span class="p">][</span><span class="mi">4</span><span class="p">];</span> <span class="c1">// 32个int, 8行4列, cstyle, 故等同于 array[0:7][0:3]</span>
</pre></div>
</div>
</dd>
</dl>
</li>
<li><p>对于数组, 若下标访问越界, 则会给出一个默认值, 四状态返回X, 双状态返回0. 线网在未驱动的情况下, 输出时Z</p></li>
<li><dl>
<dt>很多 SystemVerilog 仿真器在存放数组元素时使用32比特的字边界, 所以 byte, shortint, int, 存放在一个字中, longint 存放在两个字中. 非压缩 (非合并) 数组中, 字的低位用来存放数据, 例如</dt><dd><div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kt">bit</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b_unpack</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
</pre></div>
</div>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>b_unpack[0]</p></td>
<td><p>…</p></td>
<td><p>…</p></td>
<td><p>…</p></td>
<td><p>7 6 5 4 3 2 1 0</p></td>
</tr>
<tr class="row-even"><td><p>b_unpack[1]</p></td>
<td><p>…</p></td>
<td><p>…</p></td>
<td><p>…</p></td>
<td><p>7 6 5 4 3 2 1 0</p></td>
</tr>
<tr class="row-odd"><td><p>b_unpack[2]</p></td>
<td><p>…</p></td>
<td><p>…</p></td>
<td><p>…</p></td>
<td><p>7 6 5 4 3 2 1 0</p></td>
</tr>
</tbody>
</table>
</dd>
</dl>
</li>
<li><p>对于四值类型, 仿真器通常使用两个或以上 <strong>连续</strong> 的字来存放, 故比存放双状态多一倍的空间</p></li>
<li><dl>
<dt>数组初始化</dt><dd><div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span> <span class="n">ascend</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">};</span> <span class="c1">// int ascend[0:3];</span>
<span class="kt">int</span> <span class="n">descend</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span> <span class="c1">// int descend[0: 4];</span>

<span class="n">descend</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">};</span>
<span class="n">descend</span><span class="p">[</span><span class="mi">0</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">};</span>
<span class="n">ascend</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="mi">4</span><span class="p">{</span><span class="mi">8</span><span class="p">}};</span> <span class="c1">// {8, 8, 8, 8}</span>
<span class="n">descend</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="mi">9</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="k">default</span> <span class="o">:</span> <span class="mi">1</span><span class="p">};</span> <span class="c1">// {9, 8, 1, 1, 1}</span>
</pre></div>
</div>
</dd>
</dl>
</li>
<li><dl>
<dt>for 和 foreach</dt><dd><div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">initial</span> <span class="k">begin</span>
    <span class="kt">bit</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">src</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span> <span class="n">dst</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
    <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">$</span><span class="n">size</span><span class="p">(</span><span class="n">src</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="c1">// i 被声明为 for 循环内部变量</span>
        <span class="n">src</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
    <span class="k">foreach</span> <span class="p">(</span><span class="n">dst</span><span class="p">[</span><span class="n">j</span><span class="p">])</span> <span class="c1">// j 将被自动声明, j 仅在 foreach 循环内有效</span>
        <span class="n">dst</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="n">src</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
<span class="k">end</span>

<span class="kt">int</span> <span class="n">md</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39;{&#39;</span><span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span> <span class="p">&#39;{</span><span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">}};</span>
<span class="k">initial</span> <span class="k">begin</span>
    <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;Initial value:&quot;</span><span class="p">);</span>
    <span class="k">foreach</span> <span class="p">(</span><span class="n">md</span><span class="p">[</span><span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">])</span> <span class="c1">// 注意[i, j], 而非[i][j]</span>
        <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;md[%0d][%0d] = %0d&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">md</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">j</span><span class="p">]);</span>

<span class="k">end</span>
</pre></div>
</div>
</dd>
</dl>
</li>
<li><dl>
<dt>foreach 的遍历次序与数组声明时的大小端次序一致</dt><dd><div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span> <span class="n">f</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="kt">int</span> <span class="n">rev</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">2</span><span class="p">];</span>
<span class="k">initial</span> <span class="k">begin</span>
    <span class="k">foreach</span> <span class="p">(</span><span class="n">f</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
        <span class="n">f</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
    <span class="c1">// same as</span>
    <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
        <span class="n">f</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
    <span class="k">foreach</span> <span class="p">(</span><span class="n">rev</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
        <span class="n">rev</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
    <span class="c1">// same as</span>
    <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span>
        <span class="n">rev</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
<span class="k">end</span>
</pre></div>
</div>
</dd>
</dl>
</li>
<li><p>对于多维数组 md[2][3], foreach[i]用于遍历行, 而 foreach[, j]用于遍历列</p></li>
<li><p>数组的复制和比较: 数组可以作为一个整体复制给另一个数组, 也可以用于比较但仅限于 <strong>相等</strong> 或 <strong>不等</strong></p></li>
<li><dl>
<dt>同时使用位下标和数组下标</dt><dd><div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">initial</span> <span class="k">begin</span>
    <span class="kt">bit</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">src</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="mi">5</span><span class="p">{</span><span class="mi">5</span><span class="p">}};</span>
    <span class="p">$</span><span class="n">displayb</span> <span class="p">(</span><span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">],,</span> <span class="c1">// &#39;b101或&#39;d5</span>
               <span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">],,</span> <span class="c1">// &#39;b1</span>
               <span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">2</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="c1">// &#39;b10</span>
              <span class="p">);</span>
</pre></div>
</div>
</dd>
</dl>
</li>
</ul>
</div>
</div>
</div>
<div class="section" id="id7">
<h2>问题<a class="headerlink" href="#id7" title="Permalink to this headline">¶</a></h2>
<div class="section" id="id8">
<h3>数据类型<a class="headerlink" href="#id8" title="Permalink to this headline">¶</a></h3>
<div class="section" id="id9">
<h4>变量类型<a class="headerlink" href="#id9" title="Permalink to this headline">¶</a></h4>
<ol class="arabic simple">
<li><p>四状态到二状态转换时, Z和X会被转换成0或1, 具体规则</p></li>
</ol>
<dl class="footnote brackets">
<dt class="label" id="id10"><span class="brackets"><a class="fn-backref" href="#id1">1</a></span></dt>
<dd><p>《SystemVerilog验证测试平台编写指南》</p>
</dd>
</dl>
</div>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
      
        <a href="index.html" class="btn btn-neutral float-left" title="SystemVerilog Handnotes" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2020, meuhor

    </p>
  </div>
    
    
    
    Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>