{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759266216334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759266216334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:03:36 2025 " "Processing started: Tue Sep 30 18:03:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759266216334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266216334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266216334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759266216557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759266216557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reaction_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reaction_game-Behavioral " "Found design unit 1: reaction_game-Behavioral" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759266222185 ""} { "Info" "ISGN_ENTITY_NAME" "1 reaction_game " "Found entity 1: reaction_game" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759266222185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reaction_game " "Elaborating entity \"reaction_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759266222201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random_delay_ms reaction_game.vhd(69) " "Verilog HDL or VHDL warning at reaction_game.vhd(69): object \"random_delay_ms\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759266222202 "|reaction_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "false_start_p1 reaction_game.vhd(79) " "Verilog HDL or VHDL warning at reaction_game.vhd(79): object \"false_start_p1\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759266222202 "|reaction_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "false_start_p2 reaction_game.vhd(80) " "Verilog HDL or VHDL warning at reaction_game.vhd(80): object \"false_start_p2\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759266222202 "|reaction_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "winner_player reaction_game.vhd(81) " "Verilog HDL or VHDL warning at reaction_game.vhd(81): object \"winner_player\" assigned a value but never read" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759266222202 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display_digit_values reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"display_digit_values\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759266222204 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reaction_time_p1 reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"reaction_time_p1\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759266222204 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "timer_ms reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"timer_ms\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759266222205 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "delay_counter_ms reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"delay_counter_ms\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759266222205 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "show_interval_counter_ms reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"show_interval_counter_ms\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759266222205 "|reaction_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reaction_time_p2 reaction_game.vhd(205) " "VHDL Process Statement warning at reaction_game.vhd(205): inferring latch(es) for signal or variable \"reaction_time_p2\", which holds its previous value in one or more paths through the process" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759266222205 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[0\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222207 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[1\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222207 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[2\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222207 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[3\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222207 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[4\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222207 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[5\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222207 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[6\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222207 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[7\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[8\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p2\[9\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p2\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[0\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[1\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[2\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[3\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[4\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[5\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[6\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[7\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[8\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[9\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_interval_counter_ms\[10\] reaction_game.vhd(205) " "Inferred latch for \"show_interval_counter_ms\[10\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[0\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[1\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[2\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[3\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[4\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222208 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[5\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[6\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[7\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[8\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[9\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[10\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[10\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[11\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[11\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[12\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[12\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_counter_ms\[13\] reaction_game.vhd(205) " "Inferred latch for \"delay_counter_ms\[13\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[0\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[1\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[2\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[3\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[4\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[5\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[6\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[7\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[8\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222209 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ms\[9\] reaction_game.vhd(205) " "Inferred latch for \"timer_ms\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[0\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[1\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[2\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[3\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[4\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[5\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[6\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[7\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[8\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time_p1\[9\] reaction_game.vhd(205) " "Inferred latch for \"reaction_time_p1\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[0\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[0\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[1\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[1\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[2\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[2\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[3\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[3\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[4\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[4\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[5\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[5\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[6\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[6\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[7\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[7\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[8\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[8\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[9\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[9\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[10\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[10\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[11\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[11\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[12\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[12\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[13\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[13\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[14\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[14\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_digit_values\[15\] reaction_game.vhd(205) " "Inferred latch for \"display_digit_values\[15\]\" at reaction_game.vhd(205)" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266222210 "|reaction_game"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[0\] " "Latch timer_ms\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222595 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[1\] " "Latch timer_ms\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222595 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[2\] " "Latch timer_ms\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[3\] " "Latch timer_ms\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[4\] " "Latch timer_ms\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[5\] " "Latch timer_ms\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[6\] " "Latch timer_ms\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[7\] " "Latch timer_ms\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[8\] " "Latch timer_ms\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ms\[9\] " "Latch timer_ms\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[12\] " "Latch display_digit_values\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.SHOW_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.SHOW_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[8\] " "Latch display_digit_values\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[4\] " "Latch display_digit_values\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[0\] " "Latch display_digit_values\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[13\] " "Latch display_digit_values\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.SHOW_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.SHOW_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[9\] " "Latch display_digit_values\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[5\] " "Latch display_digit_values\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[1\] " "Latch display_digit_values\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[6\] " "Latch display_digit_values\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[2\] " "Latch display_digit_values\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[7\] " "Latch display_digit_values\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_digit_values\[3\] " "Latch display_digit_values\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.IDLE " "Ports D and ENA on the latch are fed by the same signal current_state.IDLE" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[9\] " "Latch reaction_time_p2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[9\] " "Latch reaction_time_p1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[8\] " "Latch reaction_time_p2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[8\] " "Latch reaction_time_p1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[7\] " "Latch reaction_time_p2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[7\] " "Latch reaction_time_p1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[6\] " "Latch reaction_time_p2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[6\] " "Latch reaction_time_p1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222596 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[5\] " "Latch reaction_time_p2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[5\] " "Latch reaction_time_p1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[4\] " "Latch reaction_time_p2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[4\] " "Latch reaction_time_p1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[3\] " "Latch reaction_time_p2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[3\] " "Latch reaction_time_p1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[2\] " "Latch reaction_time_p2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[2\] " "Latch reaction_time_p1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[1\] " "Latch reaction_time_p2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[1\] " "Latch reaction_time_p1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p2\[0\] " "Latch reaction_time_p2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P2 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P2" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_time_p1\[0\] " "Latch reaction_time_p1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.MEASURE_P1 " "Ports D and ENA on the latch are fed by the same signal current_state.MEASURE_P1" {  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759266222597 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759266222597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759266223042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759266223862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759266223862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759266225426 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759266225426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759266225426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759266225426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759266225444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:03:45 2025 " "Processing ended: Tue Sep 30 18:03:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759266225444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759266225444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759266225444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759266225444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1759266231507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759266231508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:03:47 2025 " "Processing started: Tue Sep 30 18:03:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759266231508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1759266231508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reaction_game -c reaction_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reaction_game -c reaction_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1759266231508 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1759266231593 ""}
{ "Info" "0" "" "Project  = reaction_game" {  } {  } 0 0 "Project  = reaction_game" 0 0 "Fitter" 0 0 1759266231593 ""}
{ "Info" "0" "" "Revision = reaction_game" {  } {  } 0 0 "Revision = reaction_game" 0 0 "Fitter" 0 0 1759266231593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1759266231790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1759266231790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reaction_game 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"reaction_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759266231799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759266231825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759266231825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759266231988 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1759266231999 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1759266233254 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1759266233371 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1759266235695 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 73 global CLKCTRL_G9 " "clk~inputCLKENA0 with 73 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1759266235736 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1759266235736 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759266235736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759266235772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759266235773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759266235774 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1759266235775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1759266235775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759266235775 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1759266236237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reaction_game.sdc " "Synopsys Design Constraints File file not found: 'reaction_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1759266236238 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759266236238 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal2~1\|combout " "Node \"Equal2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266236240 ""} { "Warning" "WSTA_SCC_NODE" "show_interval_counter_ms\[0\]~0\|datac " "Node \"show_interval_counter_ms\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266236240 ""} { "Warning" "WSTA_SCC_NODE" "show_interval_counter_ms\[0\]~0\|combout " "Node \"show_interval_counter_ms\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266236240 ""} { "Warning" "WSTA_SCC_NODE" "show_interval_counter_ms\[0\]~0\|dataa " "Node \"show_interval_counter_ms\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266236240 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~1\|datae " "Node \"Equal2~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266236240 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 260 -1 0 } } { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1759266236240 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "delay_counter_ms\[0\]~0\|combout " "Node \"delay_counter_ms\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266236240 ""} { "Warning" "WSTA_SCC_NODE" "delay_counter_ms\[0\]~0\|datac " "Node \"delay_counter_ms\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266236240 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1759266236240 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: delay_counter_ms\[0\]~0  from: dataf  to: combout " "Cell: delay_counter_ms\[0\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266236241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: show_interval_counter_ms\[0\]~0\|datad  to: Equal2~1\|combout " "From: show_interval_counter_ms\[0\]~0\|datad  to: Equal2~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266236241 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1759266236241 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1759266236243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1759266236244 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1759266236244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759266236286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1759266236286 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759266236286 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759266236681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759266237939 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1759266238066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759266264582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759266294814 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759266295980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759266295981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759266296699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y11 X10_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22" {  } { { "loc" "" { Generic "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22"} { { 12 { 0 ""} 0 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1759266298419 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759266298419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1759266303610 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759266303610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759266303613 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.18 " "Total time spent on timing analysis during the Fitter is 1.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1759266304480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759266304497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759266305159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759266305160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759266305431 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759266306957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/output_files/reaction_game.fit.smsg " "Generated suppressed messages file C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/output_files/reaction_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1759266307109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6898 " "Peak virtual memory: 6898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759266307819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:05:07 2025 " "Processing ended: Tue Sep 30 18:05:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759266307819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759266307819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:05 " "Total CPU time (on all processors): 00:05:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759266307819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759266307819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1759266319544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759266319545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:05:19 2025 " "Processing started: Tue Sep 30 18:05:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759266319545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1759266319545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reaction_game -c reaction_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reaction_game -c reaction_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1759266319545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1759266320122 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1759266321707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759266321985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:05:21 2025 " "Processing ended: Tue Sep 30 18:05:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759266321985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759266321985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759266321985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1759266321985 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1759266322673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1759266324273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759266324273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:05:23 2025 " "Processing started: Tue Sep 30 18:05:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759266324273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759266324273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reaction_game -c reaction_game " "Command: quartus_sta reaction_game -c reaction_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759266324273 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759266324365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759266324781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759266324781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266324815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266324815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1759266325043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reaction_game.sdc " "Synopsys Design Constraints File file not found: 'reaction_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1759266325057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266325057 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759266325058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn_response_deb btn_response_deb " "create_clock -period 1.000 -name btn_response_deb btn_response_deb" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759266325058 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_state.INTERVAL current_state.INTERVAL " "create_clock -period 1.000 -name current_state.INTERVAL current_state.INTERVAL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759266325058 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266325058 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "show_interval_counter_ms\[0\]~0\|combout " "Node \"show_interval_counter_ms\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266325059 ""} { "Warning" "WSTA_SCC_NODE" "show_interval_counter_ms\[0\]~0\|datad " "Node \"show_interval_counter_ms\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266325059 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~1\|datab " "Node \"Equal2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266325059 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~1\|combout " "Node \"Equal2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266325059 ""} { "Warning" "WSTA_SCC_NODE" "show_interval_counter_ms\[0\]~0\|dataa " "Node \"show_interval_counter_ms\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266325059 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } } { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 260 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1759266325059 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "delay_counter_ms\[0\]~0\|combout " "Node \"delay_counter_ms\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266325059 ""} { "Warning" "WSTA_SCC_NODE" "delay_counter_ms\[0\]~0\|datab " "Node \"delay_counter_ms\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759266325059 ""}  } { { "reaction_game.vhd" "" { Text "C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/reaction_game.vhd" 205 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1759266325059 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout " "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266325059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout " "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266325059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759266325059 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1759266325060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266325060 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759266325061 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759266325066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759266325100 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759266325100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.261 " "Worst-case setup slack is -10.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.261            -172.045 current_state.INTERVAL  " "  -10.261            -172.045 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.790            -274.304 btn_response_deb  " "   -9.790            -274.304 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.066            -234.549 clk  " "   -8.066            -234.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266325102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 clk  " "    0.352               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 current_state.INTERVAL  " "    1.001               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091               0.000 btn_response_deb  " "    1.091               0.000 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266325109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266325114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266325118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -69.525 clk  " "   -0.538             -69.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249              -4.397 btn_response_deb  " "   -0.249              -4.397 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 current_state.INTERVAL  " "    0.231               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266325121 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759266325134 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266325134 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759266325137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759266325171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759266325768 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout " "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266325801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout " "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266325801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759266325801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266325801 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759266325810 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759266325810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.466 " "Worst-case setup slack is -10.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.466            -174.545 current_state.INTERVAL  " "  -10.466            -174.545 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.701            -274.957 btn_response_deb  " "   -9.701            -274.957 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.974            -231.893 clk  " "   -7.974            -231.893 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266325811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk  " "    0.253               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 current_state.INTERVAL  " "    0.727               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 btn_response_deb  " "    0.946               0.000 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266325814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266325816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266325818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -71.481 clk  " "   -0.538             -71.481 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -6.177 btn_response_deb  " "   -0.301              -6.177 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 current_state.INTERVAL  " "    0.220               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266325819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266325819 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759266325826 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266325826 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759266325828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759266325929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759266326422 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout " "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266326453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout " "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266326453 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759266326453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266326453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759266326456 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759266326456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.279 " "Worst-case setup slack is -5.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.279             -85.407 current_state.INTERVAL  " "   -5.279             -85.407 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.825            -124.347 btn_response_deb  " "   -4.825            -124.347 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.066             -82.009 clk  " "   -4.066             -82.009 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266326458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 current_state.INTERVAL  " "    0.661               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 btn_response_deb  " "    0.695               0.000 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266326461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266326463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266326465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -7.813 clk  " "   -0.093              -7.813 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 btn_response_deb  " "    0.161               0.000 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 current_state.INTERVAL  " "    0.206               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266326466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759266326473 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266326473 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759266326476 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout " "Cell: delay_counter_ms\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266326614 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout " "From: show_interval_counter_ms\[0\]~0\|datac  to: Equal2~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759266326614 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759266326614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266326614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759266326617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759266326617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.871 " "Worst-case setup slack is -4.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.871             -79.105 current_state.INTERVAL  " "   -4.871             -79.105 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.270            -114.326 btn_response_deb  " "   -4.270            -114.326 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533             -68.185 clk  " "   -3.533             -68.185 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266326619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk  " "    0.162               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 current_state.INTERVAL  " "    0.566               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 btn_response_deb  " "    0.643               0.000 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266326622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266326624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759266326626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -8.064 clk  " "   -0.094              -8.064 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 btn_response_deb  " "    0.173               0.000 btn_response_deb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 current_state.INTERVAL  " "    0.252               0.000 current_state.INTERVAL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759266326627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759266326627 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759266326633 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759266326633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759266327471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759266327471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5311 " "Peak virtual memory: 5311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759266327497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:05:27 2025 " "Processing ended: Tue Sep 30 18:05:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759266327497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759266327497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759266327497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759266327497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1759266329730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759266329730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:05:29 2025 " "Processing started: Tue Sep 30 18:05:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759266329730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759266329730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off reaction_game -c reaction_game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off reaction_game -c reaction_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759266329730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1759266330423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reaction_game.vho C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/simulation/questa/ simulation " "Generated file reaction_game.vho in folder \"C:/Users/adriw/Documents/Github/FPGA-ReactionTimeGame/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1759266330489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759266330510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:05:30 2025 " "Processing ended: Tue Sep 30 18:05:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759266330510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759266330510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759266330510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759266330510 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus Prime Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759266331155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759267356413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759267356414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:22:36 2025 " "Processing started: Tue Sep 30 18:22:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759267356414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1759267356414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp reaction_game -c reaction_game --netlist_type=sgate " "Command: quartus_npp reaction_game -c reaction_game --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1759267356414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1759267356758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759267356803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 18:22:36 2025 " "Processing ended: Tue Sep 30 18:22:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759267356803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759267356803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759267356803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1759267356803 ""}
