head	4.3;
access;
symbols
	RO_5_07:4.3
	sbrodie_sedwards_16Mar2000:4.1
	Ursula_merge:4.1
	TaskWindow-0_58:4.1
	dcotton_autobuild_BaseSW:4.2
	nturton_TaskWindow-0_56:4.1
	mstphens_UrsulaRiscPCBuild_20Nov98:4.1
	Ursula_RiscPC:4.1.0.8
	nicke_TaskWindow_0_53:4.1.7.1
	rthornb_UrsulaBuild-19Aug1998:4.1
	UrsulaBuild_FinalSoftload:4.1
	rthornb_UrsulaBuild-12Aug1998:4.1
	aglover_UrsulaBuild-05Aug1998:4.1
	rthornb_UrsulaBuild-29Jul1998:4.1
	rthornb_UrsulaBuild-22Jul1998:4.1
	hsimons_BOCA-1_2-Release:4.1.7.1
	rthornb_UrsulaBuild-15Jul1998:4.1
	rthornb_UrsulaBuild-07Jul1998:4.1
	rthornb_UrsulaBuild-17Jun1998:4.1
	rthornb_UrsulaBuild-03Jun1998:4.1
	rthornb_UrsulaBuild-27May1998:4.1
	rthornb_UrsulaBuild-21May1998:4.1
	rthornb_UrsulaBuild_01May1998:4.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Daytona:4.1.0.6
	Daytona_bp:4.1
	Ursula:4.1.0.4
	Ursula_bp:4.1
	Spinner_B7:4.1.7.1
	RO_3_71:4.1.3.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	ARTtmp:4.1.7.1.0.2
	RCA:4.1.0.2
	Spin_merge:4.1.7.1
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1
	RO_3_60:4.1.1.1
	StrongARM:4.1.3
	Black:4.1.1;
locks; strict;
comment	@# @;


4.3
date	2000.06.02.12.54.29;	author sbrodie;	state dead;
branches;
next	4.2;

4.2
date	2000.05.31.15.31.20;	author sbrodie;	state Exp;
branches;
next	4.1;

4.1
date	96.11.05.09.30.17;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.3.1
	4.1.5.1
	4.1.7.1;
next	;

4.1.1.1
date	96.11.05.09.30.17;	author nturton;	state Exp;
branches;
next	;

4.1.3.1
date	96.11.05.23.30.47;	author nturton;	state Exp;
branches;
next	;

4.1.5.1
date	96.11.21.12.22.05;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.20.19.50;	author nturton;	state Exp;
branches;
next	;


desc
@@


4.3
log
@  32-bit compatible.
Detail:
  Fixed the spurious character problem.  It was due to me believing some
    misleading comments in the source code.  When the comment said "pass
    it on" (at the end of a vector handler), it actually meant "claim it".
    WrchV is now claimed correctly, and no output is "leaked" any more.
Admin:
  Module may well no longer function on RISC OS 2.00
  Tested on Ursula build.

Version 0.59. Tagged as 'TaskWindow-0_59'
@
text
@; Copyright 1996 Acorn Computers Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; -> Sources.Redirect
; -*- Mode: Assembler -*-
;
; Sources lifted out of the RISC OS 2.05 kernel,
; to do redirection on RISC OS 2.00.
;
;---------------------------------------------------------------------------
;       Change history.
;
; 02-Aug-94  AMcC   GET uptodate WorkSpace values (from PublicWS)
;                   Was previously getting them from Space200
;

        GET     Hdr:PublicWS

                GBLL    redirectinkey
redirectinkey   SETL    {TRUE}

RedirectWrch_A500       *       &3801ACC
RedirectRdch_A500       *       &381EB9C

RedirectWrch_A1         *       &3801A2C
RedirectRdch_A1         *       &381EA60   ; this is wrong!

SetRedirectWrch ROUT
;
; Entry:- R12 -> task workspace
;
; Exit:- RedirectWrch = address of MOS routine
;        0 => not found (try to use SWI OS_ChangeRedirection)
;        RedirectRdch = address of MOS routine
;
        Push    "r1-r2, lr"

      [ redirectinkey
        LDR     r1, =RedirectWrch_A500
        BL      checkcode
        LDRNE   r1, =RedirectWrch_A1
        BLNE    checkcode
        MOVNE   r1, #0
        STR     r1, RedirectWrch
      |
        LDR     r1, =RedirectWrch_A500
        LDR     r2, =RedirectRdch_A500
        BL      checkcode
        LDRNE   r1, =RedirectWrch_A1
        LDRNE   r2, =RedirectRdch_A1
        BLNE    checkcode
        MOVNE   r1, #0
        STR     r1, RedirectWrch
        STR     r2, RedirectRdch
      ]

        MOVNE   r0, #-1
        MOVNE   r1, #-1
        SWINE   XOS_ChangeRedirection
        ADRVS   r0, ErrorBlock_TaskWindow_NoRedirection
        BLVS    CopyError

        Pull    "r1-r2, pc"
        LTORG

        MakeInternatErrorBlock TaskWindow_NoRedirection,,M06

; In    r1 -> trial address
; Out   EQ => code here matches RedirectWrch code

checkcode       ROUT

        Push    "r1-r4, lr"

        ADR     r2, checkstart
        MOV     r14, #(checkend-checkstart)/4
01      LDR     r3, [r1], #4
        LDR     r4, [r2], #4
        CMP     r3, r4
        Pull    "r1-r4, pc", NE         ; NE => doesn't match
        SUBS    r14, r14, #1
        BNE     %b01

        Pull    "r1-r4, pc"             ; EQ => matches

; code that should be found at RedirectWrch address

checkstart
        Push    "R1"
        MOV     R1, #0
        LDRB    R1, [R1, #RedirectOutHandle]
        SWI     XOS_BPut
        Pull    "R1,PC",VC,^
checkend

;.........................................................................
;
;       SWI OS_ChangeRedirection - Read/write redirection handles
;
; in:   R0 = new input  handle (0 => not redirected, -1 => leave alone)
;       R1 = new output handle (0 => not redirected, -1 => leave alone)
;       R12 -> task block for this task
;
; out:  R0 = old input  handle (0 => not redirected)
;       R1 = old output handle (0 => not redirected)
;
; NB: references to R12 in the original code have been changed to R9
;     since the R12 pointer is required to access RedirectWrch
;

ChangeRedirection ROUT

        Push    "r2-r12,lr"

        LDR     r14, RedirectWrch       ; can we use SWI OS_ChangeRedirection?
        CMP     r14, #0
        BNE     %f01
        SWI     XOS_ChangeRedirection   ; use SWI if routine not found
        Pull    "r2-r12,pc"
01
    [ No32bitCode
        MOV     r9, pc
        TST     r9, #SVC_mode
    |
        mrs    ,r9, CPSR
        TST     r9, #2_01111            ; Z set if in USR26 or USR32
    ]
        SWIEQ   OS_EnterOS              ; just in case zero page is protected

        Push    "r9"                    ; save old state on SVC stack

        MOV     R9, #0
        LDRB    R10, [R9, #RedirectInHandle]
        LDRB    R11, [R9, #RedirectOutHandle]

; do input handle

        CMP     R0, #&100               ; if out of range then just read
        BCS     %FT20

        STRB    R0, [R9, #RedirectInHandle]

 [ :LNOT: redirectinkey
        CMP     R0, #1                  ; CS <=> (R0 non-zero)
        TEQ     R10, #0                 ; NE <=> (R10 non-zero)
        BHI     %FT20                   ; [both non-zero, skip]

        BCS     %FT10                   ; [just R0 non-zero, so claim]
        BEQ     %FT20                   ; [both zero, skip]

; R10 non-zero, R0 zero, so release vector

        Push    "R0-R2, lr"             ; set up registers for claim or release
        MOV     R0, #RdchV
        LDR     R1, RedirectRdch        ; <== used to be ADR
        MOV     R2, #0
        SWI     XOS_Release
        STRVS   R0, [sp, #0*4]
        Pull    "R0-R2, lr"
        ORRVS   lr, lr, #V_bit
        BVS     %f99
        B       %FT20

; R10 zero, R0 non-zero, so claim vector

10
        Push    "R0-R2, lr"
        MOV     R0, #RdchV
        LDR     R1, RedirectRdch
        MOV     R2, #0
        SWI     XOS_Claim
        STRVS   R0, [sp, #0*4]
        Pull    "R0-R2, lr"
        ORRVS   lr, lr, #V_bit
        BVS     %f99
 ]

20

; do output handle

        CMP     R1, #&100               ; if out of range then just read
        BCS     %FT40

        STRB    R1, [R9, #RedirectOutHandle]
        CMP     R1, #1                  ; CS <=> (R1 non-zero)
        TEQ     R11, #0                 ; NE <=> (R11 non-zero)
        BHI     %FT40                   ; [both non-zero, skip]

        BCS     %FT30                   ; [just R1 non-zero, so claim]
        BEQ     %FT40                   ; [both zero, skip]

; R11 non-zero, R1 zero, so release vector

        Push    "R0-R2, lr"             ; set up registers for claim or release
        MOV     R0, #WrchV
        LDR     R1, RedirectWrch
        MOV     R2, #0
        SWI     XOS_Release
        STRVS   R0, [sp, #0*4]
        Pull    "R0-R2, lr"
        BVS     %f99
        B       %FT40

; R11 zero, R1 non-zero, so claim vector

30
        Push    "R0-R2, lr"
        MOV     R0, #WrchV
        LDR     R1, RedirectWrch
        MOV     R2, #0
        SWI     XOS_Claim
        STRVS   R0, [sp, #0*4]
        Pull    "R0-R2, lr"
        BVS     %f99

40
        MOV     R0, R10                 ; R0 = original input handle
        MOV     R1, R11                 ; R1 = original output handle

99
        Pull    "r14"                   ; on SVC stack
        ORRVS   r14, r14, #V_bit
        RestPSR r14,,cf                 ; set flags, restore mode
        NOP

        Pull    "r2-r12,pc"             ; on SVC/USR stack depending on mode

        LTORG

        END
@


4.2
log
@  32-bit compatible
Detail:
  Removed obsolete file.
  Made rest of the module 32-bit safe.
  A bug remains: when a taskwindow is started the first few characters of
    output are not being intercepted correctly (although they are sent to
    the parent task).  Looks as if something isn't initialised correctly?
    Perhaps a failure to intercept WrchV in these cases?
Admin:
  Tested in Ursula softload.


Version 0.58. Not tagged
@
text
@@


4.1
log
@Initial revision
@
text
@a67 1
      [ Version >= 26
a72 1
      ]
a76 1
      [ Version >= 26
a77 1
      ]
d132 1
d135 4
a212 1
        ORRVS   lr, lr, #V_bit
a225 1
        ORRVS   lr, lr, #V_bit
d235 1
a235 1
        TEQP    r14, #0                 ; restore processor mode
@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
