# 1       2  3   4     5           6
# reset_n:OP:OPX:state:op_alu_mask:op_alu
-=Controller test:======================================================
  0       00 00  0     000000      000000
--R_OP test:------------------------------------------------------------
#--and
  1       00 00  1     000000      000000
  1       3A 0E  2     000000      000000
  1       3A 0E  3     110011      100001
#--srl
  1       00 00  1     000000      000000
  1       3A 1B  2     000000      000000
  1       3A 1B  3     110111      110011
--I_OP test:------------------------------------------------------------
#--addi
  1       00 00  1     000000      000000
  1       04 00  2     000000      000000
  1       04 00  5     111000      000000
--LOAD test:------------------------------------------------------------
#--ldw
  1       00 00  1     000000      000000
  1       17 00  2     000000      000000
  1       17 00  7     111000      000000
  1       17 00  8     000000      000000
--STORE test:-----------------------------------------------------------
#--stw
  1       00 00  1     000000      000000
  1       15 00  2     000000      000000
  1       15 00  9     111000      000000
--BRANCH test:----------------------------------------------------------
#--br
  1       00 00  1     000000      000000
  1       06 00  2     000000      000000
  1       06 00  10    000000      000000
#--ble
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       0E 00  2     000000      000000
  1       0E 00  10    111111      011001
#--bgt
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       16 00  2     000000      000000
  1       16 00  10    111111      011010
#--bne
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       1E 00  2     000000      000000
  1       1E 00  10    111111      011011
#--beq
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       26 00  2     000000      000000
  1       26 00  10    111111      011100
#--bleu
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       2E 00  2     000000      000000
  1       2E 00  10    111111      011101
#--bgtu
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       36 00  2     000000      000000
  1       36 00  10    111111      011110
--CALL test:------------------------------------------------------------
#--call
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       00 00  2     000000      000000
  1       00 00  11    000000      000000
--CALLR test:-----------------------------------------------------------
#--callr
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       3A 1D  2     000000      000000
  1       3A 1D  12    000000      000000
--JMP test:-------------------------------------------------------------
#--ret
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       3A 05  2     000000      000000
  1       3A 05  13    000000      000000
#--jmp
  1       00 00  0     000000      000000
  1       00 00  1     000000      000000
  1       3A 0D  2     000000      000000
  1       3A 0D  13    000000      000000
--JMPI test:--------------------------------------------------
#--jmpi
#  1       00 00  0     000000      000000
#  1       00 00  1     000000      000000
#  1       01 00  2     000000      000000
#  1       01 00  15    000000      000000
--BREAK test:-----------------------------------------------------------
#--break
  1       00 00  1     000000      000000
  1       3A 34  2     000000      000000
  1       00 00  14    000000      000000
  1       00 00  14    000000      000000
  1       00 00  14    000000      000000
  1       00 00  14    000000      000000
  1       00 00  14    000000      000000
  1       00 00  14    000000      000000
