
LCFR.elf:     file format elf32-littlenios2
LCFR.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000248

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00015f34 memsz 0x00015f34 flags r-x
    LOAD off    0x00017000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00017000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002550 memsz 0x0007fa78 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00015d0c  00000248  00000248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000744  08000000  08000000  00017000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001e0c  08000744  08000744  00017744  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d7d5  08002550  08002550  00019550  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00019550  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000e88  00000000  00000000  00019578  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00002424  00000000  00000000  0001a400  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0002f4ad  00000000  00000000  0001c824  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00009628  00000000  00000000  0004bcd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001abae  00000000  00000000  000552f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002e70  00000000  00000000  0006fea8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002a99  00000000  00000000  00072d18  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000ddd8  00000000  00000000  000757b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0008358c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000950  00000000  00000000  000835e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000894a7  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  000894aa  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000894af  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000894b0  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  000894b1  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  000894b5  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  000894b9  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  000894bd  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  000894c6  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  000894cf  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  000894d8  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000052  00000000  00000000  000894dd  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     000adc75  00000000  00000000  0008952f  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000248 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000744 l    d  .rwdata	00000000 .rwdata
08002550 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
0000028c l       .text	00000000 alt_after_alt_main
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002554 l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002558 l     O .bss	00000004 xCoRoutineTickCount
0800255c l     O .bss	00000004 xLastTickCount
08002560 l     O .bss	00000004 xPassedTicks
00000780 l     F .text	0000009c prvInitialiseCoRoutineLists
080025f4 l     O .bss	00000028 pxReadyCoRoutineLists
08002568 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002564 l     O .bss	00000004 pxDelayedCoRoutineList
00000470 l     F .text	000000d4 prvCheckPendingReadyList
08002644 l     O .bss	00000014 xPendingReadyCoRoutineList
00000544 l     F .text	00000150 prvCheckDelayedList
0800261c l     O .bss	00000014 xDelayedCoRoutineList1
08002630 l     O .bss	00000014 xDelayedCoRoutineList2
00000000 l    df *ABS*	00000000 event_groups.c
00000f44 l     F .text	00000078 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
080024f0 l     O .rwdata	00000002 heapSTRUCT_SIZE
080024f4 l     O .rwdata	00000004 xTotalHeapSize
0800256c l     O .bss	00000004 pxEnd
080024f8 l     O .rwdata	00000004 xFreeBytesRemaining
0000120c l     F .text	000000c0 prvHeapInit
08002570 l     O .bss	00000008 xStart
000012cc l     F .text	00000138 prvInsertBlockIntoFreeList
08002658 l     O .bss	0007d000 xHeap
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016cc l     F .text	00000028 prvReadGp
00001830 l     F .text	00000098 prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
0000270c l     F .text	00000194 prvCopyDataToQueue
00002ac4 l     F .text	00000058 prvIsQueueFull
0000293c l     F .text	000000f0 prvUnlockQueue
000028a0 l     F .text	0000009c prvCopyDataFromQueue
00002a2c l     F .text	00000054 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0800257c l     O .bss	00000004 uxTasksDeleted
08002580 l     O .bss	00000004 uxCurrentNumberOfTasks
08002584 l     O .bss	00000004 xTickCount
08002588 l     O .bss	00000004 uxTopReadyPriority
0800258c l     O .bss	00000004 xSchedulerRunning
08002590 l     O .bss	00000004 uxPendedTicks
08002594 l     O .bss	00000004 xYieldPending
08002598 l     O .bss	00000004 xNumOfOverflows
0800259c l     O .bss	00000004 uxTaskNumber
080024fc l     O .rwdata	00000004 xNextTaskUnblockTime
080025a0 l     O .bss	00000004 uxSchedulerSuspended
00003c10 l     F .text	000000d8 prvAllocateTCBAndStack
00003910 l     F .text	0000013c prvInitialiseTCBVariables
00003a4c l     F .text	000000a8 prvInitialiseTaskLists
0807f658 l     O .bss	000000f0 pxReadyTasksLists
0807f784 l     O .bss	00000014 xTasksWaitingTermination
00003dfc l     F .text	00000070 prvResetNextTaskUnblockTime
00003b98 l     F .text	00000078 prvAddCurrentTaskToDelayedList
000038f4 l     F .text	0000001c prvIdleTask
0807f770 l     O .bss	00000014 xPendingReadyList
080025a4 l     O .bss	00000004 pxDelayedTaskList
080025a8 l     O .bss	00000004 pxOverflowDelayedTaskList
0800003c l     O .rodata	00000014 ucExpectedStackBytes.2768
00003af4 l     F .text	000000a4 prvCheckTasksWaitingTermination
0807f748 l     O .bss	00000014 xDelayedTaskList1
0807f75c l     O .bss	00000014 xDelayedTaskList2
00003dc0 l     F .text	0000003c prvDeleteTCB
00003ce8 l     F .text	00000068 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
080025ac l     O .bss	00000004 xTimerQueue
00005044 l     F .text	0000007c prvCheckForValidListAndQueue
00004b50 l     F .text	00000034 prvTimerTask
00004aa4 l     F .text	000000ac prvProcessExpiredTimer
080025b4 l     O .bss	00000004 pxCurrentTimerList
00004ce8 l     F .text	000000cc prvInsertTimerInActiveList
00004c24 l     F .text	00000060 prvGetNextExpireTime
00004b84 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004db4 l     F .text	0000018c prvProcessReceivedCommands
00004c84 l     F .text	00000064 prvSampleTimeNow
080025b0 l     O .bss	00000004 xLastTime.2546
00004f40 l     F .text	00000104 prvSwitchTimerLists
080025b8 l     O .bss	00000004 pxOverflowTimerList
0807f798 l     O .bss	00000014 xActiveTimerList1
0807f7ac l     O .bss	00000014 xActiveTimerList2
00000000 l    df *ABS*	00000000 freertos_semaphore.c
00005298 l     F .text	00000060 ToggleMaintenanceTask
000052f8 l     F .text	00000070 SwitchPollingTask
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
000056b4 l     F .text	00000058 __sprint_r
0800013c l     O .rodata	00000010 blanks.3452
0800012c l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00007718 l     F .text	00000218 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00009114 l     F .text	00000058 std
00009220 l     F .text	00000008 __fp_lock
00009228 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
08000744 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
0800250c l     O .rwdata	00000004 charset
08000170 l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080002b8 l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
0000d27c l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000e3a8 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
0000ec1c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0000ec7c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0000ed7c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0000ee9c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0000efec l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0000f218 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002534 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0000f4b4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
08001100 l     O .rwdata	000000d8 flash_controller
080011d8 l     O .rwdata	00001060 jtag_uart
08002238 l     O .rwdata	00000120 character_lcd
08002358 l     O .rwdata	000000c4 uart
0800241c l     O .rwdata	00000038 ps2
08002454 l     O .rwdata	00000048 video_character_buffer_with_dma
0800249c l     O .rwdata	00000054 video_pixel_buffer_dma
0000f8b4 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0000f988 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00010788 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0001186c l     F .text	0000022c altera_avalon_jtag_uart_irq
00011a98 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002538 l     O .rwdata	00000004 colstart
00012114 l     F .text	000000b8 lcd_write_command
000121cc l     F .text	000000d4 lcd_write_data
000122a0 l     F .text	000000c4 lcd_clear_screen
00012364 l     F .text	000001ec lcd_repaint_screen
00012550 l     F .text	000000c8 lcd_scroll_up
00012618 l     F .text	000002d0 lcd_handle_escape
00012dec l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0001304c l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00013300 l     F .text	000000a0 altera_avalon_uart_irq
000133a0 l     F .text	000000e0 altera_avalon_uart_rxirq
00013480 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0001386c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00013a94 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00014778 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00014a04 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00014b40 l     F .text	000000dc alt_file_locked
00014da4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001539c l     F .text	000000bc alt_write_word_amd
00015278 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00015650 l     F .text	0000018c alt_unlock_block_intel
000157dc l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080005c4 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00015d3c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
00015ef0 l     F .text	00000040 alt_sim_halt
0000ad98 g     F .text	00000094 _mprec_log10
0000ae84 g     F .text	00000088 __any_on
0000c590 g     F .text	00000070 _isatty_r
08000290 g     O .rodata	00000028 __mprec_tinytens
0000f04c g     F .text	0000006c alt_main
0000558c g     F .text	000000a0 _puts_r
00010248 g     F .text	00000048 alt_read_query_entry_32bit
00013d40 g     F .text	00000058 alt_up_ps2_disable_read_interrupt
0807f7e8 g     O .bss	00000100 alt_irq
0000c600 g     F .text	00000078 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
00003548 g     F .text	00000074 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
0000f9c0 g     F .text	000002c0 alt_flash_cfi_write
00000c9c g     F .text	0000003c xEventGroupGetBitsFromISR
0000dd9c g     F .text	00000088 __eqdf2
0807fa78 g       *ABS*	00000000 __alt_heap_start
000048fc g     F .text	000000b0 xTimerCreate
00005514 g     F .text	00000044 printf
0000c05c g     F .text	00000068 __sseek
0000917c g     F .text	000000a4 __sinit
00014388 g     F .text	00000114 alt_up_char_buffer_string
00013b58 g     F .text	00000034 read_CE_bit
00002b64 g     F .text	00000094 vQueueWaitForMessageRestricted
00009e54 g     F .text	00000084 _setlocale_r
0000927c g     F .text	00000068 __sfmoreglue
0000f0d8 g     F .text	00000020 __malloc_unlock
00013eec g     F .text	000000b0 alt_up_ps2_read_data_byte_timeout
000142b8 g     F .text	000000d0 alt_up_char_buffer_draw
000008f0 g     F .text	00000184 xEventGroupSync
0000a8ac g     F .text	000000e0 memmove
0000081c g     F .text	00000080 xCoRoutineRemoveFromEventList
00004114 g     F .text	00000054 vTaskEnterCritical
0000926c g     F .text	00000010 _cleanup
000020c0 g     F .text	000000e8 xQueueGenericSendFromISR
0000af0c g     F .text	000000bc _Balloc
0000deac g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
000103d4 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d78 g     F .text	00000094 xQueueGiveMutexRecursive
08002578 g     O .bss	00000004 pxCurrentTCB
0000c51c g     F .text	00000074 _fstat_r
0000fedc g     F .text	000002e8 alt_flash_program_block
080025d8 g     O .bss	00000004 errno
080025e4 g     O .bss	00000004 alt_argv
00004434 g     F .text	00000188 xTaskNotify
0800a4f0 g       *ABS*	00000000 _gp
00014fa8 g     F .text	00000030 usleep
00000a74 g     F .text	000001c0 xEventGroupWaitBits
08000f80 g     O .rwdata	00000180 alt_fd_list
000017dc g     F .text	00000038 xPortStartScheduler
00002fac g     F .text	00000044 vTaskEndScheduler
000148a0 g     F .text	00000094 alt_find_dev
000053dc g     F .text	000000a0 memcpy
000034e8 g     F .text	00000060 vTaskPlaceOnEventList
00002bf8 g     F .text	000001c8 xTaskGenericCreate
0001449c g     F .text	0000005c alt_up_char_buffer_clear
00009260 g     F .text	0000000c _cleanup_r
0000e044 g     F .text	000000f8 __floatsidf
00014ac8 g     F .text	00000078 alt_io_redirect
0000dfbc g     F .text	00000088 __ltdf2
00002590 g     F .text	00000080 xQueuePeekFromISR
00015f54 g       *ABS*	00000000 __DTOR_END__
0000562c g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
080025bc g     O .bss	00000004 maintenance_sem
00000290 g     F .text	00000140 xCoRoutineCreate
0000ace8 g     F .text	000000b0 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00011cb0 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00005558 g     F .text	00000034 _printf_r
0000e4e4 g     F .text	00000008 __udivsi3
0000eddc g     F .text	000000c0 isatty
080001a0 g     O .rodata	000000c8 __mprec_tens
00003d50 g     F .text	00000070 uxTaskGetStackHighWaterMark
00009e30 g     F .text	00000008 __locale_charset
0000149c g     F .text	00000088 vListInsertEnd
080025cc g     O .bss	00000004 __malloc_top_pad
0000089c g     F .text	00000054 xEventGroupCreate
08002508 g     O .rwdata	00000004 __mb_cur_max
00009e38 g     F .text	0000000c _localeconv_r
0000b604 g     F .text	0000003c __i2b
00009814 g     F .text	0000049c __sfvwrite_r
0000bfe4 g     F .text	00000070 _sbrk_r
00015458 g     F .text	00000084 alt_program_intel
00000ed4 g     F .text	00000038 vEventGroupSetBitsCallback
0000c678 g     F .text	00000078 _read_r
00001474 g     F .text	00000028 vListInitialiseItem
0001464c g     F .text	00000078 alt_dcache_flush
08000b44 g     O .rwdata	0000000c __lc_ctype
08002528 g     O .rwdata	00000004 alt_max_fd
000101c4 g     F .text	00000040 alt_read_query_entry_8bit
000018c8 g     F .text	0000004c vPortSysTickHandler
0000e920 g     F .text	00000138 __unpack_d
0000c3f8 g     F .text	00000110 _fclose_r
00013b8c g     F .text	00000034 read_num_bytes_available
000154dc g     F .text	00000174 alt_erase_block_intel
000090e0 g     F .text	00000034 fflush
080025d0 g     O .bss	00000004 __malloc_max_sbrked_mem
00001914 g     F .text	000001b0 alt_irq_register
00013af4 g     F .text	00000034 read_RI_bit
0000d70c g     F .text	00000074 __adddf3
0000abc8 g     F .text	00000120 __b2d
0000cccc g     F .text	000005b0 __umoddi3
0000eefc g     F .text	000000f0 lseek
08002504 g     O .rwdata	00000004 _global_impure_ptr
00000cd8 g     F .text	0000018c xEventGroupSetBits
0000b980 g     F .text	000005f4 _realloc_r
0807fa78 g       *ABS*	00000000 __bss_end
00014e9c g     F .text	0000010c alt_tick
0000c6f0 g     F .text	000005dc __udivdi3
08000268 g     O .rodata	00000028 __mprec_bigtens
0000b860 g     F .text	00000120 __s2b
0000e214 g     F .text	00000194 __floatunsidf
0000aae8 g     F .text	00000060 __mcmp
00000fbc g     F .text	00000194 pvPortMalloc
00013240 g     F .text	000000c0 altera_avalon_uart_init
00013bf4 g     F .text	0000002c read_data_byte
0800254c g     O .rwdata	00000004 __ctype_ptr
00009248 g     F .text	00000018 __fp_lock_all
000026d4 g     F .text	00000038 vQueueDelete
00001814 g     F .text	0000001c vPortEndScheduler
00001404 g     F .text	00000070 vListInitialise
00014e04 g     F .text	00000098 alt_alarm_stop
00013b28 g     F .text	00000030 read_RE_bit
080025dc g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000cc alt_irq_handler
08000f58 g     O .rwdata	00000028 alt_dev_null
00003168 g     F .text	00000028 xTaskGetTickCount
00001f10 g     F .text	000001b0 xQueueGenericSend
000106dc g     F .text	000000ac alt_set_flash_algorithm_func
00013d98 g     F .text	00000078 alt_up_ps2_write_data_byte
0000a9b4 g     F .text	00000070 __hi0bits
0000e13c g     F .text	000000d8 __fixdfsi
00004018 g     F .text	000000fc xTaskPriorityDisinherit
00010290 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002520 g     O .rwdata	00000008 alt_dev_list
0000f394 g     F .text	00000120 write
0000361c g     F .text	000000e8 xTaskRemoveFromEventList
0000eca8 g     F .text	000000d4 fstat
00000c34 g     F .text	00000068 xEventGroupClearBits
00011590 g     F .text	000000dc alt_check_primary_table
0000b740 g     F .text	00000120 __pow5mult
080025c0 g     O .bss	00000004 __nlocale_changed
0000e4ec g     F .text	00000008 __umodsi3
0000fd10 g     F .text	00000068 alt_flash_cfi_read
00010464 g     F .text	00000034 alt_write_native_8bit
0807fa78 g       *ABS*	00000000 end
0001410c g     F .text	000000a8 alt_up_ps2_write_fd
000102cc g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
000128e8 g     F .text	00000504 altera_avalon_lcd_16207_write
00002dc0 g     F .text	000000d8 vTaskDelete
000141f4 g     F .text	00000084 alt_up_char_buffer_init
000138cc g     F .text	000001c8 altera_avalon_uart_write
00010804 g     F .text	000005e0 alt_read_cfi_table
000117b4 g     F .text	000000b8 altera_avalon_jtag_uart_init
00004214 g     F .text	0000003c pvTaskIncrementMutexHeldCount
00015f50 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
000130c0 g     F .text	00000088 alt_avalon_timer_sc_init
000131a0 g     F .text	00000058 altera_avalon_uart_write_fd
0000e58c g     F .text	00000080 __clzsi2
000131f8 g     F .text	00000048 altera_avalon_uart_close_fd
00011ed4 g     F .text	00000240 altera_avalon_jtag_uart_write
0000f8ec g     F .text	0000009c alt_flash_cfi_init
0000916c g     F .text	00000004 __sfp_lock_acquire
0000a7c8 g     F .text	000000e4 memchr
0000570c g     F .text	00001eac ___vfprintf_internal_r
0000380c g     F .text	000000c4 xTaskCheckForTimeOut
00000694 g     F .text	000000ec vCoRoutineSchedule
00009500 g     F .text	00000314 _free_r
08002550 g     O .bss	00000004 pxCurrentCoRoutine
00015d40 g     F .text	000001b0 __call_exitprocs
080025c4 g     O .bss	00000004 __mlocale_changed
00004250 g     F .text	000000d8 ulTaskNotifyTake
08002514 g     O .rwdata	00000004 __malloc_sbrk_base
00000248 g     F .text	00000048 _start
080025ec g     O .bss	00000004 _alt_tick_rate
00002ff0 g     F .text	00000028 vTaskSuspendAll
00003190 g     F .text	0000002c xTaskGetTickCountFromISR
0000b2d0 g     F .text	0000014c __lshift
080025f0 g     O .bss	00000004 _alt_nticks
0000f0f8 g     F .text	00000120 read
0000f548 g     F .text	0000036c alt_sys_init
000015f8 g     F .text	00000098 uxListRemove
00015c08 g     F .text	00000134 __register_exitproc
00014018 g     F .text	00000058 alt_up_ps2_clear_fifo
00010204 g     F .text	00000044 alt_read_query_entry_16bit
0000b41c g     F .text	000001e8 __multiply
00011b48 g     F .text	00000074 altera_avalon_jtag_uart_close
00003ee8 g     F .text	00000130 vTaskPriorityInherit
0807f7c0 g     O .bss	00000028 __malloc_current_mallinfo
000104fc g     F .text	000001e0 alt_set_flash_width_func
0000afc8 g     F .text	0000017c __d2b
000033b8 g     F .text	00000130 vTaskSwitchContext
000045bc g     F .text	000001c0 xTaskNotifyFromISR
0001166c g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00015b04 g     F .text	000000b8 alt_get_fd
000035bc g     F .text	00000060 vTaskPlaceOnEventListRestricted
000158b8 g     F .text	0000012c alt_busy_sleep
0000ea58 g     F .text	000000c8 __fpcmp_parts_d
0000c388 g     F .text	00000070 _close_r
00004328 g     F .text	0000010c xTaskNotifyWait
00015060 g     F .text	00000218 alt_erase_block_amd
00005368 g     F .text	00000074 memcmp
0001171c g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0807fa78 g       *ABS*	00000000 __alt_stack_base
00011764 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
000049ac g     F .text	000000c8 xTimerGenericCommand
000075dc g     F .text	0000013c __swsetup_r
00010de4 g     F .text	000007ac alt_read_cfi_width
00001690 g     F .text	0000003c vApplicationStackOverflowHook
0000db44 g     F .text	00000258 __divdf3
000092e4 g     F .text	000000f0 __sfp
0000ae2c g     F .text	00000058 __copybits
000031bc g     F .text	00000020 uxTaskGetNumberOfTasks
00000000         *UND*	00000000 save_context
08000b50 g     O .rwdata	00000408 __malloc_av_
00009178 g     F .text	00000004 __sinit_lock_release
0000d780 g     F .text	000003c4 __muldf3
0000c140 g     F .text	00000060 __sread
000159e4 g     F .text	00000120 alt_find_file
000146c4 g     F .text	000000b4 alt_dev_llist_insert
0000f0b8 g     F .text	00000020 __malloc_lock
0000f2d8 g     F .text	000000bc sbrk
00001e0c g     F .text	000000a8 xQueueTakeMutexRecursive
00008ee4 g     F .text	000001fc _fflush_r
00000e64 g     F .text	00000070 vEventGroupDelete
0000c2d4 g     F .text	000000b4 _calloc_r
0800253c g     O .rwdata	00000008 alt_flash_dev_list
00010390 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
08002550 g       *ABS*	00000000 __bss_start
0000547c g     F .text	00000098 memset
000051ac g     F .text	000000ec main
080025e8 g     O .bss	00000004 alt_envp
080025d4 g     O .bss	00000004 __malloc_max_total_mem
00014278 g     F .text	00000040 alt_up_char_buffer_open_dev
000116c4 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00001524 g     F .text	000000d4 vListInsert
00012eb8 g     F .text	0000013c altera_avalon_lcd_16207_init
0000c054 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000c508 g     F .text	00000014 fclose
0000488c g     F .text	00000070 xTimerCreateTimerTask
00013f9c g     F .text	0000007c alt_up_ps2_read_data_byte
0807f8e8 g     O .bss	00000190 _atexit0
00007930 g     F .text	000015b4 _dtoa_r
0000a088 g     F .text	00000740 _malloc_r
00004a74 g     F .text	00000030 pcTimerGetTimerName
0800252c g     O .rwdata	00000004 alt_errno
0001041c g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00009d78 g     F .text	000000b8 _fwalk
000024ac g     F .text	000000e4 xQueueReceiveFromISR
0000fd78 g     F .text	00000164 alt_write_value_to_flash
00003e6c g     F .text	00000028 xTaskGetCurrentTaskHandle
000141b4 g     F .text	00000040 alt_up_ps2_open_dev
00010498 g     F .text	00000034 alt_write_native_16bit
0000e424 g     F .text	00000060 __divsi3
080002c4 g     O .rodata	00000014 __thenan_df
00001bd8 g     F .text	000000dc xQueueGenericCreate
000093d4 g     F .text	0000012c _malloc_trim_r
00013cec g     F .text	00000054 alt_up_ps2_enable_read_interrupt
00015f54 g       *ABS*	00000000 __CTOR_END__
0000c1a0 g     F .text	000000bc strcmp
00001eb4 g     F .text	0000005c xQueueCreateCountingSemaphore
00015f54 g       *ABS*	00000000 __DTOR_LIST__
0000de24 g     F .text	00000088 __nedf2
0000f514 g     F .text	00000034 alt_irq_init
00003704 g     F .text	000000d0 xTaskRemoveFromUnorderedEventList
0000f278 g     F .text	00000060 alt_release_fd
00003018 g     F .text	00000150 xTaskResumeAll
00002650 g     F .text	00000054 uxQueueSpacesAvailable
00013bc0 g     F .text	00000034 read_data_valid
080002d8 g     O .rodata	00000100 __clz_tab
00002f10 g     F .text	0000009c vTaskStartScheduler
080025c8 g     O .bss	00000004 _PathLocale
00013e80 g     F .text	0000006c alt_up_ps2_write_data_byte_with_ack
00015bbc g     F .text	00000014 atexit
0000c25c g     F .text	00000078 _write_r
00009ed8 g     F .text	0000001c setlocale
00002b1c g     F .text	00000048 xQueueIsQueueFullFromISR
0000510c g     F .text	00000030 pvTimerGetTimerID
000003d0 g     F .text	000000a0 vCoRoutineAddToDelayedList
08002500 g     O .rwdata	00000004 _impure_ptr
080025e0 g     O .bss	00000004 alt_argc
0001483c g     F .text	00000064 _do_dtors
0000ab48 g     F .text	00000080 __ulp
0000bf74 g     F .text	00000040 __isinfd
00009230 g     F .text	00000018 __fp_unlock_all
000038d0 g     F .text	00000024 vTaskMissedYield
00012ff4 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
08002518 g     O .rwdata	00000008 alt_fs_list
00010348 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00002610 g     F .text	00000040 uxQueueMessagesWaiting
00002280 g     F .text	0000022c xQueueGenericReceive
000031dc g     F .text	000001dc xTaskIncrementTick
00009e44 g     F .text	00000010 localeconv
00001ac4 g     F .text	00000114 xQueueGenericReset
08002550 g       *ABS*	00000000 _edata
00013148 g     F .text	00000058 altera_avalon_uart_read_fd
0807fa78 g       *ABS*	00000000 _end
00014934 g     F .text	0000007c alt_flash_open_dev
00011bbc g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	0000001c vPortInitialiseBlocks
000050c0 g     F .text	0000004c xTimerIsTimerActive
0000c0c4 g     F .text	0000007c __swrite
08002510 g     O .rwdata	00000004 __malloc_trim_threshold
00014fd8 g     F .text	00000020 altera_nios2_qsys_irq_init
00015bd0 g     F .text	00000038 exit
00009cb0 g     F .text	000000c8 _fwalk_reent
00013c20 g     F .text	000000cc alt_up_ps2_init
0000b144 g     F .text	0000018c __mdiff
000149b0 g     F .text	00000054 alt_flash_close_dev
0000e484 g     F .text	00000060 __modsi3
00002e98 g     F .text	00000078 vTaskDelay
0000513c g     F .text	00000070 button_interrupts_function
10000000 g       *ABS*	00000000 __alt_data_end
00009170 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e94 g     F .text	00000054 xTaskGetSchedulerState
080004c0 g     O .rodata	00000101 _ctype_
000135dc g     F .text	00000060 altera_avalon_uart_close
00015f30 g     F .text	00000020 _exit
0000bfb4 g     F .text	00000030 __isnand
000144f8 g     F .text	00000154 alt_alarm_start
0000e4f4 g     F .text	00000098 __muldi3
00009ef4 g     F .text	00000194 __smakebuf_r
000104cc g     F .text	00000030 alt_write_native_32bit
00013e10 g     F .text	00000070 alt_up_ps2_wait_for_ack
00004168 g     F .text	00000068 vTaskExitCritical
00005640 g     F .text	00000074 strlen
000016f4 g     F .text	000000e8 pxPortInitialiseStack
00014c1c g     F .text	00000188 open
0000df34 g     F .text	00000088 __gedf2
0000fc80 g     F .text	00000090 alt_flash_cfi_get_info
000037d4 g     F .text	00000038 vTaskSetTimeOutState
08002530 g     O .rwdata	00000004 alt_priority_mask
000075b8 g     F .text	00000024 __vfprintf_internal
0001363c g     F .text	00000230 altera_avalon_uart_read
000026a4 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a80 g     F .text	00000044 xQueueIsQueueEmptyFromISR
00014070 g     F .text	0000009c alt_up_ps2_read_fd
0000d68c g     F .text	00000080 __subdf3
0000aa24 g     F .text	000000c4 __lo0bits
08002544 g     O .rwdata	00000008 alt_alarm_list
000147d8 g     F .text	00000064 _do_ctors
000041d0 g     F .text	00000044 uxTaskResetEventItemValue
00001cb4 g     F .text	000000c4 xQueueCreateMutex
0000eb20 g     F .text	000000fc close
00014ff8 g     F .text	00000068 alt_program_amd
0000477c g     F .text	00000110 vTaskNotifyGiveFromISR
0000e60c g     F .text	00000314 __pack_d
00000f0c g     F .text	00000038 vEventGroupClearBitsCallback
000021a8 g     F .text	000000d8 xQueueGiveFromISR
00000000  w      *UND*	00000000 free
00009174 g     F .text	00000004 __sinit_lock_acquire
0000b640 g     F .text	00000100 __multadd
0000a98c g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6095e04 	addi	et,et,9592
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6095e04 	addi	et,et,9592
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <restore_context>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033b80 	call	33b8 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <restore_sp_from_pxCurrentTCB>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 18c:	0005313a 	rdctl	r2,ipending
 190:	e0bffc15 	stw	r2,-16(fp)

  return active;
 194:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 198:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 19c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a0:	00800044 	movi	r2,1
 1a4:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1a8:	e0ffff17 	ldw	r3,-4(fp)
 1ac:	e0bffe17 	ldw	r2,-8(fp)
 1b0:	1884703a 	and	r2,r3,r2
 1b4:	1005003a 	cmpeq	r2,r2,zero
 1b8:	1000171e 	bne	r2,zero,218 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	e0bffd17 	ldw	r2,-12(fp)
 1c0:	00c20234 	movhi	r3,2056
 1c4:	18fdfa04 	addi	r3,r3,-2072
 1c8:	100490fa 	slli	r2,r2,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	11800017 	ldw	r6,0(r2)
 1d4:	e0bffd17 	ldw	r2,-12(fp)
 1d8:	00c20234 	movhi	r3,2056
 1dc:	18fdfa04 	addi	r3,r3,-2072
 1e0:	100490fa 	slli	r2,r2,3
 1e4:	10c5883a 	add	r2,r2,r3
 1e8:	10800104 	addi	r2,r2,4
 1ec:	11000017 	ldw	r4,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 1f8:	0005313a 	rdctl	r2,ipending
 1fc:	e0bffb15 	stw	r2,-20(fp)

  return active;
 200:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 204:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	1004c03a 	cmpne	r2,r2,zero
 210:	103fe21e 	bne	r2,zero,19c <alt_irq_handler+0x20>
 214:	00000706 	br	234 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 218:	e0bffe17 	ldw	r2,-8(fp)
 21c:	1085883a 	add	r2,r2,r2
 220:	e0bffe15 	stw	r2,-8(fp)
      i++;
 224:	e0bffd17 	ldw	r2,-12(fp)
 228:	10800044 	addi	r2,r2,1
 22c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 230:	003fdd06 	br	1a8 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 234:	e037883a 	mov	sp,fp
 238:	dfc00117 	ldw	ra,4(sp)
 23c:	df000017 	ldw	fp,0(sp)
 240:	dec00204 	addi	sp,sp,8
 244:	f800283a 	ret

Disassembly of section .text:

00000248 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     248:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     24c:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     250:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     254:	00bffd16 	blt	zero,r2,24c <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     258:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     25c:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     260:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     264:	d6a93c14 	ori	gp,gp,42224
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     268:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     26c:	10895414 	ori	r2,r2,9552

    movhi r3, %hi(__bss_end)
     270:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     274:	18fe9e14 	ori	r3,r3,64120

    beq r2, r3, 1f
     278:	10c00326 	beq	r2,r3,288 <_start+0x40>

0:
    stw zero, (r2)
     27c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     280:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     284:	10fffd36 	bltu	r2,r3,27c <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     288:	000f04c0 	call	f04c <alt_main>

0000028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     28c:	003fff06 	br	28c <alt_after_alt_main>

00000290 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     290:	defff904 	addi	sp,sp,-28
     294:	dfc00615 	stw	ra,24(sp)
     298:	df000515 	stw	fp,20(sp)
     29c:	df000504 	addi	fp,sp,20
     2a0:	e13ffd15 	stw	r4,-12(fp)
     2a4:	e17ffe15 	stw	r5,-8(fp)
     2a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2ac:	01000e04 	movi	r4,56
     2b0:	0000fbc0 	call	fbc <pvPortMalloc>
     2b4:	e0bffb15 	stw	r2,-20(fp)
	if( pxCoRoutine )
     2b8:	e0bffb17 	ldw	r2,-20(fp)
     2bc:	1005003a 	cmpeq	r2,r2,zero
     2c0:	10003b1e 	bne	r2,zero,3b0 <xCoRoutineCreate+0x120>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2c4:	d0a01817 	ldw	r2,-32672(gp)
     2c8:	1004c03a 	cmpne	r2,r2,zero
     2cc:	1000031e 	bne	r2,zero,2dc <xCoRoutineCreate+0x4c>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d0:	e0bffb17 	ldw	r2,-20(fp)
     2d4:	d0a01815 	stw	r2,-32672(gp)
			prvInitialiseCoRoutineLists();
     2d8:	00007800 	call	780 <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2dc:	e0bffe17 	ldw	r2,-8(fp)
     2e0:	108000b0 	cmpltui	r2,r2,2
     2e4:	1000021e 	bne	r2,zero,2f0 <xCoRoutineCreate+0x60>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2e8:	00800044 	movi	r2,1
     2ec:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f0:	e0bffb17 	ldw	r2,-20(fp)
     2f4:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2f8:	e0fffb17 	ldw	r3,-20(fp)
     2fc:	e0bffe17 	ldw	r2,-8(fp)
     300:	18800b15 	stw	r2,44(r3)
		pxCoRoutine->uxIndex = uxIndex;
     304:	e0fffb17 	ldw	r3,-20(fp)
     308:	e0bfff17 	ldw	r2,-4(fp)
     30c:	18800c15 	stw	r2,48(r3)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     310:	e0fffb17 	ldw	r3,-20(fp)
     314:	e0bffd17 	ldw	r2,-12(fp)
     318:	18800015 	stw	r2,0(r3)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     31c:	e0bffb17 	ldw	r2,-20(fp)
     320:	11000104 	addi	r4,r2,4
     324:	00014740 	call	1474 <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     328:	e0bffb17 	ldw	r2,-20(fp)
     32c:	11000604 	addi	r4,r2,24
     330:	00014740 	call	1474 <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     334:	e0fffb17 	ldw	r3,-20(fp)
     338:	e0bffb17 	ldw	r2,-20(fp)
     33c:	18800415 	stw	r2,16(r3)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     340:	e0fffb17 	ldw	r3,-20(fp)
     344:	e0bffb17 	ldw	r2,-20(fp)
     348:	18800915 	stw	r2,36(r3)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     34c:	00c00084 	movi	r3,2
     350:	e0bffe17 	ldw	r2,-8(fp)
     354:	1887c83a 	sub	r3,r3,r2
     358:	e0bffb17 	ldw	r2,-20(fp)
     35c:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     360:	e0bffb17 	ldw	r2,-20(fp)
     364:	10c00b17 	ldw	r3,44(r2)
     368:	d0a01917 	ldw	r2,-32668(gp)
     36c:	10c0032e 	bgeu	r2,r3,37c <xCoRoutineCreate+0xec>
     370:	e0bffb17 	ldw	r2,-20(fp)
     374:	10800b17 	ldw	r2,44(r2)
     378:	d0a01915 	stw	r2,-32668(gp)
     37c:	e0bffb17 	ldw	r2,-20(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	10800524 	muli	r2,r2,20
     388:	1007883a 	mov	r3,r2
     38c:	00820034 	movhi	r2,2048
     390:	10897d04 	addi	r2,r2,9716
     394:	1889883a 	add	r4,r3,r2
     398:	e0bffb17 	ldw	r2,-20(fp)
     39c:	11400104 	addi	r5,r2,4
     3a0:	000149c0 	call	149c <vListInsertEnd>

		xReturn = pdPASS;
     3a4:	00800044 	movi	r2,1
     3a8:	e0bffc15 	stw	r2,-16(fp)
     3ac:	00000206 	br	3b8 <xCoRoutineCreate+0x128>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3b0:	00bfffc4 	movi	r2,-1
     3b4:	e0bffc15 	stw	r2,-16(fp)
	}

	return xReturn;
     3b8:	e0bffc17 	ldw	r2,-16(fp)
}
     3bc:	e037883a 	mov	sp,fp
     3c0:	dfc00117 	ldw	ra,4(sp)
     3c4:	df000017 	ldw	fp,0(sp)
     3c8:	dec00204 	addi	sp,sp,8
     3cc:	f800283a 	ret

000003d0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3d0:	defffb04 	addi	sp,sp,-20
     3d4:	dfc00415 	stw	ra,16(sp)
     3d8:	df000315 	stw	fp,12(sp)
     3dc:	df000304 	addi	fp,sp,12
     3e0:	e13ffe15 	stw	r4,-8(fp)
     3e4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3e8:	d0e01a17 	ldw	r3,-32664(gp)
     3ec:	e0bffe17 	ldw	r2,-8(fp)
     3f0:	1885883a 	add	r2,r3,r2
     3f4:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     3f8:	d0a01817 	ldw	r2,-32672(gp)
     3fc:	11000104 	addi	r4,r2,4
     400:	00015f80 	call	15f8 <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     404:	d0e01817 	ldw	r3,-32672(gp)
     408:	e0bffd17 	ldw	r2,-12(fp)
     40c:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xCoRoutineTickCount )
     410:	d0e01a17 	ldw	r3,-32664(gp)
     414:	e0bffd17 	ldw	r2,-12(fp)
     418:	10c0052e 	bgeu	r2,r3,430 <vCoRoutineAddToDelayedList+0x60>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     41c:	d1201e17 	ldw	r4,-32648(gp)
     420:	d0a01817 	ldw	r2,-32672(gp)
     424:	11400104 	addi	r5,r2,4
     428:	00015240 	call	1524 <vListInsert>
     42c:	00000406 	br	440 <vCoRoutineAddToDelayedList+0x70>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d1201d17 	ldw	r4,-32652(gp)
     434:	d0a01817 	ldw	r2,-32672(gp)
     438:	11400104 	addi	r5,r2,4
     43c:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     440:	e0bfff17 	ldw	r2,-4(fp)
     444:	1005003a 	cmpeq	r2,r2,zero
     448:	1000041e 	bne	r2,zero,45c <vCoRoutineAddToDelayedList+0x8c>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     44c:	d0a01817 	ldw	r2,-32672(gp)
     450:	11400604 	addi	r5,r2,24
     454:	e13fff17 	ldw	r4,-4(fp)
     458:	00015240 	call	1524 <vListInsert>
	}
}
     45c:	e037883a 	mov	sp,fp
     460:	dfc00117 	ldw	ra,4(sp)
     464:	df000017 	ldw	fp,0(sp)
     468:	dec00204 	addi	sp,sp,8
     46c:	f800283a 	ret

00000470 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     470:	defffb04 	addi	sp,sp,-20
     474:	dfc00415 	stw	ra,16(sp)
     478:	df000315 	stw	fp,12(sp)
     47c:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     480:	00002606 	br	51c <prvCheckPendingReadyList+0xac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     484:	0005303a 	rdctl	r2,status
     488:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     48c:	e0fffe17 	ldw	r3,-8(fp)
     490:	00bfff84 	movi	r2,-2
     494:	1884703a 	and	r2,r3,r2
     498:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     49c:	00820034 	movhi	r2,2048
     4a0:	10899104 	addi	r2,r2,9796
     4a4:	10800317 	ldw	r2,12(r2)
     4a8:	10800317 	ldw	r2,12(r2)
     4ac:	e0bfff15 	stw	r2,-4(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4b0:	e0bfff17 	ldw	r2,-4(fp)
     4b4:	11000604 	addi	r4,r2,24
     4b8:	00015f80 	call	15f8 <uxListRemove>
     4bc:	00800044 	movi	r2,1
     4c0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4c4:	e0bffd17 	ldw	r2,-12(fp)
     4c8:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4cc:	e0bfff17 	ldw	r2,-4(fp)
     4d0:	11000104 	addi	r4,r2,4
     4d4:	00015f80 	call	15f8 <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     4d8:	e0bfff17 	ldw	r2,-4(fp)
     4dc:	10c00b17 	ldw	r3,44(r2)
     4e0:	d0a01917 	ldw	r2,-32668(gp)
     4e4:	10c0032e 	bgeu	r2,r3,4f4 <prvCheckPendingReadyList+0x84>
     4e8:	e0bfff17 	ldw	r2,-4(fp)
     4ec:	10800b17 	ldw	r2,44(r2)
     4f0:	d0a01915 	stw	r2,-32668(gp)
     4f4:	e0bfff17 	ldw	r2,-4(fp)
     4f8:	10800b17 	ldw	r2,44(r2)
     4fc:	10800524 	muli	r2,r2,20
     500:	1007883a 	mov	r3,r2
     504:	00820034 	movhi	r2,2048
     508:	10897d04 	addi	r2,r2,9716
     50c:	1889883a 	add	r4,r3,r2
     510:	e0bfff17 	ldw	r2,-4(fp)
     514:	11400104 	addi	r5,r2,4
     518:	000149c0 	call	149c <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     51c:	00820034 	movhi	r2,2048
     520:	10899104 	addi	r2,r2,9796
     524:	10800017 	ldw	r2,0(r2)
     528:	1004c03a 	cmpne	r2,r2,zero
     52c:	103fd51e 	bne	r2,zero,484 <prvCheckPendingReadyList+0x14>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     530:	e037883a 	mov	sp,fp
     534:	dfc00117 	ldw	ra,4(sp)
     538:	df000017 	ldw	fp,0(sp)
     53c:	dec00204 	addi	sp,sp,8
     540:	f800283a 	ret

00000544 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     544:	defffa04 	addi	sp,sp,-24
     548:	dfc00515 	stw	ra,20(sp)
     54c:	df000415 	stw	fp,16(sp)
     550:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     554:	00031680 	call	3168 <xTaskGetTickCount>
     558:	d0e01b17 	ldw	r3,-32660(gp)
     55c:	10c5c83a 	sub	r2,r2,r3
     560:	d0a01c15 	stw	r2,-32656(gp)
	while( xPassedTicks )
     564:	00004106 	br	66c <prvCheckDelayedList+0x128>
	{
		xCoRoutineTickCount++;
     568:	d0a01a17 	ldw	r2,-32664(gp)
     56c:	10800044 	addi	r2,r2,1
     570:	d0a01a15 	stw	r2,-32664(gp)
		xPassedTicks--;
     574:	d0a01c17 	ldw	r2,-32656(gp)
     578:	10bfffc4 	addi	r2,r2,-1
     57c:	d0a01c15 	stw	r2,-32656(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     580:	d0a01a17 	ldw	r2,-32664(gp)
     584:	1004c03a 	cmpne	r2,r2,zero
     588:	1000341e 	bne	r2,zero,65c <prvCheckDelayedList+0x118>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     58c:	d0a01d17 	ldw	r2,-32652(gp)
     590:	e0bffe15 	stw	r2,-8(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     594:	d0a01e17 	ldw	r2,-32648(gp)
     598:	d0a01d15 	stw	r2,-32652(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     59c:	e0bffe17 	ldw	r2,-8(fp)
     5a0:	d0a01e15 	stw	r2,-32648(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5a4:	00002d06 	br	65c <prvCheckDelayedList+0x118>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5a8:	d0a01d17 	ldw	r2,-32652(gp)
     5ac:	10800317 	ldw	r2,12(r2)
     5b0:	10800317 	ldw	r2,12(r2)
     5b4:	e0bfff15 	stw	r2,-4(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5b8:	e0bfff17 	ldw	r2,-4(fp)
     5bc:	10c00117 	ldw	r3,4(r2)
     5c0:	d0a01a17 	ldw	r2,-32664(gp)
     5c4:	10c02936 	bltu	r2,r3,66c <prvCheckDelayedList+0x128>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     5c8:	0005303a 	rdctl	r2,status
     5cc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     5d0:	e0fffd17 	ldw	r3,-12(fp)
     5d4:	00bfff84 	movi	r2,-2
     5d8:	1884703a 	and	r2,r3,r2
     5dc:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     5e0:	e0bfff17 	ldw	r2,-4(fp)
     5e4:	11000104 	addi	r4,r2,4
     5e8:	00015f80 	call	15f8 <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     5ec:	e0bfff17 	ldw	r2,-4(fp)
     5f0:	10800a17 	ldw	r2,40(r2)
     5f4:	1005003a 	cmpeq	r2,r2,zero
     5f8:	1000031e 	bne	r2,zero,608 <prvCheckDelayedList+0xc4>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     5fc:	e0bfff17 	ldw	r2,-4(fp)
     600:	11000604 	addi	r4,r2,24
     604:	00015f80 	call	15f8 <uxListRemove>
     608:	00800044 	movi	r2,1
     60c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     610:	e0bffc17 	ldw	r2,-16(fp)
     614:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     618:	e0bfff17 	ldw	r2,-4(fp)
     61c:	10c00b17 	ldw	r3,44(r2)
     620:	d0a01917 	ldw	r2,-32668(gp)
     624:	10c0032e 	bgeu	r2,r3,634 <prvCheckDelayedList+0xf0>
     628:	e0bfff17 	ldw	r2,-4(fp)
     62c:	10800b17 	ldw	r2,44(r2)
     630:	d0a01915 	stw	r2,-32668(gp)
     634:	e0bfff17 	ldw	r2,-4(fp)
     638:	10800b17 	ldw	r2,44(r2)
     63c:	10800524 	muli	r2,r2,20
     640:	1007883a 	mov	r3,r2
     644:	00820034 	movhi	r2,2048
     648:	10897d04 	addi	r2,r2,9716
     64c:	1889883a 	add	r4,r3,r2
     650:	e0bfff17 	ldw	r2,-4(fp)
     654:	11400104 	addi	r5,r2,4
     658:	000149c0 	call	149c <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     65c:	d0a01d17 	ldw	r2,-32652(gp)
     660:	10800017 	ldw	r2,0(r2)
     664:	1004c03a 	cmpne	r2,r2,zero
     668:	103fcf1e 	bne	r2,zero,5a8 <prvCheckDelayedList+0x64>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     66c:	d0a01c17 	ldw	r2,-32656(gp)
     670:	1004c03a 	cmpne	r2,r2,zero
     674:	103fbc1e 	bne	r2,zero,568 <prvCheckDelayedList+0x24>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     678:	d0a01a17 	ldw	r2,-32664(gp)
     67c:	d0a01b15 	stw	r2,-32660(gp)
}
     680:	e037883a 	mov	sp,fp
     684:	dfc00117 	ldw	ra,4(sp)
     688:	df000017 	ldw	fp,0(sp)
     68c:	dec00204 	addi	sp,sp,8
     690:	f800283a 	ret

00000694 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     694:	defffd04 	addi	sp,sp,-12
     698:	dfc00215 	stw	ra,8(sp)
     69c:	df000115 	stw	fp,4(sp)
     6a0:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6a4:	00004700 	call	470 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6a8:	00005440 	call	544 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6ac:	00000606 	br	6c8 <vCoRoutineSchedule+0x34>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6b0:	d0a01917 	ldw	r2,-32668(gp)
     6b4:	1005003a 	cmpeq	r2,r2,zero
     6b8:	10002c1e 	bne	r2,zero,76c <vCoRoutineSchedule+0xd8>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6bc:	d0a01917 	ldw	r2,-32668(gp)
     6c0:	10bfffc4 	addi	r2,r2,-1
     6c4:	d0a01915 	stw	r2,-32668(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6c8:	d0a01917 	ldw	r2,-32668(gp)
     6cc:	10800524 	muli	r2,r2,20
     6d0:	1007883a 	mov	r3,r2
     6d4:	00820034 	movhi	r2,2048
     6d8:	10897d04 	addi	r2,r2,9716
     6dc:	1885883a 	add	r2,r3,r2
     6e0:	10800017 	ldw	r2,0(r2)
     6e4:	1005003a 	cmpeq	r2,r2,zero
     6e8:	103ff11e 	bne	r2,zero,6b0 <vCoRoutineSchedule+0x1c>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     6ec:	d0a01917 	ldw	r2,-32668(gp)
     6f0:	10800524 	muli	r2,r2,20
     6f4:	1007883a 	mov	r3,r2
     6f8:	00820034 	movhi	r2,2048
     6fc:	10897d04 	addi	r2,r2,9716
     700:	1885883a 	add	r2,r3,r2
     704:	e0bfff15 	stw	r2,-4(fp)
     708:	e0bfff17 	ldw	r2,-4(fp)
     70c:	10800117 	ldw	r2,4(r2)
     710:	10c00117 	ldw	r3,4(r2)
     714:	e0bfff17 	ldw	r2,-4(fp)
     718:	10c00115 	stw	r3,4(r2)
     71c:	e0bfff17 	ldw	r2,-4(fp)
     720:	10c00117 	ldw	r3,4(r2)
     724:	e0bfff17 	ldw	r2,-4(fp)
     728:	10800204 	addi	r2,r2,8
     72c:	1880051e 	bne	r3,r2,744 <vCoRoutineSchedule+0xb0>
     730:	e0bfff17 	ldw	r2,-4(fp)
     734:	10800117 	ldw	r2,4(r2)
     738:	10c00117 	ldw	r3,4(r2)
     73c:	e0bfff17 	ldw	r2,-4(fp)
     740:	10c00115 	stw	r3,4(r2)
     744:	e0bfff17 	ldw	r2,-4(fp)
     748:	10800117 	ldw	r2,4(r2)
     74c:	10800317 	ldw	r2,12(r2)
     750:	d0a01815 	stw	r2,-32672(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     754:	d0a01817 	ldw	r2,-32672(gp)
     758:	10c00017 	ldw	r3,0(r2)
     75c:	d1201817 	ldw	r4,-32672(gp)
     760:	d0a01817 	ldw	r2,-32672(gp)
     764:	11400c17 	ldw	r5,48(r2)
     768:	183ee83a 	callr	r3

	return;
}
     76c:	e037883a 	mov	sp,fp
     770:	dfc00117 	ldw	ra,4(sp)
     774:	df000017 	ldw	fp,0(sp)
     778:	dec00204 	addi	sp,sp,8
     77c:	f800283a 	ret

00000780 <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     780:	defffd04 	addi	sp,sp,-12
     784:	dfc00215 	stw	ra,8(sp)
     788:	df000115 	stw	fp,4(sp)
     78c:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     790:	e03fff15 	stw	zero,-4(fp)
     794:	00000a06 	br	7c0 <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     798:	e0bfff17 	ldw	r2,-4(fp)
     79c:	10800524 	muli	r2,r2,20
     7a0:	1007883a 	mov	r3,r2
     7a4:	00820034 	movhi	r2,2048
     7a8:	10897d04 	addi	r2,r2,9716
     7ac:	1889883a 	add	r4,r3,r2
     7b0:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7b4:	e0bfff17 	ldw	r2,-4(fp)
     7b8:	10800044 	addi	r2,r2,1
     7bc:	e0bfff15 	stw	r2,-4(fp)
     7c0:	e0bfff17 	ldw	r2,-4(fp)
     7c4:	108000b0 	cmpltui	r2,r2,2
     7c8:	103ff31e 	bne	r2,zero,798 <prvInitialiseCoRoutineLists+0x18>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     7cc:	01020034 	movhi	r4,2048
     7d0:	21098704 	addi	r4,r4,9756
     7d4:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     7d8:	01020034 	movhi	r4,2048
     7dc:	21098c04 	addi	r4,r4,9776
     7e0:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     7e4:	01020034 	movhi	r4,2048
     7e8:	21099104 	addi	r4,r4,9796
     7ec:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     7f0:	00820034 	movhi	r2,2048
     7f4:	10898704 	addi	r2,r2,9756
     7f8:	d0a01d15 	stw	r2,-32652(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     7fc:	00820034 	movhi	r2,2048
     800:	10898c04 	addi	r2,r2,9776
     804:	d0a01e15 	stw	r2,-32648(gp)
}
     808:	e037883a 	mov	sp,fp
     80c:	dfc00117 	ldw	ra,4(sp)
     810:	df000017 	ldw	fp,0(sp)
     814:	dec00204 	addi	sp,sp,8
     818:	f800283a 	ret

0000081c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     81c:	defffb04 	addi	sp,sp,-20
     820:	dfc00415 	stw	ra,16(sp)
     824:	df000315 	stw	fp,12(sp)
     828:	df000304 	addi	fp,sp,12
     82c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     830:	e0bfff17 	ldw	r2,-4(fp)
     834:	10800317 	ldw	r2,12(r2)
     838:	10800317 	ldw	r2,12(r2)
     83c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     840:	e0bffe17 	ldw	r2,-8(fp)
     844:	11000604 	addi	r4,r2,24
     848:	00015f80 	call	15f8 <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     84c:	e0bffe17 	ldw	r2,-8(fp)
     850:	11400604 	addi	r5,r2,24
     854:	01020034 	movhi	r4,2048
     858:	21099104 	addi	r4,r4,9796
     85c:	000149c0 	call	149c <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     860:	e0bffe17 	ldw	r2,-8(fp)
     864:	10c00b17 	ldw	r3,44(r2)
     868:	d0a01817 	ldw	r2,-32672(gp)
     86c:	10800b17 	ldw	r2,44(r2)
     870:	18800336 	bltu	r3,r2,880 <xCoRoutineRemoveFromEventList+0x64>
	{
		xReturn = pdTRUE;
     874:	00800044 	movi	r2,1
     878:	e0bffd15 	stw	r2,-12(fp)
     87c:	00000106 	br	884 <xCoRoutineRemoveFromEventList+0x68>
	}
	else
	{
		xReturn = pdFALSE;
     880:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     884:	e0bffd17 	ldw	r2,-12(fp)
}
     888:	e037883a 	mov	sp,fp
     88c:	dfc00117 	ldw	ra,4(sp)
     890:	df000017 	ldw	fp,0(sp)
     894:	dec00204 	addi	sp,sp,8
     898:	f800283a 	ret

0000089c <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     89c:	defffd04 	addi	sp,sp,-12
     8a0:	dfc00215 	stw	ra,8(sp)
     8a4:	df000115 	stw	fp,4(sp)
     8a8:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8ac:	01000604 	movi	r4,24
     8b0:	0000fbc0 	call	fbc <pvPortMalloc>
     8b4:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     8b8:	e0bfff17 	ldw	r2,-4(fp)
     8bc:	1005003a 	cmpeq	r2,r2,zero
     8c0:	1000051e 	bne	r2,zero,8d8 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     8c4:	e0bfff17 	ldw	r2,-4(fp)
     8c8:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     8cc:	e0bfff17 	ldw	r2,-4(fp)
     8d0:	11000104 	addi	r4,r2,4
     8d4:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     8d8:	e0bfff17 	ldw	r2,-4(fp)
}
     8dc:	e037883a 	mov	sp,fp
     8e0:	dfc00117 	ldw	ra,4(sp)
     8e4:	df000017 	ldw	fp,0(sp)
     8e8:	dec00204 	addi	sp,sp,8
     8ec:	f800283a 	ret

000008f0 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     8f0:	defff504 	addi	sp,sp,-44
     8f4:	dfc00a15 	stw	ra,40(sp)
     8f8:	df000915 	stw	fp,36(sp)
     8fc:	df000904 	addi	fp,sp,36
     900:	e13ffc15 	stw	r4,-16(fp)
     904:	e17ffd15 	stw	r5,-12(fp)
     908:	e1bffe15 	stw	r6,-8(fp)
     90c:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     910:	e0bffc17 	ldw	r2,-16(fp)
     914:	e0bff915 	stw	r2,-28(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     918:	e03ff715 	stw	zero,-36(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     91c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     920:	e0bff917 	ldw	r2,-28(fp)
     924:	10800017 	ldw	r2,0(r2)
     928:	e0bffb15 	stw	r2,-20(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     92c:	e13ffc17 	ldw	r4,-16(fp)
     930:	e17ffd17 	ldw	r5,-12(fp)
     934:	0000cd80 	call	cd8 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     938:	e0fffb17 	ldw	r3,-20(fp)
     93c:	e0bffd17 	ldw	r2,-12(fp)
     940:	1886b03a 	or	r3,r3,r2
     944:	e0bffe17 	ldw	r2,-8(fp)
     948:	1886703a 	and	r3,r3,r2
     94c:	e0bffe17 	ldw	r2,-8(fp)
     950:	18800d1e 	bne	r3,r2,988 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     954:	e0fffb17 	ldw	r3,-20(fp)
     958:	e0bffd17 	ldw	r2,-12(fp)
     95c:	1884b03a 	or	r2,r3,r2
     960:	e0bffa15 	stw	r2,-24(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     964:	e0bff917 	ldw	r2,-28(fp)
     968:	10c00017 	ldw	r3,0(r2)
     96c:	e0bffe17 	ldw	r2,-8(fp)
     970:	0084303a 	nor	r2,zero,r2
     974:	1886703a 	and	r3,r3,r2
     978:	e0bff917 	ldw	r2,-28(fp)
     97c:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     980:	e03fff15 	stw	zero,-4(fp)
     984:	00000e06 	br	9c0 <xEventGroupSync+0xd0>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     988:	e0bfff17 	ldw	r2,-4(fp)
     98c:	1005003a 	cmpeq	r2,r2,zero
     990:	1000081e 	bne	r2,zero,9b4 <xEventGroupSync+0xc4>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     994:	e0bff917 	ldw	r2,-28(fp)
     998:	11000104 	addi	r4,r2,4
     99c:	e0bffe17 	ldw	r2,-8(fp)
     9a0:	11414034 	orhi	r5,r2,1280
     9a4:	e1bfff17 	ldw	r6,-4(fp)
     9a8:	00035480 	call	3548 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9ac:	e03ffa15 	stw	zero,-24(fp)
     9b0:	00000306 	br	9c0 <xEventGroupSync+0xd0>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     9b4:	e0bff917 	ldw	r2,-28(fp)
     9b8:	10800017 	ldw	r2,0(r2)
     9bc:	e0bffa15 	stw	r2,-24(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     9c0:	00030180 	call	3018 <xTaskResumeAll>
     9c4:	e0bff815 	stw	r2,-32(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     9c8:	e0bfff17 	ldw	r2,-4(fp)
     9cc:	1005003a 	cmpeq	r2,r2,zero
     9d0:	1000221e 	bne	r2,zero,a5c <xEventGroupSync+0x16c>
	{
		if( xAlreadyYielded == pdFALSE )
     9d4:	e0bff817 	ldw	r2,-32(fp)
     9d8:	1004c03a 	cmpne	r2,r2,zero
     9dc:	1000011e 	bne	r2,zero,9e4 <xEventGroupSync+0xf4>
		{
			portYIELD_WITHIN_API();
     9e0:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     9e4:	00041d00 	call	41d0 <uxTaskResetEventItemValue>
     9e8:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     9ec:	e0bffa17 	ldw	r2,-24(fp)
     9f0:	1080802c 	andhi	r2,r2,512
     9f4:	1004c03a 	cmpne	r2,r2,zero
     9f8:	1000131e 	bne	r2,zero,a48 <xEventGroupSync+0x158>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     9fc:	00041140 	call	4114 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff917 	ldw	r2,-28(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bffa15 	stw	r2,-24(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a0c:	e0fffa17 	ldw	r3,-24(fp)
     a10:	e0bffe17 	ldw	r2,-8(fp)
     a14:	1886703a 	and	r3,r3,r2
     a18:	e0bffe17 	ldw	r2,-8(fp)
     a1c:	1880071e 	bne	r3,r2,a3c <xEventGroupSync+0x14c>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a20:	e0bff917 	ldw	r2,-28(fp)
     a24:	10c00017 	ldw	r3,0(r2)
     a28:	e0bffe17 	ldw	r2,-8(fp)
     a2c:	0084303a 	nor	r2,zero,r2
     a30:	1886703a 	and	r3,r3,r2
     a34:	e0bff917 	ldw	r2,-28(fp)
     a38:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a3c:	00041680 	call	4168 <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a40:	00800044 	movi	r2,1
     a44:	e0bff715 	stw	r2,-36(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a48:	e0bffa17 	ldw	r2,-24(fp)
     a4c:	00c04034 	movhi	r3,256
     a50:	18ffffc4 	addi	r3,r3,-1
     a54:	10c4703a 	and	r2,r2,r3
     a58:	e0bffa15 	stw	r2,-24(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a5c:	e0bffa17 	ldw	r2,-24(fp)
}
     a60:	e037883a 	mov	sp,fp
     a64:	dfc00117 	ldw	ra,4(sp)
     a68:	df000017 	ldw	fp,0(sp)
     a6c:	dec00204 	addi	sp,sp,8
     a70:	f800283a 	ret

00000a74 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     a74:	defff304 	addi	sp,sp,-52
     a78:	dfc00c15 	stw	ra,48(sp)
     a7c:	df000b15 	stw	fp,44(sp)
     a80:	df000b04 	addi	fp,sp,44
     a84:	e13ffc15 	stw	r4,-16(fp)
     a88:	e17ffd15 	stw	r5,-12(fp)
     a8c:	e1bffe15 	stw	r6,-8(fp)
     a90:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     a94:	e0bffc17 	ldw	r2,-16(fp)
     a98:	e0bffb15 	stw	r2,-20(fp)
EventBits_t uxReturn, uxControlBits = 0;
     a9c:	e03ff915 	stw	zero,-28(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     aa0:	e03ff615 	stw	zero,-40(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     aa4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     aa8:	e0bffb17 	ldw	r2,-20(fp)
     aac:	10800017 	ldw	r2,0(r2)
     ab0:	e0bff515 	stw	r2,-44(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     ab4:	e13ff517 	ldw	r4,-44(fp)
     ab8:	e17ffd17 	ldw	r5,-12(fp)
     abc:	e1bfff17 	ldw	r6,-4(fp)
     ac0:	0000f440 	call	f44 <prvTestWaitCondition>
     ac4:	e0bff815 	stw	r2,-32(fp)

		if( xWaitConditionMet != pdFALSE )
     ac8:	e0bff817 	ldw	r2,-32(fp)
     acc:	1005003a 	cmpeq	r2,r2,zero
     ad0:	10000e1e 	bne	r2,zero,b0c <xEventGroupWaitBits+0x98>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     ad4:	e0bff517 	ldw	r2,-44(fp)
     ad8:	e0bffa15 	stw	r2,-24(fp)
			xTicksToWait = ( TickType_t ) 0;
     adc:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     ae0:	e0bffe17 	ldw	r2,-8(fp)
     ae4:	1005003a 	cmpeq	r2,r2,zero
     ae8:	1000221e 	bne	r2,zero,b74 <xEventGroupWaitBits+0x100>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     aec:	e0bffb17 	ldw	r2,-20(fp)
     af0:	10c00017 	ldw	r3,0(r2)
     af4:	e0bffd17 	ldw	r2,-12(fp)
     af8:	0084303a 	nor	r2,zero,r2
     afc:	1886703a 	and	r3,r3,r2
     b00:	e0bffb17 	ldw	r2,-20(fp)
     b04:	10c00015 	stw	r3,0(r2)
     b08:	00001a06 	br	b74 <xEventGroupWaitBits+0x100>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b0c:	e0800217 	ldw	r2,8(fp)
     b10:	1004c03a 	cmpne	r2,r2,zero
     b14:	1000031e 	bne	r2,zero,b24 <xEventGroupWaitBits+0xb0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b18:	e0bff517 	ldw	r2,-44(fp)
     b1c:	e0bffa15 	stw	r2,-24(fp)
     b20:	00001406 	br	b74 <xEventGroupWaitBits+0x100>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b24:	e0bffe17 	ldw	r2,-8(fp)
     b28:	1005003a 	cmpeq	r2,r2,zero
     b2c:	1000031e 	bne	r2,zero,b3c <xEventGroupWaitBits+0xc8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b30:	e0bff917 	ldw	r2,-28(fp)
     b34:	10804034 	orhi	r2,r2,256
     b38:	e0bff915 	stw	r2,-28(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b3c:	e0bfff17 	ldw	r2,-4(fp)
     b40:	1005003a 	cmpeq	r2,r2,zero
     b44:	1000031e 	bne	r2,zero,b54 <xEventGroupWaitBits+0xe0>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b48:	e0bff917 	ldw	r2,-28(fp)
     b4c:	10810034 	orhi	r2,r2,1024
     b50:	e0bff915 	stw	r2,-28(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b54:	e0bffb17 	ldw	r2,-20(fp)
     b58:	11000104 	addi	r4,r2,4
     b5c:	e0fffd17 	ldw	r3,-12(fp)
     b60:	e0bff917 	ldw	r2,-28(fp)
     b64:	188ab03a 	or	r5,r3,r2
     b68:	e1800217 	ldw	r6,8(fp)
     b6c:	00035480 	call	3548 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     b70:	e03ffa15 	stw	zero,-24(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     b74:	00030180 	call	3018 <xTaskResumeAll>
     b78:	e0bff715 	stw	r2,-36(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     b7c:	e0800217 	ldw	r2,8(fp)
     b80:	1005003a 	cmpeq	r2,r2,zero
     b84:	1000251e 	bne	r2,zero,c1c <xEventGroupWaitBits+0x1a8>
	{
		if( xAlreadyYielded == pdFALSE )
     b88:	e0bff717 	ldw	r2,-36(fp)
     b8c:	1004c03a 	cmpne	r2,r2,zero
     b90:	1000011e 	bne	r2,zero,b98 <xEventGroupWaitBits+0x124>
		{
			portYIELD_WITHIN_API();
     b94:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     b98:	00041d00 	call	41d0 <uxTaskResetEventItemValue>
     b9c:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     ba0:	e0bffa17 	ldw	r2,-24(fp)
     ba4:	1080802c 	andhi	r2,r2,512
     ba8:	1004c03a 	cmpne	r2,r2,zero
     bac:	1000161e 	bne	r2,zero,c08 <xEventGroupWaitBits+0x194>
		{
			taskENTER_CRITICAL();
     bb0:	00041140 	call	4114 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	10800017 	ldw	r2,0(r2)
     bbc:	e0bffa15 	stw	r2,-24(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     bc0:	e13ffa17 	ldw	r4,-24(fp)
     bc4:	e17ffd17 	ldw	r5,-12(fp)
     bc8:	e1bfff17 	ldw	r6,-4(fp)
     bcc:	0000f440 	call	f44 <prvTestWaitCondition>
     bd0:	1005003a 	cmpeq	r2,r2,zero
     bd4:	10000a1e 	bne	r2,zero,c00 <xEventGroupWaitBits+0x18c>
				{
					if( xClearOnExit != pdFALSE )
     bd8:	e0bffe17 	ldw	r2,-8(fp)
     bdc:	1005003a 	cmpeq	r2,r2,zero
     be0:	1000071e 	bne	r2,zero,c00 <xEventGroupWaitBits+0x18c>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     be4:	e0bffb17 	ldw	r2,-20(fp)
     be8:	10c00017 	ldw	r3,0(r2)
     bec:	e0bffd17 	ldw	r2,-12(fp)
     bf0:	0084303a 	nor	r2,zero,r2
     bf4:	1886703a 	and	r3,r3,r2
     bf8:	e0bffb17 	ldw	r2,-20(fp)
     bfc:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c00:	00041680 	call	4168 <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c04:	e03ff615 	stw	zero,-40(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c08:	e0bffa17 	ldw	r2,-24(fp)
     c0c:	00c04034 	movhi	r3,256
     c10:	18ffffc4 	addi	r3,r3,-1
     c14:	10c4703a 	and	r2,r2,r3
     c18:	e0bffa15 	stw	r2,-24(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c1c:	e0bffa17 	ldw	r2,-24(fp)
}
     c20:	e037883a 	mov	sp,fp
     c24:	dfc00117 	ldw	ra,4(sp)
     c28:	df000017 	ldw	fp,0(sp)
     c2c:	dec00204 	addi	sp,sp,8
     c30:	f800283a 	ret

00000c34 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c34:	defffa04 	addi	sp,sp,-24
     c38:	dfc00515 	stw	ra,20(sp)
     c3c:	df000415 	stw	fp,16(sp)
     c40:	df000404 	addi	fp,sp,16
     c44:	e13ffe15 	stw	r4,-8(fp)
     c48:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c4c:	e0bffe17 	ldw	r2,-8(fp)
     c50:	e0bffd15 	stw	r2,-12(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c54:	00041140 	call	4114 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c58:	e0bffd17 	ldw	r2,-12(fp)
     c5c:	10800017 	ldw	r2,0(r2)
     c60:	e0bffc15 	stw	r2,-16(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c64:	e0bffd17 	ldw	r2,-12(fp)
     c68:	10c00017 	ldw	r3,0(r2)
     c6c:	e0bfff17 	ldw	r2,-4(fp)
     c70:	0084303a 	nor	r2,zero,r2
     c74:	1886703a 	and	r3,r3,r2
     c78:	e0bffd17 	ldw	r2,-12(fp)
     c7c:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c80:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
     c84:	e0bffc17 	ldw	r2,-16(fp)
}
     c88:	e037883a 	mov	sp,fp
     c8c:	dfc00117 	ldw	ra,4(sp)
     c90:	df000017 	ldw	fp,0(sp)
     c94:	dec00204 	addi	sp,sp,8
     c98:	f800283a 	ret

00000c9c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     c9c:	defffb04 	addi	sp,sp,-20
     ca0:	df000415 	stw	fp,16(sp)
     ca4:	df000404 	addi	fp,sp,16
     ca8:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cac:	e0bfff17 	ldw	r2,-4(fp)
     cb0:	e0bffd15 	stw	r2,-12(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cb4:	e03ffe15 	stw	zero,-8(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cb8:	e0bffd17 	ldw	r2,-12(fp)
     cbc:	10800017 	ldw	r2,0(r2)
     cc0:	e0bffc15 	stw	r2,-16(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     cc4:	e0bffc17 	ldw	r2,-16(fp)
}
     cc8:	e037883a 	mov	sp,fp
     ccc:	df000017 	ldw	fp,0(sp)
     cd0:	dec00104 	addi	sp,sp,4
     cd4:	f800283a 	ret

00000cd8 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cd8:	defff304 	addi	sp,sp,-52
     cdc:	dfc00c15 	stw	ra,48(sp)
     ce0:	df000b15 	stw	fp,44(sp)
     ce4:	df000b04 	addi	fp,sp,44
     ce8:	e13ffe15 	stw	r4,-8(fp)
     cec:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     cf0:	e03ff915 	stw	zero,-28(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cf4:	e0bffe17 	ldw	r2,-8(fp)
     cf8:	e0bff615 	stw	r2,-40(fp)
BaseType_t xMatchFound = pdFALSE;
     cfc:	e03ff515 	stw	zero,-44(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d00:	e0bff617 	ldw	r2,-40(fp)
     d04:	10800104 	addi	r2,r2,4
     d08:	e0bffa15 	stw	r2,-24(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d0c:	e0bffa17 	ldw	r2,-24(fp)
     d10:	10800204 	addi	r2,r2,8
     d14:	e0bffb15 	stw	r2,-20(fp)
	vTaskSuspendAll();
     d18:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d1c:	e0bffa17 	ldw	r2,-24(fp)
     d20:	10800317 	ldw	r2,12(r2)
     d24:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d28:	e0bff617 	ldw	r2,-40(fp)
     d2c:	10c00017 	ldw	r3,0(r2)
     d30:	e0bfff17 	ldw	r2,-4(fp)
     d34:	1886b03a 	or	r3,r3,r2
     d38:	e0bff617 	ldw	r2,-40(fp)
     d3c:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d40:	00003606 	br	e1c <xEventGroupSetBits+0x144>
		{
			pxNext = listGET_NEXT( pxListItem );
     d44:	e0bffd17 	ldw	r2,-12(fp)
     d48:	10800117 	ldw	r2,4(r2)
     d4c:	e0bffc15 	stw	r2,-16(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d50:	e0bffd17 	ldw	r2,-12(fp)
     d54:	10800017 	ldw	r2,0(r2)
     d58:	e0bff815 	stw	r2,-32(fp)
			xMatchFound = pdFALSE;
     d5c:	e03ff515 	stw	zero,-44(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d60:	e0bff817 	ldw	r2,-32(fp)
     d64:	10bfc02c 	andhi	r2,r2,65280
     d68:	e0bff715 	stw	r2,-36(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d6c:	e0fff817 	ldw	r3,-32(fp)
     d70:	00804034 	movhi	r2,256
     d74:	10bfffc4 	addi	r2,r2,-1
     d78:	1884703a 	and	r2,r3,r2
     d7c:	e0bff815 	stw	r2,-32(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d80:	e0bff717 	ldw	r2,-36(fp)
     d84:	1081002c 	andhi	r2,r2,1024
     d88:	1004c03a 	cmpne	r2,r2,zero
     d8c:	1000091e 	bne	r2,zero,db4 <xEventGroupSetBits+0xdc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     d90:	e0bff617 	ldw	r2,-40(fp)
     d94:	10c00017 	ldw	r3,0(r2)
     d98:	e0bff817 	ldw	r2,-32(fp)
     d9c:	1884703a 	and	r2,r3,r2
     da0:	1005003a 	cmpeq	r2,r2,zero
     da4:	10000b1e 	bne	r2,zero,dd4 <xEventGroupSetBits+0xfc>
				{
					xMatchFound = pdTRUE;
     da8:	00800044 	movi	r2,1
     dac:	e0bff515 	stw	r2,-44(fp)
     db0:	00000806 	br	dd4 <xEventGroupSetBits+0xfc>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     db4:	e0bff617 	ldw	r2,-40(fp)
     db8:	10c00017 	ldw	r3,0(r2)
     dbc:	e0bff817 	ldw	r2,-32(fp)
     dc0:	1886703a 	and	r3,r3,r2
     dc4:	e0bff817 	ldw	r2,-32(fp)
     dc8:	1880021e 	bne	r3,r2,dd4 <xEventGroupSetBits+0xfc>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     dcc:	00800044 	movi	r2,1
     dd0:	e0bff515 	stw	r2,-44(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     dd4:	e0bff517 	ldw	r2,-44(fp)
     dd8:	1005003a 	cmpeq	r2,r2,zero
     ddc:	10000d1e 	bne	r2,zero,e14 <xEventGroupSetBits+0x13c>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     de0:	e0bff717 	ldw	r2,-36(fp)
     de4:	1080402c 	andhi	r2,r2,256
     de8:	1005003a 	cmpeq	r2,r2,zero
     dec:	1000041e 	bne	r2,zero,e00 <xEventGroupSetBits+0x128>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     df0:	e0bff917 	ldw	r2,-28(fp)
     df4:	e0fff817 	ldw	r3,-32(fp)
     df8:	10c4b03a 	or	r2,r2,r3
     dfc:	e0bff915 	stw	r2,-28(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e00:	e0bff617 	ldw	r2,-40(fp)
     e04:	10800017 	ldw	r2,0(r2)
     e08:	11408034 	orhi	r5,r2,512
     e0c:	e13ffd17 	ldw	r4,-12(fp)
     e10:	00037040 	call	3704 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e14:	e0bffc17 	ldw	r2,-16(fp)
     e18:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e1c:	e0fffd17 	ldw	r3,-12(fp)
     e20:	e0bffb17 	ldw	r2,-20(fp)
     e24:	18bfc71e 	bne	r3,r2,d44 <xEventGroupSetBits+0x6c>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e28:	e0bff617 	ldw	r2,-40(fp)
     e2c:	10c00017 	ldw	r3,0(r2)
     e30:	e0bff917 	ldw	r2,-28(fp)
     e34:	0084303a 	nor	r2,zero,r2
     e38:	1886703a 	and	r3,r3,r2
     e3c:	e0bff617 	ldw	r2,-40(fp)
     e40:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e44:	00030180 	call	3018 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e48:	e0bff617 	ldw	r2,-40(fp)
     e4c:	10800017 	ldw	r2,0(r2)
}
     e50:	e037883a 	mov	sp,fp
     e54:	dfc00117 	ldw	ra,4(sp)
     e58:	df000017 	ldw	fp,0(sp)
     e5c:	dec00204 	addi	sp,sp,8
     e60:	f800283a 	ret

00000e64 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e64:	defffb04 	addi	sp,sp,-20
     e68:	dfc00415 	stw	ra,16(sp)
     e6c:	df000315 	stw	fp,12(sp)
     e70:	df000304 	addi	fp,sp,12
     e74:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e78:	e0bfff17 	ldw	r2,-4(fp)
     e7c:	e0bffe15 	stw	r2,-8(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e80:	e0bffe17 	ldw	r2,-8(fp)
     e84:	10800104 	addi	r2,r2,4
     e88:	e0bffd15 	stw	r2,-12(fp)

	vTaskSuspendAll();
     e8c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     e90:	00000406 	br	ea4 <vEventGroupDelete+0x40>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     e94:	e0bffd17 	ldw	r2,-12(fp)
     e98:	11000317 	ldw	r4,12(r2)
     e9c:	01408034 	movhi	r5,512
     ea0:	00037040 	call	3704 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea4:	e0bffd17 	ldw	r2,-12(fp)
     ea8:	10800017 	ldw	r2,0(r2)
     eac:	1004c03a 	cmpne	r2,r2,zero
     eb0:	103ff81e 	bne	r2,zero,e94 <vEventGroupDelete+0x30>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     eb4:	e13ffe17 	ldw	r4,-8(fp)
     eb8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ebc:	00030180 	call	3018 <xTaskResumeAll>
}
     ec0:	e037883a 	mov	sp,fp
     ec4:	dfc00117 	ldw	ra,4(sp)
     ec8:	df000017 	ldw	fp,0(sp)
     ecc:	dec00204 	addi	sp,sp,8
     ed0:	f800283a 	ret

00000ed4 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ed4:	defffc04 	addi	sp,sp,-16
     ed8:	dfc00315 	stw	ra,12(sp)
     edc:	df000215 	stw	fp,8(sp)
     ee0:	df000204 	addi	fp,sp,8
     ee4:	e13ffe15 	stw	r4,-8(fp)
     ee8:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     eec:	e13ffe17 	ldw	r4,-8(fp)
     ef0:	e17fff17 	ldw	r5,-4(fp)
     ef4:	0000cd80 	call	cd8 <xEventGroupSetBits>
}
     ef8:	e037883a 	mov	sp,fp
     efc:	dfc00117 	ldw	ra,4(sp)
     f00:	df000017 	ldw	fp,0(sp)
     f04:	dec00204 	addi	sp,sp,8
     f08:	f800283a 	ret

00000f0c <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f0c:	defffc04 	addi	sp,sp,-16
     f10:	dfc00315 	stw	ra,12(sp)
     f14:	df000215 	stw	fp,8(sp)
     f18:	df000204 	addi	fp,sp,8
     f1c:	e13ffe15 	stw	r4,-8(fp)
     f20:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f24:	e13ffe17 	ldw	r4,-8(fp)
     f28:	e17fff17 	ldw	r5,-4(fp)
     f2c:	0000c340 	call	c34 <xEventGroupClearBits>
}
     f30:	e037883a 	mov	sp,fp
     f34:	dfc00117 	ldw	ra,4(sp)
     f38:	df000017 	ldw	fp,0(sp)
     f3c:	dec00204 	addi	sp,sp,8
     f40:	f800283a 	ret

00000f44 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f44:	defffb04 	addi	sp,sp,-20
     f48:	df000415 	stw	fp,16(sp)
     f4c:	df000404 	addi	fp,sp,16
     f50:	e13ffd15 	stw	r4,-12(fp)
     f54:	e17ffe15 	stw	r5,-8(fp)
     f58:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f5c:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f60:	e0bfff17 	ldw	r2,-4(fp)
     f64:	1004c03a 	cmpne	r2,r2,zero
     f68:	1000081e 	bne	r2,zero,f8c <prvTestWaitCondition+0x48>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f6c:	e0fffd17 	ldw	r3,-12(fp)
     f70:	e0bffe17 	ldw	r2,-8(fp)
     f74:	1884703a 	and	r2,r3,r2
     f78:	1005003a 	cmpeq	r2,r2,zero
     f7c:	10000a1e 	bne	r2,zero,fa8 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
     f80:	00800044 	movi	r2,1
     f84:	e0bffc15 	stw	r2,-16(fp)
     f88:	00000706 	br	fa8 <prvTestWaitCondition+0x64>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     f8c:	e0fffd17 	ldw	r3,-12(fp)
     f90:	e0bffe17 	ldw	r2,-8(fp)
     f94:	1886703a 	and	r3,r3,r2
     f98:	e0bffe17 	ldw	r2,-8(fp)
     f9c:	1880021e 	bne	r3,r2,fa8 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
     fa0:	00800044 	movi	r2,1
     fa4:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fa8:	e0bffc17 	ldw	r2,-16(fp)
}
     fac:	e037883a 	mov	sp,fp
     fb0:	df000017 	ldw	fp,0(sp)
     fb4:	dec00104 	addi	sp,sp,4
     fb8:	f800283a 	ret

00000fbc <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fbc:	defff904 	addi	sp,sp,-28
     fc0:	dfc00615 	stw	ra,24(sp)
     fc4:	df000515 	stw	fp,20(sp)
     fc8:	df000504 	addi	fp,sp,20
     fcc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fd0:	e03ffb15 	stw	zero,-20(fp)

        vTaskSuspendAll();
     fd4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fd8:	d0a01f17 	ldw	r2,-32644(gp)
     fdc:	1004c03a 	cmpne	r2,r2,zero
     fe0:	1000011e 	bne	r2,zero,fe8 <pvPortMalloc+0x2c>
                {
                        prvHeapInit();
     fe4:	000120c0 	call	120c <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     fe8:	e0bfff17 	ldw	r2,-4(fp)
     fec:	1005003a 	cmpeq	r2,r2,zero
     ff0:	10000e1e 	bne	r2,zero,102c <pvPortMalloc+0x70>
                {
                        xWantedSize += heapSTRUCT_SIZE;
     ff4:	d0a0000b 	ldhu	r2,-32768(gp)
     ff8:	10ffffcc 	andi	r3,r2,65535
     ffc:	e0bfff17 	ldw	r2,-4(fp)
    1000:	10c5883a 	add	r2,r2,r3
    1004:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1008:	e0bfff17 	ldw	r2,-4(fp)
    100c:	108000cc 	andi	r2,r2,3
    1010:	1005003a 	cmpeq	r2,r2,zero
    1014:	1000051e 	bne	r2,zero,102c <pvPortMalloc+0x70>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1018:	e0ffff17 	ldw	r3,-4(fp)
    101c:	00bfff04 	movi	r2,-4
    1020:	1884703a 	and	r2,r3,r2
    1024:	10800104 	addi	r2,r2,4
    1028:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    102c:	e0bfff17 	ldw	r2,-4(fp)
    1030:	1005003a 	cmpeq	r2,r2,zero
    1034:	10003f1e 	bne	r2,zero,1134 <pvPortMalloc+0x178>
    1038:	d0e00117 	ldw	r3,-32764(gp)
    103c:	e0bfff17 	ldw	r2,-4(fp)
    1040:	10c03c2e 	bgeu	r2,r3,1134 <pvPortMalloc+0x178>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    1044:	d0a02004 	addi	r2,gp,-32640
    1048:	e0bffd15 	stw	r2,-12(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    104c:	d0a02017 	ldw	r2,-32640(gp)
    1050:	e0bffe15 	stw	r2,-8(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1054:	00000506 	br	106c <pvPortMalloc+0xb0>
                        {
                                pxPreviousBlock = pxBlock;
    1058:	e0bffe17 	ldw	r2,-8(fp)
    105c:	e0bffd15 	stw	r2,-12(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1060:	e0bffe17 	ldw	r2,-8(fp)
    1064:	10800017 	ldw	r2,0(r2)
    1068:	e0bffe15 	stw	r2,-8(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    106c:	e0bffe17 	ldw	r2,-8(fp)
    1070:	10c00117 	ldw	r3,4(r2)
    1074:	e0bfff17 	ldw	r2,-4(fp)
    1078:	1880042e 	bgeu	r3,r2,108c <pvPortMalloc+0xd0>
    107c:	e0bffe17 	ldw	r2,-8(fp)
    1080:	10800017 	ldw	r2,0(r2)
    1084:	1004c03a 	cmpne	r2,r2,zero
    1088:	103ff31e 	bne	r2,zero,1058 <pvPortMalloc+0x9c>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    108c:	d0e01f17 	ldw	r3,-32644(gp)
    1090:	e0bffe17 	ldw	r2,-8(fp)
    1094:	10c02726 	beq	r2,r3,1134 <pvPortMalloc+0x178>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    1098:	e0bffd17 	ldw	r2,-12(fp)
    109c:	10800017 	ldw	r2,0(r2)
    10a0:	1007883a 	mov	r3,r2
    10a4:	d0a0000b 	ldhu	r2,-32768(gp)
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffb15 	stw	r2,-20(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffe17 	ldw	r2,-8(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffd17 	ldw	r2,-12(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffe17 	ldw	r2,-8(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	d0a0000b 	ldhu	r2,-32768(gp)
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x164>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffe17 	ldw	r3,-8(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffc15 	stw	r2,-16(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffe17 	ldw	r2,-8(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffc17 	ldw	r2,-16(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0fffe17 	ldw	r3,-8(fp)
    1110:	e0bfff17 	ldw	r2,-4(fp)
    1114:	18800115 	stw	r2,4(r3)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffc17 	ldw	r4,-16(fp)
    111c:	00012cc0 	call	12cc <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffe17 	ldw	r2,-8(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	00030180 	call	3018 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffb17 	ldw	r2,-20(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffe15 	stw	r2,-8(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	1005003a 	cmpeq	r2,r2,zero
    1174:	1000111e 	bne	r2,zero,11bc <vPortFree+0x6c>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1178:	d0a0000b 	ldhu	r2,-32768(gp)
    117c:	10bfffcc 	andi	r2,r2,65535
    1180:	1007883a 	mov	r3,r2
    1184:	e0bffe17 	ldw	r2,-8(fp)
    1188:	10c5c83a 	sub	r2,r2,r3
    118c:	e0bffe15 	stw	r2,-8(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    1190:	e0bffe17 	ldw	r2,-8(fp)
    1194:	e0bffd15 	stw	r2,-12(fp)

                vTaskSuspendAll();
    1198:	0002ff00 	call	2ff0 <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    119c:	e0bffd17 	ldw	r2,-12(fp)
    11a0:	10c00117 	ldw	r3,4(r2)
    11a4:	d0a00217 	ldw	r2,-32760(gp)
    11a8:	1885883a 	add	r2,r3,r2
    11ac:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11b0:	e13ffd17 	ldw	r4,-12(fp)
    11b4:	00012cc0 	call	12cc <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b8:	00030180 	call	3018 <xTaskResumeAll>
        }
}
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	e037883a 	mov	sp,fp
    1200:	df000017 	ldw	fp,0(sp)
    1204:	dec00104 	addi	sp,sp,4
    1208:	f800283a 	ret

0000120c <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    120c:	defffd04 	addi	sp,sp,-12
    1210:	df000215 	stw	fp,8(sp)
    1214:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    1218:	00820034 	movhi	r2,2048
    121c:	10899604 	addi	r2,r2,9816
    1220:	d0a02015 	stw	r2,-32640(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1224:	00820034 	movhi	r2,2048
    1228:	10895d04 	addi	r2,r2,9588
    122c:	10000015 	stw	zero,0(r2)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    1230:	d0a00117 	ldw	r2,-32764(gp)
    1234:	1007883a 	mov	r3,r2
    1238:	00820034 	movhi	r2,2048
    123c:	10899604 	addi	r2,r2,9816
    1240:	1885883a 	add	r2,r3,r2
    1244:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1248:	d0a0000b 	ldhu	r2,-32768(gp)
    124c:	10bfffcc 	andi	r2,r2,65535
    1250:	1007883a 	mov	r3,r2
    1254:	e0bffe17 	ldw	r2,-8(fp)
    1258:	10c5c83a 	sub	r2,r2,r3
    125c:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    1260:	e0bffe17 	ldw	r2,-8(fp)
    1264:	d0a01f15 	stw	r2,-32644(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1268:	d0a01f17 	ldw	r2,-32644(gp)
    126c:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    1270:	d0a01f17 	ldw	r2,-32644(gp)
    1274:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1278:	00820034 	movhi	r2,2048
    127c:	10899604 	addi	r2,r2,9816
    1280:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1284:	d0e00117 	ldw	r3,-32764(gp)
    1288:	d0a0000b 	ldhu	r2,-32768(gp)
    128c:	10bfffcc 	andi	r2,r2,65535
    1290:	1887c83a 	sub	r3,r3,r2
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e01f17 	ldw	r3,-32644(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	d0a0000b 	ldhu	r2,-32768(gp)
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	e037883a 	mov	sp,fp
    12c0:	df000017 	ldw	fp,0(sp)
    12c4:	dec00104 	addi	sp,sp,4
    12c8:	f800283a 	ret

000012cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12cc:	defffc04 	addi	sp,sp,-16
    12d0:	df000315 	stw	fp,12(sp)
    12d4:	df000304 	addi	fp,sp,12
    12d8:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12dc:	d0a02004 	addi	r2,gp,-32640
    12e0:	e0bffe15 	stw	r2,-8(fp)
    12e4:	00000306 	br	12f4 <prvInsertBlockIntoFreeList+0x28>
    12e8:	e0bffe17 	ldw	r2,-8(fp)
    12ec:	10800017 	ldw	r2,0(r2)
    12f0:	e0bffe15 	stw	r2,-8(fp)
    12f4:	e0bffe17 	ldw	r2,-8(fp)
    12f8:	10c00017 	ldw	r3,0(r2)
    12fc:	e0bfff17 	ldw	r2,-4(fp)
    1300:	18bff936 	bltu	r3,r2,12e8 <prvInsertBlockIntoFreeList+0x1c>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1304:	e0bffe17 	ldw	r2,-8(fp)
    1308:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    130c:	e0bffe17 	ldw	r2,-8(fp)
    1310:	10800117 	ldw	r2,4(r2)
    1314:	1007883a 	mov	r3,r2
    1318:	e0bffd17 	ldw	r2,-12(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x80>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffe17 	ldw	r2,-8(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffe17 	ldw	r2,-8(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffe17 	ldw	r2,-8(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	1007883a 	mov	r3,r2
    1360:	e0bffd17 	ldw	r2,-12(fp)
    1364:	1887883a 	add	r3,r3,r2
    1368:	e0bffe17 	ldw	r2,-8(fp)
    136c:	10800017 	ldw	r2,0(r2)
    1370:	1880161e 	bne	r3,r2,13cc <prvInsertBlockIntoFreeList+0x100>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1374:	e0bffe17 	ldw	r2,-8(fp)
    1378:	10c00017 	ldw	r3,0(r2)
    137c:	d0a01f17 	ldw	r2,-32644(gp)
    1380:	18800e26 	beq	r3,r2,13bc <prvInsertBlockIntoFreeList+0xf0>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1384:	e0bfff17 	ldw	r2,-4(fp)
    1388:	10c00117 	ldw	r3,4(r2)
    138c:	e0bffe17 	ldw	r2,-8(fp)
    1390:	10800017 	ldw	r2,0(r2)
    1394:	10800117 	ldw	r2,4(r2)
    1398:	1887883a 	add	r3,r3,r2
    139c:	e0bfff17 	ldw	r2,-4(fp)
    13a0:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a4:	e0bffe17 	ldw	r2,-8(fp)
    13a8:	10800017 	ldw	r2,0(r2)
    13ac:	10c00017 	ldw	r3,0(r2)
    13b0:	e0bfff17 	ldw	r2,-4(fp)
    13b4:	10c00015 	stw	r3,0(r2)
    13b8:	00000806 	br	13dc <prvInsertBlockIntoFreeList+0x110>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13bc:	d0e01f17 	ldw	r3,-32644(gp)
    13c0:	e0bfff17 	ldw	r2,-4(fp)
    13c4:	10c00015 	stw	r3,0(r2)
    13c8:	00000406 	br	13dc <prvInsertBlockIntoFreeList+0x110>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13cc:	e0bffe17 	ldw	r2,-8(fp)
    13d0:	10c00017 	ldw	r3,0(r2)
    13d4:	e0bfff17 	ldw	r2,-4(fp)
    13d8:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13dc:	e0fffe17 	ldw	r3,-8(fp)
    13e0:	e0bfff17 	ldw	r2,-4(fp)
    13e4:	18800326 	beq	r3,r2,13f4 <prvInsertBlockIntoFreeList+0x128>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e8:	e0fffe17 	ldw	r3,-8(fp)
    13ec:	e0bfff17 	ldw	r2,-4(fp)
    13f0:	18800015 	stw	r2,0(r3)
        }
}
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10800204 	addi	r2,r2,8
    141c:	1007883a 	mov	r3,r2
    1420:	e0bfff17 	ldw	r2,-4(fp)
    1424:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1428:	e0ffff17 	ldw	r3,-4(fp)
    142c:	00bfffc4 	movi	r2,-1
    1430:	18800215 	stw	r2,8(r3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1434:	e0bfff17 	ldw	r2,-4(fp)
    1438:	10800204 	addi	r2,r2,8
    143c:	1007883a 	mov	r3,r2
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10800204 	addi	r2,r2,8
    1450:	1007883a 	mov	r3,r2
    1454:	e0bfff17 	ldw	r2,-4(fp)
    1458:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    145c:	e0bfff17 	ldw	r2,-4(fp)
    1460:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1464:	e037883a 	mov	sp,fp
    1468:	df000017 	ldw	fp,0(sp)
    146c:	dec00104 	addi	sp,sp,4
    1470:	f800283a 	ret

00001474 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    1474:	defffe04 	addi	sp,sp,-8
    1478:	df000115 	stw	fp,4(sp)
    147c:	df000104 	addi	fp,sp,4
    1480:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    1484:	e0bfff17 	ldw	r2,-4(fp)
    1488:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    148c:	e037883a 	mov	sp,fp
    1490:	df000017 	ldw	fp,0(sp)
    1494:	dec00104 	addi	sp,sp,4
    1498:	f800283a 	ret

0000149c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    149c:	defffc04 	addi	sp,sp,-16
    14a0:	df000315 	stw	fp,12(sp)
    14a4:	df000304 	addi	fp,sp,12
    14a8:	e13ffe15 	stw	r4,-8(fp)
    14ac:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14b0:	e0bffe17 	ldw	r2,-8(fp)
    14b4:	10800117 	ldw	r2,4(r2)
    14b8:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14bc:	e0ffff17 	ldw	r3,-4(fp)
    14c0:	e0bffd17 	ldw	r2,-12(fp)
    14c4:	18800115 	stw	r2,4(r3)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c8:	e0bffd17 	ldw	r2,-12(fp)
    14cc:	10c00217 	ldw	r3,8(r2)
    14d0:	e0bfff17 	ldw	r2,-4(fp)
    14d4:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d8:	e0bffd17 	ldw	r2,-12(fp)
    14dc:	10c00217 	ldw	r3,8(r2)
    14e0:	e0bfff17 	ldw	r2,-4(fp)
    14e4:	18800115 	stw	r2,4(r3)
	pxIndex->pxPrevious = pxNewListItem;
    14e8:	e0fffd17 	ldw	r3,-12(fp)
    14ec:	e0bfff17 	ldw	r2,-4(fp)
    14f0:	18800215 	stw	r2,8(r3)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f4:	e0ffff17 	ldw	r3,-4(fp)
    14f8:	e0bffe17 	ldw	r2,-8(fp)
    14fc:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    1500:	e0bffe17 	ldw	r2,-8(fp)
    1504:	10800017 	ldw	r2,0(r2)
    1508:	10c00044 	addi	r3,r2,1
    150c:	e0bffe17 	ldw	r2,-8(fp)
    1510:	10c00015 	stw	r3,0(r2)
}
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffc15 	stw	r2,-16(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffc17 	ldw	r2,-16(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffd15 	stw	r2,-12(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffd15 	stw	r2,-12(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffd17 	ldw	r2,-12(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffd15 	stw	r2,-12(fp)
    157c:	e0bffd17 	ldw	r2,-12(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10c00017 	ldw	r3,0(r2)
    1588:	e0bffc17 	ldw	r2,-16(fp)
    158c:	10fff82e 	bgeu	r2,r3,1570 <vListInsert+0x4c>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffd17 	ldw	r2,-12(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10c00117 	ldw	r3,4(r2)
    15a8:	e0bfff17 	ldw	r2,-4(fp)
    15ac:	18800215 	stw	r2,8(r3)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0ffff17 	ldw	r3,-4(fp)
    15b4:	e0bffd17 	ldw	r2,-12(fp)
    15b8:	18800215 	stw	r2,8(r3)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0fffd17 	ldw	r3,-12(fp)
    15c0:	e0bfff17 	ldw	r2,-4(fp)
    15c4:	18800115 	stw	r2,4(r3)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0ffff17 	ldw	r3,-4(fp)
    15cc:	e0bffe17 	ldw	r2,-8(fp)
    15d0:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	e037883a 	mov	sp,fp
    15ec:	df000017 	ldw	fp,0(sp)
    15f0:	dec00104 	addi	sp,sp,4
    15f4:	f800283a 	ret

000015f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15f8:	defffd04 	addi	sp,sp,-12
    15fc:	df000215 	stw	fp,8(sp)
    1600:	df000204 	addi	fp,sp,8
    1604:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    1608:	e0bfff17 	ldw	r2,-4(fp)
    160c:	10800417 	ldw	r2,16(r2)
    1610:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1614:	e0bfff17 	ldw	r2,-4(fp)
    1618:	10c00117 	ldw	r3,4(r2)
    161c:	e0bfff17 	ldw	r2,-4(fp)
    1620:	10800217 	ldw	r2,8(r2)
    1624:	18800215 	stw	r2,8(r3)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1628:	e0bfff17 	ldw	r2,-4(fp)
    162c:	10c00217 	ldw	r3,8(r2)
    1630:	e0bfff17 	ldw	r2,-4(fp)
    1634:	10800117 	ldw	r2,4(r2)
    1638:	18800115 	stw	r2,4(r3)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    163c:	e0bffe17 	ldw	r2,-8(fp)
    1640:	10c00117 	ldw	r3,4(r2)
    1644:	e0bfff17 	ldw	r2,-4(fp)
    1648:	1880041e 	bne	r3,r2,165c <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    164c:	e0bfff17 	ldw	r2,-4(fp)
    1650:	10c00217 	ldw	r3,8(r2)
    1654:	e0bffe17 	ldw	r2,-8(fp)
    1658:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    165c:	e0bfff17 	ldw	r2,-4(fp)
    1660:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1664:	e0bffe17 	ldw	r2,-8(fp)
    1668:	10800017 	ldw	r2,0(r2)
    166c:	10ffffc4 	addi	r3,r2,-1
    1670:	e0bffe17 	ldw	r2,-8(fp)
    1674:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    1678:	e0bffe17 	ldw	r2,-8(fp)
    167c:	10800017 	ldw	r2,0(r2)
}
    1680:	e037883a 	mov	sp,fp
    1684:	df000017 	ldw	fp,0(sp)
    1688:	dec00104 	addi	sp,sp,4
    168c:	f800283a 	ret

00001690 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1690:	defffc04 	addi	sp,sp,-16
    1694:	dfc00315 	stw	ra,12(sp)
    1698:	df000215 	stw	fp,8(sp)
    169c:	df000204 	addi	fp,sp,8
    16a0:	e13ffe15 	stw	r4,-8(fp)
    16a4:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16a8:	01020034 	movhi	r4,2048
    16ac:	21000004 	addi	r4,r4,0
    16b0:	e17fff17 	ldw	r5,-4(fp)
    16b4:	00055140 	call	5514 <printf>
}
    16b8:	e037883a 	mov	sp,fp
    16bc:	dfc00117 	ldw	ra,4(sp)
    16c0:	df000017 	ldw	fp,0(sp)
    16c4:	dec00204 	addi	sp,sp,8
    16c8:	f800283a 	ret

000016cc <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16cc:	defffe04 	addi	sp,sp,-8
    16d0:	df000115 	stw	fp,4(sp)
    16d4:	df000104 	addi	fp,sp,4
    16d8:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16dc:	e0bfff17 	ldw	r2,-4(fp)
    16e0:	16800015 	stw	gp,0(r2)
}
    16e4:	e037883a 	mov	sp,fp
    16e8:	df000017 	ldw	fp,0(sp)
    16ec:	dec00104 	addi	sp,sp,4
    16f0:	f800283a 	ret

000016f4 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    16f4:	defff904 	addi	sp,sp,-28
    16f8:	dfc00615 	stw	ra,24(sp)
    16fc:	df000515 	stw	fp,20(sp)
    1700:	df000504 	addi	fp,sp,20
    1704:	e13ffd15 	stw	r4,-12(fp)
    1708:	e17ffe15 	stw	r5,-8(fp)
    170c:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    1710:	e0bffd17 	ldw	r2,-12(fp)
    1714:	10bfff04 	addi	r2,r2,-4
    1718:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    171c:	e13ffc04 	addi	r4,fp,-16
    1720:	00016cc0 	call	16cc <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1724:	e0fffd17 	ldw	r3,-12(fp)
    1728:	00b7abb4 	movhi	r2,57006
    172c:	10afbbc4 	addi	r2,r2,-16657
    1730:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1734:	e0bffd17 	ldw	r2,-12(fp)
    1738:	10bfff04 	addi	r2,r2,-4
    173c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1740:	e0bffb17 	ldw	r2,-20(fp)
    1744:	1007883a 	mov	r3,r2
    1748:	e0bffd17 	ldw	r2,-12(fp)
    174c:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1750:	e0bffd17 	ldw	r2,-12(fp)
    1754:	10bfff04 	addi	r2,r2,-4
    1758:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    175c:	e0fffc17 	ldw	r3,-16(fp)
    1760:	e0bffd17 	ldw	r2,-12(fp)
    1764:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1768:	e0bffd17 	ldw	r2,-12(fp)
    176c:	10bff704 	addi	r2,r2,-36
    1770:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1774:	e0bffe17 	ldw	r2,-8(fp)
    1778:	1007883a 	mov	r3,r2
    177c:	e0bffd17 	ldw	r2,-12(fp)
    1780:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10bfff04 	addi	r2,r2,-4
    178c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1790:	e0fffd17 	ldw	r3,-12(fp)
    1794:	00800044 	movi	r2,1
    1798:	18800015 	stw	r2,0(r3)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    179c:	e0bffd17 	ldw	r2,-12(fp)
    17a0:	10bff404 	addi	r2,r2,-48
    17a4:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17a8:	e0bfff17 	ldw	r2,-4(fp)
    17ac:	1007883a 	mov	r3,r2
    17b0:	e0bffd17 	ldw	r2,-12(fp)
    17b4:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17b8:	e0bffd17 	ldw	r2,-12(fp)
    17bc:	10bffb04 	addi	r2,r2,-20
    17c0:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c4:	e0bffd17 	ldw	r2,-12(fp)
}
    17c8:	e037883a 	mov	sp,fp
    17cc:	dfc00117 	ldw	ra,4(sp)
    17d0:	df000017 	ldw	fp,0(sp)
    17d4:	dec00204 	addi	sp,sp,8
    17d8:	f800283a 	ret

000017dc <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17dc:	defffe04 	addi	sp,sp,-8
    17e0:	dfc00115 	stw	ra,4(sp)
    17e4:	df000015 	stw	fp,0(sp)
    17e8:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17ec:	00018300 	call	1830 <prvSetupTimerInterrupt>
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f0:	00800034 	movhi	r2,0
    17f4:	10803104 	addi	r2,r2,196
    17f8:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    17fc:	0005883a 	mov	r2,zero
}
    1800:	e037883a 	mov	sp,fp
    1804:	dfc00117 	ldw	ra,4(sp)
    1808:	df000017 	ldw	fp,0(sp)
    180c:	dec00204 	addi	sp,sp,8
    1810:	f800283a 	ret

00001814 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1814:	deffff04 	addi	sp,sp,-4
    1818:	df000015 	stw	fp,0(sp)
    181c:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1820:	e037883a 	mov	sp,fp
    1824:	df000017 	ldw	fp,0(sp)
    1828:	dec00104 	addi	sp,sp,4
    182c:	f800283a 	ret

00001830 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1830:	defffe04 	addi	sp,sp,-8
    1834:	dfc00115 	stw	ra,4(sp)
    1838:	df000015 	stw	fp,0(sp)
    183c:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1840:	0009883a 	mov	r4,zero
    1844:	000b883a 	mov	r5,zero
    1848:	01800034 	movhi	r6,0
    184c:	31863204 	addi	r6,r6,6344
    1850:	00019140 	call	1914 <alt_irq_register>
    1854:	10bffa98 	cmpnei	r2,r2,-22
    1858:	1000021e 	bne	r2,zero,1864 <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    185c:	003da03a 	break	0
    1860:	00001006 	br	18a4 <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    1864:	00c00134 	movhi	r3,4
    1868:	18cc1104 	addi	r3,r3,12356
    186c:	00800204 	movi	r2,8
    1870:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    1874:	00c00134 	movhi	r3,4
    1878:	18cc1204 	addi	r3,r3,12360
    187c:	00a1a814 	movui	r2,34464
    1880:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    1884:	00c00134 	movhi	r3,4
    1888:	18cc1304 	addi	r3,r3,12364
    188c:	00800044 	movi	r2,1
    1890:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    1894:	00c00134 	movhi	r3,4
    1898:	18cc1104 	addi	r3,r3,12356
    189c:	008001c4 	movi	r2,7
    18a0:	18800035 	stwio	r2,0(r3)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18a4:	00c00134 	movhi	r3,4
    18a8:	18cc1004 	addi	r3,r3,12352
    18ac:	00bfff84 	movi	r2,-2
    18b0:	18800035 	stwio	r2,0(r3)
}
    18b4:	e037883a 	mov	sp,fp
    18b8:	dfc00117 	ldw	ra,4(sp)
    18bc:	df000017 	ldw	fp,0(sp)
    18c0:	dec00204 	addi	sp,sp,8
    18c4:	f800283a 	ret

000018c8 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18c8:	defffc04 	addi	sp,sp,-16
    18cc:	dfc00315 	stw	ra,12(sp)
    18d0:	df000215 	stw	fp,8(sp)
    18d4:	df000204 	addi	fp,sp,8
    18d8:	e13ffe15 	stw	r4,-8(fp)
    18dc:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18e0:	00031dc0 	call	31dc <xTaskIncrementTick>
    18e4:	1005003a 	cmpeq	r2,r2,zero
    18e8:	1000011e 	bne	r2,zero,18f0 <vPortSysTickHandler+0x28>
	{
        vTaskSwitchContext();
    18ec:	00033b80 	call	33b8 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f0:	00c00134 	movhi	r3,4
    18f4:	18cc1004 	addi	r3,r3,12352
    18f8:	00bfff84 	movi	r2,-2
    18fc:	18800035 	stwio	r2,0(r3)
}
    1900:	e037883a 	mov	sp,fp
    1904:	dfc00117 	ldw	ra,4(sp)
    1908:	df000017 	ldw	fp,0(sp)
    190c:	dec00204 	addi	sp,sp,8
    1910:	f800283a 	ret

00001914 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1914:	defff004 	addi	sp,sp,-64
    1918:	df000f15 	stw	fp,60(sp)
    191c:	df000f04 	addi	fp,sp,60
    1920:	e13ffc15 	stw	r4,-16(fp)
    1924:	e17ffd15 	stw	r5,-12(fp)
    1928:	e1bffe15 	stw	r6,-8(fp)
	int rc = -EINVAL;  
    192c:	00bffa84 	movi	r2,-22
    1930:	e0bffb15 	stw	r2,-20(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1934:	e0bffc17 	ldw	r2,-16(fp)
    1938:	10800828 	cmpgeui	r2,r2,32
    193c:	10005c1e 	bne	r2,zero,1ab0 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1940:	0005303a 	rdctl	r2,status
    1944:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1948:	e0fff917 	ldw	r3,-28(fp)
    194c:	00bfff84 	movi	r2,-2
    1950:	1884703a 	and	r2,r3,r2
    1954:	1001703a 	wrctl	status,r2
  
  return context;
    1958:	e0bff917 	ldw	r2,-28(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    195c:	e0bffa15 	stw	r2,-24(fp)
	
		alt_irq[id].handler = handler;
    1960:	e0bffc17 	ldw	r2,-16(fp)
    1964:	00c20234 	movhi	r3,2056
    1968:	18fdfa04 	addi	r3,r3,-2072
    196c:	100490fa 	slli	r2,r2,3
    1970:	10c7883a 	add	r3,r2,r3
    1974:	e0bffe17 	ldw	r2,-8(fp)
    1978:	18800015 	stw	r2,0(r3)
		alt_irq[id].context = context;
    197c:	e0bffc17 	ldw	r2,-16(fp)
    1980:	00c20234 	movhi	r3,2056
    1984:	18fdfa04 	addi	r3,r3,-2072
    1988:	100490fa 	slli	r2,r2,3
    198c:	10c5883a 	add	r2,r2,r3
    1990:	10c00104 	addi	r3,r2,4
    1994:	e0bffd17 	ldw	r2,-12(fp)
    1998:	18800015 	stw	r2,0(r3)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    199c:	e0bffe17 	ldw	r2,-8(fp)
    19a0:	1005003a 	cmpeq	r2,r2,zero
    19a4:	1000201e 	bne	r2,zero,1a28 <alt_irq_register+0x114>
    19a8:	e0bffc17 	ldw	r2,-16(fp)
    19ac:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b0:	0005303a 	rdctl	r2,status
    19b4:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19b8:	e0fff617 	ldw	r3,-40(fp)
    19bc:	00bfff84 	movi	r2,-2
    19c0:	1884703a 	and	r2,r3,r2
    19c4:	1001703a 	wrctl	status,r2
  
  return context;
    19c8:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19cc:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d0:	e0fff717 	ldw	r3,-36(fp)
    19d4:	00800044 	movi	r2,1
    19d8:	10c4983a 	sll	r2,r2,r3
    19dc:	1007883a 	mov	r3,r2
    19e0:	00820034 	movhi	r2,2048
    19e4:	10897704 	addi	r2,r2,9692
    19e8:	10800017 	ldw	r2,0(r2)
    19ec:	1886b03a 	or	r3,r3,r2
    19f0:	00820034 	movhi	r2,2048
    19f4:	10897704 	addi	r2,r2,9692
    19f8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19fc:	00820034 	movhi	r2,2048
    1a00:	10897704 	addi	r2,r2,9692
    1a04:	10800017 	ldw	r2,0(r2)
    1a08:	100170fa 	wrctl	ienable,r2
    1a0c:	e0bff817 	ldw	r2,-32(fp)
    1a10:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a14:	e0bff517 	ldw	r2,-44(fp)
    1a18:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a1c:	0005883a 	mov	r2,zero
    1a20:	e0bfff15 	stw	r2,-4(fp)
    1a24:	00002006 	br	1aa8 <alt_irq_register+0x194>
    1a28:	e0bffc17 	ldw	r2,-16(fp)
    1a2c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a30:	0005303a 	rdctl	r2,status
    1a34:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a38:	e0fff217 	ldw	r3,-56(fp)
    1a3c:	00bfff84 	movi	r2,-2
    1a40:	1884703a 	and	r2,r3,r2
    1a44:	1001703a 	wrctl	status,r2
  
  return context;
    1a48:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a4c:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    1a50:	e0fff317 	ldw	r3,-52(fp)
    1a54:	00800044 	movi	r2,1
    1a58:	10c4983a 	sll	r2,r2,r3
    1a5c:	0084303a 	nor	r2,zero,r2
    1a60:	1007883a 	mov	r3,r2
    1a64:	00820034 	movhi	r2,2048
    1a68:	10897704 	addi	r2,r2,9692
    1a6c:	10800017 	ldw	r2,0(r2)
    1a70:	1886703a 	and	r3,r3,r2
    1a74:	00820034 	movhi	r2,2048
    1a78:	10897704 	addi	r2,r2,9692
    1a7c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a80:	00820034 	movhi	r2,2048
    1a84:	10897704 	addi	r2,r2,9692
    1a88:	10800017 	ldw	r2,0(r2)
    1a8c:	100170fa 	wrctl	ienable,r2
    1a90:	e0bff417 	ldw	r2,-48(fp)
    1a94:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a98:	e0bff117 	ldw	r2,-60(fp)
    1a9c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1aa0:	0005883a 	mov	r2,zero
    1aa4:	e0bfff15 	stw	r2,-4(fp)
    1aa8:	e0bfff17 	ldw	r2,-4(fp)
    1aac:	e0bffb15 	stw	r2,-20(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1ab0:	e0bffb17 	ldw	r2,-20(fp)
}
    1ab4:	e037883a 	mov	sp,fp
    1ab8:	df000017 	ldw	fp,0(sp)
    1abc:	dec00104 	addi	sp,sp,4
    1ac0:	f800283a 	ret

00001ac4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1ac4:	defffb04 	addi	sp,sp,-20
    1ac8:	dfc00415 	stw	ra,16(sp)
    1acc:	df000315 	stw	fp,12(sp)
    1ad0:	df000304 	addi	fp,sp,12
    1ad4:	e13ffe15 	stw	r4,-8(fp)
    1ad8:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1adc:	e0bffe17 	ldw	r2,-8(fp)
    1ae0:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ae4:	00041140 	call	4114 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ae8:	e0bffd17 	ldw	r2,-12(fp)
    1aec:	11000017 	ldw	r4,0(r2)
    1af0:	e0bffd17 	ldw	r2,-12(fp)
    1af4:	10c00f17 	ldw	r3,60(r2)
    1af8:	e0bffd17 	ldw	r2,-12(fp)
    1afc:	10801017 	ldw	r2,64(r2)
    1b00:	1885383a 	mul	r2,r3,r2
    1b04:	2087883a 	add	r3,r4,r2
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1b10:	e0bffd17 	ldw	r2,-12(fp)
    1b14:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00017 	ldw	r3,0(r2)
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1b28:	e0bffd17 	ldw	r2,-12(fp)
    1b2c:	11000017 	ldw	r4,0(r2)
    1b30:	e0bffd17 	ldw	r2,-12(fp)
    1b34:	10800f17 	ldw	r2,60(r2)
    1b38:	10ffffc4 	addi	r3,r2,-1
    1b3c:	e0bffd17 	ldw	r2,-12(fp)
    1b40:	10801017 	ldw	r2,64(r2)
    1b44:	1885383a 	mul	r2,r3,r2
    1b48:	2087883a 	add	r3,r4,r2
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b54:	e0fffd17 	ldw	r3,-12(fp)
    1b58:	00bfffc4 	movi	r2,-1
    1b5c:	18801115 	stw	r2,68(r3)
		pxQueue->xTxLock = queueUNLOCKED;
    1b60:	e0fffd17 	ldw	r3,-12(fp)
    1b64:	00bfffc4 	movi	r2,-1
    1b68:	18801215 	stw	r2,72(r3)

		if( xNewQueue == pdFALSE )
    1b6c:	e0bfff17 	ldw	r2,-4(fp)
    1b70:	1004c03a 	cmpne	r2,r2,zero
    1b74:	10000b1e 	bne	r2,zero,1ba4 <xQueueGenericReset+0xe0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b78:	e0bffd17 	ldw	r2,-12(fp)
    1b7c:	10800417 	ldw	r2,16(r2)
    1b80:	1005003a 	cmpeq	r2,r2,zero
    1b84:	10000d1e 	bne	r2,zero,1bbc <xQueueGenericReset+0xf8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b88:	e0bffd17 	ldw	r2,-12(fp)
    1b8c:	11000404 	addi	r4,r2,16
    1b90:	000361c0 	call	361c <xTaskRemoveFromEventList>
    1b94:	10800058 	cmpnei	r2,r2,1
    1b98:	1000081e 	bne	r2,zero,1bbc <xQueueGenericReset+0xf8>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b9c:	003b683a 	trap	0
    1ba0:	00000606 	br	1bbc <xQueueGenericReset+0xf8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1ba4:	e0bffd17 	ldw	r2,-12(fp)
    1ba8:	11000404 	addi	r4,r2,16
    1bac:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1bb0:	e0bffd17 	ldw	r2,-12(fp)
    1bb4:	11000904 	addi	r4,r2,36
    1bb8:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1bbc:	00041680 	call	4168 <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1bc0:	00800044 	movi	r2,1
}
    1bc4:	e037883a 	mov	sp,fp
    1bc8:	dfc00117 	ldw	ra,4(sp)
    1bcc:	df000017 	ldw	fp,0(sp)
    1bd0:	dec00204 	addi	sp,sp,8
    1bd4:	f800283a 	ret

00001bd8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1bd8:	defff704 	addi	sp,sp,-36
    1bdc:	dfc00815 	stw	ra,32(sp)
    1be0:	df000715 	stw	fp,28(sp)
    1be4:	df000704 	addi	fp,sp,28
    1be8:	e13ffd15 	stw	r4,-12(fp)
    1bec:	e17ffe15 	stw	r5,-8(fp)
    1bf0:	e1bfff05 	stb	r6,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bf4:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bf8:	e0bffe17 	ldw	r2,-8(fp)
    1bfc:	1004c03a 	cmpne	r2,r2,zero
    1c00:	1000021e 	bne	r2,zero,1c0c <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1c04:	e03ffb15 	stw	zero,-20(fp)
    1c08:	00000506 	br	1c20 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1c0c:	e0fffd17 	ldw	r3,-12(fp)
    1c10:	e0bffe17 	ldw	r2,-8(fp)
    1c14:	1885383a 	mul	r2,r3,r2
    1c18:	10800044 	addi	r2,r2,1
    1c1c:	e0bffb15 	stw	r2,-20(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1c20:	e0bffb17 	ldw	r2,-20(fp)
    1c24:	11001304 	addi	r4,r2,76
    1c28:	0000fbc0 	call	fbc <pvPortMalloc>
    1c2c:	e0bff915 	stw	r2,-28(fp)

	if( pcAllocatedBuffer != NULL )
    1c30:	e0bff917 	ldw	r2,-28(fp)
    1c34:	1005003a 	cmpeq	r2,r2,zero
    1c38:	1000181e 	bne	r2,zero,1c9c <xQueueGenericCreate+0xc4>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c3c:	e0bff917 	ldw	r2,-28(fp)
    1c40:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c44:	e0bffe17 	ldw	r2,-8(fp)
    1c48:	1004c03a 	cmpne	r2,r2,zero
    1c4c:	1000041e 	bne	r2,zero,1c60 <xQueueGenericCreate+0x88>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c50:	e0fffc17 	ldw	r3,-16(fp)
    1c54:	e0bffc17 	ldw	r2,-16(fp)
    1c58:	10c00015 	stw	r3,0(r2)
    1c5c:	00000406 	br	1c70 <xQueueGenericCreate+0x98>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c60:	e0bff917 	ldw	r2,-28(fp)
    1c64:	10c01304 	addi	r3,r2,76
    1c68:	e0bffc17 	ldw	r2,-16(fp)
    1c6c:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c70:	e0fffc17 	ldw	r3,-16(fp)
    1c74:	e0bffd17 	ldw	r2,-12(fp)
    1c78:	18800f15 	stw	r2,60(r3)
		pxNewQueue->uxItemSize = uxItemSize;
    1c7c:	e0fffc17 	ldw	r3,-16(fp)
    1c80:	e0bffe17 	ldw	r2,-8(fp)
    1c84:	18801015 	stw	r2,64(r3)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c88:	e13ffc17 	ldw	r4,-16(fp)
    1c8c:	01400044 	movi	r5,1
    1c90:	0001ac40 	call	1ac4 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c94:	e0bffc17 	ldw	r2,-16(fp)
    1c98:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c9c:	e0bffa17 	ldw	r2,-24(fp)
}
    1ca0:	e037883a 	mov	sp,fp
    1ca4:	dfc00117 	ldw	ra,4(sp)
    1ca8:	df000017 	ldw	fp,0(sp)
    1cac:	dec00204 	addi	sp,sp,8
    1cb0:	f800283a 	ret

00001cb4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1cb4:	defffc04 	addi	sp,sp,-16
    1cb8:	dfc00315 	stw	ra,12(sp)
    1cbc:	df000215 	stw	fp,8(sp)
    1cc0:	df000204 	addi	fp,sp,8
    1cc4:	e13fff05 	stb	r4,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1cc8:	01001304 	movi	r4,76
    1ccc:	0000fbc0 	call	fbc <pvPortMalloc>
    1cd0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	1005003a 	cmpeq	r2,r2,zero
    1cdc:	1000201e 	bne	r2,zero,1d60 <xQueueCreateMutex+0xac>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cf0:	e0bffe17 	ldw	r2,-8(fp)
    1cf4:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cf8:	e0bffe17 	ldw	r2,-8(fp)
    1cfc:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1d08:	e0fffe17 	ldw	r3,-8(fp)
    1d0c:	00800044 	movi	r2,1
    1d10:	18800f15 	stw	r2,60(r3)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1d14:	e0bffe17 	ldw	r2,-8(fp)
    1d18:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1d1c:	e0fffe17 	ldw	r3,-8(fp)
    1d20:	00bfffc4 	movi	r2,-1
    1d24:	18801115 	stw	r2,68(r3)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1d28:	e0fffe17 	ldw	r3,-8(fp)
    1d2c:	00bfffc4 	movi	r2,-1
    1d30:	18801215 	stw	r2,72(r3)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d34:	e0bffe17 	ldw	r2,-8(fp)
    1d38:	11000404 	addi	r4,r2,16
    1d3c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d40:	e0bffe17 	ldw	r2,-8(fp)
    1d44:	11000904 	addi	r4,r2,36
    1d48:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d4c:	e13ffe17 	ldw	r4,-8(fp)
    1d50:	000b883a 	mov	r5,zero
    1d54:	000d883a 	mov	r6,zero
    1d58:	000f883a 	mov	r7,zero
    1d5c:	0001f100 	call	1f10 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d60:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d64:	e037883a 	mov	sp,fp
    1d68:	dfc00117 	ldw	ra,4(sp)
    1d6c:	df000017 	ldw	fp,0(sp)
    1d70:	dec00204 	addi	sp,sp,8
    1d74:	f800283a 	ret

00001d78 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d78:	defffa04 	addi	sp,sp,-24
    1d7c:	dfc00515 	stw	ra,20(sp)
    1d80:	df000415 	stw	fp,16(sp)
    1d84:	dc000315 	stw	r16,12(sp)
    1d88:	df000304 	addi	fp,sp,12
    1d8c:	e13fff15 	stw	r4,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d90:	e0bfff17 	ldw	r2,-4(fp)
    1d94:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d98:	e0bffd17 	ldw	r2,-12(fp)
    1d9c:	14000117 	ldw	r16,4(r2)
    1da0:	0003e6c0 	call	3e6c <xTaskGetCurrentTaskHandle>
    1da4:	8080111e 	bne	r16,r2,1dec <xQueueGiveMutexRecursive+0x74>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1da8:	e0bffd17 	ldw	r2,-12(fp)
    1dac:	10800317 	ldw	r2,12(r2)
    1db0:	10ffffc4 	addi	r3,r2,-1
    1db4:	e0bffd17 	ldw	r2,-12(fp)
    1db8:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1dbc:	e0bffd17 	ldw	r2,-12(fp)
    1dc0:	10800317 	ldw	r2,12(r2)
    1dc4:	1004c03a 	cmpne	r2,r2,zero
    1dc8:	1000051e 	bne	r2,zero,1de0 <xQueueGiveMutexRecursive+0x68>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1dcc:	e13ffd17 	ldw	r4,-12(fp)
    1dd0:	000b883a 	mov	r5,zero
    1dd4:	000d883a 	mov	r6,zero
    1dd8:	000f883a 	mov	r7,zero
    1ddc:	0001f100 	call	1f10 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1de0:	00800044 	movi	r2,1
    1de4:	e0bffe15 	stw	r2,-8(fp)
    1de8:	00000106 	br	1df0 <xQueueGiveMutexRecursive+0x78>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dec:	e03ffe15 	stw	zero,-8(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1df0:	e0bffe17 	ldw	r2,-8(fp)
	}
    1df4:	e037883a 	mov	sp,fp
    1df8:	dfc00217 	ldw	ra,8(sp)
    1dfc:	df000117 	ldw	fp,4(sp)
    1e00:	dc000017 	ldw	r16,0(sp)
    1e04:	dec00304 	addi	sp,sp,12
    1e08:	f800283a 	ret

00001e0c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1e0c:	defff904 	addi	sp,sp,-28
    1e10:	dfc00615 	stw	ra,24(sp)
    1e14:	df000515 	stw	fp,20(sp)
    1e18:	dc000415 	stw	r16,16(sp)
    1e1c:	df000404 	addi	fp,sp,16
    1e20:	e13ffe15 	stw	r4,-8(fp)
    1e24:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1e28:	e0bffe17 	ldw	r2,-8(fp)
    1e2c:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e30:	e0bffc17 	ldw	r2,-16(fp)
    1e34:	14000117 	ldw	r16,4(r2)
    1e38:	0003e6c0 	call	3e6c <xTaskGetCurrentTaskHandle>
    1e3c:	8080081e 	bne	r16,r2,1e60 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e40:	e0bffc17 	ldw	r2,-16(fp)
    1e44:	10800317 	ldw	r2,12(r2)
    1e48:	10c00044 	addi	r3,r2,1
    1e4c:	e0bffc17 	ldw	r2,-16(fp)
    1e50:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e54:	00800044 	movi	r2,1
    1e58:	e0bffd15 	stw	r2,-12(fp)
    1e5c:	00000e06 	br	1e98 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e60:	e13ffc17 	ldw	r4,-16(fp)
    1e64:	000b883a 	mov	r5,zero
    1e68:	e1bfff17 	ldw	r6,-4(fp)
    1e6c:	000f883a 	mov	r7,zero
    1e70:	00022800 	call	2280 <xQueueGenericReceive>
    1e74:	e0bffd15 	stw	r2,-12(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e78:	e0bffd17 	ldw	r2,-12(fp)
    1e7c:	10800058 	cmpnei	r2,r2,1
    1e80:	1000051e 	bne	r2,zero,1e98 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e84:	e0bffc17 	ldw	r2,-16(fp)
    1e88:	10800317 	ldw	r2,12(r2)
    1e8c:	10c00044 	addi	r3,r2,1
    1e90:	e0bffc17 	ldw	r2,-16(fp)
    1e94:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e98:	e0bffd17 	ldw	r2,-12(fp)
	}
    1e9c:	e037883a 	mov	sp,fp
    1ea0:	dfc00217 	ldw	ra,8(sp)
    1ea4:	df000117 	ldw	fp,4(sp)
    1ea8:	dc000017 	ldw	r16,0(sp)
    1eac:	dec00304 	addi	sp,sp,12
    1eb0:	f800283a 	ret

00001eb4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1eb4:	defffb04 	addi	sp,sp,-20
    1eb8:	dfc00415 	stw	ra,16(sp)
    1ebc:	df000315 	stw	fp,12(sp)
    1ec0:	df000304 	addi	fp,sp,12
    1ec4:	e13ffe15 	stw	r4,-8(fp)
    1ec8:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1ecc:	e13ffe17 	ldw	r4,-8(fp)
    1ed0:	000b883a 	mov	r5,zero
    1ed4:	01800084 	movi	r6,2
    1ed8:	0001bd80 	call	1bd8 <xQueueGenericCreate>
    1edc:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1ee0:	e0bffd17 	ldw	r2,-12(fp)
    1ee4:	1005003a 	cmpeq	r2,r2,zero
    1ee8:	1000031e 	bne	r2,zero,1ef8 <xQueueCreateCountingSemaphore+0x44>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eec:	e0fffd17 	ldw	r3,-12(fp)
    1ef0:	e0bfff17 	ldw	r2,-4(fp)
    1ef4:	18800e15 	stw	r2,56(r3)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ef8:	e0bffd17 	ldw	r2,-12(fp)
	}
    1efc:	e037883a 	mov	sp,fp
    1f00:	dfc00117 	ldw	ra,4(sp)
    1f04:	df000017 	ldw	fp,0(sp)
    1f08:	dec00204 	addi	sp,sp,8
    1f0c:	f800283a 	ret

00001f10 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1f10:	defff404 	addi	sp,sp,-48
    1f14:	dfc00b15 	stw	ra,44(sp)
    1f18:	df000a15 	stw	fp,40(sp)
    1f1c:	df000a04 	addi	fp,sp,40
    1f20:	e13ffb15 	stw	r4,-20(fp)
    1f24:	e17ffc15 	stw	r5,-16(fp)
    1f28:	e1bffd15 	stw	r6,-12(fp)
    1f2c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1f30:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f34:	e0bffb17 	ldw	r2,-20(fp)
    1f38:	e0bff615 	stw	r2,-40(fp)
    1f3c:	00000006 	br	1f40 <xQueueGenericSend+0x30>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f40:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f44:	e0bff617 	ldw	r2,-40(fp)
    1f48:	10c00e17 	ldw	r3,56(r2)
    1f4c:	e0bff617 	ldw	r2,-40(fp)
    1f50:	10800f17 	ldw	r2,60(r2)
    1f54:	18800336 	bltu	r3,r2,1f64 <xQueueGenericSend+0x54>
    1f58:	e0bffe17 	ldw	r2,-8(fp)
    1f5c:	10800098 	cmpnei	r2,r2,2
    1f60:	1000181e 	bne	r2,zero,1fc4 <xQueueGenericSend+0xb4>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f64:	e13ff617 	ldw	r4,-40(fp)
    1f68:	e17ffc17 	ldw	r5,-16(fp)
    1f6c:	e1bffe17 	ldw	r6,-8(fp)
    1f70:	000270c0 	call	270c <prvCopyDataToQueue>
    1f74:	e0bff715 	stw	r2,-36(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f78:	e0bff617 	ldw	r2,-40(fp)
    1f7c:	10800917 	ldw	r2,36(r2)
    1f80:	1005003a 	cmpeq	r2,r2,zero
    1f84:	1000071e 	bne	r2,zero,1fa4 <xQueueGenericSend+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f88:	e0bff617 	ldw	r2,-40(fp)
    1f8c:	11000904 	addi	r4,r2,36
    1f90:	000361c0 	call	361c <xTaskRemoveFromEventList>
    1f94:	10800058 	cmpnei	r2,r2,1
    1f98:	1000061e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xa4>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f9c:	003b683a 	trap	0
    1fa0:	00000406 	br	1fb4 <xQueueGenericSend+0xa4>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1fa4:	e0bff717 	ldw	r2,-36(fp)
    1fa8:	1005003a 	cmpeq	r2,r2,zero
    1fac:	1000011e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xa4>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1fb0:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1fb4:	00041680 	call	4168 <vTaskExitCritical>
				return pdPASS;
    1fb8:	00800044 	movi	r2,1
    1fbc:	e0bfff15 	stw	r2,-4(fp)
    1fc0:	00003906 	br	20a8 <xQueueGenericSend+0x198>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1fc4:	e0bffd17 	ldw	r2,-12(fp)
    1fc8:	1004c03a 	cmpne	r2,r2,zero
    1fcc:	1000031e 	bne	r2,zero,1fdc <xQueueGenericSend+0xcc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1fd0:	00041680 	call	4168 <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1fd4:	e03fff15 	stw	zero,-4(fp)
    1fd8:	00003306 	br	20a8 <xQueueGenericSend+0x198>
				}
				else if( xEntryTimeSet == pdFALSE )
    1fdc:	e0bff817 	ldw	r2,-32(fp)
    1fe0:	1004c03a 	cmpne	r2,r2,zero
    1fe4:	1000041e 	bne	r2,zero,1ff8 <xQueueGenericSend+0xe8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fe8:	e13ff904 	addi	r4,fp,-28
    1fec:	00037d40 	call	37d4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1ff0:	00800044 	movi	r2,1
    1ff4:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1ff8:	00041680 	call	4168 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1ffc:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2000:	00041140 	call	4114 <vTaskEnterCritical>
    2004:	e0bff617 	ldw	r2,-40(fp)
    2008:	10801117 	ldw	r2,68(r2)
    200c:	10bfffd8 	cmpnei	r2,r2,-1
    2010:	1000021e 	bne	r2,zero,201c <xQueueGenericSend+0x10c>
    2014:	e0bff617 	ldw	r2,-40(fp)
    2018:	10001115 	stw	zero,68(r2)
    201c:	e0bff617 	ldw	r2,-40(fp)
    2020:	10801217 	ldw	r2,72(r2)
    2024:	10bfffd8 	cmpnei	r2,r2,-1
    2028:	1000021e 	bne	r2,zero,2034 <xQueueGenericSend+0x124>
    202c:	e0bff617 	ldw	r2,-40(fp)
    2030:	10001215 	stw	zero,72(r2)
    2034:	00041680 	call	4168 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2038:	e13ff904 	addi	r4,fp,-28
    203c:	e17ffd04 	addi	r5,fp,-12
    2040:	000380c0 	call	380c <xTaskCheckForTimeOut>
    2044:	1004c03a 	cmpne	r2,r2,zero
    2048:	1000131e 	bne	r2,zero,2098 <xQueueGenericSend+0x188>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    204c:	e13ff617 	ldw	r4,-40(fp)
    2050:	0002ac40 	call	2ac4 <prvIsQueueFull>
    2054:	1005003a 	cmpeq	r2,r2,zero
    2058:	10000b1e 	bne	r2,zero,2088 <xQueueGenericSend+0x178>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    205c:	e0bff617 	ldw	r2,-40(fp)
    2060:	11000404 	addi	r4,r2,16
    2064:	e17ffd17 	ldw	r5,-12(fp)
    2068:	00034e80 	call	34e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    206c:	e13ff617 	ldw	r4,-40(fp)
    2070:	000293c0 	call	293c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2074:	00030180 	call	3018 <xTaskResumeAll>
    2078:	1004c03a 	cmpne	r2,r2,zero
    207c:	103fb01e 	bne	r2,zero,1f40 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
    2080:	003b683a 	trap	0
    2084:	003fae06 	br	1f40 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2088:	e13ff617 	ldw	r4,-40(fp)
    208c:	000293c0 	call	293c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2090:	00030180 	call	3018 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    2094:	003faa06 	br	1f40 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2098:	e13ff617 	ldw	r4,-40(fp)
    209c:	000293c0 	call	293c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    20a0:	00030180 	call	3018 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    20a4:	e03fff15 	stw	zero,-4(fp)
    20a8:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    20ac:	e037883a 	mov	sp,fp
    20b0:	dfc00117 	ldw	ra,4(sp)
    20b4:	df000017 	ldw	fp,0(sp)
    20b8:	dec00204 	addi	sp,sp,8
    20bc:	f800283a 	ret

000020c0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    20c0:	defff704 	addi	sp,sp,-36
    20c4:	dfc00815 	stw	ra,32(sp)
    20c8:	df000715 	stw	fp,28(sp)
    20cc:	df000704 	addi	fp,sp,28
    20d0:	e13ffc15 	stw	r4,-16(fp)
    20d4:	e17ffd15 	stw	r5,-12(fp)
    20d8:	e1bffe15 	stw	r6,-8(fp)
    20dc:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    20e0:	e0bffc17 	ldw	r2,-16(fp)
    20e4:	e0bff915 	stw	r2,-28(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20e8:	e03ffa15 	stw	zero,-24(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20ec:	e0bff917 	ldw	r2,-28(fp)
    20f0:	10c00e17 	ldw	r3,56(r2)
    20f4:	e0bff917 	ldw	r2,-28(fp)
    20f8:	10800f17 	ldw	r2,60(r2)
    20fc:	18800336 	bltu	r3,r2,210c <xQueueGenericSendFromISR+0x4c>
    2100:	e0bfff17 	ldw	r2,-4(fp)
    2104:	10800098 	cmpnei	r2,r2,2
    2108:	1000201e 	bne	r2,zero,218c <xQueueGenericSendFromISR+0xcc>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    210c:	e13ff917 	ldw	r4,-28(fp)
    2110:	e17ffd17 	ldw	r5,-12(fp)
    2114:	e1bfff17 	ldw	r6,-4(fp)
    2118:	000270c0 	call	270c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    211c:	e0bff917 	ldw	r2,-28(fp)
    2120:	10801217 	ldw	r2,72(r2)
    2124:	10bfffd8 	cmpnei	r2,r2,-1
    2128:	1000101e 	bne	r2,zero,216c <xQueueGenericSendFromISR+0xac>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    212c:	e0bff917 	ldw	r2,-28(fp)
    2130:	10800917 	ldw	r2,36(r2)
    2134:	1005003a 	cmpeq	r2,r2,zero
    2138:	1000111e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    213c:	e0bff917 	ldw	r2,-28(fp)
    2140:	11000904 	addi	r4,r2,36
    2144:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2148:	1005003a 	cmpeq	r2,r2,zero
    214c:	10000c1e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2150:	e0bffe17 	ldw	r2,-8(fp)
    2154:	1005003a 	cmpeq	r2,r2,zero
    2158:	1000091e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    215c:	e0fffe17 	ldw	r3,-8(fp)
    2160:	00800044 	movi	r2,1
    2164:	18800015 	stw	r2,0(r3)
    2168:	00000506 	br	2180 <xQueueGenericSendFromISR+0xc0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    216c:	e0bff917 	ldw	r2,-28(fp)
    2170:	10801217 	ldw	r2,72(r2)
    2174:	10c00044 	addi	r3,r2,1
    2178:	e0bff917 	ldw	r2,-28(fp)
    217c:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2180:	00800044 	movi	r2,1
    2184:	e0bffb15 	stw	r2,-20(fp)
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    2188:	00000106 	br	2190 <xQueueGenericSendFromISR+0xd0>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    218c:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2190:	e0bffb17 	ldw	r2,-20(fp)
}
    2194:	e037883a 	mov	sp,fp
    2198:	dfc00117 	ldw	ra,4(sp)
    219c:	df000017 	ldw	fp,0(sp)
    21a0:	dec00204 	addi	sp,sp,8
    21a4:	f800283a 	ret

000021a8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    21a8:	defff904 	addi	sp,sp,-28
    21ac:	dfc00615 	stw	ra,24(sp)
    21b0:	df000515 	stw	fp,20(sp)
    21b4:	df000504 	addi	fp,sp,20
    21b8:	e13ffe15 	stw	r4,-8(fp)
    21bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    21c0:	e0bffe17 	ldw	r2,-8(fp)
    21c4:	e0bffb15 	stw	r2,-20(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    21c8:	e03ffc15 	stw	zero,-16(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    21cc:	e0bffb17 	ldw	r2,-20(fp)
    21d0:	10c00e17 	ldw	r3,56(r2)
    21d4:	e0bffb17 	ldw	r2,-20(fp)
    21d8:	10800f17 	ldw	r2,60(r2)
    21dc:	1880212e 	bgeu	r3,r2,2264 <xQueueGiveFromISR+0xbc>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    21e0:	e0bffb17 	ldw	r2,-20(fp)
    21e4:	10800e17 	ldw	r2,56(r2)
    21e8:	10c00044 	addi	r3,r2,1
    21ec:	e0bffb17 	ldw	r2,-20(fp)
    21f0:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21f4:	e0bffb17 	ldw	r2,-20(fp)
    21f8:	10801217 	ldw	r2,72(r2)
    21fc:	10bfffd8 	cmpnei	r2,r2,-1
    2200:	1000101e 	bne	r2,zero,2244 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2204:	e0bffb17 	ldw	r2,-20(fp)
    2208:	10800917 	ldw	r2,36(r2)
    220c:	1005003a 	cmpeq	r2,r2,zero
    2210:	1000111e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2214:	e0bffb17 	ldw	r2,-20(fp)
    2218:	11000904 	addi	r4,r2,36
    221c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2220:	1005003a 	cmpeq	r2,r2,zero
    2224:	10000c1e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2228:	e0bfff17 	ldw	r2,-4(fp)
    222c:	1005003a 	cmpeq	r2,r2,zero
    2230:	1000091e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2234:	e0ffff17 	ldw	r3,-4(fp)
    2238:	00800044 	movi	r2,1
    223c:	18800015 	stw	r2,0(r3)
    2240:	00000506 	br	2258 <xQueueGiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2244:	e0bffb17 	ldw	r2,-20(fp)
    2248:	10801217 	ldw	r2,72(r2)
    224c:	10c00044 	addi	r3,r2,1
    2250:	e0bffb17 	ldw	r2,-20(fp)
    2254:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2258:	00800044 	movi	r2,1
    225c:	e0bffd15 	stw	r2,-12(fp)
    2260:	00000106 	br	2268 <xQueueGiveFromISR+0xc0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2264:	e03ffd15 	stw	zero,-12(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2268:	e0bffd17 	ldw	r2,-12(fp)
}
    226c:	e037883a 	mov	sp,fp
    2270:	dfc00117 	ldw	ra,4(sp)
    2274:	df000017 	ldw	fp,0(sp)
    2278:	dec00204 	addi	sp,sp,8
    227c:	f800283a 	ret

00002280 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    2280:	defff404 	addi	sp,sp,-48
    2284:	dfc00b15 	stw	ra,44(sp)
    2288:	df000a15 	stw	fp,40(sp)
    228c:	df000a04 	addi	fp,sp,40
    2290:	e13ffb15 	stw	r4,-20(fp)
    2294:	e17ffc15 	stw	r5,-16(fp)
    2298:	e1bffd15 	stw	r6,-12(fp)
    229c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    22a0:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    22a4:	e0bffb17 	ldw	r2,-20(fp)
    22a8:	e0bff615 	stw	r2,-40(fp)
    22ac:	00000006 	br	22b0 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    22b0:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    22b4:	e0bff617 	ldw	r2,-40(fp)
    22b8:	10800e17 	ldw	r2,56(r2)
    22bc:	1005003a 	cmpeq	r2,r2,zero
    22c0:	1000321e 	bne	r2,zero,238c <xQueueGenericReceive+0x10c>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    22c4:	e0bff617 	ldw	r2,-40(fp)
    22c8:	10800317 	ldw	r2,12(r2)
    22cc:	e0bff715 	stw	r2,-36(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    22d0:	e13ff617 	ldw	r4,-40(fp)
    22d4:	e17ffc17 	ldw	r5,-16(fp)
    22d8:	00028a00 	call	28a0 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    22dc:	e0bffe17 	ldw	r2,-8(fp)
    22e0:	1004c03a 	cmpne	r2,r2,zero
    22e4:	1000181e 	bne	r2,zero,2348 <xQueueGenericReceive+0xc8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    22e8:	e0bff617 	ldw	r2,-40(fp)
    22ec:	10800e17 	ldw	r2,56(r2)
    22f0:	10ffffc4 	addi	r3,r2,-1
    22f4:	e0bff617 	ldw	r2,-40(fp)
    22f8:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    22fc:	e0bff617 	ldw	r2,-40(fp)
    2300:	10800017 	ldw	r2,0(r2)
    2304:	1004c03a 	cmpne	r2,r2,zero
    2308:	1000041e 	bne	r2,zero,231c <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    230c:	00042140 	call	4214 <pvTaskIncrementMutexHeldCount>
    2310:	1007883a 	mov	r3,r2
    2314:	e0bff617 	ldw	r2,-40(fp)
    2318:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    231c:	e0bff617 	ldw	r2,-40(fp)
    2320:	10800417 	ldw	r2,16(r2)
    2324:	1005003a 	cmpeq	r2,r2,zero
    2328:	1000141e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    232c:	e0bff617 	ldw	r2,-40(fp)
    2330:	11000404 	addi	r4,r2,16
    2334:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2338:	10800058 	cmpnei	r2,r2,1
    233c:	10000f1e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
						{
							queueYIELD_IF_USING_PREEMPTION();
    2340:	003b683a 	trap	0
    2344:	00000d06 	br	237c <xQueueGenericReceive+0xfc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    2348:	e0fff617 	ldw	r3,-40(fp)
    234c:	e0bff717 	ldw	r2,-36(fp)
    2350:	18800315 	stw	r2,12(r3)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2354:	e0bff617 	ldw	r2,-40(fp)
    2358:	10800917 	ldw	r2,36(r2)
    235c:	1005003a 	cmpeq	r2,r2,zero
    2360:	1000061e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2364:	e0bff617 	ldw	r2,-40(fp)
    2368:	11000904 	addi	r4,r2,36
    236c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2370:	1005003a 	cmpeq	r2,r2,zero
    2374:	1000011e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2378:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    237c:	00041680 	call	4168 <vTaskExitCritical>
				return pdPASS;
    2380:	00800044 	movi	r2,1
    2384:	e0bfff15 	stw	r2,-4(fp)
    2388:	00004206 	br	2494 <xQueueGenericReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    238c:	e0bffd17 	ldw	r2,-12(fp)
    2390:	1004c03a 	cmpne	r2,r2,zero
    2394:	1000031e 	bne	r2,zero,23a4 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2398:	00041680 	call	4168 <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    239c:	e03fff15 	stw	zero,-4(fp)
    23a0:	00003c06 	br	2494 <xQueueGenericReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
    23a4:	e0bff817 	ldw	r2,-32(fp)
    23a8:	1004c03a 	cmpne	r2,r2,zero
    23ac:	1000041e 	bne	r2,zero,23c0 <xQueueGenericReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    23b0:	e13ff904 	addi	r4,fp,-28
    23b4:	00037d40 	call	37d4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    23b8:	00800044 	movi	r2,1
    23bc:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    23c0:	00041680 	call	4168 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    23c4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    23c8:	00041140 	call	4114 <vTaskEnterCritical>
    23cc:	e0bff617 	ldw	r2,-40(fp)
    23d0:	10801117 	ldw	r2,68(r2)
    23d4:	10bfffd8 	cmpnei	r2,r2,-1
    23d8:	1000021e 	bne	r2,zero,23e4 <xQueueGenericReceive+0x164>
    23dc:	e0bff617 	ldw	r2,-40(fp)
    23e0:	10001115 	stw	zero,68(r2)
    23e4:	e0bff617 	ldw	r2,-40(fp)
    23e8:	10801217 	ldw	r2,72(r2)
    23ec:	10bfffd8 	cmpnei	r2,r2,-1
    23f0:	1000021e 	bne	r2,zero,23fc <xQueueGenericReceive+0x17c>
    23f4:	e0bff617 	ldw	r2,-40(fp)
    23f8:	10001215 	stw	zero,72(r2)
    23fc:	00041680 	call	4168 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2400:	e13ff904 	addi	r4,fp,-28
    2404:	e17ffd04 	addi	r5,fp,-12
    2408:	000380c0 	call	380c <xTaskCheckForTimeOut>
    240c:	1004c03a 	cmpne	r2,r2,zero
    2410:	10001c1e 	bne	r2,zero,2484 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    2414:	e13ff617 	ldw	r4,-40(fp)
    2418:	0002a2c0 	call	2a2c <prvIsQueueEmpty>
    241c:	1005003a 	cmpeq	r2,r2,zero
    2420:	1000141e 	bne	r2,zero,2474 <xQueueGenericReceive+0x1f4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2424:	e0bff617 	ldw	r2,-40(fp)
    2428:	10800017 	ldw	r2,0(r2)
    242c:	1004c03a 	cmpne	r2,r2,zero
    2430:	1000051e 	bne	r2,zero,2448 <xQueueGenericReceive+0x1c8>
					{
						taskENTER_CRITICAL();
    2434:	00041140 	call	4114 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    2438:	e0bff617 	ldw	r2,-40(fp)
    243c:	11000117 	ldw	r4,4(r2)
    2440:	0003ee80 	call	3ee8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    2444:	00041680 	call	4168 <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2448:	e0bff617 	ldw	r2,-40(fp)
    244c:	11000904 	addi	r4,r2,36
    2450:	e17ffd17 	ldw	r5,-12(fp)
    2454:	00034e80 	call	34e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    2458:	e13ff617 	ldw	r4,-40(fp)
    245c:	000293c0 	call	293c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    2460:	00030180 	call	3018 <xTaskResumeAll>
    2464:	1004c03a 	cmpne	r2,r2,zero
    2468:	103f911e 	bne	r2,zero,22b0 <xQueueGenericReceive+0x30>
				{
					portYIELD_WITHIN_API();
    246c:	003b683a 	trap	0
    2470:	003f8f06 	br	22b0 <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2474:	e13ff617 	ldw	r4,-40(fp)
    2478:	000293c0 	call	293c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    247c:	00030180 	call	3018 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    2480:	003f8b06 	br	22b0 <xQueueGenericReceive+0x30>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2484:	e13ff617 	ldw	r4,-40(fp)
    2488:	000293c0 	call	293c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    248c:	00030180 	call	3018 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2490:	e03fff15 	stw	zero,-4(fp)
    2494:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    2498:	e037883a 	mov	sp,fp
    249c:	dfc00117 	ldw	ra,4(sp)
    24a0:	df000017 	ldw	fp,0(sp)
    24a4:	dec00204 	addi	sp,sp,8
    24a8:	f800283a 	ret

000024ac <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    24ac:	defff804 	addi	sp,sp,-32
    24b0:	dfc00715 	stw	ra,28(sp)
    24b4:	df000615 	stw	fp,24(sp)
    24b8:	df000604 	addi	fp,sp,24
    24bc:	e13ffd15 	stw	r4,-12(fp)
    24c0:	e17ffe15 	stw	r5,-8(fp)
    24c4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    24c8:	e0bffd17 	ldw	r2,-12(fp)
    24cc:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    24d0:	e03ffb15 	stw	zero,-20(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    24d4:	e0bffa17 	ldw	r2,-24(fp)
    24d8:	10800e17 	ldw	r2,56(r2)
    24dc:	1005003a 	cmpeq	r2,r2,zero
    24e0:	1000241e 	bne	r2,zero,2574 <xQueueReceiveFromISR+0xc8>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    24e4:	e13ffa17 	ldw	r4,-24(fp)
    24e8:	e17ffe17 	ldw	r5,-8(fp)
    24ec:	00028a00 	call	28a0 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    24f0:	e0bffa17 	ldw	r2,-24(fp)
    24f4:	10800e17 	ldw	r2,56(r2)
    24f8:	10ffffc4 	addi	r3,r2,-1
    24fc:	e0bffa17 	ldw	r2,-24(fp)
    2500:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2504:	e0bffa17 	ldw	r2,-24(fp)
    2508:	10801117 	ldw	r2,68(r2)
    250c:	10bfffd8 	cmpnei	r2,r2,-1
    2510:	1000101e 	bne	r2,zero,2554 <xQueueReceiveFromISR+0xa8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2514:	e0bffa17 	ldw	r2,-24(fp)
    2518:	10800417 	ldw	r2,16(r2)
    251c:	1005003a 	cmpeq	r2,r2,zero
    2520:	1000111e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2524:	e0bffa17 	ldw	r2,-24(fp)
    2528:	11000404 	addi	r4,r2,16
    252c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2530:	1005003a 	cmpeq	r2,r2,zero
    2534:	10000c1e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    2538:	e0bfff17 	ldw	r2,-4(fp)
    253c:	1005003a 	cmpeq	r2,r2,zero
    2540:	1000091e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    2544:	e0ffff17 	ldw	r3,-4(fp)
    2548:	00800044 	movi	r2,1
    254c:	18800015 	stw	r2,0(r3)
    2550:	00000506 	br	2568 <xQueueReceiveFromISR+0xbc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    2554:	e0bffa17 	ldw	r2,-24(fp)
    2558:	10801117 	ldw	r2,68(r2)
    255c:	10c00044 	addi	r3,r2,1
    2560:	e0bffa17 	ldw	r2,-24(fp)
    2564:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffc15 	stw	r2,-16(fp)
    2570:	00000106 	br	2578 <xQueueReceiveFromISR+0xcc>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffc15 	stw	zero,-16(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffc17 	ldw	r2,-16(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2590:	defff804 	addi	sp,sp,-32
    2594:	dfc00715 	stw	ra,28(sp)
    2598:	df000615 	stw	fp,24(sp)
    259c:	df000604 	addi	fp,sp,24
    25a0:	e13ffe15 	stw	r4,-8(fp)
    25a4:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    25a8:	e0bffe17 	ldw	r2,-8(fp)
    25ac:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    25b0:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    25b4:	e0bffa17 	ldw	r2,-24(fp)
    25b8:	10800e17 	ldw	r2,56(r2)
    25bc:	1005003a 	cmpeq	r2,r2,zero
    25c0:	10000c1e 	bne	r2,zero,25f4 <xQueuePeekFromISR+0x64>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    25c4:	e0bffa17 	ldw	r2,-24(fp)
    25c8:	10800317 	ldw	r2,12(r2)
    25cc:	e0bffb15 	stw	r2,-20(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    25d0:	e13ffa17 	ldw	r4,-24(fp)
    25d4:	e17fff17 	ldw	r5,-4(fp)
    25d8:	00028a00 	call	28a0 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    25dc:	e0fffa17 	ldw	r3,-24(fp)
    25e0:	e0bffb17 	ldw	r2,-20(fp)
    25e4:	18800315 	stw	r2,12(r3)

			xReturn = pdPASS;
    25e8:	00800044 	movi	r2,1
    25ec:	e0bffd15 	stw	r2,-12(fp)
    25f0:	00000106 	br	25f8 <xQueuePeekFromISR+0x68>
		}
		else
		{
			xReturn = pdFAIL;
    25f4:	e03ffd15 	stw	zero,-12(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    25f8:	e0bffd17 	ldw	r2,-12(fp)
}
    25fc:	e037883a 	mov	sp,fp
    2600:	dfc00117 	ldw	ra,4(sp)
    2604:	df000017 	ldw	fp,0(sp)
    2608:	dec00204 	addi	sp,sp,8
    260c:	f800283a 	ret

00002610 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2610:	defffc04 	addi	sp,sp,-16
    2614:	dfc00315 	stw	ra,12(sp)
    2618:	df000215 	stw	fp,8(sp)
    261c:	df000204 	addi	fp,sp,8
    2620:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    2624:	00041140 	call	4114 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2628:	e0bfff17 	ldw	r2,-4(fp)
    262c:	10800e17 	ldw	r2,56(r2)
    2630:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2634:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
    2638:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    263c:	e037883a 	mov	sp,fp
    2640:	dfc00117 	ldw	ra,4(sp)
    2644:	df000017 	ldw	fp,0(sp)
    2648:	dec00204 	addi	sp,sp,8
    264c:	f800283a 	ret

00002650 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    2650:	defffb04 	addi	sp,sp,-20
    2654:	dfc00415 	stw	ra,16(sp)
    2658:	df000315 	stw	fp,12(sp)
    265c:	df000304 	addi	fp,sp,12
    2660:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    2664:	e0bfff17 	ldw	r2,-4(fp)
    2668:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    266c:	00041140 	call	4114 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    2670:	e0bffd17 	ldw	r2,-12(fp)
    2674:	10c00f17 	ldw	r3,60(r2)
    2678:	e0bffd17 	ldw	r2,-12(fp)
    267c:	10800e17 	ldw	r2,56(r2)
    2680:	1885c83a 	sub	r2,r3,r2
    2684:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2688:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
    268c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2690:	e037883a 	mov	sp,fp
    2694:	dfc00117 	ldw	ra,4(sp)
    2698:	df000017 	ldw	fp,0(sp)
    269c:	dec00204 	addi	sp,sp,8
    26a0:	f800283a 	ret

000026a4 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    26a4:	defffd04 	addi	sp,sp,-12
    26a8:	df000215 	stw	fp,8(sp)
    26ac:	df000204 	addi	fp,sp,8
    26b0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    26b4:	e0bfff17 	ldw	r2,-4(fp)
    26b8:	10800e17 	ldw	r2,56(r2)
    26bc:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    26c0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    26c4:	e037883a 	mov	sp,fp
    26c8:	df000017 	ldw	fp,0(sp)
    26cc:	dec00104 	addi	sp,sp,4
    26d0:	f800283a 	ret

000026d4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    26d4:	defffc04 	addi	sp,sp,-16
    26d8:	dfc00315 	stw	ra,12(sp)
    26dc:	df000215 	stw	fp,8(sp)
    26e0:	df000204 	addi	fp,sp,8
    26e4:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    26f0:	e13ffe17 	ldw	r4,-8(fp)
    26f4:	00011500 	call	1150 <vPortFree>
}
    26f8:	e037883a 	mov	sp,fp
    26fc:	dfc00117 	ldw	ra,4(sp)
    2700:	df000017 	ldw	fp,0(sp)
    2704:	dec00204 	addi	sp,sp,8
    2708:	f800283a 	ret

0000270c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    270c:	defffa04 	addi	sp,sp,-24
    2710:	dfc00515 	stw	ra,20(sp)
    2714:	df000415 	stw	fp,16(sp)
    2718:	df000404 	addi	fp,sp,16
    271c:	e13ffd15 	stw	r4,-12(fp)
    2720:	e17ffe15 	stw	r5,-8(fp)
    2724:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    2728:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10801017 	ldw	r2,64(r2)
    2734:	1004c03a 	cmpne	r2,r2,zero
    2738:	10000b1e 	bne	r2,zero,2768 <prvCopyDataToQueue+0x5c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    273c:	e0bffd17 	ldw	r2,-12(fp)
    2740:	10800017 	ldw	r2,0(r2)
    2744:	1004c03a 	cmpne	r2,r2,zero
    2748:	10004a1e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    274c:	e0bffd17 	ldw	r2,-12(fp)
    2750:	11000117 	ldw	r4,4(r2)
    2754:	00040180 	call	4018 <xTaskPriorityDisinherit>
    2758:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10000115 	stw	zero,4(r2)
    2764:	00004306 	br	2874 <prvCopyDataToQueue+0x168>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    2768:	e0bfff17 	ldw	r2,-4(fp)
    276c:	1004c03a 	cmpne	r2,r2,zero
    2770:	1000191e 	bne	r2,zero,27d8 <prvCopyDataToQueue+0xcc>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00217 	ldw	r3,8(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	11801017 	ldw	r6,64(r2)
    2784:	e0bffe17 	ldw	r2,-8(fp)
    2788:	1809883a 	mov	r4,r3
    278c:	100b883a 	mov	r5,r2
    2790:	00053dc0 	call	53dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00217 	ldw	r3,8(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10801017 	ldw	r2,64(r2)
    27a4:	1887883a 	add	r3,r3,r2
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10c00217 	ldw	r3,8(r2)
    27b8:	e0bffd17 	ldw	r2,-12(fp)
    27bc:	10800117 	ldw	r2,4(r2)
    27c0:	18802c36 	bltu	r3,r2,2874 <prvCopyDataToQueue+0x168>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    27c4:	e0bffd17 	ldw	r2,-12(fp)
    27c8:	10c00017 	ldw	r3,0(r2)
    27cc:	e0bffd17 	ldw	r2,-12(fp)
    27d0:	10c00215 	stw	r3,8(r2)
    27d4:	00002706 	br	2874 <prvCopyDataToQueue+0x168>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    27d8:	e0bffd17 	ldw	r2,-12(fp)
    27dc:	10c00317 	ldw	r3,12(r2)
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	11801017 	ldw	r6,64(r2)
    27e8:	e0bffe17 	ldw	r2,-8(fp)
    27ec:	1809883a 	mov	r4,r3
    27f0:	100b883a 	mov	r5,r2
    27f4:	00053dc0 	call	53dc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    27f8:	e0bffd17 	ldw	r2,-12(fp)
    27fc:	10c00317 	ldw	r3,12(r2)
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10801017 	ldw	r2,64(r2)
    2808:	1887c83a 	sub	r3,r3,r2
    280c:	e0bffd17 	ldw	r2,-12(fp)
    2810:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2814:	e0bffd17 	ldw	r2,-12(fp)
    2818:	10c00317 	ldw	r3,12(r2)
    281c:	e0bffd17 	ldw	r2,-12(fp)
    2820:	10800017 	ldw	r2,0(r2)
    2824:	1880072e 	bgeu	r3,r2,2844 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    2828:	e0bffd17 	ldw	r2,-12(fp)
    282c:	10c00117 	ldw	r3,4(r2)
    2830:	e0bffd17 	ldw	r2,-12(fp)
    2834:	10801017 	ldw	r2,64(r2)
    2838:	1887c83a 	sub	r3,r3,r2
    283c:	e0bffd17 	ldw	r2,-12(fp)
    2840:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    2844:	e0bfff17 	ldw	r2,-4(fp)
    2848:	10800098 	cmpnei	r2,r2,2
    284c:	1000091e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2850:	e0bffd17 	ldw	r2,-12(fp)
    2854:	10800e17 	ldw	r2,56(r2)
    2858:	1005003a 	cmpeq	r2,r2,zero
    285c:	1000051e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    2860:	e0bffd17 	ldw	r2,-12(fp)
    2864:	10800e17 	ldw	r2,56(r2)
    2868:	10ffffc4 	addi	r3,r2,-1
    286c:	e0bffd17 	ldw	r2,-12(fp)
    2870:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2874:	e0bffd17 	ldw	r2,-12(fp)
    2878:	10800e17 	ldw	r2,56(r2)
    287c:	10c00044 	addi	r3,r2,1
    2880:	e0bffd17 	ldw	r2,-12(fp)
    2884:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2888:	e0bffc17 	ldw	r2,-16(fp)
}
    288c:	e037883a 	mov	sp,fp
    2890:	dfc00117 	ldw	ra,4(sp)
    2894:	df000017 	ldw	fp,0(sp)
    2898:	dec00204 	addi	sp,sp,8
    289c:	f800283a 	ret

000028a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    28a0:	defffc04 	addi	sp,sp,-16
    28a4:	dfc00315 	stw	ra,12(sp)
    28a8:	df000215 	stw	fp,8(sp)
    28ac:	df000204 	addi	fp,sp,8
    28b0:	e13ffe15 	stw	r4,-8(fp)
    28b4:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    28b8:	e0bffe17 	ldw	r2,-8(fp)
    28bc:	10801017 	ldw	r2,64(r2)
    28c0:	1005003a 	cmpeq	r2,r2,zero
    28c4:	1000181e 	bne	r2,zero,2928 <prvCopyDataFromQueue+0x88>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    28c8:	e0bffe17 	ldw	r2,-8(fp)
    28cc:	10c00317 	ldw	r3,12(r2)
    28d0:	e0bffe17 	ldw	r2,-8(fp)
    28d4:	10801017 	ldw	r2,64(r2)
    28d8:	1887883a 	add	r3,r3,r2
    28dc:	e0bffe17 	ldw	r2,-8(fp)
    28e0:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    28e4:	e0bffe17 	ldw	r2,-8(fp)
    28e8:	10c00317 	ldw	r3,12(r2)
    28ec:	e0bffe17 	ldw	r2,-8(fp)
    28f0:	10800117 	ldw	r2,4(r2)
    28f4:	18800436 	bltu	r3,r2,2908 <prvCopyDataFromQueue+0x68>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    28f8:	e0bffe17 	ldw	r2,-8(fp)
    28fc:	10c00017 	ldw	r3,0(r2)
    2900:	e0bffe17 	ldw	r2,-8(fp)
    2904:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2908:	e0bffe17 	ldw	r2,-8(fp)
    290c:	10c00317 	ldw	r3,12(r2)
    2910:	e0bffe17 	ldw	r2,-8(fp)
    2914:	11801017 	ldw	r6,64(r2)
    2918:	e0bfff17 	ldw	r2,-4(fp)
    291c:	1009883a 	mov	r4,r2
    2920:	180b883a 	mov	r5,r3
    2924:	00053dc0 	call	53dc <memcpy>
	}
}
    2928:	e037883a 	mov	sp,fp
    292c:	dfc00117 	ldw	ra,4(sp)
    2930:	df000017 	ldw	fp,0(sp)
    2934:	dec00204 	addi	sp,sp,8
    2938:	f800283a 	ret

0000293c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    293c:	defffd04 	addi	sp,sp,-12
    2940:	dfc00215 	stw	ra,8(sp)
    2944:	df000115 	stw	fp,4(sp)
    2948:	df000104 	addi	fp,sp,4
    294c:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2950:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2954:	00000f06 	br	2994 <prvUnlockQueue+0x58>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2958:	e0bfff17 	ldw	r2,-4(fp)
    295c:	10800917 	ldw	r2,36(r2)
    2960:	1005003a 	cmpeq	r2,r2,zero
    2964:	10000f1e 	bne	r2,zero,29a4 <prvUnlockQueue+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2968:	e0bfff17 	ldw	r2,-4(fp)
    296c:	11000904 	addi	r4,r2,36
    2970:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2974:	1005003a 	cmpeq	r2,r2,zero
    2978:	1000011e 	bne	r2,zero,2980 <prvUnlockQueue+0x44>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    297c:	00038d00 	call	38d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    2980:	e0bfff17 	ldw	r2,-4(fp)
    2984:	10801217 	ldw	r2,72(r2)
    2988:	10ffffc4 	addi	r3,r2,-1
    298c:	e0bfff17 	ldw	r2,-4(fp)
    2990:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2994:	e0bfff17 	ldw	r2,-4(fp)
    2998:	10801217 	ldw	r2,72(r2)
    299c:	10800048 	cmpgei	r2,r2,1
    29a0:	103fed1e 	bne	r2,zero,2958 <prvUnlockQueue+0x1c>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    29a4:	e0ffff17 	ldw	r3,-4(fp)
    29a8:	00bfffc4 	movi	r2,-1
    29ac:	18801215 	stw	r2,72(r3)
	}
	taskEXIT_CRITICAL();
    29b0:	00041680 	call	4168 <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    29b4:	00041140 	call	4114 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29b8:	00000f06 	br	29f8 <prvUnlockQueue+0xbc>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    29bc:	e0bfff17 	ldw	r2,-4(fp)
    29c0:	10800417 	ldw	r2,16(r2)
    29c4:	1005003a 	cmpeq	r2,r2,zero
    29c8:	10000f1e 	bne	r2,zero,2a08 <prvUnlockQueue+0xcc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    29cc:	e0bfff17 	ldw	r2,-4(fp)
    29d0:	11000404 	addi	r4,r2,16
    29d4:	000361c0 	call	361c <xTaskRemoveFromEventList>
    29d8:	1005003a 	cmpeq	r2,r2,zero
    29dc:	1000011e 	bne	r2,zero,29e4 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    29e0:	00038d00 	call	38d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    29e4:	e0bfff17 	ldw	r2,-4(fp)
    29e8:	10801117 	ldw	r2,68(r2)
    29ec:	10ffffc4 	addi	r3,r2,-1
    29f0:	e0bfff17 	ldw	r2,-4(fp)
    29f4:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29f8:	e0bfff17 	ldw	r2,-4(fp)
    29fc:	10801117 	ldw	r2,68(r2)
    2a00:	10800048 	cmpgei	r2,r2,1
    2a04:	103fed1e 	bne	r2,zero,29bc <prvUnlockQueue+0x80>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2a08:	e0ffff17 	ldw	r3,-4(fp)
    2a0c:	00bfffc4 	movi	r2,-1
    2a10:	18801115 	stw	r2,68(r3)
	}
	taskEXIT_CRITICAL();
    2a14:	00041680 	call	4168 <vTaskExitCritical>
}
    2a18:	e037883a 	mov	sp,fp
    2a1c:	dfc00117 	ldw	ra,4(sp)
    2a20:	df000017 	ldw	fp,0(sp)
    2a24:	dec00204 	addi	sp,sp,8
    2a28:	f800283a 	ret

00002a2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    2a2c:	defffc04 	addi	sp,sp,-16
    2a30:	dfc00315 	stw	ra,12(sp)
    2a34:	df000215 	stw	fp,8(sp)
    2a38:	df000204 	addi	fp,sp,8
    2a3c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a40:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    2a44:	e0bfff17 	ldw	r2,-4(fp)
    2a48:	10800e17 	ldw	r2,56(r2)
    2a4c:	1004c03a 	cmpne	r2,r2,zero
    2a50:	1000031e 	bne	r2,zero,2a60 <prvIsQueueEmpty+0x34>
		{
			xReturn = pdTRUE;
    2a54:	00800044 	movi	r2,1
    2a58:	e0bffe15 	stw	r2,-8(fp)
    2a5c:	00000106 	br	2a64 <prvIsQueueEmpty+0x38>
		}
		else
		{
			xReturn = pdFALSE;
    2a60:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a64:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    2a68:	e0bffe17 	ldw	r2,-8(fp)
}
    2a6c:	e037883a 	mov	sp,fp
    2a70:	dfc00117 	ldw	ra,4(sp)
    2a74:	df000017 	ldw	fp,0(sp)
    2a78:	dec00204 	addi	sp,sp,8
    2a7c:	f800283a 	ret

00002a80 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a80:	defffd04 	addi	sp,sp,-12
    2a84:	df000215 	stw	fp,8(sp)
    2a88:	df000204 	addi	fp,sp,8
    2a8c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a90:	e0bfff17 	ldw	r2,-4(fp)
    2a94:	10800e17 	ldw	r2,56(r2)
    2a98:	1004c03a 	cmpne	r2,r2,zero
    2a9c:	1000031e 	bne	r2,zero,2aac <xQueueIsQueueEmptyFromISR+0x2c>
	{
		xReturn = pdTRUE;
    2aa0:	00800044 	movi	r2,1
    2aa4:	e0bffe15 	stw	r2,-8(fp)
    2aa8:	00000106 	br	2ab0 <xQueueIsQueueEmptyFromISR+0x30>
	}
	else
	{
		xReturn = pdFALSE;
    2aac:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2ab0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ab4:	e037883a 	mov	sp,fp
    2ab8:	df000017 	ldw	fp,0(sp)
    2abc:	dec00104 	addi	sp,sp,4
    2ac0:	f800283a 	ret

00002ac4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2ac4:	defffc04 	addi	sp,sp,-16
    2ac8:	dfc00315 	stw	ra,12(sp)
    2acc:	df000215 	stw	fp,8(sp)
    2ad0:	df000204 	addi	fp,sp,8
    2ad4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2ad8:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2adc:	e0bfff17 	ldw	r2,-4(fp)
    2ae0:	10c00e17 	ldw	r3,56(r2)
    2ae4:	e0bfff17 	ldw	r2,-4(fp)
    2ae8:	10800f17 	ldw	r2,60(r2)
    2aec:	1880031e 	bne	r3,r2,2afc <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2af0:	00800044 	movi	r2,1
    2af4:	e0bffe15 	stw	r2,-8(fp)
    2af8:	00000106 	br	2b00 <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2afc:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2b00:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    2b04:	e0bffe17 	ldw	r2,-8(fp)
}
    2b08:	e037883a 	mov	sp,fp
    2b0c:	dfc00117 	ldw	ra,4(sp)
    2b10:	df000017 	ldw	fp,0(sp)
    2b14:	dec00204 	addi	sp,sp,8
    2b18:	f800283a 	ret

00002b1c <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2b1c:	defffd04 	addi	sp,sp,-12
    2b20:	df000215 	stw	fp,8(sp)
    2b24:	df000204 	addi	fp,sp,8
    2b28:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2b2c:	e0bfff17 	ldw	r2,-4(fp)
    2b30:	10c00e17 	ldw	r3,56(r2)
    2b34:	e0bfff17 	ldw	r2,-4(fp)
    2b38:	10800f17 	ldw	r2,60(r2)
    2b3c:	1880031e 	bne	r3,r2,2b4c <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2b40:	00800044 	movi	r2,1
    2b44:	e0bffe15 	stw	r2,-8(fp)
    2b48:	00000106 	br	2b50 <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2b4c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2b50:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2b54:	e037883a 	mov	sp,fp
    2b58:	df000017 	ldw	fp,0(sp)
    2b5c:	dec00104 	addi	sp,sp,4
    2b60:	f800283a 	ret

00002b64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2b64:	defffb04 	addi	sp,sp,-20
    2b68:	dfc00415 	stw	ra,16(sp)
    2b6c:	df000315 	stw	fp,12(sp)
    2b70:	df000304 	addi	fp,sp,12
    2b74:	e13ffe15 	stw	r4,-8(fp)
    2b78:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2b7c:	e0bffe17 	ldw	r2,-8(fp)
    2b80:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b84:	00041140 	call	4114 <vTaskEnterCritical>
    2b88:	e0bffd17 	ldw	r2,-12(fp)
    2b8c:	10801117 	ldw	r2,68(r2)
    2b90:	10bfffd8 	cmpnei	r2,r2,-1
    2b94:	1000021e 	bne	r2,zero,2ba0 <vQueueWaitForMessageRestricted+0x3c>
    2b98:	e0bffd17 	ldw	r2,-12(fp)
    2b9c:	10001115 	stw	zero,68(r2)
    2ba0:	e0bffd17 	ldw	r2,-12(fp)
    2ba4:	10801217 	ldw	r2,72(r2)
    2ba8:	10bfffd8 	cmpnei	r2,r2,-1
    2bac:	1000021e 	bne	r2,zero,2bb8 <vQueueWaitForMessageRestricted+0x54>
    2bb0:	e0bffd17 	ldw	r2,-12(fp)
    2bb4:	10001215 	stw	zero,72(r2)
    2bb8:	00041680 	call	4168 <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2bbc:	e0bffd17 	ldw	r2,-12(fp)
    2bc0:	10800e17 	ldw	r2,56(r2)
    2bc4:	1004c03a 	cmpne	r2,r2,zero
    2bc8:	1000041e 	bne	r2,zero,2bdc <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2bcc:	e0bffd17 	ldw	r2,-12(fp)
    2bd0:	11000904 	addi	r4,r2,36
    2bd4:	e17fff17 	ldw	r5,-4(fp)
    2bd8:	00035bc0 	call	35bc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2bdc:	e13ffd17 	ldw	r4,-12(fp)
    2be0:	000293c0 	call	293c <prvUnlockQueue>
	}
    2be4:	e037883a 	mov	sp,fp
    2be8:	dfc00117 	ldw	ra,4(sp)
    2bec:	df000017 	ldw	fp,0(sp)
    2bf0:	dec00204 	addi	sp,sp,8
    2bf4:	f800283a 	ret

00002bf8 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2bf8:	defff604 	addi	sp,sp,-40
    2bfc:	dfc00915 	stw	ra,36(sp)
    2c00:	df000815 	stw	fp,32(sp)
    2c04:	df000804 	addi	fp,sp,32
    2c08:	e13ffc15 	stw	r4,-16(fp)
    2c0c:	e17ffd15 	stw	r5,-12(fp)
    2c10:	e1ffff15 	stw	r7,-4(fp)
    2c14:	e1bffe0d 	sth	r6,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2c18:	e13ffe0b 	ldhu	r4,-8(fp)
    2c1c:	e1400417 	ldw	r5,16(fp)
    2c20:	0003c100 	call	3c10 <prvAllocateTCBAndStack>
    2c24:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2c28:	e0bffa17 	ldw	r2,-24(fp)
    2c2c:	1005003a 	cmpeq	r2,r2,zero
    2c30:	1000501e 	bne	r2,zero,2d74 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2c34:	e0bffa17 	ldw	r2,-24(fp)
    2c38:	10c00c17 	ldw	r3,48(r2)
    2c3c:	e0bffe0b 	ldhu	r2,-8(fp)
    2c40:	1085883a 	add	r2,r2,r2
    2c44:	1085883a 	add	r2,r2,r2
    2c48:	1885883a 	add	r2,r3,r2
    2c4c:	10bfff04 	addi	r2,r2,-4
    2c50:	e0bff915 	stw	r2,-28(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2c54:	e0bff917 	ldw	r2,-28(fp)
    2c58:	1007883a 	mov	r3,r2
    2c5c:	00bfff04 	movi	r2,-4
    2c60:	1884703a 	and	r2,r3,r2
    2c64:	e0bff915 	stw	r2,-28(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2c68:	e0bffe0b 	ldhu	r2,-8(fp)
    2c6c:	d8800015 	stw	r2,0(sp)
    2c70:	e13ffa17 	ldw	r4,-24(fp)
    2c74:	e17ffd17 	ldw	r5,-12(fp)
    2c78:	e1800217 	ldw	r6,8(fp)
    2c7c:	e1c00517 	ldw	r7,20(fp)
    2c80:	00039100 	call	3910 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c84:	e13ff917 	ldw	r4,-28(fp)
    2c88:	e17ffc17 	ldw	r5,-16(fp)
    2c8c:	e1bfff17 	ldw	r6,-4(fp)
    2c90:	00016f40 	call	16f4 <pxPortInitialiseStack>
    2c94:	1007883a 	mov	r3,r2
    2c98:	e0bffa17 	ldw	r2,-24(fp)
    2c9c:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2ca0:	e0800317 	ldw	r2,12(fp)
    2ca4:	1005003a 	cmpeq	r2,r2,zero
    2ca8:	1000031e 	bne	r2,zero,2cb8 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2cac:	e0c00317 	ldw	r3,12(fp)
    2cb0:	e0bffa17 	ldw	r2,-24(fp)
    2cb4:	18800015 	stw	r2,0(r3)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2cb8:	00041140 	call	4114 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2cbc:	d0a02417 	ldw	r2,-32624(gp)
    2cc0:	10800044 	addi	r2,r2,1
    2cc4:	d0a02415 	stw	r2,-32624(gp)
			if( pxCurrentTCB == NULL )
    2cc8:	d0a02217 	ldw	r2,-32632(gp)
    2ccc:	1004c03a 	cmpne	r2,r2,zero
    2cd0:	1000071e 	bne	r2,zero,2cf0 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2cd4:	e0bffa17 	ldw	r2,-24(fp)
    2cd8:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2cdc:	d0a02417 	ldw	r2,-32624(gp)
    2ce0:	10800058 	cmpnei	r2,r2,1
    2ce4:	10000b1e 	bne	r2,zero,2d14 <xTaskGenericCreate+0x11c>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2ce8:	0003a4c0 	call	3a4c <prvInitialiseTaskLists>
    2cec:	00000906 	br	2d14 <xTaskGenericCreate+0x11c>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2cf0:	d0a02717 	ldw	r2,-32612(gp)
    2cf4:	1004c03a 	cmpne	r2,r2,zero
    2cf8:	1000061e 	bne	r2,zero,2d14 <xTaskGenericCreate+0x11c>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2cfc:	d0a02217 	ldw	r2,-32632(gp)
    2d00:	10c00b17 	ldw	r3,44(r2)
    2d04:	e0800217 	ldw	r2,8(fp)
    2d08:	10c00236 	bltu	r2,r3,2d14 <xTaskGenericCreate+0x11c>
					{
						pxCurrentTCB = pxNewTCB;
    2d0c:	e0bffa17 	ldw	r2,-24(fp)
    2d10:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2d14:	d0a02b17 	ldw	r2,-32596(gp)
    2d18:	10800044 	addi	r2,r2,1
    2d1c:	d0a02b15 	stw	r2,-32596(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2d20:	e0bffa17 	ldw	r2,-24(fp)
    2d24:	10c00b17 	ldw	r3,44(r2)
    2d28:	d0a02617 	ldw	r2,-32616(gp)
    2d2c:	10c0032e 	bgeu	r2,r3,2d3c <xTaskGenericCreate+0x144>
    2d30:	e0bffa17 	ldw	r2,-24(fp)
    2d34:	10800b17 	ldw	r2,44(r2)
    2d38:	d0a02615 	stw	r2,-32616(gp)
    2d3c:	e0bffa17 	ldw	r2,-24(fp)
    2d40:	10800b17 	ldw	r2,44(r2)
    2d44:	10800524 	muli	r2,r2,20
    2d48:	1007883a 	mov	r3,r2
    2d4c:	00820234 	movhi	r2,2056
    2d50:	10bd9604 	addi	r2,r2,-2472
    2d54:	1889883a 	add	r4,r3,r2
    2d58:	e0bffa17 	ldw	r2,-24(fp)
    2d5c:	11400104 	addi	r5,r2,4
    2d60:	000149c0 	call	149c <vListInsertEnd>

			xReturn = pdPASS;
    2d64:	00800044 	movi	r2,1
    2d68:	e0bffb15 	stw	r2,-20(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2d6c:	00041680 	call	4168 <vTaskExitCritical>
    2d70:	00000206 	br	2d7c <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2d74:	00bfffc4 	movi	r2,-1
    2d78:	e0bffb15 	stw	r2,-20(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2d7c:	e0bffb17 	ldw	r2,-20(fp)
    2d80:	10800058 	cmpnei	r2,r2,1
    2d84:	1000081e 	bne	r2,zero,2da8 <xTaskGenericCreate+0x1b0>
	{
		if( xSchedulerRunning != pdFALSE )
    2d88:	d0a02717 	ldw	r2,-32612(gp)
    2d8c:	1005003a 	cmpeq	r2,r2,zero
    2d90:	1000051e 	bne	r2,zero,2da8 <xTaskGenericCreate+0x1b0>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d94:	d0a02217 	ldw	r2,-32632(gp)
    2d98:	10c00b17 	ldw	r3,44(r2)
    2d9c:	e0800217 	ldw	r2,8(fp)
    2da0:	1880012e 	bgeu	r3,r2,2da8 <xTaskGenericCreate+0x1b0>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2da4:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2da8:	e0bffb17 	ldw	r2,-20(fp)
}
    2dac:	e037883a 	mov	sp,fp
    2db0:	dfc00117 	ldw	ra,4(sp)
    2db4:	df000017 	ldw	fp,0(sp)
    2db8:	dec00204 	addi	sp,sp,8
    2dbc:	f800283a 	ret

00002dc0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2dc0:	defffb04 	addi	sp,sp,-20
    2dc4:	dfc00415 	stw	ra,16(sp)
    2dc8:	df000315 	stw	fp,12(sp)
    2dcc:	df000304 	addi	fp,sp,12
    2dd0:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2dd4:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2dd8:	e0bffe17 	ldw	r2,-8(fp)
    2ddc:	1004c03a 	cmpne	r2,r2,zero
    2de0:	1000031e 	bne	r2,zero,2df0 <vTaskDelete+0x30>
    2de4:	d0a02217 	ldw	r2,-32632(gp)
    2de8:	e0bfff15 	stw	r2,-4(fp)
    2dec:	00000206 	br	2df8 <vTaskDelete+0x38>
    2df0:	e0bffe17 	ldw	r2,-8(fp)
    2df4:	e0bfff15 	stw	r2,-4(fp)
    2df8:	e0bfff17 	ldw	r2,-4(fp)
    2dfc:	e0bffd15 	stw	r2,-12(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e00:	e0bffd17 	ldw	r2,-12(fp)
    2e04:	11000104 	addi	r4,r2,4
    2e08:	00015f80 	call	15f8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2e0c:	e0bffd17 	ldw	r2,-12(fp)
    2e10:	10800a17 	ldw	r2,40(r2)
    2e14:	1005003a 	cmpeq	r2,r2,zero
    2e18:	1000031e 	bne	r2,zero,2e28 <vTaskDelete+0x68>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2e1c:	e0bffd17 	ldw	r2,-12(fp)
    2e20:	11000604 	addi	r4,r2,24
    2e24:	00015f80 	call	15f8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2e28:	e0bffd17 	ldw	r2,-12(fp)
    2e2c:	11400104 	addi	r5,r2,4
    2e30:	01020234 	movhi	r4,2056
    2e34:	213de104 	addi	r4,r4,-2172
    2e38:	000149c0 	call	149c <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2e3c:	d0a02317 	ldw	r2,-32628(gp)
    2e40:	10800044 	addi	r2,r2,1
    2e44:	d0a02315 	stw	r2,-32628(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2e48:	d0a02b17 	ldw	r2,-32596(gp)
    2e4c:	10800044 	addi	r2,r2,1
    2e50:	d0a02b15 	stw	r2,-32596(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2e54:	00041680 	call	4168 <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2e58:	d0a02717 	ldw	r2,-32612(gp)
    2e5c:	1005003a 	cmpeq	r2,r2,zero
    2e60:	1000081e 	bne	r2,zero,2e84 <vTaskDelete+0xc4>
		{
			if( pxTCB == pxCurrentTCB )
    2e64:	d0e02217 	ldw	r3,-32632(gp)
    2e68:	e0bffd17 	ldw	r2,-12(fp)
    2e6c:	10c0021e 	bne	r2,r3,2e78 <vTaskDelete+0xb8>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2e70:	003b683a 	trap	0
    2e74:	00000306 	br	2e84 <vTaskDelete+0xc4>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2e78:	00041140 	call	4114 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2e7c:	0003dfc0 	call	3dfc <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2e80:	00041680 	call	4168 <vTaskExitCritical>
			}
		}
	}
    2e84:	e037883a 	mov	sp,fp
    2e88:	dfc00117 	ldw	ra,4(sp)
    2e8c:	df000017 	ldw	fp,0(sp)
    2e90:	dec00204 	addi	sp,sp,8
    2e94:	f800283a 	ret

00002e98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e98:	defffb04 	addi	sp,sp,-20
    2e9c:	dfc00415 	stw	ra,16(sp)
    2ea0:	df000315 	stw	fp,12(sp)
    2ea4:	df000304 	addi	fp,sp,12
    2ea8:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2eac:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2eb0:	e0bfff17 	ldw	r2,-4(fp)
    2eb4:	1005003a 	cmpeq	r2,r2,zero
    2eb8:	10000c1e 	bne	r2,zero,2eec <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2ebc:	0002ff00 	call	2ff0 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2ec0:	d0e02517 	ldw	r3,-32620(gp)
    2ec4:	e0bfff17 	ldw	r2,-4(fp)
    2ec8:	1885883a 	add	r2,r3,r2
    2ecc:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2ed0:	d0a02217 	ldw	r2,-32632(gp)
    2ed4:	11000104 	addi	r4,r2,4
    2ed8:	00015f80 	call	15f8 <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2edc:	e13ffe17 	ldw	r4,-8(fp)
    2ee0:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2ee4:	00030180 	call	3018 <xTaskResumeAll>
    2ee8:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2eec:	e0bffd17 	ldw	r2,-12(fp)
    2ef0:	1004c03a 	cmpne	r2,r2,zero
    2ef4:	1000011e 	bne	r2,zero,2efc <vTaskDelay+0x64>
		{
			portYIELD_WITHIN_API();
    2ef8:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2efc:	e037883a 	mov	sp,fp
    2f00:	dfc00117 	ldw	ra,4(sp)
    2f04:	df000017 	ldw	fp,0(sp)
    2f08:	dec00204 	addi	sp,sp,8
    2f0c:	f800283a 	ret

00002f10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2f10:	defff804 	addi	sp,sp,-32
    2f14:	dfc00715 	stw	ra,28(sp)
    2f18:	df000615 	stw	fp,24(sp)
    2f1c:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2f20:	d8000015 	stw	zero,0(sp)
    2f24:	d8000115 	stw	zero,4(sp)
    2f28:	d8000215 	stw	zero,8(sp)
    2f2c:	d8000315 	stw	zero,12(sp)
    2f30:	01000034 	movhi	r4,0
    2f34:	210e3d04 	addi	r4,r4,14580
    2f38:	01420034 	movhi	r5,2048
    2f3c:	29400d04 	addi	r5,r5,52
    2f40:	01840004 	movi	r6,4096
    2f44:	000f883a 	mov	r7,zero
    2f48:	0002bf80 	call	2bf8 <xTaskGenericCreate>
    2f4c:	e0bfff15 	stw	r2,-4(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2f50:	e0bfff17 	ldw	r2,-4(fp)
    2f54:	10800058 	cmpnei	r2,r2,1
    2f58:	1000021e 	bne	r2,zero,2f64 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2f5c:	000488c0 	call	488c <xTimerCreateTimerTask>
    2f60:	e0bfff15 	stw	r2,-4(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2f64:	e0bfff17 	ldw	r2,-4(fp)
    2f68:	10800058 	cmpnei	r2,r2,1
    2f6c:	10000a1e 	bne	r2,zero,2f98 <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f70:	0005303a 	rdctl	r2,status
    2f74:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f78:	e0fffe17 	ldw	r3,-8(fp)
    2f7c:	00bfff84 	movi	r2,-2
    2f80:	1884703a 	and	r2,r3,r2
    2f84:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2f88:	00800044 	movi	r2,1
    2f8c:	d0a02715 	stw	r2,-32612(gp)
		xTickCount = ( TickType_t ) 0U;
    2f90:	d0202515 	stw	zero,-32620(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f94:	00017dc0 	call	17dc <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f98:	e037883a 	mov	sp,fp
    2f9c:	dfc00117 	ldw	ra,4(sp)
    2fa0:	df000017 	ldw	fp,0(sp)
    2fa4:	dec00204 	addi	sp,sp,8
    2fa8:	f800283a 	ret

00002fac <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2fac:	defffd04 	addi	sp,sp,-12
    2fb0:	dfc00215 	stw	ra,8(sp)
    2fb4:	df000115 	stw	fp,4(sp)
    2fb8:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2fbc:	0005303a 	rdctl	r2,status
    2fc0:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2fc4:	e0ffff17 	ldw	r3,-4(fp)
    2fc8:	00bfff84 	movi	r2,-2
    2fcc:	1884703a 	and	r2,r3,r2
    2fd0:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2fd4:	d0202715 	stw	zero,-32612(gp)
	vPortEndScheduler();
    2fd8:	00018140 	call	1814 <vPortEndScheduler>
}
    2fdc:	e037883a 	mov	sp,fp
    2fe0:	dfc00117 	ldw	ra,4(sp)
    2fe4:	df000017 	ldw	fp,0(sp)
    2fe8:	dec00204 	addi	sp,sp,8
    2fec:	f800283a 	ret

00002ff0 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2ff0:	deffff04 	addi	sp,sp,-4
    2ff4:	df000015 	stw	fp,0(sp)
    2ff8:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2ffc:	d0a02c17 	ldw	r2,-32592(gp)
    3000:	10800044 	addi	r2,r2,1
    3004:	d0a02c15 	stw	r2,-32592(gp)
}
    3008:	e037883a 	mov	sp,fp
    300c:	df000017 	ldw	fp,0(sp)
    3010:	dec00104 	addi	sp,sp,4
    3014:	f800283a 	ret

00003018 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    3018:	defffc04 	addi	sp,sp,-16
    301c:	dfc00315 	stw	ra,12(sp)
    3020:	df000215 	stw	fp,8(sp)
    3024:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3028:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    302c:	00041140 	call	4114 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    3030:	d0a02c17 	ldw	r2,-32592(gp)
    3034:	10bfffc4 	addi	r2,r2,-1
    3038:	d0a02c15 	stw	r2,-32592(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    303c:	d0a02c17 	ldw	r2,-32592(gp)
    3040:	1004c03a 	cmpne	r2,r2,zero
    3044:	1000411e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    3048:	d0a02417 	ldw	r2,-32624(gp)
    304c:	1005003a 	cmpeq	r2,r2,zero
    3050:	10003e1e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3054:	00002306 	br	30e4 <xTaskResumeAll+0xcc>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3058:	00820234 	movhi	r2,2056
    305c:	10bddc04 	addi	r2,r2,-2192
    3060:	10800317 	ldw	r2,12(r2)
    3064:	10800317 	ldw	r2,12(r2)
    3068:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    306c:	e0bfff17 	ldw	r2,-4(fp)
    3070:	11000604 	addi	r4,r2,24
    3074:	00015f80 	call	15f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3078:	e0bfff17 	ldw	r2,-4(fp)
    307c:	11000104 	addi	r4,r2,4
    3080:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3084:	e0bfff17 	ldw	r2,-4(fp)
    3088:	10c00b17 	ldw	r3,44(r2)
    308c:	d0a02617 	ldw	r2,-32616(gp)
    3090:	10c0032e 	bgeu	r2,r3,30a0 <xTaskResumeAll+0x88>
    3094:	e0bfff17 	ldw	r2,-4(fp)
    3098:	10800b17 	ldw	r2,44(r2)
    309c:	d0a02615 	stw	r2,-32616(gp)
    30a0:	e0bfff17 	ldw	r2,-4(fp)
    30a4:	10800b17 	ldw	r2,44(r2)
    30a8:	10800524 	muli	r2,r2,20
    30ac:	1007883a 	mov	r3,r2
    30b0:	00820234 	movhi	r2,2056
    30b4:	10bd9604 	addi	r2,r2,-2472
    30b8:	1889883a 	add	r4,r3,r2
    30bc:	e0bfff17 	ldw	r2,-4(fp)
    30c0:	11400104 	addi	r5,r2,4
    30c4:	000149c0 	call	149c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    30c8:	e0bfff17 	ldw	r2,-4(fp)
    30cc:	10c00b17 	ldw	r3,44(r2)
    30d0:	d0a02217 	ldw	r2,-32632(gp)
    30d4:	10800b17 	ldw	r2,44(r2)
    30d8:	18800236 	bltu	r3,r2,30e4 <xTaskResumeAll+0xcc>
					{
						xYieldPending = pdTRUE;
    30dc:	00800044 	movi	r2,1
    30e0:	d0a02915 	stw	r2,-32604(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    30e4:	00820234 	movhi	r2,2056
    30e8:	10bddc04 	addi	r2,r2,-2192
    30ec:	10800017 	ldw	r2,0(r2)
    30f0:	1004c03a 	cmpne	r2,r2,zero
    30f4:	103fd81e 	bne	r2,zero,3058 <xTaskResumeAll+0x40>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    30f8:	d0a02817 	ldw	r2,-32608(gp)
    30fc:	1005003a 	cmpeq	r2,r2,zero
    3100:	10000c1e 	bne	r2,zero,3134 <xTaskResumeAll+0x11c>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3104:	00000806 	br	3128 <xTaskResumeAll+0x110>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3108:	00031dc0 	call	31dc <xTaskIncrementTick>
    310c:	1005003a 	cmpeq	r2,r2,zero
    3110:	1000021e 	bne	r2,zero,311c <xTaskResumeAll+0x104>
						{
							xYieldPending = pdTRUE;
    3114:	00800044 	movi	r2,1
    3118:	d0a02915 	stw	r2,-32604(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    311c:	d0a02817 	ldw	r2,-32608(gp)
    3120:	10bfffc4 	addi	r2,r2,-1
    3124:	d0a02815 	stw	r2,-32608(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3128:	d0a02817 	ldw	r2,-32608(gp)
    312c:	1004c03a 	cmpne	r2,r2,zero
    3130:	103ff51e 	bne	r2,zero,3108 <xTaskResumeAll+0xf0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3134:	d0a02917 	ldw	r2,-32604(gp)
    3138:	10800058 	cmpnei	r2,r2,1
    313c:	1000031e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    3140:	00800044 	movi	r2,1
    3144:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    3148:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    314c:	00041680 	call	4168 <vTaskExitCritical>

	return xAlreadyYielded;
    3150:	e0bffe17 	ldw	r2,-8(fp)
}
    3154:	e037883a 	mov	sp,fp
    3158:	dfc00117 	ldw	ra,4(sp)
    315c:	df000017 	ldw	fp,0(sp)
    3160:	dec00204 	addi	sp,sp,8
    3164:	f800283a 	ret

00003168 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    3168:	defffe04 	addi	sp,sp,-8
    316c:	df000115 	stw	fp,4(sp)
    3170:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    3174:	d0a02517 	ldw	r2,-32620(gp)
    3178:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    317c:	e0bfff17 	ldw	r2,-4(fp)
}
    3180:	e037883a 	mov	sp,fp
    3184:	df000017 	ldw	fp,0(sp)
    3188:	dec00104 	addi	sp,sp,4
    318c:	f800283a 	ret

00003190 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3190:	defffd04 	addi	sp,sp,-12
    3194:	df000215 	stw	fp,8(sp)
    3198:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    319c:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    31a0:	d0a02517 	ldw	r2,-32620(gp)
    31a4:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    31a8:	e0bfff17 	ldw	r2,-4(fp)
}
    31ac:	e037883a 	mov	sp,fp
    31b0:	df000017 	ldw	fp,0(sp)
    31b4:	dec00104 	addi	sp,sp,4
    31b8:	f800283a 	ret

000031bc <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    31bc:	deffff04 	addi	sp,sp,-4
    31c0:	df000015 	stw	fp,0(sp)
    31c4:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    31c8:	d0a02417 	ldw	r2,-32624(gp)
}
    31cc:	e037883a 	mov	sp,fp
    31d0:	df000017 	ldw	fp,0(sp)
    31d4:	dec00104 	addi	sp,sp,4
    31d8:	f800283a 	ret

000031dc <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    31dc:	defff804 	addi	sp,sp,-32
    31e0:	dfc00715 	stw	ra,28(sp)
    31e4:	df000615 	stw	fp,24(sp)
    31e8:	df000604 	addi	fp,sp,24
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    31ec:	e03ffc15 	stw	zero,-16(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    31f0:	d0a02c17 	ldw	r2,-32592(gp)
    31f4:	1004c03a 	cmpne	r2,r2,zero
    31f8:	1000611e 	bne	r2,zero,3380 <xTaskIncrementTick+0x1a4>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    31fc:	d0a02517 	ldw	r2,-32620(gp)
    3200:	10800044 	addi	r2,r2,1
    3204:	d0a02515 	stw	r2,-32620(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3208:	d0a02517 	ldw	r2,-32620(gp)
    320c:	e0bffb15 	stw	r2,-20(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3210:	e0bffb17 	ldw	r2,-20(fp)
    3214:	1004c03a 	cmpne	r2,r2,zero
    3218:	10000a1e 	bne	r2,zero,3244 <xTaskIncrementTick+0x68>
			{
				taskSWITCH_DELAYED_LISTS();
    321c:	d0a02d17 	ldw	r2,-32588(gp)
    3220:	e0bffa15 	stw	r2,-24(fp)
    3224:	d0a02e17 	ldw	r2,-32584(gp)
    3228:	d0a02d15 	stw	r2,-32588(gp)
    322c:	e0bffa17 	ldw	r2,-24(fp)
    3230:	d0a02e15 	stw	r2,-32584(gp)
    3234:	d0a02a17 	ldw	r2,-32600(gp)
    3238:	10800044 	addi	r2,r2,1
    323c:	d0a02a15 	stw	r2,-32600(gp)
    3240:	0003dfc0 	call	3dfc <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3244:	d0e00317 	ldw	r3,-32756(gp)
    3248:	e0bffb17 	ldw	r2,-20(fp)
    324c:	10c03f36 	bltu	r2,r3,334c <xTaskIncrementTick+0x170>
    3250:	00000006 	br	3254 <xTaskIncrementTick+0x78>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3254:	d0a02d17 	ldw	r2,-32588(gp)
    3258:	10800017 	ldw	r2,0(r2)
    325c:	1004c03a 	cmpne	r2,r2,zero
    3260:	1000031e 	bne	r2,zero,3270 <xTaskIncrementTick+0x94>
    3264:	00800044 	movi	r2,1
    3268:	e0bfff05 	stb	r2,-4(fp)
    326c:	00000106 	br	3274 <xTaskIncrementTick+0x98>
    3270:	e03fff05 	stb	zero,-4(fp)
    3274:	e0bfff03 	ldbu	r2,-4(fp)
    3278:	1005003a 	cmpeq	r2,r2,zero
    327c:	1000031e 	bne	r2,zero,328c <xTaskIncrementTick+0xb0>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    3280:	00bfffc4 	movi	r2,-1
    3284:	d0a00315 	stw	r2,-32756(gp)
						break;
    3288:	00003006 	br	334c <xTaskIncrementTick+0x170>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    328c:	d0a02d17 	ldw	r2,-32588(gp)
    3290:	10800317 	ldw	r2,12(r2)
    3294:	10800317 	ldw	r2,12(r2)
    3298:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    329c:	e0bffe17 	ldw	r2,-8(fp)
    32a0:	10800117 	ldw	r2,4(r2)
    32a4:	e0bffd15 	stw	r2,-12(fp)

						if( xConstTickCount < xItemValue )
    32a8:	e0fffb17 	ldw	r3,-20(fp)
    32ac:	e0bffd17 	ldw	r2,-12(fp)
    32b0:	1880032e 	bgeu	r3,r2,32c0 <xTaskIncrementTick+0xe4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    32b4:	e0bffd17 	ldw	r2,-12(fp)
    32b8:	d0a00315 	stw	r2,-32756(gp)
							break;
    32bc:	00002306 	br	334c <xTaskIncrementTick+0x170>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    32c0:	e0bffe17 	ldw	r2,-8(fp)
    32c4:	11000104 	addi	r4,r2,4
    32c8:	00015f80 	call	15f8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    32cc:	e0bffe17 	ldw	r2,-8(fp)
    32d0:	10800a17 	ldw	r2,40(r2)
    32d4:	1005003a 	cmpeq	r2,r2,zero
    32d8:	1000031e 	bne	r2,zero,32e8 <xTaskIncrementTick+0x10c>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    32dc:	e0bffe17 	ldw	r2,-8(fp)
    32e0:	11000604 	addi	r4,r2,24
    32e4:	00015f80 	call	15f8 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    32e8:	e0bffe17 	ldw	r2,-8(fp)
    32ec:	10c00b17 	ldw	r3,44(r2)
    32f0:	d0a02617 	ldw	r2,-32616(gp)
    32f4:	10c0032e 	bgeu	r2,r3,3304 <xTaskIncrementTick+0x128>
    32f8:	e0bffe17 	ldw	r2,-8(fp)
    32fc:	10800b17 	ldw	r2,44(r2)
    3300:	d0a02615 	stw	r2,-32616(gp)
    3304:	e0bffe17 	ldw	r2,-8(fp)
    3308:	10800b17 	ldw	r2,44(r2)
    330c:	10800524 	muli	r2,r2,20
    3310:	1007883a 	mov	r3,r2
    3314:	00820234 	movhi	r2,2056
    3318:	10bd9604 	addi	r2,r2,-2472
    331c:	1889883a 	add	r4,r3,r2
    3320:	e0bffe17 	ldw	r2,-8(fp)
    3324:	11400104 	addi	r5,r2,4
    3328:	000149c0 	call	149c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    332c:	e0bffe17 	ldw	r2,-8(fp)
    3330:	10c00b17 	ldw	r3,44(r2)
    3334:	d0a02217 	ldw	r2,-32632(gp)
    3338:	10800b17 	ldw	r2,44(r2)
    333c:	18bfc536 	bltu	r3,r2,3254 <xTaskIncrementTick+0x78>
							{
								xSwitchRequired = pdTRUE;
    3340:	00800044 	movi	r2,1
    3344:	e0bffc15 	stw	r2,-16(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    3348:	003fc206 	br	3254 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    334c:	d0a02217 	ldw	r2,-32632(gp)
    3350:	10800b17 	ldw	r2,44(r2)
    3354:	10800524 	muli	r2,r2,20
    3358:	1007883a 	mov	r3,r2
    335c:	00820234 	movhi	r2,2056
    3360:	10bd9604 	addi	r2,r2,-2472
    3364:	1885883a 	add	r2,r3,r2
    3368:	10800017 	ldw	r2,0(r2)
    336c:	108000b0 	cmpltui	r2,r2,2
    3370:	1000061e 	bne	r2,zero,338c <xTaskIncrementTick+0x1b0>
			{
				xSwitchRequired = pdTRUE;
    3374:	00800044 	movi	r2,1
    3378:	e0bffc15 	stw	r2,-16(fp)
    337c:	00000306 	br	338c <xTaskIncrementTick+0x1b0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    3380:	d0a02817 	ldw	r2,-32608(gp)
    3384:	10800044 	addi	r2,r2,1
    3388:	d0a02815 	stw	r2,-32608(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    338c:	d0a02917 	ldw	r2,-32604(gp)
    3390:	1005003a 	cmpeq	r2,r2,zero
    3394:	1000021e 	bne	r2,zero,33a0 <xTaskIncrementTick+0x1c4>
		{
			xSwitchRequired = pdTRUE;
    3398:	00800044 	movi	r2,1
    339c:	e0bffc15 	stw	r2,-16(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    33a0:	e0bffc17 	ldw	r2,-16(fp)
}
    33a4:	e037883a 	mov	sp,fp
    33a8:	dfc00117 	ldw	ra,4(sp)
    33ac:	df000017 	ldw	fp,0(sp)
    33b0:	dec00204 	addi	sp,sp,8
    33b4:	f800283a 	ret

000033b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    33b8:	defffd04 	addi	sp,sp,-12
    33bc:	dfc00215 	stw	ra,8(sp)
    33c0:	df000115 	stw	fp,4(sp)
    33c4:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    33c8:	d0a02c17 	ldw	r2,-32592(gp)
    33cc:	1005003a 	cmpeq	r2,r2,zero
    33d0:	1000031e 	bne	r2,zero,33e0 <vTaskSwitchContext+0x28>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    33d4:	00800044 	movi	r2,1
    33d8:	d0a02915 	stw	r2,-32604(gp)
    33dc:	00003d06 	br	34d4 <vTaskSwitchContext+0x11c>
	}
	else
	{
		xYieldPending = pdFALSE;
    33e0:	d0202915 	stw	zero,-32604(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    33e4:	d0a02217 	ldw	r2,-32632(gp)
    33e8:	10c00017 	ldw	r3,0(r2)
    33ec:	d0a02217 	ldw	r2,-32632(gp)
    33f0:	10800c17 	ldw	r2,48(r2)
    33f4:	10c00436 	bltu	r2,r3,3408 <vTaskSwitchContext+0x50>
    33f8:	d1202217 	ldw	r4,-32632(gp)
    33fc:	d0a02217 	ldw	r2,-32632(gp)
    3400:	11400d04 	addi	r5,r2,52
    3404:	00016900 	call	1690 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3408:	d0a02217 	ldw	r2,-32632(gp)
    340c:	11000c17 	ldw	r4,48(r2)
    3410:	01420034 	movhi	r5,2048
    3414:	29400f04 	addi	r5,r5,60
    3418:	01800504 	movi	r6,20
    341c:	00053680 	call	5368 <memcmp>
    3420:	1005003a 	cmpeq	r2,r2,zero
    3424:	1000081e 	bne	r2,zero,3448 <vTaskSwitchContext+0x90>
    3428:	d1202217 	ldw	r4,-32632(gp)
    342c:	d0a02217 	ldw	r2,-32632(gp)
    3430:	11400d04 	addi	r5,r2,52
    3434:	00016900 	call	1690 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3438:	00000306 	br	3448 <vTaskSwitchContext+0x90>
    343c:	d0a02617 	ldw	r2,-32616(gp)
    3440:	10bfffc4 	addi	r2,r2,-1
    3444:	d0a02615 	stw	r2,-32616(gp)
    3448:	d0a02617 	ldw	r2,-32616(gp)
    344c:	10800524 	muli	r2,r2,20
    3450:	1007883a 	mov	r3,r2
    3454:	00820234 	movhi	r2,2056
    3458:	10bd9604 	addi	r2,r2,-2472
    345c:	1885883a 	add	r2,r3,r2
    3460:	10800017 	ldw	r2,0(r2)
    3464:	1005003a 	cmpeq	r2,r2,zero
    3468:	103ff41e 	bne	r2,zero,343c <vTaskSwitchContext+0x84>
    346c:	d0a02617 	ldw	r2,-32616(gp)
    3470:	10800524 	muli	r2,r2,20
    3474:	1007883a 	mov	r3,r2
    3478:	00820234 	movhi	r2,2056
    347c:	10bd9604 	addi	r2,r2,-2472
    3480:	1885883a 	add	r2,r3,r2
    3484:	e0bfff15 	stw	r2,-4(fp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	10800117 	ldw	r2,4(r2)
    3490:	10c00117 	ldw	r3,4(r2)
    3494:	e0bfff17 	ldw	r2,-4(fp)
    3498:	10c00115 	stw	r3,4(r2)
    349c:	e0bfff17 	ldw	r2,-4(fp)
    34a0:	10c00117 	ldw	r3,4(r2)
    34a4:	e0bfff17 	ldw	r2,-4(fp)
    34a8:	10800204 	addi	r2,r2,8
    34ac:	1880051e 	bne	r3,r2,34c4 <vTaskSwitchContext+0x10c>
    34b0:	e0bfff17 	ldw	r2,-4(fp)
    34b4:	10800117 	ldw	r2,4(r2)
    34b8:	10c00117 	ldw	r3,4(r2)
    34bc:	e0bfff17 	ldw	r2,-4(fp)
    34c0:	10c00115 	stw	r3,4(r2)
    34c4:	e0bfff17 	ldw	r2,-4(fp)
    34c8:	10800117 	ldw	r2,4(r2)
    34cc:	10800317 	ldw	r2,12(r2)
    34d0:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    34d4:	e037883a 	mov	sp,fp
    34d8:	dfc00117 	ldw	ra,4(sp)
    34dc:	df000017 	ldw	fp,0(sp)
    34e0:	dec00204 	addi	sp,sp,8
    34e4:	f800283a 	ret

000034e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    34e8:	defffb04 	addi	sp,sp,-20
    34ec:	dfc00415 	stw	ra,16(sp)
    34f0:	df000315 	stw	fp,12(sp)
    34f4:	df000304 	addi	fp,sp,12
    34f8:	e13ffe15 	stw	r4,-8(fp)
    34fc:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3500:	d0a02217 	ldw	r2,-32632(gp)
    3504:	11400604 	addi	r5,r2,24
    3508:	e13ffe17 	ldw	r4,-8(fp)
    350c:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3510:	d0a02217 	ldw	r2,-32632(gp)
    3514:	11000104 	addi	r4,r2,4
    3518:	00015f80 	call	15f8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    351c:	d0e02517 	ldw	r3,-32620(gp)
    3520:	e0bfff17 	ldw	r2,-4(fp)
    3524:	1885883a 	add	r2,r3,r2
    3528:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    352c:	e13ffd17 	ldw	r4,-12(fp)
    3530:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    3534:	e037883a 	mov	sp,fp
    3538:	dfc00117 	ldw	ra,4(sp)
    353c:	df000017 	ldw	fp,0(sp)
    3540:	dec00204 	addi	sp,sp,8
    3544:	f800283a 	ret

00003548 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    3548:	defffa04 	addi	sp,sp,-24
    354c:	dfc00515 	stw	ra,20(sp)
    3550:	df000415 	stw	fp,16(sp)
    3554:	df000404 	addi	fp,sp,16
    3558:	e13ffd15 	stw	r4,-12(fp)
    355c:	e17ffe15 	stw	r5,-8(fp)
    3560:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    3564:	d0e02217 	ldw	r3,-32632(gp)
    3568:	e0bffe17 	ldw	r2,-8(fp)
    356c:	10a00034 	orhi	r2,r2,32768
    3570:	18800615 	stw	r2,24(r3)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3574:	d0a02217 	ldw	r2,-32632(gp)
    3578:	11400604 	addi	r5,r2,24
    357c:	e13ffd17 	ldw	r4,-12(fp)
    3580:	000149c0 	call	149c <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3584:	d0a02217 	ldw	r2,-32632(gp)
    3588:	11000104 	addi	r4,r2,4
    358c:	00015f80 	call	15f8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3590:	d0e02517 	ldw	r3,-32620(gp)
    3594:	e0bfff17 	ldw	r2,-4(fp)
    3598:	1885883a 	add	r2,r3,r2
    359c:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    35a0:	e13ffc17 	ldw	r4,-16(fp)
    35a4:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    35a8:	e037883a 	mov	sp,fp
    35ac:	dfc00117 	ldw	ra,4(sp)
    35b0:	df000017 	ldw	fp,0(sp)
    35b4:	dec00204 	addi	sp,sp,8
    35b8:	f800283a 	ret

000035bc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    35bc:	defffb04 	addi	sp,sp,-20
    35c0:	dfc00415 	stw	ra,16(sp)
    35c4:	df000315 	stw	fp,12(sp)
    35c8:	df000304 	addi	fp,sp,12
    35cc:	e13ffe15 	stw	r4,-8(fp)
    35d0:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    35d4:	d0a02217 	ldw	r2,-32632(gp)
    35d8:	11400604 	addi	r5,r2,24
    35dc:	e13ffe17 	ldw	r4,-8(fp)
    35e0:	000149c0 	call	149c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    35e4:	d0a02217 	ldw	r2,-32632(gp)
    35e8:	11000104 	addi	r4,r2,4
    35ec:	00015f80 	call	15f8 <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    35f0:	d0e02517 	ldw	r3,-32620(gp)
    35f4:	e0bfff17 	ldw	r2,-4(fp)
    35f8:	1885883a 	add	r2,r3,r2
    35fc:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3600:	e13ffd17 	ldw	r4,-12(fp)
    3604:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
    3608:	e037883a 	mov	sp,fp
    360c:	dfc00117 	ldw	ra,4(sp)
    3610:	df000017 	ldw	fp,0(sp)
    3614:	dec00204 	addi	sp,sp,8
    3618:	f800283a 	ret

0000361c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    361c:	defffb04 	addi	sp,sp,-20
    3620:	dfc00415 	stw	ra,16(sp)
    3624:	df000315 	stw	fp,12(sp)
    3628:	df000304 	addi	fp,sp,12
    362c:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    3630:	e0bfff17 	ldw	r2,-4(fp)
    3634:	10800317 	ldw	r2,12(r2)
    3638:	10800317 	ldw	r2,12(r2)
    363c:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    3640:	e0bffe17 	ldw	r2,-8(fp)
    3644:	11000604 	addi	r4,r2,24
    3648:	00015f80 	call	15f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    364c:	d0a02c17 	ldw	r2,-32592(gp)
    3650:	1004c03a 	cmpne	r2,r2,zero
    3654:	1000151e 	bne	r2,zero,36ac <xTaskRemoveFromEventList+0x90>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3658:	e0bffe17 	ldw	r2,-8(fp)
    365c:	11000104 	addi	r4,r2,4
    3660:	00015f80 	call	15f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    3664:	e0bffe17 	ldw	r2,-8(fp)
    3668:	10c00b17 	ldw	r3,44(r2)
    366c:	d0a02617 	ldw	r2,-32616(gp)
    3670:	10c0032e 	bgeu	r2,r3,3680 <xTaskRemoveFromEventList+0x64>
    3674:	e0bffe17 	ldw	r2,-8(fp)
    3678:	10800b17 	ldw	r2,44(r2)
    367c:	d0a02615 	stw	r2,-32616(gp)
    3680:	e0bffe17 	ldw	r2,-8(fp)
    3684:	10800b17 	ldw	r2,44(r2)
    3688:	10800524 	muli	r2,r2,20
    368c:	1007883a 	mov	r3,r2
    3690:	00820234 	movhi	r2,2056
    3694:	10bd9604 	addi	r2,r2,-2472
    3698:	1889883a 	add	r4,r3,r2
    369c:	e0bffe17 	ldw	r2,-8(fp)
    36a0:	11400104 	addi	r5,r2,4
    36a4:	000149c0 	call	149c <vListInsertEnd>
    36a8:	00000506 	br	36c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    36ac:	e0bffe17 	ldw	r2,-8(fp)
    36b0:	11400604 	addi	r5,r2,24
    36b4:	01020234 	movhi	r4,2056
    36b8:	213ddc04 	addi	r4,r4,-2192
    36bc:	000149c0 	call	149c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    36c0:	e0bffe17 	ldw	r2,-8(fp)
    36c4:	10c00b17 	ldw	r3,44(r2)
    36c8:	d0a02217 	ldw	r2,-32632(gp)
    36cc:	10800b17 	ldw	r2,44(r2)
    36d0:	10c0052e 	bgeu	r2,r3,36e8 <xTaskRemoveFromEventList+0xcc>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    36d4:	00800044 	movi	r2,1
    36d8:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    36dc:	00800044 	movi	r2,1
    36e0:	d0a02915 	stw	r2,-32604(gp)
    36e4:	00000106 	br	36ec <xTaskRemoveFromEventList+0xd0>
	}
	else
	{
		xReturn = pdFALSE;
    36e8:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    36ec:	e0bffd17 	ldw	r2,-12(fp)
}
    36f0:	e037883a 	mov	sp,fp
    36f4:	dfc00117 	ldw	ra,4(sp)
    36f8:	df000017 	ldw	fp,0(sp)
    36fc:	dec00204 	addi	sp,sp,8
    3700:	f800283a 	ret

00003704 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3704:	defffa04 	addi	sp,sp,-24
    3708:	dfc00515 	stw	ra,20(sp)
    370c:	df000415 	stw	fp,16(sp)
    3710:	df000404 	addi	fp,sp,16
    3714:	e13ffe15 	stw	r4,-8(fp)
    3718:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    371c:	e0bfff17 	ldw	r2,-4(fp)
    3720:	10e00034 	orhi	r3,r2,32768
    3724:	e0bffe17 	ldw	r2,-8(fp)
    3728:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    372c:	e0bffe17 	ldw	r2,-8(fp)
    3730:	10800317 	ldw	r2,12(r2)
    3734:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    3738:	e13ffe17 	ldw	r4,-8(fp)
    373c:	00015f80 	call	15f8 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3740:	e0bffd17 	ldw	r2,-12(fp)
    3744:	11000104 	addi	r4,r2,4
    3748:	00015f80 	call	15f8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    374c:	e0bffd17 	ldw	r2,-12(fp)
    3750:	10c00b17 	ldw	r3,44(r2)
    3754:	d0a02617 	ldw	r2,-32616(gp)
    3758:	10c0032e 	bgeu	r2,r3,3768 <xTaskRemoveFromUnorderedEventList+0x64>
    375c:	e0bffd17 	ldw	r2,-12(fp)
    3760:	10800b17 	ldw	r2,44(r2)
    3764:	d0a02615 	stw	r2,-32616(gp)
    3768:	e0bffd17 	ldw	r2,-12(fp)
    376c:	10800b17 	ldw	r2,44(r2)
    3770:	10800524 	muli	r2,r2,20
    3774:	1007883a 	mov	r3,r2
    3778:	00820234 	movhi	r2,2056
    377c:	10bd9604 	addi	r2,r2,-2472
    3780:	1889883a 	add	r4,r3,r2
    3784:	e0bffd17 	ldw	r2,-12(fp)
    3788:	11400104 	addi	r5,r2,4
    378c:	000149c0 	call	149c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3790:	e0bffd17 	ldw	r2,-12(fp)
    3794:	10c00b17 	ldw	r3,44(r2)
    3798:	d0a02217 	ldw	r2,-32632(gp)
    379c:	10800b17 	ldw	r2,44(r2)
    37a0:	10c0052e 	bgeu	r2,r3,37b8 <xTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    37a4:	00800044 	movi	r2,1
    37a8:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    37ac:	00800044 	movi	r2,1
    37b0:	d0a02915 	stw	r2,-32604(gp)
    37b4:	00000106 	br	37bc <xTaskRemoveFromUnorderedEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
    37b8:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    37bc:	e0bffc17 	ldw	r2,-16(fp)
}
    37c0:	e037883a 	mov	sp,fp
    37c4:	dfc00117 	ldw	ra,4(sp)
    37c8:	df000017 	ldw	fp,0(sp)
    37cc:	dec00204 	addi	sp,sp,8
    37d0:	f800283a 	ret

000037d4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    37d4:	defffe04 	addi	sp,sp,-8
    37d8:	df000115 	stw	fp,4(sp)
    37dc:	df000104 	addi	fp,sp,4
    37e0:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    37e4:	d0e02a17 	ldw	r3,-32600(gp)
    37e8:	e0bfff17 	ldw	r2,-4(fp)
    37ec:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    37f0:	d0e02517 	ldw	r3,-32620(gp)
    37f4:	e0bfff17 	ldw	r2,-4(fp)
    37f8:	10c00115 	stw	r3,4(r2)
}
    37fc:	e037883a 	mov	sp,fp
    3800:	df000017 	ldw	fp,0(sp)
    3804:	dec00104 	addi	sp,sp,4
    3808:	f800283a 	ret

0000380c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    380c:	defffa04 	addi	sp,sp,-24
    3810:	dfc00515 	stw	ra,20(sp)
    3814:	df000415 	stw	fp,16(sp)
    3818:	df000404 	addi	fp,sp,16
    381c:	e13ffe15 	stw	r4,-8(fp)
    3820:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    3824:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    3828:	d0a02517 	ldw	r2,-32620(gp)
    382c:	e0bffc15 	stw	r2,-16(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3830:	e0bffe17 	ldw	r2,-8(fp)
    3834:	10c00017 	ldw	r3,0(r2)
    3838:	d0a02a17 	ldw	r2,-32600(gp)
    383c:	18800726 	beq	r3,r2,385c <xTaskCheckForTimeOut+0x50>
    3840:	e0bffe17 	ldw	r2,-8(fp)
    3844:	10c00117 	ldw	r3,4(r2)
    3848:	e0bffc17 	ldw	r2,-16(fp)
    384c:	10c00336 	bltu	r2,r3,385c <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    3850:	00800044 	movi	r2,1
    3854:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3858:	00001606 	br	38b4 <xTaskCheckForTimeOut+0xa8>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    385c:	e0bffe17 	ldw	r2,-8(fp)
    3860:	10c00117 	ldw	r3,4(r2)
    3864:	e0bffc17 	ldw	r2,-16(fp)
    3868:	10c7c83a 	sub	r3,r2,r3
    386c:	e0bfff17 	ldw	r2,-4(fp)
    3870:	10800017 	ldw	r2,0(r2)
    3874:	18800d2e 	bgeu	r3,r2,38ac <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3878:	e0bfff17 	ldw	r2,-4(fp)
    387c:	11000017 	ldw	r4,0(r2)
    3880:	e0bffe17 	ldw	r2,-8(fp)
    3884:	10c00117 	ldw	r3,4(r2)
    3888:	e0bffc17 	ldw	r2,-16(fp)
    388c:	10c5c83a 	sub	r2,r2,r3
    3890:	2087c83a 	sub	r3,r4,r2
    3894:	e0bfff17 	ldw	r2,-4(fp)
    3898:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    389c:	e13ffe17 	ldw	r4,-8(fp)
    38a0:	00037d40 	call	37d4 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    38a4:	e03ffd15 	stw	zero,-12(fp)
    38a8:	00000206 	br	38b4 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    38ac:	00800044 	movi	r2,1
    38b0:	e0bffd15 	stw	r2,-12(fp)
		}
	}
	taskEXIT_CRITICAL();
    38b4:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    38b8:	e0bffd17 	ldw	r2,-12(fp)
}
    38bc:	e037883a 	mov	sp,fp
    38c0:	dfc00117 	ldw	ra,4(sp)
    38c4:	df000017 	ldw	fp,0(sp)
    38c8:	dec00204 	addi	sp,sp,8
    38cc:	f800283a 	ret

000038d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    38d0:	deffff04 	addi	sp,sp,-4
    38d4:	df000015 	stw	fp,0(sp)
    38d8:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    38dc:	00800044 	movi	r2,1
    38e0:	d0a02915 	stw	r2,-32604(gp)
}
    38e4:	e037883a 	mov	sp,fp
    38e8:	df000017 	ldw	fp,0(sp)
    38ec:	dec00104 	addi	sp,sp,4
    38f0:	f800283a 	ret

000038f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    38f4:	defffd04 	addi	sp,sp,-12
    38f8:	dfc00215 	stw	ra,8(sp)
    38fc:	df000115 	stw	fp,4(sp)
    3900:	df000104 	addi	fp,sp,4
    3904:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    3908:	0003af40 	call	3af4 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    390c:	003ffe06 	br	3908 <prvIdleTask+0x14>

00003910 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    3910:	defff804 	addi	sp,sp,-32
    3914:	dfc00715 	stw	ra,28(sp)
    3918:	df000615 	stw	fp,24(sp)
    391c:	df000604 	addi	fp,sp,24
    3920:	e13ffb15 	stw	r4,-20(fp)
    3924:	e17ffc15 	stw	r5,-16(fp)
    3928:	e1bffd15 	stw	r6,-12(fp)
    392c:	e1fffe15 	stw	r7,-8(fp)
    3930:	e0800217 	ldw	r2,8(fp)
    3934:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3938:	e03ffa15 	stw	zero,-24(fp)
    393c:	00001506 	br	3994 <prvInitialiseTCBVariables+0x84>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    3940:	e13ffa17 	ldw	r4,-24(fp)
    3944:	e0fffa17 	ldw	r3,-24(fp)
    3948:	e0bffc17 	ldw	r2,-16(fp)
    394c:	1885883a 	add	r2,r3,r2
    3950:	10c00003 	ldbu	r3,0(r2)
    3954:	e0bffb17 	ldw	r2,-20(fp)
    3958:	2085883a 	add	r2,r4,r2
    395c:	10800d04 	addi	r2,r2,52
    3960:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3964:	e0fffa17 	ldw	r3,-24(fp)
    3968:	e0bffc17 	ldw	r2,-16(fp)
    396c:	1885883a 	add	r2,r3,r2
    3970:	10800003 	ldbu	r2,0(r2)
    3974:	10803fcc 	andi	r2,r2,255
    3978:	1080201c 	xori	r2,r2,128
    397c:	10bfe004 	addi	r2,r2,-128
    3980:	1005003a 	cmpeq	r2,r2,zero
    3984:	1000061e 	bne	r2,zero,39a0 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3988:	e0bffa17 	ldw	r2,-24(fp)
    398c:	10800044 	addi	r2,r2,1
    3990:	e0bffa15 	stw	r2,-24(fp)
    3994:	e0bffa17 	ldw	r2,-24(fp)
    3998:	10800230 	cmpltui	r2,r2,8
    399c:	103fe81e 	bne	r2,zero,3940 <prvInitialiseTCBVariables+0x30>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    39a8:	e0bffd17 	ldw	r2,-12(fp)
    39ac:	10800330 	cmpltui	r2,r2,12
    39b0:	1000021e 	bne	r2,zero,39bc <prvInitialiseTCBVariables+0xac>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    39b4:	008002c4 	movi	r2,11
    39b8:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    39bc:	e0fffb17 	ldw	r3,-20(fp)
    39c0:	e0bffd17 	ldw	r2,-12(fp)
    39c4:	18800b15 	stw	r2,44(r3)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    39c8:	e0fffb17 	ldw	r3,-20(fp)
    39cc:	e0bffd17 	ldw	r2,-12(fp)
    39d0:	18801015 	stw	r2,64(r3)
		pxTCB->uxMutexesHeld = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	11000104 	addi	r4,r2,4
    39e4:	00014740 	call	1474 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    39e8:	e0bffb17 	ldw	r2,-20(fp)
    39ec:	11000604 	addi	r4,r2,24
    39f0:	00014740 	call	1474 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39f4:	e0fffb17 	ldw	r3,-20(fp)
    39f8:	e0bffb17 	ldw	r2,-20(fp)
    39fc:	18800415 	stw	r2,16(r3)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3a00:	00c00304 	movi	r3,12
    3a04:	e0bffd17 	ldw	r2,-12(fp)
    3a08:	1887c83a 	sub	r3,r3,r2
    3a0c:	e0bffb17 	ldw	r2,-20(fp)
    3a10:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    3a14:	e0fffb17 	ldw	r3,-20(fp)
    3a18:	e0bffb17 	ldw	r2,-20(fp)
    3a1c:	18800915 	stw	r2,36(r3)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3a20:	e0bffb17 	ldw	r2,-20(fp)
    3a24:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3a28:	e0bffb17 	ldw	r2,-20(fp)
    3a2c:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3a30:	e0bffb17 	ldw	r2,-20(fp)
    3a34:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3a38:	e037883a 	mov	sp,fp
    3a3c:	dfc00117 	ldw	ra,4(sp)
    3a40:	df000017 	ldw	fp,0(sp)
    3a44:	dec00204 	addi	sp,sp,8
    3a48:	f800283a 	ret

00003a4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    3a4c:	defffd04 	addi	sp,sp,-12
    3a50:	dfc00215 	stw	ra,8(sp)
    3a54:	df000115 	stw	fp,4(sp)
    3a58:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a5c:	e03fff15 	stw	zero,-4(fp)
    3a60:	00000a06 	br	3a8c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a64:	e0bfff17 	ldw	r2,-4(fp)
    3a68:	10800524 	muli	r2,r2,20
    3a6c:	1007883a 	mov	r3,r2
    3a70:	00820234 	movhi	r2,2056
    3a74:	10bd9604 	addi	r2,r2,-2472
    3a78:	1889883a 	add	r4,r3,r2
    3a7c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a80:	e0bfff17 	ldw	r2,-4(fp)
    3a84:	10800044 	addi	r2,r2,1
    3a88:	e0bfff15 	stw	r2,-4(fp)
    3a8c:	e0bfff17 	ldw	r2,-4(fp)
    3a90:	10800330 	cmpltui	r2,r2,12
    3a94:	103ff31e 	bne	r2,zero,3a64 <prvInitialiseTaskLists+0x18>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a98:	01020234 	movhi	r4,2056
    3a9c:	213dd204 	addi	r4,r4,-2232
    3aa0:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3aa4:	01020234 	movhi	r4,2056
    3aa8:	213dd704 	addi	r4,r4,-2212
    3aac:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3ab0:	01020234 	movhi	r4,2056
    3ab4:	213ddc04 	addi	r4,r4,-2192
    3ab8:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3abc:	01020234 	movhi	r4,2056
    3ac0:	213de104 	addi	r4,r4,-2172
    3ac4:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3ac8:	00820234 	movhi	r2,2056
    3acc:	10bdd204 	addi	r2,r2,-2232
    3ad0:	d0a02d15 	stw	r2,-32588(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3ad4:	00820234 	movhi	r2,2056
    3ad8:	10bdd704 	addi	r2,r2,-2212
    3adc:	d0a02e15 	stw	r2,-32584(gp)
}
    3ae0:	e037883a 	mov	sp,fp
    3ae4:	dfc00117 	ldw	ra,4(sp)
    3ae8:	df000017 	ldw	fp,0(sp)
    3aec:	dec00204 	addi	sp,sp,8
    3af0:	f800283a 	ret

00003af4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3af4:	defffc04 	addi	sp,sp,-16
    3af8:	dfc00315 	stw	ra,12(sp)
    3afc:	df000215 	stw	fp,8(sp)
    3b00:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b04:	00001c06 	br	3b78 <prvCheckTasksWaitingTermination+0x84>
		{
			vTaskSuspendAll();
    3b08:	0002ff00 	call	2ff0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3b0c:	00820234 	movhi	r2,2056
    3b10:	10bde104 	addi	r2,r2,-2172
    3b14:	10800017 	ldw	r2,0(r2)
    3b18:	1005003a 	cmpeq	r2,r2,zero
    3b1c:	e0bfff15 	stw	r2,-4(fp)
			}
			( void ) xTaskResumeAll();
    3b20:	00030180 	call	3018 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3b24:	e0bfff17 	ldw	r2,-4(fp)
    3b28:	1004c03a 	cmpne	r2,r2,zero
    3b2c:	1000121e 	bne	r2,zero,3b78 <prvCheckTasksWaitingTermination+0x84>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3b30:	00041140 	call	4114 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3b34:	00820234 	movhi	r2,2056
    3b38:	10bde104 	addi	r2,r2,-2172
    3b3c:	10800317 	ldw	r2,12(r2)
    3b40:	10800317 	ldw	r2,12(r2)
    3b44:	e0bffe15 	stw	r2,-8(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3b48:	e0bffe17 	ldw	r2,-8(fp)
    3b4c:	11000104 	addi	r4,r2,4
    3b50:	00015f80 	call	15f8 <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b54:	d0a02417 	ldw	r2,-32624(gp)
    3b58:	10bfffc4 	addi	r2,r2,-1
    3b5c:	d0a02415 	stw	r2,-32624(gp)
					--uxTasksDeleted;
    3b60:	d0a02317 	ldw	r2,-32628(gp)
    3b64:	10bfffc4 	addi	r2,r2,-1
    3b68:	d0a02315 	stw	r2,-32628(gp)
				}
				taskEXIT_CRITICAL();
    3b6c:	00041680 	call	4168 <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b70:	e13ffe17 	ldw	r4,-8(fp)
    3b74:	0003dc00 	call	3dc0 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b78:	d0a02317 	ldw	r2,-32628(gp)
    3b7c:	1004c03a 	cmpne	r2,r2,zero
    3b80:	103fe11e 	bne	r2,zero,3b08 <prvCheckTasksWaitingTermination+0x14>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b84:	e037883a 	mov	sp,fp
    3b88:	dfc00117 	ldw	ra,4(sp)
    3b8c:	df000017 	ldw	fp,0(sp)
    3b90:	dec00204 	addi	sp,sp,8
    3b94:	f800283a 	ret

00003b98 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b98:	defffd04 	addi	sp,sp,-12
    3b9c:	dfc00215 	stw	ra,8(sp)
    3ba0:	df000115 	stw	fp,4(sp)
    3ba4:	df000104 	addi	fp,sp,4
    3ba8:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3bac:	d0e02217 	ldw	r3,-32632(gp)
    3bb0:	e0bfff17 	ldw	r2,-4(fp)
    3bb4:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xTickCount )
    3bb8:	d0e02517 	ldw	r3,-32620(gp)
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	10c0052e 	bgeu	r2,r3,3bd8 <prvAddCurrentTaskToDelayedList+0x40>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bc4:	d1202e17 	ldw	r4,-32584(gp)
    3bc8:	d0a02217 	ldw	r2,-32632(gp)
    3bcc:	11400104 	addi	r5,r2,4
    3bd0:	00015240 	call	1524 <vListInsert>
    3bd4:	00000906 	br	3bfc <prvAddCurrentTaskToDelayedList+0x64>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bd8:	d1202d17 	ldw	r4,-32588(gp)
    3bdc:	d0a02217 	ldw	r2,-32632(gp)
    3be0:	11400104 	addi	r5,r2,4
    3be4:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3be8:	d0e00317 	ldw	r3,-32756(gp)
    3bec:	e0bfff17 	ldw	r2,-4(fp)
    3bf0:	10c0022e 	bgeu	r2,r3,3bfc <prvAddCurrentTaskToDelayedList+0x64>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bf4:	e0bfff17 	ldw	r2,-4(fp)
    3bf8:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bfc:	e037883a 	mov	sp,fp
    3c00:	dfc00117 	ldw	ra,4(sp)
    3c04:	df000017 	ldw	fp,0(sp)
    3c08:	dec00204 	addi	sp,sp,8
    3c0c:	f800283a 	ret

00003c10 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3c10:	defff904 	addi	sp,sp,-28
    3c14:	dfc00615 	stw	ra,24(sp)
    3c18:	df000515 	stw	fp,20(sp)
    3c1c:	df000504 	addi	fp,sp,20
    3c20:	e17ffe15 	stw	r5,-8(fp)
    3c24:	e13ffd0d 	sth	r4,-12(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3c28:	e0bffe17 	ldw	r2,-8(fp)
    3c2c:	1004c03a 	cmpne	r2,r2,zero
    3c30:	1000071e 	bne	r2,zero,3c50 <prvAllocateTCBAndStack+0x40>
    3c34:	e0bffd0b 	ldhu	r2,-12(fp)
    3c38:	1085883a 	add	r2,r2,r2
    3c3c:	1085883a 	add	r2,r2,r2
    3c40:	1009883a 	mov	r4,r2
    3c44:	0000fbc0 	call	fbc <pvPortMalloc>
    3c48:	e0bfff15 	stw	r2,-4(fp)
    3c4c:	00000206 	br	3c58 <prvAllocateTCBAndStack+0x48>
    3c50:	e0bffe17 	ldw	r2,-8(fp)
    3c54:	e0bfff15 	stw	r2,-4(fp)
    3c58:	e0bfff17 	ldw	r2,-4(fp)
    3c5c:	e0bffb15 	stw	r2,-20(fp)

		if( pxStack != NULL )
    3c60:	e0bffb17 	ldw	r2,-20(fp)
    3c64:	1005003a 	cmpeq	r2,r2,zero
    3c68:	10000d1e 	bne	r2,zero,3ca0 <prvAllocateTCBAndStack+0x90>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c6c:	01001404 	movi	r4,80
    3c70:	0000fbc0 	call	fbc <pvPortMalloc>
    3c74:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c78:	e0bffc17 	ldw	r2,-16(fp)
    3c7c:	1005003a 	cmpeq	r2,r2,zero
    3c80:	1000041e 	bne	r2,zero,3c94 <prvAllocateTCBAndStack+0x84>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c84:	e0fffc17 	ldw	r3,-16(fp)
    3c88:	e0bffb17 	ldw	r2,-20(fp)
    3c8c:	18800c15 	stw	r2,48(r3)
    3c90:	00000406 	br	3ca4 <prvAllocateTCBAndStack+0x94>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c94:	e13ffb17 	ldw	r4,-20(fp)
    3c98:	00011500 	call	1150 <vPortFree>
    3c9c:	00000106 	br	3ca4 <prvAllocateTCBAndStack+0x94>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3ca0:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3ca4:	e0bffc17 	ldw	r2,-16(fp)
    3ca8:	1005003a 	cmpeq	r2,r2,zero
    3cac:	1000081e 	bne	r2,zero,3cd0 <prvAllocateTCBAndStack+0xc0>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3cb0:	e0bffc17 	ldw	r2,-16(fp)
    3cb4:	11000c17 	ldw	r4,48(r2)
    3cb8:	e0bffd0b 	ldhu	r2,-12(fp)
    3cbc:	1085883a 	add	r2,r2,r2
    3cc0:	1085883a 	add	r2,r2,r2
    3cc4:	100d883a 	mov	r6,r2
    3cc8:	01402944 	movi	r5,165
    3ccc:	000547c0 	call	547c <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3cd0:	e0bffc17 	ldw	r2,-16(fp)
}
    3cd4:	e037883a 	mov	sp,fp
    3cd8:	dfc00117 	ldw	ra,4(sp)
    3cdc:	df000017 	ldw	fp,0(sp)
    3ce0:	dec00204 	addi	sp,sp,8
    3ce4:	f800283a 	ret

00003ce8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ce8:	defffd04 	addi	sp,sp,-12
    3cec:	df000215 	stw	fp,8(sp)
    3cf0:	df000204 	addi	fp,sp,8
    3cf4:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cf8:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cfc:	00000606 	br	3d18 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3d00:	e0bfff17 	ldw	r2,-4(fp)
    3d04:	10800044 	addi	r2,r2,1
    3d08:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3d0c:	e0bffe17 	ldw	r2,-8(fp)
    3d10:	10800044 	addi	r2,r2,1
    3d14:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	10800003 	ldbu	r2,0(r2)
    3d20:	10803fcc 	andi	r2,r2,255
    3d24:	10802960 	cmpeqi	r2,r2,165
    3d28:	103ff51e 	bne	r2,zero,3d00 <prvTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3d2c:	e0bffe17 	ldw	r2,-8(fp)
    3d30:	1004d0ba 	srli	r2,r2,2
    3d34:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3d38:	e0bffe17 	ldw	r2,-8(fp)
    3d3c:	10bfffcc 	andi	r2,r2,65535
	}
    3d40:	e037883a 	mov	sp,fp
    3d44:	df000017 	ldw	fp,0(sp)
    3d48:	dec00104 	addi	sp,sp,4
    3d4c:	f800283a 	ret

00003d50 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d50:	defff904 	addi	sp,sp,-28
    3d54:	dfc00615 	stw	ra,24(sp)
    3d58:	df000515 	stw	fp,20(sp)
    3d5c:	df000504 	addi	fp,sp,20
    3d60:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d64:	e0bffe17 	ldw	r2,-8(fp)
    3d68:	1004c03a 	cmpne	r2,r2,zero
    3d6c:	1000031e 	bne	r2,zero,3d7c <uxTaskGetStackHighWaterMark+0x2c>
    3d70:	d0a02217 	ldw	r2,-32632(gp)
    3d74:	e0bfff15 	stw	r2,-4(fp)
    3d78:	00000206 	br	3d84 <uxTaskGetStackHighWaterMark+0x34>
    3d7c:	e0bffe17 	ldw	r2,-8(fp)
    3d80:	e0bfff15 	stw	r2,-4(fp)
    3d84:	e0bfff17 	ldw	r2,-4(fp)
    3d88:	e0bffd15 	stw	r2,-12(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d8c:	e0bffd17 	ldw	r2,-12(fp)
    3d90:	10800c17 	ldw	r2,48(r2)
    3d94:	e0bffc15 	stw	r2,-16(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d98:	e13ffc17 	ldw	r4,-16(fp)
    3d9c:	0003ce80 	call	3ce8 <prvTaskCheckFreeStackSpace>
    3da0:	10bfffcc 	andi	r2,r2,65535
    3da4:	e0bffb15 	stw	r2,-20(fp)

		return uxReturn;
    3da8:	e0bffb17 	ldw	r2,-20(fp)
	}
    3dac:	e037883a 	mov	sp,fp
    3db0:	dfc00117 	ldw	ra,4(sp)
    3db4:	df000017 	ldw	fp,0(sp)
    3db8:	dec00204 	addi	sp,sp,8
    3dbc:	f800283a 	ret

00003dc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3dc0:	defffd04 	addi	sp,sp,-12
    3dc4:	dfc00215 	stw	ra,8(sp)
    3dc8:	df000115 	stw	fp,4(sp)
    3dcc:	df000104 	addi	fp,sp,4
    3dd0:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3dd4:	e0bfff17 	ldw	r2,-4(fp)
    3dd8:	11000c17 	ldw	r4,48(r2)
    3ddc:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3de0:	e13fff17 	ldw	r4,-4(fp)
    3de4:	00011500 	call	1150 <vPortFree>
	}
    3de8:	e037883a 	mov	sp,fp
    3dec:	dfc00117 	ldw	ra,4(sp)
    3df0:	df000017 	ldw	fp,0(sp)
    3df4:	dec00204 	addi	sp,sp,8
    3df8:	f800283a 	ret

00003dfc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3dfc:	defffd04 	addi	sp,sp,-12
    3e00:	df000215 	stw	fp,8(sp)
    3e04:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3e08:	d0a02d17 	ldw	r2,-32588(gp)
    3e0c:	10800017 	ldw	r2,0(r2)
    3e10:	1004c03a 	cmpne	r2,r2,zero
    3e14:	1000031e 	bne	r2,zero,3e24 <prvResetNextTaskUnblockTime+0x28>
    3e18:	00800044 	movi	r2,1
    3e1c:	e0bfff05 	stb	r2,-4(fp)
    3e20:	00000106 	br	3e28 <prvResetNextTaskUnblockTime+0x2c>
    3e24:	e03fff05 	stb	zero,-4(fp)
    3e28:	e0bfff03 	ldbu	r2,-4(fp)
    3e2c:	1005003a 	cmpeq	r2,r2,zero
    3e30:	1000031e 	bne	r2,zero,3e40 <prvResetNextTaskUnblockTime+0x44>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3e34:	00bfffc4 	movi	r2,-1
    3e38:	d0a00315 	stw	r2,-32756(gp)
    3e3c:	00000706 	br	3e5c <prvResetNextTaskUnblockTime+0x60>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3e40:	d0a02d17 	ldw	r2,-32588(gp)
    3e44:	10800317 	ldw	r2,12(r2)
    3e48:	10800317 	ldw	r2,12(r2)
    3e4c:	e0bffe15 	stw	r2,-8(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3e50:	e0bffe17 	ldw	r2,-8(fp)
    3e54:	10800117 	ldw	r2,4(r2)
    3e58:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3e5c:	e037883a 	mov	sp,fp
    3e60:	df000017 	ldw	fp,0(sp)
    3e64:	dec00104 	addi	sp,sp,4
    3e68:	f800283a 	ret

00003e6c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e6c:	defffe04 	addi	sp,sp,-8
    3e70:	df000115 	stw	fp,4(sp)
    3e74:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e78:	d0a02217 	ldw	r2,-32632(gp)
    3e7c:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e80:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e84:	e037883a 	mov	sp,fp
    3e88:	df000017 	ldw	fp,0(sp)
    3e8c:	dec00104 	addi	sp,sp,4
    3e90:	f800283a 	ret

00003e94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e94:	defffe04 	addi	sp,sp,-8
    3e98:	df000115 	stw	fp,4(sp)
    3e9c:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3ea0:	d0a02717 	ldw	r2,-32612(gp)
    3ea4:	1004c03a 	cmpne	r2,r2,zero
    3ea8:	1000031e 	bne	r2,zero,3eb8 <xTaskGetSchedulerState+0x24>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3eac:	00800044 	movi	r2,1
    3eb0:	e0bfff15 	stw	r2,-4(fp)
    3eb4:	00000706 	br	3ed4 <xTaskGetSchedulerState+0x40>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3eb8:	d0a02c17 	ldw	r2,-32592(gp)
    3ebc:	1004c03a 	cmpne	r2,r2,zero
    3ec0:	1000031e 	bne	r2,zero,3ed0 <xTaskGetSchedulerState+0x3c>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3ec4:	00800084 	movi	r2,2
    3ec8:	e0bfff15 	stw	r2,-4(fp)
    3ecc:	00000106 	br	3ed4 <xTaskGetSchedulerState+0x40>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3ed0:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3ed4:	e0bfff17 	ldw	r2,-4(fp)
	}
    3ed8:	e037883a 	mov	sp,fp
    3edc:	df000017 	ldw	fp,0(sp)
    3ee0:	dec00104 	addi	sp,sp,4
    3ee4:	f800283a 	ret

00003ee8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3ee8:	defffb04 	addi	sp,sp,-20
    3eec:	dfc00415 	stw	ra,16(sp)
    3ef0:	df000315 	stw	fp,12(sp)
    3ef4:	df000304 	addi	fp,sp,12
    3ef8:	e13ffe15 	stw	r4,-8(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3efc:	e0bffe17 	ldw	r2,-8(fp)
    3f00:	e0bffd15 	stw	r2,-12(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3f04:	e0bffe17 	ldw	r2,-8(fp)
    3f08:	1005003a 	cmpeq	r2,r2,zero
    3f0c:	10003d1e 	bne	r2,zero,4004 <vTaskPriorityInherit+0x11c>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3f10:	e0bffd17 	ldw	r2,-12(fp)
    3f14:	10c00b17 	ldw	r3,44(r2)
    3f18:	d0a02217 	ldw	r2,-32632(gp)
    3f1c:	10800b17 	ldw	r2,44(r2)
    3f20:	1880382e 	bgeu	r3,r2,4004 <vTaskPriorityInherit+0x11c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3f24:	e0bffd17 	ldw	r2,-12(fp)
    3f28:	10800617 	ldw	r2,24(r2)
    3f2c:	1004803a 	cmplt	r2,r2,zero
    3f30:	1000061e 	bne	r2,zero,3f4c <vTaskPriorityInherit+0x64>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3f34:	d0a02217 	ldw	r2,-32632(gp)
    3f38:	10c00b17 	ldw	r3,44(r2)
    3f3c:	00800304 	movi	r2,12
    3f40:	10c7c83a 	sub	r3,r2,r3
    3f44:	e0bffd17 	ldw	r2,-12(fp)
    3f48:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3f4c:	e0bffd17 	ldw	r2,-12(fp)
    3f50:	11000517 	ldw	r4,20(r2)
    3f54:	e0bffd17 	ldw	r2,-12(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10800524 	muli	r2,r2,20
    3f60:	1007883a 	mov	r3,r2
    3f64:	00820234 	movhi	r2,2056
    3f68:	10bd9604 	addi	r2,r2,-2472
    3f6c:	1885883a 	add	r2,r3,r2
    3f70:	2080031e 	bne	r4,r2,3f80 <vTaskPriorityInherit+0x98>
    3f74:	00800044 	movi	r2,1
    3f78:	e0bfff05 	stb	r2,-4(fp)
    3f7c:	00000106 	br	3f84 <vTaskPriorityInherit+0x9c>
    3f80:	e03fff05 	stb	zero,-4(fp)
    3f84:	e0bfff03 	ldbu	r2,-4(fp)
    3f88:	1005003a 	cmpeq	r2,r2,zero
    3f8c:	1000191e 	bne	r2,zero,3ff4 <vTaskPriorityInherit+0x10c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f90:	e0bffd17 	ldw	r2,-12(fp)
    3f94:	11000104 	addi	r4,r2,4
    3f98:	00015f80 	call	15f8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f9c:	d0a02217 	ldw	r2,-32632(gp)
    3fa0:	10c00b17 	ldw	r3,44(r2)
    3fa4:	e0bffd17 	ldw	r2,-12(fp)
    3fa8:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3fac:	e0bffd17 	ldw	r2,-12(fp)
    3fb0:	10c00b17 	ldw	r3,44(r2)
    3fb4:	d0a02617 	ldw	r2,-32616(gp)
    3fb8:	10c0032e 	bgeu	r2,r3,3fc8 <vTaskPriorityInherit+0xe0>
    3fbc:	e0bffd17 	ldw	r2,-12(fp)
    3fc0:	10800b17 	ldw	r2,44(r2)
    3fc4:	d0a02615 	stw	r2,-32616(gp)
    3fc8:	e0bffd17 	ldw	r2,-12(fp)
    3fcc:	10800b17 	ldw	r2,44(r2)
    3fd0:	10800524 	muli	r2,r2,20
    3fd4:	1007883a 	mov	r3,r2
    3fd8:	00820234 	movhi	r2,2056
    3fdc:	10bd9604 	addi	r2,r2,-2472
    3fe0:	1889883a 	add	r4,r3,r2
    3fe4:	e0bffd17 	ldw	r2,-12(fp)
    3fe8:	11400104 	addi	r5,r2,4
    3fec:	000149c0 	call	149c <vListInsertEnd>
    3ff0:	00000406 	br	4004 <vTaskPriorityInherit+0x11c>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3ff4:	d0a02217 	ldw	r2,-32632(gp)
    3ff8:	10c00b17 	ldw	r3,44(r2)
    3ffc:	e0bffd17 	ldw	r2,-12(fp)
    4000:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4004:	e037883a 	mov	sp,fp
    4008:	dfc00117 	ldw	ra,4(sp)
    400c:	df000017 	ldw	fp,0(sp)
    4010:	dec00204 	addi	sp,sp,8
    4014:	f800283a 	ret

00004018 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    4018:	defffb04 	addi	sp,sp,-20
    401c:	dfc00415 	stw	ra,16(sp)
    4020:	df000315 	stw	fp,12(sp)
    4024:	df000304 	addi	fp,sp,12
    4028:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    402c:	e0bfff17 	ldw	r2,-4(fp)
    4030:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    4034:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    4038:	e0bfff17 	ldw	r2,-4(fp)
    403c:	1005003a 	cmpeq	r2,r2,zero
    4040:	10002e1e 	bne	r2,zero,40fc <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    4044:	e0bffe17 	ldw	r2,-8(fp)
    4048:	10801117 	ldw	r2,68(r2)
    404c:	10ffffc4 	addi	r3,r2,-1
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    4058:	e0bffe17 	ldw	r2,-8(fp)
    405c:	10c00b17 	ldw	r3,44(r2)
    4060:	e0bffe17 	ldw	r2,-8(fp)
    4064:	10801017 	ldw	r2,64(r2)
    4068:	18802426 	beq	r3,r2,40fc <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    406c:	e0bffe17 	ldw	r2,-8(fp)
    4070:	10801117 	ldw	r2,68(r2)
    4074:	1004c03a 	cmpne	r2,r2,zero
    4078:	1000201e 	bne	r2,zero,40fc <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    407c:	e0bffe17 	ldw	r2,-8(fp)
    4080:	11000104 	addi	r4,r2,4
    4084:	00015f80 	call	15f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4088:	e0bffe17 	ldw	r2,-8(fp)
    408c:	10c01017 	ldw	r3,64(r2)
    4090:	e0bffe17 	ldw	r2,-8(fp)
    4094:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4098:	e0bffe17 	ldw	r2,-8(fp)
    409c:	10c00b17 	ldw	r3,44(r2)
    40a0:	00800304 	movi	r2,12
    40a4:	10c7c83a 	sub	r3,r2,r3
    40a8:	e0bffe17 	ldw	r2,-8(fp)
    40ac:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    40b0:	e0bffe17 	ldw	r2,-8(fp)
    40b4:	10c00b17 	ldw	r3,44(r2)
    40b8:	d0a02617 	ldw	r2,-32616(gp)
    40bc:	10c0032e 	bgeu	r2,r3,40cc <xTaskPriorityDisinherit+0xb4>
    40c0:	e0bffe17 	ldw	r2,-8(fp)
    40c4:	10800b17 	ldw	r2,44(r2)
    40c8:	d0a02615 	stw	r2,-32616(gp)
    40cc:	e0bffe17 	ldw	r2,-8(fp)
    40d0:	10800b17 	ldw	r2,44(r2)
    40d4:	10800524 	muli	r2,r2,20
    40d8:	1007883a 	mov	r3,r2
    40dc:	00820234 	movhi	r2,2056
    40e0:	10bd9604 	addi	r2,r2,-2472
    40e4:	1889883a 	add	r4,r3,r2
    40e8:	e0bffe17 	ldw	r2,-8(fp)
    40ec:	11400104 	addi	r5,r2,4
    40f0:	000149c0 	call	149c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    40f4:	00800044 	movi	r2,1
    40f8:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    40fc:	e0bffd17 	ldw	r2,-12(fp)
	}
    4100:	e037883a 	mov	sp,fp
    4104:	dfc00117 	ldw	ra,4(sp)
    4108:	df000017 	ldw	fp,0(sp)
    410c:	dec00204 	addi	sp,sp,8
    4110:	f800283a 	ret

00004114 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    4114:	defffe04 	addi	sp,sp,-8
    4118:	df000115 	stw	fp,4(sp)
    411c:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4120:	0005303a 	rdctl	r2,status
    4124:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4128:	e0ffff17 	ldw	r3,-4(fp)
    412c:	00bfff84 	movi	r2,-2
    4130:	1884703a 	and	r2,r3,r2
    4134:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    4138:	d0a02717 	ldw	r2,-32612(gp)
    413c:	1005003a 	cmpeq	r2,r2,zero
    4140:	1000051e 	bne	r2,zero,4158 <vTaskEnterCritical+0x44>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    4144:	d0e02217 	ldw	r3,-32632(gp)
    4148:	18800f17 	ldw	r2,60(r3)
    414c:	10800044 	addi	r2,r2,1
    4150:	18800f15 	stw	r2,60(r3)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    4154:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4158:	e037883a 	mov	sp,fp
    415c:	df000017 	ldw	fp,0(sp)
    4160:	dec00104 	addi	sp,sp,4
    4164:	f800283a 	ret

00004168 <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    4168:	defffe04 	addi	sp,sp,-8
    416c:	df000115 	stw	fp,4(sp)
    4170:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4174:	d0a02717 	ldw	r2,-32612(gp)
    4178:	1005003a 	cmpeq	r2,r2,zero
    417c:	1000101e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4180:	d0a02217 	ldw	r2,-32632(gp)
    4184:	10800f17 	ldw	r2,60(r2)
    4188:	1005003a 	cmpeq	r2,r2,zero
    418c:	10000c1e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    4190:	d0e02217 	ldw	r3,-32632(gp)
    4194:	18800f17 	ldw	r2,60(r3)
    4198:	10bfffc4 	addi	r2,r2,-1
    419c:	18800f15 	stw	r2,60(r3)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    41a0:	d0a02217 	ldw	r2,-32632(gp)
    41a4:	10800f17 	ldw	r2,60(r2)
    41a8:	1004c03a 	cmpne	r2,r2,zero
    41ac:	1000041e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
    41b0:	00800044 	movi	r2,1
    41b4:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    41b8:	e0bfff17 	ldw	r2,-4(fp)
    41bc:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    41c0:	e037883a 	mov	sp,fp
    41c4:	df000017 	ldw	fp,0(sp)
    41c8:	dec00104 	addi	sp,sp,4
    41cc:	f800283a 	ret

000041d0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    41d0:	defffe04 	addi	sp,sp,-8
    41d4:	df000115 	stw	fp,4(sp)
    41d8:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    41dc:	d0a02217 	ldw	r2,-32632(gp)
    41e0:	10800617 	ldw	r2,24(r2)
    41e4:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    41e8:	d1202217 	ldw	r4,-32632(gp)
    41ec:	d0a02217 	ldw	r2,-32632(gp)
    41f0:	10c00b17 	ldw	r3,44(r2)
    41f4:	00800304 	movi	r2,12
    41f8:	10c5c83a 	sub	r2,r2,r3
    41fc:	20800615 	stw	r2,24(r4)

	return uxReturn;
    4200:	e0bfff17 	ldw	r2,-4(fp)
}
    4204:	e037883a 	mov	sp,fp
    4208:	df000017 	ldw	fp,0(sp)
    420c:	dec00104 	addi	sp,sp,4
    4210:	f800283a 	ret

00004214 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    4214:	deffff04 	addi	sp,sp,-4
    4218:	df000015 	stw	fp,0(sp)
    421c:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    4220:	d0a02217 	ldw	r2,-32632(gp)
    4224:	1005003a 	cmpeq	r2,r2,zero
    4228:	1000041e 	bne	r2,zero,423c <pvTaskIncrementMutexHeldCount+0x28>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    422c:	d0a02217 	ldw	r2,-32632(gp)
    4230:	10c01117 	ldw	r3,68(r2)
    4234:	18c00044 	addi	r3,r3,1
    4238:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    423c:	d0a02217 	ldw	r2,-32632(gp)
	}
    4240:	e037883a 	mov	sp,fp
    4244:	df000017 	ldw	fp,0(sp)
    4248:	dec00104 	addi	sp,sp,4
    424c:	f800283a 	ret

00004250 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    4250:	defffa04 	addi	sp,sp,-24
    4254:	dfc00515 	stw	ra,20(sp)
    4258:	df000415 	stw	fp,16(sp)
    425c:	df000404 	addi	fp,sp,16
    4260:	e13ffe15 	stw	r4,-8(fp)
    4264:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    4268:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    426c:	d0a02217 	ldw	r2,-32632(gp)
    4270:	10801217 	ldw	r2,72(r2)
    4274:	1004c03a 	cmpne	r2,r2,zero
    4278:	1000101e 	bne	r2,zero,42bc <ulTaskNotifyTake+0x6c>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    427c:	d0e02217 	ldw	r3,-32632(gp)
    4280:	00800044 	movi	r2,1
    4284:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4288:	e0bfff17 	ldw	r2,-4(fp)
    428c:	1005003a 	cmpeq	r2,r2,zero
    4290:	10000a1e 	bne	r2,zero,42bc <ulTaskNotifyTake+0x6c>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4294:	d0a02217 	ldw	r2,-32632(gp)
    4298:	11000104 	addi	r4,r2,4
    429c:	00015f80 	call	15f8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    42a0:	d0e02517 	ldw	r3,-32620(gp)
    42a4:	e0bfff17 	ldw	r2,-4(fp)
    42a8:	1885883a 	add	r2,r3,r2
    42ac:	e0bffd15 	stw	r2,-12(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    42b0:	e13ffd17 	ldw	r4,-12(fp)
    42b4:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    42b8:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    42bc:	00041680 	call	4168 <vTaskExitCritical>

		taskENTER_CRITICAL();
    42c0:	00041140 	call	4114 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    42c4:	d0a02217 	ldw	r2,-32632(gp)
    42c8:	10801217 	ldw	r2,72(r2)
    42cc:	e0bffc15 	stw	r2,-16(fp)

			if( ulReturn != 0UL )
    42d0:	e0bffc17 	ldw	r2,-16(fp)
    42d4:	1005003a 	cmpeq	r2,r2,zero
    42d8:	10000a1e 	bne	r2,zero,4304 <ulTaskNotifyTake+0xb4>
			{
				if( xClearCountOnExit != pdFALSE )
    42dc:	e0bffe17 	ldw	r2,-8(fp)
    42e0:	1005003a 	cmpeq	r2,r2,zero
    42e4:	1000031e 	bne	r2,zero,42f4 <ulTaskNotifyTake+0xa4>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    42e8:	d0a02217 	ldw	r2,-32632(gp)
    42ec:	10001215 	stw	zero,72(r2)
    42f0:	00000406 	br	4304 <ulTaskNotifyTake+0xb4>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    42f4:	d0a02217 	ldw	r2,-32632(gp)
    42f8:	10c01217 	ldw	r3,72(r2)
    42fc:	18ffffc4 	addi	r3,r3,-1
    4300:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    430c:	00041680 	call	4168 <vTaskExitCritical>

		return ulReturn;
    4310:	e0bffc17 	ldw	r2,-16(fp)
	}
    4314:	e037883a 	mov	sp,fp
    4318:	dfc00117 	ldw	ra,4(sp)
    431c:	df000017 	ldw	fp,0(sp)
    4320:	dec00204 	addi	sp,sp,8
    4324:	f800283a 	ret

00004328 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    4328:	defff804 	addi	sp,sp,-32
    432c:	dfc00715 	stw	ra,28(sp)
    4330:	df000615 	stw	fp,24(sp)
    4334:	df000604 	addi	fp,sp,24
    4338:	e13ffc15 	stw	r4,-16(fp)
    433c:	e17ffd15 	stw	r5,-12(fp)
    4340:	e1bffe15 	stw	r6,-8(fp)
    4344:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    4348:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    434c:	d0a02217 	ldw	r2,-32632(gp)
    4350:	10801317 	ldw	r2,76(r2)
    4354:	108000a0 	cmpeqi	r2,r2,2
    4358:	1000161e 	bne	r2,zero,43b4 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    435c:	d0e02217 	ldw	r3,-32632(gp)
    4360:	19001217 	ldw	r4,72(r3)
    4364:	e0bffc17 	ldw	r2,-16(fp)
    4368:	0084303a 	nor	r2,zero,r2
    436c:	2084703a 	and	r2,r4,r2
    4370:	18801215 	stw	r2,72(r3)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4374:	d0e02217 	ldw	r3,-32632(gp)
    4378:	00800044 	movi	r2,1
    437c:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4380:	e0bfff17 	ldw	r2,-4(fp)
    4384:	1005003a 	cmpeq	r2,r2,zero
    4388:	10000a1e 	bne	r2,zero,43b4 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    438c:	d0a02217 	ldw	r2,-32632(gp)
    4390:	11000104 	addi	r4,r2,4
    4394:	00015f80 	call	15f8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4398:	d0e02517 	ldw	r3,-32620(gp)
    439c:	e0bfff17 	ldw	r2,-4(fp)
    43a0:	1885883a 	add	r2,r3,r2
    43a4:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    43a8:	e13ffb17 	ldw	r4,-20(fp)
    43ac:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    43b0:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    43b4:	00041680 	call	4168 <vTaskExitCritical>

		taskENTER_CRITICAL();
    43b8:	00041140 	call	4114 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    43bc:	e0bffe17 	ldw	r2,-8(fp)
    43c0:	1005003a 	cmpeq	r2,r2,zero
    43c4:	1000041e 	bne	r2,zero,43d8 <xTaskNotifyWait+0xb0>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    43c8:	d0a02217 	ldw	r2,-32632(gp)
    43cc:	10c01217 	ldw	r3,72(r2)
    43d0:	e0bffe17 	ldw	r2,-8(fp)
    43d4:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    43d8:	d0a02217 	ldw	r2,-32632(gp)
    43dc:	10801317 	ldw	r2,76(r2)
    43e0:	10800058 	cmpnei	r2,r2,1
    43e4:	1000021e 	bne	r2,zero,43f0 <xTaskNotifyWait+0xc8>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    43e8:	e03ffa15 	stw	zero,-24(fp)
    43ec:	00000806 	br	4410 <xTaskNotifyWait+0xe8>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    43f0:	d0e02217 	ldw	r3,-32632(gp)
    43f4:	19001217 	ldw	r4,72(r3)
    43f8:	e0bffd17 	ldw	r2,-12(fp)
    43fc:	0084303a 	nor	r2,zero,r2
    4400:	2084703a 	and	r2,r4,r2
    4404:	18801215 	stw	r2,72(r3)
				xReturn = pdTRUE;
    4408:	00800044 	movi	r2,1
    440c:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4410:	d0a02217 	ldw	r2,-32632(gp)
    4414:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4418:	00041680 	call	4168 <vTaskExitCritical>

		return xReturn;
    441c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4420:	e037883a 	mov	sp,fp
    4424:	dfc00117 	ldw	ra,4(sp)
    4428:	df000017 	ldw	fp,0(sp)
    442c:	dec00204 	addi	sp,sp,8
    4430:	f800283a 	ret

00004434 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    4434:	defff704 	addi	sp,sp,-36
    4438:	dfc00815 	stw	ra,32(sp)
    443c:	df000715 	stw	fp,28(sp)
    4440:	df000704 	addi	fp,sp,28
    4444:	e13ffc15 	stw	r4,-16(fp)
    4448:	e17ffd15 	stw	r5,-12(fp)
    444c:	e1bffe15 	stw	r6,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4450:	00800044 	movi	r2,1
    4454:	e0bff915 	stw	r2,-28(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    4458:	e0bffc17 	ldw	r2,-16(fp)
    445c:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    4460:	00041140 	call	4114 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	10801317 	ldw	r2,76(r2)
    446c:	e0bffa15 	stw	r2,-24(fp)

			pxTCB->eNotifyState = eNotified;
    4470:	e0fffb17 	ldw	r3,-20(fp)
    4474:	00800084 	movi	r2,2
    4478:	18801315 	stw	r2,76(r3)

			switch( eAction )
    447c:	e0bffe17 	ldw	r2,-8(fp)
    4480:	e0bfff15 	stw	r2,-4(fp)
    4484:	e0ffff17 	ldw	r3,-4(fp)
    4488:	188000a0 	cmpeqi	r2,r3,2
    448c:	1000151e 	bne	r2,zero,44e4 <xTaskNotify+0xb0>
    4490:	e0ffff17 	ldw	r3,-4(fp)
    4494:	188000e8 	cmpgeui	r2,r3,3
    4498:	1000041e 	bne	r2,zero,44ac <xTaskNotify+0x78>
    449c:	e0ffff17 	ldw	r3,-4(fp)
    44a0:	18800060 	cmpeqi	r2,r3,1
    44a4:	1000081e 	bne	r2,zero,44c8 <xTaskNotify+0x94>
    44a8:	00002006 	br	452c <xTaskNotify+0xf8>
    44ac:	e0ffff17 	ldw	r3,-4(fp)
    44b0:	188000e0 	cmpeqi	r2,r3,3
    44b4:	1000111e 	bne	r2,zero,44fc <xTaskNotify+0xc8>
    44b8:	e0ffff17 	ldw	r3,-4(fp)
    44bc:	18800120 	cmpeqi	r2,r3,4
    44c0:	1000121e 	bne	r2,zero,450c <xTaskNotify+0xd8>
    44c4:	00001906 	br	452c <xTaskNotify+0xf8>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10c01217 	ldw	r3,72(r2)
    44d0:	e0bffd17 	ldw	r2,-12(fp)
    44d4:	1886b03a 	or	r3,r3,r2
    44d8:	e0bffb17 	ldw	r2,-20(fp)
    44dc:	10c01215 	stw	r3,72(r2)
					break;
    44e0:	00001206 	br	452c <xTaskNotify+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    44e4:	e0bffb17 	ldw	r2,-20(fp)
    44e8:	10801217 	ldw	r2,72(r2)
    44ec:	10c00044 	addi	r3,r2,1
    44f0:	e0bffb17 	ldw	r2,-20(fp)
    44f4:	10c01215 	stw	r3,72(r2)
					break;
    44f8:	00000c06 	br	452c <xTaskNotify+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    44fc:	e0fffb17 	ldw	r3,-20(fp)
    4500:	e0bffd17 	ldw	r2,-12(fp)
    4504:	18801215 	stw	r2,72(r3)
					break;
    4508:	00000806 	br	452c <xTaskNotify+0xf8>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    450c:	e0bffa17 	ldw	r2,-24(fp)
    4510:	108000a0 	cmpeqi	r2,r2,2
    4514:	1000041e 	bne	r2,zero,4528 <xTaskNotify+0xf4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4518:	e0fffb17 	ldw	r3,-20(fp)
    451c:	e0bffd17 	ldw	r2,-12(fp)
    4520:	18801215 	stw	r2,72(r3)
    4524:	00000106 	br	452c <xTaskNotify+0xf8>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4528:	e03ff915 	stw	zero,-28(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    452c:	e0bffa17 	ldw	r2,-24(fp)
    4530:	10800058 	cmpnei	r2,r2,1
    4534:	10001a1e 	bne	r2,zero,45a0 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4538:	e0bffb17 	ldw	r2,-20(fp)
    453c:	11000104 	addi	r4,r2,4
    4540:	00015f80 	call	15f8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    4544:	e0bffb17 	ldw	r2,-20(fp)
    4548:	10c00b17 	ldw	r3,44(r2)
    454c:	d0a02617 	ldw	r2,-32616(gp)
    4550:	10c0032e 	bgeu	r2,r3,4560 <xTaskNotify+0x12c>
    4554:	e0bffb17 	ldw	r2,-20(fp)
    4558:	10800b17 	ldw	r2,44(r2)
    455c:	d0a02615 	stw	r2,-32616(gp)
    4560:	e0bffb17 	ldw	r2,-20(fp)
    4564:	10800b17 	ldw	r2,44(r2)
    4568:	10800524 	muli	r2,r2,20
    456c:	1007883a 	mov	r3,r2
    4570:	00820234 	movhi	r2,2056
    4574:	10bd9604 	addi	r2,r2,-2472
    4578:	1889883a 	add	r4,r3,r2
    457c:	e0bffb17 	ldw	r2,-20(fp)
    4580:	11400104 	addi	r5,r2,4
    4584:	000149c0 	call	149c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4588:	e0bffb17 	ldw	r2,-20(fp)
    458c:	10c00b17 	ldw	r3,44(r2)
    4590:	d0a02217 	ldw	r2,-32632(gp)
    4594:	10800b17 	ldw	r2,44(r2)
    4598:	10c0012e 	bgeu	r2,r3,45a0 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    459c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    45a0:	00041680 	call	4168 <vTaskExitCritical>

		return xReturn;
    45a4:	e0bff917 	ldw	r2,-28(fp)
	}
    45a8:	e037883a 	mov	sp,fp
    45ac:	dfc00117 	ldw	ra,4(sp)
    45b0:	df000017 	ldw	fp,0(sp)
    45b4:	dec00204 	addi	sp,sp,8
    45b8:	f800283a 	ret

000045bc <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    45bc:	defff504 	addi	sp,sp,-44
    45c0:	dfc00a15 	stw	ra,40(sp)
    45c4:	df000915 	stw	fp,36(sp)
    45c8:	df000904 	addi	fp,sp,36
    45cc:	e13ffb15 	stw	r4,-20(fp)
    45d0:	e17ffc15 	stw	r5,-16(fp)
    45d4:	e1bffd15 	stw	r6,-12(fp)
    45d8:	e1fffe15 	stw	r7,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    45dc:	00800044 	movi	r2,1
    45e0:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    45e4:	e0bffb17 	ldw	r2,-20(fp)
    45e8:	e0bffa15 	stw	r2,-24(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    45ec:	e03ff715 	stw	zero,-36(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    45f0:	e0bffa17 	ldw	r2,-24(fp)
    45f4:	10801317 	ldw	r2,76(r2)
    45f8:	e0bff915 	stw	r2,-28(fp)

			pxTCB->eNotifyState = eNotified;
    45fc:	e0fffa17 	ldw	r3,-24(fp)
    4600:	00800084 	movi	r2,2
    4604:	18801315 	stw	r2,76(r3)

			switch( eAction )
    4608:	e0bffd17 	ldw	r2,-12(fp)
    460c:	e0bfff15 	stw	r2,-4(fp)
    4610:	e0ffff17 	ldw	r3,-4(fp)
    4614:	188000a0 	cmpeqi	r2,r3,2
    4618:	1000151e 	bne	r2,zero,4670 <xTaskNotifyFromISR+0xb4>
    461c:	e0ffff17 	ldw	r3,-4(fp)
    4620:	188000e8 	cmpgeui	r2,r3,3
    4624:	1000041e 	bne	r2,zero,4638 <xTaskNotifyFromISR+0x7c>
    4628:	e0ffff17 	ldw	r3,-4(fp)
    462c:	18800060 	cmpeqi	r2,r3,1
    4630:	1000081e 	bne	r2,zero,4654 <xTaskNotifyFromISR+0x98>
    4634:	00002006 	br	46b8 <xTaskNotifyFromISR+0xfc>
    4638:	e0ffff17 	ldw	r3,-4(fp)
    463c:	188000e0 	cmpeqi	r2,r3,3
    4640:	1000111e 	bne	r2,zero,4688 <xTaskNotifyFromISR+0xcc>
    4644:	e0ffff17 	ldw	r3,-4(fp)
    4648:	18800120 	cmpeqi	r2,r3,4
    464c:	1000121e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0xdc>
    4650:	00001906 	br	46b8 <xTaskNotifyFromISR+0xfc>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4654:	e0bffa17 	ldw	r2,-24(fp)
    4658:	10c01217 	ldw	r3,72(r2)
    465c:	e0bffc17 	ldw	r2,-16(fp)
    4660:	1886b03a 	or	r3,r3,r2
    4664:	e0bffa17 	ldw	r2,-24(fp)
    4668:	10c01215 	stw	r3,72(r2)
					break;
    466c:	00001206 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    4670:	e0bffa17 	ldw	r2,-24(fp)
    4674:	10801217 	ldw	r2,72(r2)
    4678:	10c00044 	addi	r3,r2,1
    467c:	e0bffa17 	ldw	r2,-24(fp)
    4680:	10c01215 	stw	r3,72(r2)
					break;
    4684:	00000c06 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4688:	e0fffa17 	ldw	r3,-24(fp)
    468c:	e0bffc17 	ldw	r2,-16(fp)
    4690:	18801215 	stw	r2,72(r3)
					break;
    4694:	00000806 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	108000a0 	cmpeqi	r2,r2,2
    46a0:	1000041e 	bne	r2,zero,46b4 <xTaskNotifyFromISR+0xf8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    46a4:	e0fffa17 	ldw	r3,-24(fp)
    46a8:	e0bffc17 	ldw	r2,-16(fp)
    46ac:	18801215 	stw	r2,72(r3)
    46b0:	00000106 	br	46b8 <xTaskNotifyFromISR+0xfc>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    46b4:	e03ff815 	stw	zero,-32(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    46b8:	e0bff917 	ldw	r2,-28(fp)
    46bc:	10800058 	cmpnei	r2,r2,1
    46c0:	1000281e 	bne	r2,zero,4764 <xTaskNotifyFromISR+0x1a8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    46c4:	d0a02c17 	ldw	r2,-32592(gp)
    46c8:	1004c03a 	cmpne	r2,r2,zero
    46cc:	1000151e 	bne	r2,zero,4724 <xTaskNotifyFromISR+0x168>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    46d0:	e0bffa17 	ldw	r2,-24(fp)
    46d4:	11000104 	addi	r4,r2,4
    46d8:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    46dc:	e0bffa17 	ldw	r2,-24(fp)
    46e0:	10c00b17 	ldw	r3,44(r2)
    46e4:	d0a02617 	ldw	r2,-32616(gp)
    46e8:	10c0032e 	bgeu	r2,r3,46f8 <xTaskNotifyFromISR+0x13c>
    46ec:	e0bffa17 	ldw	r2,-24(fp)
    46f0:	10800b17 	ldw	r2,44(r2)
    46f4:	d0a02615 	stw	r2,-32616(gp)
    46f8:	e0bffa17 	ldw	r2,-24(fp)
    46fc:	10800b17 	ldw	r2,44(r2)
    4700:	10800524 	muli	r2,r2,20
    4704:	1007883a 	mov	r3,r2
    4708:	00820234 	movhi	r2,2056
    470c:	10bd9604 	addi	r2,r2,-2472
    4710:	1889883a 	add	r4,r3,r2
    4714:	e0bffa17 	ldw	r2,-24(fp)
    4718:	11400104 	addi	r5,r2,4
    471c:	000149c0 	call	149c <vListInsertEnd>
    4720:	00000506 	br	4738 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4724:	e0bffa17 	ldw	r2,-24(fp)
    4728:	11400604 	addi	r5,r2,24
    472c:	01020234 	movhi	r4,2056
    4730:	213ddc04 	addi	r4,r4,-2192
    4734:	000149c0 	call	149c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4738:	e0bffa17 	ldw	r2,-24(fp)
    473c:	10c00b17 	ldw	r3,44(r2)
    4740:	d0a02217 	ldw	r2,-32632(gp)
    4744:	10800b17 	ldw	r2,44(r2)
    4748:	10c0062e 	bgeu	r2,r3,4764 <xTaskNotifyFromISR+0x1a8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    474c:	e0bffe17 	ldw	r2,-8(fp)
    4750:	1005003a 	cmpeq	r2,r2,zero
    4754:	1000031e 	bne	r2,zero,4764 <xTaskNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    4758:	e0fffe17 	ldw	r3,-8(fp)
    475c:	00800044 	movi	r2,1
    4760:	18800015 	stw	r2,0(r3)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    4764:	e0bff817 	ldw	r2,-32(fp)
	}
    4768:	e037883a 	mov	sp,fp
    476c:	dfc00117 	ldw	ra,4(sp)
    4770:	df000017 	ldw	fp,0(sp)
    4774:	dec00204 	addi	sp,sp,8
    4778:	f800283a 	ret

0000477c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    477c:	defff904 	addi	sp,sp,-28
    4780:	dfc00615 	stw	ra,24(sp)
    4784:	df000515 	stw	fp,20(sp)
    4788:	df000504 	addi	fp,sp,20
    478c:	e13ffe15 	stw	r4,-8(fp)
    4790:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4794:	e0bffe17 	ldw	r2,-8(fp)
    4798:	e0bffd15 	stw	r2,-12(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    479c:	e03ffb15 	stw	zero,-20(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    47a0:	e0bffd17 	ldw	r2,-12(fp)
    47a4:	10801317 	ldw	r2,76(r2)
    47a8:	e0bffc15 	stw	r2,-16(fp)
			pxTCB->eNotifyState = eNotified;
    47ac:	e0fffd17 	ldw	r3,-12(fp)
    47b0:	00800084 	movi	r2,2
    47b4:	18801315 	stw	r2,76(r3)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    47b8:	e0bffd17 	ldw	r2,-12(fp)
    47bc:	10801217 	ldw	r2,72(r2)
    47c0:	10c00044 	addi	r3,r2,1
    47c4:	e0bffd17 	ldw	r2,-12(fp)
    47c8:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    47cc:	e0bffc17 	ldw	r2,-16(fp)
    47d0:	10800058 	cmpnei	r2,r2,1
    47d4:	1000281e 	bne	r2,zero,4878 <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    47d8:	d0a02c17 	ldw	r2,-32592(gp)
    47dc:	1004c03a 	cmpne	r2,r2,zero
    47e0:	1000151e 	bne	r2,zero,4838 <vTaskNotifyGiveFromISR+0xbc>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    47e4:	e0bffd17 	ldw	r2,-12(fp)
    47e8:	11000104 	addi	r4,r2,4
    47ec:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    47f0:	e0bffd17 	ldw	r2,-12(fp)
    47f4:	10c00b17 	ldw	r3,44(r2)
    47f8:	d0a02617 	ldw	r2,-32616(gp)
    47fc:	10c0032e 	bgeu	r2,r3,480c <vTaskNotifyGiveFromISR+0x90>
    4800:	e0bffd17 	ldw	r2,-12(fp)
    4804:	10800b17 	ldw	r2,44(r2)
    4808:	d0a02615 	stw	r2,-32616(gp)
    480c:	e0bffd17 	ldw	r2,-12(fp)
    4810:	10800b17 	ldw	r2,44(r2)
    4814:	10800524 	muli	r2,r2,20
    4818:	1007883a 	mov	r3,r2
    481c:	00820234 	movhi	r2,2056
    4820:	10bd9604 	addi	r2,r2,-2472
    4824:	1889883a 	add	r4,r3,r2
    4828:	e0bffd17 	ldw	r2,-12(fp)
    482c:	11400104 	addi	r5,r2,4
    4830:	000149c0 	call	149c <vListInsertEnd>
    4834:	00000506 	br	484c <vTaskNotifyGiveFromISR+0xd0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4838:	e0bffd17 	ldw	r2,-12(fp)
    483c:	11400604 	addi	r5,r2,24
    4840:	01020234 	movhi	r4,2056
    4844:	213ddc04 	addi	r4,r4,-2192
    4848:	000149c0 	call	149c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    484c:	e0bffd17 	ldw	r2,-12(fp)
    4850:	10c00b17 	ldw	r3,44(r2)
    4854:	d0a02217 	ldw	r2,-32632(gp)
    4858:	10800b17 	ldw	r2,44(r2)
    485c:	10c0062e 	bgeu	r2,r3,4878 <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    4860:	e0bfff17 	ldw	r2,-4(fp)
    4864:	1005003a 	cmpeq	r2,r2,zero
    4868:	1000031e 	bne	r2,zero,4878 <vTaskNotifyGiveFromISR+0xfc>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    486c:	e0ffff17 	ldw	r3,-4(fp)
    4870:	00800044 	movi	r2,1
    4874:	18800015 	stw	r2,0(r3)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    4878:	e037883a 	mov	sp,fp
    487c:	dfc00117 	ldw	ra,4(sp)
    4880:	df000017 	ldw	fp,0(sp)
    4884:	dec00204 	addi	sp,sp,8
    4888:	f800283a 	ret

0000488c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    488c:	defff904 	addi	sp,sp,-28
    4890:	dfc00615 	stw	ra,24(sp)
    4894:	df000515 	stw	fp,20(sp)
    4898:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    489c:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    48a0:	00050440 	call	5044 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    48a4:	d0a02f17 	ldw	r2,-32580(gp)
    48a8:	1005003a 	cmpeq	r2,r2,zero
    48ac:	10000d1e 	bne	r2,zero,48e4 <xTimerCreateTimerTask+0x58>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    48b0:	008000c4 	movi	r2,3
    48b4:	d8800015 	stw	r2,0(sp)
    48b8:	d8000115 	stw	zero,4(sp)
    48bc:	d8000215 	stw	zero,8(sp)
    48c0:	d8000315 	stw	zero,12(sp)
    48c4:	01000034 	movhi	r4,0
    48c8:	2112d404 	addi	r4,r4,19280
    48cc:	01420034 	movhi	r5,2048
    48d0:	29401404 	addi	r5,r5,80
    48d4:	01820004 	movi	r6,2048
    48d8:	000f883a 	mov	r7,zero
    48dc:	0002bf80 	call	2bf8 <xTaskGenericCreate>
    48e0:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    48e4:	e0bfff17 	ldw	r2,-4(fp)
}
    48e8:	e037883a 	mov	sp,fp
    48ec:	dfc00117 	ldw	ra,4(sp)
    48f0:	df000017 	ldw	fp,0(sp)
    48f4:	dec00204 	addi	sp,sp,8
    48f8:	f800283a 	ret

000048fc <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    48fc:	defff904 	addi	sp,sp,-28
    4900:	dfc00615 	stw	ra,24(sp)
    4904:	df000515 	stw	fp,20(sp)
    4908:	df000504 	addi	fp,sp,20
    490c:	e13ffc15 	stw	r4,-16(fp)
    4910:	e17ffd15 	stw	r5,-12(fp)
    4914:	e1bffe15 	stw	r6,-8(fp)
    4918:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    491c:	e0bffd17 	ldw	r2,-12(fp)
    4920:	1004c03a 	cmpne	r2,r2,zero
    4924:	1000021e 	bne	r2,zero,4930 <xTimerCreate+0x34>
	{
		pxNewTimer = NULL;
    4928:	e03ffb15 	stw	zero,-20(fp)
    492c:	00001906 	br	4994 <xTimerCreate+0x98>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4930:	01000a04 	movi	r4,40
    4934:	0000fbc0 	call	fbc <pvPortMalloc>
    4938:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    493c:	e0bffb17 	ldw	r2,-20(fp)
    4940:	1005003a 	cmpeq	r2,r2,zero
    4944:	1000131e 	bne	r2,zero,4994 <xTimerCreate+0x98>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    4948:	00050440 	call	5044 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    494c:	e0fffb17 	ldw	r3,-20(fp)
    4950:	e0bffc17 	ldw	r2,-16(fp)
    4954:	18800015 	stw	r2,0(r3)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    4958:	e0fffb17 	ldw	r3,-20(fp)
    495c:	e0bffd17 	ldw	r2,-12(fp)
    4960:	18800615 	stw	r2,24(r3)
			pxNewTimer->uxAutoReload = uxAutoReload;
    4964:	e0fffb17 	ldw	r3,-20(fp)
    4968:	e0bffe17 	ldw	r2,-8(fp)
    496c:	18800715 	stw	r2,28(r3)
			pxNewTimer->pvTimerID = pvTimerID;
    4970:	e0fffb17 	ldw	r3,-20(fp)
    4974:	e0bfff17 	ldw	r2,-4(fp)
    4978:	18800815 	stw	r2,32(r3)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    497c:	e0fffb17 	ldw	r3,-20(fp)
    4980:	e0800217 	ldw	r2,8(fp)
    4984:	18800915 	stw	r2,36(r3)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    4988:	e0bffb17 	ldw	r2,-20(fp)
    498c:	11000104 	addi	r4,r2,4
    4990:	00014740 	call	1474 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4994:	e0bffb17 	ldw	r2,-20(fp)
}
    4998:	e037883a 	mov	sp,fp
    499c:	dfc00117 	ldw	ra,4(sp)
    49a0:	df000017 	ldw	fp,0(sp)
    49a4:	dec00204 	addi	sp,sp,8
    49a8:	f800283a 	ret

000049ac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    49ac:	defff604 	addi	sp,sp,-40
    49b0:	dfc00915 	stw	ra,36(sp)
    49b4:	df000815 	stw	fp,32(sp)
    49b8:	df000804 	addi	fp,sp,32
    49bc:	e13ffc15 	stw	r4,-16(fp)
    49c0:	e17ffd15 	stw	r5,-12(fp)
    49c4:	e1bffe15 	stw	r6,-8(fp)
    49c8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    49cc:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    49d0:	d0a02f17 	ldw	r2,-32580(gp)
    49d4:	1005003a 	cmpeq	r2,r2,zero
    49d8:	1000201e 	bne	r2,zero,4a5c <xTimerGenericCommand+0xb0>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    49dc:	e0bffd17 	ldw	r2,-12(fp)
    49e0:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    49e4:	e0bffe17 	ldw	r2,-8(fp)
    49e8:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    49ec:	e0bffc17 	ldw	r2,-16(fp)
    49f0:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    49f4:	e0bffd17 	ldw	r2,-12(fp)
    49f8:	10800188 	cmpgei	r2,r2,6
    49fc:	1000111e 	bne	r2,zero,4a44 <xTimerGenericCommand+0x98>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4a00:	0003e940 	call	3e94 <xTaskGetSchedulerState>
    4a04:	10800098 	cmpnei	r2,r2,2
    4a08:	1000071e 	bne	r2,zero,4a28 <xTimerGenericCommand+0x7c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    4a0c:	d1202f17 	ldw	r4,-32580(gp)
    4a10:	e17ff904 	addi	r5,fp,-28
    4a14:	e1800217 	ldw	r6,8(fp)
    4a18:	000f883a 	mov	r7,zero
    4a1c:	0001f100 	call	1f10 <xQueueGenericSend>
    4a20:	e0bff815 	stw	r2,-32(fp)
    4a24:	00000d06 	br	4a5c <xTimerGenericCommand+0xb0>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4a28:	d1202f17 	ldw	r4,-32580(gp)
    4a2c:	e17ff904 	addi	r5,fp,-28
    4a30:	000d883a 	mov	r6,zero
    4a34:	000f883a 	mov	r7,zero
    4a38:	0001f100 	call	1f10 <xQueueGenericSend>
    4a3c:	e0bff815 	stw	r2,-32(fp)
    4a40:	00000606 	br	4a5c <xTimerGenericCommand+0xb0>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4a44:	d1202f17 	ldw	r4,-32580(gp)
    4a48:	e17ff904 	addi	r5,fp,-28
    4a4c:	e1bfff17 	ldw	r6,-4(fp)
    4a50:	000f883a 	mov	r7,zero
    4a54:	00020c00 	call	20c0 <xQueueGenericSendFromISR>
    4a58:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    4a5c:	e0bff817 	ldw	r2,-32(fp)
}
    4a60:	e037883a 	mov	sp,fp
    4a64:	dfc00117 	ldw	ra,4(sp)
    4a68:	df000017 	ldw	fp,0(sp)
    4a6c:	dec00204 	addi	sp,sp,8
    4a70:	f800283a 	ret

00004a74 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4a74:	defffd04 	addi	sp,sp,-12
    4a78:	df000215 	stw	fp,8(sp)
    4a7c:	df000204 	addi	fp,sp,8
    4a80:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a84:	e0bfff17 	ldw	r2,-4(fp)
    4a88:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a8c:	e0bffe17 	ldw	r2,-8(fp)
    4a90:	10800017 	ldw	r2,0(r2)
}
    4a94:	e037883a 	mov	sp,fp
    4a98:	df000017 	ldw	fp,0(sp)
    4a9c:	dec00104 	addi	sp,sp,4
    4aa0:	f800283a 	ret

00004aa4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4aa4:	defff904 	addi	sp,sp,-28
    4aa8:	dfc00615 	stw	ra,24(sp)
    4aac:	df000515 	stw	fp,20(sp)
    4ab0:	df000504 	addi	fp,sp,20
    4ab4:	e13ffe15 	stw	r4,-8(fp)
    4ab8:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4abc:	d0a03117 	ldw	r2,-32572(gp)
    4ac0:	10800317 	ldw	r2,12(r2)
    4ac4:	10800317 	ldw	r2,12(r2)
    4ac8:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4acc:	e0bffc17 	ldw	r2,-16(fp)
    4ad0:	11000104 	addi	r4,r2,4
    4ad4:	00015f80 	call	15f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4ad8:	e0bffc17 	ldw	r2,-16(fp)
    4adc:	10800717 	ldw	r2,28(r2)
    4ae0:	10800058 	cmpnei	r2,r2,1
    4ae4:	1000111e 	bne	r2,zero,4b2c <prvProcessExpiredTimer+0x88>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4ae8:	e0bffc17 	ldw	r2,-16(fp)
    4aec:	10c00617 	ldw	r3,24(r2)
    4af0:	e0bffe17 	ldw	r2,-8(fp)
    4af4:	188b883a 	add	r5,r3,r2
    4af8:	e13ffc17 	ldw	r4,-16(fp)
    4afc:	e1bfff17 	ldw	r6,-4(fp)
    4b00:	e1fffe17 	ldw	r7,-8(fp)
    4b04:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
    4b08:	10800058 	cmpnei	r2,r2,1
    4b0c:	1000071e 	bne	r2,zero,4b2c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4b10:	d8000015 	stw	zero,0(sp)
    4b14:	e13ffc17 	ldw	r4,-16(fp)
    4b18:	000b883a 	mov	r5,zero
    4b1c:	e1bffe17 	ldw	r6,-8(fp)
    4b20:	000f883a 	mov	r7,zero
    4b24:	00049ac0 	call	49ac <xTimerGenericCommand>
    4b28:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4b2c:	e0bffc17 	ldw	r2,-16(fp)
    4b30:	10800917 	ldw	r2,36(r2)
    4b34:	e13ffc17 	ldw	r4,-16(fp)
    4b38:	103ee83a 	callr	r2
}
    4b3c:	e037883a 	mov	sp,fp
    4b40:	dfc00117 	ldw	ra,4(sp)
    4b44:	df000017 	ldw	fp,0(sp)
    4b48:	dec00204 	addi	sp,sp,8
    4b4c:	f800283a 	ret

00004b50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4b50:	defffb04 	addi	sp,sp,-20
    4b54:	dfc00415 	stw	ra,16(sp)
    4b58:	df000315 	stw	fp,12(sp)
    4b5c:	df000304 	addi	fp,sp,12
    4b60:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4b64:	e13ffe04 	addi	r4,fp,-8
    4b68:	0004c240 	call	4c24 <prvGetNextExpireTime>
    4b6c:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b70:	e17ffe17 	ldw	r5,-8(fp)
    4b74:	e13ffd17 	ldw	r4,-12(fp)
    4b78:	0004b840 	call	4b84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b7c:	0004db40 	call	4db4 <prvProcessReceivedCommands>
	}
    4b80:	003ff806 	br	4b64 <prvTimerTask+0x14>

00004b84 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b84:	defffa04 	addi	sp,sp,-24
    4b88:	dfc00515 	stw	ra,20(sp)
    4b8c:	df000415 	stw	fp,16(sp)
    4b90:	df000404 	addi	fp,sp,16
    4b94:	e13ffe15 	stw	r4,-8(fp)
    4b98:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b9c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4ba0:	e13ffd04 	addi	r4,fp,-12
    4ba4:	0004c840 	call	4c84 <prvSampleTimeNow>
    4ba8:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4bac:	e0bffd17 	ldw	r2,-12(fp)
    4bb0:	1004c03a 	cmpne	r2,r2,zero
    4bb4:	1000151e 	bne	r2,zero,4c0c <prvProcessTimerOrBlockTask+0x88>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4bb8:	e0bfff17 	ldw	r2,-4(fp)
    4bbc:	1004c03a 	cmpne	r2,r2,zero
    4bc0:	1000081e 	bne	r2,zero,4be4 <prvProcessTimerOrBlockTask+0x60>
    4bc4:	e0fffe17 	ldw	r3,-8(fp)
    4bc8:	e0bffc17 	ldw	r2,-16(fp)
    4bcc:	10c00536 	bltu	r2,r3,4be4 <prvProcessTimerOrBlockTask+0x60>
			{
				( void ) xTaskResumeAll();
    4bd0:	00030180 	call	3018 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4bd4:	e13ffe17 	ldw	r4,-8(fp)
    4bd8:	e17ffc17 	ldw	r5,-16(fp)
    4bdc:	0004aa40 	call	4aa4 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4be0:	00000b06 	br	4c10 <prvProcessTimerOrBlockTask+0x8c>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4be4:	d1202f17 	ldw	r4,-32580(gp)
    4be8:	e0fffe17 	ldw	r3,-8(fp)
    4bec:	e0bffc17 	ldw	r2,-16(fp)
    4bf0:	188bc83a 	sub	r5,r3,r2
    4bf4:	0002b640 	call	2b64 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4bf8:	00030180 	call	3018 <xTaskResumeAll>
    4bfc:	1004c03a 	cmpne	r2,r2,zero
    4c00:	1000031e 	bne	r2,zero,4c10 <prvProcessTimerOrBlockTask+0x8c>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4c04:	003b683a 	trap	0
    4c08:	00000106 	br	4c10 <prvProcessTimerOrBlockTask+0x8c>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4c0c:	00030180 	call	3018 <xTaskResumeAll>
		}
	}
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	dfc00117 	ldw	ra,4(sp)
    4c18:	df000017 	ldw	fp,0(sp)
    4c1c:	dec00204 	addi	sp,sp,8
    4c20:	f800283a 	ret

00004c24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4c24:	defffd04 	addi	sp,sp,-12
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4c34:	d0a03117 	ldw	r2,-32572(gp)
    4c38:	10800017 	ldw	r2,0(r2)
    4c3c:	1007003a 	cmpeq	r3,r2,zero
    4c40:	e0bfff17 	ldw	r2,-4(fp)
    4c44:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4c48:	e0bfff17 	ldw	r2,-4(fp)
    4c4c:	10800017 	ldw	r2,0(r2)
    4c50:	1004c03a 	cmpne	r2,r2,zero
    4c54:	1000051e 	bne	r2,zero,4c6c <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4c58:	d0a03117 	ldw	r2,-32572(gp)
    4c5c:	10800317 	ldw	r2,12(r2)
    4c60:	10800017 	ldw	r2,0(r2)
    4c64:	e0bffe15 	stw	r2,-8(fp)
    4c68:	00000106 	br	4c70 <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c6c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c70:	e0bffe17 	ldw	r2,-8(fp)
}
    4c74:	e037883a 	mov	sp,fp
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00104 	addi	sp,sp,4
    4c80:	f800283a 	ret

00004c84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c84:	defffc04 	addi	sp,sp,-16
    4c88:	dfc00315 	stw	ra,12(sp)
    4c8c:	df000215 	stw	fp,8(sp)
    4c90:	df000204 	addi	fp,sp,8
    4c94:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c98:	00031680 	call	3168 <xTaskGetTickCount>
    4c9c:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4ca0:	d0e03017 	ldw	r3,-32576(gp)
    4ca4:	e0bffe17 	ldw	r2,-8(fp)
    4ca8:	10c0052e 	bgeu	r2,r3,4cc0 <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4cac:	0004f400 	call	4f40 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4cb0:	e0ffff17 	ldw	r3,-4(fp)
    4cb4:	00800044 	movi	r2,1
    4cb8:	18800015 	stw	r2,0(r3)
    4cbc:	00000206 	br	4cc8 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4cc0:	e0bfff17 	ldw	r2,-4(fp)
    4cc4:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4cc8:	e0bffe17 	ldw	r2,-8(fp)
    4ccc:	d0a03015 	stw	r2,-32576(gp)

	return xTimeNow;
    4cd0:	e0bffe17 	ldw	r2,-8(fp)
}
    4cd4:	e037883a 	mov	sp,fp
    4cd8:	dfc00117 	ldw	ra,4(sp)
    4cdc:	df000017 	ldw	fp,0(sp)
    4ce0:	dec00204 	addi	sp,sp,8
    4ce4:	f800283a 	ret

00004ce8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4ce8:	defff904 	addi	sp,sp,-28
    4cec:	dfc00615 	stw	ra,24(sp)
    4cf0:	df000515 	stw	fp,20(sp)
    4cf4:	df000504 	addi	fp,sp,20
    4cf8:	e13ffc15 	stw	r4,-16(fp)
    4cfc:	e17ffd15 	stw	r5,-12(fp)
    4d00:	e1bffe15 	stw	r6,-8(fp)
    4d04:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4d08:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4d0c:	e0fffc17 	ldw	r3,-16(fp)
    4d10:	e0bffd17 	ldw	r2,-12(fp)
    4d14:	18800115 	stw	r2,4(r3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4d18:	e0fffc17 	ldw	r3,-16(fp)
    4d1c:	e0bffc17 	ldw	r2,-16(fp)
    4d20:	18800415 	stw	r2,16(r3)

	if( xNextExpiryTime <= xTimeNow )
    4d24:	e0fffd17 	ldw	r3,-12(fp)
    4d28:	e0bffe17 	ldw	r2,-8(fp)
    4d2c:	10c00e36 	bltu	r2,r3,4d68 <prvInsertTimerInActiveList+0x80>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4d30:	e0fffe17 	ldw	r3,-8(fp)
    4d34:	e0bfff17 	ldw	r2,-4(fp)
    4d38:	1887c83a 	sub	r3,r3,r2
    4d3c:	e0bffc17 	ldw	r2,-16(fp)
    4d40:	10800617 	ldw	r2,24(r2)
    4d44:	18800336 	bltu	r3,r2,4d54 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4d48:	00800044 	movi	r2,1
    4d4c:	e0bffb15 	stw	r2,-20(fp)
    4d50:	00001206 	br	4d9c <prvInsertTimerInActiveList+0xb4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4d54:	d1203217 	ldw	r4,-32568(gp)
    4d58:	e0bffc17 	ldw	r2,-16(fp)
    4d5c:	11400104 	addi	r5,r2,4
    4d60:	00015240 	call	1524 <vListInsert>
    4d64:	00000d06 	br	4d9c <prvInsertTimerInActiveList+0xb4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d68:	e0fffe17 	ldw	r3,-8(fp)
    4d6c:	e0bfff17 	ldw	r2,-4(fp)
    4d70:	1880062e 	bgeu	r3,r2,4d8c <prvInsertTimerInActiveList+0xa4>
    4d74:	e0fffd17 	ldw	r3,-12(fp)
    4d78:	e0bfff17 	ldw	r2,-4(fp)
    4d7c:	18800336 	bltu	r3,r2,4d8c <prvInsertTimerInActiveList+0xa4>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d80:	00800044 	movi	r2,1
    4d84:	e0bffb15 	stw	r2,-20(fp)
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d88:	00000406 	br	4d9c <prvInsertTimerInActiveList+0xb4>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d8c:	d1203117 	ldw	r4,-32572(gp)
    4d90:	e0bffc17 	ldw	r2,-16(fp)
    4d94:	11400104 	addi	r5,r2,4
    4d98:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d9c:	e0bffb17 	ldw	r2,-20(fp)
}
    4da0:	e037883a 	mov	sp,fp
    4da4:	dfc00117 	ldw	ra,4(sp)
    4da8:	df000017 	ldw	fp,0(sp)
    4dac:	dec00204 	addi	sp,sp,8
    4db0:	f800283a 	ret

00004db4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4db4:	defff504 	addi	sp,sp,-44
    4db8:	dfc00a15 	stw	ra,40(sp)
    4dbc:	df000915 	stw	fp,36(sp)
    4dc0:	df000904 	addi	fp,sp,36
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4dc4:	00005206 	br	4f10 <prvProcessReceivedCommands+0x15c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4dc8:	e0bffb17 	ldw	r2,-20(fp)
    4dcc:	1004803a 	cmplt	r2,r2,zero
    4dd0:	10004f1e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4dd4:	e0bffd17 	ldw	r2,-12(fp)
    4dd8:	e0bffa15 	stw	r2,-24(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4ddc:	e0bffa17 	ldw	r2,-24(fp)
    4de0:	10800517 	ldw	r2,20(r2)
    4de4:	1005003a 	cmpeq	r2,r2,zero
    4de8:	1000031e 	bne	r2,zero,4df8 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4dec:	e0bffa17 	ldw	r2,-24(fp)
    4df0:	11000104 	addi	r4,r2,4
    4df4:	00015f80 	call	15f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4df8:	e13ffe04 	addi	r4,fp,-8
    4dfc:	0004c840 	call	4c84 <prvSampleTimeNow>
    4e00:	e0bff815 	stw	r2,-32(fp)

			switch( xMessage.xMessageID )
    4e04:	e0bffb17 	ldw	r2,-20(fp)
    4e08:	e0bfff15 	stw	r2,-4(fp)
    4e0c:	e0ffff17 	ldw	r3,-4(fp)
    4e10:	188002a8 	cmpgeui	r2,r3,10
    4e14:	10003e1e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
    4e18:	e13fff17 	ldw	r4,-4(fp)
    4e1c:	e13fff17 	ldw	r4,-4(fp)
    4e20:	2105883a 	add	r2,r4,r4
    4e24:	1087883a 	add	r3,r2,r2
    4e28:	00800034 	movhi	r2,0
    4e2c:	10938f04 	addi	r2,r2,20028
    4e30:	1885883a 	add	r2,r3,r2
    4e34:	10800017 	ldw	r2,0(r2)
    4e38:	1000683a 	jmp	r2
    4e3c:	00004e64 	muli	zero,zero,313
    4e40:	00004e64 	muli	zero,zero,313
    4e44:	00004e64 	muli	zero,zero,313
    4e48:	00004f10 	cmplti	zero,zero,316
    4e4c:	00004ed8 	cmpnei	zero,zero,315
    4e50:	00004f08 	cmpgei	zero,zero,316
    4e54:	00004e64 	muli	zero,zero,313
    4e58:	00004e64 	muli	zero,zero,313
    4e5c:	00004f10 	cmplti	zero,zero,316
    4e60:	00004ed8 	cmpnei	zero,zero,315
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4e64:	e0fffc17 	ldw	r3,-16(fp)
    4e68:	e0bffa17 	ldw	r2,-24(fp)
    4e6c:	10800617 	ldw	r2,24(r2)
    4e70:	188b883a 	add	r5,r3,r2
    4e74:	e1fffc17 	ldw	r7,-16(fp)
    4e78:	e13ffa17 	ldw	r4,-24(fp)
    4e7c:	e1bff817 	ldw	r6,-32(fp)
    4e80:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
    4e84:	10800058 	cmpnei	r2,r2,1
    4e88:	1000211e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e8c:	e0bffa17 	ldw	r2,-24(fp)
    4e90:	10800917 	ldw	r2,36(r2)
    4e94:	e13ffa17 	ldw	r4,-24(fp)
    4e98:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e9c:	e0bffa17 	ldw	r2,-24(fp)
    4ea0:	10800717 	ldw	r2,28(r2)
    4ea4:	10800058 	cmpnei	r2,r2,1
    4ea8:	1000191e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4eac:	e0fffc17 	ldw	r3,-16(fp)
    4eb0:	e0bffa17 	ldw	r2,-24(fp)
    4eb4:	10800617 	ldw	r2,24(r2)
    4eb8:	188d883a 	add	r6,r3,r2
    4ebc:	d8000015 	stw	zero,0(sp)
    4ec0:	e13ffa17 	ldw	r4,-24(fp)
    4ec4:	000b883a 	mov	r5,zero
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	00049ac0 	call	49ac <xTimerGenericCommand>
    4ed0:	e0bff915 	stw	r2,-28(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4ed4:	00000e06 	br	4f10 <prvProcessReceivedCommands+0x15c>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4ed8:	e0fffc17 	ldw	r3,-16(fp)
    4edc:	e0bffa17 	ldw	r2,-24(fp)
    4ee0:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4ee4:	e0bffa17 	ldw	r2,-24(fp)
    4ee8:	10c00617 	ldw	r3,24(r2)
    4eec:	e0bff817 	ldw	r2,-32(fp)
    4ef0:	188b883a 	add	r5,r3,r2
    4ef4:	e13ffa17 	ldw	r4,-24(fp)
    4ef8:	e1bff817 	ldw	r6,-32(fp)
    4efc:	e1fff817 	ldw	r7,-32(fp)
    4f00:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
					break;
    4f04:	00000206 	br	4f10 <prvProcessReceivedCommands+0x15c>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4f08:	e13ffa17 	ldw	r4,-24(fp)
    4f0c:	00011500 	call	1150 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4f10:	d1202f17 	ldw	r4,-32580(gp)
    4f14:	e17ffb04 	addi	r5,fp,-20
    4f18:	000d883a 	mov	r6,zero
    4f1c:	000f883a 	mov	r7,zero
    4f20:	00022800 	call	2280 <xQueueGenericReceive>
    4f24:	1004c03a 	cmpne	r2,r2,zero
    4f28:	103fa71e 	bne	r2,zero,4dc8 <prvProcessReceivedCommands+0x14>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4f2c:	e037883a 	mov	sp,fp
    4f30:	dfc00117 	ldw	ra,4(sp)
    4f34:	df000017 	ldw	fp,0(sp)
    4f38:	dec00204 	addi	sp,sp,8
    4f3c:	f800283a 	ret

00004f40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4f40:	defff804 	addi	sp,sp,-32
    4f44:	dfc00715 	stw	ra,28(sp)
    4f48:	df000615 	stw	fp,24(sp)
    4f4c:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f50:	00002d06 	br	5008 <prvSwitchTimerLists+0xc8>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f54:	d0a03117 	ldw	r2,-32572(gp)
    4f58:	10800317 	ldw	r2,12(r2)
    4f5c:	10800017 	ldw	r2,0(r2)
    4f60:	e0bfff15 	stw	r2,-4(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f64:	d0a03117 	ldw	r2,-32572(gp)
    4f68:	10800317 	ldw	r2,12(r2)
    4f6c:	10800317 	ldw	r2,12(r2)
    4f70:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f74:	e0bffc17 	ldw	r2,-16(fp)
    4f78:	11000104 	addi	r4,r2,4
    4f7c:	00015f80 	call	15f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f80:	e0bffc17 	ldw	r2,-16(fp)
    4f84:	10800917 	ldw	r2,36(r2)
    4f88:	e13ffc17 	ldw	r4,-16(fp)
    4f8c:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f90:	e0bffc17 	ldw	r2,-16(fp)
    4f94:	10800717 	ldw	r2,28(r2)
    4f98:	10800058 	cmpnei	r2,r2,1
    4f9c:	10001a1e 	bne	r2,zero,5008 <prvSwitchTimerLists+0xc8>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4fa0:	e0bffc17 	ldw	r2,-16(fp)
    4fa4:	10c00617 	ldw	r3,24(r2)
    4fa8:	e0bfff17 	ldw	r2,-4(fp)
    4fac:	1885883a 	add	r2,r3,r2
    4fb0:	e0bffe15 	stw	r2,-8(fp)
			if( xReloadTime > xNextExpireTime )
    4fb4:	e0fffe17 	ldw	r3,-8(fp)
    4fb8:	e0bfff17 	ldw	r2,-4(fp)
    4fbc:	10c00b2e 	bgeu	r2,r3,4fec <prvSwitchTimerLists+0xac>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4fc0:	e0fffc17 	ldw	r3,-16(fp)
    4fc4:	e0bffe17 	ldw	r2,-8(fp)
    4fc8:	18800115 	stw	r2,4(r3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4fcc:	e0fffc17 	ldw	r3,-16(fp)
    4fd0:	e0bffc17 	ldw	r2,-16(fp)
    4fd4:	18800415 	stw	r2,16(r3)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4fd8:	d1203117 	ldw	r4,-32572(gp)
    4fdc:	e0bffc17 	ldw	r2,-16(fp)
    4fe0:	11400104 	addi	r5,r2,4
    4fe4:	00015240 	call	1524 <vListInsert>
    4fe8:	00000706 	br	5008 <prvSwitchTimerLists+0xc8>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fec:	d8000015 	stw	zero,0(sp)
    4ff0:	e13ffc17 	ldw	r4,-16(fp)
    4ff4:	000b883a 	mov	r5,zero
    4ff8:	e1bfff17 	ldw	r6,-4(fp)
    4ffc:	000f883a 	mov	r7,zero
    5000:	00049ac0 	call	49ac <xTimerGenericCommand>
    5004:	e0bffb15 	stw	r2,-20(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    5008:	d0a03117 	ldw	r2,-32572(gp)
    500c:	10800017 	ldw	r2,0(r2)
    5010:	1004c03a 	cmpne	r2,r2,zero
    5014:	103fcf1e 	bne	r2,zero,4f54 <prvSwitchTimerLists+0x14>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    5018:	d0a03117 	ldw	r2,-32572(gp)
    501c:	e0bffd15 	stw	r2,-12(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    5020:	d0a03217 	ldw	r2,-32568(gp)
    5024:	d0a03115 	stw	r2,-32572(gp)
	pxOverflowTimerList = pxTemp;
    5028:	e0bffd17 	ldw	r2,-12(fp)
    502c:	d0a03215 	stw	r2,-32568(gp)
}
    5030:	e037883a 	mov	sp,fp
    5034:	dfc00117 	ldw	ra,4(sp)
    5038:	df000017 	ldw	fp,0(sp)
    503c:	dec00204 	addi	sp,sp,8
    5040:	f800283a 	ret

00005044 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5044:	defffe04 	addi	sp,sp,-8
    5048:	dfc00115 	stw	ra,4(sp)
    504c:	df000015 	stw	fp,0(sp)
    5050:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5054:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    5058:	d0a02f17 	ldw	r2,-32580(gp)
    505c:	1004c03a 	cmpne	r2,r2,zero
    5060:	1000111e 	bne	r2,zero,50a8 <prvCheckForValidListAndQueue+0x64>
		{
			vListInitialise( &xActiveTimerList1 );
    5064:	01020234 	movhi	r4,2056
    5068:	213de604 	addi	r4,r4,-2152
    506c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5070:	01020234 	movhi	r4,2056
    5074:	213deb04 	addi	r4,r4,-2132
    5078:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    507c:	00820234 	movhi	r2,2056
    5080:	10bde604 	addi	r2,r2,-2152
    5084:	d0a03115 	stw	r2,-32572(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5088:	00820234 	movhi	r2,2056
    508c:	10bdeb04 	addi	r2,r2,-2132
    5090:	d0a03215 	stw	r2,-32568(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5094:	01000284 	movi	r4,10
    5098:	01400304 	movi	r5,12
    509c:	000d883a 	mov	r6,zero
    50a0:	0001bd80 	call	1bd8 <xQueueGenericCreate>
    50a4:	d0a02f15 	stw	r2,-32580(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    50a8:	00041680 	call	4168 <vTaskExitCritical>
}
    50ac:	e037883a 	mov	sp,fp
    50b0:	dfc00117 	ldw	ra,4(sp)
    50b4:	df000017 	ldw	fp,0(sp)
    50b8:	dec00204 	addi	sp,sp,8
    50bc:	f800283a 	ret

000050c0 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    50c0:	defffb04 	addi	sp,sp,-20
    50c4:	dfc00415 	stw	ra,16(sp)
    50c8:	df000315 	stw	fp,12(sp)
    50cc:	df000304 	addi	fp,sp,12
    50d0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    50d4:	e0bfff17 	ldw	r2,-4(fp)
    50d8:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50dc:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50e0:	e0bffd17 	ldw	r2,-12(fp)
    50e4:	10800517 	ldw	r2,20(r2)
    50e8:	1004c03a 	cmpne	r2,r2,zero
    50ec:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50f0:	00041680 	call	4168 <vTaskExitCritical>

	return xTimerIsInActiveList;
    50f4:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50f8:	e037883a 	mov	sp,fp
    50fc:	dfc00117 	ldw	ra,4(sp)
    5100:	df000017 	ldw	fp,0(sp)
    5104:	dec00204 	addi	sp,sp,8
    5108:	f800283a 	ret

0000510c <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    510c:	defffd04 	addi	sp,sp,-12
    5110:	df000215 	stw	fp,8(sp)
    5114:	df000204 	addi	fp,sp,8
    5118:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    511c:	e0bfff17 	ldw	r2,-4(fp)
    5120:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    5124:	e0bffe17 	ldw	r2,-8(fp)
    5128:	10800817 	ldw	r2,32(r2)
}
    512c:	e037883a 	mov	sp,fp
    5130:	df000017 	ldw	fp,0(sp)
    5134:	dec00104 	addi	sp,sp,4
    5138:	f800283a 	ret

0000513c <button_interrupts_function>:

// semaphores
SemaphoreHandle_t maintenance_sem;

void button_interrupts_function(void* context, alt_u32 id)
{
    513c:	defffb04 	addi	sp,sp,-20
    5140:	dfc00415 	stw	ra,16(sp)
    5144:	df000315 	stw	fp,12(sp)
    5148:	df000304 	addi	fp,sp,12
    514c:	e13ffe15 	stw	r4,-8(fp)
    5150:	e17fff15 	stw	r5,-4(fp)
	// need to cast the context first before using it
	int* temp = (int*) context;
    5154:	e0bffe17 	ldw	r2,-8(fp)
    5158:	e0bffd15 	stw	r2,-12(fp)
	(*temp) = IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE);
    515c:	00800134 	movhi	r2,4
    5160:	108c3304 	addi	r2,r2,12492
    5164:	10c00037 	ldwio	r3,0(r2)
    5168:	e0bffd17 	ldw	r2,-12(fp)
    516c:	10c00015 	stw	r3,0(r2)

	// clears the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x1);
    5170:	00c00134 	movhi	r3,4
    5174:	18cc3304 	addi	r3,r3,12492
    5178:	00800044 	movi	r2,1
    517c:	18800035 	stwio	r2,0(r3)

	printf("maintenance button pressed \n");
    5180:	01020034 	movhi	r4,2048
    5184:	21001604 	addi	r4,r4,88
    5188:	000562c0 	call	562c <puts>

	xSemaphoreGiveFromISR(maintenance_sem, pdFALSE);
    518c:	d1203317 	ldw	r4,-32564(gp)
    5190:	000b883a 	mov	r5,zero
    5194:	00021a80 	call	21a8 <xQueueGiveFromISR>
}
    5198:	e037883a 	mov	sp,fp
    519c:	dfc00117 	ldw	ra,4(sp)
    51a0:	df000017 	ldw	fp,0(sp)
    51a4:	dec00204 	addi	sp,sp,8
    51a8:	f800283a 	ret

000051ac <main>:
 * Create the demo tasks then start the scheduler.
 */


int main(void)
{
    51ac:	defff804 	addi	sp,sp,-32
    51b0:	dfc00715 	stw	ra,28(sp)
    51b4:	df000615 	stw	fp,24(sp)
    51b8:	df000604 	addi	fp,sp,24
	// switch polling setup
	unsigned int uiSwitchValue = 0;
    51bc:	e03ffe15 	stw	zero,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0x0);
    51c0:	00800134 	movhi	r2,4
    51c4:	108c1804 	addi	r2,r2,12384
    51c8:	10000035 	stwio	zero,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE, 0x0);
    51cc:	00800134 	movhi	r2,4
    51d0:	108c2c04 	addi	r2,r2,12464
    51d4:	10000035 	stwio	zero,0(r2)

	// maintenance setup
	maintenance_sem = xSemaphoreCreateBinary();
    51d8:	01000044 	movi	r4,1
    51dc:	000b883a 	mov	r5,zero
    51e0:	018000c4 	movi	r6,3
    51e4:	0001bd80 	call	1bd8 <xQueueGenericCreate>
    51e8:	d0a03315 	stw	r2,-32564(gp)
	int buttonValue = 0;
    51ec:	e03fff15 	stw	zero,-4(fp)
	// clears the edge capture register. Writing 1 to bit clears pending interrupt for corresponding button.
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    51f0:	00c00134 	movhi	r3,4
    51f4:	18cc3304 	addi	r3,r3,12492
    51f8:	008001c4 	movi	r2,7
    51fc:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0x0);
    5200:	00800134 	movhi	r2,4
    5204:	108c2004 	addi	r2,r2,12416
    5208:	10000035 	stwio	zero,0(r2)
	// enable interrupts for first button
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x1);
    520c:	00c00134 	movhi	r3,4
    5210:	18cc3204 	addi	r3,r3,12488
    5214:	00800044 	movi	r2,1
    5218:	18800035 	stwio	r2,0(r3)
	// register the ISR
	alt_irq_register(PUSH_BUTTON_IRQ,(void*)&buttonValue, button_interrupts_function);
    521c:	e17fff04 	addi	r5,fp,-4
    5220:	01000044 	movi	r4,1
    5224:	01800034 	movhi	r6,0
    5228:	31944f04 	addi	r6,r6,20796
    522c:	00019140 	call	1914 <alt_irq_register>



	// Tasks
	xTaskCreate( ToggleMaintenanceTask, "Maintenance Task", configMINIMAL_STACK_SIZE, &buttonValue, MAINTENANCE_TASK_PRIORITY, NULL);
    5230:	e1ffff04 	addi	r7,fp,-4
    5234:	00800144 	movi	r2,5
    5238:	d8800015 	stw	r2,0(sp)
    523c:	d8000115 	stw	zero,4(sp)
    5240:	d8000215 	stw	zero,8(sp)
    5244:	d8000315 	stw	zero,12(sp)
    5248:	01000034 	movhi	r4,0
    524c:	2114a604 	addi	r4,r4,21144
    5250:	01420034 	movhi	r5,2048
    5254:	29401d04 	addi	r5,r5,116
    5258:	01840004 	movi	r6,4096
    525c:	0002bf80 	call	2bf8 <xTaskGenericCreate>
	xTaskCreate( SwitchPollingTask, "Switch Polling Task", configMINIMAL_STACK_SIZE, &uiSwitchValue, SWITCH_POLLING_TASK_PRIORITY, NULL);
    5260:	00800184 	movi	r2,6
    5264:	d8800015 	stw	r2,0(sp)
    5268:	d8000115 	stw	zero,4(sp)
    526c:	d8000215 	stw	zero,8(sp)
    5270:	d8000315 	stw	zero,12(sp)
    5274:	01000034 	movhi	r4,0
    5278:	2114be04 	addi	r4,r4,21240
    527c:	01420034 	movhi	r5,2048
    5280:	29402204 	addi	r5,r5,136
    5284:	01840004 	movi	r6,4096
    5288:	e1fffe04 	addi	r7,fp,-8
    528c:	0002bf80 	call	2bf8 <xTaskGenericCreate>

	/* Finally start the scheduler. */
	vTaskStartScheduler();
    5290:	0002f100 	call	2f10 <vTaskStartScheduler>

	/* Will only reach here if there is insufficient heap available to start
	the scheduler. */
	for (;;);
    5294:	003fff06 	br	5294 <main+0xe8>

00005298 <ToggleMaintenanceTask>:
}
static void ToggleMaintenanceTask(void *pvParameters) {
    5298:	defffc04 	addi	sp,sp,-16
    529c:	dfc00315 	stw	ra,12(sp)
    52a0:	df000215 	stw	fp,8(sp)
    52a4:	df000204 	addi	fp,sp,8
    52a8:	e13fff15 	stw	r4,-4(fp)
    52ac:	00000006 	br	52b0 <ToggleMaintenanceTask+0x18>
	while (1)
	{
		if (xSemaphoreTake(maintenance_sem, ( TickType_t ) 10 )) {
    52b0:	d1203317 	ldw	r4,-32564(gp)
    52b4:	000b883a 	mov	r5,zero
    52b8:	01800284 	movi	r6,10
    52bc:	000f883a 	mov	r7,zero
    52c0:	00022800 	call	2280 <xQueueGenericReceive>
    52c4:	1005003a 	cmpeq	r2,r2,zero
    52c8:	103ff91e 	bne	r2,zero,52b0 <ToggleMaintenanceTask+0x18>
			printf("Maintenance Task \n");
    52cc:	01020034 	movhi	r4,2048
    52d0:	21002704 	addi	r4,r4,156
    52d4:	000562c0 	call	562c <puts>

			int* temp = (int*) pvParameters;
    52d8:	e0bfff17 	ldw	r2,-4(fp)
    52dc:	e0bffe15 	stw	r2,-8(fp)
			IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, *temp);
    52e0:	e0bffe17 	ldw	r2,-8(fp)
    52e4:	10c00017 	ldw	r3,0(r2)
    52e8:	00800134 	movhi	r2,4
    52ec:	108c2004 	addi	r2,r2,12416
    52f0:	10c00035 	stwio	r3,0(r2)
		}
	}
    52f4:	003fee06 	br	52b0 <ToggleMaintenanceTask+0x18>

000052f8 <SwitchPollingTask>:
}

static void SwitchPollingTask(void *pvParameters) {
    52f8:	defffc04 	addi	sp,sp,-16
    52fc:	dfc00315 	stw	ra,12(sp)
    5300:	df000215 	stw	fp,8(sp)
    5304:	df000204 	addi	fp,sp,8
    5308:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		printf("polling switches");
    530c:	01020034 	movhi	r4,2048
    5310:	21002c04 	addi	r4,r4,176
    5314:	00055140 	call	5514 <printf>
		unsigned int* temp = (unsigned int*) pvParameters;
    5318:	e0bfff17 	ldw	r2,-4(fp)
    531c:	e0bffe15 	stw	r2,-8(fp)

	    // read the value of the switch and store to uiSwitchValue
	    temp = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    5320:	00800134 	movhi	r2,4
    5324:	108c2c04 	addi	r2,r2,12464
    5328:	10800037 	ldwio	r2,0(r2)
    532c:	e0bffe15 	stw	r2,-8(fp)
	    // write the value of the switches to the red LEDs
	    IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, *temp);
    5330:	e0bffe17 	ldw	r2,-8(fp)
    5334:	10800017 	ldw	r2,0(r2)
    5338:	1007883a 	mov	r3,r2
    533c:	00800134 	movhi	r2,4
    5340:	108c1804 	addi	r2,r2,12384
    5344:	10c00035 	stwio	r3,0(r2)
	    printf("%u", *temp);
    5348:	e0bffe17 	ldw	r2,-8(fp)
    534c:	11400017 	ldw	r5,0(r2)
    5350:	01020034 	movhi	r4,2048
    5354:	21003104 	addi	r4,r4,196
    5358:	00055140 	call	5514 <printf>

	    // delay for 100ms
		vTaskDelay(1000);
    535c:	0100fa04 	movi	r4,1000
    5360:	0002e980 	call	2e98 <vTaskDelay>
	}
    5364:	003fe906 	br	530c <SwitchPollingTask+0x14>

00005368 <memcmp>:
    5368:	00c000c4 	movi	r3,3
    536c:	1980032e 	bgeu	r3,r6,537c <memcmp+0x14>
    5370:	2144b03a 	or	r2,r4,r5
    5374:	10c4703a 	and	r2,r2,r3
    5378:	10000f26 	beq	r2,zero,53b8 <memcmp+0x50>
    537c:	31ffffc4 	addi	r7,r6,-1
    5380:	3000061e 	bne	r6,zero,539c <memcmp+0x34>
    5384:	00000a06 	br	53b0 <memcmp+0x48>
    5388:	39ffffc4 	addi	r7,r7,-1
    538c:	00bfffc4 	movi	r2,-1
    5390:	21000044 	addi	r4,r4,1
    5394:	29400044 	addi	r5,r5,1
    5398:	38800526 	beq	r7,r2,53b0 <memcmp+0x48>
    539c:	20c00003 	ldbu	r3,0(r4)
    53a0:	28800003 	ldbu	r2,0(r5)
    53a4:	18bff826 	beq	r3,r2,5388 <memcmp+0x20>
    53a8:	1885c83a 	sub	r2,r3,r2
    53ac:	f800283a 	ret
    53b0:	0005883a 	mov	r2,zero
    53b4:	f800283a 	ret
    53b8:	180f883a 	mov	r7,r3
    53bc:	20c00017 	ldw	r3,0(r4)
    53c0:	28800017 	ldw	r2,0(r5)
    53c4:	18bfed1e 	bne	r3,r2,537c <memcmp+0x14>
    53c8:	31bfff04 	addi	r6,r6,-4
    53cc:	21000104 	addi	r4,r4,4
    53d0:	29400104 	addi	r5,r5,4
    53d4:	39bff936 	bltu	r7,r6,53bc <memcmp+0x54>
    53d8:	003fe806 	br	537c <memcmp+0x14>

000053dc <memcpy>:
    53dc:	01c003c4 	movi	r7,15
    53e0:	2007883a 	mov	r3,r4
    53e4:	3980032e 	bgeu	r7,r6,53f4 <memcpy+0x18>
    53e8:	2904b03a 	or	r2,r5,r4
    53ec:	108000cc 	andi	r2,r2,3
    53f0:	10000926 	beq	r2,zero,5418 <memcpy+0x3c>
    53f4:	30000626 	beq	r6,zero,5410 <memcpy+0x34>
    53f8:	30cd883a 	add	r6,r6,r3
    53fc:	28800003 	ldbu	r2,0(r5)
    5400:	29400044 	addi	r5,r5,1
    5404:	18800005 	stb	r2,0(r3)
    5408:	18c00044 	addi	r3,r3,1
    540c:	30fffb1e 	bne	r6,r3,53fc <memcpy+0x20>
    5410:	2005883a 	mov	r2,r4
    5414:	f800283a 	ret
    5418:	3811883a 	mov	r8,r7
    541c:	200f883a 	mov	r7,r4
    5420:	28c00017 	ldw	r3,0(r5)
    5424:	31bffc04 	addi	r6,r6,-16
    5428:	38c00015 	stw	r3,0(r7)
    542c:	28800117 	ldw	r2,4(r5)
    5430:	38800115 	stw	r2,4(r7)
    5434:	28c00217 	ldw	r3,8(r5)
    5438:	38c00215 	stw	r3,8(r7)
    543c:	28800317 	ldw	r2,12(r5)
    5440:	29400404 	addi	r5,r5,16
    5444:	38800315 	stw	r2,12(r7)
    5448:	39c00404 	addi	r7,r7,16
    544c:	41bff436 	bltu	r8,r6,5420 <memcpy+0x44>
    5450:	008000c4 	movi	r2,3
    5454:	1180072e 	bgeu	r2,r6,5474 <memcpy+0x98>
    5458:	1007883a 	mov	r3,r2
    545c:	28800017 	ldw	r2,0(r5)
    5460:	31bfff04 	addi	r6,r6,-4
    5464:	29400104 	addi	r5,r5,4
    5468:	38800015 	stw	r2,0(r7)
    546c:	39c00104 	addi	r7,r7,4
    5470:	19bffa36 	bltu	r3,r6,545c <memcpy+0x80>
    5474:	3807883a 	mov	r3,r7
    5478:	003fde06 	br	53f4 <memcpy+0x18>

0000547c <memset>:
    547c:	008000c4 	movi	r2,3
    5480:	29403fcc 	andi	r5,r5,255
    5484:	2007883a 	mov	r3,r4
    5488:	1180022e 	bgeu	r2,r6,5494 <memset+0x18>
    548c:	2084703a 	and	r2,r4,r2
    5490:	10000826 	beq	r2,zero,54b4 <memset+0x38>
    5494:	30000526 	beq	r6,zero,54ac <memset+0x30>
    5498:	2805883a 	mov	r2,r5
    549c:	30cd883a 	add	r6,r6,r3
    54a0:	18800005 	stb	r2,0(r3)
    54a4:	18c00044 	addi	r3,r3,1
    54a8:	19bffd1e 	bne	r3,r6,54a0 <memset+0x24>
    54ac:	2005883a 	mov	r2,r4
    54b0:	f800283a 	ret
    54b4:	2804923a 	slli	r2,r5,8
    54b8:	020003c4 	movi	r8,15
    54bc:	200f883a 	mov	r7,r4
    54c0:	2884b03a 	or	r2,r5,r2
    54c4:	1006943a 	slli	r3,r2,16
    54c8:	10c6b03a 	or	r3,r2,r3
    54cc:	41800a2e 	bgeu	r8,r6,54f8 <memset+0x7c>
    54d0:	4005883a 	mov	r2,r8
    54d4:	31bffc04 	addi	r6,r6,-16
    54d8:	38c00015 	stw	r3,0(r7)
    54dc:	38c00115 	stw	r3,4(r7)
    54e0:	38c00215 	stw	r3,8(r7)
    54e4:	38c00315 	stw	r3,12(r7)
    54e8:	39c00404 	addi	r7,r7,16
    54ec:	11bff936 	bltu	r2,r6,54d4 <memset+0x58>
    54f0:	008000c4 	movi	r2,3
    54f4:	1180052e 	bgeu	r2,r6,550c <memset+0x90>
    54f8:	31bfff04 	addi	r6,r6,-4
    54fc:	008000c4 	movi	r2,3
    5500:	38c00015 	stw	r3,0(r7)
    5504:	39c00104 	addi	r7,r7,4
    5508:	11bffb36 	bltu	r2,r6,54f8 <memset+0x7c>
    550c:	3807883a 	mov	r3,r7
    5510:	003fe006 	br	5494 <memset+0x18>

00005514 <printf>:
    5514:	defffb04 	addi	sp,sp,-20
    5518:	dfc00115 	stw	ra,4(sp)
    551c:	d9400215 	stw	r5,8(sp)
    5520:	d9800315 	stw	r6,12(sp)
    5524:	d9c00415 	stw	r7,16(sp)
    5528:	00820034 	movhi	r2,2048
    552c:	10894004 	addi	r2,r2,9472
    5530:	10c00017 	ldw	r3,0(r2)
    5534:	200b883a 	mov	r5,r4
    5538:	d8800204 	addi	r2,sp,8
    553c:	19000217 	ldw	r4,8(r3)
    5540:	100d883a 	mov	r6,r2
    5544:	d8800015 	stw	r2,0(sp)
    5548:	00075b80 	call	75b8 <__vfprintf_internal>
    554c:	dfc00117 	ldw	ra,4(sp)
    5550:	dec00504 	addi	sp,sp,20
    5554:	f800283a 	ret

00005558 <_printf_r>:
    5558:	defffc04 	addi	sp,sp,-16
    555c:	dfc00115 	stw	ra,4(sp)
    5560:	d9800215 	stw	r6,8(sp)
    5564:	d9c00315 	stw	r7,12(sp)
    5568:	280d883a 	mov	r6,r5
    556c:	21400217 	ldw	r5,8(r4)
    5570:	d8c00204 	addi	r3,sp,8
    5574:	180f883a 	mov	r7,r3
    5578:	d8c00015 	stw	r3,0(sp)
    557c:	000570c0 	call	570c <___vfprintf_internal_r>
    5580:	dfc00117 	ldw	ra,4(sp)
    5584:	dec00404 	addi	sp,sp,16
    5588:	f800283a 	ret

0000558c <_puts_r>:
    558c:	defff604 	addi	sp,sp,-40
    5590:	dc400715 	stw	r17,28(sp)
    5594:	2023883a 	mov	r17,r4
    5598:	2809883a 	mov	r4,r5
    559c:	dfc00915 	stw	ra,36(sp)
    55a0:	dcc00815 	stw	r19,32(sp)
    55a4:	2827883a 	mov	r19,r5
    55a8:	00056400 	call	5640 <strlen>
    55ac:	89400217 	ldw	r5,8(r17)
    55b0:	00c20034 	movhi	r3,2048
    55b4:	18c03204 	addi	r3,r3,200
    55b8:	01c00044 	movi	r7,1
    55bc:	12000044 	addi	r8,r2,1
    55c0:	d8c00515 	stw	r3,20(sp)
    55c4:	d9c00615 	stw	r7,24(sp)
    55c8:	d8c00304 	addi	r3,sp,12
    55cc:	01c00084 	movi	r7,2
    55d0:	8809883a 	mov	r4,r17
    55d4:	d80d883a 	mov	r6,sp
    55d8:	d8c00015 	stw	r3,0(sp)
    55dc:	dcc00315 	stw	r19,12(sp)
    55e0:	da000215 	stw	r8,8(sp)
    55e4:	d9c00115 	stw	r7,4(sp)
    55e8:	d8800415 	stw	r2,16(sp)
    55ec:	00098140 	call	9814 <__sfvwrite_r>
    55f0:	00ffffc4 	movi	r3,-1
    55f4:	10000626 	beq	r2,zero,5610 <_puts_r+0x84>
    55f8:	1805883a 	mov	r2,r3
    55fc:	dfc00917 	ldw	ra,36(sp)
    5600:	dcc00817 	ldw	r19,32(sp)
    5604:	dc400717 	ldw	r17,28(sp)
    5608:	dec00a04 	addi	sp,sp,40
    560c:	f800283a 	ret
    5610:	00c00284 	movi	r3,10
    5614:	1805883a 	mov	r2,r3
    5618:	dfc00917 	ldw	ra,36(sp)
    561c:	dcc00817 	ldw	r19,32(sp)
    5620:	dc400717 	ldw	r17,28(sp)
    5624:	dec00a04 	addi	sp,sp,40
    5628:	f800283a 	ret

0000562c <puts>:
    562c:	00820034 	movhi	r2,2048
    5630:	10894004 	addi	r2,r2,9472
    5634:	200b883a 	mov	r5,r4
    5638:	11000017 	ldw	r4,0(r2)
    563c:	000558c1 	jmpi	558c <_puts_r>

00005640 <strlen>:
    5640:	208000cc 	andi	r2,r4,3
    5644:	2011883a 	mov	r8,r4
    5648:	1000161e 	bne	r2,zero,56a4 <strlen+0x64>
    564c:	20c00017 	ldw	r3,0(r4)
    5650:	017fbff4 	movhi	r5,65279
    5654:	297fbfc4 	addi	r5,r5,-257
    5658:	01e02074 	movhi	r7,32897
    565c:	39e02004 	addi	r7,r7,-32640
    5660:	1945883a 	add	r2,r3,r5
    5664:	11c4703a 	and	r2,r2,r7
    5668:	00c6303a 	nor	r3,zero,r3
    566c:	1886703a 	and	r3,r3,r2
    5670:	18000c1e 	bne	r3,zero,56a4 <strlen+0x64>
    5674:	280d883a 	mov	r6,r5
    5678:	380b883a 	mov	r5,r7
    567c:	21000104 	addi	r4,r4,4
    5680:	20800017 	ldw	r2,0(r4)
    5684:	1187883a 	add	r3,r2,r6
    5688:	1946703a 	and	r3,r3,r5
    568c:	0084303a 	nor	r2,zero,r2
    5690:	10c4703a 	and	r2,r2,r3
    5694:	103ff926 	beq	r2,zero,567c <strlen+0x3c>
    5698:	20800007 	ldb	r2,0(r4)
    569c:	10000326 	beq	r2,zero,56ac <strlen+0x6c>
    56a0:	21000044 	addi	r4,r4,1
    56a4:	20800007 	ldb	r2,0(r4)
    56a8:	103ffd1e 	bne	r2,zero,56a0 <strlen+0x60>
    56ac:	2205c83a 	sub	r2,r4,r8
    56b0:	f800283a 	ret

000056b4 <__sprint_r>:
    56b4:	30800217 	ldw	r2,8(r6)
    56b8:	defffe04 	addi	sp,sp,-8
    56bc:	dc000015 	stw	r16,0(sp)
    56c0:	dfc00115 	stw	ra,4(sp)
    56c4:	3021883a 	mov	r16,r6
    56c8:	0007883a 	mov	r3,zero
    56cc:	1000061e 	bne	r2,zero,56e8 <__sprint_r+0x34>
    56d0:	1805883a 	mov	r2,r3
    56d4:	30000115 	stw	zero,4(r6)
    56d8:	dfc00117 	ldw	ra,4(sp)
    56dc:	dc000017 	ldw	r16,0(sp)
    56e0:	dec00204 	addi	sp,sp,8
    56e4:	f800283a 	ret
    56e8:	00098140 	call	9814 <__sfvwrite_r>
    56ec:	1007883a 	mov	r3,r2
    56f0:	1805883a 	mov	r2,r3
    56f4:	80000115 	stw	zero,4(r16)
    56f8:	80000215 	stw	zero,8(r16)
    56fc:	dfc00117 	ldw	ra,4(sp)
    5700:	dc000017 	ldw	r16,0(sp)
    5704:	dec00204 	addi	sp,sp,8
    5708:	f800283a 	ret

0000570c <___vfprintf_internal_r>:
    570c:	defea304 	addi	sp,sp,-1396
    5710:	dd815915 	stw	r22,1380(sp)
    5714:	dc015315 	stw	r16,1356(sp)
    5718:	d9c15215 	stw	r7,1352(sp)
    571c:	dfc15c15 	stw	ra,1392(sp)
    5720:	df015b15 	stw	fp,1388(sp)
    5724:	ddc15a15 	stw	r23,1384(sp)
    5728:	dd415815 	stw	r21,1376(sp)
    572c:	dd015715 	stw	r20,1372(sp)
    5730:	dcc15615 	stw	r19,1368(sp)
    5734:	dc815515 	stw	r18,1364(sp)
    5738:	dc415415 	stw	r17,1360(sp)
    573c:	282d883a 	mov	r22,r5
    5740:	3021883a 	mov	r16,r6
    5744:	d9015015 	stw	r4,1344(sp)
    5748:	0009e380 	call	9e38 <_localeconv_r>
    574c:	10800017 	ldw	r2,0(r2)
    5750:	d9c15217 	ldw	r7,1352(sp)
    5754:	d8814a15 	stw	r2,1320(sp)
    5758:	d8815017 	ldw	r2,1344(sp)
    575c:	10000226 	beq	r2,zero,5768 <___vfprintf_internal_r+0x5c>
    5760:	10800e17 	ldw	r2,56(r2)
    5764:	10020d26 	beq	r2,zero,5f9c <___vfprintf_internal_r+0x890>
    5768:	b080030b 	ldhu	r2,12(r22)
    576c:	1080020c 	andi	r2,r2,8
    5770:	10020e26 	beq	r2,zero,5fac <___vfprintf_internal_r+0x8a0>
    5774:	b0800417 	ldw	r2,16(r22)
    5778:	10020c26 	beq	r2,zero,5fac <___vfprintf_internal_r+0x8a0>
    577c:	b200030b 	ldhu	r8,12(r22)
    5780:	00800284 	movi	r2,10
    5784:	40c0068c 	andi	r3,r8,26
    5788:	18802f1e 	bne	r3,r2,5848 <___vfprintf_internal_r+0x13c>
    578c:	b080038f 	ldh	r2,14(r22)
    5790:	10002d16 	blt	r2,zero,5848 <___vfprintf_internal_r+0x13c>
    5794:	b240038b 	ldhu	r9,14(r22)
    5798:	b2800717 	ldw	r10,28(r22)
    579c:	b2c00917 	ldw	r11,36(r22)
    57a0:	d9015017 	ldw	r4,1344(sp)
    57a4:	dc402a04 	addi	r17,sp,168
    57a8:	d8804104 	addi	r2,sp,260
    57ac:	00c10004 	movi	r3,1024
    57b0:	423fff4c 	andi	r8,r8,65533
    57b4:	800d883a 	mov	r6,r16
    57b8:	880b883a 	mov	r5,r17
    57bc:	da002d0d 	sth	r8,180(sp)
    57c0:	da402d8d 	sth	r9,182(sp)
    57c4:	da803115 	stw	r10,196(sp)
    57c8:	dac03315 	stw	r11,204(sp)
    57cc:	d8802e15 	stw	r2,184(sp)
    57d0:	d8c02f15 	stw	r3,188(sp)
    57d4:	d8802a15 	stw	r2,168(sp)
    57d8:	d8c02c15 	stw	r3,176(sp)
    57dc:	d8003015 	stw	zero,192(sp)
    57e0:	000570c0 	call	570c <___vfprintf_internal_r>
    57e4:	d8814c15 	stw	r2,1328(sp)
    57e8:	10000416 	blt	r2,zero,57fc <___vfprintf_internal_r+0xf0>
    57ec:	d9015017 	ldw	r4,1344(sp)
    57f0:	880b883a 	mov	r5,r17
    57f4:	0008ee40 	call	8ee4 <_fflush_r>
    57f8:	1002321e 	bne	r2,zero,60c4 <___vfprintf_internal_r+0x9b8>
    57fc:	d8802d0b 	ldhu	r2,180(sp)
    5800:	1080100c 	andi	r2,r2,64
    5804:	10000326 	beq	r2,zero,5814 <___vfprintf_internal_r+0x108>
    5808:	b080030b 	ldhu	r2,12(r22)
    580c:	10801014 	ori	r2,r2,64
    5810:	b080030d 	sth	r2,12(r22)
    5814:	d8814c17 	ldw	r2,1328(sp)
    5818:	dfc15c17 	ldw	ra,1392(sp)
    581c:	df015b17 	ldw	fp,1388(sp)
    5820:	ddc15a17 	ldw	r23,1384(sp)
    5824:	dd815917 	ldw	r22,1380(sp)
    5828:	dd415817 	ldw	r21,1376(sp)
    582c:	dd015717 	ldw	r20,1372(sp)
    5830:	dcc15617 	ldw	r19,1368(sp)
    5834:	dc815517 	ldw	r18,1364(sp)
    5838:	dc415417 	ldw	r17,1360(sp)
    583c:	dc015317 	ldw	r16,1356(sp)
    5840:	dec15d04 	addi	sp,sp,1396
    5844:	f800283a 	ret
    5848:	0005883a 	mov	r2,zero
    584c:	0007883a 	mov	r3,zero
    5850:	dd401a04 	addi	r21,sp,104
    5854:	d8814315 	stw	r2,1292(sp)
    5858:	802f883a 	mov	r23,r16
    585c:	d8c14415 	stw	r3,1296(sp)
    5860:	d8014c15 	stw	zero,1328(sp)
    5864:	d8014915 	stw	zero,1316(sp)
    5868:	d8014515 	stw	zero,1300(sp)
    586c:	d8014815 	stw	zero,1312(sp)
    5870:	dd400d15 	stw	r21,52(sp)
    5874:	d8000f15 	stw	zero,60(sp)
    5878:	d8000e15 	stw	zero,56(sp)
    587c:	b8800007 	ldb	r2,0(r23)
    5880:	10001926 	beq	r2,zero,58e8 <___vfprintf_internal_r+0x1dc>
    5884:	00c00944 	movi	r3,37
    5888:	10c01726 	beq	r2,r3,58e8 <___vfprintf_internal_r+0x1dc>
    588c:	b821883a 	mov	r16,r23
    5890:	00000106 	br	5898 <___vfprintf_internal_r+0x18c>
    5894:	10c00326 	beq	r2,r3,58a4 <___vfprintf_internal_r+0x198>
    5898:	84000044 	addi	r16,r16,1
    589c:	80800007 	ldb	r2,0(r16)
    58a0:	103ffc1e 	bne	r2,zero,5894 <___vfprintf_internal_r+0x188>
    58a4:	85e7c83a 	sub	r19,r16,r23
    58a8:	98000e26 	beq	r19,zero,58e4 <___vfprintf_internal_r+0x1d8>
    58ac:	dc800f17 	ldw	r18,60(sp)
    58b0:	dc400e17 	ldw	r17,56(sp)
    58b4:	008001c4 	movi	r2,7
    58b8:	94e5883a 	add	r18,r18,r19
    58bc:	8c400044 	addi	r17,r17,1
    58c0:	adc00015 	stw	r23,0(r21)
    58c4:	dc800f15 	stw	r18,60(sp)
    58c8:	acc00115 	stw	r19,4(r21)
    58cc:	dc400e15 	stw	r17,56(sp)
    58d0:	14428b16 	blt	r2,r17,6300 <___vfprintf_internal_r+0xbf4>
    58d4:	ad400204 	addi	r21,r21,8
    58d8:	d9014c17 	ldw	r4,1328(sp)
    58dc:	24c9883a 	add	r4,r4,r19
    58e0:	d9014c15 	stw	r4,1328(sp)
    58e4:	802f883a 	mov	r23,r16
    58e8:	b8800007 	ldb	r2,0(r23)
    58ec:	10013c26 	beq	r2,zero,5de0 <___vfprintf_internal_r+0x6d4>
    58f0:	bdc00044 	addi	r23,r23,1
    58f4:	d8000405 	stb	zero,16(sp)
    58f8:	b8c00007 	ldb	r3,0(r23)
    58fc:	04ffffc4 	movi	r19,-1
    5900:	d8014d15 	stw	zero,1332(sp)
    5904:	d8014b15 	stw	zero,1324(sp)
    5908:	d8c14e15 	stw	r3,1336(sp)
    590c:	bdc00044 	addi	r23,r23,1
    5910:	d9414e17 	ldw	r5,1336(sp)
    5914:	00801604 	movi	r2,88
    5918:	28fff804 	addi	r3,r5,-32
    591c:	10c06036 	bltu	r2,r3,5aa0 <___vfprintf_internal_r+0x394>
    5920:	18c5883a 	add	r2,r3,r3
    5924:	1085883a 	add	r2,r2,r2
    5928:	00c00034 	movhi	r3,0
    592c:	18d64f04 	addi	r3,r3,22844
    5930:	10c5883a 	add	r2,r2,r3
    5934:	11000017 	ldw	r4,0(r2)
    5938:	2000683a 	jmp	r4
    593c:	000068b0 	cmpltui	zero,zero,418
    5940:	00005aa0 	cmpeqi	zero,zero,362
    5944:	00005aa0 	cmpeqi	zero,zero,362
    5948:	0000689c 	xori	zero,zero,418
    594c:	00005aa0 	cmpeqi	zero,zero,362
    5950:	00005aa0 	cmpeqi	zero,zero,362
    5954:	00005aa0 	cmpeqi	zero,zero,362
    5958:	00005aa0 	cmpeqi	zero,zero,362
    595c:	00005aa0 	cmpeqi	zero,zero,362
    5960:	00005aa0 	cmpeqi	zero,zero,362
    5964:	0000667c 	xorhi	zero,zero,409
    5968:	0000688c 	andi	zero,zero,418
    596c:	00005aa0 	cmpeqi	zero,zero,362
    5970:	00006694 	movui	zero,410
    5974:	00006928 	cmpgeui	zero,zero,420
    5978:	00005aa0 	cmpeqi	zero,zero,362
    597c:	00006914 	movui	zero,420
    5980:	000068dc 	xori	zero,zero,419
    5984:	000068dc 	xori	zero,zero,419
    5988:	000068dc 	xori	zero,zero,419
    598c:	000068dc 	xori	zero,zero,419
    5990:	000068dc 	xori	zero,zero,419
    5994:	000068dc 	xori	zero,zero,419
    5998:	000068dc 	xori	zero,zero,419
    599c:	000068dc 	xori	zero,zero,419
    59a0:	000068dc 	xori	zero,zero,419
    59a4:	00005aa0 	cmpeqi	zero,zero,362
    59a8:	00005aa0 	cmpeqi	zero,zero,362
    59ac:	00005aa0 	cmpeqi	zero,zero,362
    59b0:	00005aa0 	cmpeqi	zero,zero,362
    59b4:	00005aa0 	cmpeqi	zero,zero,362
    59b8:	00005aa0 	cmpeqi	zero,zero,362
    59bc:	00005aa0 	cmpeqi	zero,zero,362
    59c0:	00005aa0 	cmpeqi	zero,zero,362
    59c4:	00005aa0 	cmpeqi	zero,zero,362
    59c8:	00005aa0 	cmpeqi	zero,zero,362
    59cc:	000060f8 	rdprs	zero,zero,387
    59d0:	00006764 	muli	zero,zero,413
    59d4:	00005aa0 	cmpeqi	zero,zero,362
    59d8:	00006764 	muli	zero,zero,413
    59dc:	00005aa0 	cmpeqi	zero,zero,362
    59e0:	00005aa0 	cmpeqi	zero,zero,362
    59e4:	00005aa0 	cmpeqi	zero,zero,362
    59e8:	00005aa0 	cmpeqi	zero,zero,362
    59ec:	000068c8 	cmpgei	zero,zero,419
    59f0:	00005aa0 	cmpeqi	zero,zero,362
    59f4:	00005aa0 	cmpeqi	zero,zero,362
    59f8:	000061ac 	andhi	zero,zero,390
    59fc:	00005aa0 	cmpeqi	zero,zero,362
    5a00:	00005aa0 	cmpeqi	zero,zero,362
    5a04:	00005aa0 	cmpeqi	zero,zero,362
    5a08:	00005aa0 	cmpeqi	zero,zero,362
    5a0c:	00005aa0 	cmpeqi	zero,zero,362
    5a10:	000061f8 	rdprs	zero,zero,391
    5a14:	00005aa0 	cmpeqi	zero,zero,362
    5a18:	00005aa0 	cmpeqi	zero,zero,362
    5a1c:	00006818 	cmpnei	zero,zero,416
    5a20:	00005aa0 	cmpeqi	zero,zero,362
    5a24:	00005aa0 	cmpeqi	zero,zero,362
    5a28:	00005aa0 	cmpeqi	zero,zero,362
    5a2c:	00005aa0 	cmpeqi	zero,zero,362
    5a30:	00005aa0 	cmpeqi	zero,zero,362
    5a34:	00005aa0 	cmpeqi	zero,zero,362
    5a38:	00005aa0 	cmpeqi	zero,zero,362
    5a3c:	00005aa0 	cmpeqi	zero,zero,362
    5a40:	00005aa0 	cmpeqi	zero,zero,362
    5a44:	00005aa0 	cmpeqi	zero,zero,362
    5a48:	000067ec 	andhi	zero,zero,415
    5a4c:	00006104 	movi	zero,388
    5a50:	00006764 	muli	zero,zero,413
    5a54:	00006764 	muli	zero,zero,413
    5a58:	00006764 	muli	zero,zero,413
    5a5c:	00006750 	cmplti	zero,zero,413
    5a60:	00006104 	movi	zero,388
    5a64:	00005aa0 	cmpeqi	zero,zero,362
    5a68:	00005aa0 	cmpeqi	zero,zero,362
    5a6c:	000066d8 	cmpnei	zero,zero,411
    5a70:	00005aa0 	cmpeqi	zero,zero,362
    5a74:	000066a8 	cmpgeui	zero,zero,410
    5a78:	000061b8 	rdprs	zero,zero,390
    5a7c:	00006708 	cmpgei	zero,zero,412
    5a80:	000066f4 	movhi	zero,411
    5a84:	00005aa0 	cmpeqi	zero,zero,362
    5a88:	00006984 	movi	zero,422
    5a8c:	00005aa0 	cmpeqi	zero,zero,362
    5a90:	00006204 	movi	zero,392
    5a94:	00005aa0 	cmpeqi	zero,zero,362
    5a98:	00005aa0 	cmpeqi	zero,zero,362
    5a9c:	0000687c 	xorhi	zero,zero,417
    5aa0:	d9014e17 	ldw	r4,1336(sp)
    5aa4:	2000ce26 	beq	r4,zero,5de0 <___vfprintf_internal_r+0x6d4>
    5aa8:	01400044 	movi	r5,1
    5aac:	d9801004 	addi	r6,sp,64
    5ab0:	d9c14115 	stw	r7,1284(sp)
    5ab4:	d9414615 	stw	r5,1304(sp)
    5ab8:	d9814215 	stw	r6,1288(sp)
    5abc:	280f883a 	mov	r7,r5
    5ac0:	d9001005 	stb	r4,64(sp)
    5ac4:	d8000405 	stb	zero,16(sp)
    5ac8:	d8014715 	stw	zero,1308(sp)
    5acc:	d8c14d17 	ldw	r3,1332(sp)
    5ad0:	1880008c 	andi	r2,r3,2
    5ad4:	1005003a 	cmpeq	r2,r2,zero
    5ad8:	d8815115 	stw	r2,1348(sp)
    5adc:	1000031e 	bne	r2,zero,5aec <___vfprintf_internal_r+0x3e0>
    5ae0:	d9014617 	ldw	r4,1304(sp)
    5ae4:	21000084 	addi	r4,r4,2
    5ae8:	d9014615 	stw	r4,1304(sp)
    5aec:	d9414d17 	ldw	r5,1332(sp)
    5af0:	2940210c 	andi	r5,r5,132
    5af4:	d9414f15 	stw	r5,1340(sp)
    5af8:	28002d1e 	bne	r5,zero,5bb0 <___vfprintf_internal_r+0x4a4>
    5afc:	d9814b17 	ldw	r6,1324(sp)
    5b00:	d8814617 	ldw	r2,1304(sp)
    5b04:	30a1c83a 	sub	r16,r6,r2
    5b08:	0400290e 	bge	zero,r16,5bb0 <___vfprintf_internal_r+0x4a4>
    5b0c:	00800404 	movi	r2,16
    5b10:	1404580e 	bge	r2,r16,6c74 <___vfprintf_internal_r+0x1568>
    5b14:	dc800f17 	ldw	r18,60(sp)
    5b18:	dc400e17 	ldw	r17,56(sp)
    5b1c:	1027883a 	mov	r19,r2
    5b20:	07020034 	movhi	fp,2048
    5b24:	e7004f04 	addi	fp,fp,316
    5b28:	050001c4 	movi	r20,7
    5b2c:	00000306 	br	5b3c <___vfprintf_internal_r+0x430>
    5b30:	843ffc04 	addi	r16,r16,-16
    5b34:	ad400204 	addi	r21,r21,8
    5b38:	9c00130e 	bge	r19,r16,5b88 <___vfprintf_internal_r+0x47c>
    5b3c:	94800404 	addi	r18,r18,16
    5b40:	8c400044 	addi	r17,r17,1
    5b44:	af000015 	stw	fp,0(r21)
    5b48:	acc00115 	stw	r19,4(r21)
    5b4c:	dc800f15 	stw	r18,60(sp)
    5b50:	dc400e15 	stw	r17,56(sp)
    5b54:	a47ff60e 	bge	r20,r17,5b30 <___vfprintf_internal_r+0x424>
    5b58:	d9015017 	ldw	r4,1344(sp)
    5b5c:	b00b883a 	mov	r5,r22
    5b60:	d9800d04 	addi	r6,sp,52
    5b64:	d9c15215 	stw	r7,1352(sp)
    5b68:	00056b40 	call	56b4 <__sprint_r>
    5b6c:	d9c15217 	ldw	r7,1352(sp)
    5b70:	10009e1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    5b74:	843ffc04 	addi	r16,r16,-16
    5b78:	dc800f17 	ldw	r18,60(sp)
    5b7c:	dc400e17 	ldw	r17,56(sp)
    5b80:	dd401a04 	addi	r21,sp,104
    5b84:	9c3fed16 	blt	r19,r16,5b3c <___vfprintf_internal_r+0x430>
    5b88:	9425883a 	add	r18,r18,r16
    5b8c:	8c400044 	addi	r17,r17,1
    5b90:	008001c4 	movi	r2,7
    5b94:	af000015 	stw	fp,0(r21)
    5b98:	ac000115 	stw	r16,4(r21)
    5b9c:	dc800f15 	stw	r18,60(sp)
    5ba0:	dc400e15 	stw	r17,56(sp)
    5ba4:	1441f516 	blt	r2,r17,637c <___vfprintf_internal_r+0xc70>
    5ba8:	ad400204 	addi	r21,r21,8
    5bac:	00000206 	br	5bb8 <___vfprintf_internal_r+0x4ac>
    5bb0:	dc800f17 	ldw	r18,60(sp)
    5bb4:	dc400e17 	ldw	r17,56(sp)
    5bb8:	d8800407 	ldb	r2,16(sp)
    5bbc:	10000b26 	beq	r2,zero,5bec <___vfprintf_internal_r+0x4e0>
    5bc0:	00800044 	movi	r2,1
    5bc4:	94800044 	addi	r18,r18,1
    5bc8:	8c400044 	addi	r17,r17,1
    5bcc:	a8800115 	stw	r2,4(r21)
    5bd0:	d8c00404 	addi	r3,sp,16
    5bd4:	008001c4 	movi	r2,7
    5bd8:	a8c00015 	stw	r3,0(r21)
    5bdc:	dc800f15 	stw	r18,60(sp)
    5be0:	dc400e15 	stw	r17,56(sp)
    5be4:	1441da16 	blt	r2,r17,6350 <___vfprintf_internal_r+0xc44>
    5be8:	ad400204 	addi	r21,r21,8
    5bec:	d9015117 	ldw	r4,1348(sp)
    5bf0:	20000b1e 	bne	r4,zero,5c20 <___vfprintf_internal_r+0x514>
    5bf4:	d8800504 	addi	r2,sp,20
    5bf8:	94800084 	addi	r18,r18,2
    5bfc:	8c400044 	addi	r17,r17,1
    5c00:	a8800015 	stw	r2,0(r21)
    5c04:	00c00084 	movi	r3,2
    5c08:	008001c4 	movi	r2,7
    5c0c:	a8c00115 	stw	r3,4(r21)
    5c10:	dc800f15 	stw	r18,60(sp)
    5c14:	dc400e15 	stw	r17,56(sp)
    5c18:	1441c216 	blt	r2,r17,6324 <___vfprintf_internal_r+0xc18>
    5c1c:	ad400204 	addi	r21,r21,8
    5c20:	d9414f17 	ldw	r5,1340(sp)
    5c24:	00802004 	movi	r2,128
    5c28:	2880b126 	beq	r5,r2,5ef0 <___vfprintf_internal_r+0x7e4>
    5c2c:	d8c14717 	ldw	r3,1308(sp)
    5c30:	19e1c83a 	sub	r16,r3,r7
    5c34:	0400260e 	bge	zero,r16,5cd0 <___vfprintf_internal_r+0x5c4>
    5c38:	00800404 	movi	r2,16
    5c3c:	1403c90e 	bge	r2,r16,6b64 <___vfprintf_internal_r+0x1458>
    5c40:	1027883a 	mov	r19,r2
    5c44:	07020034 	movhi	fp,2048
    5c48:	e7004b04 	addi	fp,fp,300
    5c4c:	050001c4 	movi	r20,7
    5c50:	00000306 	br	5c60 <___vfprintf_internal_r+0x554>
    5c54:	843ffc04 	addi	r16,r16,-16
    5c58:	ad400204 	addi	r21,r21,8
    5c5c:	9c00130e 	bge	r19,r16,5cac <___vfprintf_internal_r+0x5a0>
    5c60:	94800404 	addi	r18,r18,16
    5c64:	8c400044 	addi	r17,r17,1
    5c68:	af000015 	stw	fp,0(r21)
    5c6c:	acc00115 	stw	r19,4(r21)
    5c70:	dc800f15 	stw	r18,60(sp)
    5c74:	dc400e15 	stw	r17,56(sp)
    5c78:	a47ff60e 	bge	r20,r17,5c54 <___vfprintf_internal_r+0x548>
    5c7c:	d9015017 	ldw	r4,1344(sp)
    5c80:	b00b883a 	mov	r5,r22
    5c84:	d9800d04 	addi	r6,sp,52
    5c88:	d9c15215 	stw	r7,1352(sp)
    5c8c:	00056b40 	call	56b4 <__sprint_r>
    5c90:	d9c15217 	ldw	r7,1352(sp)
    5c94:	1000551e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    5c98:	843ffc04 	addi	r16,r16,-16
    5c9c:	dc800f17 	ldw	r18,60(sp)
    5ca0:	dc400e17 	ldw	r17,56(sp)
    5ca4:	dd401a04 	addi	r21,sp,104
    5ca8:	9c3fed16 	blt	r19,r16,5c60 <___vfprintf_internal_r+0x554>
    5cac:	9425883a 	add	r18,r18,r16
    5cb0:	8c400044 	addi	r17,r17,1
    5cb4:	008001c4 	movi	r2,7
    5cb8:	af000015 	stw	fp,0(r21)
    5cbc:	ac000115 	stw	r16,4(r21)
    5cc0:	dc800f15 	stw	r18,60(sp)
    5cc4:	dc400e15 	stw	r17,56(sp)
    5cc8:	14418216 	blt	r2,r17,62d4 <___vfprintf_internal_r+0xbc8>
    5ccc:	ad400204 	addi	r21,r21,8
    5cd0:	d9014d17 	ldw	r4,1332(sp)
    5cd4:	2080400c 	andi	r2,r4,256
    5cd8:	10004a1e 	bne	r2,zero,5e04 <___vfprintf_internal_r+0x6f8>
    5cdc:	d9414217 	ldw	r5,1288(sp)
    5ce0:	91e5883a 	add	r18,r18,r7
    5ce4:	8c400044 	addi	r17,r17,1
    5ce8:	008001c4 	movi	r2,7
    5cec:	a9400015 	stw	r5,0(r21)
    5cf0:	a9c00115 	stw	r7,4(r21)
    5cf4:	dc800f15 	stw	r18,60(sp)
    5cf8:	dc400e15 	stw	r17,56(sp)
    5cfc:	14416716 	blt	r2,r17,629c <___vfprintf_internal_r+0xb90>
    5d00:	a8c00204 	addi	r3,r21,8
    5d04:	d9814d17 	ldw	r6,1332(sp)
    5d08:	3080010c 	andi	r2,r6,4
    5d0c:	10002826 	beq	r2,zero,5db0 <___vfprintf_internal_r+0x6a4>
    5d10:	d8814b17 	ldw	r2,1324(sp)
    5d14:	d9014617 	ldw	r4,1304(sp)
    5d18:	1121c83a 	sub	r16,r2,r4
    5d1c:	0400240e 	bge	zero,r16,5db0 <___vfprintf_internal_r+0x6a4>
    5d20:	00800404 	movi	r2,16
    5d24:	14044f0e 	bge	r2,r16,6e64 <___vfprintf_internal_r+0x1758>
    5d28:	dc400e17 	ldw	r17,56(sp)
    5d2c:	1027883a 	mov	r19,r2
    5d30:	07020034 	movhi	fp,2048
    5d34:	e7004f04 	addi	fp,fp,316
    5d38:	050001c4 	movi	r20,7
    5d3c:	00000306 	br	5d4c <___vfprintf_internal_r+0x640>
    5d40:	843ffc04 	addi	r16,r16,-16
    5d44:	18c00204 	addi	r3,r3,8
    5d48:	9c00110e 	bge	r19,r16,5d90 <___vfprintf_internal_r+0x684>
    5d4c:	94800404 	addi	r18,r18,16
    5d50:	8c400044 	addi	r17,r17,1
    5d54:	1f000015 	stw	fp,0(r3)
    5d58:	1cc00115 	stw	r19,4(r3)
    5d5c:	dc800f15 	stw	r18,60(sp)
    5d60:	dc400e15 	stw	r17,56(sp)
    5d64:	a47ff60e 	bge	r20,r17,5d40 <___vfprintf_internal_r+0x634>
    5d68:	d9015017 	ldw	r4,1344(sp)
    5d6c:	b00b883a 	mov	r5,r22
    5d70:	d9800d04 	addi	r6,sp,52
    5d74:	00056b40 	call	56b4 <__sprint_r>
    5d78:	10001c1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    5d7c:	843ffc04 	addi	r16,r16,-16
    5d80:	dc800f17 	ldw	r18,60(sp)
    5d84:	dc400e17 	ldw	r17,56(sp)
    5d88:	d8c01a04 	addi	r3,sp,104
    5d8c:	9c3fef16 	blt	r19,r16,5d4c <___vfprintf_internal_r+0x640>
    5d90:	9425883a 	add	r18,r18,r16
    5d94:	8c400044 	addi	r17,r17,1
    5d98:	008001c4 	movi	r2,7
    5d9c:	1f000015 	stw	fp,0(r3)
    5da0:	1c000115 	stw	r16,4(r3)
    5da4:	dc800f15 	stw	r18,60(sp)
    5da8:	dc400e15 	stw	r17,56(sp)
    5dac:	1440cb16 	blt	r2,r17,60dc <___vfprintf_internal_r+0x9d0>
    5db0:	d8814b17 	ldw	r2,1324(sp)
    5db4:	d9414617 	ldw	r5,1304(sp)
    5db8:	1140010e 	bge	r2,r5,5dc0 <___vfprintf_internal_r+0x6b4>
    5dbc:	2805883a 	mov	r2,r5
    5dc0:	d9814c17 	ldw	r6,1328(sp)
    5dc4:	308d883a 	add	r6,r6,r2
    5dc8:	d9814c15 	stw	r6,1328(sp)
    5dcc:	90013b1e 	bne	r18,zero,62bc <___vfprintf_internal_r+0xbb0>
    5dd0:	d9c14117 	ldw	r7,1284(sp)
    5dd4:	dd401a04 	addi	r21,sp,104
    5dd8:	d8000e15 	stw	zero,56(sp)
    5ddc:	003ea706 	br	587c <___vfprintf_internal_r+0x170>
    5de0:	d8800f17 	ldw	r2,60(sp)
    5de4:	10053f1e 	bne	r2,zero,72e4 <___vfprintf_internal_r+0x1bd8>
    5de8:	d8000e15 	stw	zero,56(sp)
    5dec:	b080030b 	ldhu	r2,12(r22)
    5df0:	1080100c 	andi	r2,r2,64
    5df4:	103e8726 	beq	r2,zero,5814 <___vfprintf_internal_r+0x108>
    5df8:	00bfffc4 	movi	r2,-1
    5dfc:	d8814c15 	stw	r2,1328(sp)
    5e00:	003e8406 	br	5814 <___vfprintf_internal_r+0x108>
    5e04:	d9814e17 	ldw	r6,1336(sp)
    5e08:	00801944 	movi	r2,101
    5e0c:	11806e16 	blt	r2,r6,5fc8 <___vfprintf_internal_r+0x8bc>
    5e10:	d9414817 	ldw	r5,1312(sp)
    5e14:	00c00044 	movi	r3,1
    5e18:	1943430e 	bge	r3,r5,6b28 <___vfprintf_internal_r+0x141c>
    5e1c:	d8814217 	ldw	r2,1288(sp)
    5e20:	94800044 	addi	r18,r18,1
    5e24:	8c400044 	addi	r17,r17,1
    5e28:	a8800015 	stw	r2,0(r21)
    5e2c:	008001c4 	movi	r2,7
    5e30:	a8c00115 	stw	r3,4(r21)
    5e34:	dc800f15 	stw	r18,60(sp)
    5e38:	dc400e15 	stw	r17,56(sp)
    5e3c:	1441ca16 	blt	r2,r17,6568 <___vfprintf_internal_r+0xe5c>
    5e40:	a8c00204 	addi	r3,r21,8
    5e44:	d9014a17 	ldw	r4,1320(sp)
    5e48:	00800044 	movi	r2,1
    5e4c:	94800044 	addi	r18,r18,1
    5e50:	8c400044 	addi	r17,r17,1
    5e54:	18800115 	stw	r2,4(r3)
    5e58:	008001c4 	movi	r2,7
    5e5c:	19000015 	stw	r4,0(r3)
    5e60:	dc800f15 	stw	r18,60(sp)
    5e64:	dc400e15 	stw	r17,56(sp)
    5e68:	1441b616 	blt	r2,r17,6544 <___vfprintf_internal_r+0xe38>
    5e6c:	1cc00204 	addi	r19,r3,8
    5e70:	d9014317 	ldw	r4,1292(sp)
    5e74:	d9414417 	ldw	r5,1296(sp)
    5e78:	000d883a 	mov	r6,zero
    5e7c:	000f883a 	mov	r7,zero
    5e80:	000de240 	call	de24 <__nedf2>
    5e84:	10017426 	beq	r2,zero,6458 <___vfprintf_internal_r+0xd4c>
    5e88:	d9414817 	ldw	r5,1312(sp)
    5e8c:	d9814217 	ldw	r6,1288(sp)
    5e90:	8c400044 	addi	r17,r17,1
    5e94:	2c85883a 	add	r2,r5,r18
    5e98:	14bfffc4 	addi	r18,r2,-1
    5e9c:	28bfffc4 	addi	r2,r5,-1
    5ea0:	30c00044 	addi	r3,r6,1
    5ea4:	98800115 	stw	r2,4(r19)
    5ea8:	008001c4 	movi	r2,7
    5eac:	98c00015 	stw	r3,0(r19)
    5eb0:	dc800f15 	stw	r18,60(sp)
    5eb4:	dc400e15 	stw	r17,56(sp)
    5eb8:	14418e16 	blt	r2,r17,64f4 <___vfprintf_internal_r+0xde8>
    5ebc:	9cc00204 	addi	r19,r19,8
    5ec0:	d9414917 	ldw	r5,1316(sp)
    5ec4:	d8800904 	addi	r2,sp,36
    5ec8:	8c400044 	addi	r17,r17,1
    5ecc:	9165883a 	add	r18,r18,r5
    5ed0:	98800015 	stw	r2,0(r19)
    5ed4:	008001c4 	movi	r2,7
    5ed8:	99400115 	stw	r5,4(r19)
    5edc:	dc800f15 	stw	r18,60(sp)
    5ee0:	dc400e15 	stw	r17,56(sp)
    5ee4:	1440ed16 	blt	r2,r17,629c <___vfprintf_internal_r+0xb90>
    5ee8:	98c00204 	addi	r3,r19,8
    5eec:	003f8506 	br	5d04 <___vfprintf_internal_r+0x5f8>
    5ef0:	d9814b17 	ldw	r6,1324(sp)
    5ef4:	d8814617 	ldw	r2,1304(sp)
    5ef8:	30a1c83a 	sub	r16,r6,r2
    5efc:	043f4b0e 	bge	zero,r16,5c2c <___vfprintf_internal_r+0x520>
    5f00:	00800404 	movi	r2,16
    5f04:	1404340e 	bge	r2,r16,6fd8 <___vfprintf_internal_r+0x18cc>
    5f08:	1027883a 	mov	r19,r2
    5f0c:	07020034 	movhi	fp,2048
    5f10:	e7004b04 	addi	fp,fp,300
    5f14:	050001c4 	movi	r20,7
    5f18:	00000306 	br	5f28 <___vfprintf_internal_r+0x81c>
    5f1c:	843ffc04 	addi	r16,r16,-16
    5f20:	ad400204 	addi	r21,r21,8
    5f24:	9c00130e 	bge	r19,r16,5f74 <___vfprintf_internal_r+0x868>
    5f28:	94800404 	addi	r18,r18,16
    5f2c:	8c400044 	addi	r17,r17,1
    5f30:	af000015 	stw	fp,0(r21)
    5f34:	acc00115 	stw	r19,4(r21)
    5f38:	dc800f15 	stw	r18,60(sp)
    5f3c:	dc400e15 	stw	r17,56(sp)
    5f40:	a47ff60e 	bge	r20,r17,5f1c <___vfprintf_internal_r+0x810>
    5f44:	d9015017 	ldw	r4,1344(sp)
    5f48:	b00b883a 	mov	r5,r22
    5f4c:	d9800d04 	addi	r6,sp,52
    5f50:	d9c15215 	stw	r7,1352(sp)
    5f54:	00056b40 	call	56b4 <__sprint_r>
    5f58:	d9c15217 	ldw	r7,1352(sp)
    5f5c:	103fa31e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    5f60:	843ffc04 	addi	r16,r16,-16
    5f64:	dc800f17 	ldw	r18,60(sp)
    5f68:	dc400e17 	ldw	r17,56(sp)
    5f6c:	dd401a04 	addi	r21,sp,104
    5f70:	9c3fed16 	blt	r19,r16,5f28 <___vfprintf_internal_r+0x81c>
    5f74:	9425883a 	add	r18,r18,r16
    5f78:	8c400044 	addi	r17,r17,1
    5f7c:	008001c4 	movi	r2,7
    5f80:	af000015 	stw	fp,0(r21)
    5f84:	ac000115 	stw	r16,4(r21)
    5f88:	dc800f15 	stw	r18,60(sp)
    5f8c:	dc400e15 	stw	r17,56(sp)
    5f90:	14416116 	blt	r2,r17,6518 <___vfprintf_internal_r+0xe0c>
    5f94:	ad400204 	addi	r21,r21,8
    5f98:	003f2406 	br	5c2c <___vfprintf_internal_r+0x520>
    5f9c:	d9015017 	ldw	r4,1344(sp)
    5fa0:	000917c0 	call	917c <__sinit>
    5fa4:	d9c15217 	ldw	r7,1352(sp)
    5fa8:	003def06 	br	5768 <___vfprintf_internal_r+0x5c>
    5fac:	d9015017 	ldw	r4,1344(sp)
    5fb0:	b00b883a 	mov	r5,r22
    5fb4:	d9c15215 	stw	r7,1352(sp)
    5fb8:	00075dc0 	call	75dc <__swsetup_r>
    5fbc:	d9c15217 	ldw	r7,1352(sp)
    5fc0:	103dee26 	beq	r2,zero,577c <___vfprintf_internal_r+0x70>
    5fc4:	003f8c06 	br	5df8 <___vfprintf_internal_r+0x6ec>
    5fc8:	d9014317 	ldw	r4,1292(sp)
    5fcc:	d9414417 	ldw	r5,1296(sp)
    5fd0:	000d883a 	mov	r6,zero
    5fd4:	000f883a 	mov	r7,zero
    5fd8:	000dd9c0 	call	dd9c <__eqdf2>
    5fdc:	1000f21e 	bne	r2,zero,63a8 <___vfprintf_internal_r+0xc9c>
    5fe0:	00820034 	movhi	r2,2048
    5fe4:	10804a04 	addi	r2,r2,296
    5fe8:	94800044 	addi	r18,r18,1
    5fec:	8c400044 	addi	r17,r17,1
    5ff0:	a8800015 	stw	r2,0(r21)
    5ff4:	00c00044 	movi	r3,1
    5ff8:	008001c4 	movi	r2,7
    5ffc:	a8c00115 	stw	r3,4(r21)
    6000:	dc800f15 	stw	r18,60(sp)
    6004:	dc400e15 	stw	r17,56(sp)
    6008:	1442fa16 	blt	r2,r17,6bf4 <___vfprintf_internal_r+0x14e8>
    600c:	a8c00204 	addi	r3,r21,8
    6010:	d8800617 	ldw	r2,24(sp)
    6014:	d9014817 	ldw	r4,1312(sp)
    6018:	11015c0e 	bge	r2,r4,658c <___vfprintf_internal_r+0xe80>
    601c:	dc400e17 	ldw	r17,56(sp)
    6020:	d9814a17 	ldw	r6,1320(sp)
    6024:	00800044 	movi	r2,1
    6028:	94800044 	addi	r18,r18,1
    602c:	8c400044 	addi	r17,r17,1
    6030:	18800115 	stw	r2,4(r3)
    6034:	008001c4 	movi	r2,7
    6038:	19800015 	stw	r6,0(r3)
    603c:	dc800f15 	stw	r18,60(sp)
    6040:	dc400e15 	stw	r17,56(sp)
    6044:	14431016 	blt	r2,r17,6c88 <___vfprintf_internal_r+0x157c>
    6048:	18c00204 	addi	r3,r3,8
    604c:	d8814817 	ldw	r2,1312(sp)
    6050:	143fffc4 	addi	r16,r2,-1
    6054:	043f2b0e 	bge	zero,r16,5d04 <___vfprintf_internal_r+0x5f8>
    6058:	00800404 	movi	r2,16
    605c:	1402a20e 	bge	r2,r16,6ae8 <___vfprintf_internal_r+0x13dc>
    6060:	dc400e17 	ldw	r17,56(sp)
    6064:	1027883a 	mov	r19,r2
    6068:	07020034 	movhi	fp,2048
    606c:	e7004b04 	addi	fp,fp,300
    6070:	050001c4 	movi	r20,7
    6074:	00000306 	br	6084 <___vfprintf_internal_r+0x978>
    6078:	18c00204 	addi	r3,r3,8
    607c:	843ffc04 	addi	r16,r16,-16
    6080:	9c029c0e 	bge	r19,r16,6af4 <___vfprintf_internal_r+0x13e8>
    6084:	94800404 	addi	r18,r18,16
    6088:	8c400044 	addi	r17,r17,1
    608c:	1f000015 	stw	fp,0(r3)
    6090:	1cc00115 	stw	r19,4(r3)
    6094:	dc800f15 	stw	r18,60(sp)
    6098:	dc400e15 	stw	r17,56(sp)
    609c:	a47ff60e 	bge	r20,r17,6078 <___vfprintf_internal_r+0x96c>
    60a0:	d9015017 	ldw	r4,1344(sp)
    60a4:	b00b883a 	mov	r5,r22
    60a8:	d9800d04 	addi	r6,sp,52
    60ac:	00056b40 	call	56b4 <__sprint_r>
    60b0:	103f4e1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    60b4:	dc800f17 	ldw	r18,60(sp)
    60b8:	dc400e17 	ldw	r17,56(sp)
    60bc:	d8c01a04 	addi	r3,sp,104
    60c0:	003fee06 	br	607c <___vfprintf_internal_r+0x970>
    60c4:	d8802d0b 	ldhu	r2,180(sp)
    60c8:	00ffffc4 	movi	r3,-1
    60cc:	d8c14c15 	stw	r3,1328(sp)
    60d0:	1080100c 	andi	r2,r2,64
    60d4:	103dcc1e 	bne	r2,zero,5808 <___vfprintf_internal_r+0xfc>
    60d8:	003dce06 	br	5814 <___vfprintf_internal_r+0x108>
    60dc:	d9015017 	ldw	r4,1344(sp)
    60e0:	b00b883a 	mov	r5,r22
    60e4:	d9800d04 	addi	r6,sp,52
    60e8:	00056b40 	call	56b4 <__sprint_r>
    60ec:	103f3f1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    60f0:	dc800f17 	ldw	r18,60(sp)
    60f4:	003f2e06 	br	5db0 <___vfprintf_internal_r+0x6a4>
    60f8:	d9414d17 	ldw	r5,1332(sp)
    60fc:	29400414 	ori	r5,r5,16
    6100:	d9414d15 	stw	r5,1332(sp)
    6104:	d9814d17 	ldw	r6,1332(sp)
    6108:	3080080c 	andi	r2,r6,32
    610c:	10014f1e 	bne	r2,zero,664c <___vfprintf_internal_r+0xf40>
    6110:	d8c14d17 	ldw	r3,1332(sp)
    6114:	1880040c 	andi	r2,r3,16
    6118:	1002ea1e 	bne	r2,zero,6cc4 <___vfprintf_internal_r+0x15b8>
    611c:	d9014d17 	ldw	r4,1332(sp)
    6120:	2080100c 	andi	r2,r4,64
    6124:	1002e726 	beq	r2,zero,6cc4 <___vfprintf_internal_r+0x15b8>
    6128:	3880000f 	ldh	r2,0(r7)
    612c:	39c00104 	addi	r7,r7,4
    6130:	d9c14115 	stw	r7,1284(sp)
    6134:	1023d7fa 	srai	r17,r2,31
    6138:	1021883a 	mov	r16,r2
    613c:	88037216 	blt	r17,zero,6f08 <___vfprintf_internal_r+0x17fc>
    6140:	01000044 	movi	r4,1
    6144:	98000416 	blt	r19,zero,6158 <___vfprintf_internal_r+0xa4c>
    6148:	d8c14d17 	ldw	r3,1332(sp)
    614c:	00bfdfc4 	movi	r2,-129
    6150:	1886703a 	and	r3,r3,r2
    6154:	d8c14d15 	stw	r3,1332(sp)
    6158:	8444b03a 	or	r2,r16,r17
    615c:	1002261e 	bne	r2,zero,69f8 <___vfprintf_internal_r+0x12ec>
    6160:	9802251e 	bne	r19,zero,69f8 <___vfprintf_internal_r+0x12ec>
    6164:	20803fcc 	andi	r2,r4,255
    6168:	10029b26 	beq	r2,zero,6bd8 <___vfprintf_internal_r+0x14cc>
    616c:	d8c01a04 	addi	r3,sp,104
    6170:	dd001004 	addi	r20,sp,64
    6174:	d8c14215 	stw	r3,1288(sp)
    6178:	d8c14217 	ldw	r3,1288(sp)
    617c:	dcc14615 	stw	r19,1304(sp)
    6180:	a0c5c83a 	sub	r2,r20,r3
    6184:	11c00a04 	addi	r7,r2,40
    6188:	99c0010e 	bge	r19,r7,6190 <___vfprintf_internal_r+0xa84>
    618c:	d9c14615 	stw	r7,1304(sp)
    6190:	dcc14715 	stw	r19,1308(sp)
    6194:	d8800407 	ldb	r2,16(sp)
    6198:	103e4c26 	beq	r2,zero,5acc <___vfprintf_internal_r+0x3c0>
    619c:	d8814617 	ldw	r2,1304(sp)
    61a0:	10800044 	addi	r2,r2,1
    61a4:	d8814615 	stw	r2,1304(sp)
    61a8:	003e4806 	br	5acc <___vfprintf_internal_r+0x3c0>
    61ac:	d9814d17 	ldw	r6,1332(sp)
    61b0:	31800414 	ori	r6,r6,16
    61b4:	d9814d15 	stw	r6,1332(sp)
    61b8:	d8c14d17 	ldw	r3,1332(sp)
    61bc:	1880080c 	andi	r2,r3,32
    61c0:	1001271e 	bne	r2,zero,6660 <___vfprintf_internal_r+0xf54>
    61c4:	d9414d17 	ldw	r5,1332(sp)
    61c8:	2880040c 	andi	r2,r5,16
    61cc:	1002b61e 	bne	r2,zero,6ca8 <___vfprintf_internal_r+0x159c>
    61d0:	d9814d17 	ldw	r6,1332(sp)
    61d4:	3080100c 	andi	r2,r6,64
    61d8:	1002b326 	beq	r2,zero,6ca8 <___vfprintf_internal_r+0x159c>
    61dc:	3c00000b 	ldhu	r16,0(r7)
    61e0:	0009883a 	mov	r4,zero
    61e4:	39c00104 	addi	r7,r7,4
    61e8:	0023883a 	mov	r17,zero
    61ec:	d9c14115 	stw	r7,1284(sp)
    61f0:	d8000405 	stb	zero,16(sp)
    61f4:	003fd306 	br	6144 <___vfprintf_internal_r+0xa38>
    61f8:	d9014d17 	ldw	r4,1332(sp)
    61fc:	21000414 	ori	r4,r4,16
    6200:	d9014d15 	stw	r4,1332(sp)
    6204:	d9414d17 	ldw	r5,1332(sp)
    6208:	2880080c 	andi	r2,r5,32
    620c:	1001081e 	bne	r2,zero,6630 <___vfprintf_internal_r+0xf24>
    6210:	d8c14d17 	ldw	r3,1332(sp)
    6214:	1880040c 	andi	r2,r3,16
    6218:	1002b01e 	bne	r2,zero,6cdc <___vfprintf_internal_r+0x15d0>
    621c:	d9014d17 	ldw	r4,1332(sp)
    6220:	2080100c 	andi	r2,r4,64
    6224:	1002ad26 	beq	r2,zero,6cdc <___vfprintf_internal_r+0x15d0>
    6228:	3c00000b 	ldhu	r16,0(r7)
    622c:	01000044 	movi	r4,1
    6230:	39c00104 	addi	r7,r7,4
    6234:	0023883a 	mov	r17,zero
    6238:	d9c14115 	stw	r7,1284(sp)
    623c:	d8000405 	stb	zero,16(sp)
    6240:	003fc006 	br	6144 <___vfprintf_internal_r+0xa38>
    6244:	d9015017 	ldw	r4,1344(sp)
    6248:	b00b883a 	mov	r5,r22
    624c:	d9800d04 	addi	r6,sp,52
    6250:	00056b40 	call	56b4 <__sprint_r>
    6254:	103ee51e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6258:	dc800f17 	ldw	r18,60(sp)
    625c:	d8c01a04 	addi	r3,sp,104
    6260:	d9814d17 	ldw	r6,1332(sp)
    6264:	3080004c 	andi	r2,r6,1
    6268:	1005003a 	cmpeq	r2,r2,zero
    626c:	103ea51e 	bne	r2,zero,5d04 <___vfprintf_internal_r+0x5f8>
    6270:	00800044 	movi	r2,1
    6274:	dc400e17 	ldw	r17,56(sp)
    6278:	18800115 	stw	r2,4(r3)
    627c:	d8814a17 	ldw	r2,1320(sp)
    6280:	94800044 	addi	r18,r18,1
    6284:	8c400044 	addi	r17,r17,1
    6288:	18800015 	stw	r2,0(r3)
    628c:	008001c4 	movi	r2,7
    6290:	dc800f15 	stw	r18,60(sp)
    6294:	dc400e15 	stw	r17,56(sp)
    6298:	14421e0e 	bge	r2,r17,6b14 <___vfprintf_internal_r+0x1408>
    629c:	d9015017 	ldw	r4,1344(sp)
    62a0:	b00b883a 	mov	r5,r22
    62a4:	d9800d04 	addi	r6,sp,52
    62a8:	00056b40 	call	56b4 <__sprint_r>
    62ac:	103ecf1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    62b0:	dc800f17 	ldw	r18,60(sp)
    62b4:	d8c01a04 	addi	r3,sp,104
    62b8:	003e9206 	br	5d04 <___vfprintf_internal_r+0x5f8>
    62bc:	d9015017 	ldw	r4,1344(sp)
    62c0:	b00b883a 	mov	r5,r22
    62c4:	d9800d04 	addi	r6,sp,52
    62c8:	00056b40 	call	56b4 <__sprint_r>
    62cc:	103ec026 	beq	r2,zero,5dd0 <___vfprintf_internal_r+0x6c4>
    62d0:	003ec606 	br	5dec <___vfprintf_internal_r+0x6e0>
    62d4:	d9015017 	ldw	r4,1344(sp)
    62d8:	b00b883a 	mov	r5,r22
    62dc:	d9800d04 	addi	r6,sp,52
    62e0:	d9c15215 	stw	r7,1352(sp)
    62e4:	00056b40 	call	56b4 <__sprint_r>
    62e8:	d9c15217 	ldw	r7,1352(sp)
    62ec:	103ebf1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    62f0:	dc800f17 	ldw	r18,60(sp)
    62f4:	dc400e17 	ldw	r17,56(sp)
    62f8:	dd401a04 	addi	r21,sp,104
    62fc:	003e7406 	br	5cd0 <___vfprintf_internal_r+0x5c4>
    6300:	d9015017 	ldw	r4,1344(sp)
    6304:	b00b883a 	mov	r5,r22
    6308:	d9800d04 	addi	r6,sp,52
    630c:	d9c15215 	stw	r7,1352(sp)
    6310:	00056b40 	call	56b4 <__sprint_r>
    6314:	d9c15217 	ldw	r7,1352(sp)
    6318:	103eb41e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    631c:	dd401a04 	addi	r21,sp,104
    6320:	003d6d06 	br	58d8 <___vfprintf_internal_r+0x1cc>
    6324:	d9015017 	ldw	r4,1344(sp)
    6328:	b00b883a 	mov	r5,r22
    632c:	d9800d04 	addi	r6,sp,52
    6330:	d9c15215 	stw	r7,1352(sp)
    6334:	00056b40 	call	56b4 <__sprint_r>
    6338:	d9c15217 	ldw	r7,1352(sp)
    633c:	103eab1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6340:	dc800f17 	ldw	r18,60(sp)
    6344:	dc400e17 	ldw	r17,56(sp)
    6348:	dd401a04 	addi	r21,sp,104
    634c:	003e3406 	br	5c20 <___vfprintf_internal_r+0x514>
    6350:	d9015017 	ldw	r4,1344(sp)
    6354:	b00b883a 	mov	r5,r22
    6358:	d9800d04 	addi	r6,sp,52
    635c:	d9c15215 	stw	r7,1352(sp)
    6360:	00056b40 	call	56b4 <__sprint_r>
    6364:	d9c15217 	ldw	r7,1352(sp)
    6368:	103ea01e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    636c:	dc800f17 	ldw	r18,60(sp)
    6370:	dc400e17 	ldw	r17,56(sp)
    6374:	dd401a04 	addi	r21,sp,104
    6378:	003e1c06 	br	5bec <___vfprintf_internal_r+0x4e0>
    637c:	d9015017 	ldw	r4,1344(sp)
    6380:	b00b883a 	mov	r5,r22
    6384:	d9800d04 	addi	r6,sp,52
    6388:	d9c15215 	stw	r7,1352(sp)
    638c:	00056b40 	call	56b4 <__sprint_r>
    6390:	d9c15217 	ldw	r7,1352(sp)
    6394:	103e951e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6398:	dc800f17 	ldw	r18,60(sp)
    639c:	dc400e17 	ldw	r17,56(sp)
    63a0:	dd401a04 	addi	r21,sp,104
    63a4:	003e0406 	br	5bb8 <___vfprintf_internal_r+0x4ac>
    63a8:	d9000617 	ldw	r4,24(sp)
    63ac:	0102520e 	bge	zero,r4,6cf8 <___vfprintf_internal_r+0x15ec>
    63b0:	d9814817 	ldw	r6,1312(sp)
    63b4:	21807a16 	blt	r4,r6,65a0 <___vfprintf_internal_r+0xe94>
    63b8:	d8814217 	ldw	r2,1288(sp)
    63bc:	91a5883a 	add	r18,r18,r6
    63c0:	8c400044 	addi	r17,r17,1
    63c4:	a8800015 	stw	r2,0(r21)
    63c8:	008001c4 	movi	r2,7
    63cc:	a9800115 	stw	r6,4(r21)
    63d0:	dc800f15 	stw	r18,60(sp)
    63d4:	dc400e15 	stw	r17,56(sp)
    63d8:	1442f616 	blt	r2,r17,6fb4 <___vfprintf_internal_r+0x18a8>
    63dc:	a8c00204 	addi	r3,r21,8
    63e0:	d9414817 	ldw	r5,1312(sp)
    63e4:	2161c83a 	sub	r16,r4,r5
    63e8:	043f9d0e 	bge	zero,r16,6260 <___vfprintf_internal_r+0xb54>
    63ec:	00800404 	movi	r2,16
    63f0:	1402130e 	bge	r2,r16,6c40 <___vfprintf_internal_r+0x1534>
    63f4:	dc400e17 	ldw	r17,56(sp)
    63f8:	1027883a 	mov	r19,r2
    63fc:	07020034 	movhi	fp,2048
    6400:	e7004b04 	addi	fp,fp,300
    6404:	050001c4 	movi	r20,7
    6408:	00000306 	br	6418 <___vfprintf_internal_r+0xd0c>
    640c:	18c00204 	addi	r3,r3,8
    6410:	843ffc04 	addi	r16,r16,-16
    6414:	9c020d0e 	bge	r19,r16,6c4c <___vfprintf_internal_r+0x1540>
    6418:	94800404 	addi	r18,r18,16
    641c:	8c400044 	addi	r17,r17,1
    6420:	1f000015 	stw	fp,0(r3)
    6424:	1cc00115 	stw	r19,4(r3)
    6428:	dc800f15 	stw	r18,60(sp)
    642c:	dc400e15 	stw	r17,56(sp)
    6430:	a47ff60e 	bge	r20,r17,640c <___vfprintf_internal_r+0xd00>
    6434:	d9015017 	ldw	r4,1344(sp)
    6438:	b00b883a 	mov	r5,r22
    643c:	d9800d04 	addi	r6,sp,52
    6440:	00056b40 	call	56b4 <__sprint_r>
    6444:	103e691e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6448:	dc800f17 	ldw	r18,60(sp)
    644c:	dc400e17 	ldw	r17,56(sp)
    6450:	d8c01a04 	addi	r3,sp,104
    6454:	003fee06 	br	6410 <___vfprintf_internal_r+0xd04>
    6458:	d8814817 	ldw	r2,1312(sp)
    645c:	143fffc4 	addi	r16,r2,-1
    6460:	043e970e 	bge	zero,r16,5ec0 <___vfprintf_internal_r+0x7b4>
    6464:	00800404 	movi	r2,16
    6468:	1400180e 	bge	r2,r16,64cc <___vfprintf_internal_r+0xdc0>
    646c:	1029883a 	mov	r20,r2
    6470:	07020034 	movhi	fp,2048
    6474:	e7004b04 	addi	fp,fp,300
    6478:	054001c4 	movi	r21,7
    647c:	00000306 	br	648c <___vfprintf_internal_r+0xd80>
    6480:	9cc00204 	addi	r19,r19,8
    6484:	843ffc04 	addi	r16,r16,-16
    6488:	a400120e 	bge	r20,r16,64d4 <___vfprintf_internal_r+0xdc8>
    648c:	94800404 	addi	r18,r18,16
    6490:	8c400044 	addi	r17,r17,1
    6494:	9f000015 	stw	fp,0(r19)
    6498:	9d000115 	stw	r20,4(r19)
    649c:	dc800f15 	stw	r18,60(sp)
    64a0:	dc400e15 	stw	r17,56(sp)
    64a4:	ac7ff60e 	bge	r21,r17,6480 <___vfprintf_internal_r+0xd74>
    64a8:	d9015017 	ldw	r4,1344(sp)
    64ac:	b00b883a 	mov	r5,r22
    64b0:	d9800d04 	addi	r6,sp,52
    64b4:	00056b40 	call	56b4 <__sprint_r>
    64b8:	103e4c1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    64bc:	dc800f17 	ldw	r18,60(sp)
    64c0:	dc400e17 	ldw	r17,56(sp)
    64c4:	dcc01a04 	addi	r19,sp,104
    64c8:	003fee06 	br	6484 <___vfprintf_internal_r+0xd78>
    64cc:	07020034 	movhi	fp,2048
    64d0:	e7004b04 	addi	fp,fp,300
    64d4:	9425883a 	add	r18,r18,r16
    64d8:	8c400044 	addi	r17,r17,1
    64dc:	008001c4 	movi	r2,7
    64e0:	9f000015 	stw	fp,0(r19)
    64e4:	9c000115 	stw	r16,4(r19)
    64e8:	dc800f15 	stw	r18,60(sp)
    64ec:	dc400e15 	stw	r17,56(sp)
    64f0:	147e720e 	bge	r2,r17,5ebc <___vfprintf_internal_r+0x7b0>
    64f4:	d9015017 	ldw	r4,1344(sp)
    64f8:	b00b883a 	mov	r5,r22
    64fc:	d9800d04 	addi	r6,sp,52
    6500:	00056b40 	call	56b4 <__sprint_r>
    6504:	103e391e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6508:	dc800f17 	ldw	r18,60(sp)
    650c:	dc400e17 	ldw	r17,56(sp)
    6510:	dcc01a04 	addi	r19,sp,104
    6514:	003e6a06 	br	5ec0 <___vfprintf_internal_r+0x7b4>
    6518:	d9015017 	ldw	r4,1344(sp)
    651c:	b00b883a 	mov	r5,r22
    6520:	d9800d04 	addi	r6,sp,52
    6524:	d9c15215 	stw	r7,1352(sp)
    6528:	00056b40 	call	56b4 <__sprint_r>
    652c:	d9c15217 	ldw	r7,1352(sp)
    6530:	103e2e1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6534:	dc800f17 	ldw	r18,60(sp)
    6538:	dc400e17 	ldw	r17,56(sp)
    653c:	dd401a04 	addi	r21,sp,104
    6540:	003dba06 	br	5c2c <___vfprintf_internal_r+0x520>
    6544:	d9015017 	ldw	r4,1344(sp)
    6548:	b00b883a 	mov	r5,r22
    654c:	d9800d04 	addi	r6,sp,52
    6550:	00056b40 	call	56b4 <__sprint_r>
    6554:	103e251e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6558:	dc800f17 	ldw	r18,60(sp)
    655c:	dc400e17 	ldw	r17,56(sp)
    6560:	dcc01a04 	addi	r19,sp,104
    6564:	003e4206 	br	5e70 <___vfprintf_internal_r+0x764>
    6568:	d9015017 	ldw	r4,1344(sp)
    656c:	b00b883a 	mov	r5,r22
    6570:	d9800d04 	addi	r6,sp,52
    6574:	00056b40 	call	56b4 <__sprint_r>
    6578:	103e1c1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    657c:	dc800f17 	ldw	r18,60(sp)
    6580:	dc400e17 	ldw	r17,56(sp)
    6584:	d8c01a04 	addi	r3,sp,104
    6588:	003e2e06 	br	5e44 <___vfprintf_internal_r+0x738>
    658c:	d9414d17 	ldw	r5,1332(sp)
    6590:	2880004c 	andi	r2,r5,1
    6594:	1005003a 	cmpeq	r2,r2,zero
    6598:	103dda1e 	bne	r2,zero,5d04 <___vfprintf_internal_r+0x5f8>
    659c:	003e9f06 	br	601c <___vfprintf_internal_r+0x910>
    65a0:	d8c14217 	ldw	r3,1288(sp)
    65a4:	9125883a 	add	r18,r18,r4
    65a8:	8c400044 	addi	r17,r17,1
    65ac:	008001c4 	movi	r2,7
    65b0:	a8c00015 	stw	r3,0(r21)
    65b4:	a9000115 	stw	r4,4(r21)
    65b8:	dc800f15 	stw	r18,60(sp)
    65bc:	dc400e15 	stw	r17,56(sp)
    65c0:	14426616 	blt	r2,r17,6f5c <___vfprintf_internal_r+0x1850>
    65c4:	a8c00204 	addi	r3,r21,8
    65c8:	d9414a17 	ldw	r5,1320(sp)
    65cc:	00800044 	movi	r2,1
    65d0:	94800044 	addi	r18,r18,1
    65d4:	8c400044 	addi	r17,r17,1
    65d8:	18800115 	stw	r2,4(r3)
    65dc:	008001c4 	movi	r2,7
    65e0:	19400015 	stw	r5,0(r3)
    65e4:	dc800f15 	stw	r18,60(sp)
    65e8:	dc400e15 	stw	r17,56(sp)
    65ec:	2021883a 	mov	r16,r4
    65f0:	14425016 	blt	r2,r17,6f34 <___vfprintf_internal_r+0x1828>
    65f4:	19400204 	addi	r5,r3,8
    65f8:	d9814817 	ldw	r6,1312(sp)
    65fc:	8c400044 	addi	r17,r17,1
    6600:	dc400e15 	stw	r17,56(sp)
    6604:	3107c83a 	sub	r3,r6,r4
    6608:	d9014217 	ldw	r4,1288(sp)
    660c:	90e5883a 	add	r18,r18,r3
    6610:	28c00115 	stw	r3,4(r5)
    6614:	8105883a 	add	r2,r16,r4
    6618:	28800015 	stw	r2,0(r5)
    661c:	008001c4 	movi	r2,7
    6620:	dc800f15 	stw	r18,60(sp)
    6624:	147f1d16 	blt	r2,r17,629c <___vfprintf_internal_r+0xb90>
    6628:	28c00204 	addi	r3,r5,8
    662c:	003db506 	br	5d04 <___vfprintf_internal_r+0x5f8>
    6630:	3c000017 	ldw	r16,0(r7)
    6634:	3c400117 	ldw	r17,4(r7)
    6638:	39800204 	addi	r6,r7,8
    663c:	01000044 	movi	r4,1
    6640:	d9814115 	stw	r6,1284(sp)
    6644:	d8000405 	stb	zero,16(sp)
    6648:	003ebe06 	br	6144 <___vfprintf_internal_r+0xa38>
    664c:	3c000017 	ldw	r16,0(r7)
    6650:	3c400117 	ldw	r17,4(r7)
    6654:	38800204 	addi	r2,r7,8
    6658:	d8814115 	stw	r2,1284(sp)
    665c:	003eb706 	br	613c <___vfprintf_internal_r+0xa30>
    6660:	3c000017 	ldw	r16,0(r7)
    6664:	3c400117 	ldw	r17,4(r7)
    6668:	39000204 	addi	r4,r7,8
    666c:	d9014115 	stw	r4,1284(sp)
    6670:	0009883a 	mov	r4,zero
    6674:	d8000405 	stb	zero,16(sp)
    6678:	003eb206 	br	6144 <___vfprintf_internal_r+0xa38>
    667c:	38c00017 	ldw	r3,0(r7)
    6680:	39c00104 	addi	r7,r7,4
    6684:	d8c14b15 	stw	r3,1324(sp)
    6688:	1800d10e 	bge	r3,zero,69d0 <___vfprintf_internal_r+0x12c4>
    668c:	00c7c83a 	sub	r3,zero,r3
    6690:	d8c14b15 	stw	r3,1324(sp)
    6694:	d9014d17 	ldw	r4,1332(sp)
    6698:	b8c00007 	ldb	r3,0(r23)
    669c:	21000114 	ori	r4,r4,4
    66a0:	d9014d15 	stw	r4,1332(sp)
    66a4:	003c9806 	br	5908 <___vfprintf_internal_r+0x1fc>
    66a8:	d9814d17 	ldw	r6,1332(sp)
    66ac:	3080080c 	andi	r2,r6,32
    66b0:	1001f026 	beq	r2,zero,6e74 <___vfprintf_internal_r+0x1768>
    66b4:	d9014c17 	ldw	r4,1328(sp)
    66b8:	38800017 	ldw	r2,0(r7)
    66bc:	39c00104 	addi	r7,r7,4
    66c0:	d9c14115 	stw	r7,1284(sp)
    66c4:	2007d7fa 	srai	r3,r4,31
    66c8:	d9c14117 	ldw	r7,1284(sp)
    66cc:	11000015 	stw	r4,0(r2)
    66d0:	10c00115 	stw	r3,4(r2)
    66d4:	003c6906 	br	587c <___vfprintf_internal_r+0x170>
    66d8:	b8c00007 	ldb	r3,0(r23)
    66dc:	00801b04 	movi	r2,108
    66e0:	18824f26 	beq	r3,r2,7020 <___vfprintf_internal_r+0x1914>
    66e4:	d9414d17 	ldw	r5,1332(sp)
    66e8:	29400414 	ori	r5,r5,16
    66ec:	d9414d15 	stw	r5,1332(sp)
    66f0:	003c8506 	br	5908 <___vfprintf_internal_r+0x1fc>
    66f4:	d9814d17 	ldw	r6,1332(sp)
    66f8:	b8c00007 	ldb	r3,0(r23)
    66fc:	31800814 	ori	r6,r6,32
    6700:	d9814d15 	stw	r6,1332(sp)
    6704:	003c8006 	br	5908 <___vfprintf_internal_r+0x1fc>
    6708:	d8814d17 	ldw	r2,1332(sp)
    670c:	3c000017 	ldw	r16,0(r7)
    6710:	00c01e04 	movi	r3,120
    6714:	10800094 	ori	r2,r2,2
    6718:	d8814d15 	stw	r2,1332(sp)
    671c:	39c00104 	addi	r7,r7,4
    6720:	01420034 	movhi	r5,2048
    6724:	29403304 	addi	r5,r5,204
    6728:	00800c04 	movi	r2,48
    672c:	0023883a 	mov	r17,zero
    6730:	01000084 	movi	r4,2
    6734:	d9c14115 	stw	r7,1284(sp)
    6738:	d8c14e15 	stw	r3,1336(sp)
    673c:	d9414515 	stw	r5,1300(sp)
    6740:	d8800505 	stb	r2,20(sp)
    6744:	d8c00545 	stb	r3,21(sp)
    6748:	d8000405 	stb	zero,16(sp)
    674c:	003e7d06 	br	6144 <___vfprintf_internal_r+0xa38>
    6750:	d8814d17 	ldw	r2,1332(sp)
    6754:	b8c00007 	ldb	r3,0(r23)
    6758:	10801014 	ori	r2,r2,64
    675c:	d8814d15 	stw	r2,1332(sp)
    6760:	003c6906 	br	5908 <___vfprintf_internal_r+0x1fc>
    6764:	d9414d17 	ldw	r5,1332(sp)
    6768:	2880020c 	andi	r2,r5,8
    676c:	1001df26 	beq	r2,zero,6eec <___vfprintf_internal_r+0x17e0>
    6770:	39800017 	ldw	r6,0(r7)
    6774:	38800204 	addi	r2,r7,8
    6778:	d8814115 	stw	r2,1284(sp)
    677c:	d9814315 	stw	r6,1292(sp)
    6780:	39c00117 	ldw	r7,4(r7)
    6784:	d9c14415 	stw	r7,1296(sp)
    6788:	d9014317 	ldw	r4,1292(sp)
    678c:	d9414417 	ldw	r5,1296(sp)
    6790:	000bf740 	call	bf74 <__isinfd>
    6794:	10021726 	beq	r2,zero,6ff4 <___vfprintf_internal_r+0x18e8>
    6798:	d9014317 	ldw	r4,1292(sp)
    679c:	d9414417 	ldw	r5,1296(sp)
    67a0:	000d883a 	mov	r6,zero
    67a4:	000f883a 	mov	r7,zero
    67a8:	000dfbc0 	call	dfbc <__ltdf2>
    67ac:	1002ca16 	blt	r2,zero,72d8 <___vfprintf_internal_r+0x1bcc>
    67b0:	d9414e17 	ldw	r5,1336(sp)
    67b4:	008011c4 	movi	r2,71
    67b8:	11420a16 	blt	r2,r5,6fe4 <___vfprintf_internal_r+0x18d8>
    67bc:	01820034 	movhi	r6,2048
    67c0:	31803804 	addi	r6,r6,224
    67c4:	d9814215 	stw	r6,1288(sp)
    67c8:	d9014d17 	ldw	r4,1332(sp)
    67cc:	00c000c4 	movi	r3,3
    67d0:	00bfdfc4 	movi	r2,-129
    67d4:	2088703a 	and	r4,r4,r2
    67d8:	180f883a 	mov	r7,r3
    67dc:	d8c14615 	stw	r3,1304(sp)
    67e0:	d9014d15 	stw	r4,1332(sp)
    67e4:	d8014715 	stw	zero,1308(sp)
    67e8:	003e6a06 	br	6194 <___vfprintf_internal_r+0xa88>
    67ec:	38800017 	ldw	r2,0(r7)
    67f0:	00c00044 	movi	r3,1
    67f4:	39c00104 	addi	r7,r7,4
    67f8:	d9c14115 	stw	r7,1284(sp)
    67fc:	d9001004 	addi	r4,sp,64
    6800:	180f883a 	mov	r7,r3
    6804:	d8c14615 	stw	r3,1304(sp)
    6808:	d9014215 	stw	r4,1288(sp)
    680c:	d8801005 	stb	r2,64(sp)
    6810:	d8000405 	stb	zero,16(sp)
    6814:	003cac06 	br	5ac8 <___vfprintf_internal_r+0x3bc>
    6818:	01420034 	movhi	r5,2048
    681c:	29403e04 	addi	r5,r5,248
    6820:	d9414515 	stw	r5,1300(sp)
    6824:	d9814d17 	ldw	r6,1332(sp)
    6828:	3080080c 	andi	r2,r6,32
    682c:	1000f926 	beq	r2,zero,6c14 <___vfprintf_internal_r+0x1508>
    6830:	3c000017 	ldw	r16,0(r7)
    6834:	3c400117 	ldw	r17,4(r7)
    6838:	38800204 	addi	r2,r7,8
    683c:	d8814115 	stw	r2,1284(sp)
    6840:	d9414d17 	ldw	r5,1332(sp)
    6844:	2880004c 	andi	r2,r5,1
    6848:	1005003a 	cmpeq	r2,r2,zero
    684c:	1000b31e 	bne	r2,zero,6b1c <___vfprintf_internal_r+0x1410>
    6850:	8444b03a 	or	r2,r16,r17
    6854:	1000b126 	beq	r2,zero,6b1c <___vfprintf_internal_r+0x1410>
    6858:	d9814e17 	ldw	r6,1336(sp)
    685c:	29400094 	ori	r5,r5,2
    6860:	00800c04 	movi	r2,48
    6864:	01000084 	movi	r4,2
    6868:	d9414d15 	stw	r5,1332(sp)
    686c:	d8800505 	stb	r2,20(sp)
    6870:	d9800545 	stb	r6,21(sp)
    6874:	d8000405 	stb	zero,16(sp)
    6878:	003e3206 	br	6144 <___vfprintf_internal_r+0xa38>
    687c:	01820034 	movhi	r6,2048
    6880:	31803304 	addi	r6,r6,204
    6884:	d9814515 	stw	r6,1300(sp)
    6888:	003fe606 	br	6824 <___vfprintf_internal_r+0x1118>
    688c:	00800ac4 	movi	r2,43
    6890:	d8800405 	stb	r2,16(sp)
    6894:	b8c00007 	ldb	r3,0(r23)
    6898:	003c1b06 	br	5908 <___vfprintf_internal_r+0x1fc>
    689c:	d8814d17 	ldw	r2,1332(sp)
    68a0:	b8c00007 	ldb	r3,0(r23)
    68a4:	10800054 	ori	r2,r2,1
    68a8:	d8814d15 	stw	r2,1332(sp)
    68ac:	003c1606 	br	5908 <___vfprintf_internal_r+0x1fc>
    68b0:	d8800407 	ldb	r2,16(sp)
    68b4:	1000461e 	bne	r2,zero,69d0 <___vfprintf_internal_r+0x12c4>
    68b8:	00800804 	movi	r2,32
    68bc:	d8800405 	stb	r2,16(sp)
    68c0:	b8c00007 	ldb	r3,0(r23)
    68c4:	003c1006 	br	5908 <___vfprintf_internal_r+0x1fc>
    68c8:	d9814d17 	ldw	r6,1332(sp)
    68cc:	b8c00007 	ldb	r3,0(r23)
    68d0:	31800214 	ori	r6,r6,8
    68d4:	d9814d15 	stw	r6,1332(sp)
    68d8:	003c0b06 	br	5908 <___vfprintf_internal_r+0x1fc>
    68dc:	0007883a 	mov	r3,zero
    68e0:	01000244 	movi	r4,9
    68e4:	188002a4 	muli	r2,r3,10
    68e8:	b8c00007 	ldb	r3,0(r23)
    68ec:	d9814e17 	ldw	r6,1336(sp)
    68f0:	bdc00044 	addi	r23,r23,1
    68f4:	d8c14e15 	stw	r3,1336(sp)
    68f8:	d9414e17 	ldw	r5,1336(sp)
    68fc:	3085883a 	add	r2,r6,r2
    6900:	10fff404 	addi	r3,r2,-48
    6904:	28bff404 	addi	r2,r5,-48
    6908:	20bff62e 	bgeu	r4,r2,68e4 <___vfprintf_internal_r+0x11d8>
    690c:	d8c14b15 	stw	r3,1324(sp)
    6910:	003bff06 	br	5910 <___vfprintf_internal_r+0x204>
    6914:	d9414d17 	ldw	r5,1332(sp)
    6918:	b8c00007 	ldb	r3,0(r23)
    691c:	29402014 	ori	r5,r5,128
    6920:	d9414d15 	stw	r5,1332(sp)
    6924:	003bf806 	br	5908 <___vfprintf_internal_r+0x1fc>
    6928:	b8c00007 	ldb	r3,0(r23)
    692c:	00800a84 	movi	r2,42
    6930:	bdc00044 	addi	r23,r23,1
    6934:	18831526 	beq	r3,r2,758c <___vfprintf_internal_r+0x1e80>
    6938:	d8c14e15 	stw	r3,1336(sp)
    693c:	18bff404 	addi	r2,r3,-48
    6940:	00c00244 	movi	r3,9
    6944:	18827836 	bltu	r3,r2,7328 <___vfprintf_internal_r+0x1c1c>
    6948:	000d883a 	mov	r6,zero
    694c:	308002a4 	muli	r2,r6,10
    6950:	b9800007 	ldb	r6,0(r23)
    6954:	d9414e17 	ldw	r5,1336(sp)
    6958:	bdc00044 	addi	r23,r23,1
    695c:	d9814e15 	stw	r6,1336(sp)
    6960:	d9014e17 	ldw	r4,1336(sp)
    6964:	1145883a 	add	r2,r2,r5
    6968:	11bff404 	addi	r6,r2,-48
    696c:	20bff404 	addi	r2,r4,-48
    6970:	18bff62e 	bgeu	r3,r2,694c <___vfprintf_internal_r+0x1240>
    6974:	3027883a 	mov	r19,r6
    6978:	303be50e 	bge	r6,zero,5910 <___vfprintf_internal_r+0x204>
    697c:	04ffffc4 	movi	r19,-1
    6980:	003be306 	br	5910 <___vfprintf_internal_r+0x204>
    6984:	d8000405 	stb	zero,16(sp)
    6988:	39800017 	ldw	r6,0(r7)
    698c:	39c00104 	addi	r7,r7,4
    6990:	d9c14115 	stw	r7,1284(sp)
    6994:	d9814215 	stw	r6,1288(sp)
    6998:	3001c926 	beq	r6,zero,70c0 <___vfprintf_internal_r+0x19b4>
    699c:	98000e16 	blt	r19,zero,69d8 <___vfprintf_internal_r+0x12cc>
    69a0:	d9014217 	ldw	r4,1288(sp)
    69a4:	000b883a 	mov	r5,zero
    69a8:	980d883a 	mov	r6,r19
    69ac:	000a7c80 	call	a7c8 <memchr>
    69b0:	10025926 	beq	r2,zero,7318 <___vfprintf_internal_r+0x1c0c>
    69b4:	d8c14217 	ldw	r3,1288(sp)
    69b8:	10cfc83a 	sub	r7,r2,r3
    69bc:	99c19e16 	blt	r19,r7,7038 <___vfprintf_internal_r+0x192c>
    69c0:	d9c14615 	stw	r7,1304(sp)
    69c4:	38000916 	blt	r7,zero,69ec <___vfprintf_internal_r+0x12e0>
    69c8:	d8014715 	stw	zero,1308(sp)
    69cc:	003df106 	br	6194 <___vfprintf_internal_r+0xa88>
    69d0:	b8c00007 	ldb	r3,0(r23)
    69d4:	003bcc06 	br	5908 <___vfprintf_internal_r+0x1fc>
    69d8:	d9014217 	ldw	r4,1288(sp)
    69dc:	00056400 	call	5640 <strlen>
    69e0:	d8814615 	stw	r2,1304(sp)
    69e4:	100f883a 	mov	r7,r2
    69e8:	103ff70e 	bge	r2,zero,69c8 <___vfprintf_internal_r+0x12bc>
    69ec:	d8014615 	stw	zero,1304(sp)
    69f0:	d8014715 	stw	zero,1308(sp)
    69f4:	003de706 	br	6194 <___vfprintf_internal_r+0xa88>
    69f8:	20c03fcc 	andi	r3,r4,255
    69fc:	00800044 	movi	r2,1
    6a00:	18802d26 	beq	r3,r2,6ab8 <___vfprintf_internal_r+0x13ac>
    6a04:	18800e36 	bltu	r3,r2,6a40 <___vfprintf_internal_r+0x1334>
    6a08:	00800084 	movi	r2,2
    6a0c:	1880fa26 	beq	r3,r2,6df8 <___vfprintf_internal_r+0x16ec>
    6a10:	01020034 	movhi	r4,2048
    6a14:	21004304 	addi	r4,r4,268
    6a18:	00056400 	call	5640 <strlen>
    6a1c:	100f883a 	mov	r7,r2
    6a20:	dcc14615 	stw	r19,1304(sp)
    6a24:	9880010e 	bge	r19,r2,6a2c <___vfprintf_internal_r+0x1320>
    6a28:	d8814615 	stw	r2,1304(sp)
    6a2c:	00820034 	movhi	r2,2048
    6a30:	10804304 	addi	r2,r2,268
    6a34:	dcc14715 	stw	r19,1308(sp)
    6a38:	d8814215 	stw	r2,1288(sp)
    6a3c:	003dd506 	br	6194 <___vfprintf_internal_r+0xa88>
    6a40:	d9401a04 	addi	r5,sp,104
    6a44:	dd001004 	addi	r20,sp,64
    6a48:	d9414215 	stw	r5,1288(sp)
    6a4c:	880a977a 	slli	r5,r17,29
    6a50:	d9814217 	ldw	r6,1288(sp)
    6a54:	8004d0fa 	srli	r2,r16,3
    6a58:	8806d0fa 	srli	r3,r17,3
    6a5c:	810001cc 	andi	r4,r16,7
    6a60:	2884b03a 	or	r2,r5,r2
    6a64:	31bfffc4 	addi	r6,r6,-1
    6a68:	21000c04 	addi	r4,r4,48
    6a6c:	d9814215 	stw	r6,1288(sp)
    6a70:	10cab03a 	or	r5,r2,r3
    6a74:	31000005 	stb	r4,0(r6)
    6a78:	1021883a 	mov	r16,r2
    6a7c:	1823883a 	mov	r17,r3
    6a80:	283ff21e 	bne	r5,zero,6a4c <___vfprintf_internal_r+0x1340>
    6a84:	d8c14d17 	ldw	r3,1332(sp)
    6a88:	1880004c 	andi	r2,r3,1
    6a8c:	1005003a 	cmpeq	r2,r2,zero
    6a90:	103db91e 	bne	r2,zero,6178 <___vfprintf_internal_r+0xa6c>
    6a94:	20803fcc 	andi	r2,r4,255
    6a98:	1080201c 	xori	r2,r2,128
    6a9c:	10bfe004 	addi	r2,r2,-128
    6aa0:	00c00c04 	movi	r3,48
    6aa4:	10fdb426 	beq	r2,r3,6178 <___vfprintf_internal_r+0xa6c>
    6aa8:	31bfffc4 	addi	r6,r6,-1
    6aac:	d9814215 	stw	r6,1288(sp)
    6ab0:	30c00005 	stb	r3,0(r6)
    6ab4:	003db006 	br	6178 <___vfprintf_internal_r+0xa6c>
    6ab8:	88800068 	cmpgeui	r2,r17,1
    6abc:	10002c1e 	bne	r2,zero,6b70 <___vfprintf_internal_r+0x1464>
    6ac0:	8800021e 	bne	r17,zero,6acc <___vfprintf_internal_r+0x13c0>
    6ac4:	00800244 	movi	r2,9
    6ac8:	14002936 	bltu	r2,r16,6b70 <___vfprintf_internal_r+0x1464>
    6acc:	d90019c4 	addi	r4,sp,103
    6ad0:	dd001004 	addi	r20,sp,64
    6ad4:	d9014215 	stw	r4,1288(sp)
    6ad8:	d9014217 	ldw	r4,1288(sp)
    6adc:	80800c04 	addi	r2,r16,48
    6ae0:	20800005 	stb	r2,0(r4)
    6ae4:	003da406 	br	6178 <___vfprintf_internal_r+0xa6c>
    6ae8:	dc400e17 	ldw	r17,56(sp)
    6aec:	07020034 	movhi	fp,2048
    6af0:	e7004b04 	addi	fp,fp,300
    6af4:	9425883a 	add	r18,r18,r16
    6af8:	8c400044 	addi	r17,r17,1
    6afc:	008001c4 	movi	r2,7
    6b00:	1f000015 	stw	fp,0(r3)
    6b04:	1c000115 	stw	r16,4(r3)
    6b08:	dc800f15 	stw	r18,60(sp)
    6b0c:	dc400e15 	stw	r17,56(sp)
    6b10:	147de216 	blt	r2,r17,629c <___vfprintf_internal_r+0xb90>
    6b14:	18c00204 	addi	r3,r3,8
    6b18:	003c7a06 	br	5d04 <___vfprintf_internal_r+0x5f8>
    6b1c:	01000084 	movi	r4,2
    6b20:	d8000405 	stb	zero,16(sp)
    6b24:	003d8706 	br	6144 <___vfprintf_internal_r+0xa38>
    6b28:	d9814d17 	ldw	r6,1332(sp)
    6b2c:	30c4703a 	and	r2,r6,r3
    6b30:	1005003a 	cmpeq	r2,r2,zero
    6b34:	103cb926 	beq	r2,zero,5e1c <___vfprintf_internal_r+0x710>
    6b38:	d9014217 	ldw	r4,1288(sp)
    6b3c:	94800044 	addi	r18,r18,1
    6b40:	8c400044 	addi	r17,r17,1
    6b44:	008001c4 	movi	r2,7
    6b48:	a9000015 	stw	r4,0(r21)
    6b4c:	a8c00115 	stw	r3,4(r21)
    6b50:	dc800f15 	stw	r18,60(sp)
    6b54:	dc400e15 	stw	r17,56(sp)
    6b58:	147e6616 	blt	r2,r17,64f4 <___vfprintf_internal_r+0xde8>
    6b5c:	acc00204 	addi	r19,r21,8
    6b60:	003cd706 	br	5ec0 <___vfprintf_internal_r+0x7b4>
    6b64:	07020034 	movhi	fp,2048
    6b68:	e7004b04 	addi	fp,fp,300
    6b6c:	003c4f06 	br	5cac <___vfprintf_internal_r+0x5a0>
    6b70:	dd001004 	addi	r20,sp,64
    6b74:	dc801a04 	addi	r18,sp,104
    6b78:	8009883a 	mov	r4,r16
    6b7c:	880b883a 	mov	r5,r17
    6b80:	01800284 	movi	r6,10
    6b84:	000f883a 	mov	r7,zero
    6b88:	000cccc0 	call	cccc <__umoddi3>
    6b8c:	12000c04 	addi	r8,r2,48
    6b90:	94bfffc4 	addi	r18,r18,-1
    6b94:	8009883a 	mov	r4,r16
    6b98:	880b883a 	mov	r5,r17
    6b9c:	01800284 	movi	r6,10
    6ba0:	000f883a 	mov	r7,zero
    6ba4:	92000005 	stb	r8,0(r18)
    6ba8:	000c6f00 	call	c6f0 <__udivdi3>
    6bac:	1009883a 	mov	r4,r2
    6bb0:	1021883a 	mov	r16,r2
    6bb4:	18800068 	cmpgeui	r2,r3,1
    6bb8:	1823883a 	mov	r17,r3
    6bbc:	103fee1e 	bne	r2,zero,6b78 <___vfprintf_internal_r+0x146c>
    6bc0:	1800021e 	bne	r3,zero,6bcc <___vfprintf_internal_r+0x14c0>
    6bc4:	00800244 	movi	r2,9
    6bc8:	113feb36 	bltu	r2,r4,6b78 <___vfprintf_internal_r+0x146c>
    6bcc:	94bfffc4 	addi	r18,r18,-1
    6bd0:	dc814215 	stw	r18,1288(sp)
    6bd4:	003fc006 	br	6ad8 <___vfprintf_internal_r+0x13cc>
    6bd8:	d9014d17 	ldw	r4,1332(sp)
    6bdc:	2080004c 	andi	r2,r4,1
    6be0:	10009a1e 	bne	r2,zero,6e4c <___vfprintf_internal_r+0x1740>
    6be4:	d9401a04 	addi	r5,sp,104
    6be8:	dd001004 	addi	r20,sp,64
    6bec:	d9414215 	stw	r5,1288(sp)
    6bf0:	003d6106 	br	6178 <___vfprintf_internal_r+0xa6c>
    6bf4:	d9015017 	ldw	r4,1344(sp)
    6bf8:	b00b883a 	mov	r5,r22
    6bfc:	d9800d04 	addi	r6,sp,52
    6c00:	00056b40 	call	56b4 <__sprint_r>
    6c04:	103c791e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6c08:	dc800f17 	ldw	r18,60(sp)
    6c0c:	d8c01a04 	addi	r3,sp,104
    6c10:	003cff06 	br	6010 <___vfprintf_internal_r+0x904>
    6c14:	d8c14d17 	ldw	r3,1332(sp)
    6c18:	1880040c 	andi	r2,r3,16
    6c1c:	1000711e 	bne	r2,zero,6de4 <___vfprintf_internal_r+0x16d8>
    6c20:	d9014d17 	ldw	r4,1332(sp)
    6c24:	2080100c 	andi	r2,r4,64
    6c28:	10006e26 	beq	r2,zero,6de4 <___vfprintf_internal_r+0x16d8>
    6c2c:	3c00000b 	ldhu	r16,0(r7)
    6c30:	0023883a 	mov	r17,zero
    6c34:	39c00104 	addi	r7,r7,4
    6c38:	d9c14115 	stw	r7,1284(sp)
    6c3c:	003f0006 	br	6840 <___vfprintf_internal_r+0x1134>
    6c40:	dc400e17 	ldw	r17,56(sp)
    6c44:	07020034 	movhi	fp,2048
    6c48:	e7004b04 	addi	fp,fp,300
    6c4c:	9425883a 	add	r18,r18,r16
    6c50:	8c400044 	addi	r17,r17,1
    6c54:	008001c4 	movi	r2,7
    6c58:	1f000015 	stw	fp,0(r3)
    6c5c:	1c000115 	stw	r16,4(r3)
    6c60:	dc800f15 	stw	r18,60(sp)
    6c64:	dc400e15 	stw	r17,56(sp)
    6c68:	147d7616 	blt	r2,r17,6244 <___vfprintf_internal_r+0xb38>
    6c6c:	18c00204 	addi	r3,r3,8
    6c70:	003d7b06 	br	6260 <___vfprintf_internal_r+0xb54>
    6c74:	dc800f17 	ldw	r18,60(sp)
    6c78:	dc400e17 	ldw	r17,56(sp)
    6c7c:	07020034 	movhi	fp,2048
    6c80:	e7004f04 	addi	fp,fp,316
    6c84:	003bc006 	br	5b88 <___vfprintf_internal_r+0x47c>
    6c88:	d9015017 	ldw	r4,1344(sp)
    6c8c:	b00b883a 	mov	r5,r22
    6c90:	d9800d04 	addi	r6,sp,52
    6c94:	00056b40 	call	56b4 <__sprint_r>
    6c98:	103c541e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6c9c:	dc800f17 	ldw	r18,60(sp)
    6ca0:	d8c01a04 	addi	r3,sp,104
    6ca4:	003ce906 	br	604c <___vfprintf_internal_r+0x940>
    6ca8:	3c000017 	ldw	r16,0(r7)
    6cac:	0009883a 	mov	r4,zero
    6cb0:	39c00104 	addi	r7,r7,4
    6cb4:	0023883a 	mov	r17,zero
    6cb8:	d9c14115 	stw	r7,1284(sp)
    6cbc:	d8000405 	stb	zero,16(sp)
    6cc0:	003d2006 	br	6144 <___vfprintf_internal_r+0xa38>
    6cc4:	38800017 	ldw	r2,0(r7)
    6cc8:	39c00104 	addi	r7,r7,4
    6ccc:	d9c14115 	stw	r7,1284(sp)
    6cd0:	1023d7fa 	srai	r17,r2,31
    6cd4:	1021883a 	mov	r16,r2
    6cd8:	003d1806 	br	613c <___vfprintf_internal_r+0xa30>
    6cdc:	3c000017 	ldw	r16,0(r7)
    6ce0:	01000044 	movi	r4,1
    6ce4:	39c00104 	addi	r7,r7,4
    6ce8:	0023883a 	mov	r17,zero
    6cec:	d9c14115 	stw	r7,1284(sp)
    6cf0:	d8000405 	stb	zero,16(sp)
    6cf4:	003d1306 	br	6144 <___vfprintf_internal_r+0xa38>
    6cf8:	00820034 	movhi	r2,2048
    6cfc:	10804a04 	addi	r2,r2,296
    6d00:	94800044 	addi	r18,r18,1
    6d04:	8c400044 	addi	r17,r17,1
    6d08:	a8800015 	stw	r2,0(r21)
    6d0c:	00c00044 	movi	r3,1
    6d10:	008001c4 	movi	r2,7
    6d14:	a8c00115 	stw	r3,4(r21)
    6d18:	dc800f15 	stw	r18,60(sp)
    6d1c:	dc400e15 	stw	r17,56(sp)
    6d20:	1440ca16 	blt	r2,r17,704c <___vfprintf_internal_r+0x1940>
    6d24:	a8c00204 	addi	r3,r21,8
    6d28:	2000061e 	bne	r4,zero,6d44 <___vfprintf_internal_r+0x1638>
    6d2c:	d9414817 	ldw	r5,1312(sp)
    6d30:	2800041e 	bne	r5,zero,6d44 <___vfprintf_internal_r+0x1638>
    6d34:	d9814d17 	ldw	r6,1332(sp)
    6d38:	3080004c 	andi	r2,r6,1
    6d3c:	1005003a 	cmpeq	r2,r2,zero
    6d40:	103bf01e 	bne	r2,zero,5d04 <___vfprintf_internal_r+0x5f8>
    6d44:	00800044 	movi	r2,1
    6d48:	dc400e17 	ldw	r17,56(sp)
    6d4c:	18800115 	stw	r2,4(r3)
    6d50:	d8814a17 	ldw	r2,1320(sp)
    6d54:	94800044 	addi	r18,r18,1
    6d58:	8c400044 	addi	r17,r17,1
    6d5c:	18800015 	stw	r2,0(r3)
    6d60:	008001c4 	movi	r2,7
    6d64:	dc800f15 	stw	r18,60(sp)
    6d68:	dc400e15 	stw	r17,56(sp)
    6d6c:	1440ca16 	blt	r2,r17,7098 <___vfprintf_internal_r+0x198c>
    6d70:	18c00204 	addi	r3,r3,8
    6d74:	0121c83a 	sub	r16,zero,r4
    6d78:	0400500e 	bge	zero,r16,6ebc <___vfprintf_internal_r+0x17b0>
    6d7c:	00800404 	movi	r2,16
    6d80:	1400800e 	bge	r2,r16,6f84 <___vfprintf_internal_r+0x1878>
    6d84:	1027883a 	mov	r19,r2
    6d88:	07020034 	movhi	fp,2048
    6d8c:	e7004b04 	addi	fp,fp,300
    6d90:	050001c4 	movi	r20,7
    6d94:	00000306 	br	6da4 <___vfprintf_internal_r+0x1698>
    6d98:	18c00204 	addi	r3,r3,8
    6d9c:	843ffc04 	addi	r16,r16,-16
    6da0:	9c007a0e 	bge	r19,r16,6f8c <___vfprintf_internal_r+0x1880>
    6da4:	94800404 	addi	r18,r18,16
    6da8:	8c400044 	addi	r17,r17,1
    6dac:	1f000015 	stw	fp,0(r3)
    6db0:	1cc00115 	stw	r19,4(r3)
    6db4:	dc800f15 	stw	r18,60(sp)
    6db8:	dc400e15 	stw	r17,56(sp)
    6dbc:	a47ff60e 	bge	r20,r17,6d98 <___vfprintf_internal_r+0x168c>
    6dc0:	d9015017 	ldw	r4,1344(sp)
    6dc4:	b00b883a 	mov	r5,r22
    6dc8:	d9800d04 	addi	r6,sp,52
    6dcc:	00056b40 	call	56b4 <__sprint_r>
    6dd0:	103c061e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6dd4:	dc800f17 	ldw	r18,60(sp)
    6dd8:	dc400e17 	ldw	r17,56(sp)
    6ddc:	d8c01a04 	addi	r3,sp,104
    6de0:	003fee06 	br	6d9c <___vfprintf_internal_r+0x1690>
    6de4:	3c000017 	ldw	r16,0(r7)
    6de8:	0023883a 	mov	r17,zero
    6dec:	39c00104 	addi	r7,r7,4
    6df0:	d9c14115 	stw	r7,1284(sp)
    6df4:	003e9206 	br	6840 <___vfprintf_internal_r+0x1134>
    6df8:	d9401a04 	addi	r5,sp,104
    6dfc:	dd001004 	addi	r20,sp,64
    6e00:	d9414215 	stw	r5,1288(sp)
    6e04:	d9814517 	ldw	r6,1300(sp)
    6e08:	880a973a 	slli	r5,r17,28
    6e0c:	8004d13a 	srli	r2,r16,4
    6e10:	810003cc 	andi	r4,r16,15
    6e14:	3109883a 	add	r4,r6,r4
    6e18:	2884b03a 	or	r2,r5,r2
    6e1c:	21400003 	ldbu	r5,0(r4)
    6e20:	d9014217 	ldw	r4,1288(sp)
    6e24:	8806d13a 	srli	r3,r17,4
    6e28:	1021883a 	mov	r16,r2
    6e2c:	213fffc4 	addi	r4,r4,-1
    6e30:	d9014215 	stw	r4,1288(sp)
    6e34:	d9814217 	ldw	r6,1288(sp)
    6e38:	10c8b03a 	or	r4,r2,r3
    6e3c:	1823883a 	mov	r17,r3
    6e40:	31400005 	stb	r5,0(r6)
    6e44:	203fef1e 	bne	r4,zero,6e04 <___vfprintf_internal_r+0x16f8>
    6e48:	003ccb06 	br	6178 <___vfprintf_internal_r+0xa6c>
    6e4c:	00800c04 	movi	r2,48
    6e50:	d98019c4 	addi	r6,sp,103
    6e54:	dd001004 	addi	r20,sp,64
    6e58:	d88019c5 	stb	r2,103(sp)
    6e5c:	d9814215 	stw	r6,1288(sp)
    6e60:	003cc506 	br	6178 <___vfprintf_internal_r+0xa6c>
    6e64:	dc400e17 	ldw	r17,56(sp)
    6e68:	07020034 	movhi	fp,2048
    6e6c:	e7004f04 	addi	fp,fp,316
    6e70:	003bc706 	br	5d90 <___vfprintf_internal_r+0x684>
    6e74:	d9414d17 	ldw	r5,1332(sp)
    6e78:	2880040c 	andi	r2,r5,16
    6e7c:	10007c26 	beq	r2,zero,7070 <___vfprintf_internal_r+0x1964>
    6e80:	38800017 	ldw	r2,0(r7)
    6e84:	39c00104 	addi	r7,r7,4
    6e88:	d9c14115 	stw	r7,1284(sp)
    6e8c:	d9814c17 	ldw	r6,1328(sp)
    6e90:	d9c14117 	ldw	r7,1284(sp)
    6e94:	11800015 	stw	r6,0(r2)
    6e98:	003a7806 	br	587c <___vfprintf_internal_r+0x170>
    6e9c:	d9015017 	ldw	r4,1344(sp)
    6ea0:	b00b883a 	mov	r5,r22
    6ea4:	d9800d04 	addi	r6,sp,52
    6ea8:	00056b40 	call	56b4 <__sprint_r>
    6eac:	103bcf1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6eb0:	dc800f17 	ldw	r18,60(sp)
    6eb4:	dc400e17 	ldw	r17,56(sp)
    6eb8:	d8c01a04 	addi	r3,sp,104
    6ebc:	d9014817 	ldw	r4,1312(sp)
    6ec0:	d9414217 	ldw	r5,1288(sp)
    6ec4:	8c400044 	addi	r17,r17,1
    6ec8:	9125883a 	add	r18,r18,r4
    6ecc:	008001c4 	movi	r2,7
    6ed0:	19400015 	stw	r5,0(r3)
    6ed4:	19000115 	stw	r4,4(r3)
    6ed8:	dc800f15 	stw	r18,60(sp)
    6edc:	dc400e15 	stw	r17,56(sp)
    6ee0:	147cee16 	blt	r2,r17,629c <___vfprintf_internal_r+0xb90>
    6ee4:	18c00204 	addi	r3,r3,8
    6ee8:	003b8606 	br	5d04 <___vfprintf_internal_r+0x5f8>
    6eec:	38c00017 	ldw	r3,0(r7)
    6ef0:	39000204 	addi	r4,r7,8
    6ef4:	d9014115 	stw	r4,1284(sp)
    6ef8:	d8c14315 	stw	r3,1292(sp)
    6efc:	39c00117 	ldw	r7,4(r7)
    6f00:	d9c14415 	stw	r7,1296(sp)
    6f04:	003e2006 	br	6788 <___vfprintf_internal_r+0x107c>
    6f08:	0005883a 	mov	r2,zero
    6f0c:	1409c83a 	sub	r4,r2,r16
    6f10:	1105803a 	cmpltu	r2,r2,r4
    6f14:	044bc83a 	sub	r5,zero,r17
    6f18:	2885c83a 	sub	r2,r5,r2
    6f1c:	2021883a 	mov	r16,r4
    6f20:	1023883a 	mov	r17,r2
    6f24:	01000044 	movi	r4,1
    6f28:	00800b44 	movi	r2,45
    6f2c:	d8800405 	stb	r2,16(sp)
    6f30:	003c8406 	br	6144 <___vfprintf_internal_r+0xa38>
    6f34:	d9015017 	ldw	r4,1344(sp)
    6f38:	b00b883a 	mov	r5,r22
    6f3c:	d9800d04 	addi	r6,sp,52
    6f40:	00056b40 	call	56b4 <__sprint_r>
    6f44:	103ba91e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6f48:	dc800f17 	ldw	r18,60(sp)
    6f4c:	dc400e17 	ldw	r17,56(sp)
    6f50:	d9000617 	ldw	r4,24(sp)
    6f54:	d9401a04 	addi	r5,sp,104
    6f58:	003da706 	br	65f8 <___vfprintf_internal_r+0xeec>
    6f5c:	d9015017 	ldw	r4,1344(sp)
    6f60:	b00b883a 	mov	r5,r22
    6f64:	d9800d04 	addi	r6,sp,52
    6f68:	00056b40 	call	56b4 <__sprint_r>
    6f6c:	103b9f1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6f70:	dc800f17 	ldw	r18,60(sp)
    6f74:	dc400e17 	ldw	r17,56(sp)
    6f78:	d9000617 	ldw	r4,24(sp)
    6f7c:	d8c01a04 	addi	r3,sp,104
    6f80:	003d9106 	br	65c8 <___vfprintf_internal_r+0xebc>
    6f84:	07020034 	movhi	fp,2048
    6f88:	e7004b04 	addi	fp,fp,300
    6f8c:	9425883a 	add	r18,r18,r16
    6f90:	8c400044 	addi	r17,r17,1
    6f94:	008001c4 	movi	r2,7
    6f98:	1f000015 	stw	fp,0(r3)
    6f9c:	1c000115 	stw	r16,4(r3)
    6fa0:	dc800f15 	stw	r18,60(sp)
    6fa4:	dc400e15 	stw	r17,56(sp)
    6fa8:	147fbc16 	blt	r2,r17,6e9c <___vfprintf_internal_r+0x1790>
    6fac:	18c00204 	addi	r3,r3,8
    6fb0:	003fc206 	br	6ebc <___vfprintf_internal_r+0x17b0>
    6fb4:	d9015017 	ldw	r4,1344(sp)
    6fb8:	b00b883a 	mov	r5,r22
    6fbc:	d9800d04 	addi	r6,sp,52
    6fc0:	00056b40 	call	56b4 <__sprint_r>
    6fc4:	103b891e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    6fc8:	dc800f17 	ldw	r18,60(sp)
    6fcc:	d9000617 	ldw	r4,24(sp)
    6fd0:	d8c01a04 	addi	r3,sp,104
    6fd4:	003d0206 	br	63e0 <___vfprintf_internal_r+0xcd4>
    6fd8:	07020034 	movhi	fp,2048
    6fdc:	e7004b04 	addi	fp,fp,300
    6fe0:	003be406 	br	5f74 <___vfprintf_internal_r+0x868>
    6fe4:	00820034 	movhi	r2,2048
    6fe8:	10803904 	addi	r2,r2,228
    6fec:	d8814215 	stw	r2,1288(sp)
    6ff0:	003df506 	br	67c8 <___vfprintf_internal_r+0x10bc>
    6ff4:	d9014317 	ldw	r4,1292(sp)
    6ff8:	d9414417 	ldw	r5,1296(sp)
    6ffc:	000bfb40 	call	bfb4 <__isnand>
    7000:	10003926 	beq	r2,zero,70e8 <___vfprintf_internal_r+0x19dc>
    7004:	d9414e17 	ldw	r5,1336(sp)
    7008:	008011c4 	movi	r2,71
    700c:	1140ce16 	blt	r2,r5,7348 <___vfprintf_internal_r+0x1c3c>
    7010:	01820034 	movhi	r6,2048
    7014:	31803a04 	addi	r6,r6,232
    7018:	d9814215 	stw	r6,1288(sp)
    701c:	003dea06 	br	67c8 <___vfprintf_internal_r+0x10bc>
    7020:	d9014d17 	ldw	r4,1332(sp)
    7024:	bdc00044 	addi	r23,r23,1
    7028:	b8c00007 	ldb	r3,0(r23)
    702c:	21000814 	ori	r4,r4,32
    7030:	d9014d15 	stw	r4,1332(sp)
    7034:	003a3406 	br	5908 <___vfprintf_internal_r+0x1fc>
    7038:	dcc14615 	stw	r19,1304(sp)
    703c:	98011016 	blt	r19,zero,7480 <___vfprintf_internal_r+0x1d74>
    7040:	980f883a 	mov	r7,r19
    7044:	d8014715 	stw	zero,1308(sp)
    7048:	003c5206 	br	6194 <___vfprintf_internal_r+0xa88>
    704c:	d9015017 	ldw	r4,1344(sp)
    7050:	b00b883a 	mov	r5,r22
    7054:	d9800d04 	addi	r6,sp,52
    7058:	00056b40 	call	56b4 <__sprint_r>
    705c:	103b631e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    7060:	dc800f17 	ldw	r18,60(sp)
    7064:	d9000617 	ldw	r4,24(sp)
    7068:	d8c01a04 	addi	r3,sp,104
    706c:	003f2e06 	br	6d28 <___vfprintf_internal_r+0x161c>
    7070:	d8c14d17 	ldw	r3,1332(sp)
    7074:	1880100c 	andi	r2,r3,64
    7078:	1000a026 	beq	r2,zero,72fc <___vfprintf_internal_r+0x1bf0>
    707c:	38800017 	ldw	r2,0(r7)
    7080:	39c00104 	addi	r7,r7,4
    7084:	d9c14115 	stw	r7,1284(sp)
    7088:	d9014c17 	ldw	r4,1328(sp)
    708c:	d9c14117 	ldw	r7,1284(sp)
    7090:	1100000d 	sth	r4,0(r2)
    7094:	0039f906 	br	587c <___vfprintf_internal_r+0x170>
    7098:	d9015017 	ldw	r4,1344(sp)
    709c:	b00b883a 	mov	r5,r22
    70a0:	d9800d04 	addi	r6,sp,52
    70a4:	00056b40 	call	56b4 <__sprint_r>
    70a8:	103b501e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    70ac:	dc800f17 	ldw	r18,60(sp)
    70b0:	dc400e17 	ldw	r17,56(sp)
    70b4:	d9000617 	ldw	r4,24(sp)
    70b8:	d8c01a04 	addi	r3,sp,104
    70bc:	003f2d06 	br	6d74 <___vfprintf_internal_r+0x1668>
    70c0:	00800184 	movi	r2,6
    70c4:	14c09a36 	bltu	r2,r19,7330 <___vfprintf_internal_r+0x1c24>
    70c8:	dcc14615 	stw	r19,1304(sp)
    70cc:	9800010e 	bge	r19,zero,70d4 <___vfprintf_internal_r+0x19c8>
    70d0:	d8014615 	stw	zero,1304(sp)
    70d4:	00820034 	movhi	r2,2048
    70d8:	10803c04 	addi	r2,r2,240
    70dc:	980f883a 	mov	r7,r19
    70e0:	d8814215 	stw	r2,1288(sp)
    70e4:	003a7806 	br	5ac8 <___vfprintf_internal_r+0x3bc>
    70e8:	00bfffc4 	movi	r2,-1
    70ec:	9880e226 	beq	r19,r2,7478 <___vfprintf_internal_r+0x1d6c>
    70f0:	d9414e17 	ldw	r5,1336(sp)
    70f4:	008019c4 	movi	r2,103
    70f8:	2880dc26 	beq	r5,r2,746c <___vfprintf_internal_r+0x1d60>
    70fc:	008011c4 	movi	r2,71
    7100:	2880da26 	beq	r5,r2,746c <___vfprintf_internal_r+0x1d60>
    7104:	d9414d17 	ldw	r5,1332(sp)
    7108:	d9014417 	ldw	r4,1296(sp)
    710c:	d9814317 	ldw	r6,1292(sp)
    7110:	29404014 	ori	r5,r5,256
    7114:	d9414d15 	stw	r5,1332(sp)
    7118:	2000cc16 	blt	r4,zero,744c <___vfprintf_internal_r+0x1d40>
    711c:	3021883a 	mov	r16,r6
    7120:	2023883a 	mov	r17,r4
    7124:	0039883a 	mov	fp,zero
    7128:	d9414e17 	ldw	r5,1336(sp)
    712c:	00801984 	movi	r2,102
    7130:	2880b726 	beq	r5,r2,7410 <___vfprintf_internal_r+0x1d04>
    7134:	00801184 	movi	r2,70
    7138:	2880b526 	beq	r5,r2,7410 <___vfprintf_internal_r+0x1d04>
    713c:	00801944 	movi	r2,101
    7140:	2880c826 	beq	r5,r2,7464 <___vfprintf_internal_r+0x1d58>
    7144:	00801144 	movi	r2,69
    7148:	2880c626 	beq	r5,r2,7464 <___vfprintf_internal_r+0x1d58>
    714c:	9829883a 	mov	r20,r19
    7150:	d9015017 	ldw	r4,1344(sp)
    7154:	d8800604 	addi	r2,sp,24
    7158:	880d883a 	mov	r6,r17
    715c:	d8800115 	stw	r2,4(sp)
    7160:	d8c00704 	addi	r3,sp,28
    7164:	d8800804 	addi	r2,sp,32
    7168:	800b883a 	mov	r5,r16
    716c:	01c00084 	movi	r7,2
    7170:	d8c00215 	stw	r3,8(sp)
    7174:	d8800315 	stw	r2,12(sp)
    7178:	dd000015 	stw	r20,0(sp)
    717c:	00079300 	call	7930 <_dtoa_r>
    7180:	d9814e17 	ldw	r6,1336(sp)
    7184:	d8814215 	stw	r2,1288(sp)
    7188:	008019c4 	movi	r2,103
    718c:	30809526 	beq	r6,r2,73e4 <___vfprintf_internal_r+0x1cd8>
    7190:	d8c14e17 	ldw	r3,1336(sp)
    7194:	008011c4 	movi	r2,71
    7198:	18809226 	beq	r3,r2,73e4 <___vfprintf_internal_r+0x1cd8>
    719c:	d9414217 	ldw	r5,1288(sp)
    71a0:	d9814e17 	ldw	r6,1336(sp)
    71a4:	00801984 	movi	r2,102
    71a8:	2d25883a 	add	r18,r5,r20
    71ac:	30808626 	beq	r6,r2,73c8 <___vfprintf_internal_r+0x1cbc>
    71b0:	00801184 	movi	r2,70
    71b4:	30808426 	beq	r6,r2,73c8 <___vfprintf_internal_r+0x1cbc>
    71b8:	000d883a 	mov	r6,zero
    71bc:	000f883a 	mov	r7,zero
    71c0:	880b883a 	mov	r5,r17
    71c4:	8009883a 	mov	r4,r16
    71c8:	000dd9c0 	call	dd9c <__eqdf2>
    71cc:	1000751e 	bne	r2,zero,73a4 <___vfprintf_internal_r+0x1c98>
    71d0:	9005883a 	mov	r2,r18
    71d4:	dc800815 	stw	r18,32(sp)
    71d8:	d9014217 	ldw	r4,1288(sp)
    71dc:	d9414e17 	ldw	r5,1336(sp)
    71e0:	00c019c4 	movi	r3,103
    71e4:	1125c83a 	sub	r18,r2,r4
    71e8:	28c06826 	beq	r5,r3,738c <___vfprintf_internal_r+0x1c80>
    71ec:	008011c4 	movi	r2,71
    71f0:	28806626 	beq	r5,r2,738c <___vfprintf_internal_r+0x1c80>
    71f4:	d9000617 	ldw	r4,24(sp)
    71f8:	d8c14e17 	ldw	r3,1336(sp)
    71fc:	00801944 	movi	r2,101
    7200:	10c05516 	blt	r2,r3,7358 <___vfprintf_internal_r+0x1c4c>
    7204:	213fffc4 	addi	r4,r4,-1
    7208:	d9000615 	stw	r4,24(sp)
    720c:	d8c00905 	stb	r3,36(sp)
    7210:	2021883a 	mov	r16,r4
    7214:	2000c116 	blt	r4,zero,751c <___vfprintf_internal_r+0x1e10>
    7218:	00800ac4 	movi	r2,43
    721c:	d8800945 	stb	r2,37(sp)
    7220:	00800244 	movi	r2,9
    7224:	1400af0e 	bge	r2,r16,74e4 <___vfprintf_internal_r+0x1dd8>
    7228:	1027883a 	mov	r19,r2
    722c:	dc400cc4 	addi	r17,sp,51
    7230:	8009883a 	mov	r4,r16
    7234:	01400284 	movi	r5,10
    7238:	000e4840 	call	e484 <__modsi3>
    723c:	10800c04 	addi	r2,r2,48
    7240:	8c7fffc4 	addi	r17,r17,-1
    7244:	8009883a 	mov	r4,r16
    7248:	01400284 	movi	r5,10
    724c:	88800005 	stb	r2,0(r17)
    7250:	000e4240 	call	e424 <__divsi3>
    7254:	1021883a 	mov	r16,r2
    7258:	98bff516 	blt	r19,r2,7230 <___vfprintf_internal_r+0x1b24>
    725c:	10c00c04 	addi	r3,r2,48
    7260:	d8800b04 	addi	r2,sp,44
    7264:	108001c4 	addi	r2,r2,7
    7268:	897fffc4 	addi	r5,r17,-1
    726c:	88ffffc5 	stb	r3,-1(r17)
    7270:	2880a72e 	bgeu	r5,r2,7510 <___vfprintf_internal_r+0x1e04>
    7274:	1009883a 	mov	r4,r2
    7278:	d9800904 	addi	r6,sp,36
    727c:	d8c00984 	addi	r3,sp,38
    7280:	28800003 	ldbu	r2,0(r5)
    7284:	29400044 	addi	r5,r5,1
    7288:	18800005 	stb	r2,0(r3)
    728c:	18c00044 	addi	r3,r3,1
    7290:	293ffb36 	bltu	r5,r4,7280 <___vfprintf_internal_r+0x1b74>
    7294:	1987c83a 	sub	r3,r3,r6
    7298:	00800044 	movi	r2,1
    729c:	d8c14915 	stw	r3,1316(sp)
    72a0:	90cf883a 	add	r7,r18,r3
    72a4:	1480960e 	bge	r2,r18,7500 <___vfprintf_internal_r+0x1df4>
    72a8:	39c00044 	addi	r7,r7,1
    72ac:	d9c14615 	stw	r7,1304(sp)
    72b0:	38003416 	blt	r7,zero,7384 <___vfprintf_internal_r+0x1c78>
    72b4:	e0803fcc 	andi	r2,fp,255
    72b8:	1080201c 	xori	r2,r2,128
    72bc:	10bfe004 	addi	r2,r2,-128
    72c0:	10004e26 	beq	r2,zero,73fc <___vfprintf_internal_r+0x1cf0>
    72c4:	00800b44 	movi	r2,45
    72c8:	dc814815 	stw	r18,1312(sp)
    72cc:	d8014715 	stw	zero,1308(sp)
    72d0:	d8800405 	stb	r2,16(sp)
    72d4:	003bb106 	br	619c <___vfprintf_internal_r+0xa90>
    72d8:	00800b44 	movi	r2,45
    72dc:	d8800405 	stb	r2,16(sp)
    72e0:	003d3306 	br	67b0 <___vfprintf_internal_r+0x10a4>
    72e4:	d9015017 	ldw	r4,1344(sp)
    72e8:	b00b883a 	mov	r5,r22
    72ec:	d9800d04 	addi	r6,sp,52
    72f0:	00056b40 	call	56b4 <__sprint_r>
    72f4:	103abd1e 	bne	r2,zero,5dec <___vfprintf_internal_r+0x6e0>
    72f8:	003abb06 	br	5de8 <___vfprintf_internal_r+0x6dc>
    72fc:	38800017 	ldw	r2,0(r7)
    7300:	39c00104 	addi	r7,r7,4
    7304:	d9c14115 	stw	r7,1284(sp)
    7308:	d9414c17 	ldw	r5,1328(sp)
    730c:	d9c14117 	ldw	r7,1284(sp)
    7310:	11400015 	stw	r5,0(r2)
    7314:	00395906 	br	587c <___vfprintf_internal_r+0x170>
    7318:	980f883a 	mov	r7,r19
    731c:	dcc14615 	stw	r19,1304(sp)
    7320:	d8014715 	stw	zero,1308(sp)
    7324:	003b9b06 	br	6194 <___vfprintf_internal_r+0xa88>
    7328:	0027883a 	mov	r19,zero
    732c:	00397806 	br	5910 <___vfprintf_internal_r+0x204>
    7330:	00c20034 	movhi	r3,2048
    7334:	18c03c04 	addi	r3,r3,240
    7338:	100f883a 	mov	r7,r2
    733c:	d8814615 	stw	r2,1304(sp)
    7340:	d8c14215 	stw	r3,1288(sp)
    7344:	0039e006 	br	5ac8 <___vfprintf_internal_r+0x3bc>
    7348:	00820034 	movhi	r2,2048
    734c:	10803b04 	addi	r2,r2,236
    7350:	d8814215 	stw	r2,1288(sp)
    7354:	003d1c06 	br	67c8 <___vfprintf_internal_r+0x10bc>
    7358:	d9414e17 	ldw	r5,1336(sp)
    735c:	00801984 	movi	r2,102
    7360:	28804926 	beq	r5,r2,7488 <___vfprintf_internal_r+0x1d7c>
    7364:	200f883a 	mov	r7,r4
    7368:	24805716 	blt	r4,r18,74c8 <___vfprintf_internal_r+0x1dbc>
    736c:	d9414d17 	ldw	r5,1332(sp)
    7370:	2880004c 	andi	r2,r5,1
    7374:	10000126 	beq	r2,zero,737c <___vfprintf_internal_r+0x1c70>
    7378:	21c00044 	addi	r7,r4,1
    737c:	d9c14615 	stw	r7,1304(sp)
    7380:	383fcc0e 	bge	r7,zero,72b4 <___vfprintf_internal_r+0x1ba8>
    7384:	d8014615 	stw	zero,1304(sp)
    7388:	003fca06 	br	72b4 <___vfprintf_internal_r+0x1ba8>
    738c:	d9000617 	ldw	r4,24(sp)
    7390:	00bfff04 	movi	r2,-4
    7394:	1100480e 	bge	r2,r4,74b8 <___vfprintf_internal_r+0x1dac>
    7398:	99004716 	blt	r19,r4,74b8 <___vfprintf_internal_r+0x1dac>
    739c:	d8c14e15 	stw	r3,1336(sp)
    73a0:	003ff006 	br	7364 <___vfprintf_internal_r+0x1c58>
    73a4:	d8800817 	ldw	r2,32(sp)
    73a8:	14bf8b2e 	bgeu	r2,r18,71d8 <___vfprintf_internal_r+0x1acc>
    73ac:	9007883a 	mov	r3,r18
    73b0:	01000c04 	movi	r4,48
    73b4:	11000005 	stb	r4,0(r2)
    73b8:	10800044 	addi	r2,r2,1
    73bc:	d8800815 	stw	r2,32(sp)
    73c0:	18bffc1e 	bne	r3,r2,73b4 <___vfprintf_internal_r+0x1ca8>
    73c4:	003f8406 	br	71d8 <___vfprintf_internal_r+0x1acc>
    73c8:	d8814217 	ldw	r2,1288(sp)
    73cc:	10c00007 	ldb	r3,0(r2)
    73d0:	00800c04 	movi	r2,48
    73d4:	18805b26 	beq	r3,r2,7544 <___vfprintf_internal_r+0x1e38>
    73d8:	d9000617 	ldw	r4,24(sp)
    73dc:	9125883a 	add	r18,r18,r4
    73e0:	003f7506 	br	71b8 <___vfprintf_internal_r+0x1aac>
    73e4:	d9014d17 	ldw	r4,1332(sp)
    73e8:	2080004c 	andi	r2,r4,1
    73ec:	1005003a 	cmpeq	r2,r2,zero
    73f0:	103f6a26 	beq	r2,zero,719c <___vfprintf_internal_r+0x1a90>
    73f4:	d8800817 	ldw	r2,32(sp)
    73f8:	003f7706 	br	71d8 <___vfprintf_internal_r+0x1acc>
    73fc:	d9c14615 	stw	r7,1304(sp)
    7400:	38004d16 	blt	r7,zero,7538 <___vfprintf_internal_r+0x1e2c>
    7404:	dc814815 	stw	r18,1312(sp)
    7408:	d8014715 	stw	zero,1308(sp)
    740c:	003b6106 	br	6194 <___vfprintf_internal_r+0xa88>
    7410:	d9015017 	ldw	r4,1344(sp)
    7414:	d8800604 	addi	r2,sp,24
    7418:	d8800115 	stw	r2,4(sp)
    741c:	d8c00704 	addi	r3,sp,28
    7420:	d8800804 	addi	r2,sp,32
    7424:	800b883a 	mov	r5,r16
    7428:	880d883a 	mov	r6,r17
    742c:	01c000c4 	movi	r7,3
    7430:	d8c00215 	stw	r3,8(sp)
    7434:	d8800315 	stw	r2,12(sp)
    7438:	dcc00015 	stw	r19,0(sp)
    743c:	9829883a 	mov	r20,r19
    7440:	00079300 	call	7930 <_dtoa_r>
    7444:	d8814215 	stw	r2,1288(sp)
    7448:	003f5106 	br	7190 <___vfprintf_internal_r+0x1a84>
    744c:	d8c14317 	ldw	r3,1292(sp)
    7450:	d9014417 	ldw	r4,1296(sp)
    7454:	07000b44 	movi	fp,45
    7458:	1821883a 	mov	r16,r3
    745c:	2460003c 	xorhi	r17,r4,32768
    7460:	003f3106 	br	7128 <___vfprintf_internal_r+0x1a1c>
    7464:	9d000044 	addi	r20,r19,1
    7468:	003f3906 	br	7150 <___vfprintf_internal_r+0x1a44>
    746c:	983f251e 	bne	r19,zero,7104 <___vfprintf_internal_r+0x19f8>
    7470:	04c00044 	movi	r19,1
    7474:	003f2306 	br	7104 <___vfprintf_internal_r+0x19f8>
    7478:	04c00184 	movi	r19,6
    747c:	003f2106 	br	7104 <___vfprintf_internal_r+0x19f8>
    7480:	d8014615 	stw	zero,1304(sp)
    7484:	003eee06 	br	7040 <___vfprintf_internal_r+0x1934>
    7488:	200f883a 	mov	r7,r4
    748c:	0100370e 	bge	zero,r4,756c <___vfprintf_internal_r+0x1e60>
    7490:	9800031e 	bne	r19,zero,74a0 <___vfprintf_internal_r+0x1d94>
    7494:	d9814d17 	ldw	r6,1332(sp)
    7498:	3080004c 	andi	r2,r6,1
    749c:	103fb726 	beq	r2,zero,737c <___vfprintf_internal_r+0x1c70>
    74a0:	20800044 	addi	r2,r4,1
    74a4:	98a7883a 	add	r19,r19,r2
    74a8:	dcc14615 	stw	r19,1304(sp)
    74ac:	980f883a 	mov	r7,r19
    74b0:	983f800e 	bge	r19,zero,72b4 <___vfprintf_internal_r+0x1ba8>
    74b4:	003fb306 	br	7384 <___vfprintf_internal_r+0x1c78>
    74b8:	d9814e17 	ldw	r6,1336(sp)
    74bc:	31bfff84 	addi	r6,r6,-2
    74c0:	d9814e15 	stw	r6,1336(sp)
    74c4:	003f4c06 	br	71f8 <___vfprintf_internal_r+0x1aec>
    74c8:	0100180e 	bge	zero,r4,752c <___vfprintf_internal_r+0x1e20>
    74cc:	00800044 	movi	r2,1
    74d0:	1485883a 	add	r2,r2,r18
    74d4:	d8814615 	stw	r2,1304(sp)
    74d8:	100f883a 	mov	r7,r2
    74dc:	103f750e 	bge	r2,zero,72b4 <___vfprintf_internal_r+0x1ba8>
    74e0:	003fa806 	br	7384 <___vfprintf_internal_r+0x1c78>
    74e4:	80c00c04 	addi	r3,r16,48
    74e8:	00800c04 	movi	r2,48
    74ec:	d8c009c5 	stb	r3,39(sp)
    74f0:	d9800904 	addi	r6,sp,36
    74f4:	d8c00a04 	addi	r3,sp,40
    74f8:	d8800985 	stb	r2,38(sp)
    74fc:	003f6506 	br	7294 <___vfprintf_internal_r+0x1b88>
    7500:	d9014d17 	ldw	r4,1332(sp)
    7504:	2084703a 	and	r2,r4,r2
    7508:	103f9c26 	beq	r2,zero,737c <___vfprintf_internal_r+0x1c70>
    750c:	003f6606 	br	72a8 <___vfprintf_internal_r+0x1b9c>
    7510:	d9800904 	addi	r6,sp,36
    7514:	d8c00984 	addi	r3,sp,38
    7518:	003f5e06 	br	7294 <___vfprintf_internal_r+0x1b88>
    751c:	00800b44 	movi	r2,45
    7520:	0121c83a 	sub	r16,zero,r4
    7524:	d8800945 	stb	r2,37(sp)
    7528:	003f3d06 	br	7220 <___vfprintf_internal_r+0x1b14>
    752c:	00800084 	movi	r2,2
    7530:	1105c83a 	sub	r2,r2,r4
    7534:	003fe606 	br	74d0 <___vfprintf_internal_r+0x1dc4>
    7538:	d8014615 	stw	zero,1304(sp)
    753c:	dc814815 	stw	r18,1312(sp)
    7540:	003fb106 	br	7408 <___vfprintf_internal_r+0x1cfc>
    7544:	000d883a 	mov	r6,zero
    7548:	000f883a 	mov	r7,zero
    754c:	8009883a 	mov	r4,r16
    7550:	880b883a 	mov	r5,r17
    7554:	000de240 	call	de24 <__nedf2>
    7558:	103f9f26 	beq	r2,zero,73d8 <___vfprintf_internal_r+0x1ccc>
    755c:	00800044 	movi	r2,1
    7560:	1509c83a 	sub	r4,r2,r20
    7564:	d9000615 	stw	r4,24(sp)
    7568:	003f9b06 	br	73d8 <___vfprintf_internal_r+0x1ccc>
    756c:	98000d1e 	bne	r19,zero,75a4 <___vfprintf_internal_r+0x1e98>
    7570:	d8c14d17 	ldw	r3,1332(sp)
    7574:	1880004c 	andi	r2,r3,1
    7578:	10000a1e 	bne	r2,zero,75a4 <___vfprintf_internal_r+0x1e98>
    757c:	01000044 	movi	r4,1
    7580:	200f883a 	mov	r7,r4
    7584:	d9014615 	stw	r4,1304(sp)
    7588:	003f4a06 	br	72b4 <___vfprintf_internal_r+0x1ba8>
    758c:	3cc00017 	ldw	r19,0(r7)
    7590:	39c00104 	addi	r7,r7,4
    7594:	983d0e0e 	bge	r19,zero,69d0 <___vfprintf_internal_r+0x12c4>
    7598:	b8c00007 	ldb	r3,0(r23)
    759c:	04ffffc4 	movi	r19,-1
    75a0:	0038d906 	br	5908 <___vfprintf_internal_r+0x1fc>
    75a4:	9cc00084 	addi	r19,r19,2
    75a8:	dcc14615 	stw	r19,1304(sp)
    75ac:	980f883a 	mov	r7,r19
    75b0:	983f400e 	bge	r19,zero,72b4 <___vfprintf_internal_r+0x1ba8>
    75b4:	003f7306 	br	7384 <___vfprintf_internal_r+0x1c78>

000075b8 <__vfprintf_internal>:
    75b8:	00820034 	movhi	r2,2048
    75bc:	10894004 	addi	r2,r2,9472
    75c0:	2013883a 	mov	r9,r4
    75c4:	11000017 	ldw	r4,0(r2)
    75c8:	2805883a 	mov	r2,r5
    75cc:	300f883a 	mov	r7,r6
    75d0:	480b883a 	mov	r5,r9
    75d4:	100d883a 	mov	r6,r2
    75d8:	000570c1 	jmpi	570c <___vfprintf_internal_r>

000075dc <__swsetup_r>:
    75dc:	00820034 	movhi	r2,2048
    75e0:	10894004 	addi	r2,r2,9472
    75e4:	10c00017 	ldw	r3,0(r2)
    75e8:	defffd04 	addi	sp,sp,-12
    75ec:	dc400115 	stw	r17,4(sp)
    75f0:	dc000015 	stw	r16,0(sp)
    75f4:	dfc00215 	stw	ra,8(sp)
    75f8:	2023883a 	mov	r17,r4
    75fc:	2821883a 	mov	r16,r5
    7600:	18000226 	beq	r3,zero,760c <__swsetup_r+0x30>
    7604:	18800e17 	ldw	r2,56(r3)
    7608:	10001f26 	beq	r2,zero,7688 <__swsetup_r+0xac>
    760c:	8100030b 	ldhu	r4,12(r16)
    7610:	2080020c 	andi	r2,r4,8
    7614:	10002826 	beq	r2,zero,76b8 <__swsetup_r+0xdc>
    7618:	81400417 	ldw	r5,16(r16)
    761c:	28001d26 	beq	r5,zero,7694 <__swsetup_r+0xb8>
    7620:	2080004c 	andi	r2,r4,1
    7624:	1005003a 	cmpeq	r2,r2,zero
    7628:	10000b26 	beq	r2,zero,7658 <__swsetup_r+0x7c>
    762c:	2080008c 	andi	r2,r4,2
    7630:	10001226 	beq	r2,zero,767c <__swsetup_r+0xa0>
    7634:	0005883a 	mov	r2,zero
    7638:	80800215 	stw	r2,8(r16)
    763c:	28000b26 	beq	r5,zero,766c <__swsetup_r+0x90>
    7640:	0005883a 	mov	r2,zero
    7644:	dfc00217 	ldw	ra,8(sp)
    7648:	dc400117 	ldw	r17,4(sp)
    764c:	dc000017 	ldw	r16,0(sp)
    7650:	dec00304 	addi	sp,sp,12
    7654:	f800283a 	ret
    7658:	80800517 	ldw	r2,20(r16)
    765c:	80000215 	stw	zero,8(r16)
    7660:	0085c83a 	sub	r2,zero,r2
    7664:	80800615 	stw	r2,24(r16)
    7668:	283ff51e 	bne	r5,zero,7640 <__swsetup_r+0x64>
    766c:	2080200c 	andi	r2,r4,128
    7670:	103ff326 	beq	r2,zero,7640 <__swsetup_r+0x64>
    7674:	00bfffc4 	movi	r2,-1
    7678:	003ff206 	br	7644 <__swsetup_r+0x68>
    767c:	80800517 	ldw	r2,20(r16)
    7680:	80800215 	stw	r2,8(r16)
    7684:	003fed06 	br	763c <__swsetup_r+0x60>
    7688:	1809883a 	mov	r4,r3
    768c:	000917c0 	call	917c <__sinit>
    7690:	003fde06 	br	760c <__swsetup_r+0x30>
    7694:	20c0a00c 	andi	r3,r4,640
    7698:	00808004 	movi	r2,512
    769c:	18bfe026 	beq	r3,r2,7620 <__swsetup_r+0x44>
    76a0:	8809883a 	mov	r4,r17
    76a4:	800b883a 	mov	r5,r16
    76a8:	0009ef40 	call	9ef4 <__smakebuf_r>
    76ac:	8100030b 	ldhu	r4,12(r16)
    76b0:	81400417 	ldw	r5,16(r16)
    76b4:	003fda06 	br	7620 <__swsetup_r+0x44>
    76b8:	2080040c 	andi	r2,r4,16
    76bc:	103fed26 	beq	r2,zero,7674 <__swsetup_r+0x98>
    76c0:	2080010c 	andi	r2,r4,4
    76c4:	10001226 	beq	r2,zero,7710 <__swsetup_r+0x134>
    76c8:	81400c17 	ldw	r5,48(r16)
    76cc:	28000526 	beq	r5,zero,76e4 <__swsetup_r+0x108>
    76d0:	80801004 	addi	r2,r16,64
    76d4:	28800226 	beq	r5,r2,76e0 <__swsetup_r+0x104>
    76d8:	8809883a 	mov	r4,r17
    76dc:	00095000 	call	9500 <_free_r>
    76e0:	80000c15 	stw	zero,48(r16)
    76e4:	8080030b 	ldhu	r2,12(r16)
    76e8:	81400417 	ldw	r5,16(r16)
    76ec:	80000115 	stw	zero,4(r16)
    76f0:	10bff6cc 	andi	r2,r2,65499
    76f4:	8080030d 	sth	r2,12(r16)
    76f8:	81400015 	stw	r5,0(r16)
    76fc:	8080030b 	ldhu	r2,12(r16)
    7700:	10800214 	ori	r2,r2,8
    7704:	113fffcc 	andi	r4,r2,65535
    7708:	8080030d 	sth	r2,12(r16)
    770c:	003fc306 	br	761c <__swsetup_r+0x40>
    7710:	81400417 	ldw	r5,16(r16)
    7714:	003ff906 	br	76fc <__swsetup_r+0x120>

00007718 <quorem>:
    7718:	28c00417 	ldw	r3,16(r5)
    771c:	20800417 	ldw	r2,16(r4)
    7720:	defff604 	addi	sp,sp,-40
    7724:	ddc00715 	stw	r23,28(sp)
    7728:	dd400515 	stw	r21,20(sp)
    772c:	dfc00915 	stw	ra,36(sp)
    7730:	df000815 	stw	fp,32(sp)
    7734:	dd800615 	stw	r22,24(sp)
    7738:	dd000415 	stw	r20,16(sp)
    773c:	dcc00315 	stw	r19,12(sp)
    7740:	dc800215 	stw	r18,8(sp)
    7744:	dc400115 	stw	r17,4(sp)
    7748:	dc000015 	stw	r16,0(sp)
    774c:	202f883a 	mov	r23,r4
    7750:	282b883a 	mov	r21,r5
    7754:	10c07416 	blt	r2,r3,7928 <quorem+0x210>
    7758:	1c7fffc4 	addi	r17,r3,-1
    775c:	8c45883a 	add	r2,r17,r17
    7760:	1085883a 	add	r2,r2,r2
    7764:	2c000504 	addi	r16,r5,20
    7768:	24c00504 	addi	r19,r4,20
    776c:	14ed883a 	add	r22,r2,r19
    7770:	80a5883a 	add	r18,r16,r2
    7774:	b7000017 	ldw	fp,0(r22)
    7778:	91400017 	ldw	r5,0(r18)
    777c:	e009883a 	mov	r4,fp
    7780:	29400044 	addi	r5,r5,1
    7784:	000e4e40 	call	e4e4 <__udivsi3>
    7788:	1029883a 	mov	r20,r2
    778c:	10003c1e 	bne	r2,zero,7880 <quorem+0x168>
    7790:	a80b883a 	mov	r5,r21
    7794:	b809883a 	mov	r4,r23
    7798:	000aae80 	call	aae8 <__mcmp>
    779c:	10002b16 	blt	r2,zero,784c <quorem+0x134>
    77a0:	a5000044 	addi	r20,r20,1
    77a4:	980f883a 	mov	r7,r19
    77a8:	0011883a 	mov	r8,zero
    77ac:	0009883a 	mov	r4,zero
    77b0:	81400017 	ldw	r5,0(r16)
    77b4:	38c00017 	ldw	r3,0(r7)
    77b8:	84000104 	addi	r16,r16,4
    77bc:	28bfffcc 	andi	r2,r5,65535
    77c0:	2085883a 	add	r2,r4,r2
    77c4:	11bfffcc 	andi	r6,r2,65535
    77c8:	193fffcc 	andi	r4,r3,65535
    77cc:	1004d43a 	srli	r2,r2,16
    77d0:	280ad43a 	srli	r5,r5,16
    77d4:	2189c83a 	sub	r4,r4,r6
    77d8:	2209883a 	add	r4,r4,r8
    77dc:	1806d43a 	srli	r3,r3,16
    77e0:	288b883a 	add	r5,r5,r2
    77e4:	200dd43a 	srai	r6,r4,16
    77e8:	28bfffcc 	andi	r2,r5,65535
    77ec:	1887c83a 	sub	r3,r3,r2
    77f0:	1987883a 	add	r3,r3,r6
    77f4:	3900000d 	sth	r4,0(r7)
    77f8:	38c0008d 	sth	r3,2(r7)
    77fc:	2808d43a 	srli	r4,r5,16
    7800:	39c00104 	addi	r7,r7,4
    7804:	1811d43a 	srai	r8,r3,16
    7808:	943fe92e 	bgeu	r18,r16,77b0 <quorem+0x98>
    780c:	8c45883a 	add	r2,r17,r17
    7810:	1085883a 	add	r2,r2,r2
    7814:	9885883a 	add	r2,r19,r2
    7818:	10c00017 	ldw	r3,0(r2)
    781c:	18000b1e 	bne	r3,zero,784c <quorem+0x134>
    7820:	113fff04 	addi	r4,r2,-4
    7824:	9900082e 	bgeu	r19,r4,7848 <quorem+0x130>
    7828:	10bfff17 	ldw	r2,-4(r2)
    782c:	10000326 	beq	r2,zero,783c <quorem+0x124>
    7830:	00000506 	br	7848 <quorem+0x130>
    7834:	20800017 	ldw	r2,0(r4)
    7838:	1000031e 	bne	r2,zero,7848 <quorem+0x130>
    783c:	213fff04 	addi	r4,r4,-4
    7840:	8c7fffc4 	addi	r17,r17,-1
    7844:	993ffb36 	bltu	r19,r4,7834 <quorem+0x11c>
    7848:	bc400415 	stw	r17,16(r23)
    784c:	a005883a 	mov	r2,r20
    7850:	dfc00917 	ldw	ra,36(sp)
    7854:	df000817 	ldw	fp,32(sp)
    7858:	ddc00717 	ldw	r23,28(sp)
    785c:	dd800617 	ldw	r22,24(sp)
    7860:	dd400517 	ldw	r21,20(sp)
    7864:	dd000417 	ldw	r20,16(sp)
    7868:	dcc00317 	ldw	r19,12(sp)
    786c:	dc800217 	ldw	r18,8(sp)
    7870:	dc400117 	ldw	r17,4(sp)
    7874:	dc000017 	ldw	r16,0(sp)
    7878:	dec00a04 	addi	sp,sp,40
    787c:	f800283a 	ret
    7880:	980f883a 	mov	r7,r19
    7884:	8011883a 	mov	r8,r16
    7888:	0013883a 	mov	r9,zero
    788c:	000d883a 	mov	r6,zero
    7890:	40c00017 	ldw	r3,0(r8)
    7894:	39000017 	ldw	r4,0(r7)
    7898:	42000104 	addi	r8,r8,4
    789c:	18bfffcc 	andi	r2,r3,65535
    78a0:	a085383a 	mul	r2,r20,r2
    78a4:	1806d43a 	srli	r3,r3,16
    78a8:	217fffcc 	andi	r5,r4,65535
    78ac:	3085883a 	add	r2,r6,r2
    78b0:	11bfffcc 	andi	r6,r2,65535
    78b4:	a0c7383a 	mul	r3,r20,r3
    78b8:	1004d43a 	srli	r2,r2,16
    78bc:	298bc83a 	sub	r5,r5,r6
    78c0:	2a4b883a 	add	r5,r5,r9
    78c4:	2008d43a 	srli	r4,r4,16
    78c8:	1887883a 	add	r3,r3,r2
    78cc:	280dd43a 	srai	r6,r5,16
    78d0:	18bfffcc 	andi	r2,r3,65535
    78d4:	2089c83a 	sub	r4,r4,r2
    78d8:	2189883a 	add	r4,r4,r6
    78dc:	3900008d 	sth	r4,2(r7)
    78e0:	3940000d 	sth	r5,0(r7)
    78e4:	180cd43a 	srli	r6,r3,16
    78e8:	39c00104 	addi	r7,r7,4
    78ec:	2013d43a 	srai	r9,r4,16
    78f0:	923fe72e 	bgeu	r18,r8,7890 <quorem+0x178>
    78f4:	e03fa61e 	bne	fp,zero,7790 <quorem+0x78>
    78f8:	b0ffff04 	addi	r3,r22,-4
    78fc:	98c0082e 	bgeu	r19,r3,7920 <quorem+0x208>
    7900:	b0bfff17 	ldw	r2,-4(r22)
    7904:	10000326 	beq	r2,zero,7914 <quorem+0x1fc>
    7908:	00000506 	br	7920 <quorem+0x208>
    790c:	18800017 	ldw	r2,0(r3)
    7910:	1000031e 	bne	r2,zero,7920 <quorem+0x208>
    7914:	18ffff04 	addi	r3,r3,-4
    7918:	8c7fffc4 	addi	r17,r17,-1
    791c:	98fffb36 	bltu	r19,r3,790c <quorem+0x1f4>
    7920:	bc400415 	stw	r17,16(r23)
    7924:	003f9a06 	br	7790 <quorem+0x78>
    7928:	0005883a 	mov	r2,zero
    792c:	003fc806 	br	7850 <quorem+0x138>

00007930 <_dtoa_r>:
    7930:	22001017 	ldw	r8,64(r4)
    7934:	deffda04 	addi	sp,sp,-152
    7938:	dd402115 	stw	r21,132(sp)
    793c:	dd002015 	stw	r20,128(sp)
    7940:	dc801e15 	stw	r18,120(sp)
    7944:	dc401d15 	stw	r17,116(sp)
    7948:	dfc02515 	stw	ra,148(sp)
    794c:	df002415 	stw	fp,144(sp)
    7950:	ddc02315 	stw	r23,140(sp)
    7954:	dd802215 	stw	r22,136(sp)
    7958:	dcc01f15 	stw	r19,124(sp)
    795c:	dc001c15 	stw	r16,112(sp)
    7960:	d9001615 	stw	r4,88(sp)
    7964:	3023883a 	mov	r17,r6
    7968:	2829883a 	mov	r20,r5
    796c:	d9c01715 	stw	r7,92(sp)
    7970:	dc802817 	ldw	r18,160(sp)
    7974:	302b883a 	mov	r21,r6
    7978:	40000a26 	beq	r8,zero,79a4 <_dtoa_r+0x74>
    797c:	20801117 	ldw	r2,68(r4)
    7980:	400b883a 	mov	r5,r8
    7984:	40800115 	stw	r2,4(r8)
    7988:	20c01117 	ldw	r3,68(r4)
    798c:	00800044 	movi	r2,1
    7990:	10c4983a 	sll	r2,r2,r3
    7994:	40800215 	stw	r2,8(r8)
    7998:	000a98c0 	call	a98c <_Bfree>
    799c:	d8c01617 	ldw	r3,88(sp)
    79a0:	18001015 	stw	zero,64(r3)
    79a4:	8800a316 	blt	r17,zero,7c34 <_dtoa_r+0x304>
    79a8:	90000015 	stw	zero,0(r18)
    79ac:	a8dffc2c 	andhi	r3,r21,32752
    79b0:	009ffc34 	movhi	r2,32752
    79b4:	18809126 	beq	r3,r2,7bfc <_dtoa_r+0x2cc>
    79b8:	000d883a 	mov	r6,zero
    79bc:	000f883a 	mov	r7,zero
    79c0:	a009883a 	mov	r4,r20
    79c4:	a80b883a 	mov	r5,r21
    79c8:	dd001215 	stw	r20,72(sp)
    79cc:	dd401315 	stw	r21,76(sp)
    79d0:	000de240 	call	de24 <__nedf2>
    79d4:	1000171e 	bne	r2,zero,7a34 <_dtoa_r+0x104>
    79d8:	d9802717 	ldw	r6,156(sp)
    79dc:	00800044 	movi	r2,1
    79e0:	30800015 	stw	r2,0(r6)
    79e4:	d8802917 	ldw	r2,164(sp)
    79e8:	10029b26 	beq	r2,zero,8458 <_dtoa_r+0xb28>
    79ec:	d9002917 	ldw	r4,164(sp)
    79f0:	00820034 	movhi	r2,2048
    79f4:	10804a44 	addi	r2,r2,297
    79f8:	10ffffc4 	addi	r3,r2,-1
    79fc:	20800015 	stw	r2,0(r4)
    7a00:	1805883a 	mov	r2,r3
    7a04:	dfc02517 	ldw	ra,148(sp)
    7a08:	df002417 	ldw	fp,144(sp)
    7a0c:	ddc02317 	ldw	r23,140(sp)
    7a10:	dd802217 	ldw	r22,136(sp)
    7a14:	dd402117 	ldw	r21,132(sp)
    7a18:	dd002017 	ldw	r20,128(sp)
    7a1c:	dcc01f17 	ldw	r19,124(sp)
    7a20:	dc801e17 	ldw	r18,120(sp)
    7a24:	dc401d17 	ldw	r17,116(sp)
    7a28:	dc001c17 	ldw	r16,112(sp)
    7a2c:	dec02604 	addi	sp,sp,152
    7a30:	f800283a 	ret
    7a34:	d9001617 	ldw	r4,88(sp)
    7a38:	d9401217 	ldw	r5,72(sp)
    7a3c:	d8800104 	addi	r2,sp,4
    7a40:	a80d883a 	mov	r6,r21
    7a44:	d9c00204 	addi	r7,sp,8
    7a48:	d8800015 	stw	r2,0(sp)
    7a4c:	000afc80 	call	afc8 <__d2b>
    7a50:	d8800715 	stw	r2,28(sp)
    7a54:	a804d53a 	srli	r2,r21,20
    7a58:	1101ffcc 	andi	r4,r2,2047
    7a5c:	20008626 	beq	r4,zero,7c78 <_dtoa_r+0x348>
    7a60:	d8c01217 	ldw	r3,72(sp)
    7a64:	00800434 	movhi	r2,16
    7a68:	10bfffc4 	addi	r2,r2,-1
    7a6c:	ddc00117 	ldw	r23,4(sp)
    7a70:	a884703a 	and	r2,r21,r2
    7a74:	1811883a 	mov	r8,r3
    7a78:	124ffc34 	orhi	r9,r2,16368
    7a7c:	25bf0044 	addi	r22,r4,-1023
    7a80:	d8000815 	stw	zero,32(sp)
    7a84:	0005883a 	mov	r2,zero
    7a88:	00cffe34 	movhi	r3,16376
    7a8c:	480b883a 	mov	r5,r9
    7a90:	4009883a 	mov	r4,r8
    7a94:	180f883a 	mov	r7,r3
    7a98:	100d883a 	mov	r6,r2
    7a9c:	000d68c0 	call	d68c <__subdf3>
    7aa0:	0218dbf4 	movhi	r8,25455
    7aa4:	4210d844 	addi	r8,r8,17249
    7aa8:	024ff4f4 	movhi	r9,16339
    7aac:	4a61e9c4 	addi	r9,r9,-30809
    7ab0:	480f883a 	mov	r7,r9
    7ab4:	400d883a 	mov	r6,r8
    7ab8:	180b883a 	mov	r5,r3
    7abc:	1009883a 	mov	r4,r2
    7ac0:	000d7800 	call	d780 <__muldf3>
    7ac4:	0222d874 	movhi	r8,35681
    7ac8:	42322cc4 	addi	r8,r8,-14157
    7acc:	024ff1f4 	movhi	r9,16327
    7ad0:	4a628a04 	addi	r9,r9,-30168
    7ad4:	480f883a 	mov	r7,r9
    7ad8:	400d883a 	mov	r6,r8
    7adc:	180b883a 	mov	r5,r3
    7ae0:	1009883a 	mov	r4,r2
    7ae4:	000d70c0 	call	d70c <__adddf3>
    7ae8:	b009883a 	mov	r4,r22
    7aec:	1021883a 	mov	r16,r2
    7af0:	1823883a 	mov	r17,r3
    7af4:	000e0440 	call	e044 <__floatsidf>
    7af8:	021427f4 	movhi	r8,20639
    7afc:	421e7ec4 	addi	r8,r8,31227
    7b00:	024ff4f4 	movhi	r9,16339
    7b04:	4a5104c4 	addi	r9,r9,17427
    7b08:	480f883a 	mov	r7,r9
    7b0c:	400d883a 	mov	r6,r8
    7b10:	180b883a 	mov	r5,r3
    7b14:	1009883a 	mov	r4,r2
    7b18:	000d7800 	call	d780 <__muldf3>
    7b1c:	180f883a 	mov	r7,r3
    7b20:	880b883a 	mov	r5,r17
    7b24:	100d883a 	mov	r6,r2
    7b28:	8009883a 	mov	r4,r16
    7b2c:	000d70c0 	call	d70c <__adddf3>
    7b30:	1009883a 	mov	r4,r2
    7b34:	180b883a 	mov	r5,r3
    7b38:	1021883a 	mov	r16,r2
    7b3c:	1823883a 	mov	r17,r3
    7b40:	000e13c0 	call	e13c <__fixdfsi>
    7b44:	000d883a 	mov	r6,zero
    7b48:	000f883a 	mov	r7,zero
    7b4c:	8009883a 	mov	r4,r16
    7b50:	880b883a 	mov	r5,r17
    7b54:	d8800d15 	stw	r2,52(sp)
    7b58:	000dfbc0 	call	dfbc <__ltdf2>
    7b5c:	10031716 	blt	r2,zero,87bc <_dtoa_r+0xe8c>
    7b60:	d8c00d17 	ldw	r3,52(sp)
    7b64:	00800584 	movi	r2,22
    7b68:	10c1482e 	bgeu	r2,r3,808c <_dtoa_r+0x75c>
    7b6c:	01000044 	movi	r4,1
    7b70:	d9000c15 	stw	r4,48(sp)
    7b74:	bd85c83a 	sub	r2,r23,r22
    7b78:	11bfffc4 	addi	r6,r2,-1
    7b7c:	30030b16 	blt	r6,zero,87ac <_dtoa_r+0xe7c>
    7b80:	d9800a15 	stw	r6,40(sp)
    7b84:	d8001115 	stw	zero,68(sp)
    7b88:	d8c00d17 	ldw	r3,52(sp)
    7b8c:	1802ff16 	blt	r3,zero,878c <_dtoa_r+0xe5c>
    7b90:	d9000a17 	ldw	r4,40(sp)
    7b94:	d8c00915 	stw	r3,36(sp)
    7b98:	d8001015 	stw	zero,64(sp)
    7b9c:	20c9883a 	add	r4,r4,r3
    7ba0:	d9000a15 	stw	r4,40(sp)
    7ba4:	d9001717 	ldw	r4,92(sp)
    7ba8:	00800244 	movi	r2,9
    7bac:	11004636 	bltu	r2,r4,7cc8 <_dtoa_r+0x398>
    7bb0:	00800144 	movi	r2,5
    7bb4:	11020416 	blt	r2,r4,83c8 <_dtoa_r+0xa98>
    7bb8:	04400044 	movi	r17,1
    7bbc:	d8c01717 	ldw	r3,92(sp)
    7bc0:	00800144 	movi	r2,5
    7bc4:	10c1ed36 	bltu	r2,r3,837c <_dtoa_r+0xa4c>
    7bc8:	18c5883a 	add	r2,r3,r3
    7bcc:	1085883a 	add	r2,r2,r2
    7bd0:	00c00034 	movhi	r3,0
    7bd4:	18def904 	addi	r3,r3,31716
    7bd8:	10c5883a 	add	r2,r2,r3
    7bdc:	11000017 	ldw	r4,0(r2)
    7be0:	2000683a 	jmp	r4
    7be4:	00007cd0 	cmplti	zero,zero,499
    7be8:	00007cd0 	cmplti	zero,zero,499
    7bec:	000086d0 	cmplti	zero,zero,539
    7bf0:	000086a8 	cmpgeui	zero,zero,538
    7bf4:	000086ec 	andhi	zero,zero,539
    7bf8:	000086f8 	rdprs	zero,zero,539
    7bfc:	d9002717 	ldw	r4,156(sp)
    7c00:	0089c3c4 	movi	r2,9999
    7c04:	20800015 	stw	r2,0(r4)
    7c08:	a0001026 	beq	r20,zero,7c4c <_dtoa_r+0x31c>
    7c0c:	00c20034 	movhi	r3,2048
    7c10:	18c05604 	addi	r3,r3,344
    7c14:	d9802917 	ldw	r6,164(sp)
    7c18:	303f7926 	beq	r6,zero,7a00 <_dtoa_r+0xd0>
    7c1c:	188000c7 	ldb	r2,3(r3)
    7c20:	190000c4 	addi	r4,r3,3
    7c24:	1000101e 	bne	r2,zero,7c68 <_dtoa_r+0x338>
    7c28:	d8802917 	ldw	r2,164(sp)
    7c2c:	11000015 	stw	r4,0(r2)
    7c30:	003f7306 	br	7a00 <_dtoa_r+0xd0>
    7c34:	00a00034 	movhi	r2,32768
    7c38:	10bfffc4 	addi	r2,r2,-1
    7c3c:	00c00044 	movi	r3,1
    7c40:	88aa703a 	and	r21,r17,r2
    7c44:	90c00015 	stw	r3,0(r18)
    7c48:	003f5806 	br	79ac <_dtoa_r+0x7c>
    7c4c:	00800434 	movhi	r2,16
    7c50:	10bfffc4 	addi	r2,r2,-1
    7c54:	a884703a 	and	r2,r21,r2
    7c58:	103fec1e 	bne	r2,zero,7c0c <_dtoa_r+0x2dc>
    7c5c:	00c20034 	movhi	r3,2048
    7c60:	18c05304 	addi	r3,r3,332
    7c64:	003feb06 	br	7c14 <_dtoa_r+0x2e4>
    7c68:	d8802917 	ldw	r2,164(sp)
    7c6c:	19000204 	addi	r4,r3,8
    7c70:	11000015 	stw	r4,0(r2)
    7c74:	003f6206 	br	7a00 <_dtoa_r+0xd0>
    7c78:	ddc00117 	ldw	r23,4(sp)
    7c7c:	d8800217 	ldw	r2,8(sp)
    7c80:	01000804 	movi	r4,32
    7c84:	b8c10c84 	addi	r3,r23,1074
    7c88:	18a3883a 	add	r17,r3,r2
    7c8c:	2441b80e 	bge	r4,r17,8370 <_dtoa_r+0xa40>
    7c90:	00c01004 	movi	r3,64
    7c94:	1c47c83a 	sub	r3,r3,r17
    7c98:	88bff804 	addi	r2,r17,-32
    7c9c:	a8c6983a 	sll	r3,r21,r3
    7ca0:	a084d83a 	srl	r2,r20,r2
    7ca4:	1888b03a 	or	r4,r3,r2
    7ca8:	000e2140 	call	e214 <__floatunsidf>
    7cac:	1011883a 	mov	r8,r2
    7cb0:	00bf8434 	movhi	r2,65040
    7cb4:	01000044 	movi	r4,1
    7cb8:	10d3883a 	add	r9,r2,r3
    7cbc:	8dbef344 	addi	r22,r17,-1075
    7cc0:	d9000815 	stw	r4,32(sp)
    7cc4:	003f6f06 	br	7a84 <_dtoa_r+0x154>
    7cc8:	d8001715 	stw	zero,92(sp)
    7ccc:	04400044 	movi	r17,1
    7cd0:	00bfffc4 	movi	r2,-1
    7cd4:	00c00044 	movi	r3,1
    7cd8:	d8800e15 	stw	r2,56(sp)
    7cdc:	d8002615 	stw	zero,152(sp)
    7ce0:	d8800f15 	stw	r2,60(sp)
    7ce4:	d8c00b15 	stw	r3,44(sp)
    7ce8:	1021883a 	mov	r16,r2
    7cec:	d8801617 	ldw	r2,88(sp)
    7cf0:	10001115 	stw	zero,68(r2)
    7cf4:	d8801617 	ldw	r2,88(sp)
    7cf8:	11401117 	ldw	r5,68(r2)
    7cfc:	1009883a 	mov	r4,r2
    7d00:	000af0c0 	call	af0c <_Balloc>
    7d04:	d8c01617 	ldw	r3,88(sp)
    7d08:	d8800515 	stw	r2,20(sp)
    7d0c:	18801015 	stw	r2,64(r3)
    7d10:	00800384 	movi	r2,14
    7d14:	14006836 	bltu	r2,r16,7eb8 <_dtoa_r+0x588>
    7d18:	8805003a 	cmpeq	r2,r17,zero
    7d1c:	1000661e 	bne	r2,zero,7eb8 <_dtoa_r+0x588>
    7d20:	d9000d17 	ldw	r4,52(sp)
    7d24:	0102300e 	bge	zero,r4,85e8 <_dtoa_r+0xcb8>
    7d28:	208003cc 	andi	r2,r4,15
    7d2c:	100490fa 	slli	r2,r2,3
    7d30:	2025d13a 	srai	r18,r4,4
    7d34:	00c20034 	movhi	r3,2048
    7d38:	18c06804 	addi	r3,r3,416
    7d3c:	10c5883a 	add	r2,r2,r3
    7d40:	90c0040c 	andi	r3,r18,16
    7d44:	14000017 	ldw	r16,0(r2)
    7d48:	14400117 	ldw	r17,4(r2)
    7d4c:	18036a1e 	bne	r3,zero,8af8 <_dtoa_r+0x11c8>
    7d50:	05800084 	movi	r22,2
    7d54:	90001026 	beq	r18,zero,7d98 <_dtoa_r+0x468>
    7d58:	04c20034 	movhi	r19,2048
    7d5c:	9cc09a04 	addi	r19,r19,616
    7d60:	9080004c 	andi	r2,r18,1
    7d64:	1005003a 	cmpeq	r2,r2,zero
    7d68:	1000081e 	bne	r2,zero,7d8c <_dtoa_r+0x45c>
    7d6c:	99800017 	ldw	r6,0(r19)
    7d70:	99c00117 	ldw	r7,4(r19)
    7d74:	880b883a 	mov	r5,r17
    7d78:	8009883a 	mov	r4,r16
    7d7c:	000d7800 	call	d780 <__muldf3>
    7d80:	1021883a 	mov	r16,r2
    7d84:	b5800044 	addi	r22,r22,1
    7d88:	1823883a 	mov	r17,r3
    7d8c:	9025d07a 	srai	r18,r18,1
    7d90:	9cc00204 	addi	r19,r19,8
    7d94:	903ff21e 	bne	r18,zero,7d60 <_dtoa_r+0x430>
    7d98:	a80b883a 	mov	r5,r21
    7d9c:	a009883a 	mov	r4,r20
    7da0:	880f883a 	mov	r7,r17
    7da4:	800d883a 	mov	r6,r16
    7da8:	000db440 	call	db44 <__divdf3>
    7dac:	1029883a 	mov	r20,r2
    7db0:	182b883a 	mov	r21,r3
    7db4:	d8c00c17 	ldw	r3,48(sp)
    7db8:	1805003a 	cmpeq	r2,r3,zero
    7dbc:	1000081e 	bne	r2,zero,7de0 <_dtoa_r+0x4b0>
    7dc0:	0005883a 	mov	r2,zero
    7dc4:	00cffc34 	movhi	r3,16368
    7dc8:	180f883a 	mov	r7,r3
    7dcc:	a009883a 	mov	r4,r20
    7dd0:	a80b883a 	mov	r5,r21
    7dd4:	100d883a 	mov	r6,r2
    7dd8:	000dfbc0 	call	dfbc <__ltdf2>
    7ddc:	1003fe16 	blt	r2,zero,8dd8 <_dtoa_r+0x14a8>
    7de0:	b009883a 	mov	r4,r22
    7de4:	000e0440 	call	e044 <__floatsidf>
    7de8:	180b883a 	mov	r5,r3
    7dec:	1009883a 	mov	r4,r2
    7df0:	a00d883a 	mov	r6,r20
    7df4:	a80f883a 	mov	r7,r21
    7df8:	000d7800 	call	d780 <__muldf3>
    7dfc:	0011883a 	mov	r8,zero
    7e00:	02500734 	movhi	r9,16412
    7e04:	1009883a 	mov	r4,r2
    7e08:	180b883a 	mov	r5,r3
    7e0c:	480f883a 	mov	r7,r9
    7e10:	400d883a 	mov	r6,r8
    7e14:	000d70c0 	call	d70c <__adddf3>
    7e18:	d9000f17 	ldw	r4,60(sp)
    7e1c:	102d883a 	mov	r22,r2
    7e20:	00bf3034 	movhi	r2,64704
    7e24:	18b9883a 	add	fp,r3,r2
    7e28:	e02f883a 	mov	r23,fp
    7e2c:	20028f1e 	bne	r4,zero,886c <_dtoa_r+0xf3c>
    7e30:	0005883a 	mov	r2,zero
    7e34:	00d00534 	movhi	r3,16404
    7e38:	a009883a 	mov	r4,r20
    7e3c:	a80b883a 	mov	r5,r21
    7e40:	180f883a 	mov	r7,r3
    7e44:	100d883a 	mov	r6,r2
    7e48:	000d68c0 	call	d68c <__subdf3>
    7e4c:	1009883a 	mov	r4,r2
    7e50:	e00f883a 	mov	r7,fp
    7e54:	180b883a 	mov	r5,r3
    7e58:	b00d883a 	mov	r6,r22
    7e5c:	1025883a 	mov	r18,r2
    7e60:	1827883a 	mov	r19,r3
    7e64:	000deac0 	call	deac <__gtdf2>
    7e68:	00834f16 	blt	zero,r2,8ba8 <_dtoa_r+0x1278>
    7e6c:	e0e0003c 	xorhi	r3,fp,32768
    7e70:	9009883a 	mov	r4,r18
    7e74:	980b883a 	mov	r5,r19
    7e78:	180f883a 	mov	r7,r3
    7e7c:	b00d883a 	mov	r6,r22
    7e80:	000dfbc0 	call	dfbc <__ltdf2>
    7e84:	1000080e 	bge	r2,zero,7ea8 <_dtoa_r+0x578>
    7e88:	0027883a 	mov	r19,zero
    7e8c:	0025883a 	mov	r18,zero
    7e90:	d8802617 	ldw	r2,152(sp)
    7e94:	df000517 	ldw	fp,20(sp)
    7e98:	d8000615 	stw	zero,24(sp)
    7e9c:	0084303a 	nor	r2,zero,r2
    7ea0:	d8800d15 	stw	r2,52(sp)
    7ea4:	00019b06 	br	8514 <_dtoa_r+0xbe4>
    7ea8:	d9801217 	ldw	r6,72(sp)
    7eac:	d8801317 	ldw	r2,76(sp)
    7eb0:	3029883a 	mov	r20,r6
    7eb4:	102b883a 	mov	r21,r2
    7eb8:	d8c00217 	ldw	r3,8(sp)
    7ebc:	18008516 	blt	r3,zero,80d4 <_dtoa_r+0x7a4>
    7ec0:	d9000d17 	ldw	r4,52(sp)
    7ec4:	00800384 	movi	r2,14
    7ec8:	11008216 	blt	r2,r4,80d4 <_dtoa_r+0x7a4>
    7ecc:	200490fa 	slli	r2,r4,3
    7ed0:	d9802617 	ldw	r6,152(sp)
    7ed4:	00c20034 	movhi	r3,2048
    7ed8:	18c06804 	addi	r3,r3,416
    7edc:	10c5883a 	add	r2,r2,r3
    7ee0:	14800017 	ldw	r18,0(r2)
    7ee4:	14c00117 	ldw	r19,4(r2)
    7ee8:	30031e16 	blt	r6,zero,8b64 <_dtoa_r+0x1234>
    7eec:	d9000517 	ldw	r4,20(sp)
    7ef0:	d8c00f17 	ldw	r3,60(sp)
    7ef4:	a823883a 	mov	r17,r21
    7ef8:	a021883a 	mov	r16,r20
    7efc:	192b883a 	add	r21,r3,r4
    7f00:	2039883a 	mov	fp,r4
    7f04:	00000f06 	br	7f44 <_dtoa_r+0x614>
    7f08:	0005883a 	mov	r2,zero
    7f0c:	00d00934 	movhi	r3,16420
    7f10:	5009883a 	mov	r4,r10
    7f14:	580b883a 	mov	r5,r11
    7f18:	180f883a 	mov	r7,r3
    7f1c:	100d883a 	mov	r6,r2
    7f20:	000d7800 	call	d780 <__muldf3>
    7f24:	180b883a 	mov	r5,r3
    7f28:	000d883a 	mov	r6,zero
    7f2c:	000f883a 	mov	r7,zero
    7f30:	1009883a 	mov	r4,r2
    7f34:	1021883a 	mov	r16,r2
    7f38:	1823883a 	mov	r17,r3
    7f3c:	000de240 	call	de24 <__nedf2>
    7f40:	10004526 	beq	r2,zero,8058 <_dtoa_r+0x728>
    7f44:	900d883a 	mov	r6,r18
    7f48:	980f883a 	mov	r7,r19
    7f4c:	8009883a 	mov	r4,r16
    7f50:	880b883a 	mov	r5,r17
    7f54:	000db440 	call	db44 <__divdf3>
    7f58:	180b883a 	mov	r5,r3
    7f5c:	1009883a 	mov	r4,r2
    7f60:	000e13c0 	call	e13c <__fixdfsi>
    7f64:	1009883a 	mov	r4,r2
    7f68:	1029883a 	mov	r20,r2
    7f6c:	000e0440 	call	e044 <__floatsidf>
    7f70:	180f883a 	mov	r7,r3
    7f74:	9009883a 	mov	r4,r18
    7f78:	980b883a 	mov	r5,r19
    7f7c:	100d883a 	mov	r6,r2
    7f80:	000d7800 	call	d780 <__muldf3>
    7f84:	180f883a 	mov	r7,r3
    7f88:	880b883a 	mov	r5,r17
    7f8c:	8009883a 	mov	r4,r16
    7f90:	100d883a 	mov	r6,r2
    7f94:	000d68c0 	call	d68c <__subdf3>
    7f98:	1015883a 	mov	r10,r2
    7f9c:	a0800c04 	addi	r2,r20,48
    7fa0:	e0800005 	stb	r2,0(fp)
    7fa4:	e7000044 	addi	fp,fp,1
    7fa8:	1817883a 	mov	r11,r3
    7fac:	e57fd61e 	bne	fp,r21,7f08 <_dtoa_r+0x5d8>
    7fb0:	500d883a 	mov	r6,r10
    7fb4:	180f883a 	mov	r7,r3
    7fb8:	5009883a 	mov	r4,r10
    7fbc:	180b883a 	mov	r5,r3
    7fc0:	000d70c0 	call	d70c <__adddf3>
    7fc4:	100d883a 	mov	r6,r2
    7fc8:	9009883a 	mov	r4,r18
    7fcc:	980b883a 	mov	r5,r19
    7fd0:	180f883a 	mov	r7,r3
    7fd4:	1021883a 	mov	r16,r2
    7fd8:	1823883a 	mov	r17,r3
    7fdc:	000dfbc0 	call	dfbc <__ltdf2>
    7fe0:	10000816 	blt	r2,zero,8004 <_dtoa_r+0x6d4>
    7fe4:	980b883a 	mov	r5,r19
    7fe8:	800d883a 	mov	r6,r16
    7fec:	880f883a 	mov	r7,r17
    7ff0:	9009883a 	mov	r4,r18
    7ff4:	000dd9c0 	call	dd9c <__eqdf2>
    7ff8:	1000171e 	bne	r2,zero,8058 <_dtoa_r+0x728>
    7ffc:	a080004c 	andi	r2,r20,1
    8000:	10001526 	beq	r2,zero,8058 <_dtoa_r+0x728>
    8004:	d8800d17 	ldw	r2,52(sp)
    8008:	d8800415 	stw	r2,16(sp)
    800c:	e009883a 	mov	r4,fp
    8010:	213fffc4 	addi	r4,r4,-1
    8014:	20c00007 	ldb	r3,0(r4)
    8018:	00800e44 	movi	r2,57
    801c:	1880081e 	bne	r3,r2,8040 <_dtoa_r+0x710>
    8020:	d8800517 	ldw	r2,20(sp)
    8024:	113ffa1e 	bne	r2,r4,8010 <_dtoa_r+0x6e0>
    8028:	d8c00417 	ldw	r3,16(sp)
    802c:	d9800517 	ldw	r6,20(sp)
    8030:	00800c04 	movi	r2,48
    8034:	18c00044 	addi	r3,r3,1
    8038:	d8c00415 	stw	r3,16(sp)
    803c:	30800005 	stb	r2,0(r6)
    8040:	20800003 	ldbu	r2,0(r4)
    8044:	d8c00417 	ldw	r3,16(sp)
    8048:	27000044 	addi	fp,r4,1
    804c:	10800044 	addi	r2,r2,1
    8050:	d8c00d15 	stw	r3,52(sp)
    8054:	20800005 	stb	r2,0(r4)
    8058:	d9001617 	ldw	r4,88(sp)
    805c:	d9400717 	ldw	r5,28(sp)
    8060:	000a98c0 	call	a98c <_Bfree>
    8064:	e0000005 	stb	zero,0(fp)
    8068:	d9800d17 	ldw	r6,52(sp)
    806c:	d8c02717 	ldw	r3,156(sp)
    8070:	d9002917 	ldw	r4,164(sp)
    8074:	30800044 	addi	r2,r6,1
    8078:	18800015 	stw	r2,0(r3)
    807c:	20029c26 	beq	r4,zero,8af0 <_dtoa_r+0x11c0>
    8080:	d8c00517 	ldw	r3,20(sp)
    8084:	27000015 	stw	fp,0(r4)
    8088:	003e5d06 	br	7a00 <_dtoa_r+0xd0>
    808c:	d9800d17 	ldw	r6,52(sp)
    8090:	00c20034 	movhi	r3,2048
    8094:	18c06804 	addi	r3,r3,416
    8098:	d9001217 	ldw	r4,72(sp)
    809c:	300490fa 	slli	r2,r6,3
    80a0:	d9401317 	ldw	r5,76(sp)
    80a4:	10c5883a 	add	r2,r2,r3
    80a8:	12000017 	ldw	r8,0(r2)
    80ac:	12400117 	ldw	r9,4(r2)
    80b0:	400d883a 	mov	r6,r8
    80b4:	480f883a 	mov	r7,r9
    80b8:	000dfbc0 	call	dfbc <__ltdf2>
    80bc:	1000030e 	bge	r2,zero,80cc <_dtoa_r+0x79c>
    80c0:	d8800d17 	ldw	r2,52(sp)
    80c4:	10bfffc4 	addi	r2,r2,-1
    80c8:	d8800d15 	stw	r2,52(sp)
    80cc:	d8000c15 	stw	zero,48(sp)
    80d0:	003ea806 	br	7b74 <_dtoa_r+0x244>
    80d4:	d9000b17 	ldw	r4,44(sp)
    80d8:	202cc03a 	cmpne	r22,r4,zero
    80dc:	b000c71e 	bne	r22,zero,83fc <_dtoa_r+0xacc>
    80e0:	dc001117 	ldw	r16,68(sp)
    80e4:	dc801017 	ldw	r18,64(sp)
    80e8:	0027883a 	mov	r19,zero
    80ec:	04000b0e 	bge	zero,r16,811c <_dtoa_r+0x7ec>
    80f0:	d8c00a17 	ldw	r3,40(sp)
    80f4:	00c0090e 	bge	zero,r3,811c <_dtoa_r+0x7ec>
    80f8:	8005883a 	mov	r2,r16
    80fc:	1c011316 	blt	r3,r16,854c <_dtoa_r+0xc1c>
    8100:	d9000a17 	ldw	r4,40(sp)
    8104:	d9801117 	ldw	r6,68(sp)
    8108:	80a1c83a 	sub	r16,r16,r2
    810c:	2089c83a 	sub	r4,r4,r2
    8110:	308dc83a 	sub	r6,r6,r2
    8114:	d9000a15 	stw	r4,40(sp)
    8118:	d9801115 	stw	r6,68(sp)
    811c:	d8801017 	ldw	r2,64(sp)
    8120:	0080150e 	bge	zero,r2,8178 <_dtoa_r+0x848>
    8124:	d8c00b17 	ldw	r3,44(sp)
    8128:	1805003a 	cmpeq	r2,r3,zero
    812c:	1001c91e 	bne	r2,zero,8854 <_dtoa_r+0xf24>
    8130:	04800e0e 	bge	zero,r18,816c <_dtoa_r+0x83c>
    8134:	d9001617 	ldw	r4,88(sp)
    8138:	980b883a 	mov	r5,r19
    813c:	900d883a 	mov	r6,r18
    8140:	000b7400 	call	b740 <__pow5mult>
    8144:	d9001617 	ldw	r4,88(sp)
    8148:	d9800717 	ldw	r6,28(sp)
    814c:	100b883a 	mov	r5,r2
    8150:	1027883a 	mov	r19,r2
    8154:	000b41c0 	call	b41c <__multiply>
    8158:	d9001617 	ldw	r4,88(sp)
    815c:	d9400717 	ldw	r5,28(sp)
    8160:	1023883a 	mov	r17,r2
    8164:	000a98c0 	call	a98c <_Bfree>
    8168:	dc400715 	stw	r17,28(sp)
    816c:	d9001017 	ldw	r4,64(sp)
    8170:	248dc83a 	sub	r6,r4,r18
    8174:	30010e1e 	bne	r6,zero,85b0 <_dtoa_r+0xc80>
    8178:	d9001617 	ldw	r4,88(sp)
    817c:	04400044 	movi	r17,1
    8180:	880b883a 	mov	r5,r17
    8184:	000b6040 	call	b604 <__i2b>
    8188:	d9800917 	ldw	r6,36(sp)
    818c:	1025883a 	mov	r18,r2
    8190:	0180040e 	bge	zero,r6,81a4 <_dtoa_r+0x874>
    8194:	d9001617 	ldw	r4,88(sp)
    8198:	100b883a 	mov	r5,r2
    819c:	000b7400 	call	b740 <__pow5mult>
    81a0:	1025883a 	mov	r18,r2
    81a4:	d8801717 	ldw	r2,92(sp)
    81a8:	8880f30e 	bge	r17,r2,8578 <_dtoa_r+0xc48>
    81ac:	0023883a 	mov	r17,zero
    81b0:	d9800917 	ldw	r6,36(sp)
    81b4:	30019e1e 	bne	r6,zero,8830 <_dtoa_r+0xf00>
    81b8:	00c00044 	movi	r3,1
    81bc:	d9000a17 	ldw	r4,40(sp)
    81c0:	20c5883a 	add	r2,r4,r3
    81c4:	10c007cc 	andi	r3,r2,31
    81c8:	1800841e 	bne	r3,zero,83dc <_dtoa_r+0xaac>
    81cc:	00800704 	movi	r2,28
    81d0:	d9000a17 	ldw	r4,40(sp)
    81d4:	d9801117 	ldw	r6,68(sp)
    81d8:	80a1883a 	add	r16,r16,r2
    81dc:	2089883a 	add	r4,r4,r2
    81e0:	308d883a 	add	r6,r6,r2
    81e4:	d9000a15 	stw	r4,40(sp)
    81e8:	d9801115 	stw	r6,68(sp)
    81ec:	d8801117 	ldw	r2,68(sp)
    81f0:	0080050e 	bge	zero,r2,8208 <_dtoa_r+0x8d8>
    81f4:	d9400717 	ldw	r5,28(sp)
    81f8:	d9001617 	ldw	r4,88(sp)
    81fc:	100d883a 	mov	r6,r2
    8200:	000b2d00 	call	b2d0 <__lshift>
    8204:	d8800715 	stw	r2,28(sp)
    8208:	d8c00a17 	ldw	r3,40(sp)
    820c:	00c0050e 	bge	zero,r3,8224 <_dtoa_r+0x8f4>
    8210:	d9001617 	ldw	r4,88(sp)
    8214:	900b883a 	mov	r5,r18
    8218:	180d883a 	mov	r6,r3
    821c:	000b2d00 	call	b2d0 <__lshift>
    8220:	1025883a 	mov	r18,r2
    8224:	d9000c17 	ldw	r4,48(sp)
    8228:	2005003a 	cmpeq	r2,r4,zero
    822c:	10016f26 	beq	r2,zero,87ec <_dtoa_r+0xebc>
    8230:	d9000f17 	ldw	r4,60(sp)
    8234:	0102170e 	bge	zero,r4,8a94 <_dtoa_r+0x1164>
    8238:	d9800b17 	ldw	r6,44(sp)
    823c:	3005003a 	cmpeq	r2,r6,zero
    8240:	1000881e 	bne	r2,zero,8464 <_dtoa_r+0xb34>
    8244:	0400050e 	bge	zero,r16,825c <_dtoa_r+0x92c>
    8248:	d9001617 	ldw	r4,88(sp)
    824c:	980b883a 	mov	r5,r19
    8250:	800d883a 	mov	r6,r16
    8254:	000b2d00 	call	b2d0 <__lshift>
    8258:	1027883a 	mov	r19,r2
    825c:	8804c03a 	cmpne	r2,r17,zero
    8260:	1002541e 	bne	r2,zero,8bb4 <_dtoa_r+0x1284>
    8264:	980b883a 	mov	r5,r19
    8268:	dd800517 	ldw	r22,20(sp)
    826c:	dcc00615 	stw	r19,24(sp)
    8270:	a700004c 	andi	fp,r20,1
    8274:	2827883a 	mov	r19,r5
    8278:	d9000717 	ldw	r4,28(sp)
    827c:	900b883a 	mov	r5,r18
    8280:	00077180 	call	7718 <quorem>
    8284:	d9000717 	ldw	r4,28(sp)
    8288:	d9400617 	ldw	r5,24(sp)
    828c:	1023883a 	mov	r17,r2
    8290:	8dc00c04 	addi	r23,r17,48
    8294:	000aae80 	call	aae8 <__mcmp>
    8298:	d9001617 	ldw	r4,88(sp)
    829c:	900b883a 	mov	r5,r18
    82a0:	980d883a 	mov	r6,r19
    82a4:	1029883a 	mov	r20,r2
    82a8:	000b1440 	call	b144 <__mdiff>
    82ac:	102b883a 	mov	r21,r2
    82b0:	10800317 	ldw	r2,12(r2)
    82b4:	1001281e 	bne	r2,zero,8758 <_dtoa_r+0xe28>
    82b8:	d9000717 	ldw	r4,28(sp)
    82bc:	a80b883a 	mov	r5,r21
    82c0:	000aae80 	call	aae8 <__mcmp>
    82c4:	d9001617 	ldw	r4,88(sp)
    82c8:	1021883a 	mov	r16,r2
    82cc:	a80b883a 	mov	r5,r21
    82d0:	000a98c0 	call	a98c <_Bfree>
    82d4:	8000041e 	bne	r16,zero,82e8 <_dtoa_r+0x9b8>
    82d8:	d8801717 	ldw	r2,92(sp)
    82dc:	1000021e 	bne	r2,zero,82e8 <_dtoa_r+0x9b8>
    82e0:	e004c03a 	cmpne	r2,fp,zero
    82e4:	10011726 	beq	r2,zero,8744 <_dtoa_r+0xe14>
    82e8:	a0010616 	blt	r20,zero,8704 <_dtoa_r+0xdd4>
    82ec:	a000041e 	bne	r20,zero,8300 <_dtoa_r+0x9d0>
    82f0:	d8c01717 	ldw	r3,92(sp)
    82f4:	1800021e 	bne	r3,zero,8300 <_dtoa_r+0x9d0>
    82f8:	e004c03a 	cmpne	r2,fp,zero
    82fc:	10010126 	beq	r2,zero,8704 <_dtoa_r+0xdd4>
    8300:	04023d16 	blt	zero,r16,8bf8 <_dtoa_r+0x12c8>
    8304:	b5c00005 	stb	r23,0(r22)
    8308:	d9800517 	ldw	r6,20(sp)
    830c:	d9000f17 	ldw	r4,60(sp)
    8310:	b5800044 	addi	r22,r22,1
    8314:	3105883a 	add	r2,r6,r4
    8318:	b0806526 	beq	r22,r2,84b0 <_dtoa_r+0xb80>
    831c:	d9400717 	ldw	r5,28(sp)
    8320:	d9001617 	ldw	r4,88(sp)
    8324:	01800284 	movi	r6,10
    8328:	000f883a 	mov	r7,zero
    832c:	000b6400 	call	b640 <__multadd>
    8330:	d8800715 	stw	r2,28(sp)
    8334:	d8800617 	ldw	r2,24(sp)
    8338:	14c10c26 	beq	r2,r19,876c <_dtoa_r+0xe3c>
    833c:	d9400617 	ldw	r5,24(sp)
    8340:	d9001617 	ldw	r4,88(sp)
    8344:	01800284 	movi	r6,10
    8348:	000f883a 	mov	r7,zero
    834c:	000b6400 	call	b640 <__multadd>
    8350:	d9001617 	ldw	r4,88(sp)
    8354:	980b883a 	mov	r5,r19
    8358:	01800284 	movi	r6,10
    835c:	000f883a 	mov	r7,zero
    8360:	d8800615 	stw	r2,24(sp)
    8364:	000b6400 	call	b640 <__multadd>
    8368:	1027883a 	mov	r19,r2
    836c:	003fc206 	br	8278 <_dtoa_r+0x948>
    8370:	2445c83a 	sub	r2,r4,r17
    8374:	a088983a 	sll	r4,r20,r2
    8378:	003e4b06 	br	7ca8 <_dtoa_r+0x378>
    837c:	01bfffc4 	movi	r6,-1
    8380:	00800044 	movi	r2,1
    8384:	d9800e15 	stw	r6,56(sp)
    8388:	d9800f15 	stw	r6,60(sp)
    838c:	d8800b15 	stw	r2,44(sp)
    8390:	d8c01617 	ldw	r3,88(sp)
    8394:	008005c4 	movi	r2,23
    8398:	18001115 	stw	zero,68(r3)
    839c:	1580082e 	bgeu	r2,r22,83c0 <_dtoa_r+0xa90>
    83a0:	00c00104 	movi	r3,4
    83a4:	0009883a 	mov	r4,zero
    83a8:	18c7883a 	add	r3,r3,r3
    83ac:	18800504 	addi	r2,r3,20
    83b0:	21000044 	addi	r4,r4,1
    83b4:	b0bffc2e 	bgeu	r22,r2,83a8 <_dtoa_r+0xa78>
    83b8:	d9801617 	ldw	r6,88(sp)
    83bc:	31001115 	stw	r4,68(r6)
    83c0:	dc000f17 	ldw	r16,60(sp)
    83c4:	003e4b06 	br	7cf4 <_dtoa_r+0x3c4>
    83c8:	d9801717 	ldw	r6,92(sp)
    83cc:	0023883a 	mov	r17,zero
    83d0:	31bfff04 	addi	r6,r6,-4
    83d4:	d9801715 	stw	r6,92(sp)
    83d8:	003df806 	br	7bbc <_dtoa_r+0x28c>
    83dc:	00800804 	movi	r2,32
    83e0:	10c9c83a 	sub	r4,r2,r3
    83e4:	00c00104 	movi	r3,4
    83e8:	19005a16 	blt	r3,r4,8554 <_dtoa_r+0xc24>
    83ec:	008000c4 	movi	r2,3
    83f0:	113f7e16 	blt	r2,r4,81ec <_dtoa_r+0x8bc>
    83f4:	20800704 	addi	r2,r4,28
    83f8:	003f7506 	br	81d0 <_dtoa_r+0x8a0>
    83fc:	d9801717 	ldw	r6,92(sp)
    8400:	00800044 	movi	r2,1
    8404:	1180a10e 	bge	r2,r6,868c <_dtoa_r+0xd5c>
    8408:	d9800f17 	ldw	r6,60(sp)
    840c:	d8c01017 	ldw	r3,64(sp)
    8410:	30bfffc4 	addi	r2,r6,-1
    8414:	1881c616 	blt	r3,r2,8b30 <_dtoa_r+0x1200>
    8418:	18a5c83a 	sub	r18,r3,r2
    841c:	d8800f17 	ldw	r2,60(sp)
    8420:	10026216 	blt	r2,zero,8dac <_dtoa_r+0x147c>
    8424:	dc001117 	ldw	r16,68(sp)
    8428:	1007883a 	mov	r3,r2
    842c:	d9800a17 	ldw	r6,40(sp)
    8430:	d8801117 	ldw	r2,68(sp)
    8434:	d9001617 	ldw	r4,88(sp)
    8438:	30cd883a 	add	r6,r6,r3
    843c:	10c5883a 	add	r2,r2,r3
    8440:	01400044 	movi	r5,1
    8444:	d9800a15 	stw	r6,40(sp)
    8448:	d8801115 	stw	r2,68(sp)
    844c:	000b6040 	call	b604 <__i2b>
    8450:	1027883a 	mov	r19,r2
    8454:	003f2506 	br	80ec <_dtoa_r+0x7bc>
    8458:	00c20034 	movhi	r3,2048
    845c:	18c04a04 	addi	r3,r3,296
    8460:	003d6706 	br	7a00 <_dtoa_r+0xd0>
    8464:	dd800517 	ldw	r22,20(sp)
    8468:	04000044 	movi	r16,1
    846c:	00000706 	br	848c <_dtoa_r+0xb5c>
    8470:	d9400717 	ldw	r5,28(sp)
    8474:	d9001617 	ldw	r4,88(sp)
    8478:	01800284 	movi	r6,10
    847c:	000f883a 	mov	r7,zero
    8480:	000b6400 	call	b640 <__multadd>
    8484:	d8800715 	stw	r2,28(sp)
    8488:	84000044 	addi	r16,r16,1
    848c:	d9000717 	ldw	r4,28(sp)
    8490:	900b883a 	mov	r5,r18
    8494:	00077180 	call	7718 <quorem>
    8498:	15c00c04 	addi	r23,r2,48
    849c:	b5c00005 	stb	r23,0(r22)
    84a0:	d8c00f17 	ldw	r3,60(sp)
    84a4:	b5800044 	addi	r22,r22,1
    84a8:	80fff116 	blt	r16,r3,8470 <_dtoa_r+0xb40>
    84ac:	d8000615 	stw	zero,24(sp)
    84b0:	d9400717 	ldw	r5,28(sp)
    84b4:	d9001617 	ldw	r4,88(sp)
    84b8:	01800044 	movi	r6,1
    84bc:	000b2d00 	call	b2d0 <__lshift>
    84c0:	1009883a 	mov	r4,r2
    84c4:	900b883a 	mov	r5,r18
    84c8:	d8800715 	stw	r2,28(sp)
    84cc:	000aae80 	call	aae8 <__mcmp>
    84d0:	00803c0e 	bge	zero,r2,85c4 <_dtoa_r+0xc94>
    84d4:	b009883a 	mov	r4,r22
    84d8:	213fffc4 	addi	r4,r4,-1
    84dc:	21400003 	ldbu	r5,0(r4)
    84e0:	00800e44 	movi	r2,57
    84e4:	28c03fcc 	andi	r3,r5,255
    84e8:	18c0201c 	xori	r3,r3,128
    84ec:	18ffe004 	addi	r3,r3,-128
    84f0:	1881981e 	bne	r3,r2,8b54 <_dtoa_r+0x1224>
    84f4:	d9800517 	ldw	r6,20(sp)
    84f8:	21bff71e 	bne	r4,r6,84d8 <_dtoa_r+0xba8>
    84fc:	d8800d17 	ldw	r2,52(sp)
    8500:	37000044 	addi	fp,r6,1
    8504:	10800044 	addi	r2,r2,1
    8508:	d8800d15 	stw	r2,52(sp)
    850c:	00800c44 	movi	r2,49
    8510:	30800005 	stb	r2,0(r6)
    8514:	d9001617 	ldw	r4,88(sp)
    8518:	900b883a 	mov	r5,r18
    851c:	000a98c0 	call	a98c <_Bfree>
    8520:	983ecd26 	beq	r19,zero,8058 <_dtoa_r+0x728>
    8524:	d8c00617 	ldw	r3,24(sp)
    8528:	18000426 	beq	r3,zero,853c <_dtoa_r+0xc0c>
    852c:	1cc00326 	beq	r3,r19,853c <_dtoa_r+0xc0c>
    8530:	d9001617 	ldw	r4,88(sp)
    8534:	180b883a 	mov	r5,r3
    8538:	000a98c0 	call	a98c <_Bfree>
    853c:	d9001617 	ldw	r4,88(sp)
    8540:	980b883a 	mov	r5,r19
    8544:	000a98c0 	call	a98c <_Bfree>
    8548:	003ec306 	br	8058 <_dtoa_r+0x728>
    854c:	1805883a 	mov	r2,r3
    8550:	003eeb06 	br	8100 <_dtoa_r+0x7d0>
    8554:	d9800a17 	ldw	r6,40(sp)
    8558:	d8c01117 	ldw	r3,68(sp)
    855c:	20bfff04 	addi	r2,r4,-4
    8560:	308d883a 	add	r6,r6,r2
    8564:	1887883a 	add	r3,r3,r2
    8568:	80a1883a 	add	r16,r16,r2
    856c:	d9800a15 	stw	r6,40(sp)
    8570:	d8c01115 	stw	r3,68(sp)
    8574:	003f1d06 	br	81ec <_dtoa_r+0x8bc>
    8578:	a03f0c1e 	bne	r20,zero,81ac <_dtoa_r+0x87c>
    857c:	00800434 	movhi	r2,16
    8580:	10bfffc4 	addi	r2,r2,-1
    8584:	a884703a 	and	r2,r21,r2
    8588:	103f081e 	bne	r2,zero,81ac <_dtoa_r+0x87c>
    858c:	a89ffc2c 	andhi	r2,r21,32752
    8590:	103f0626 	beq	r2,zero,81ac <_dtoa_r+0x87c>
    8594:	d8c01117 	ldw	r3,68(sp)
    8598:	d9000a17 	ldw	r4,40(sp)
    859c:	18c00044 	addi	r3,r3,1
    85a0:	21000044 	addi	r4,r4,1
    85a4:	d8c01115 	stw	r3,68(sp)
    85a8:	d9000a15 	stw	r4,40(sp)
    85ac:	003f0006 	br	81b0 <_dtoa_r+0x880>
    85b0:	d9400717 	ldw	r5,28(sp)
    85b4:	d9001617 	ldw	r4,88(sp)
    85b8:	000b7400 	call	b740 <__pow5mult>
    85bc:	d8800715 	stw	r2,28(sp)
    85c0:	003eed06 	br	8178 <_dtoa_r+0x848>
    85c4:	1000021e 	bne	r2,zero,85d0 <_dtoa_r+0xca0>
    85c8:	b880004c 	andi	r2,r23,1
    85cc:	103fc11e 	bne	r2,zero,84d4 <_dtoa_r+0xba4>
    85d0:	b5bfffc4 	addi	r22,r22,-1
    85d4:	b0c00007 	ldb	r3,0(r22)
    85d8:	00800c04 	movi	r2,48
    85dc:	18bffc26 	beq	r3,r2,85d0 <_dtoa_r+0xca0>
    85e0:	b7000044 	addi	fp,r22,1
    85e4:	003fcb06 	br	8514 <_dtoa_r+0xbe4>
    85e8:	d9800d17 	ldw	r6,52(sp)
    85ec:	018fc83a 	sub	r7,zero,r6
    85f0:	3801f726 	beq	r7,zero,8dd0 <_dtoa_r+0x14a0>
    85f4:	398003cc 	andi	r6,r7,15
    85f8:	300c90fa 	slli	r6,r6,3
    85fc:	01420034 	movhi	r5,2048
    8600:	29406804 	addi	r5,r5,416
    8604:	d9001217 	ldw	r4,72(sp)
    8608:	314d883a 	add	r6,r6,r5
    860c:	30c00117 	ldw	r3,4(r6)
    8610:	30800017 	ldw	r2,0(r6)
    8614:	d9401317 	ldw	r5,76(sp)
    8618:	3821d13a 	srai	r16,r7,4
    861c:	100d883a 	mov	r6,r2
    8620:	180f883a 	mov	r7,r3
    8624:	000d7800 	call	d780 <__muldf3>
    8628:	1011883a 	mov	r8,r2
    862c:	1813883a 	mov	r9,r3
    8630:	1029883a 	mov	r20,r2
    8634:	182b883a 	mov	r21,r3
    8638:	8001e526 	beq	r16,zero,8dd0 <_dtoa_r+0x14a0>
    863c:	05800084 	movi	r22,2
    8640:	04420034 	movhi	r17,2048
    8644:	8c409a04 	addi	r17,r17,616
    8648:	8080004c 	andi	r2,r16,1
    864c:	1005003a 	cmpeq	r2,r2,zero
    8650:	1000081e 	bne	r2,zero,8674 <_dtoa_r+0xd44>
    8654:	89800017 	ldw	r6,0(r17)
    8658:	89c00117 	ldw	r7,4(r17)
    865c:	480b883a 	mov	r5,r9
    8660:	4009883a 	mov	r4,r8
    8664:	000d7800 	call	d780 <__muldf3>
    8668:	1011883a 	mov	r8,r2
    866c:	b5800044 	addi	r22,r22,1
    8670:	1813883a 	mov	r9,r3
    8674:	8021d07a 	srai	r16,r16,1
    8678:	8c400204 	addi	r17,r17,8
    867c:	803ff21e 	bne	r16,zero,8648 <_dtoa_r+0xd18>
    8680:	4029883a 	mov	r20,r8
    8684:	482b883a 	mov	r21,r9
    8688:	003dca06 	br	7db4 <_dtoa_r+0x484>
    868c:	d9000817 	ldw	r4,32(sp)
    8690:	2005003a 	cmpeq	r2,r4,zero
    8694:	1001f61e 	bne	r2,zero,8e70 <_dtoa_r+0x1540>
    8698:	dc001117 	ldw	r16,68(sp)
    869c:	dc801017 	ldw	r18,64(sp)
    86a0:	18c10cc4 	addi	r3,r3,1075
    86a4:	003f6106 	br	842c <_dtoa_r+0xafc>
    86a8:	d8000b15 	stw	zero,44(sp)
    86ac:	d9802617 	ldw	r6,152(sp)
    86b0:	d8c00d17 	ldw	r3,52(sp)
    86b4:	30800044 	addi	r2,r6,1
    86b8:	18ad883a 	add	r22,r3,r2
    86bc:	b13fffc4 	addi	r4,r22,-1
    86c0:	d9000e15 	stw	r4,56(sp)
    86c4:	0581f60e 	bge	zero,r22,8ea0 <_dtoa_r+0x1570>
    86c8:	dd800f15 	stw	r22,60(sp)
    86cc:	003f3006 	br	8390 <_dtoa_r+0xa60>
    86d0:	d8000b15 	stw	zero,44(sp)
    86d4:	d9002617 	ldw	r4,152(sp)
    86d8:	0101eb0e 	bge	zero,r4,8e88 <_dtoa_r+0x1558>
    86dc:	202d883a 	mov	r22,r4
    86e0:	d9000e15 	stw	r4,56(sp)
    86e4:	d9000f15 	stw	r4,60(sp)
    86e8:	003f2906 	br	8390 <_dtoa_r+0xa60>
    86ec:	01800044 	movi	r6,1
    86f0:	d9800b15 	stw	r6,44(sp)
    86f4:	003ff706 	br	86d4 <_dtoa_r+0xda4>
    86f8:	01000044 	movi	r4,1
    86fc:	d9000b15 	stw	r4,44(sp)
    8700:	003fea06 	br	86ac <_dtoa_r+0xd7c>
    8704:	04000c0e 	bge	zero,r16,8738 <_dtoa_r+0xe08>
    8708:	d9400717 	ldw	r5,28(sp)
    870c:	d9001617 	ldw	r4,88(sp)
    8710:	01800044 	movi	r6,1
    8714:	000b2d00 	call	b2d0 <__lshift>
    8718:	1009883a 	mov	r4,r2
    871c:	900b883a 	mov	r5,r18
    8720:	d8800715 	stw	r2,28(sp)
    8724:	000aae80 	call	aae8 <__mcmp>
    8728:	0081e00e 	bge	zero,r2,8eac <_dtoa_r+0x157c>
    872c:	bdc00044 	addi	r23,r23,1
    8730:	00800e84 	movi	r2,58
    8734:	b881a226 	beq	r23,r2,8dc0 <_dtoa_r+0x1490>
    8738:	b7000044 	addi	fp,r22,1
    873c:	b5c00005 	stb	r23,0(r22)
    8740:	003f7406 	br	8514 <_dtoa_r+0xbe4>
    8744:	00800e44 	movi	r2,57
    8748:	b8819d26 	beq	r23,r2,8dc0 <_dtoa_r+0x1490>
    874c:	053ffa0e 	bge	zero,r20,8738 <_dtoa_r+0xe08>
    8750:	8dc00c44 	addi	r23,r17,49
    8754:	003ff806 	br	8738 <_dtoa_r+0xe08>
    8758:	d9001617 	ldw	r4,88(sp)
    875c:	a80b883a 	mov	r5,r21
    8760:	04000044 	movi	r16,1
    8764:	000a98c0 	call	a98c <_Bfree>
    8768:	003edf06 	br	82e8 <_dtoa_r+0x9b8>
    876c:	d9001617 	ldw	r4,88(sp)
    8770:	980b883a 	mov	r5,r19
    8774:	01800284 	movi	r6,10
    8778:	000f883a 	mov	r7,zero
    877c:	000b6400 	call	b640 <__multadd>
    8780:	1027883a 	mov	r19,r2
    8784:	d8800615 	stw	r2,24(sp)
    8788:	003ebb06 	br	8278 <_dtoa_r+0x948>
    878c:	d9801117 	ldw	r6,68(sp)
    8790:	d8800d17 	ldw	r2,52(sp)
    8794:	d8000915 	stw	zero,36(sp)
    8798:	308dc83a 	sub	r6,r6,r2
    879c:	0087c83a 	sub	r3,zero,r2
    87a0:	d9801115 	stw	r6,68(sp)
    87a4:	d8c01015 	stw	r3,64(sp)
    87a8:	003cfe06 	br	7ba4 <_dtoa_r+0x274>
    87ac:	018dc83a 	sub	r6,zero,r6
    87b0:	d9801115 	stw	r6,68(sp)
    87b4:	d8000a15 	stw	zero,40(sp)
    87b8:	003cf306 	br	7b88 <_dtoa_r+0x258>
    87bc:	d9000d17 	ldw	r4,52(sp)
    87c0:	000e0440 	call	e044 <__floatsidf>
    87c4:	880b883a 	mov	r5,r17
    87c8:	8009883a 	mov	r4,r16
    87cc:	180f883a 	mov	r7,r3
    87d0:	100d883a 	mov	r6,r2
    87d4:	000de240 	call	de24 <__nedf2>
    87d8:	103ce126 	beq	r2,zero,7b60 <_dtoa_r+0x230>
    87dc:	d9800d17 	ldw	r6,52(sp)
    87e0:	31bfffc4 	addi	r6,r6,-1
    87e4:	d9800d15 	stw	r6,52(sp)
    87e8:	003cdd06 	br	7b60 <_dtoa_r+0x230>
    87ec:	d9000717 	ldw	r4,28(sp)
    87f0:	900b883a 	mov	r5,r18
    87f4:	000aae80 	call	aae8 <__mcmp>
    87f8:	103e8d0e 	bge	r2,zero,8230 <_dtoa_r+0x900>
    87fc:	d9400717 	ldw	r5,28(sp)
    8800:	d9001617 	ldw	r4,88(sp)
    8804:	01800284 	movi	r6,10
    8808:	000f883a 	mov	r7,zero
    880c:	000b6400 	call	b640 <__multadd>
    8810:	d9800d17 	ldw	r6,52(sp)
    8814:	d8800715 	stw	r2,28(sp)
    8818:	31bfffc4 	addi	r6,r6,-1
    881c:	d9800d15 	stw	r6,52(sp)
    8820:	b001a71e 	bne	r22,zero,8ec0 <_dtoa_r+0x1590>
    8824:	d8800e17 	ldw	r2,56(sp)
    8828:	d8800f15 	stw	r2,60(sp)
    882c:	003e8006 	br	8230 <_dtoa_r+0x900>
    8830:	90800417 	ldw	r2,16(r18)
    8834:	1085883a 	add	r2,r2,r2
    8838:	1085883a 	add	r2,r2,r2
    883c:	1485883a 	add	r2,r2,r18
    8840:	11000417 	ldw	r4,16(r2)
    8844:	000a9b40 	call	a9b4 <__hi0bits>
    8848:	00c00804 	movi	r3,32
    884c:	1887c83a 	sub	r3,r3,r2
    8850:	003e5a06 	br	81bc <_dtoa_r+0x88c>
    8854:	d9400717 	ldw	r5,28(sp)
    8858:	d9801017 	ldw	r6,64(sp)
    885c:	d9001617 	ldw	r4,88(sp)
    8860:	000b7400 	call	b740 <__pow5mult>
    8864:	d8800715 	stw	r2,28(sp)
    8868:	003e4306 	br	8178 <_dtoa_r+0x848>
    886c:	d9800f17 	ldw	r6,60(sp)
    8870:	d8800d17 	ldw	r2,52(sp)
    8874:	d9800315 	stw	r6,12(sp)
    8878:	d8800415 	stw	r2,16(sp)
    887c:	d8c00b17 	ldw	r3,44(sp)
    8880:	1805003a 	cmpeq	r2,r3,zero
    8884:	1000e21e 	bne	r2,zero,8c10 <_dtoa_r+0x12e0>
    8888:	d9000317 	ldw	r4,12(sp)
    888c:	0005883a 	mov	r2,zero
    8890:	00cff834 	movhi	r3,16352
    8894:	200c90fa 	slli	r6,r4,3
    8898:	01020034 	movhi	r4,2048
    889c:	21006804 	addi	r4,r4,416
    88a0:	180b883a 	mov	r5,r3
    88a4:	310d883a 	add	r6,r6,r4
    88a8:	327fff17 	ldw	r9,-4(r6)
    88ac:	323ffe17 	ldw	r8,-8(r6)
    88b0:	1009883a 	mov	r4,r2
    88b4:	480f883a 	mov	r7,r9
    88b8:	400d883a 	mov	r6,r8
    88bc:	000db440 	call	db44 <__divdf3>
    88c0:	180b883a 	mov	r5,r3
    88c4:	b00d883a 	mov	r6,r22
    88c8:	b80f883a 	mov	r7,r23
    88cc:	1009883a 	mov	r4,r2
    88d0:	000d68c0 	call	d68c <__subdf3>
    88d4:	a80b883a 	mov	r5,r21
    88d8:	a009883a 	mov	r4,r20
    88dc:	d8c01915 	stw	r3,100(sp)
    88e0:	d8801815 	stw	r2,96(sp)
    88e4:	000e13c0 	call	e13c <__fixdfsi>
    88e8:	1009883a 	mov	r4,r2
    88ec:	1027883a 	mov	r19,r2
    88f0:	000e0440 	call	e044 <__floatsidf>
    88f4:	a80b883a 	mov	r5,r21
    88f8:	a009883a 	mov	r4,r20
    88fc:	180f883a 	mov	r7,r3
    8900:	100d883a 	mov	r6,r2
    8904:	000d68c0 	call	d68c <__subdf3>
    8908:	d9801817 	ldw	r6,96(sp)
    890c:	1823883a 	mov	r17,r3
    8910:	d8801415 	stw	r2,80(sp)
    8914:	302d883a 	mov	r22,r6
    8918:	d9800517 	ldw	r6,20(sp)
    891c:	9cc00c04 	addi	r19,r19,48
    8920:	dc401515 	stw	r17,84(sp)
    8924:	d8c01917 	ldw	r3,100(sp)
    8928:	34c00005 	stb	r19,0(r6)
    892c:	d8800517 	ldw	r2,20(sp)
    8930:	d9401917 	ldw	r5,100(sp)
    8934:	d9801417 	ldw	r6,80(sp)
    8938:	b009883a 	mov	r4,r22
    893c:	880f883a 	mov	r7,r17
    8940:	182f883a 	mov	r23,r3
    8944:	17000044 	addi	fp,r2,1
    8948:	000deac0 	call	deac <__gtdf2>
    894c:	00804e16 	blt	zero,r2,8a88 <_dtoa_r+0x1158>
    8950:	d9801417 	ldw	r6,80(sp)
    8954:	0005883a 	mov	r2,zero
    8958:	00cffc34 	movhi	r3,16368
    895c:	180b883a 	mov	r5,r3
    8960:	880f883a 	mov	r7,r17
    8964:	1009883a 	mov	r4,r2
    8968:	000d68c0 	call	d68c <__subdf3>
    896c:	d9401917 	ldw	r5,100(sp)
    8970:	180f883a 	mov	r7,r3
    8974:	b009883a 	mov	r4,r22
    8978:	100d883a 	mov	r6,r2
    897c:	000deac0 	call	deac <__gtdf2>
    8980:	00bda216 	blt	zero,r2,800c <_dtoa_r+0x6dc>
    8984:	d8c00317 	ldw	r3,12(sp)
    8988:	00800044 	movi	r2,1
    898c:	10c01216 	blt	r2,r3,89d8 <_dtoa_r+0x10a8>
    8990:	003d4506 	br	7ea8 <_dtoa_r+0x578>
    8994:	d9801417 	ldw	r6,80(sp)
    8998:	0005883a 	mov	r2,zero
    899c:	00cffc34 	movhi	r3,16368
    89a0:	180b883a 	mov	r5,r3
    89a4:	880f883a 	mov	r7,r17
    89a8:	1009883a 	mov	r4,r2
    89ac:	000d68c0 	call	d68c <__subdf3>
    89b0:	d9c01b17 	ldw	r7,108(sp)
    89b4:	180b883a 	mov	r5,r3
    89b8:	1009883a 	mov	r4,r2
    89bc:	b00d883a 	mov	r6,r22
    89c0:	000dfbc0 	call	dfbc <__ltdf2>
    89c4:	103d9116 	blt	r2,zero,800c <_dtoa_r+0x6dc>
    89c8:	d9800517 	ldw	r6,20(sp)
    89cc:	d9000317 	ldw	r4,12(sp)
    89d0:	3105883a 	add	r2,r6,r4
    89d4:	e0bd3426 	beq	fp,r2,7ea8 <_dtoa_r+0x578>
    89d8:	04500934 	movhi	r17,16420
    89dc:	0021883a 	mov	r16,zero
    89e0:	b80b883a 	mov	r5,r23
    89e4:	b009883a 	mov	r4,r22
    89e8:	800d883a 	mov	r6,r16
    89ec:	880f883a 	mov	r7,r17
    89f0:	000d7800 	call	d780 <__muldf3>
    89f4:	d9401517 	ldw	r5,84(sp)
    89f8:	d9001417 	ldw	r4,80(sp)
    89fc:	880f883a 	mov	r7,r17
    8a00:	000d883a 	mov	r6,zero
    8a04:	d8801a15 	stw	r2,104(sp)
    8a08:	d8c01b15 	stw	r3,108(sp)
    8a0c:	000d7800 	call	d780 <__muldf3>
    8a10:	180b883a 	mov	r5,r3
    8a14:	1009883a 	mov	r4,r2
    8a18:	1823883a 	mov	r17,r3
    8a1c:	1021883a 	mov	r16,r2
    8a20:	000e13c0 	call	e13c <__fixdfsi>
    8a24:	1009883a 	mov	r4,r2
    8a28:	102b883a 	mov	r21,r2
    8a2c:	000e0440 	call	e044 <__floatsidf>
    8a30:	880b883a 	mov	r5,r17
    8a34:	8009883a 	mov	r4,r16
    8a38:	180f883a 	mov	r7,r3
    8a3c:	100d883a 	mov	r6,r2
    8a40:	000d68c0 	call	d68c <__subdf3>
    8a44:	1021883a 	mov	r16,r2
    8a48:	d9001b17 	ldw	r4,108(sp)
    8a4c:	1823883a 	mov	r17,r3
    8a50:	dc001415 	stw	r16,80(sp)
    8a54:	ad400c04 	addi	r21,r21,48
    8a58:	dc401515 	stw	r17,84(sp)
    8a5c:	d8801a17 	ldw	r2,104(sp)
    8a60:	e5400005 	stb	r21,0(fp)
    8a64:	202f883a 	mov	r23,r4
    8a68:	d9c01b17 	ldw	r7,108(sp)
    8a6c:	d9001417 	ldw	r4,80(sp)
    8a70:	880b883a 	mov	r5,r17
    8a74:	100d883a 	mov	r6,r2
    8a78:	102d883a 	mov	r22,r2
    8a7c:	e7000044 	addi	fp,fp,1
    8a80:	000dfbc0 	call	dfbc <__ltdf2>
    8a84:	103fc30e 	bge	r2,zero,8994 <_dtoa_r+0x1064>
    8a88:	d9000417 	ldw	r4,16(sp)
    8a8c:	d9000d15 	stw	r4,52(sp)
    8a90:	003d7106 	br	8058 <_dtoa_r+0x728>
    8a94:	d9801717 	ldw	r6,92(sp)
    8a98:	00800084 	movi	r2,2
    8a9c:	11bde60e 	bge	r2,r6,8238 <_dtoa_r+0x908>
    8aa0:	203cfb1e 	bne	r4,zero,7e90 <_dtoa_r+0x560>
    8aa4:	d9001617 	ldw	r4,88(sp)
    8aa8:	900b883a 	mov	r5,r18
    8aac:	01800144 	movi	r6,5
    8ab0:	000f883a 	mov	r7,zero
    8ab4:	000b6400 	call	b640 <__multadd>
    8ab8:	d9000717 	ldw	r4,28(sp)
    8abc:	100b883a 	mov	r5,r2
    8ac0:	1025883a 	mov	r18,r2
    8ac4:	000aae80 	call	aae8 <__mcmp>
    8ac8:	00bcf10e 	bge	zero,r2,7e90 <_dtoa_r+0x560>
    8acc:	d8c00d17 	ldw	r3,52(sp)
    8ad0:	d9000517 	ldw	r4,20(sp)
    8ad4:	d8000615 	stw	zero,24(sp)
    8ad8:	18c00044 	addi	r3,r3,1
    8adc:	d8c00d15 	stw	r3,52(sp)
    8ae0:	00800c44 	movi	r2,49
    8ae4:	27000044 	addi	fp,r4,1
    8ae8:	20800005 	stb	r2,0(r4)
    8aec:	003e8906 	br	8514 <_dtoa_r+0xbe4>
    8af0:	d8c00517 	ldw	r3,20(sp)
    8af4:	003bc206 	br	7a00 <_dtoa_r+0xd0>
    8af8:	01820034 	movhi	r6,2048
    8afc:	31809a04 	addi	r6,r6,616
    8b00:	30c00917 	ldw	r3,36(r6)
    8b04:	30800817 	ldw	r2,32(r6)
    8b08:	d9001217 	ldw	r4,72(sp)
    8b0c:	d9401317 	ldw	r5,76(sp)
    8b10:	180f883a 	mov	r7,r3
    8b14:	100d883a 	mov	r6,r2
    8b18:	000db440 	call	db44 <__divdf3>
    8b1c:	948003cc 	andi	r18,r18,15
    8b20:	058000c4 	movi	r22,3
    8b24:	1029883a 	mov	r20,r2
    8b28:	182b883a 	mov	r21,r3
    8b2c:	003c8906 	br	7d54 <_dtoa_r+0x424>
    8b30:	d9001017 	ldw	r4,64(sp)
    8b34:	d9800917 	ldw	r6,36(sp)
    8b38:	0025883a 	mov	r18,zero
    8b3c:	1105c83a 	sub	r2,r2,r4
    8b40:	2089883a 	add	r4,r4,r2
    8b44:	308d883a 	add	r6,r6,r2
    8b48:	d9001015 	stw	r4,64(sp)
    8b4c:	d9800915 	stw	r6,36(sp)
    8b50:	003e3206 	br	841c <_dtoa_r+0xaec>
    8b54:	28800044 	addi	r2,r5,1
    8b58:	27000044 	addi	fp,r4,1
    8b5c:	20800005 	stb	r2,0(r4)
    8b60:	003e6c06 	br	8514 <_dtoa_r+0xbe4>
    8b64:	d8800f17 	ldw	r2,60(sp)
    8b68:	00bce016 	blt	zero,r2,7eec <_dtoa_r+0x5bc>
    8b6c:	d9800f17 	ldw	r6,60(sp)
    8b70:	303cc51e 	bne	r6,zero,7e88 <_dtoa_r+0x558>
    8b74:	0005883a 	mov	r2,zero
    8b78:	00d00534 	movhi	r3,16404
    8b7c:	980b883a 	mov	r5,r19
    8b80:	180f883a 	mov	r7,r3
    8b84:	9009883a 	mov	r4,r18
    8b88:	100d883a 	mov	r6,r2
    8b8c:	000d7800 	call	d780 <__muldf3>
    8b90:	180b883a 	mov	r5,r3
    8b94:	a80f883a 	mov	r7,r21
    8b98:	1009883a 	mov	r4,r2
    8b9c:	a00d883a 	mov	r6,r20
    8ba0:	000df340 	call	df34 <__gedf2>
    8ba4:	103cb80e 	bge	r2,zero,7e88 <_dtoa_r+0x558>
    8ba8:	0027883a 	mov	r19,zero
    8bac:	0025883a 	mov	r18,zero
    8bb0:	003fc606 	br	8acc <_dtoa_r+0x119c>
    8bb4:	99400117 	ldw	r5,4(r19)
    8bb8:	d9001617 	ldw	r4,88(sp)
    8bbc:	000af0c0 	call	af0c <_Balloc>
    8bc0:	99800417 	ldw	r6,16(r19)
    8bc4:	11000304 	addi	r4,r2,12
    8bc8:	99400304 	addi	r5,r19,12
    8bcc:	318d883a 	add	r6,r6,r6
    8bd0:	318d883a 	add	r6,r6,r6
    8bd4:	31800204 	addi	r6,r6,8
    8bd8:	1023883a 	mov	r17,r2
    8bdc:	00053dc0 	call	53dc <memcpy>
    8be0:	d9001617 	ldw	r4,88(sp)
    8be4:	880b883a 	mov	r5,r17
    8be8:	01800044 	movi	r6,1
    8bec:	000b2d00 	call	b2d0 <__lshift>
    8bf0:	100b883a 	mov	r5,r2
    8bf4:	003d9c06 	br	8268 <_dtoa_r+0x938>
    8bf8:	00800e44 	movi	r2,57
    8bfc:	b8807026 	beq	r23,r2,8dc0 <_dtoa_r+0x1490>
    8c00:	b8800044 	addi	r2,r23,1
    8c04:	b7000044 	addi	fp,r22,1
    8c08:	b0800005 	stb	r2,0(r22)
    8c0c:	003e4106 	br	8514 <_dtoa_r+0xbe4>
    8c10:	d8800317 	ldw	r2,12(sp)
    8c14:	01820034 	movhi	r6,2048
    8c18:	31806804 	addi	r6,r6,416
    8c1c:	b009883a 	mov	r4,r22
    8c20:	100e90fa 	slli	r7,r2,3
    8c24:	b80b883a 	mov	r5,r23
    8c28:	398f883a 	add	r7,r7,r6
    8c2c:	38bffe17 	ldw	r2,-8(r7)
    8c30:	d9800517 	ldw	r6,20(sp)
    8c34:	38ffff17 	ldw	r3,-4(r7)
    8c38:	37000044 	addi	fp,r6,1
    8c3c:	180f883a 	mov	r7,r3
    8c40:	100d883a 	mov	r6,r2
    8c44:	000d7800 	call	d780 <__muldf3>
    8c48:	a80b883a 	mov	r5,r21
    8c4c:	a009883a 	mov	r4,r20
    8c50:	182f883a 	mov	r23,r3
    8c54:	102d883a 	mov	r22,r2
    8c58:	000e13c0 	call	e13c <__fixdfsi>
    8c5c:	1009883a 	mov	r4,r2
    8c60:	1027883a 	mov	r19,r2
    8c64:	000e0440 	call	e044 <__floatsidf>
    8c68:	a80b883a 	mov	r5,r21
    8c6c:	a009883a 	mov	r4,r20
    8c70:	180f883a 	mov	r7,r3
    8c74:	100d883a 	mov	r6,r2
    8c78:	000d68c0 	call	d68c <__subdf3>
    8c7c:	180b883a 	mov	r5,r3
    8c80:	d8c00517 	ldw	r3,20(sp)
    8c84:	9cc00c04 	addi	r19,r19,48
    8c88:	1009883a 	mov	r4,r2
    8c8c:	1cc00005 	stb	r19,0(r3)
    8c90:	2021883a 	mov	r16,r4
    8c94:	d9000317 	ldw	r4,12(sp)
    8c98:	00800044 	movi	r2,1
    8c9c:	2823883a 	mov	r17,r5
    8ca0:	20802226 	beq	r4,r2,8d2c <_dtoa_r+0x13fc>
    8ca4:	1029883a 	mov	r20,r2
    8ca8:	0005883a 	mov	r2,zero
    8cac:	00d00934 	movhi	r3,16420
    8cb0:	180f883a 	mov	r7,r3
    8cb4:	100d883a 	mov	r6,r2
    8cb8:	880b883a 	mov	r5,r17
    8cbc:	8009883a 	mov	r4,r16
    8cc0:	000d7800 	call	d780 <__muldf3>
    8cc4:	180b883a 	mov	r5,r3
    8cc8:	1009883a 	mov	r4,r2
    8ccc:	1823883a 	mov	r17,r3
    8cd0:	1021883a 	mov	r16,r2
    8cd4:	000e13c0 	call	e13c <__fixdfsi>
    8cd8:	1009883a 	mov	r4,r2
    8cdc:	102b883a 	mov	r21,r2
    8ce0:	000e0440 	call	e044 <__floatsidf>
    8ce4:	880b883a 	mov	r5,r17
    8ce8:	8009883a 	mov	r4,r16
    8cec:	180f883a 	mov	r7,r3
    8cf0:	100d883a 	mov	r6,r2
    8cf4:	000d68c0 	call	d68c <__subdf3>
    8cf8:	180b883a 	mov	r5,r3
    8cfc:	d8c00517 	ldw	r3,20(sp)
    8d00:	1009883a 	mov	r4,r2
    8d04:	ad400c04 	addi	r21,r21,48
    8d08:	1d05883a 	add	r2,r3,r20
    8d0c:	15400005 	stb	r21,0(r2)
    8d10:	2021883a 	mov	r16,r4
    8d14:	d9000317 	ldw	r4,12(sp)
    8d18:	a5000044 	addi	r20,r20,1
    8d1c:	2823883a 	mov	r17,r5
    8d20:	a13fe11e 	bne	r20,r4,8ca8 <_dtoa_r+0x1378>
    8d24:	e505883a 	add	r2,fp,r20
    8d28:	173fffc4 	addi	fp,r2,-1
    8d2c:	0025883a 	mov	r18,zero
    8d30:	04cff834 	movhi	r19,16352
    8d34:	b009883a 	mov	r4,r22
    8d38:	b80b883a 	mov	r5,r23
    8d3c:	900d883a 	mov	r6,r18
    8d40:	980f883a 	mov	r7,r19
    8d44:	000d70c0 	call	d70c <__adddf3>
    8d48:	180b883a 	mov	r5,r3
    8d4c:	1009883a 	mov	r4,r2
    8d50:	800d883a 	mov	r6,r16
    8d54:	880f883a 	mov	r7,r17
    8d58:	000dfbc0 	call	dfbc <__ltdf2>
    8d5c:	103cab16 	blt	r2,zero,800c <_dtoa_r+0x6dc>
    8d60:	0009883a 	mov	r4,zero
    8d64:	980b883a 	mov	r5,r19
    8d68:	b80f883a 	mov	r7,r23
    8d6c:	b00d883a 	mov	r6,r22
    8d70:	000d68c0 	call	d68c <__subdf3>
    8d74:	180b883a 	mov	r5,r3
    8d78:	880f883a 	mov	r7,r17
    8d7c:	1009883a 	mov	r4,r2
    8d80:	800d883a 	mov	r6,r16
    8d84:	000deac0 	call	deac <__gtdf2>
    8d88:	00bc470e 	bge	zero,r2,7ea8 <_dtoa_r+0x578>
    8d8c:	00c00c04 	movi	r3,48
    8d90:	e73fffc4 	addi	fp,fp,-1
    8d94:	e0800007 	ldb	r2,0(fp)
    8d98:	10fffd26 	beq	r2,r3,8d90 <_dtoa_r+0x1460>
    8d9c:	d9800417 	ldw	r6,16(sp)
    8da0:	e7000044 	addi	fp,fp,1
    8da4:	d9800d15 	stw	r6,52(sp)
    8da8:	003cab06 	br	8058 <_dtoa_r+0x728>
    8dac:	d8c00f17 	ldw	r3,60(sp)
    8db0:	d9001117 	ldw	r4,68(sp)
    8db4:	20e1c83a 	sub	r16,r4,r3
    8db8:	0007883a 	mov	r3,zero
    8dbc:	003d9b06 	br	842c <_dtoa_r+0xafc>
    8dc0:	00800e44 	movi	r2,57
    8dc4:	b0800005 	stb	r2,0(r22)
    8dc8:	b5800044 	addi	r22,r22,1
    8dcc:	003dc106 	br	84d4 <_dtoa_r+0xba4>
    8dd0:	05800084 	movi	r22,2
    8dd4:	003bf706 	br	7db4 <_dtoa_r+0x484>
    8dd8:	d9000f17 	ldw	r4,60(sp)
    8ddc:	013c000e 	bge	zero,r4,7de0 <_dtoa_r+0x4b0>
    8de0:	d9800e17 	ldw	r6,56(sp)
    8de4:	01bc300e 	bge	zero,r6,7ea8 <_dtoa_r+0x578>
    8de8:	0005883a 	mov	r2,zero
    8dec:	00d00934 	movhi	r3,16420
    8df0:	a80b883a 	mov	r5,r21
    8df4:	180f883a 	mov	r7,r3
    8df8:	a009883a 	mov	r4,r20
    8dfc:	100d883a 	mov	r6,r2
    8e00:	000d7800 	call	d780 <__muldf3>
    8e04:	b1000044 	addi	r4,r22,1
    8e08:	1021883a 	mov	r16,r2
    8e0c:	1823883a 	mov	r17,r3
    8e10:	000e0440 	call	e044 <__floatsidf>
    8e14:	880b883a 	mov	r5,r17
    8e18:	8009883a 	mov	r4,r16
    8e1c:	180f883a 	mov	r7,r3
    8e20:	100d883a 	mov	r6,r2
    8e24:	000d7800 	call	d780 <__muldf3>
    8e28:	0011883a 	mov	r8,zero
    8e2c:	02500734 	movhi	r9,16412
    8e30:	180b883a 	mov	r5,r3
    8e34:	480f883a 	mov	r7,r9
    8e38:	1009883a 	mov	r4,r2
    8e3c:	400d883a 	mov	r6,r8
    8e40:	000d70c0 	call	d70c <__adddf3>
    8e44:	102d883a 	mov	r22,r2
    8e48:	00bf3034 	movhi	r2,64704
    8e4c:	10ef883a 	add	r23,r2,r3
    8e50:	d8800d17 	ldw	r2,52(sp)
    8e54:	d8c00e17 	ldw	r3,56(sp)
    8e58:	8029883a 	mov	r20,r16
    8e5c:	10bfffc4 	addi	r2,r2,-1
    8e60:	882b883a 	mov	r21,r17
    8e64:	d8800415 	stw	r2,16(sp)
    8e68:	d8c00315 	stw	r3,12(sp)
    8e6c:	003e8306 	br	887c <_dtoa_r+0xf4c>
    8e70:	d8800117 	ldw	r2,4(sp)
    8e74:	dc001117 	ldw	r16,68(sp)
    8e78:	dc801017 	ldw	r18,64(sp)
    8e7c:	00c00d84 	movi	r3,54
    8e80:	1887c83a 	sub	r3,r3,r2
    8e84:	003d6906 	br	842c <_dtoa_r+0xafc>
    8e88:	01800044 	movi	r6,1
    8e8c:	3021883a 	mov	r16,r6
    8e90:	d9800f15 	stw	r6,60(sp)
    8e94:	d9802615 	stw	r6,152(sp)
    8e98:	d9800e15 	stw	r6,56(sp)
    8e9c:	003b9306 	br	7cec <_dtoa_r+0x3bc>
    8ea0:	b021883a 	mov	r16,r22
    8ea4:	dd800f15 	stw	r22,60(sp)
    8ea8:	003b9006 	br	7cec <_dtoa_r+0x3bc>
    8eac:	103e221e 	bne	r2,zero,8738 <_dtoa_r+0xe08>
    8eb0:	b880004c 	andi	r2,r23,1
    8eb4:	1005003a 	cmpeq	r2,r2,zero
    8eb8:	103e1f1e 	bne	r2,zero,8738 <_dtoa_r+0xe08>
    8ebc:	003e1b06 	br	872c <_dtoa_r+0xdfc>
    8ec0:	d9001617 	ldw	r4,88(sp)
    8ec4:	980b883a 	mov	r5,r19
    8ec8:	01800284 	movi	r6,10
    8ecc:	000f883a 	mov	r7,zero
    8ed0:	000b6400 	call	b640 <__multadd>
    8ed4:	d8c00e17 	ldw	r3,56(sp)
    8ed8:	1027883a 	mov	r19,r2
    8edc:	d8c00f15 	stw	r3,60(sp)
    8ee0:	003cd306 	br	8230 <_dtoa_r+0x900>

00008ee4 <_fflush_r>:
    8ee4:	defffb04 	addi	sp,sp,-20
    8ee8:	dcc00315 	stw	r19,12(sp)
    8eec:	dc800215 	stw	r18,8(sp)
    8ef0:	dfc00415 	stw	ra,16(sp)
    8ef4:	dc400115 	stw	r17,4(sp)
    8ef8:	dc000015 	stw	r16,0(sp)
    8efc:	2027883a 	mov	r19,r4
    8f00:	2825883a 	mov	r18,r5
    8f04:	20000226 	beq	r4,zero,8f10 <_fflush_r+0x2c>
    8f08:	20800e17 	ldw	r2,56(r4)
    8f0c:	10005626 	beq	r2,zero,9068 <_fflush_r+0x184>
    8f10:	9100030b 	ldhu	r4,12(r18)
    8f14:	20ffffcc 	andi	r3,r4,65535
    8f18:	18e0001c 	xori	r3,r3,32768
    8f1c:	18e00004 	addi	r3,r3,-32768
    8f20:	1880020c 	andi	r2,r3,8
    8f24:	1000261e 	bne	r2,zero,8fc0 <_fflush_r+0xdc>
    8f28:	90c00117 	ldw	r3,4(r18)
    8f2c:	20820014 	ori	r2,r4,2048
    8f30:	9080030d 	sth	r2,12(r18)
    8f34:	1009883a 	mov	r4,r2
    8f38:	00c0400e 	bge	zero,r3,903c <_fflush_r+0x158>
    8f3c:	92000a17 	ldw	r8,40(r18)
    8f40:	40004026 	beq	r8,zero,9044 <_fflush_r+0x160>
    8f44:	2084000c 	andi	r2,r4,4096
    8f48:	10005326 	beq	r2,zero,9098 <_fflush_r+0x1b4>
    8f4c:	94001417 	ldw	r16,80(r18)
    8f50:	9080030b 	ldhu	r2,12(r18)
    8f54:	1080010c 	andi	r2,r2,4
    8f58:	1000481e 	bne	r2,zero,907c <_fflush_r+0x198>
    8f5c:	91400717 	ldw	r5,28(r18)
    8f60:	9809883a 	mov	r4,r19
    8f64:	800d883a 	mov	r6,r16
    8f68:	000f883a 	mov	r7,zero
    8f6c:	403ee83a 	callr	r8
    8f70:	8080261e 	bne	r16,r2,900c <_fflush_r+0x128>
    8f74:	9080030b 	ldhu	r2,12(r18)
    8f78:	91000417 	ldw	r4,16(r18)
    8f7c:	90000115 	stw	zero,4(r18)
    8f80:	10bdffcc 	andi	r2,r2,63487
    8f84:	10ffffcc 	andi	r3,r2,65535
    8f88:	18c4000c 	andi	r3,r3,4096
    8f8c:	9080030d 	sth	r2,12(r18)
    8f90:	91000015 	stw	r4,0(r18)
    8f94:	18002b26 	beq	r3,zero,9044 <_fflush_r+0x160>
    8f98:	0007883a 	mov	r3,zero
    8f9c:	1805883a 	mov	r2,r3
    8fa0:	94001415 	stw	r16,80(r18)
    8fa4:	dfc00417 	ldw	ra,16(sp)
    8fa8:	dcc00317 	ldw	r19,12(sp)
    8fac:	dc800217 	ldw	r18,8(sp)
    8fb0:	dc400117 	ldw	r17,4(sp)
    8fb4:	dc000017 	ldw	r16,0(sp)
    8fb8:	dec00504 	addi	sp,sp,20
    8fbc:	f800283a 	ret
    8fc0:	94400417 	ldw	r17,16(r18)
    8fc4:	88001f26 	beq	r17,zero,9044 <_fflush_r+0x160>
    8fc8:	90800017 	ldw	r2,0(r18)
    8fcc:	18c000cc 	andi	r3,r3,3
    8fd0:	94400015 	stw	r17,0(r18)
    8fd4:	1461c83a 	sub	r16,r2,r17
    8fd8:	18002526 	beq	r3,zero,9070 <_fflush_r+0x18c>
    8fdc:	0005883a 	mov	r2,zero
    8fe0:	90800215 	stw	r2,8(r18)
    8fe4:	0400170e 	bge	zero,r16,9044 <_fflush_r+0x160>
    8fe8:	90c00917 	ldw	r3,36(r18)
    8fec:	91400717 	ldw	r5,28(r18)
    8ff0:	880d883a 	mov	r6,r17
    8ff4:	800f883a 	mov	r7,r16
    8ff8:	9809883a 	mov	r4,r19
    8ffc:	183ee83a 	callr	r3
    9000:	88a3883a 	add	r17,r17,r2
    9004:	80a1c83a 	sub	r16,r16,r2
    9008:	00bff616 	blt	zero,r2,8fe4 <_fflush_r+0x100>
    900c:	9080030b 	ldhu	r2,12(r18)
    9010:	00ffffc4 	movi	r3,-1
    9014:	10801014 	ori	r2,r2,64
    9018:	9080030d 	sth	r2,12(r18)
    901c:	1805883a 	mov	r2,r3
    9020:	dfc00417 	ldw	ra,16(sp)
    9024:	dcc00317 	ldw	r19,12(sp)
    9028:	dc800217 	ldw	r18,8(sp)
    902c:	dc400117 	ldw	r17,4(sp)
    9030:	dc000017 	ldw	r16,0(sp)
    9034:	dec00504 	addi	sp,sp,20
    9038:	f800283a 	ret
    903c:	90800f17 	ldw	r2,60(r18)
    9040:	00bfbe16 	blt	zero,r2,8f3c <_fflush_r+0x58>
    9044:	0007883a 	mov	r3,zero
    9048:	1805883a 	mov	r2,r3
    904c:	dfc00417 	ldw	ra,16(sp)
    9050:	dcc00317 	ldw	r19,12(sp)
    9054:	dc800217 	ldw	r18,8(sp)
    9058:	dc400117 	ldw	r17,4(sp)
    905c:	dc000017 	ldw	r16,0(sp)
    9060:	dec00504 	addi	sp,sp,20
    9064:	f800283a 	ret
    9068:	000917c0 	call	917c <__sinit>
    906c:	003fa806 	br	8f10 <_fflush_r+0x2c>
    9070:	90800517 	ldw	r2,20(r18)
    9074:	90800215 	stw	r2,8(r18)
    9078:	003fda06 	br	8fe4 <_fflush_r+0x100>
    907c:	90800117 	ldw	r2,4(r18)
    9080:	90c00c17 	ldw	r3,48(r18)
    9084:	80a1c83a 	sub	r16,r16,r2
    9088:	183fb426 	beq	r3,zero,8f5c <_fflush_r+0x78>
    908c:	90800f17 	ldw	r2,60(r18)
    9090:	80a1c83a 	sub	r16,r16,r2
    9094:	003fb106 	br	8f5c <_fflush_r+0x78>
    9098:	91400717 	ldw	r5,28(r18)
    909c:	9809883a 	mov	r4,r19
    90a0:	000d883a 	mov	r6,zero
    90a4:	01c00044 	movi	r7,1
    90a8:	403ee83a 	callr	r8
    90ac:	1021883a 	mov	r16,r2
    90b0:	00bfffc4 	movi	r2,-1
    90b4:	80800226 	beq	r16,r2,90c0 <_fflush_r+0x1dc>
    90b8:	92000a17 	ldw	r8,40(r18)
    90bc:	003fa406 	br	8f50 <_fflush_r+0x6c>
    90c0:	98c00017 	ldw	r3,0(r19)
    90c4:	00800744 	movi	r2,29
    90c8:	18bfde26 	beq	r3,r2,9044 <_fflush_r+0x160>
    90cc:	9080030b 	ldhu	r2,12(r18)
    90d0:	8007883a 	mov	r3,r16
    90d4:	10801014 	ori	r2,r2,64
    90d8:	9080030d 	sth	r2,12(r18)
    90dc:	003fcf06 	br	901c <_fflush_r+0x138>

000090e0 <fflush>:
    90e0:	01400074 	movhi	r5,1
    90e4:	2963b904 	addi	r5,r5,-28956
    90e8:	2007883a 	mov	r3,r4
    90ec:	20000526 	beq	r4,zero,9104 <fflush+0x24>
    90f0:	00820034 	movhi	r2,2048
    90f4:	10894004 	addi	r2,r2,9472
    90f8:	11000017 	ldw	r4,0(r2)
    90fc:	180b883a 	mov	r5,r3
    9100:	0008ee41 	jmpi	8ee4 <_fflush_r>
    9104:	00820034 	movhi	r2,2048
    9108:	10894104 	addi	r2,r2,9476
    910c:	11000017 	ldw	r4,0(r2)
    9110:	0009cb01 	jmpi	9cb0 <_fwalk_reent>

00009114 <std>:
    9114:	00800074 	movhi	r2,1
    9118:	10b01504 	addi	r2,r2,-16300
    911c:	20800b15 	stw	r2,44(r4)
    9120:	00800074 	movhi	r2,1
    9124:	10b05004 	addi	r2,r2,-16064
    9128:	20800815 	stw	r2,32(r4)
    912c:	00c00074 	movhi	r3,1
    9130:	18f03104 	addi	r3,r3,-16188
    9134:	00800074 	movhi	r2,1
    9138:	10b01704 	addi	r2,r2,-16292
    913c:	2140030d 	sth	r5,12(r4)
    9140:	2180038d 	sth	r6,14(r4)
    9144:	20c00915 	stw	r3,36(r4)
    9148:	20800a15 	stw	r2,40(r4)
    914c:	20000015 	stw	zero,0(r4)
    9150:	20000115 	stw	zero,4(r4)
    9154:	20000215 	stw	zero,8(r4)
    9158:	20000415 	stw	zero,16(r4)
    915c:	20000515 	stw	zero,20(r4)
    9160:	20000615 	stw	zero,24(r4)
    9164:	21000715 	stw	r4,28(r4)
    9168:	f800283a 	ret

0000916c <__sfp_lock_acquire>:
    916c:	f800283a 	ret

00009170 <__sfp_lock_release>:
    9170:	f800283a 	ret

00009174 <__sinit_lock_acquire>:
    9174:	f800283a 	ret

00009178 <__sinit_lock_release>:
    9178:	f800283a 	ret

0000917c <__sinit>:
    917c:	20800e17 	ldw	r2,56(r4)
    9180:	defffd04 	addi	sp,sp,-12
    9184:	dc400115 	stw	r17,4(sp)
    9188:	dc000015 	stw	r16,0(sp)
    918c:	dfc00215 	stw	ra,8(sp)
    9190:	04400044 	movi	r17,1
    9194:	01400104 	movi	r5,4
    9198:	000d883a 	mov	r6,zero
    919c:	2021883a 	mov	r16,r4
    91a0:	2200bb04 	addi	r8,r4,748
    91a4:	200f883a 	mov	r7,r4
    91a8:	10000526 	beq	r2,zero,91c0 <__sinit+0x44>
    91ac:	dfc00217 	ldw	ra,8(sp)
    91b0:	dc400117 	ldw	r17,4(sp)
    91b4:	dc000017 	ldw	r16,0(sp)
    91b8:	dec00304 	addi	sp,sp,12
    91bc:	f800283a 	ret
    91c0:	21000117 	ldw	r4,4(r4)
    91c4:	00800074 	movhi	r2,1
    91c8:	10a49804 	addi	r2,r2,-28064
    91cc:	00c000c4 	movi	r3,3
    91d0:	80800f15 	stw	r2,60(r16)
    91d4:	80c0b915 	stw	r3,740(r16)
    91d8:	8200ba15 	stw	r8,744(r16)
    91dc:	84400e15 	stw	r17,56(r16)
    91e0:	8000b815 	stw	zero,736(r16)
    91e4:	00091140 	call	9114 <std>
    91e8:	81000217 	ldw	r4,8(r16)
    91ec:	880d883a 	mov	r6,r17
    91f0:	800f883a 	mov	r7,r16
    91f4:	01400284 	movi	r5,10
    91f8:	00091140 	call	9114 <std>
    91fc:	81000317 	ldw	r4,12(r16)
    9200:	800f883a 	mov	r7,r16
    9204:	01400484 	movi	r5,18
    9208:	01800084 	movi	r6,2
    920c:	dfc00217 	ldw	ra,8(sp)
    9210:	dc400117 	ldw	r17,4(sp)
    9214:	dc000017 	ldw	r16,0(sp)
    9218:	dec00304 	addi	sp,sp,12
    921c:	00091141 	jmpi	9114 <std>

00009220 <__fp_lock>:
    9220:	0005883a 	mov	r2,zero
    9224:	f800283a 	ret

00009228 <__fp_unlock>:
    9228:	0005883a 	mov	r2,zero
    922c:	f800283a 	ret

00009230 <__fp_unlock_all>:
    9230:	00820034 	movhi	r2,2048
    9234:	10894004 	addi	r2,r2,9472
    9238:	11000017 	ldw	r4,0(r2)
    923c:	01400074 	movhi	r5,1
    9240:	29648a04 	addi	r5,r5,-28120
    9244:	0009d781 	jmpi	9d78 <_fwalk>

00009248 <__fp_lock_all>:
    9248:	00820034 	movhi	r2,2048
    924c:	10894004 	addi	r2,r2,9472
    9250:	11000017 	ldw	r4,0(r2)
    9254:	01400074 	movhi	r5,1
    9258:	29648804 	addi	r5,r5,-28128
    925c:	0009d781 	jmpi	9d78 <_fwalk>

00009260 <_cleanup_r>:
    9260:	01400074 	movhi	r5,1
    9264:	29714204 	addi	r5,r5,-15096
    9268:	0009d781 	jmpi	9d78 <_fwalk>

0000926c <_cleanup>:
    926c:	00820034 	movhi	r2,2048
    9270:	10894104 	addi	r2,r2,9476
    9274:	11000017 	ldw	r4,0(r2)
    9278:	00092601 	jmpi	9260 <_cleanup_r>

0000927c <__sfmoreglue>:
    927c:	defffc04 	addi	sp,sp,-16
    9280:	dc400115 	stw	r17,4(sp)
    9284:	2c401724 	muli	r17,r5,92
    9288:	dc800215 	stw	r18,8(sp)
    928c:	2825883a 	mov	r18,r5
    9290:	89400304 	addi	r5,r17,12
    9294:	dc000015 	stw	r16,0(sp)
    9298:	dfc00315 	stw	ra,12(sp)
    929c:	000a0880 	call	a088 <_malloc_r>
    92a0:	0021883a 	mov	r16,zero
    92a4:	880d883a 	mov	r6,r17
    92a8:	000b883a 	mov	r5,zero
    92ac:	10000626 	beq	r2,zero,92c8 <__sfmoreglue+0x4c>
    92b0:	11000304 	addi	r4,r2,12
    92b4:	14800115 	stw	r18,4(r2)
    92b8:	10000015 	stw	zero,0(r2)
    92bc:	11000215 	stw	r4,8(r2)
    92c0:	1021883a 	mov	r16,r2
    92c4:	000547c0 	call	547c <memset>
    92c8:	8005883a 	mov	r2,r16
    92cc:	dfc00317 	ldw	ra,12(sp)
    92d0:	dc800217 	ldw	r18,8(sp)
    92d4:	dc400117 	ldw	r17,4(sp)
    92d8:	dc000017 	ldw	r16,0(sp)
    92dc:	dec00404 	addi	sp,sp,16
    92e0:	f800283a 	ret

000092e4 <__sfp>:
    92e4:	defffd04 	addi	sp,sp,-12
    92e8:	00820034 	movhi	r2,2048
    92ec:	10894104 	addi	r2,r2,9476
    92f0:	dc000015 	stw	r16,0(sp)
    92f4:	14000017 	ldw	r16,0(r2)
    92f8:	dc400115 	stw	r17,4(sp)
    92fc:	dfc00215 	stw	ra,8(sp)
    9300:	80800e17 	ldw	r2,56(r16)
    9304:	2023883a 	mov	r17,r4
    9308:	10002626 	beq	r2,zero,93a4 <__sfp+0xc0>
    930c:	8400b804 	addi	r16,r16,736
    9310:	80800117 	ldw	r2,4(r16)
    9314:	81000217 	ldw	r4,8(r16)
    9318:	10ffffc4 	addi	r3,r2,-1
    931c:	18000916 	blt	r3,zero,9344 <__sfp+0x60>
    9320:	2080030f 	ldh	r2,12(r4)
    9324:	10000b26 	beq	r2,zero,9354 <__sfp+0x70>
    9328:	017fffc4 	movi	r5,-1
    932c:	00000206 	br	9338 <__sfp+0x54>
    9330:	2080030f 	ldh	r2,12(r4)
    9334:	10000726 	beq	r2,zero,9354 <__sfp+0x70>
    9338:	18ffffc4 	addi	r3,r3,-1
    933c:	21001704 	addi	r4,r4,92
    9340:	197ffb1e 	bne	r3,r5,9330 <__sfp+0x4c>
    9344:	80800017 	ldw	r2,0(r16)
    9348:	10001926 	beq	r2,zero,93b0 <__sfp+0xcc>
    934c:	1021883a 	mov	r16,r2
    9350:	003fef06 	br	9310 <__sfp+0x2c>
    9354:	00bfffc4 	movi	r2,-1
    9358:	00c00044 	movi	r3,1
    935c:	2080038d 	sth	r2,14(r4)
    9360:	20c0030d 	sth	r3,12(r4)
    9364:	20000015 	stw	zero,0(r4)
    9368:	20000215 	stw	zero,8(r4)
    936c:	20000115 	stw	zero,4(r4)
    9370:	20000415 	stw	zero,16(r4)
    9374:	20000515 	stw	zero,20(r4)
    9378:	20000615 	stw	zero,24(r4)
    937c:	20000c15 	stw	zero,48(r4)
    9380:	20000d15 	stw	zero,52(r4)
    9384:	20001115 	stw	zero,68(r4)
    9388:	20001215 	stw	zero,72(r4)
    938c:	2005883a 	mov	r2,r4
    9390:	dfc00217 	ldw	ra,8(sp)
    9394:	dc400117 	ldw	r17,4(sp)
    9398:	dc000017 	ldw	r16,0(sp)
    939c:	dec00304 	addi	sp,sp,12
    93a0:	f800283a 	ret
    93a4:	8009883a 	mov	r4,r16
    93a8:	000917c0 	call	917c <__sinit>
    93ac:	003fd706 	br	930c <__sfp+0x28>
    93b0:	8809883a 	mov	r4,r17
    93b4:	01400104 	movi	r5,4
    93b8:	000927c0 	call	927c <__sfmoreglue>
    93bc:	80800015 	stw	r2,0(r16)
    93c0:	103fe21e 	bne	r2,zero,934c <__sfp+0x68>
    93c4:	00800304 	movi	r2,12
    93c8:	0009883a 	mov	r4,zero
    93cc:	88800015 	stw	r2,0(r17)
    93d0:	003fee06 	br	938c <__sfp+0xa8>

000093d4 <_malloc_trim_r>:
    93d4:	defffb04 	addi	sp,sp,-20
    93d8:	dcc00315 	stw	r19,12(sp)
    93dc:	04c20034 	movhi	r19,2048
    93e0:	9cc2d404 	addi	r19,r19,2896
    93e4:	dc800215 	stw	r18,8(sp)
    93e8:	dc400115 	stw	r17,4(sp)
    93ec:	dc000015 	stw	r16,0(sp)
    93f0:	2823883a 	mov	r17,r5
    93f4:	2025883a 	mov	r18,r4
    93f8:	dfc00415 	stw	ra,16(sp)
    93fc:	000f0b80 	call	f0b8 <__malloc_lock>
    9400:	98800217 	ldw	r2,8(r19)
    9404:	9009883a 	mov	r4,r18
    9408:	000b883a 	mov	r5,zero
    940c:	10c00117 	ldw	r3,4(r2)
    9410:	00bfff04 	movi	r2,-4
    9414:	18a0703a 	and	r16,r3,r2
    9418:	8463c83a 	sub	r17,r16,r17
    941c:	8c43fbc4 	addi	r17,r17,4079
    9420:	8822d33a 	srli	r17,r17,12
    9424:	0083ffc4 	movi	r2,4095
    9428:	8c7fffc4 	addi	r17,r17,-1
    942c:	8822933a 	slli	r17,r17,12
    9430:	1440060e 	bge	r2,r17,944c <_malloc_trim_r+0x78>
    9434:	000bfe40 	call	bfe4 <_sbrk_r>
    9438:	98c00217 	ldw	r3,8(r19)
    943c:	9009883a 	mov	r4,r18
    9440:	044bc83a 	sub	r5,zero,r17
    9444:	80c7883a 	add	r3,r16,r3
    9448:	10c00926 	beq	r2,r3,9470 <_malloc_trim_r+0x9c>
    944c:	000f0d80 	call	f0d8 <__malloc_unlock>
    9450:	0005883a 	mov	r2,zero
    9454:	dfc00417 	ldw	ra,16(sp)
    9458:	dcc00317 	ldw	r19,12(sp)
    945c:	dc800217 	ldw	r18,8(sp)
    9460:	dc400117 	ldw	r17,4(sp)
    9464:	dc000017 	ldw	r16,0(sp)
    9468:	dec00504 	addi	sp,sp,20
    946c:	f800283a 	ret
    9470:	9009883a 	mov	r4,r18
    9474:	000bfe40 	call	bfe4 <_sbrk_r>
    9478:	844dc83a 	sub	r6,r16,r17
    947c:	00ffffc4 	movi	r3,-1
    9480:	9009883a 	mov	r4,r18
    9484:	000b883a 	mov	r5,zero
    9488:	01c20234 	movhi	r7,2056
    948c:	39fdf004 	addi	r7,r7,-2112
    9490:	31800054 	ori	r6,r6,1
    9494:	10c00926 	beq	r2,r3,94bc <_malloc_trim_r+0xe8>
    9498:	38800017 	ldw	r2,0(r7)
    949c:	98c00217 	ldw	r3,8(r19)
    94a0:	9009883a 	mov	r4,r18
    94a4:	1445c83a 	sub	r2,r2,r17
    94a8:	38800015 	stw	r2,0(r7)
    94ac:	19800115 	stw	r6,4(r3)
    94b0:	000f0d80 	call	f0d8 <__malloc_unlock>
    94b4:	00800044 	movi	r2,1
    94b8:	003fe606 	br	9454 <_malloc_trim_r+0x80>
    94bc:	000bfe40 	call	bfe4 <_sbrk_r>
    94c0:	99800217 	ldw	r6,8(r19)
    94c4:	100f883a 	mov	r7,r2
    94c8:	9009883a 	mov	r4,r18
    94cc:	1187c83a 	sub	r3,r2,r6
    94d0:	008003c4 	movi	r2,15
    94d4:	19400054 	ori	r5,r3,1
    94d8:	10ffdc0e 	bge	r2,r3,944c <_malloc_trim_r+0x78>
    94dc:	00820034 	movhi	r2,2048
    94e0:	10894504 	addi	r2,r2,9492
    94e4:	10c00017 	ldw	r3,0(r2)
    94e8:	00820234 	movhi	r2,2056
    94ec:	10bdf004 	addi	r2,r2,-2112
    94f0:	31400115 	stw	r5,4(r6)
    94f4:	38c7c83a 	sub	r3,r7,r3
    94f8:	10c00015 	stw	r3,0(r2)
    94fc:	003fd306 	br	944c <_malloc_trim_r+0x78>

00009500 <_free_r>:
    9500:	defffd04 	addi	sp,sp,-12
    9504:	dc400115 	stw	r17,4(sp)
    9508:	dc000015 	stw	r16,0(sp)
    950c:	dfc00215 	stw	ra,8(sp)
    9510:	2821883a 	mov	r16,r5
    9514:	2023883a 	mov	r17,r4
    9518:	28005a26 	beq	r5,zero,9684 <_free_r+0x184>
    951c:	000f0b80 	call	f0b8 <__malloc_lock>
    9520:	823ffe04 	addi	r8,r16,-8
    9524:	41400117 	ldw	r5,4(r8)
    9528:	00bfff84 	movi	r2,-2
    952c:	02820034 	movhi	r10,2048
    9530:	5282d404 	addi	r10,r10,2896
    9534:	288e703a 	and	r7,r5,r2
    9538:	41cd883a 	add	r6,r8,r7
    953c:	30c00117 	ldw	r3,4(r6)
    9540:	51000217 	ldw	r4,8(r10)
    9544:	00bfff04 	movi	r2,-4
    9548:	1892703a 	and	r9,r3,r2
    954c:	5017883a 	mov	r11,r10
    9550:	31006726 	beq	r6,r4,96f0 <_free_r+0x1f0>
    9554:	2880004c 	andi	r2,r5,1
    9558:	1005003a 	cmpeq	r2,r2,zero
    955c:	32400115 	stw	r9,4(r6)
    9560:	10001a1e 	bne	r2,zero,95cc <_free_r+0xcc>
    9564:	000b883a 	mov	r5,zero
    9568:	3247883a 	add	r3,r6,r9
    956c:	18800117 	ldw	r2,4(r3)
    9570:	1080004c 	andi	r2,r2,1
    9574:	1000231e 	bne	r2,zero,9604 <_free_r+0x104>
    9578:	280ac03a 	cmpne	r5,r5,zero
    957c:	3a4f883a 	add	r7,r7,r9
    9580:	2800451e 	bne	r5,zero,9698 <_free_r+0x198>
    9584:	31000217 	ldw	r4,8(r6)
    9588:	00820034 	movhi	r2,2048
    958c:	1082d604 	addi	r2,r2,2904
    9590:	20807b26 	beq	r4,r2,9780 <_free_r+0x280>
    9594:	30800317 	ldw	r2,12(r6)
    9598:	3a07883a 	add	r3,r7,r8
    959c:	19c00015 	stw	r7,0(r3)
    95a0:	11000215 	stw	r4,8(r2)
    95a4:	20800315 	stw	r2,12(r4)
    95a8:	38800054 	ori	r2,r7,1
    95ac:	40800115 	stw	r2,4(r8)
    95b0:	28001a26 	beq	r5,zero,961c <_free_r+0x11c>
    95b4:	8809883a 	mov	r4,r17
    95b8:	dfc00217 	ldw	ra,8(sp)
    95bc:	dc400117 	ldw	r17,4(sp)
    95c0:	dc000017 	ldw	r16,0(sp)
    95c4:	dec00304 	addi	sp,sp,12
    95c8:	000f0d81 	jmpi	f0d8 <__malloc_unlock>
    95cc:	80bffe17 	ldw	r2,-8(r16)
    95d0:	50c00204 	addi	r3,r10,8
    95d4:	4091c83a 	sub	r8,r8,r2
    95d8:	41000217 	ldw	r4,8(r8)
    95dc:	388f883a 	add	r7,r7,r2
    95e0:	20c06126 	beq	r4,r3,9768 <_free_r+0x268>
    95e4:	40800317 	ldw	r2,12(r8)
    95e8:	3247883a 	add	r3,r6,r9
    95ec:	000b883a 	mov	r5,zero
    95f0:	11000215 	stw	r4,8(r2)
    95f4:	20800315 	stw	r2,12(r4)
    95f8:	18800117 	ldw	r2,4(r3)
    95fc:	1080004c 	andi	r2,r2,1
    9600:	103fdd26 	beq	r2,zero,9578 <_free_r+0x78>
    9604:	38800054 	ori	r2,r7,1
    9608:	3a07883a 	add	r3,r7,r8
    960c:	280ac03a 	cmpne	r5,r5,zero
    9610:	40800115 	stw	r2,4(r8)
    9614:	19c00015 	stw	r7,0(r3)
    9618:	283fe61e 	bne	r5,zero,95b4 <_free_r+0xb4>
    961c:	00807fc4 	movi	r2,511
    9620:	11c01f2e 	bgeu	r2,r7,96a0 <_free_r+0x1a0>
    9624:	3806d27a 	srli	r3,r7,9
    9628:	1800481e 	bne	r3,zero,974c <_free_r+0x24c>
    962c:	3804d0fa 	srli	r2,r7,3
    9630:	100690fa 	slli	r3,r2,3
    9634:	1acd883a 	add	r6,r3,r11
    9638:	31400217 	ldw	r5,8(r6)
    963c:	31405926 	beq	r6,r5,97a4 <_free_r+0x2a4>
    9640:	28800117 	ldw	r2,4(r5)
    9644:	00ffff04 	movi	r3,-4
    9648:	10c4703a 	and	r2,r2,r3
    964c:	3880022e 	bgeu	r7,r2,9658 <_free_r+0x158>
    9650:	29400217 	ldw	r5,8(r5)
    9654:	317ffa1e 	bne	r6,r5,9640 <_free_r+0x140>
    9658:	29800317 	ldw	r6,12(r5)
    965c:	41800315 	stw	r6,12(r8)
    9660:	41400215 	stw	r5,8(r8)
    9664:	8809883a 	mov	r4,r17
    9668:	2a000315 	stw	r8,12(r5)
    966c:	32000215 	stw	r8,8(r6)
    9670:	dfc00217 	ldw	ra,8(sp)
    9674:	dc400117 	ldw	r17,4(sp)
    9678:	dc000017 	ldw	r16,0(sp)
    967c:	dec00304 	addi	sp,sp,12
    9680:	000f0d81 	jmpi	f0d8 <__malloc_unlock>
    9684:	dfc00217 	ldw	ra,8(sp)
    9688:	dc400117 	ldw	r17,4(sp)
    968c:	dc000017 	ldw	r16,0(sp)
    9690:	dec00304 	addi	sp,sp,12
    9694:	f800283a 	ret
    9698:	31000217 	ldw	r4,8(r6)
    969c:	003fbd06 	br	9594 <_free_r+0x94>
    96a0:	3806d0fa 	srli	r3,r7,3
    96a4:	00800044 	movi	r2,1
    96a8:	51400117 	ldw	r5,4(r10)
    96ac:	180890fa 	slli	r4,r3,3
    96b0:	1807d0ba 	srai	r3,r3,2
    96b4:	22c9883a 	add	r4,r4,r11
    96b8:	21800217 	ldw	r6,8(r4)
    96bc:	10c4983a 	sll	r2,r2,r3
    96c0:	41000315 	stw	r4,12(r8)
    96c4:	41800215 	stw	r6,8(r8)
    96c8:	288ab03a 	or	r5,r5,r2
    96cc:	22000215 	stw	r8,8(r4)
    96d0:	8809883a 	mov	r4,r17
    96d4:	51400115 	stw	r5,4(r10)
    96d8:	32000315 	stw	r8,12(r6)
    96dc:	dfc00217 	ldw	ra,8(sp)
    96e0:	dc400117 	ldw	r17,4(sp)
    96e4:	dc000017 	ldw	r16,0(sp)
    96e8:	dec00304 	addi	sp,sp,12
    96ec:	000f0d81 	jmpi	f0d8 <__malloc_unlock>
    96f0:	2880004c 	andi	r2,r5,1
    96f4:	3a4d883a 	add	r6,r7,r9
    96f8:	1000071e 	bne	r2,zero,9718 <_free_r+0x218>
    96fc:	80bffe17 	ldw	r2,-8(r16)
    9700:	4091c83a 	sub	r8,r8,r2
    9704:	41000317 	ldw	r4,12(r8)
    9708:	40c00217 	ldw	r3,8(r8)
    970c:	308d883a 	add	r6,r6,r2
    9710:	20c00215 	stw	r3,8(r4)
    9714:	19000315 	stw	r4,12(r3)
    9718:	00820034 	movhi	r2,2048
    971c:	10894404 	addi	r2,r2,9488
    9720:	11000017 	ldw	r4,0(r2)
    9724:	30c00054 	ori	r3,r6,1
    9728:	52000215 	stw	r8,8(r10)
    972c:	40c00115 	stw	r3,4(r8)
    9730:	313fa036 	bltu	r6,r4,95b4 <_free_r+0xb4>
    9734:	00820034 	movhi	r2,2048
    9738:	10897304 	addi	r2,r2,9676
    973c:	11400017 	ldw	r5,0(r2)
    9740:	8809883a 	mov	r4,r17
    9744:	00093d40 	call	93d4 <_malloc_trim_r>
    9748:	003f9a06 	br	95b4 <_free_r+0xb4>
    974c:	00800104 	movi	r2,4
    9750:	10c0072e 	bgeu	r2,r3,9770 <_free_r+0x270>
    9754:	00800504 	movi	r2,20
    9758:	10c01936 	bltu	r2,r3,97c0 <_free_r+0x2c0>
    975c:	188016c4 	addi	r2,r3,91
    9760:	100690fa 	slli	r3,r2,3
    9764:	003fb306 	br	9634 <_free_r+0x134>
    9768:	01400044 	movi	r5,1
    976c:	003f7e06 	br	9568 <_free_r+0x68>
    9770:	3804d1ba 	srli	r2,r7,6
    9774:	10800e04 	addi	r2,r2,56
    9778:	100690fa 	slli	r3,r2,3
    977c:	003fad06 	br	9634 <_free_r+0x134>
    9780:	22000315 	stw	r8,12(r4)
    9784:	22000215 	stw	r8,8(r4)
    9788:	3a05883a 	add	r2,r7,r8
    978c:	38c00054 	ori	r3,r7,1
    9790:	11c00015 	stw	r7,0(r2)
    9794:	41000215 	stw	r4,8(r8)
    9798:	40c00115 	stw	r3,4(r8)
    979c:	41000315 	stw	r4,12(r8)
    97a0:	003f8406 	br	95b4 <_free_r+0xb4>
    97a4:	1005d0ba 	srai	r2,r2,2
    97a8:	00c00044 	movi	r3,1
    97ac:	51000117 	ldw	r4,4(r10)
    97b0:	1886983a 	sll	r3,r3,r2
    97b4:	20c8b03a 	or	r4,r4,r3
    97b8:	51000115 	stw	r4,4(r10)
    97bc:	003fa706 	br	965c <_free_r+0x15c>
    97c0:	00801504 	movi	r2,84
    97c4:	10c00436 	bltu	r2,r3,97d8 <_free_r+0x2d8>
    97c8:	3804d33a 	srli	r2,r7,12
    97cc:	10801b84 	addi	r2,r2,110
    97d0:	100690fa 	slli	r3,r2,3
    97d4:	003f9706 	br	9634 <_free_r+0x134>
    97d8:	00805504 	movi	r2,340
    97dc:	10c00436 	bltu	r2,r3,97f0 <_free_r+0x2f0>
    97e0:	3804d3fa 	srli	r2,r7,15
    97e4:	10801dc4 	addi	r2,r2,119
    97e8:	100690fa 	slli	r3,r2,3
    97ec:	003f9106 	br	9634 <_free_r+0x134>
    97f0:	00815504 	movi	r2,1364
    97f4:	10c0032e 	bgeu	r2,r3,9804 <_free_r+0x304>
    97f8:	00801f84 	movi	r2,126
    97fc:	00c0fc04 	movi	r3,1008
    9800:	003f8c06 	br	9634 <_free_r+0x134>
    9804:	3804d4ba 	srli	r2,r7,18
    9808:	10801f04 	addi	r2,r2,124
    980c:	100690fa 	slli	r3,r2,3
    9810:	003f8806 	br	9634 <_free_r+0x134>

00009814 <__sfvwrite_r>:
    9814:	30800217 	ldw	r2,8(r6)
    9818:	defff504 	addi	sp,sp,-44
    981c:	df000915 	stw	fp,36(sp)
    9820:	dd800715 	stw	r22,28(sp)
    9824:	dc800315 	stw	r18,12(sp)
    9828:	dfc00a15 	stw	ra,40(sp)
    982c:	ddc00815 	stw	r23,32(sp)
    9830:	dd400615 	stw	r21,24(sp)
    9834:	dd000515 	stw	r20,20(sp)
    9838:	dcc00415 	stw	r19,16(sp)
    983c:	dc400215 	stw	r17,8(sp)
    9840:	dc000115 	stw	r16,4(sp)
    9844:	302d883a 	mov	r22,r6
    9848:	2039883a 	mov	fp,r4
    984c:	2825883a 	mov	r18,r5
    9850:	10001c26 	beq	r2,zero,98c4 <__sfvwrite_r+0xb0>
    9854:	29c0030b 	ldhu	r7,12(r5)
    9858:	3880020c 	andi	r2,r7,8
    985c:	10002726 	beq	r2,zero,98fc <__sfvwrite_r+0xe8>
    9860:	28800417 	ldw	r2,16(r5)
    9864:	10002526 	beq	r2,zero,98fc <__sfvwrite_r+0xe8>
    9868:	3880008c 	andi	r2,r7,2
    986c:	b5400017 	ldw	r21,0(r22)
    9870:	10002826 	beq	r2,zero,9914 <__sfvwrite_r+0x100>
    9874:	0021883a 	mov	r16,zero
    9878:	0023883a 	mov	r17,zero
    987c:	880d883a 	mov	r6,r17
    9880:	e009883a 	mov	r4,fp
    9884:	00810004 	movi	r2,1024
    9888:	80006e26 	beq	r16,zero,9a44 <__sfvwrite_r+0x230>
    988c:	800f883a 	mov	r7,r16
    9890:	91400717 	ldw	r5,28(r18)
    9894:	1400012e 	bgeu	r2,r16,989c <__sfvwrite_r+0x88>
    9898:	100f883a 	mov	r7,r2
    989c:	90c00917 	ldw	r3,36(r18)
    98a0:	183ee83a 	callr	r3
    98a4:	1007883a 	mov	r3,r2
    98a8:	80a1c83a 	sub	r16,r16,r2
    98ac:	88a3883a 	add	r17,r17,r2
    98b0:	00806d0e 	bge	zero,r2,9a68 <__sfvwrite_r+0x254>
    98b4:	b0800217 	ldw	r2,8(r22)
    98b8:	10c5c83a 	sub	r2,r2,r3
    98bc:	b0800215 	stw	r2,8(r22)
    98c0:	103fee1e 	bne	r2,zero,987c <__sfvwrite_r+0x68>
    98c4:	0009883a 	mov	r4,zero
    98c8:	2005883a 	mov	r2,r4
    98cc:	dfc00a17 	ldw	ra,40(sp)
    98d0:	df000917 	ldw	fp,36(sp)
    98d4:	ddc00817 	ldw	r23,32(sp)
    98d8:	dd800717 	ldw	r22,28(sp)
    98dc:	dd400617 	ldw	r21,24(sp)
    98e0:	dd000517 	ldw	r20,20(sp)
    98e4:	dcc00417 	ldw	r19,16(sp)
    98e8:	dc800317 	ldw	r18,12(sp)
    98ec:	dc400217 	ldw	r17,8(sp)
    98f0:	dc000117 	ldw	r16,4(sp)
    98f4:	dec00b04 	addi	sp,sp,44
    98f8:	f800283a 	ret
    98fc:	00075dc0 	call	75dc <__swsetup_r>
    9900:	1000e41e 	bne	r2,zero,9c94 <__sfvwrite_r+0x480>
    9904:	91c0030b 	ldhu	r7,12(r18)
    9908:	b5400017 	ldw	r21,0(r22)
    990c:	3880008c 	andi	r2,r7,2
    9910:	103fd81e 	bne	r2,zero,9874 <__sfvwrite_r+0x60>
    9914:	3880004c 	andi	r2,r7,1
    9918:	1005003a 	cmpeq	r2,r2,zero
    991c:	10005726 	beq	r2,zero,9a7c <__sfvwrite_r+0x268>
    9920:	0029883a 	mov	r20,zero
    9924:	002f883a 	mov	r23,zero
    9928:	a0004226 	beq	r20,zero,9a34 <__sfvwrite_r+0x220>
    992c:	3880800c 	andi	r2,r7,512
    9930:	94000217 	ldw	r16,8(r18)
    9934:	10008b26 	beq	r2,zero,9b64 <__sfvwrite_r+0x350>
    9938:	800d883a 	mov	r6,r16
    993c:	a400a536 	bltu	r20,r16,9bd4 <__sfvwrite_r+0x3c0>
    9940:	3881200c 	andi	r2,r7,1152
    9944:	10002726 	beq	r2,zero,99e4 <__sfvwrite_r+0x1d0>
    9948:	90800517 	ldw	r2,20(r18)
    994c:	92000417 	ldw	r8,16(r18)
    9950:	91400017 	ldw	r5,0(r18)
    9954:	1087883a 	add	r3,r2,r2
    9958:	1887883a 	add	r3,r3,r2
    995c:	1808d7fa 	srli	r4,r3,31
    9960:	2a21c83a 	sub	r16,r5,r8
    9964:	80800044 	addi	r2,r16,1
    9968:	20c9883a 	add	r4,r4,r3
    996c:	2027d07a 	srai	r19,r4,1
    9970:	a085883a 	add	r2,r20,r2
    9974:	980d883a 	mov	r6,r19
    9978:	9880022e 	bgeu	r19,r2,9984 <__sfvwrite_r+0x170>
    997c:	1027883a 	mov	r19,r2
    9980:	100d883a 	mov	r6,r2
    9984:	3881000c 	andi	r2,r7,1024
    9988:	1000b826 	beq	r2,zero,9c6c <__sfvwrite_r+0x458>
    998c:	300b883a 	mov	r5,r6
    9990:	e009883a 	mov	r4,fp
    9994:	000a0880 	call	a088 <_malloc_r>
    9998:	10003126 	beq	r2,zero,9a60 <__sfvwrite_r+0x24c>
    999c:	91400417 	ldw	r5,16(r18)
    99a0:	1009883a 	mov	r4,r2
    99a4:	800d883a 	mov	r6,r16
    99a8:	1023883a 	mov	r17,r2
    99ac:	00053dc0 	call	53dc <memcpy>
    99b0:	90c0030b 	ldhu	r3,12(r18)
    99b4:	00beffc4 	movi	r2,-1025
    99b8:	1886703a 	and	r3,r3,r2
    99bc:	18c02014 	ori	r3,r3,128
    99c0:	90c0030d 	sth	r3,12(r18)
    99c4:	9c07c83a 	sub	r3,r19,r16
    99c8:	8c05883a 	add	r2,r17,r16
    99cc:	a00d883a 	mov	r6,r20
    99d0:	a021883a 	mov	r16,r20
    99d4:	90800015 	stw	r2,0(r18)
    99d8:	90c00215 	stw	r3,8(r18)
    99dc:	94400415 	stw	r17,16(r18)
    99e0:	94c00515 	stw	r19,20(r18)
    99e4:	91000017 	ldw	r4,0(r18)
    99e8:	b80b883a 	mov	r5,r23
    99ec:	a023883a 	mov	r17,r20
    99f0:	000a8ac0 	call	a8ac <memmove>
    99f4:	90c00217 	ldw	r3,8(r18)
    99f8:	90800017 	ldw	r2,0(r18)
    99fc:	a027883a 	mov	r19,r20
    9a00:	1c07c83a 	sub	r3,r3,r16
    9a04:	1405883a 	add	r2,r2,r16
    9a08:	90c00215 	stw	r3,8(r18)
    9a0c:	a021883a 	mov	r16,r20
    9a10:	90800015 	stw	r2,0(r18)
    9a14:	b0800217 	ldw	r2,8(r22)
    9a18:	1405c83a 	sub	r2,r2,r16
    9a1c:	b0800215 	stw	r2,8(r22)
    9a20:	103fa826 	beq	r2,zero,98c4 <__sfvwrite_r+0xb0>
    9a24:	a469c83a 	sub	r20,r20,r17
    9a28:	91c0030b 	ldhu	r7,12(r18)
    9a2c:	bcef883a 	add	r23,r23,r19
    9a30:	a03fbe1e 	bne	r20,zero,992c <__sfvwrite_r+0x118>
    9a34:	adc00017 	ldw	r23,0(r21)
    9a38:	ad000117 	ldw	r20,4(r21)
    9a3c:	ad400204 	addi	r21,r21,8
    9a40:	003fb906 	br	9928 <__sfvwrite_r+0x114>
    9a44:	ac400017 	ldw	r17,0(r21)
    9a48:	ac000117 	ldw	r16,4(r21)
    9a4c:	ad400204 	addi	r21,r21,8
    9a50:	003f8a06 	br	987c <__sfvwrite_r+0x68>
    9a54:	91400417 	ldw	r5,16(r18)
    9a58:	e009883a 	mov	r4,fp
    9a5c:	00095000 	call	9500 <_free_r>
    9a60:	00800304 	movi	r2,12
    9a64:	e0800015 	stw	r2,0(fp)
    9a68:	9080030b 	ldhu	r2,12(r18)
    9a6c:	013fffc4 	movi	r4,-1
    9a70:	10801014 	ori	r2,r2,64
    9a74:	9080030d 	sth	r2,12(r18)
    9a78:	003f9306 	br	98c8 <__sfvwrite_r+0xb4>
    9a7c:	0027883a 	mov	r19,zero
    9a80:	002f883a 	mov	r23,zero
    9a84:	d8000015 	stw	zero,0(sp)
    9a88:	0029883a 	mov	r20,zero
    9a8c:	98001e26 	beq	r19,zero,9b08 <__sfvwrite_r+0x2f4>
    9a90:	d8c00017 	ldw	r3,0(sp)
    9a94:	1804c03a 	cmpne	r2,r3,zero
    9a98:	10005e26 	beq	r2,zero,9c14 <__sfvwrite_r+0x400>
    9a9c:	9821883a 	mov	r16,r19
    9aa0:	a4c0012e 	bgeu	r20,r19,9aa8 <__sfvwrite_r+0x294>
    9aa4:	a021883a 	mov	r16,r20
    9aa8:	91000017 	ldw	r4,0(r18)
    9aac:	90800417 	ldw	r2,16(r18)
    9ab0:	91800217 	ldw	r6,8(r18)
    9ab4:	91c00517 	ldw	r7,20(r18)
    9ab8:	1100022e 	bgeu	r2,r4,9ac4 <__sfvwrite_r+0x2b0>
    9abc:	31e3883a 	add	r17,r6,r7
    9ac0:	8c001616 	blt	r17,r16,9b1c <__sfvwrite_r+0x308>
    9ac4:	81c03816 	blt	r16,r7,9ba8 <__sfvwrite_r+0x394>
    9ac8:	90c00917 	ldw	r3,36(r18)
    9acc:	91400717 	ldw	r5,28(r18)
    9ad0:	e009883a 	mov	r4,fp
    9ad4:	b80d883a 	mov	r6,r23
    9ad8:	183ee83a 	callr	r3
    9adc:	1023883a 	mov	r17,r2
    9ae0:	00bfe10e 	bge	zero,r2,9a68 <__sfvwrite_r+0x254>
    9ae4:	a469c83a 	sub	r20,r20,r17
    9ae8:	a0001826 	beq	r20,zero,9b4c <__sfvwrite_r+0x338>
    9aec:	b0800217 	ldw	r2,8(r22)
    9af0:	1445c83a 	sub	r2,r2,r17
    9af4:	b0800215 	stw	r2,8(r22)
    9af8:	103f7226 	beq	r2,zero,98c4 <__sfvwrite_r+0xb0>
    9afc:	9c67c83a 	sub	r19,r19,r17
    9b00:	bc6f883a 	add	r23,r23,r17
    9b04:	983fe21e 	bne	r19,zero,9a90 <__sfvwrite_r+0x27c>
    9b08:	adc00017 	ldw	r23,0(r21)
    9b0c:	acc00117 	ldw	r19,4(r21)
    9b10:	ad400204 	addi	r21,r21,8
    9b14:	d8000015 	stw	zero,0(sp)
    9b18:	003fdc06 	br	9a8c <__sfvwrite_r+0x278>
    9b1c:	b80b883a 	mov	r5,r23
    9b20:	880d883a 	mov	r6,r17
    9b24:	000a8ac0 	call	a8ac <memmove>
    9b28:	90c00017 	ldw	r3,0(r18)
    9b2c:	e009883a 	mov	r4,fp
    9b30:	900b883a 	mov	r5,r18
    9b34:	1c47883a 	add	r3,r3,r17
    9b38:	90c00015 	stw	r3,0(r18)
    9b3c:	0008ee40 	call	8ee4 <_fflush_r>
    9b40:	103fc91e 	bne	r2,zero,9a68 <__sfvwrite_r+0x254>
    9b44:	a469c83a 	sub	r20,r20,r17
    9b48:	a03fe81e 	bne	r20,zero,9aec <__sfvwrite_r+0x2d8>
    9b4c:	e009883a 	mov	r4,fp
    9b50:	900b883a 	mov	r5,r18
    9b54:	0008ee40 	call	8ee4 <_fflush_r>
    9b58:	103fc31e 	bne	r2,zero,9a68 <__sfvwrite_r+0x254>
    9b5c:	d8000015 	stw	zero,0(sp)
    9b60:	003fe206 	br	9aec <__sfvwrite_r+0x2d8>
    9b64:	91000017 	ldw	r4,0(r18)
    9b68:	90800417 	ldw	r2,16(r18)
    9b6c:	1100022e 	bgeu	r2,r4,9b78 <__sfvwrite_r+0x364>
    9b70:	8023883a 	mov	r17,r16
    9b74:	85003136 	bltu	r16,r20,9c3c <__sfvwrite_r+0x428>
    9b78:	91c00517 	ldw	r7,20(r18)
    9b7c:	a1c01836 	bltu	r20,r7,9be0 <__sfvwrite_r+0x3cc>
    9b80:	90c00917 	ldw	r3,36(r18)
    9b84:	91400717 	ldw	r5,28(r18)
    9b88:	e009883a 	mov	r4,fp
    9b8c:	b80d883a 	mov	r6,r23
    9b90:	183ee83a 	callr	r3
    9b94:	1021883a 	mov	r16,r2
    9b98:	00bfb30e 	bge	zero,r2,9a68 <__sfvwrite_r+0x254>
    9b9c:	1023883a 	mov	r17,r2
    9ba0:	1027883a 	mov	r19,r2
    9ba4:	003f9b06 	br	9a14 <__sfvwrite_r+0x200>
    9ba8:	b80b883a 	mov	r5,r23
    9bac:	800d883a 	mov	r6,r16
    9bb0:	000a8ac0 	call	a8ac <memmove>
    9bb4:	90c00217 	ldw	r3,8(r18)
    9bb8:	90800017 	ldw	r2,0(r18)
    9bbc:	8023883a 	mov	r17,r16
    9bc0:	1c07c83a 	sub	r3,r3,r16
    9bc4:	1405883a 	add	r2,r2,r16
    9bc8:	90c00215 	stw	r3,8(r18)
    9bcc:	90800015 	stw	r2,0(r18)
    9bd0:	003fc406 	br	9ae4 <__sfvwrite_r+0x2d0>
    9bd4:	a00d883a 	mov	r6,r20
    9bd8:	a021883a 	mov	r16,r20
    9bdc:	003f8106 	br	99e4 <__sfvwrite_r+0x1d0>
    9be0:	b80b883a 	mov	r5,r23
    9be4:	a00d883a 	mov	r6,r20
    9be8:	000a8ac0 	call	a8ac <memmove>
    9bec:	90c00217 	ldw	r3,8(r18)
    9bf0:	90800017 	ldw	r2,0(r18)
    9bf4:	a021883a 	mov	r16,r20
    9bf8:	1d07c83a 	sub	r3,r3,r20
    9bfc:	1505883a 	add	r2,r2,r20
    9c00:	a023883a 	mov	r17,r20
    9c04:	a027883a 	mov	r19,r20
    9c08:	90c00215 	stw	r3,8(r18)
    9c0c:	90800015 	stw	r2,0(r18)
    9c10:	003f8006 	br	9a14 <__sfvwrite_r+0x200>
    9c14:	b809883a 	mov	r4,r23
    9c18:	01400284 	movi	r5,10
    9c1c:	980d883a 	mov	r6,r19
    9c20:	000a7c80 	call	a7c8 <memchr>
    9c24:	10001726 	beq	r2,zero,9c84 <__sfvwrite_r+0x470>
    9c28:	15c5c83a 	sub	r2,r2,r23
    9c2c:	15000044 	addi	r20,r2,1
    9c30:	00800044 	movi	r2,1
    9c34:	d8800015 	stw	r2,0(sp)
    9c38:	003f9806 	br	9a9c <__sfvwrite_r+0x288>
    9c3c:	b80b883a 	mov	r5,r23
    9c40:	800d883a 	mov	r6,r16
    9c44:	000a8ac0 	call	a8ac <memmove>
    9c48:	90c00017 	ldw	r3,0(r18)
    9c4c:	e009883a 	mov	r4,fp
    9c50:	900b883a 	mov	r5,r18
    9c54:	1c07883a 	add	r3,r3,r16
    9c58:	90c00015 	stw	r3,0(r18)
    9c5c:	8027883a 	mov	r19,r16
    9c60:	0008ee40 	call	8ee4 <_fflush_r>
    9c64:	103f6b26 	beq	r2,zero,9a14 <__sfvwrite_r+0x200>
    9c68:	003f7f06 	br	9a68 <__sfvwrite_r+0x254>
    9c6c:	400b883a 	mov	r5,r8
    9c70:	e009883a 	mov	r4,fp
    9c74:	000b9800 	call	b980 <_realloc_r>
    9c78:	103f7626 	beq	r2,zero,9a54 <__sfvwrite_r+0x240>
    9c7c:	1023883a 	mov	r17,r2
    9c80:	003f5006 	br	99c4 <__sfvwrite_r+0x1b0>
    9c84:	00c00044 	movi	r3,1
    9c88:	9d000044 	addi	r20,r19,1
    9c8c:	d8c00015 	stw	r3,0(sp)
    9c90:	003f8206 	br	9a9c <__sfvwrite_r+0x288>
    9c94:	9080030b 	ldhu	r2,12(r18)
    9c98:	00c00244 	movi	r3,9
    9c9c:	013fffc4 	movi	r4,-1
    9ca0:	10801014 	ori	r2,r2,64
    9ca4:	9080030d 	sth	r2,12(r18)
    9ca8:	e0c00015 	stw	r3,0(fp)
    9cac:	003f0606 	br	98c8 <__sfvwrite_r+0xb4>

00009cb0 <_fwalk_reent>:
    9cb0:	defff704 	addi	sp,sp,-36
    9cb4:	dcc00315 	stw	r19,12(sp)
    9cb8:	24c0b804 	addi	r19,r4,736
    9cbc:	dd800615 	stw	r22,24(sp)
    9cc0:	dd400515 	stw	r21,20(sp)
    9cc4:	dfc00815 	stw	ra,32(sp)
    9cc8:	ddc00715 	stw	r23,28(sp)
    9ccc:	dd000415 	stw	r20,16(sp)
    9cd0:	dc800215 	stw	r18,8(sp)
    9cd4:	dc400115 	stw	r17,4(sp)
    9cd8:	dc000015 	stw	r16,0(sp)
    9cdc:	202b883a 	mov	r21,r4
    9ce0:	282d883a 	mov	r22,r5
    9ce4:	000916c0 	call	916c <__sfp_lock_acquire>
    9ce8:	98002126 	beq	r19,zero,9d70 <_fwalk_reent+0xc0>
    9cec:	002f883a 	mov	r23,zero
    9cf0:	9c800117 	ldw	r18,4(r19)
    9cf4:	9c000217 	ldw	r16,8(r19)
    9cf8:	90bfffc4 	addi	r2,r18,-1
    9cfc:	10000d16 	blt	r2,zero,9d34 <_fwalk_reent+0x84>
    9d00:	0023883a 	mov	r17,zero
    9d04:	053fffc4 	movi	r20,-1
    9d08:	8080030f 	ldh	r2,12(r16)
    9d0c:	8c400044 	addi	r17,r17,1
    9d10:	10000626 	beq	r2,zero,9d2c <_fwalk_reent+0x7c>
    9d14:	8080038f 	ldh	r2,14(r16)
    9d18:	800b883a 	mov	r5,r16
    9d1c:	a809883a 	mov	r4,r21
    9d20:	15000226 	beq	r2,r20,9d2c <_fwalk_reent+0x7c>
    9d24:	b03ee83a 	callr	r22
    9d28:	b8aeb03a 	or	r23,r23,r2
    9d2c:	84001704 	addi	r16,r16,92
    9d30:	947ff51e 	bne	r18,r17,9d08 <_fwalk_reent+0x58>
    9d34:	9cc00017 	ldw	r19,0(r19)
    9d38:	983fed1e 	bne	r19,zero,9cf0 <_fwalk_reent+0x40>
    9d3c:	00091700 	call	9170 <__sfp_lock_release>
    9d40:	b805883a 	mov	r2,r23
    9d44:	dfc00817 	ldw	ra,32(sp)
    9d48:	ddc00717 	ldw	r23,28(sp)
    9d4c:	dd800617 	ldw	r22,24(sp)
    9d50:	dd400517 	ldw	r21,20(sp)
    9d54:	dd000417 	ldw	r20,16(sp)
    9d58:	dcc00317 	ldw	r19,12(sp)
    9d5c:	dc800217 	ldw	r18,8(sp)
    9d60:	dc400117 	ldw	r17,4(sp)
    9d64:	dc000017 	ldw	r16,0(sp)
    9d68:	dec00904 	addi	sp,sp,36
    9d6c:	f800283a 	ret
    9d70:	002f883a 	mov	r23,zero
    9d74:	003ff106 	br	9d3c <_fwalk_reent+0x8c>

00009d78 <_fwalk>:
    9d78:	defff804 	addi	sp,sp,-32
    9d7c:	dcc00315 	stw	r19,12(sp)
    9d80:	24c0b804 	addi	r19,r4,736
    9d84:	dd400515 	stw	r21,20(sp)
    9d88:	dfc00715 	stw	ra,28(sp)
    9d8c:	dd800615 	stw	r22,24(sp)
    9d90:	dd000415 	stw	r20,16(sp)
    9d94:	dc800215 	stw	r18,8(sp)
    9d98:	dc400115 	stw	r17,4(sp)
    9d9c:	dc000015 	stw	r16,0(sp)
    9da0:	282b883a 	mov	r21,r5
    9da4:	000916c0 	call	916c <__sfp_lock_acquire>
    9da8:	98001f26 	beq	r19,zero,9e28 <_fwalk+0xb0>
    9dac:	002d883a 	mov	r22,zero
    9db0:	9c800117 	ldw	r18,4(r19)
    9db4:	9c000217 	ldw	r16,8(r19)
    9db8:	90bfffc4 	addi	r2,r18,-1
    9dbc:	10000c16 	blt	r2,zero,9df0 <_fwalk+0x78>
    9dc0:	0023883a 	mov	r17,zero
    9dc4:	053fffc4 	movi	r20,-1
    9dc8:	8080030f 	ldh	r2,12(r16)
    9dcc:	8c400044 	addi	r17,r17,1
    9dd0:	10000526 	beq	r2,zero,9de8 <_fwalk+0x70>
    9dd4:	8080038f 	ldh	r2,14(r16)
    9dd8:	8009883a 	mov	r4,r16
    9ddc:	15000226 	beq	r2,r20,9de8 <_fwalk+0x70>
    9de0:	a83ee83a 	callr	r21
    9de4:	b0acb03a 	or	r22,r22,r2
    9de8:	84001704 	addi	r16,r16,92
    9dec:	947ff61e 	bne	r18,r17,9dc8 <_fwalk+0x50>
    9df0:	9cc00017 	ldw	r19,0(r19)
    9df4:	983fee1e 	bne	r19,zero,9db0 <_fwalk+0x38>
    9df8:	00091700 	call	9170 <__sfp_lock_release>
    9dfc:	b005883a 	mov	r2,r22
    9e00:	dfc00717 	ldw	ra,28(sp)
    9e04:	dd800617 	ldw	r22,24(sp)
    9e08:	dd400517 	ldw	r21,20(sp)
    9e0c:	dd000417 	ldw	r20,16(sp)
    9e10:	dcc00317 	ldw	r19,12(sp)
    9e14:	dc800217 	ldw	r18,8(sp)
    9e18:	dc400117 	ldw	r17,4(sp)
    9e1c:	dc000017 	ldw	r16,0(sp)
    9e20:	dec00804 	addi	sp,sp,32
    9e24:	f800283a 	ret
    9e28:	002d883a 	mov	r22,zero
    9e2c:	003ff206 	br	9df8 <_fwalk+0x80>

00009e30 <__locale_charset>:
    9e30:	d0a00717 	ldw	r2,-32740(gp)
    9e34:	f800283a 	ret

00009e38 <_localeconv_r>:
    9e38:	00820034 	movhi	r2,2048
    9e3c:	10805c04 	addi	r2,r2,368
    9e40:	f800283a 	ret

00009e44 <localeconv>:
    9e44:	00820034 	movhi	r2,2048
    9e48:	10894004 	addi	r2,r2,9472
    9e4c:	11000017 	ldw	r4,0(r2)
    9e50:	0009e381 	jmpi	9e38 <_localeconv_r>

00009e54 <_setlocale_r>:
    9e54:	defffc04 	addi	sp,sp,-16
    9e58:	00c20034 	movhi	r3,2048
    9e5c:	18c05704 	addi	r3,r3,348
    9e60:	dc800215 	stw	r18,8(sp)
    9e64:	dc400115 	stw	r17,4(sp)
    9e68:	dc000015 	stw	r16,0(sp)
    9e6c:	2023883a 	mov	r17,r4
    9e70:	2825883a 	mov	r18,r5
    9e74:	dfc00315 	stw	ra,12(sp)
    9e78:	3021883a 	mov	r16,r6
    9e7c:	3009883a 	mov	r4,r6
    9e80:	180b883a 	mov	r5,r3
    9e84:	30000926 	beq	r6,zero,9eac <_setlocale_r+0x58>
    9e88:	000c1a00 	call	c1a0 <strcmp>
    9e8c:	8009883a 	mov	r4,r16
    9e90:	01420034 	movhi	r5,2048
    9e94:	29404204 	addi	r5,r5,264
    9e98:	10000b1e 	bne	r2,zero,9ec8 <_setlocale_r+0x74>
    9e9c:	8c000d15 	stw	r16,52(r17)
    9ea0:	8c800c15 	stw	r18,48(r17)
    9ea4:	00c20034 	movhi	r3,2048
    9ea8:	18c05704 	addi	r3,r3,348
    9eac:	1805883a 	mov	r2,r3
    9eb0:	dfc00317 	ldw	ra,12(sp)
    9eb4:	dc800217 	ldw	r18,8(sp)
    9eb8:	dc400117 	ldw	r17,4(sp)
    9ebc:	dc000017 	ldw	r16,0(sp)
    9ec0:	dec00404 	addi	sp,sp,16
    9ec4:	f800283a 	ret
    9ec8:	000c1a00 	call	c1a0 <strcmp>
    9ecc:	0007883a 	mov	r3,zero
    9ed0:	103ff226 	beq	r2,zero,9e9c <_setlocale_r+0x48>
    9ed4:	003ff506 	br	9eac <_setlocale_r+0x58>

00009ed8 <setlocale>:
    9ed8:	01820034 	movhi	r6,2048
    9edc:	31894004 	addi	r6,r6,9472
    9ee0:	2007883a 	mov	r3,r4
    9ee4:	31000017 	ldw	r4,0(r6)
    9ee8:	280d883a 	mov	r6,r5
    9eec:	180b883a 	mov	r5,r3
    9ef0:	0009e541 	jmpi	9e54 <_setlocale_r>

00009ef4 <__smakebuf_r>:
    9ef4:	2880030b 	ldhu	r2,12(r5)
    9ef8:	deffed04 	addi	sp,sp,-76
    9efc:	dc401015 	stw	r17,64(sp)
    9f00:	1080008c 	andi	r2,r2,2
    9f04:	dc000f15 	stw	r16,60(sp)
    9f08:	dfc01215 	stw	ra,72(sp)
    9f0c:	dc801115 	stw	r18,68(sp)
    9f10:	2821883a 	mov	r16,r5
    9f14:	2023883a 	mov	r17,r4
    9f18:	10000b26 	beq	r2,zero,9f48 <__smakebuf_r+0x54>
    9f1c:	28c010c4 	addi	r3,r5,67
    9f20:	00800044 	movi	r2,1
    9f24:	28800515 	stw	r2,20(r5)
    9f28:	28c00415 	stw	r3,16(r5)
    9f2c:	28c00015 	stw	r3,0(r5)
    9f30:	dfc01217 	ldw	ra,72(sp)
    9f34:	dc801117 	ldw	r18,68(sp)
    9f38:	dc401017 	ldw	r17,64(sp)
    9f3c:	dc000f17 	ldw	r16,60(sp)
    9f40:	dec01304 	addi	sp,sp,76
    9f44:	f800283a 	ret
    9f48:	2940038f 	ldh	r5,14(r5)
    9f4c:	28002116 	blt	r5,zero,9fd4 <__smakebuf_r+0xe0>
    9f50:	d80d883a 	mov	r6,sp
    9f54:	000c51c0 	call	c51c <_fstat_r>
    9f58:	10001e16 	blt	r2,zero,9fd4 <__smakebuf_r+0xe0>
    9f5c:	d8800117 	ldw	r2,4(sp)
    9f60:	00e00014 	movui	r3,32768
    9f64:	113c000c 	andi	r4,r2,61440
    9f68:	20c03126 	beq	r4,r3,a030 <__smakebuf_r+0x13c>
    9f6c:	8080030b 	ldhu	r2,12(r16)
    9f70:	00c80004 	movi	r3,8192
    9f74:	10820014 	ori	r2,r2,2048
    9f78:	8080030d 	sth	r2,12(r16)
    9f7c:	20c01e26 	beq	r4,r3,9ff8 <__smakebuf_r+0x104>
    9f80:	04810004 	movi	r18,1024
    9f84:	8809883a 	mov	r4,r17
    9f88:	900b883a 	mov	r5,r18
    9f8c:	000a0880 	call	a088 <_malloc_r>
    9f90:	1009883a 	mov	r4,r2
    9f94:	10003126 	beq	r2,zero,a05c <__smakebuf_r+0x168>
    9f98:	80c0030b 	ldhu	r3,12(r16)
    9f9c:	00800074 	movhi	r2,1
    9fa0:	10a49804 	addi	r2,r2,-28064
    9fa4:	88800f15 	stw	r2,60(r17)
    9fa8:	18c02014 	ori	r3,r3,128
    9fac:	84800515 	stw	r18,20(r16)
    9fb0:	80c0030d 	sth	r3,12(r16)
    9fb4:	81000415 	stw	r4,16(r16)
    9fb8:	81000015 	stw	r4,0(r16)
    9fbc:	dfc01217 	ldw	ra,72(sp)
    9fc0:	dc801117 	ldw	r18,68(sp)
    9fc4:	dc401017 	ldw	r17,64(sp)
    9fc8:	dc000f17 	ldw	r16,60(sp)
    9fcc:	dec01304 	addi	sp,sp,76
    9fd0:	f800283a 	ret
    9fd4:	80c0030b 	ldhu	r3,12(r16)
    9fd8:	1880200c 	andi	r2,r3,128
    9fdc:	10000426 	beq	r2,zero,9ff0 <__smakebuf_r+0xfc>
    9fe0:	04801004 	movi	r18,64
    9fe4:	18820014 	ori	r2,r3,2048
    9fe8:	8080030d 	sth	r2,12(r16)
    9fec:	003fe506 	br	9f84 <__smakebuf_r+0x90>
    9ff0:	04810004 	movi	r18,1024
    9ff4:	003ffb06 	br	9fe4 <__smakebuf_r+0xf0>
    9ff8:	8140038f 	ldh	r5,14(r16)
    9ffc:	8809883a 	mov	r4,r17
    a000:	000c5900 	call	c590 <_isatty_r>
    a004:	103fde26 	beq	r2,zero,9f80 <__smakebuf_r+0x8c>
    a008:	8080030b 	ldhu	r2,12(r16)
    a00c:	80c010c4 	addi	r3,r16,67
    a010:	04810004 	movi	r18,1024
    a014:	10800054 	ori	r2,r2,1
    a018:	8080030d 	sth	r2,12(r16)
    a01c:	00800044 	movi	r2,1
    a020:	80c00415 	stw	r3,16(r16)
    a024:	80800515 	stw	r2,20(r16)
    a028:	80c00015 	stw	r3,0(r16)
    a02c:	003fd506 	br	9f84 <__smakebuf_r+0x90>
    a030:	80c00a17 	ldw	r3,40(r16)
    a034:	00800074 	movhi	r2,1
    a038:	10b01704 	addi	r2,r2,-16292
    a03c:	18bfcb1e 	bne	r3,r2,9f6c <__smakebuf_r+0x78>
    a040:	8080030b 	ldhu	r2,12(r16)
    a044:	00c10004 	movi	r3,1024
    a048:	1825883a 	mov	r18,r3
    a04c:	10c4b03a 	or	r2,r2,r3
    a050:	8080030d 	sth	r2,12(r16)
    a054:	80c01315 	stw	r3,76(r16)
    a058:	003fca06 	br	9f84 <__smakebuf_r+0x90>
    a05c:	8100030b 	ldhu	r4,12(r16)
    a060:	2080800c 	andi	r2,r4,512
    a064:	103fb21e 	bne	r2,zero,9f30 <__smakebuf_r+0x3c>
    a068:	80c010c4 	addi	r3,r16,67
    a06c:	21000094 	ori	r4,r4,2
    a070:	00800044 	movi	r2,1
    a074:	80800515 	stw	r2,20(r16)
    a078:	8100030d 	sth	r4,12(r16)
    a07c:	80c00415 	stw	r3,16(r16)
    a080:	80c00015 	stw	r3,0(r16)
    a084:	003faa06 	br	9f30 <__smakebuf_r+0x3c>

0000a088 <_malloc_r>:
    a088:	defff604 	addi	sp,sp,-40
    a08c:	28c002c4 	addi	r3,r5,11
    a090:	00800584 	movi	r2,22
    a094:	dc800215 	stw	r18,8(sp)
    a098:	dfc00915 	stw	ra,36(sp)
    a09c:	df000815 	stw	fp,32(sp)
    a0a0:	ddc00715 	stw	r23,28(sp)
    a0a4:	dd800615 	stw	r22,24(sp)
    a0a8:	dd400515 	stw	r21,20(sp)
    a0ac:	dd000415 	stw	r20,16(sp)
    a0b0:	dcc00315 	stw	r19,12(sp)
    a0b4:	dc400115 	stw	r17,4(sp)
    a0b8:	dc000015 	stw	r16,0(sp)
    a0bc:	2025883a 	mov	r18,r4
    a0c0:	10c01236 	bltu	r2,r3,a10c <_malloc_r+0x84>
    a0c4:	04400404 	movi	r17,16
    a0c8:	8940142e 	bgeu	r17,r5,a11c <_malloc_r+0x94>
    a0cc:	00800304 	movi	r2,12
    a0d0:	0007883a 	mov	r3,zero
    a0d4:	90800015 	stw	r2,0(r18)
    a0d8:	1805883a 	mov	r2,r3
    a0dc:	dfc00917 	ldw	ra,36(sp)
    a0e0:	df000817 	ldw	fp,32(sp)
    a0e4:	ddc00717 	ldw	r23,28(sp)
    a0e8:	dd800617 	ldw	r22,24(sp)
    a0ec:	dd400517 	ldw	r21,20(sp)
    a0f0:	dd000417 	ldw	r20,16(sp)
    a0f4:	dcc00317 	ldw	r19,12(sp)
    a0f8:	dc800217 	ldw	r18,8(sp)
    a0fc:	dc400117 	ldw	r17,4(sp)
    a100:	dc000017 	ldw	r16,0(sp)
    a104:	dec00a04 	addi	sp,sp,40
    a108:	f800283a 	ret
    a10c:	00bffe04 	movi	r2,-8
    a110:	18a2703a 	and	r17,r3,r2
    a114:	883fed16 	blt	r17,zero,a0cc <_malloc_r+0x44>
    a118:	897fec36 	bltu	r17,r5,a0cc <_malloc_r+0x44>
    a11c:	9009883a 	mov	r4,r18
    a120:	000f0b80 	call	f0b8 <__malloc_lock>
    a124:	00807dc4 	movi	r2,503
    a128:	14402b2e 	bgeu	r2,r17,a1d8 <_malloc_r+0x150>
    a12c:	8806d27a 	srli	r3,r17,9
    a130:	18003f1e 	bne	r3,zero,a230 <_malloc_r+0x1a8>
    a134:	880cd0fa 	srli	r6,r17,3
    a138:	300490fa 	slli	r2,r6,3
    a13c:	02c20034 	movhi	r11,2048
    a140:	5ac2d404 	addi	r11,r11,2896
    a144:	12cb883a 	add	r5,r2,r11
    a148:	2c000317 	ldw	r16,12(r5)
    a14c:	580f883a 	mov	r7,r11
    a150:	2c00041e 	bne	r5,r16,a164 <_malloc_r+0xdc>
    a154:	00000a06 	br	a180 <_malloc_r+0xf8>
    a158:	1800860e 	bge	r3,zero,a374 <_malloc_r+0x2ec>
    a15c:	84000317 	ldw	r16,12(r16)
    a160:	2c000726 	beq	r5,r16,a180 <_malloc_r+0xf8>
    a164:	80800117 	ldw	r2,4(r16)
    a168:	00ffff04 	movi	r3,-4
    a16c:	10c8703a 	and	r4,r2,r3
    a170:	2447c83a 	sub	r3,r4,r17
    a174:	008003c4 	movi	r2,15
    a178:	10fff70e 	bge	r2,r3,a158 <_malloc_r+0xd0>
    a17c:	31bfffc4 	addi	r6,r6,-1
    a180:	32400044 	addi	r9,r6,1
    a184:	02820034 	movhi	r10,2048
    a188:	5282d604 	addi	r10,r10,2904
    a18c:	54000217 	ldw	r16,8(r10)
    a190:	8280a026 	beq	r16,r10,a414 <_malloc_r+0x38c>
    a194:	80800117 	ldw	r2,4(r16)
    a198:	00ffff04 	movi	r3,-4
    a19c:	10ca703a 	and	r5,r2,r3
    a1a0:	2c4dc83a 	sub	r6,r5,r17
    a1a4:	008003c4 	movi	r2,15
    a1a8:	11808316 	blt	r2,r6,a3b8 <_malloc_r+0x330>
    a1ac:	52800315 	stw	r10,12(r10)
    a1b0:	52800215 	stw	r10,8(r10)
    a1b4:	30002916 	blt	r6,zero,a25c <_malloc_r+0x1d4>
    a1b8:	8147883a 	add	r3,r16,r5
    a1bc:	18800117 	ldw	r2,4(r3)
    a1c0:	9009883a 	mov	r4,r18
    a1c4:	10800054 	ori	r2,r2,1
    a1c8:	18800115 	stw	r2,4(r3)
    a1cc:	000f0d80 	call	f0d8 <__malloc_unlock>
    a1d0:	80c00204 	addi	r3,r16,8
    a1d4:	003fc006 	br	a0d8 <_malloc_r+0x50>
    a1d8:	02c20034 	movhi	r11,2048
    a1dc:	5ac2d404 	addi	r11,r11,2896
    a1e0:	8ac5883a 	add	r2,r17,r11
    a1e4:	14000317 	ldw	r16,12(r2)
    a1e8:	580f883a 	mov	r7,r11
    a1ec:	8806d0fa 	srli	r3,r17,3
    a1f0:	14006c26 	beq	r2,r16,a3a4 <_malloc_r+0x31c>
    a1f4:	80c00117 	ldw	r3,4(r16)
    a1f8:	00bfff04 	movi	r2,-4
    a1fc:	81800317 	ldw	r6,12(r16)
    a200:	1886703a 	and	r3,r3,r2
    a204:	80c7883a 	add	r3,r16,r3
    a208:	18800117 	ldw	r2,4(r3)
    a20c:	81400217 	ldw	r5,8(r16)
    a210:	9009883a 	mov	r4,r18
    a214:	10800054 	ori	r2,r2,1
    a218:	18800115 	stw	r2,4(r3)
    a21c:	31400215 	stw	r5,8(r6)
    a220:	29800315 	stw	r6,12(r5)
    a224:	000f0d80 	call	f0d8 <__malloc_unlock>
    a228:	80c00204 	addi	r3,r16,8
    a22c:	003faa06 	br	a0d8 <_malloc_r+0x50>
    a230:	00800104 	movi	r2,4
    a234:	10c0052e 	bgeu	r2,r3,a24c <_malloc_r+0x1c4>
    a238:	00800504 	movi	r2,20
    a23c:	10c07836 	bltu	r2,r3,a420 <_malloc_r+0x398>
    a240:	198016c4 	addi	r6,r3,91
    a244:	300490fa 	slli	r2,r6,3
    a248:	003fbc06 	br	a13c <_malloc_r+0xb4>
    a24c:	8804d1ba 	srli	r2,r17,6
    a250:	11800e04 	addi	r6,r2,56
    a254:	300490fa 	slli	r2,r6,3
    a258:	003fb806 	br	a13c <_malloc_r+0xb4>
    a25c:	00807fc4 	movi	r2,511
    a260:	1140bb36 	bltu	r2,r5,a550 <_malloc_r+0x4c8>
    a264:	2806d0fa 	srli	r3,r5,3
    a268:	573ffe04 	addi	fp,r10,-8
    a26c:	00800044 	movi	r2,1
    a270:	180890fa 	slli	r4,r3,3
    a274:	1807d0ba 	srai	r3,r3,2
    a278:	e1c00117 	ldw	r7,4(fp)
    a27c:	5909883a 	add	r4,r11,r4
    a280:	21400217 	ldw	r5,8(r4)
    a284:	10c4983a 	sll	r2,r2,r3
    a288:	81000315 	stw	r4,12(r16)
    a28c:	81400215 	stw	r5,8(r16)
    a290:	388eb03a 	or	r7,r7,r2
    a294:	2c000315 	stw	r16,12(r5)
    a298:	24000215 	stw	r16,8(r4)
    a29c:	e1c00115 	stw	r7,4(fp)
    a2a0:	4807883a 	mov	r3,r9
    a2a4:	4800cd16 	blt	r9,zero,a5dc <_malloc_r+0x554>
    a2a8:	1807d0ba 	srai	r3,r3,2
    a2ac:	00800044 	movi	r2,1
    a2b0:	10c8983a 	sll	r4,r2,r3
    a2b4:	39004436 	bltu	r7,r4,a3c8 <_malloc_r+0x340>
    a2b8:	21c4703a 	and	r2,r4,r7
    a2bc:	10000a1e 	bne	r2,zero,a2e8 <_malloc_r+0x260>
    a2c0:	2109883a 	add	r4,r4,r4
    a2c4:	00bfff04 	movi	r2,-4
    a2c8:	4884703a 	and	r2,r9,r2
    a2cc:	3906703a 	and	r3,r7,r4
    a2d0:	12400104 	addi	r9,r2,4
    a2d4:	1800041e 	bne	r3,zero,a2e8 <_malloc_r+0x260>
    a2d8:	2109883a 	add	r4,r4,r4
    a2dc:	3904703a 	and	r2,r7,r4
    a2e0:	4a400104 	addi	r9,r9,4
    a2e4:	103ffc26 	beq	r2,zero,a2d8 <_malloc_r+0x250>
    a2e8:	480490fa 	slli	r2,r9,3
    a2ec:	4819883a 	mov	r12,r9
    a2f0:	023fff04 	movi	r8,-4
    a2f4:	589b883a 	add	r13,r11,r2
    a2f8:	6807883a 	mov	r3,r13
    a2fc:	014003c4 	movi	r5,15
    a300:	1c000317 	ldw	r16,12(r3)
    a304:	1c00041e 	bne	r3,r16,a318 <_malloc_r+0x290>
    a308:	0000a706 	br	a5a8 <_malloc_r+0x520>
    a30c:	3000ab0e 	bge	r6,zero,a5bc <_malloc_r+0x534>
    a310:	84000317 	ldw	r16,12(r16)
    a314:	1c00a426 	beq	r3,r16,a5a8 <_malloc_r+0x520>
    a318:	80800117 	ldw	r2,4(r16)
    a31c:	1204703a 	and	r2,r2,r8
    a320:	144dc83a 	sub	r6,r2,r17
    a324:	29bff90e 	bge	r5,r6,a30c <_malloc_r+0x284>
    a328:	81000317 	ldw	r4,12(r16)
    a32c:	80c00217 	ldw	r3,8(r16)
    a330:	89400054 	ori	r5,r17,1
    a334:	8445883a 	add	r2,r16,r17
    a338:	20c00215 	stw	r3,8(r4)
    a33c:	19000315 	stw	r4,12(r3)
    a340:	81400115 	stw	r5,4(r16)
    a344:	1187883a 	add	r3,r2,r6
    a348:	31000054 	ori	r4,r6,1
    a34c:	50800315 	stw	r2,12(r10)
    a350:	50800215 	stw	r2,8(r10)
    a354:	19800015 	stw	r6,0(r3)
    a358:	11000115 	stw	r4,4(r2)
    a35c:	12800215 	stw	r10,8(r2)
    a360:	12800315 	stw	r10,12(r2)
    a364:	9009883a 	mov	r4,r18
    a368:	000f0d80 	call	f0d8 <__malloc_unlock>
    a36c:	80c00204 	addi	r3,r16,8
    a370:	003f5906 	br	a0d8 <_malloc_r+0x50>
    a374:	8109883a 	add	r4,r16,r4
    a378:	20800117 	ldw	r2,4(r4)
    a37c:	80c00217 	ldw	r3,8(r16)
    a380:	81400317 	ldw	r5,12(r16)
    a384:	10800054 	ori	r2,r2,1
    a388:	20800115 	stw	r2,4(r4)
    a38c:	28c00215 	stw	r3,8(r5)
    a390:	19400315 	stw	r5,12(r3)
    a394:	9009883a 	mov	r4,r18
    a398:	000f0d80 	call	f0d8 <__malloc_unlock>
    a39c:	80c00204 	addi	r3,r16,8
    a3a0:	003f4d06 	br	a0d8 <_malloc_r+0x50>
    a3a4:	80800204 	addi	r2,r16,8
    a3a8:	14000317 	ldw	r16,12(r2)
    a3ac:	143f911e 	bne	r2,r16,a1f4 <_malloc_r+0x16c>
    a3b0:	1a400084 	addi	r9,r3,2
    a3b4:	003f7306 	br	a184 <_malloc_r+0xfc>
    a3b8:	88c00054 	ori	r3,r17,1
    a3bc:	8445883a 	add	r2,r16,r17
    a3c0:	80c00115 	stw	r3,4(r16)
    a3c4:	003fdf06 	br	a344 <_malloc_r+0x2bc>
    a3c8:	e4000217 	ldw	r16,8(fp)
    a3cc:	00bfff04 	movi	r2,-4
    a3d0:	80c00117 	ldw	r3,4(r16)
    a3d4:	802d883a 	mov	r22,r16
    a3d8:	18aa703a 	and	r21,r3,r2
    a3dc:	ac401636 	bltu	r21,r17,a438 <_malloc_r+0x3b0>
    a3e0:	ac49c83a 	sub	r4,r21,r17
    a3e4:	008003c4 	movi	r2,15
    a3e8:	1100130e 	bge	r2,r4,a438 <_malloc_r+0x3b0>
    a3ec:	88800054 	ori	r2,r17,1
    a3f0:	8447883a 	add	r3,r16,r17
    a3f4:	80800115 	stw	r2,4(r16)
    a3f8:	20800054 	ori	r2,r4,1
    a3fc:	18800115 	stw	r2,4(r3)
    a400:	e0c00215 	stw	r3,8(fp)
    a404:	9009883a 	mov	r4,r18
    a408:	000f0d80 	call	f0d8 <__malloc_unlock>
    a40c:	80c00204 	addi	r3,r16,8
    a410:	003f3106 	br	a0d8 <_malloc_r+0x50>
    a414:	39c00117 	ldw	r7,4(r7)
    a418:	573ffe04 	addi	fp,r10,-8
    a41c:	003fa006 	br	a2a0 <_malloc_r+0x218>
    a420:	00801504 	movi	r2,84
    a424:	10c06736 	bltu	r2,r3,a5c4 <_malloc_r+0x53c>
    a428:	8804d33a 	srli	r2,r17,12
    a42c:	11801b84 	addi	r6,r2,110
    a430:	300490fa 	slli	r2,r6,3
    a434:	003f4106 	br	a13c <_malloc_r+0xb4>
    a438:	d0a03717 	ldw	r2,-32548(gp)
    a43c:	d0e00917 	ldw	r3,-32732(gp)
    a440:	053fffc4 	movi	r20,-1
    a444:	10800404 	addi	r2,r2,16
    a448:	88a7883a 	add	r19,r17,r2
    a44c:	1d000326 	beq	r3,r20,a45c <_malloc_r+0x3d4>
    a450:	98c3ffc4 	addi	r3,r19,4095
    a454:	00bc0004 	movi	r2,-4096
    a458:	18a6703a 	and	r19,r3,r2
    a45c:	9009883a 	mov	r4,r18
    a460:	980b883a 	mov	r5,r19
    a464:	000bfe40 	call	bfe4 <_sbrk_r>
    a468:	1009883a 	mov	r4,r2
    a46c:	15000426 	beq	r2,r20,a480 <_malloc_r+0x3f8>
    a470:	854b883a 	add	r5,r16,r21
    a474:	1029883a 	mov	r20,r2
    a478:	11405a2e 	bgeu	r2,r5,a5e4 <_malloc_r+0x55c>
    a47c:	87000c26 	beq	r16,fp,a4b0 <_malloc_r+0x428>
    a480:	e4000217 	ldw	r16,8(fp)
    a484:	80c00117 	ldw	r3,4(r16)
    a488:	00bfff04 	movi	r2,-4
    a48c:	1884703a 	and	r2,r3,r2
    a490:	14400336 	bltu	r2,r17,a4a0 <_malloc_r+0x418>
    a494:	1449c83a 	sub	r4,r2,r17
    a498:	008003c4 	movi	r2,15
    a49c:	113fd316 	blt	r2,r4,a3ec <_malloc_r+0x364>
    a4a0:	9009883a 	mov	r4,r18
    a4a4:	000f0d80 	call	f0d8 <__malloc_unlock>
    a4a8:	0007883a 	mov	r3,zero
    a4ac:	003f0a06 	br	a0d8 <_malloc_r+0x50>
    a4b0:	05c20234 	movhi	r23,2056
    a4b4:	bdfdf004 	addi	r23,r23,-2112
    a4b8:	b8800017 	ldw	r2,0(r23)
    a4bc:	988d883a 	add	r6,r19,r2
    a4c0:	b9800015 	stw	r6,0(r23)
    a4c4:	d0e00917 	ldw	r3,-32732(gp)
    a4c8:	00bfffc4 	movi	r2,-1
    a4cc:	18808e26 	beq	r3,r2,a708 <_malloc_r+0x680>
    a4d0:	2145c83a 	sub	r2,r4,r5
    a4d4:	3085883a 	add	r2,r6,r2
    a4d8:	b8800015 	stw	r2,0(r23)
    a4dc:	20c001cc 	andi	r3,r4,7
    a4e0:	18005f1e 	bne	r3,zero,a660 <_malloc_r+0x5d8>
    a4e4:	000b883a 	mov	r5,zero
    a4e8:	a4c5883a 	add	r2,r20,r19
    a4ec:	1083ffcc 	andi	r2,r2,4095
    a4f0:	00c40004 	movi	r3,4096
    a4f4:	1887c83a 	sub	r3,r3,r2
    a4f8:	28e7883a 	add	r19,r5,r3
    a4fc:	9009883a 	mov	r4,r18
    a500:	980b883a 	mov	r5,r19
    a504:	000bfe40 	call	bfe4 <_sbrk_r>
    a508:	1007883a 	mov	r3,r2
    a50c:	00bfffc4 	movi	r2,-1
    a510:	18807a26 	beq	r3,r2,a6fc <_malloc_r+0x674>
    a514:	1d05c83a 	sub	r2,r3,r20
    a518:	9885883a 	add	r2,r19,r2
    a51c:	10c00054 	ori	r3,r2,1
    a520:	b8800017 	ldw	r2,0(r23)
    a524:	a021883a 	mov	r16,r20
    a528:	a0c00115 	stw	r3,4(r20)
    a52c:	9885883a 	add	r2,r19,r2
    a530:	b8800015 	stw	r2,0(r23)
    a534:	e5000215 	stw	r20,8(fp)
    a538:	b7003626 	beq	r22,fp,a614 <_malloc_r+0x58c>
    a53c:	018003c4 	movi	r6,15
    a540:	35404b36 	bltu	r6,r21,a670 <_malloc_r+0x5e8>
    a544:	00800044 	movi	r2,1
    a548:	a0800115 	stw	r2,4(r20)
    a54c:	003fcd06 	br	a484 <_malloc_r+0x3fc>
    a550:	2808d27a 	srli	r4,r5,9
    a554:	2000371e 	bne	r4,zero,a634 <_malloc_r+0x5ac>
    a558:	2808d0fa 	srli	r4,r5,3
    a55c:	200690fa 	slli	r3,r4,3
    a560:	1ad1883a 	add	r8,r3,r11
    a564:	41800217 	ldw	r6,8(r8)
    a568:	41805b26 	beq	r8,r6,a6d8 <_malloc_r+0x650>
    a56c:	30800117 	ldw	r2,4(r6)
    a570:	00ffff04 	movi	r3,-4
    a574:	10c4703a 	and	r2,r2,r3
    a578:	2880022e 	bgeu	r5,r2,a584 <_malloc_r+0x4fc>
    a57c:	31800217 	ldw	r6,8(r6)
    a580:	41bffa1e 	bne	r8,r6,a56c <_malloc_r+0x4e4>
    a584:	32000317 	ldw	r8,12(r6)
    a588:	39c00117 	ldw	r7,4(r7)
    a58c:	82000315 	stw	r8,12(r16)
    a590:	81800215 	stw	r6,8(r16)
    a594:	07020034 	movhi	fp,2048
    a598:	e702d404 	addi	fp,fp,2896
    a59c:	34000315 	stw	r16,12(r6)
    a5a0:	44000215 	stw	r16,8(r8)
    a5a4:	003f3e06 	br	a2a0 <_malloc_r+0x218>
    a5a8:	63000044 	addi	r12,r12,1
    a5ac:	608000cc 	andi	r2,r12,3
    a5b0:	10005d26 	beq	r2,zero,a728 <_malloc_r+0x6a0>
    a5b4:	18c00204 	addi	r3,r3,8
    a5b8:	003f5106 	br	a300 <_malloc_r+0x278>
    a5bc:	8089883a 	add	r4,r16,r2
    a5c0:	003f6d06 	br	a378 <_malloc_r+0x2f0>
    a5c4:	00805504 	movi	r2,340
    a5c8:	10c02036 	bltu	r2,r3,a64c <_malloc_r+0x5c4>
    a5cc:	8804d3fa 	srli	r2,r17,15
    a5d0:	11801dc4 	addi	r6,r2,119
    a5d4:	300490fa 	slli	r2,r6,3
    a5d8:	003ed806 	br	a13c <_malloc_r+0xb4>
    a5dc:	48c000c4 	addi	r3,r9,3
    a5e0:	003f3106 	br	a2a8 <_malloc_r+0x220>
    a5e4:	05c20234 	movhi	r23,2056
    a5e8:	bdfdf004 	addi	r23,r23,-2112
    a5ec:	b8800017 	ldw	r2,0(r23)
    a5f0:	988d883a 	add	r6,r19,r2
    a5f4:	b9800015 	stw	r6,0(r23)
    a5f8:	293fb21e 	bne	r5,r4,a4c4 <_malloc_r+0x43c>
    a5fc:	2083ffcc 	andi	r2,r4,4095
    a600:	103fb01e 	bne	r2,zero,a4c4 <_malloc_r+0x43c>
    a604:	e4000217 	ldw	r16,8(fp)
    a608:	9d45883a 	add	r2,r19,r21
    a60c:	10800054 	ori	r2,r2,1
    a610:	80800115 	stw	r2,4(r16)
    a614:	b8c00017 	ldw	r3,0(r23)
    a618:	d0a03817 	ldw	r2,-32544(gp)
    a61c:	10c0012e 	bgeu	r2,r3,a624 <_malloc_r+0x59c>
    a620:	d0e03815 	stw	r3,-32544(gp)
    a624:	d0a03917 	ldw	r2,-32540(gp)
    a628:	10ff962e 	bgeu	r2,r3,a484 <_malloc_r+0x3fc>
    a62c:	d0e03915 	stw	r3,-32540(gp)
    a630:	003f9406 	br	a484 <_malloc_r+0x3fc>
    a634:	00800104 	movi	r2,4
    a638:	11001e36 	bltu	r2,r4,a6b4 <_malloc_r+0x62c>
    a63c:	2804d1ba 	srli	r2,r5,6
    a640:	11000e04 	addi	r4,r2,56
    a644:	200690fa 	slli	r3,r4,3
    a648:	003fc506 	br	a560 <_malloc_r+0x4d8>
    a64c:	00815504 	movi	r2,1364
    a650:	10c01d2e 	bgeu	r2,r3,a6c8 <_malloc_r+0x640>
    a654:	01801f84 	movi	r6,126
    a658:	0080fc04 	movi	r2,1008
    a65c:	003eb706 	br	a13c <_malloc_r+0xb4>
    a660:	00800204 	movi	r2,8
    a664:	10cbc83a 	sub	r5,r2,r3
    a668:	2169883a 	add	r20,r4,r5
    a66c:	003f9e06 	br	a4e8 <_malloc_r+0x460>
    a670:	00bffe04 	movi	r2,-8
    a674:	a93ffd04 	addi	r4,r21,-12
    a678:	2088703a 	and	r4,r4,r2
    a67c:	b10b883a 	add	r5,r22,r4
    a680:	00c00144 	movi	r3,5
    a684:	28c00215 	stw	r3,8(r5)
    a688:	28c00115 	stw	r3,4(r5)
    a68c:	b0800117 	ldw	r2,4(r22)
    a690:	1080004c 	andi	r2,r2,1
    a694:	2084b03a 	or	r2,r4,r2
    a698:	b0800115 	stw	r2,4(r22)
    a69c:	313fdd2e 	bgeu	r6,r4,a614 <_malloc_r+0x58c>
    a6a0:	b1400204 	addi	r5,r22,8
    a6a4:	9009883a 	mov	r4,r18
    a6a8:	00095000 	call	9500 <_free_r>
    a6ac:	e4000217 	ldw	r16,8(fp)
    a6b0:	003fd806 	br	a614 <_malloc_r+0x58c>
    a6b4:	00800504 	movi	r2,20
    a6b8:	11001536 	bltu	r2,r4,a710 <_malloc_r+0x688>
    a6bc:	210016c4 	addi	r4,r4,91
    a6c0:	200690fa 	slli	r3,r4,3
    a6c4:	003fa606 	br	a560 <_malloc_r+0x4d8>
    a6c8:	8804d4ba 	srli	r2,r17,18
    a6cc:	11801f04 	addi	r6,r2,124
    a6d0:	300490fa 	slli	r2,r6,3
    a6d4:	003e9906 	br	a13c <_malloc_r+0xb4>
    a6d8:	2009d0ba 	srai	r4,r4,2
    a6dc:	01420034 	movhi	r5,2048
    a6e0:	2942d404 	addi	r5,r5,2896
    a6e4:	00c00044 	movi	r3,1
    a6e8:	28800117 	ldw	r2,4(r5)
    a6ec:	1906983a 	sll	r3,r3,r4
    a6f0:	10c4b03a 	or	r2,r2,r3
    a6f4:	28800115 	stw	r2,4(r5)
    a6f8:	003fa306 	br	a588 <_malloc_r+0x500>
    a6fc:	0027883a 	mov	r19,zero
    a700:	00c00044 	movi	r3,1
    a704:	003f8606 	br	a520 <_malloc_r+0x498>
    a708:	d1200915 	stw	r4,-32732(gp)
    a70c:	003f7306 	br	a4dc <_malloc_r+0x454>
    a710:	00801504 	movi	r2,84
    a714:	11001936 	bltu	r2,r4,a77c <_malloc_r+0x6f4>
    a718:	2804d33a 	srli	r2,r5,12
    a71c:	11001b84 	addi	r4,r2,110
    a720:	200690fa 	slli	r3,r4,3
    a724:	003f8e06 	br	a560 <_malloc_r+0x4d8>
    a728:	480b883a 	mov	r5,r9
    a72c:	6807883a 	mov	r3,r13
    a730:	288000cc 	andi	r2,r5,3
    a734:	18fffe04 	addi	r3,r3,-8
    a738:	297fffc4 	addi	r5,r5,-1
    a73c:	10001526 	beq	r2,zero,a794 <_malloc_r+0x70c>
    a740:	18800217 	ldw	r2,8(r3)
    a744:	10fffa26 	beq	r2,r3,a730 <_malloc_r+0x6a8>
    a748:	2109883a 	add	r4,r4,r4
    a74c:	393f1e36 	bltu	r7,r4,a3c8 <_malloc_r+0x340>
    a750:	203f1d26 	beq	r4,zero,a3c8 <_malloc_r+0x340>
    a754:	21c4703a 	and	r2,r4,r7
    a758:	10000226 	beq	r2,zero,a764 <_malloc_r+0x6dc>
    a75c:	6013883a 	mov	r9,r12
    a760:	003ee106 	br	a2e8 <_malloc_r+0x260>
    a764:	2109883a 	add	r4,r4,r4
    a768:	3904703a 	and	r2,r7,r4
    a76c:	63000104 	addi	r12,r12,4
    a770:	103ffc26 	beq	r2,zero,a764 <_malloc_r+0x6dc>
    a774:	6013883a 	mov	r9,r12
    a778:	003edb06 	br	a2e8 <_malloc_r+0x260>
    a77c:	00805504 	movi	r2,340
    a780:	11000836 	bltu	r2,r4,a7a4 <_malloc_r+0x71c>
    a784:	2804d3fa 	srli	r2,r5,15
    a788:	11001dc4 	addi	r4,r2,119
    a78c:	200690fa 	slli	r3,r4,3
    a790:	003f7306 	br	a560 <_malloc_r+0x4d8>
    a794:	0104303a 	nor	r2,zero,r4
    a798:	388e703a 	and	r7,r7,r2
    a79c:	e1c00115 	stw	r7,4(fp)
    a7a0:	003fe906 	br	a748 <_malloc_r+0x6c0>
    a7a4:	00815504 	movi	r2,1364
    a7a8:	1100032e 	bgeu	r2,r4,a7b8 <_malloc_r+0x730>
    a7ac:	01001f84 	movi	r4,126
    a7b0:	00c0fc04 	movi	r3,1008
    a7b4:	003f6a06 	br	a560 <_malloc_r+0x4d8>
    a7b8:	2804d4ba 	srli	r2,r5,18
    a7bc:	11001f04 	addi	r4,r2,124
    a7c0:	200690fa 	slli	r3,r4,3
    a7c4:	003f6606 	br	a560 <_malloc_r+0x4d8>

0000a7c8 <memchr>:
    a7c8:	008000c4 	movi	r2,3
    a7cc:	29403fcc 	andi	r5,r5,255
    a7d0:	2007883a 	mov	r3,r4
    a7d4:	1180022e 	bgeu	r2,r6,a7e0 <memchr+0x18>
    a7d8:	2084703a 	and	r2,r4,r2
    a7dc:	10000b26 	beq	r2,zero,a80c <memchr+0x44>
    a7e0:	313fffc4 	addi	r4,r6,-1
    a7e4:	3000051e 	bne	r6,zero,a7fc <memchr+0x34>
    a7e8:	00002c06 	br	a89c <memchr+0xd4>
    a7ec:	213fffc4 	addi	r4,r4,-1
    a7f0:	00bfffc4 	movi	r2,-1
    a7f4:	18c00044 	addi	r3,r3,1
    a7f8:	20802826 	beq	r4,r2,a89c <memchr+0xd4>
    a7fc:	18800003 	ldbu	r2,0(r3)
    a800:	28bffa1e 	bne	r5,r2,a7ec <memchr+0x24>
    a804:	1805883a 	mov	r2,r3
    a808:	f800283a 	ret
    a80c:	0011883a 	mov	r8,zero
    a810:	0007883a 	mov	r3,zero
    a814:	01c00104 	movi	r7,4
    a818:	4004923a 	slli	r2,r8,8
    a81c:	18c00044 	addi	r3,r3,1
    a820:	1151883a 	add	r8,r2,r5
    a824:	19fffc1e 	bne	r3,r7,a818 <memchr+0x50>
    a828:	02bfbff4 	movhi	r10,65279
    a82c:	52bfbfc4 	addi	r10,r10,-257
    a830:	02602074 	movhi	r9,32897
    a834:	4a602004 	addi	r9,r9,-32640
    a838:	02c000c4 	movi	r11,3
    a83c:	20800017 	ldw	r2,0(r4)
    a840:	31bfff04 	addi	r6,r6,-4
    a844:	200f883a 	mov	r7,r4
    a848:	1204f03a 	xor	r2,r2,r8
    a84c:	1287883a 	add	r3,r2,r10
    a850:	1a46703a 	and	r3,r3,r9
    a854:	0084303a 	nor	r2,zero,r2
    a858:	10c4703a 	and	r2,r2,r3
    a85c:	10000b26 	beq	r2,zero,a88c <memchr+0xc4>
    a860:	20800003 	ldbu	r2,0(r4)
    a864:	28800f26 	beq	r5,r2,a8a4 <memchr+0xdc>
    a868:	20800043 	ldbu	r2,1(r4)
    a86c:	21c00044 	addi	r7,r4,1
    a870:	28800c26 	beq	r5,r2,a8a4 <memchr+0xdc>
    a874:	20800083 	ldbu	r2,2(r4)
    a878:	21c00084 	addi	r7,r4,2
    a87c:	28800926 	beq	r5,r2,a8a4 <memchr+0xdc>
    a880:	208000c3 	ldbu	r2,3(r4)
    a884:	21c000c4 	addi	r7,r4,3
    a888:	28800626 	beq	r5,r2,a8a4 <memchr+0xdc>
    a88c:	21000104 	addi	r4,r4,4
    a890:	59bfea36 	bltu	r11,r6,a83c <memchr+0x74>
    a894:	2007883a 	mov	r3,r4
    a898:	003fd106 	br	a7e0 <memchr+0x18>
    a89c:	0005883a 	mov	r2,zero
    a8a0:	f800283a 	ret
    a8a4:	3805883a 	mov	r2,r7
    a8a8:	f800283a 	ret

0000a8ac <memmove>:
    a8ac:	2807883a 	mov	r3,r5
    a8b0:	2011883a 	mov	r8,r4
    a8b4:	29000c2e 	bgeu	r5,r4,a8e8 <memmove+0x3c>
    a8b8:	298f883a 	add	r7,r5,r6
    a8bc:	21c00a2e 	bgeu	r4,r7,a8e8 <memmove+0x3c>
    a8c0:	30000726 	beq	r6,zero,a8e0 <memmove+0x34>
    a8c4:	2187883a 	add	r3,r4,r6
    a8c8:	198dc83a 	sub	r6,r3,r6
    a8cc:	39ffffc4 	addi	r7,r7,-1
    a8d0:	38800003 	ldbu	r2,0(r7)
    a8d4:	18ffffc4 	addi	r3,r3,-1
    a8d8:	18800005 	stb	r2,0(r3)
    a8dc:	19bffb1e 	bne	r3,r6,a8cc <memmove+0x20>
    a8e0:	2005883a 	mov	r2,r4
    a8e4:	f800283a 	ret
    a8e8:	01c003c4 	movi	r7,15
    a8ec:	39800a36 	bltu	r7,r6,a918 <memmove+0x6c>
    a8f0:	303ffb26 	beq	r6,zero,a8e0 <memmove+0x34>
    a8f4:	400f883a 	mov	r7,r8
    a8f8:	320d883a 	add	r6,r6,r8
    a8fc:	28800003 	ldbu	r2,0(r5)
    a900:	29400044 	addi	r5,r5,1
    a904:	38800005 	stb	r2,0(r7)
    a908:	39c00044 	addi	r7,r7,1
    a90c:	39bffb1e 	bne	r7,r6,a8fc <memmove+0x50>
    a910:	2005883a 	mov	r2,r4
    a914:	f800283a 	ret
    a918:	1904b03a 	or	r2,r3,r4
    a91c:	108000cc 	andi	r2,r2,3
    a920:	103ff31e 	bne	r2,zero,a8f0 <memmove+0x44>
    a924:	3811883a 	mov	r8,r7
    a928:	180b883a 	mov	r5,r3
    a92c:	200f883a 	mov	r7,r4
    a930:	28c00017 	ldw	r3,0(r5)
    a934:	31bffc04 	addi	r6,r6,-16
    a938:	38c00015 	stw	r3,0(r7)
    a93c:	28800117 	ldw	r2,4(r5)
    a940:	38800115 	stw	r2,4(r7)
    a944:	28c00217 	ldw	r3,8(r5)
    a948:	38c00215 	stw	r3,8(r7)
    a94c:	28800317 	ldw	r2,12(r5)
    a950:	29400404 	addi	r5,r5,16
    a954:	38800315 	stw	r2,12(r7)
    a958:	39c00404 	addi	r7,r7,16
    a95c:	41bff436 	bltu	r8,r6,a930 <memmove+0x84>
    a960:	008000c4 	movi	r2,3
    a964:	1180072e 	bgeu	r2,r6,a984 <memmove+0xd8>
    a968:	1007883a 	mov	r3,r2
    a96c:	28800017 	ldw	r2,0(r5)
    a970:	31bfff04 	addi	r6,r6,-4
    a974:	29400104 	addi	r5,r5,4
    a978:	38800015 	stw	r2,0(r7)
    a97c:	39c00104 	addi	r7,r7,4
    a980:	19bffa36 	bltu	r3,r6,a96c <memmove+0xc0>
    a984:	3811883a 	mov	r8,r7
    a988:	003fd906 	br	a8f0 <memmove+0x44>

0000a98c <_Bfree>:
    a98c:	28000826 	beq	r5,zero,a9b0 <_Bfree+0x24>
    a990:	28800117 	ldw	r2,4(r5)
    a994:	21001317 	ldw	r4,76(r4)
    a998:	1085883a 	add	r2,r2,r2
    a99c:	1085883a 	add	r2,r2,r2
    a9a0:	1105883a 	add	r2,r2,r4
    a9a4:	10c00017 	ldw	r3,0(r2)
    a9a8:	28c00015 	stw	r3,0(r5)
    a9ac:	11400015 	stw	r5,0(r2)
    a9b0:	f800283a 	ret

0000a9b4 <__hi0bits>:
    a9b4:	20bfffec 	andhi	r2,r4,65535
    a9b8:	10001426 	beq	r2,zero,aa0c <__hi0bits+0x58>
    a9bc:	0007883a 	mov	r3,zero
    a9c0:	20bfc02c 	andhi	r2,r4,65280
    a9c4:	1000021e 	bne	r2,zero,a9d0 <__hi0bits+0x1c>
    a9c8:	2008923a 	slli	r4,r4,8
    a9cc:	18c00204 	addi	r3,r3,8
    a9d0:	20bc002c 	andhi	r2,r4,61440
    a9d4:	1000021e 	bne	r2,zero,a9e0 <__hi0bits+0x2c>
    a9d8:	2008913a 	slli	r4,r4,4
    a9dc:	18c00104 	addi	r3,r3,4
    a9e0:	20b0002c 	andhi	r2,r4,49152
    a9e4:	1000031e 	bne	r2,zero,a9f4 <__hi0bits+0x40>
    a9e8:	2105883a 	add	r2,r4,r4
    a9ec:	18c00084 	addi	r3,r3,2
    a9f0:	1089883a 	add	r4,r2,r2
    a9f4:	20000316 	blt	r4,zero,aa04 <__hi0bits+0x50>
    a9f8:	2090002c 	andhi	r2,r4,16384
    a9fc:	10000626 	beq	r2,zero,aa18 <__hi0bits+0x64>
    aa00:	18c00044 	addi	r3,r3,1
    aa04:	1805883a 	mov	r2,r3
    aa08:	f800283a 	ret
    aa0c:	2008943a 	slli	r4,r4,16
    aa10:	00c00404 	movi	r3,16
    aa14:	003fea06 	br	a9c0 <__hi0bits+0xc>
    aa18:	00c00804 	movi	r3,32
    aa1c:	1805883a 	mov	r2,r3
    aa20:	f800283a 	ret

0000aa24 <__lo0bits>:
    aa24:	20c00017 	ldw	r3,0(r4)
    aa28:	188001cc 	andi	r2,r3,7
    aa2c:	10000a26 	beq	r2,zero,aa58 <__lo0bits+0x34>
    aa30:	1880004c 	andi	r2,r3,1
    aa34:	1005003a 	cmpeq	r2,r2,zero
    aa38:	10002126 	beq	r2,zero,aac0 <__lo0bits+0x9c>
    aa3c:	1880008c 	andi	r2,r3,2
    aa40:	1000251e 	bne	r2,zero,aad8 <__lo0bits+0xb4>
    aa44:	1804d0ba 	srli	r2,r3,2
    aa48:	01400084 	movi	r5,2
    aa4c:	20800015 	stw	r2,0(r4)
    aa50:	2805883a 	mov	r2,r5
    aa54:	f800283a 	ret
    aa58:	18bfffcc 	andi	r2,r3,65535
    aa5c:	10001526 	beq	r2,zero,aab4 <__lo0bits+0x90>
    aa60:	000b883a 	mov	r5,zero
    aa64:	18803fcc 	andi	r2,r3,255
    aa68:	1000021e 	bne	r2,zero,aa74 <__lo0bits+0x50>
    aa6c:	1806d23a 	srli	r3,r3,8
    aa70:	29400204 	addi	r5,r5,8
    aa74:	188003cc 	andi	r2,r3,15
    aa78:	1000021e 	bne	r2,zero,aa84 <__lo0bits+0x60>
    aa7c:	1806d13a 	srli	r3,r3,4
    aa80:	29400104 	addi	r5,r5,4
    aa84:	188000cc 	andi	r2,r3,3
    aa88:	1000021e 	bne	r2,zero,aa94 <__lo0bits+0x70>
    aa8c:	1806d0ba 	srli	r3,r3,2
    aa90:	29400084 	addi	r5,r5,2
    aa94:	1880004c 	andi	r2,r3,1
    aa98:	1000031e 	bne	r2,zero,aaa8 <__lo0bits+0x84>
    aa9c:	1806d07a 	srli	r3,r3,1
    aaa0:	18000a26 	beq	r3,zero,aacc <__lo0bits+0xa8>
    aaa4:	29400044 	addi	r5,r5,1
    aaa8:	2805883a 	mov	r2,r5
    aaac:	20c00015 	stw	r3,0(r4)
    aab0:	f800283a 	ret
    aab4:	1806d43a 	srli	r3,r3,16
    aab8:	01400404 	movi	r5,16
    aabc:	003fe906 	br	aa64 <__lo0bits+0x40>
    aac0:	000b883a 	mov	r5,zero
    aac4:	2805883a 	mov	r2,r5
    aac8:	f800283a 	ret
    aacc:	01400804 	movi	r5,32
    aad0:	2805883a 	mov	r2,r5
    aad4:	f800283a 	ret
    aad8:	1804d07a 	srli	r2,r3,1
    aadc:	01400044 	movi	r5,1
    aae0:	20800015 	stw	r2,0(r4)
    aae4:	003fda06 	br	aa50 <__lo0bits+0x2c>

0000aae8 <__mcmp>:
    aae8:	20800417 	ldw	r2,16(r4)
    aaec:	28c00417 	ldw	r3,16(r5)
    aaf0:	10cfc83a 	sub	r7,r2,r3
    aaf4:	38000c1e 	bne	r7,zero,ab28 <__mcmp+0x40>
    aaf8:	18c5883a 	add	r2,r3,r3
    aafc:	1085883a 	add	r2,r2,r2
    ab00:	10c00504 	addi	r3,r2,20
    ab04:	21000504 	addi	r4,r4,20
    ab08:	28cb883a 	add	r5,r5,r3
    ab0c:	2085883a 	add	r2,r4,r2
    ab10:	10bfff04 	addi	r2,r2,-4
    ab14:	297fff04 	addi	r5,r5,-4
    ab18:	11800017 	ldw	r6,0(r2)
    ab1c:	28c00017 	ldw	r3,0(r5)
    ab20:	30c0031e 	bne	r6,r3,ab30 <__mcmp+0x48>
    ab24:	20bffa36 	bltu	r4,r2,ab10 <__mcmp+0x28>
    ab28:	3805883a 	mov	r2,r7
    ab2c:	f800283a 	ret
    ab30:	30c00336 	bltu	r6,r3,ab40 <__mcmp+0x58>
    ab34:	01c00044 	movi	r7,1
    ab38:	3805883a 	mov	r2,r7
    ab3c:	f800283a 	ret
    ab40:	01ffffc4 	movi	r7,-1
    ab44:	003ff806 	br	ab28 <__mcmp+0x40>

0000ab48 <__ulp>:
    ab48:	295ffc2c 	andhi	r5,r5,32752
    ab4c:	013f3034 	movhi	r4,64704
    ab50:	290b883a 	add	r5,r5,r4
    ab54:	0145c83a 	sub	r2,zero,r5
    ab58:	1007d53a 	srai	r3,r2,20
    ab5c:	000d883a 	mov	r6,zero
    ab60:	0140040e 	bge	zero,r5,ab74 <__ulp+0x2c>
    ab64:	280f883a 	mov	r7,r5
    ab68:	3807883a 	mov	r3,r7
    ab6c:	3005883a 	mov	r2,r6
    ab70:	f800283a 	ret
    ab74:	008004c4 	movi	r2,19
    ab78:	193ffb04 	addi	r4,r3,-20
    ab7c:	10c00c0e 	bge	r2,r3,abb0 <__ulp+0x68>
    ab80:	008007c4 	movi	r2,31
    ab84:	1107c83a 	sub	r3,r2,r4
    ab88:	00800784 	movi	r2,30
    ab8c:	01400044 	movi	r5,1
    ab90:	11000216 	blt	r2,r4,ab9c <__ulp+0x54>
    ab94:	00800044 	movi	r2,1
    ab98:	10ca983a 	sll	r5,r2,r3
    ab9c:	000f883a 	mov	r7,zero
    aba0:	280d883a 	mov	r6,r5
    aba4:	3807883a 	mov	r3,r7
    aba8:	3005883a 	mov	r2,r6
    abac:	f800283a 	ret
    abb0:	00800234 	movhi	r2,8
    abb4:	10cfd83a 	sra	r7,r2,r3
    abb8:	000d883a 	mov	r6,zero
    abbc:	3005883a 	mov	r2,r6
    abc0:	3807883a 	mov	r3,r7
    abc4:	f800283a 	ret

0000abc8 <__b2d>:
    abc8:	20800417 	ldw	r2,16(r4)
    abcc:	defff904 	addi	sp,sp,-28
    abd0:	dd000415 	stw	r20,16(sp)
    abd4:	1085883a 	add	r2,r2,r2
    abd8:	25000504 	addi	r20,r4,20
    abdc:	1085883a 	add	r2,r2,r2
    abe0:	dc000015 	stw	r16,0(sp)
    abe4:	a0a1883a 	add	r16,r20,r2
    abe8:	dd400515 	stw	r21,20(sp)
    abec:	857fff17 	ldw	r21,-4(r16)
    abf0:	dc400115 	stw	r17,4(sp)
    abf4:	dfc00615 	stw	ra,24(sp)
    abf8:	a809883a 	mov	r4,r21
    abfc:	2823883a 	mov	r17,r5
    ac00:	dcc00315 	stw	r19,12(sp)
    ac04:	dc800215 	stw	r18,8(sp)
    ac08:	000a9b40 	call	a9b4 <__hi0bits>
    ac0c:	100b883a 	mov	r5,r2
    ac10:	00800804 	movi	r2,32
    ac14:	1145c83a 	sub	r2,r2,r5
    ac18:	88800015 	stw	r2,0(r17)
    ac1c:	00800284 	movi	r2,10
    ac20:	80ffff04 	addi	r3,r16,-4
    ac24:	11401416 	blt	r2,r5,ac78 <__b2d+0xb0>
    ac28:	008002c4 	movi	r2,11
    ac2c:	1149c83a 	sub	r4,r2,r5
    ac30:	a0c02736 	bltu	r20,r3,acd0 <__b2d+0x108>
    ac34:	000d883a 	mov	r6,zero
    ac38:	28800544 	addi	r2,r5,21
    ac3c:	a906d83a 	srl	r3,r21,r4
    ac40:	a884983a 	sll	r2,r21,r2
    ac44:	1ccffc34 	orhi	r19,r3,16368
    ac48:	11a4b03a 	or	r18,r2,r6
    ac4c:	9005883a 	mov	r2,r18
    ac50:	9807883a 	mov	r3,r19
    ac54:	dfc00617 	ldw	ra,24(sp)
    ac58:	dd400517 	ldw	r21,20(sp)
    ac5c:	dd000417 	ldw	r20,16(sp)
    ac60:	dcc00317 	ldw	r19,12(sp)
    ac64:	dc800217 	ldw	r18,8(sp)
    ac68:	dc400117 	ldw	r17,4(sp)
    ac6c:	dc000017 	ldw	r16,0(sp)
    ac70:	dec00704 	addi	sp,sp,28
    ac74:	f800283a 	ret
    ac78:	a0c00e36 	bltu	r20,r3,acb4 <__b2d+0xec>
    ac7c:	293ffd44 	addi	r4,r5,-11
    ac80:	000d883a 	mov	r6,zero
    ac84:	20000f26 	beq	r4,zero,acc4 <__b2d+0xfc>
    ac88:	00800804 	movi	r2,32
    ac8c:	110bc83a 	sub	r5,r2,r4
    ac90:	a0c01236 	bltu	r20,r3,acdc <__b2d+0x114>
    ac94:	000f883a 	mov	r7,zero
    ac98:	a904983a 	sll	r2,r21,r4
    ac9c:	3146d83a 	srl	r3,r6,r5
    aca0:	3108983a 	sll	r4,r6,r4
    aca4:	108ffc34 	orhi	r2,r2,16368
    aca8:	18a6b03a 	or	r19,r3,r2
    acac:	3924b03a 	or	r18,r7,r4
    acb0:	003fe606 	br	ac4c <__b2d+0x84>
    acb4:	293ffd44 	addi	r4,r5,-11
    acb8:	81bffe17 	ldw	r6,-8(r16)
    acbc:	80fffe04 	addi	r3,r16,-8
    acc0:	203ff11e 	bne	r4,zero,ac88 <__b2d+0xc0>
    acc4:	accffc34 	orhi	r19,r21,16368
    acc8:	3025883a 	mov	r18,r6
    accc:	003fdf06 	br	ac4c <__b2d+0x84>
    acd0:	18bfff17 	ldw	r2,-4(r3)
    acd4:	110cd83a 	srl	r6,r2,r4
    acd8:	003fd706 	br	ac38 <__b2d+0x70>
    acdc:	18bfff17 	ldw	r2,-4(r3)
    ace0:	114ed83a 	srl	r7,r2,r5
    ace4:	003fec06 	br	ac98 <__b2d+0xd0>

0000ace8 <__ratio>:
    ace8:	defff904 	addi	sp,sp,-28
    acec:	dc400215 	stw	r17,8(sp)
    acf0:	2823883a 	mov	r17,r5
    acf4:	d80b883a 	mov	r5,sp
    acf8:	dfc00615 	stw	ra,24(sp)
    acfc:	dd000515 	stw	r20,20(sp)
    ad00:	dcc00415 	stw	r19,16(sp)
    ad04:	dc800315 	stw	r18,12(sp)
    ad08:	2025883a 	mov	r18,r4
    ad0c:	000abc80 	call	abc8 <__b2d>
    ad10:	8809883a 	mov	r4,r17
    ad14:	d9400104 	addi	r5,sp,4
    ad18:	1027883a 	mov	r19,r2
    ad1c:	1829883a 	mov	r20,r3
    ad20:	000abc80 	call	abc8 <__b2d>
    ad24:	89000417 	ldw	r4,16(r17)
    ad28:	91c00417 	ldw	r7,16(r18)
    ad2c:	d9800117 	ldw	r6,4(sp)
    ad30:	180b883a 	mov	r5,r3
    ad34:	390fc83a 	sub	r7,r7,r4
    ad38:	1009883a 	mov	r4,r2
    ad3c:	d8800017 	ldw	r2,0(sp)
    ad40:	380e917a 	slli	r7,r7,5
    ad44:	2011883a 	mov	r8,r4
    ad48:	1185c83a 	sub	r2,r2,r6
    ad4c:	11c5883a 	add	r2,r2,r7
    ad50:	1006953a 	slli	r3,r2,20
    ad54:	2813883a 	mov	r9,r5
    ad58:	00800d0e 	bge	zero,r2,ad90 <__ratio+0xa8>
    ad5c:	1d29883a 	add	r20,r3,r20
    ad60:	a00b883a 	mov	r5,r20
    ad64:	480f883a 	mov	r7,r9
    ad68:	9809883a 	mov	r4,r19
    ad6c:	400d883a 	mov	r6,r8
    ad70:	000db440 	call	db44 <__divdf3>
    ad74:	dfc00617 	ldw	ra,24(sp)
    ad78:	dd000517 	ldw	r20,20(sp)
    ad7c:	dcc00417 	ldw	r19,16(sp)
    ad80:	dc800317 	ldw	r18,12(sp)
    ad84:	dc400217 	ldw	r17,8(sp)
    ad88:	dec00704 	addi	sp,sp,28
    ad8c:	f800283a 	ret
    ad90:	28d3c83a 	sub	r9,r5,r3
    ad94:	003ff206 	br	ad60 <__ratio+0x78>

0000ad98 <_mprec_log10>:
    ad98:	defffe04 	addi	sp,sp,-8
    ad9c:	008005c4 	movi	r2,23
    ada0:	dc000015 	stw	r16,0(sp)
    ada4:	dfc00115 	stw	ra,4(sp)
    ada8:	2021883a 	mov	r16,r4
    adac:	11000c16 	blt	r2,r4,ade0 <_mprec_log10+0x48>
    adb0:	200490fa 	slli	r2,r4,3
    adb4:	00c20034 	movhi	r3,2048
    adb8:	18c06804 	addi	r3,r3,416
    adbc:	10c5883a 	add	r2,r2,r3
    adc0:	12400117 	ldw	r9,4(r2)
    adc4:	12000017 	ldw	r8,0(r2)
    adc8:	4807883a 	mov	r3,r9
    adcc:	4005883a 	mov	r2,r8
    add0:	dfc00117 	ldw	ra,4(sp)
    add4:	dc000017 	ldw	r16,0(sp)
    add8:	dec00204 	addi	sp,sp,8
    addc:	f800283a 	ret
    ade0:	0011883a 	mov	r8,zero
    ade4:	024ffc34 	movhi	r9,16368
    ade8:	0005883a 	mov	r2,zero
    adec:	00d00934 	movhi	r3,16420
    adf0:	480b883a 	mov	r5,r9
    adf4:	4009883a 	mov	r4,r8
    adf8:	180f883a 	mov	r7,r3
    adfc:	100d883a 	mov	r6,r2
    ae00:	000d7800 	call	d780 <__muldf3>
    ae04:	843fffc4 	addi	r16,r16,-1
    ae08:	1011883a 	mov	r8,r2
    ae0c:	1813883a 	mov	r9,r3
    ae10:	803ff51e 	bne	r16,zero,ade8 <_mprec_log10+0x50>
    ae14:	4005883a 	mov	r2,r8
    ae18:	4807883a 	mov	r3,r9
    ae1c:	dfc00117 	ldw	ra,4(sp)
    ae20:	dc000017 	ldw	r16,0(sp)
    ae24:	dec00204 	addi	sp,sp,8
    ae28:	f800283a 	ret

0000ae2c <__copybits>:
    ae2c:	297fffc4 	addi	r5,r5,-1
    ae30:	30800417 	ldw	r2,16(r6)
    ae34:	280bd17a 	srai	r5,r5,5
    ae38:	31800504 	addi	r6,r6,20
    ae3c:	1085883a 	add	r2,r2,r2
    ae40:	294b883a 	add	r5,r5,r5
    ae44:	294b883a 	add	r5,r5,r5
    ae48:	1085883a 	add	r2,r2,r2
    ae4c:	290b883a 	add	r5,r5,r4
    ae50:	3087883a 	add	r3,r6,r2
    ae54:	29400104 	addi	r5,r5,4
    ae58:	30c0052e 	bgeu	r6,r3,ae70 <__copybits+0x44>
    ae5c:	30800017 	ldw	r2,0(r6)
    ae60:	31800104 	addi	r6,r6,4
    ae64:	20800015 	stw	r2,0(r4)
    ae68:	21000104 	addi	r4,r4,4
    ae6c:	30fffb36 	bltu	r6,r3,ae5c <__copybits+0x30>
    ae70:	2140032e 	bgeu	r4,r5,ae80 <__copybits+0x54>
    ae74:	20000015 	stw	zero,0(r4)
    ae78:	21000104 	addi	r4,r4,4
    ae7c:	217ffd36 	bltu	r4,r5,ae74 <__copybits+0x48>
    ae80:	f800283a 	ret

0000ae84 <__any_on>:
    ae84:	20800417 	ldw	r2,16(r4)
    ae88:	2807d17a 	srai	r3,r5,5
    ae8c:	21000504 	addi	r4,r4,20
    ae90:	10c00d0e 	bge	r2,r3,aec8 <__any_on+0x44>
    ae94:	1085883a 	add	r2,r2,r2
    ae98:	1085883a 	add	r2,r2,r2
    ae9c:	208d883a 	add	r6,r4,r2
    aea0:	2180182e 	bgeu	r4,r6,af04 <__any_on+0x80>
    aea4:	30bfff17 	ldw	r2,-4(r6)
    aea8:	30ffff04 	addi	r3,r6,-4
    aeac:	1000041e 	bne	r2,zero,aec0 <__any_on+0x3c>
    aeb0:	20c0142e 	bgeu	r4,r3,af04 <__any_on+0x80>
    aeb4:	18ffff04 	addi	r3,r3,-4
    aeb8:	18800017 	ldw	r2,0(r3)
    aebc:	103ffc26 	beq	r2,zero,aeb0 <__any_on+0x2c>
    aec0:	00800044 	movi	r2,1
    aec4:	f800283a 	ret
    aec8:	18800a0e 	bge	r3,r2,aef4 <__any_on+0x70>
    aecc:	294007cc 	andi	r5,r5,31
    aed0:	28000826 	beq	r5,zero,aef4 <__any_on+0x70>
    aed4:	18c5883a 	add	r2,r3,r3
    aed8:	1085883a 	add	r2,r2,r2
    aedc:	208d883a 	add	r6,r4,r2
    aee0:	30c00017 	ldw	r3,0(r6)
    aee4:	1944d83a 	srl	r2,r3,r5
    aee8:	1144983a 	sll	r2,r2,r5
    aeec:	18bff41e 	bne	r3,r2,aec0 <__any_on+0x3c>
    aef0:	003feb06 	br	aea0 <__any_on+0x1c>
    aef4:	18c5883a 	add	r2,r3,r3
    aef8:	1085883a 	add	r2,r2,r2
    aefc:	208d883a 	add	r6,r4,r2
    af00:	003fe706 	br	aea0 <__any_on+0x1c>
    af04:	0005883a 	mov	r2,zero
    af08:	f800283a 	ret

0000af0c <_Balloc>:
    af0c:	20c01317 	ldw	r3,76(r4)
    af10:	defffb04 	addi	sp,sp,-20
    af14:	dcc00315 	stw	r19,12(sp)
    af18:	dc800215 	stw	r18,8(sp)
    af1c:	dfc00415 	stw	ra,16(sp)
    af20:	2825883a 	mov	r18,r5
    af24:	dc400115 	stw	r17,4(sp)
    af28:	dc000015 	stw	r16,0(sp)
    af2c:	2027883a 	mov	r19,r4
    af30:	01800404 	movi	r6,16
    af34:	01400104 	movi	r5,4
    af38:	18001726 	beq	r3,zero,af98 <_Balloc+0x8c>
    af3c:	01400044 	movi	r5,1
    af40:	9485883a 	add	r2,r18,r18
    af44:	2ca2983a 	sll	r17,r5,r18
    af48:	1085883a 	add	r2,r2,r2
    af4c:	10c7883a 	add	r3,r2,r3
    af50:	1c000017 	ldw	r16,0(r3)
    af54:	8c4d883a 	add	r6,r17,r17
    af58:	318d883a 	add	r6,r6,r6
    af5c:	9809883a 	mov	r4,r19
    af60:	31800504 	addi	r6,r6,20
    af64:	80001226 	beq	r16,zero,afb0 <_Balloc+0xa4>
    af68:	80800017 	ldw	r2,0(r16)
    af6c:	18800015 	stw	r2,0(r3)
    af70:	80000415 	stw	zero,16(r16)
    af74:	80000315 	stw	zero,12(r16)
    af78:	8005883a 	mov	r2,r16
    af7c:	dfc00417 	ldw	ra,16(sp)
    af80:	dcc00317 	ldw	r19,12(sp)
    af84:	dc800217 	ldw	r18,8(sp)
    af88:	dc400117 	ldw	r17,4(sp)
    af8c:	dc000017 	ldw	r16,0(sp)
    af90:	dec00504 	addi	sp,sp,20
    af94:	f800283a 	ret
    af98:	000c2d40 	call	c2d4 <_calloc_r>
    af9c:	1007883a 	mov	r3,r2
    afa0:	0021883a 	mov	r16,zero
    afa4:	98801315 	stw	r2,76(r19)
    afa8:	103fe41e 	bne	r2,zero,af3c <_Balloc+0x30>
    afac:	003ff206 	br	af78 <_Balloc+0x6c>
    afb0:	000c2d40 	call	c2d4 <_calloc_r>
    afb4:	103ff026 	beq	r2,zero,af78 <_Balloc+0x6c>
    afb8:	1021883a 	mov	r16,r2
    afbc:	14800115 	stw	r18,4(r2)
    afc0:	14400215 	stw	r17,8(r2)
    afc4:	003fea06 	br	af70 <_Balloc+0x64>

0000afc8 <__d2b>:
    afc8:	defff504 	addi	sp,sp,-44
    afcc:	dcc00515 	stw	r19,20(sp)
    afd0:	04c00044 	movi	r19,1
    afd4:	dc000215 	stw	r16,8(sp)
    afd8:	2821883a 	mov	r16,r5
    afdc:	980b883a 	mov	r5,r19
    afe0:	ddc00915 	stw	r23,36(sp)
    afe4:	dd800815 	stw	r22,32(sp)
    afe8:	dd400715 	stw	r21,28(sp)
    afec:	dd000615 	stw	r20,24(sp)
    aff0:	dc800415 	stw	r18,16(sp)
    aff4:	dc400315 	stw	r17,12(sp)
    aff8:	dfc00a15 	stw	ra,40(sp)
    affc:	3023883a 	mov	r17,r6
    b000:	382d883a 	mov	r22,r7
    b004:	ddc00b17 	ldw	r23,44(sp)
    b008:	000af0c0 	call	af0c <_Balloc>
    b00c:	1025883a 	mov	r18,r2
    b010:	00a00034 	movhi	r2,32768
    b014:	10bfffc4 	addi	r2,r2,-1
    b018:	8888703a 	and	r4,r17,r2
    b01c:	202ad53a 	srli	r21,r4,20
    b020:	00800434 	movhi	r2,16
    b024:	10bfffc4 	addi	r2,r2,-1
    b028:	8886703a 	and	r3,r17,r2
    b02c:	a829003a 	cmpeq	r20,r21,zero
    b030:	800b883a 	mov	r5,r16
    b034:	d8c00115 	stw	r3,4(sp)
    b038:	94000504 	addi	r16,r18,20
    b03c:	a000021e 	bne	r20,zero,b048 <__d2b+0x80>
    b040:	18c00434 	orhi	r3,r3,16
    b044:	d8c00115 	stw	r3,4(sp)
    b048:	28002726 	beq	r5,zero,b0e8 <__d2b+0x120>
    b04c:	d809883a 	mov	r4,sp
    b050:	d9400015 	stw	r5,0(sp)
    b054:	000aa240 	call	aa24 <__lo0bits>
    b058:	100d883a 	mov	r6,r2
    b05c:	10003526 	beq	r2,zero,b134 <__d2b+0x16c>
    b060:	d8c00117 	ldw	r3,4(sp)
    b064:	00800804 	movi	r2,32
    b068:	1185c83a 	sub	r2,r2,r6
    b06c:	d9000017 	ldw	r4,0(sp)
    b070:	1886983a 	sll	r3,r3,r2
    b074:	1906b03a 	or	r3,r3,r4
    b078:	90c00515 	stw	r3,20(r18)
    b07c:	d8c00117 	ldw	r3,4(sp)
    b080:	1986d83a 	srl	r3,r3,r6
    b084:	d8c00115 	stw	r3,4(sp)
    b088:	180b003a 	cmpeq	r5,r3,zero
    b08c:	00800084 	movi	r2,2
    b090:	114bc83a 	sub	r5,r2,r5
    b094:	80c00115 	stw	r3,4(r16)
    b098:	91400415 	stw	r5,16(r18)
    b09c:	a0001a1e 	bne	r20,zero,b108 <__d2b+0x140>
    b0a0:	3545883a 	add	r2,r6,r21
    b0a4:	10bef344 	addi	r2,r2,-1075
    b0a8:	00c00d44 	movi	r3,53
    b0ac:	b0800015 	stw	r2,0(r22)
    b0b0:	1987c83a 	sub	r3,r3,r6
    b0b4:	b8c00015 	stw	r3,0(r23)
    b0b8:	9005883a 	mov	r2,r18
    b0bc:	dfc00a17 	ldw	ra,40(sp)
    b0c0:	ddc00917 	ldw	r23,36(sp)
    b0c4:	dd800817 	ldw	r22,32(sp)
    b0c8:	dd400717 	ldw	r21,28(sp)
    b0cc:	dd000617 	ldw	r20,24(sp)
    b0d0:	dcc00517 	ldw	r19,20(sp)
    b0d4:	dc800417 	ldw	r18,16(sp)
    b0d8:	dc400317 	ldw	r17,12(sp)
    b0dc:	dc000217 	ldw	r16,8(sp)
    b0e0:	dec00b04 	addi	sp,sp,44
    b0e4:	f800283a 	ret
    b0e8:	d9000104 	addi	r4,sp,4
    b0ec:	000aa240 	call	aa24 <__lo0bits>
    b0f0:	11800804 	addi	r6,r2,32
    b0f4:	d8800117 	ldw	r2,4(sp)
    b0f8:	94c00415 	stw	r19,16(r18)
    b0fc:	980b883a 	mov	r5,r19
    b100:	90800515 	stw	r2,20(r18)
    b104:	a03fe626 	beq	r20,zero,b0a0 <__d2b+0xd8>
    b108:	2945883a 	add	r2,r5,r5
    b10c:	1085883a 	add	r2,r2,r2
    b110:	1405883a 	add	r2,r2,r16
    b114:	113fff17 	ldw	r4,-4(r2)
    b118:	30fef384 	addi	r3,r6,-1074
    b11c:	2820917a 	slli	r16,r5,5
    b120:	b0c00015 	stw	r3,0(r22)
    b124:	000a9b40 	call	a9b4 <__hi0bits>
    b128:	80a1c83a 	sub	r16,r16,r2
    b12c:	bc000015 	stw	r16,0(r23)
    b130:	003fe106 	br	b0b8 <__d2b+0xf0>
    b134:	d8800017 	ldw	r2,0(sp)
    b138:	90800515 	stw	r2,20(r18)
    b13c:	d8c00117 	ldw	r3,4(sp)
    b140:	003fd106 	br	b088 <__d2b+0xc0>

0000b144 <__mdiff>:
    b144:	defffb04 	addi	sp,sp,-20
    b148:	dc000015 	stw	r16,0(sp)
    b14c:	2821883a 	mov	r16,r5
    b150:	dc800215 	stw	r18,8(sp)
    b154:	300b883a 	mov	r5,r6
    b158:	2025883a 	mov	r18,r4
    b15c:	8009883a 	mov	r4,r16
    b160:	dc400115 	stw	r17,4(sp)
    b164:	dfc00415 	stw	ra,16(sp)
    b168:	dcc00315 	stw	r19,12(sp)
    b16c:	3023883a 	mov	r17,r6
    b170:	000aae80 	call	aae8 <__mcmp>
    b174:	10004226 	beq	r2,zero,b280 <__mdiff+0x13c>
    b178:	10005016 	blt	r2,zero,b2bc <__mdiff+0x178>
    b17c:	0027883a 	mov	r19,zero
    b180:	81400117 	ldw	r5,4(r16)
    b184:	9009883a 	mov	r4,r18
    b188:	000af0c0 	call	af0c <_Balloc>
    b18c:	1019883a 	mov	r12,r2
    b190:	82800417 	ldw	r10,16(r16)
    b194:	88800417 	ldw	r2,16(r17)
    b198:	81800504 	addi	r6,r16,20
    b19c:	5287883a 	add	r3,r10,r10
    b1a0:	1085883a 	add	r2,r2,r2
    b1a4:	18c7883a 	add	r3,r3,r3
    b1a8:	1085883a 	add	r2,r2,r2
    b1ac:	8a000504 	addi	r8,r17,20
    b1b0:	64c00315 	stw	r19,12(r12)
    b1b4:	30db883a 	add	r13,r6,r3
    b1b8:	4097883a 	add	r11,r8,r2
    b1bc:	61c00504 	addi	r7,r12,20
    b1c0:	0013883a 	mov	r9,zero
    b1c4:	31000017 	ldw	r4,0(r6)
    b1c8:	41400017 	ldw	r5,0(r8)
    b1cc:	42000104 	addi	r8,r8,4
    b1d0:	20bfffcc 	andi	r2,r4,65535
    b1d4:	28ffffcc 	andi	r3,r5,65535
    b1d8:	10c5c83a 	sub	r2,r2,r3
    b1dc:	1245883a 	add	r2,r2,r9
    b1e0:	2008d43a 	srli	r4,r4,16
    b1e4:	280ad43a 	srli	r5,r5,16
    b1e8:	1007d43a 	srai	r3,r2,16
    b1ec:	3880000d 	sth	r2,0(r7)
    b1f0:	2149c83a 	sub	r4,r4,r5
    b1f4:	20c9883a 	add	r4,r4,r3
    b1f8:	3900008d 	sth	r4,2(r7)
    b1fc:	31800104 	addi	r6,r6,4
    b200:	39c00104 	addi	r7,r7,4
    b204:	2013d43a 	srai	r9,r4,16
    b208:	42ffee36 	bltu	r8,r11,b1c4 <__mdiff+0x80>
    b20c:	33400c2e 	bgeu	r6,r13,b240 <__mdiff+0xfc>
    b210:	30800017 	ldw	r2,0(r6)
    b214:	31800104 	addi	r6,r6,4
    b218:	10ffffcc 	andi	r3,r2,65535
    b21c:	1a47883a 	add	r3,r3,r9
    b220:	1004d43a 	srli	r2,r2,16
    b224:	1809d43a 	srai	r4,r3,16
    b228:	38c0000d 	sth	r3,0(r7)
    b22c:	1105883a 	add	r2,r2,r4
    b230:	3880008d 	sth	r2,2(r7)
    b234:	1013d43a 	srai	r9,r2,16
    b238:	39c00104 	addi	r7,r7,4
    b23c:	337ff436 	bltu	r6,r13,b210 <__mdiff+0xcc>
    b240:	38bfff17 	ldw	r2,-4(r7)
    b244:	38ffff04 	addi	r3,r7,-4
    b248:	1000041e 	bne	r2,zero,b25c <__mdiff+0x118>
    b24c:	18ffff04 	addi	r3,r3,-4
    b250:	18800017 	ldw	r2,0(r3)
    b254:	52bfffc4 	addi	r10,r10,-1
    b258:	103ffc26 	beq	r2,zero,b24c <__mdiff+0x108>
    b25c:	6005883a 	mov	r2,r12
    b260:	62800415 	stw	r10,16(r12)
    b264:	dfc00417 	ldw	ra,16(sp)
    b268:	dcc00317 	ldw	r19,12(sp)
    b26c:	dc800217 	ldw	r18,8(sp)
    b270:	dc400117 	ldw	r17,4(sp)
    b274:	dc000017 	ldw	r16,0(sp)
    b278:	dec00504 	addi	sp,sp,20
    b27c:	f800283a 	ret
    b280:	9009883a 	mov	r4,r18
    b284:	000b883a 	mov	r5,zero
    b288:	000af0c0 	call	af0c <_Balloc>
    b28c:	1019883a 	mov	r12,r2
    b290:	00800044 	movi	r2,1
    b294:	60800415 	stw	r2,16(r12)
    b298:	6005883a 	mov	r2,r12
    b29c:	60000515 	stw	zero,20(r12)
    b2a0:	dfc00417 	ldw	ra,16(sp)
    b2a4:	dcc00317 	ldw	r19,12(sp)
    b2a8:	dc800217 	ldw	r18,8(sp)
    b2ac:	dc400117 	ldw	r17,4(sp)
    b2b0:	dc000017 	ldw	r16,0(sp)
    b2b4:	dec00504 	addi	sp,sp,20
    b2b8:	f800283a 	ret
    b2bc:	880d883a 	mov	r6,r17
    b2c0:	04c00044 	movi	r19,1
    b2c4:	8023883a 	mov	r17,r16
    b2c8:	3021883a 	mov	r16,r6
    b2cc:	003fac06 	br	b180 <__mdiff+0x3c>

0000b2d0 <__lshift>:
    b2d0:	defff904 	addi	sp,sp,-28
    b2d4:	28800417 	ldw	r2,16(r5)
    b2d8:	dc000015 	stw	r16,0(sp)
    b2dc:	3021d17a 	srai	r16,r6,5
    b2e0:	28c00217 	ldw	r3,8(r5)
    b2e4:	10800044 	addi	r2,r2,1
    b2e8:	dc400115 	stw	r17,4(sp)
    b2ec:	80a3883a 	add	r17,r16,r2
    b2f0:	dd400515 	stw	r21,20(sp)
    b2f4:	dd000415 	stw	r20,16(sp)
    b2f8:	dc800215 	stw	r18,8(sp)
    b2fc:	dfc00615 	stw	ra,24(sp)
    b300:	2825883a 	mov	r18,r5
    b304:	dcc00315 	stw	r19,12(sp)
    b308:	3029883a 	mov	r20,r6
    b30c:	202b883a 	mov	r21,r4
    b310:	29400117 	ldw	r5,4(r5)
    b314:	1c40030e 	bge	r3,r17,b324 <__lshift+0x54>
    b318:	18c7883a 	add	r3,r3,r3
    b31c:	29400044 	addi	r5,r5,1
    b320:	1c7ffd16 	blt	r3,r17,b318 <__lshift+0x48>
    b324:	a809883a 	mov	r4,r21
    b328:	000af0c0 	call	af0c <_Balloc>
    b32c:	1027883a 	mov	r19,r2
    b330:	11400504 	addi	r5,r2,20
    b334:	0400090e 	bge	zero,r16,b35c <__lshift+0x8c>
    b338:	2805883a 	mov	r2,r5
    b33c:	0007883a 	mov	r3,zero
    b340:	18c00044 	addi	r3,r3,1
    b344:	10000015 	stw	zero,0(r2)
    b348:	10800104 	addi	r2,r2,4
    b34c:	80fffc1e 	bne	r16,r3,b340 <__lshift+0x70>
    b350:	8405883a 	add	r2,r16,r16
    b354:	1085883a 	add	r2,r2,r2
    b358:	288b883a 	add	r5,r5,r2
    b35c:	90800417 	ldw	r2,16(r18)
    b360:	91000504 	addi	r4,r18,20
    b364:	a18007cc 	andi	r6,r20,31
    b368:	1085883a 	add	r2,r2,r2
    b36c:	1085883a 	add	r2,r2,r2
    b370:	208f883a 	add	r7,r4,r2
    b374:	30001e26 	beq	r6,zero,b3f0 <__lshift+0x120>
    b378:	00800804 	movi	r2,32
    b37c:	1191c83a 	sub	r8,r2,r6
    b380:	0007883a 	mov	r3,zero
    b384:	20800017 	ldw	r2,0(r4)
    b388:	1184983a 	sll	r2,r2,r6
    b38c:	1884b03a 	or	r2,r3,r2
    b390:	28800015 	stw	r2,0(r5)
    b394:	20c00017 	ldw	r3,0(r4)
    b398:	21000104 	addi	r4,r4,4
    b39c:	29400104 	addi	r5,r5,4
    b3a0:	1a06d83a 	srl	r3,r3,r8
    b3a4:	21fff736 	bltu	r4,r7,b384 <__lshift+0xb4>
    b3a8:	28c00015 	stw	r3,0(r5)
    b3ac:	18000126 	beq	r3,zero,b3b4 <__lshift+0xe4>
    b3b0:	8c400044 	addi	r17,r17,1
    b3b4:	88bfffc4 	addi	r2,r17,-1
    b3b8:	98800415 	stw	r2,16(r19)
    b3bc:	a809883a 	mov	r4,r21
    b3c0:	900b883a 	mov	r5,r18
    b3c4:	000a98c0 	call	a98c <_Bfree>
    b3c8:	9805883a 	mov	r2,r19
    b3cc:	dfc00617 	ldw	ra,24(sp)
    b3d0:	dd400517 	ldw	r21,20(sp)
    b3d4:	dd000417 	ldw	r20,16(sp)
    b3d8:	dcc00317 	ldw	r19,12(sp)
    b3dc:	dc800217 	ldw	r18,8(sp)
    b3e0:	dc400117 	ldw	r17,4(sp)
    b3e4:	dc000017 	ldw	r16,0(sp)
    b3e8:	dec00704 	addi	sp,sp,28
    b3ec:	f800283a 	ret
    b3f0:	20800017 	ldw	r2,0(r4)
    b3f4:	21000104 	addi	r4,r4,4
    b3f8:	28800015 	stw	r2,0(r5)
    b3fc:	29400104 	addi	r5,r5,4
    b400:	21ffec2e 	bgeu	r4,r7,b3b4 <__lshift+0xe4>
    b404:	20800017 	ldw	r2,0(r4)
    b408:	21000104 	addi	r4,r4,4
    b40c:	28800015 	stw	r2,0(r5)
    b410:	29400104 	addi	r5,r5,4
    b414:	21fff636 	bltu	r4,r7,b3f0 <__lshift+0x120>
    b418:	003fe606 	br	b3b4 <__lshift+0xe4>

0000b41c <__multiply>:
    b41c:	defff904 	addi	sp,sp,-28
    b420:	dcc00315 	stw	r19,12(sp)
    b424:	dc800215 	stw	r18,8(sp)
    b428:	2cc00417 	ldw	r19,16(r5)
    b42c:	34800417 	ldw	r18,16(r6)
    b430:	dd000415 	stw	r20,16(sp)
    b434:	dc400115 	stw	r17,4(sp)
    b438:	dfc00615 	stw	ra,24(sp)
    b43c:	dd400515 	stw	r21,20(sp)
    b440:	dc000015 	stw	r16,0(sp)
    b444:	2823883a 	mov	r17,r5
    b448:	3029883a 	mov	r20,r6
    b44c:	9c80040e 	bge	r19,r18,b460 <__multiply+0x44>
    b450:	9027883a 	mov	r19,r18
    b454:	2c800417 	ldw	r18,16(r5)
    b458:	2829883a 	mov	r20,r5
    b45c:	3023883a 	mov	r17,r6
    b460:	88800217 	ldw	r2,8(r17)
    b464:	9ca1883a 	add	r16,r19,r18
    b468:	89400117 	ldw	r5,4(r17)
    b46c:	1400010e 	bge	r2,r16,b474 <__multiply+0x58>
    b470:	29400044 	addi	r5,r5,1
    b474:	000af0c0 	call	af0c <_Balloc>
    b478:	102b883a 	mov	r21,r2
    b47c:	8405883a 	add	r2,r16,r16
    b480:	1085883a 	add	r2,r2,r2
    b484:	a9000504 	addi	r4,r21,20
    b488:	209d883a 	add	r14,r4,r2
    b48c:	2380042e 	bgeu	r4,r14,b4a0 <__multiply+0x84>
    b490:	2005883a 	mov	r2,r4
    b494:	10000015 	stw	zero,0(r2)
    b498:	10800104 	addi	r2,r2,4
    b49c:	13bffd36 	bltu	r2,r14,b494 <__multiply+0x78>
    b4a0:	9485883a 	add	r2,r18,r18
    b4a4:	9cc7883a 	add	r3,r19,r19
    b4a8:	a1800504 	addi	r6,r20,20
    b4ac:	1085883a 	add	r2,r2,r2
    b4b0:	8b400504 	addi	r13,r17,20
    b4b4:	18c7883a 	add	r3,r3,r3
    b4b8:	309f883a 	add	r15,r6,r2
    b4bc:	68d7883a 	add	r11,r13,r3
    b4c0:	33c03b2e 	bgeu	r6,r15,b5b0 <__multiply+0x194>
    b4c4:	2019883a 	mov	r12,r4
    b4c8:	30800017 	ldw	r2,0(r6)
    b4cc:	127fffcc 	andi	r9,r2,65535
    b4d0:	48001826 	beq	r9,zero,b534 <__multiply+0x118>
    b4d4:	6811883a 	mov	r8,r13
    b4d8:	600f883a 	mov	r7,r12
    b4dc:	0015883a 	mov	r10,zero
    b4e0:	40c00017 	ldw	r3,0(r8)
    b4e4:	39400017 	ldw	r5,0(r7)
    b4e8:	42000104 	addi	r8,r8,4
    b4ec:	193fffcc 	andi	r4,r3,65535
    b4f0:	4909383a 	mul	r4,r9,r4
    b4f4:	1806d43a 	srli	r3,r3,16
    b4f8:	28bfffcc 	andi	r2,r5,65535
    b4fc:	5085883a 	add	r2,r10,r2
    b500:	2089883a 	add	r4,r4,r2
    b504:	48c7383a 	mul	r3,r9,r3
    b508:	280ad43a 	srli	r5,r5,16
    b50c:	2004d43a 	srli	r2,r4,16
    b510:	3900000d 	sth	r4,0(r7)
    b514:	1947883a 	add	r3,r3,r5
    b518:	10c5883a 	add	r2,r2,r3
    b51c:	3880008d 	sth	r2,2(r7)
    b520:	1014d43a 	srli	r10,r2,16
    b524:	39c00104 	addi	r7,r7,4
    b528:	42ffed36 	bltu	r8,r11,b4e0 <__multiply+0xc4>
    b52c:	3a800015 	stw	r10,0(r7)
    b530:	30800017 	ldw	r2,0(r6)
    b534:	1012d43a 	srli	r9,r2,16
    b538:	48001926 	beq	r9,zero,b5a0 <__multiply+0x184>
    b53c:	60800017 	ldw	r2,0(r12)
    b540:	6811883a 	mov	r8,r13
    b544:	600f883a 	mov	r7,r12
    b548:	0015883a 	mov	r10,zero
    b54c:	100b883a 	mov	r5,r2
    b550:	41000017 	ldw	r4,0(r8)
    b554:	2806d43a 	srli	r3,r5,16
    b558:	3880000d 	sth	r2,0(r7)
    b55c:	20bfffcc 	andi	r2,r4,65535
    b560:	4885383a 	mul	r2,r9,r2
    b564:	50c7883a 	add	r3,r10,r3
    b568:	2008d43a 	srli	r4,r4,16
    b56c:	10c5883a 	add	r2,r2,r3
    b570:	3880008d 	sth	r2,2(r7)
    b574:	39c00104 	addi	r7,r7,4
    b578:	39400017 	ldw	r5,0(r7)
    b57c:	4909383a 	mul	r4,r9,r4
    b580:	1004d43a 	srli	r2,r2,16
    b584:	28ffffcc 	andi	r3,r5,65535
    b588:	20c9883a 	add	r4,r4,r3
    b58c:	1105883a 	add	r2,r2,r4
    b590:	42000104 	addi	r8,r8,4
    b594:	1014d43a 	srli	r10,r2,16
    b598:	42ffed36 	bltu	r8,r11,b550 <__multiply+0x134>
    b59c:	38800015 	stw	r2,0(r7)
    b5a0:	31800104 	addi	r6,r6,4
    b5a4:	33c0022e 	bgeu	r6,r15,b5b0 <__multiply+0x194>
    b5a8:	63000104 	addi	r12,r12,4
    b5ac:	003fc606 	br	b4c8 <__multiply+0xac>
    b5b0:	0400090e 	bge	zero,r16,b5d8 <__multiply+0x1bc>
    b5b4:	70bfff17 	ldw	r2,-4(r14)
    b5b8:	70ffff04 	addi	r3,r14,-4
    b5bc:	10000326 	beq	r2,zero,b5cc <__multiply+0x1b0>
    b5c0:	00000506 	br	b5d8 <__multiply+0x1bc>
    b5c4:	18800017 	ldw	r2,0(r3)
    b5c8:	1000031e 	bne	r2,zero,b5d8 <__multiply+0x1bc>
    b5cc:	843fffc4 	addi	r16,r16,-1
    b5d0:	18ffff04 	addi	r3,r3,-4
    b5d4:	803ffb1e 	bne	r16,zero,b5c4 <__multiply+0x1a8>
    b5d8:	a805883a 	mov	r2,r21
    b5dc:	ac000415 	stw	r16,16(r21)
    b5e0:	dfc00617 	ldw	ra,24(sp)
    b5e4:	dd400517 	ldw	r21,20(sp)
    b5e8:	dd000417 	ldw	r20,16(sp)
    b5ec:	dcc00317 	ldw	r19,12(sp)
    b5f0:	dc800217 	ldw	r18,8(sp)
    b5f4:	dc400117 	ldw	r17,4(sp)
    b5f8:	dc000017 	ldw	r16,0(sp)
    b5fc:	dec00704 	addi	sp,sp,28
    b600:	f800283a 	ret

0000b604 <__i2b>:
    b604:	defffd04 	addi	sp,sp,-12
    b608:	dc000015 	stw	r16,0(sp)
    b60c:	04000044 	movi	r16,1
    b610:	dc800115 	stw	r18,4(sp)
    b614:	2825883a 	mov	r18,r5
    b618:	800b883a 	mov	r5,r16
    b61c:	dfc00215 	stw	ra,8(sp)
    b620:	000af0c0 	call	af0c <_Balloc>
    b624:	14000415 	stw	r16,16(r2)
    b628:	14800515 	stw	r18,20(r2)
    b62c:	dfc00217 	ldw	ra,8(sp)
    b630:	dc800117 	ldw	r18,4(sp)
    b634:	dc000017 	ldw	r16,0(sp)
    b638:	dec00304 	addi	sp,sp,12
    b63c:	f800283a 	ret

0000b640 <__multadd>:
    b640:	defffa04 	addi	sp,sp,-24
    b644:	dc800215 	stw	r18,8(sp)
    b648:	2c800417 	ldw	r18,16(r5)
    b64c:	dd000415 	stw	r20,16(sp)
    b650:	dcc00315 	stw	r19,12(sp)
    b654:	dc000015 	stw	r16,0(sp)
    b658:	dfc00515 	stw	ra,20(sp)
    b65c:	3821883a 	mov	r16,r7
    b660:	dc400115 	stw	r17,4(sp)
    b664:	2827883a 	mov	r19,r5
    b668:	2029883a 	mov	r20,r4
    b66c:	2a000504 	addi	r8,r5,20
    b670:	000f883a 	mov	r7,zero
    b674:	40800017 	ldw	r2,0(r8)
    b678:	39c00044 	addi	r7,r7,1
    b67c:	10ffffcc 	andi	r3,r2,65535
    b680:	1987383a 	mul	r3,r3,r6
    b684:	1004d43a 	srli	r2,r2,16
    b688:	1c07883a 	add	r3,r3,r16
    b68c:	180ad43a 	srli	r5,r3,16
    b690:	1185383a 	mul	r2,r2,r6
    b694:	18ffffcc 	andi	r3,r3,65535
    b698:	1145883a 	add	r2,r2,r5
    b69c:	1008943a 	slli	r4,r2,16
    b6a0:	1020d43a 	srli	r16,r2,16
    b6a4:	20c9883a 	add	r4,r4,r3
    b6a8:	41000015 	stw	r4,0(r8)
    b6ac:	42000104 	addi	r8,r8,4
    b6b0:	3cbff016 	blt	r7,r18,b674 <__multadd+0x34>
    b6b4:	80000826 	beq	r16,zero,b6d8 <__multadd+0x98>
    b6b8:	98800217 	ldw	r2,8(r19)
    b6bc:	90800f0e 	bge	r18,r2,b6fc <__multadd+0xbc>
    b6c0:	9485883a 	add	r2,r18,r18
    b6c4:	1085883a 	add	r2,r2,r2
    b6c8:	14c5883a 	add	r2,r2,r19
    b6cc:	90c00044 	addi	r3,r18,1
    b6d0:	14000515 	stw	r16,20(r2)
    b6d4:	98c00415 	stw	r3,16(r19)
    b6d8:	9805883a 	mov	r2,r19
    b6dc:	dfc00517 	ldw	ra,20(sp)
    b6e0:	dd000417 	ldw	r20,16(sp)
    b6e4:	dcc00317 	ldw	r19,12(sp)
    b6e8:	dc800217 	ldw	r18,8(sp)
    b6ec:	dc400117 	ldw	r17,4(sp)
    b6f0:	dc000017 	ldw	r16,0(sp)
    b6f4:	dec00604 	addi	sp,sp,24
    b6f8:	f800283a 	ret
    b6fc:	99400117 	ldw	r5,4(r19)
    b700:	a009883a 	mov	r4,r20
    b704:	29400044 	addi	r5,r5,1
    b708:	000af0c0 	call	af0c <_Balloc>
    b70c:	99800417 	ldw	r6,16(r19)
    b710:	99400304 	addi	r5,r19,12
    b714:	11000304 	addi	r4,r2,12
    b718:	318d883a 	add	r6,r6,r6
    b71c:	318d883a 	add	r6,r6,r6
    b720:	31800204 	addi	r6,r6,8
    b724:	1023883a 	mov	r17,r2
    b728:	00053dc0 	call	53dc <memcpy>
    b72c:	980b883a 	mov	r5,r19
    b730:	a009883a 	mov	r4,r20
    b734:	000a98c0 	call	a98c <_Bfree>
    b738:	8827883a 	mov	r19,r17
    b73c:	003fe006 	br	b6c0 <__multadd+0x80>

0000b740 <__pow5mult>:
    b740:	defffa04 	addi	sp,sp,-24
    b744:	308000cc 	andi	r2,r6,3
    b748:	dd000415 	stw	r20,16(sp)
    b74c:	dcc00315 	stw	r19,12(sp)
    b750:	dc000015 	stw	r16,0(sp)
    b754:	dfc00515 	stw	ra,20(sp)
    b758:	dc800215 	stw	r18,8(sp)
    b75c:	dc400115 	stw	r17,4(sp)
    b760:	3021883a 	mov	r16,r6
    b764:	2027883a 	mov	r19,r4
    b768:	2829883a 	mov	r20,r5
    b76c:	10002b1e 	bne	r2,zero,b81c <__pow5mult+0xdc>
    b770:	8025d0ba 	srai	r18,r16,2
    b774:	90001b26 	beq	r18,zero,b7e4 <__pow5mult+0xa4>
    b778:	9c001217 	ldw	r16,72(r19)
    b77c:	8000081e 	bne	r16,zero,b7a0 <__pow5mult+0x60>
    b780:	00003006 	br	b844 <__pow5mult+0x104>
    b784:	800b883a 	mov	r5,r16
    b788:	800d883a 	mov	r6,r16
    b78c:	9809883a 	mov	r4,r19
    b790:	90001426 	beq	r18,zero,b7e4 <__pow5mult+0xa4>
    b794:	80800017 	ldw	r2,0(r16)
    b798:	10001b26 	beq	r2,zero,b808 <__pow5mult+0xc8>
    b79c:	1021883a 	mov	r16,r2
    b7a0:	9080004c 	andi	r2,r18,1
    b7a4:	1005003a 	cmpeq	r2,r2,zero
    b7a8:	9025d07a 	srai	r18,r18,1
    b7ac:	800d883a 	mov	r6,r16
    b7b0:	9809883a 	mov	r4,r19
    b7b4:	a00b883a 	mov	r5,r20
    b7b8:	103ff21e 	bne	r2,zero,b784 <__pow5mult+0x44>
    b7bc:	000b41c0 	call	b41c <__multiply>
    b7c0:	a00b883a 	mov	r5,r20
    b7c4:	9809883a 	mov	r4,r19
    b7c8:	1023883a 	mov	r17,r2
    b7cc:	000a98c0 	call	a98c <_Bfree>
    b7d0:	8829883a 	mov	r20,r17
    b7d4:	800b883a 	mov	r5,r16
    b7d8:	800d883a 	mov	r6,r16
    b7dc:	9809883a 	mov	r4,r19
    b7e0:	903fec1e 	bne	r18,zero,b794 <__pow5mult+0x54>
    b7e4:	a005883a 	mov	r2,r20
    b7e8:	dfc00517 	ldw	ra,20(sp)
    b7ec:	dd000417 	ldw	r20,16(sp)
    b7f0:	dcc00317 	ldw	r19,12(sp)
    b7f4:	dc800217 	ldw	r18,8(sp)
    b7f8:	dc400117 	ldw	r17,4(sp)
    b7fc:	dc000017 	ldw	r16,0(sp)
    b800:	dec00604 	addi	sp,sp,24
    b804:	f800283a 	ret
    b808:	000b41c0 	call	b41c <__multiply>
    b80c:	80800015 	stw	r2,0(r16)
    b810:	1021883a 	mov	r16,r2
    b814:	10000015 	stw	zero,0(r2)
    b818:	003fe106 	br	b7a0 <__pow5mult+0x60>
    b81c:	1085883a 	add	r2,r2,r2
    b820:	00c20034 	movhi	r3,2048
    b824:	18c0ae04 	addi	r3,r3,696
    b828:	1085883a 	add	r2,r2,r2
    b82c:	10c5883a 	add	r2,r2,r3
    b830:	11bfff17 	ldw	r6,-4(r2)
    b834:	000f883a 	mov	r7,zero
    b838:	000b6400 	call	b640 <__multadd>
    b83c:	1029883a 	mov	r20,r2
    b840:	003fcb06 	br	b770 <__pow5mult+0x30>
    b844:	9809883a 	mov	r4,r19
    b848:	01409c44 	movi	r5,625
    b84c:	000b6040 	call	b604 <__i2b>
    b850:	98801215 	stw	r2,72(r19)
    b854:	1021883a 	mov	r16,r2
    b858:	10000015 	stw	zero,0(r2)
    b85c:	003fd006 	br	b7a0 <__pow5mult+0x60>

0000b860 <__s2b>:
    b860:	defff904 	addi	sp,sp,-28
    b864:	dcc00315 	stw	r19,12(sp)
    b868:	dc800215 	stw	r18,8(sp)
    b86c:	2827883a 	mov	r19,r5
    b870:	2025883a 	mov	r18,r4
    b874:	01400244 	movi	r5,9
    b878:	39000204 	addi	r4,r7,8
    b87c:	dd000415 	stw	r20,16(sp)
    b880:	dc400115 	stw	r17,4(sp)
    b884:	dfc00615 	stw	ra,24(sp)
    b888:	dd400515 	stw	r21,20(sp)
    b88c:	dc000015 	stw	r16,0(sp)
    b890:	3829883a 	mov	r20,r7
    b894:	3023883a 	mov	r17,r6
    b898:	000e4240 	call	e424 <__divsi3>
    b89c:	00c00044 	movi	r3,1
    b8a0:	1880350e 	bge	r3,r2,b978 <__s2b+0x118>
    b8a4:	000b883a 	mov	r5,zero
    b8a8:	18c7883a 	add	r3,r3,r3
    b8ac:	29400044 	addi	r5,r5,1
    b8b0:	18bffd16 	blt	r3,r2,b8a8 <__s2b+0x48>
    b8b4:	9009883a 	mov	r4,r18
    b8b8:	000af0c0 	call	af0c <_Balloc>
    b8bc:	1011883a 	mov	r8,r2
    b8c0:	d8800717 	ldw	r2,28(sp)
    b8c4:	00c00044 	movi	r3,1
    b8c8:	01800244 	movi	r6,9
    b8cc:	40800515 	stw	r2,20(r8)
    b8d0:	40c00415 	stw	r3,16(r8)
    b8d4:	3440260e 	bge	r6,r17,b970 <__s2b+0x110>
    b8d8:	3021883a 	mov	r16,r6
    b8dc:	99ab883a 	add	r21,r19,r6
    b8e0:	9c05883a 	add	r2,r19,r16
    b8e4:	11c00007 	ldb	r7,0(r2)
    b8e8:	400b883a 	mov	r5,r8
    b8ec:	9009883a 	mov	r4,r18
    b8f0:	39fff404 	addi	r7,r7,-48
    b8f4:	01800284 	movi	r6,10
    b8f8:	000b6400 	call	b640 <__multadd>
    b8fc:	84000044 	addi	r16,r16,1
    b900:	1011883a 	mov	r8,r2
    b904:	8c3ff61e 	bne	r17,r16,b8e0 <__s2b+0x80>
    b908:	ac45883a 	add	r2,r21,r17
    b90c:	117ffe04 	addi	r5,r2,-8
    b910:	880d883a 	mov	r6,r17
    b914:	35000c0e 	bge	r6,r20,b948 <__s2b+0xe8>
    b918:	a185c83a 	sub	r2,r20,r6
    b91c:	2821883a 	mov	r16,r5
    b920:	28a3883a 	add	r17,r5,r2
    b924:	81c00007 	ldb	r7,0(r16)
    b928:	400b883a 	mov	r5,r8
    b92c:	9009883a 	mov	r4,r18
    b930:	39fff404 	addi	r7,r7,-48
    b934:	01800284 	movi	r6,10
    b938:	000b6400 	call	b640 <__multadd>
    b93c:	84000044 	addi	r16,r16,1
    b940:	1011883a 	mov	r8,r2
    b944:	847ff71e 	bne	r16,r17,b924 <__s2b+0xc4>
    b948:	4005883a 	mov	r2,r8
    b94c:	dfc00617 	ldw	ra,24(sp)
    b950:	dd400517 	ldw	r21,20(sp)
    b954:	dd000417 	ldw	r20,16(sp)
    b958:	dcc00317 	ldw	r19,12(sp)
    b95c:	dc800217 	ldw	r18,8(sp)
    b960:	dc400117 	ldw	r17,4(sp)
    b964:	dc000017 	ldw	r16,0(sp)
    b968:	dec00704 	addi	sp,sp,28
    b96c:	f800283a 	ret
    b970:	99400284 	addi	r5,r19,10
    b974:	003fe706 	br	b914 <__s2b+0xb4>
    b978:	000b883a 	mov	r5,zero
    b97c:	003fcd06 	br	b8b4 <__s2b+0x54>

0000b980 <_realloc_r>:
    b980:	defff404 	addi	sp,sp,-48
    b984:	dd800815 	stw	r22,32(sp)
    b988:	dc800415 	stw	r18,16(sp)
    b98c:	dc400315 	stw	r17,12(sp)
    b990:	dfc00b15 	stw	ra,44(sp)
    b994:	df000a15 	stw	fp,40(sp)
    b998:	ddc00915 	stw	r23,36(sp)
    b99c:	dd400715 	stw	r21,28(sp)
    b9a0:	dd000615 	stw	r20,24(sp)
    b9a4:	dcc00515 	stw	r19,20(sp)
    b9a8:	dc000215 	stw	r16,8(sp)
    b9ac:	2825883a 	mov	r18,r5
    b9b0:	3023883a 	mov	r17,r6
    b9b4:	202d883a 	mov	r22,r4
    b9b8:	2800c926 	beq	r5,zero,bce0 <_realloc_r+0x360>
    b9bc:	000f0b80 	call	f0b8 <__malloc_lock>
    b9c0:	943ffe04 	addi	r16,r18,-8
    b9c4:	88c002c4 	addi	r3,r17,11
    b9c8:	00800584 	movi	r2,22
    b9cc:	82000117 	ldw	r8,4(r16)
    b9d0:	10c01b2e 	bgeu	r2,r3,ba40 <_realloc_r+0xc0>
    b9d4:	00bffe04 	movi	r2,-8
    b9d8:	188e703a 	and	r7,r3,r2
    b9dc:	3839883a 	mov	fp,r7
    b9e0:	38001a16 	blt	r7,zero,ba4c <_realloc_r+0xcc>
    b9e4:	e4401936 	bltu	fp,r17,ba4c <_realloc_r+0xcc>
    b9e8:	013fff04 	movi	r4,-4
    b9ec:	4126703a 	and	r19,r8,r4
    b9f0:	99c02616 	blt	r19,r7,ba8c <_realloc_r+0x10c>
    b9f4:	802b883a 	mov	r21,r16
    b9f8:	9829883a 	mov	r20,r19
    b9fc:	84000204 	addi	r16,r16,8
    ba00:	a80f883a 	mov	r7,r21
    ba04:	a70dc83a 	sub	r6,r20,fp
    ba08:	008003c4 	movi	r2,15
    ba0c:	1180c136 	bltu	r2,r6,bd14 <_realloc_r+0x394>
    ba10:	38800117 	ldw	r2,4(r7)
    ba14:	a549883a 	add	r4,r20,r21
    ba18:	1080004c 	andi	r2,r2,1
    ba1c:	a084b03a 	or	r2,r20,r2
    ba20:	38800115 	stw	r2,4(r7)
    ba24:	20c00117 	ldw	r3,4(r4)
    ba28:	18c00054 	ori	r3,r3,1
    ba2c:	20c00115 	stw	r3,4(r4)
    ba30:	b009883a 	mov	r4,r22
    ba34:	000f0d80 	call	f0d8 <__malloc_unlock>
    ba38:	8023883a 	mov	r17,r16
    ba3c:	00000606 	br	ba58 <_realloc_r+0xd8>
    ba40:	01c00404 	movi	r7,16
    ba44:	3839883a 	mov	fp,r7
    ba48:	e47fe72e 	bgeu	fp,r17,b9e8 <_realloc_r+0x68>
    ba4c:	00800304 	movi	r2,12
    ba50:	0023883a 	mov	r17,zero
    ba54:	b0800015 	stw	r2,0(r22)
    ba58:	8805883a 	mov	r2,r17
    ba5c:	dfc00b17 	ldw	ra,44(sp)
    ba60:	df000a17 	ldw	fp,40(sp)
    ba64:	ddc00917 	ldw	r23,36(sp)
    ba68:	dd800817 	ldw	r22,32(sp)
    ba6c:	dd400717 	ldw	r21,28(sp)
    ba70:	dd000617 	ldw	r20,24(sp)
    ba74:	dcc00517 	ldw	r19,20(sp)
    ba78:	dc800417 	ldw	r18,16(sp)
    ba7c:	dc400317 	ldw	r17,12(sp)
    ba80:	dc000217 	ldw	r16,8(sp)
    ba84:	dec00c04 	addi	sp,sp,48
    ba88:	f800283a 	ret
    ba8c:	00820034 	movhi	r2,2048
    ba90:	1082d404 	addi	r2,r2,2896
    ba94:	12400217 	ldw	r9,8(r2)
    ba98:	84cd883a 	add	r6,r16,r19
    ba9c:	802b883a 	mov	r21,r16
    baa0:	3240b926 	beq	r6,r9,bd88 <_realloc_r+0x408>
    baa4:	31400117 	ldw	r5,4(r6)
    baa8:	00bfff84 	movi	r2,-2
    baac:	2884703a 	and	r2,r5,r2
    bab0:	1185883a 	add	r2,r2,r6
    bab4:	10c00117 	ldw	r3,4(r2)
    bab8:	18c0004c 	andi	r3,r3,1
    babc:	1807003a 	cmpeq	r3,r3,zero
    bac0:	1800a326 	beq	r3,zero,bd50 <_realloc_r+0x3d0>
    bac4:	2908703a 	and	r4,r5,r4
    bac8:	9929883a 	add	r20,r19,r4
    bacc:	a1c0a30e 	bge	r20,r7,bd5c <_realloc_r+0x3dc>
    bad0:	4080004c 	andi	r2,r8,1
    bad4:	1000551e 	bne	r2,zero,bc2c <_realloc_r+0x2ac>
    bad8:	80800017 	ldw	r2,0(r16)
    badc:	80afc83a 	sub	r23,r16,r2
    bae0:	b8c00117 	ldw	r3,4(r23)
    bae4:	00bfff04 	movi	r2,-4
    bae8:	1884703a 	and	r2,r3,r2
    baec:	30002e26 	beq	r6,zero,bba8 <_realloc_r+0x228>
    baf0:	3240b926 	beq	r6,r9,bdd8 <_realloc_r+0x458>
    baf4:	98a9883a 	add	r20,r19,r2
    baf8:	2509883a 	add	r4,r4,r20
    bafc:	d9000015 	stw	r4,0(sp)
    bb00:	21c02a16 	blt	r4,r7,bbac <_realloc_r+0x22c>
    bb04:	30800317 	ldw	r2,12(r6)
    bb08:	30c00217 	ldw	r3,8(r6)
    bb0c:	01400904 	movi	r5,36
    bb10:	99bfff04 	addi	r6,r19,-4
    bb14:	18800315 	stw	r2,12(r3)
    bb18:	10c00215 	stw	r3,8(r2)
    bb1c:	b9000317 	ldw	r4,12(r23)
    bb20:	b8800217 	ldw	r2,8(r23)
    bb24:	b82b883a 	mov	r21,r23
    bb28:	bc000204 	addi	r16,r23,8
    bb2c:	20800215 	stw	r2,8(r4)
    bb30:	11000315 	stw	r4,12(r2)
    bb34:	2980e436 	bltu	r5,r6,bec8 <_realloc_r+0x548>
    bb38:	008004c4 	movi	r2,19
    bb3c:	9009883a 	mov	r4,r18
    bb40:	8011883a 	mov	r8,r16
    bb44:	11800f2e 	bgeu	r2,r6,bb84 <_realloc_r+0x204>
    bb48:	90800017 	ldw	r2,0(r18)
    bb4c:	ba000404 	addi	r8,r23,16
    bb50:	91000204 	addi	r4,r18,8
    bb54:	b8800215 	stw	r2,8(r23)
    bb58:	90c00117 	ldw	r3,4(r18)
    bb5c:	008006c4 	movi	r2,27
    bb60:	b8c00315 	stw	r3,12(r23)
    bb64:	1180072e 	bgeu	r2,r6,bb84 <_realloc_r+0x204>
    bb68:	90c00217 	ldw	r3,8(r18)
    bb6c:	ba000604 	addi	r8,r23,24
    bb70:	91000404 	addi	r4,r18,16
    bb74:	b8c00415 	stw	r3,16(r23)
    bb78:	90800317 	ldw	r2,12(r18)
    bb7c:	b8800515 	stw	r2,20(r23)
    bb80:	3140e726 	beq	r6,r5,bf20 <_realloc_r+0x5a0>
    bb84:	20800017 	ldw	r2,0(r4)
    bb88:	dd000017 	ldw	r20,0(sp)
    bb8c:	b80f883a 	mov	r7,r23
    bb90:	40800015 	stw	r2,0(r8)
    bb94:	20c00117 	ldw	r3,4(r4)
    bb98:	40c00115 	stw	r3,4(r8)
    bb9c:	20800217 	ldw	r2,8(r4)
    bba0:	40800215 	stw	r2,8(r8)
    bba4:	003f9706 	br	ba04 <_realloc_r+0x84>
    bba8:	98a9883a 	add	r20,r19,r2
    bbac:	a1c01f16 	blt	r20,r7,bc2c <_realloc_r+0x2ac>
    bbb0:	b8c00317 	ldw	r3,12(r23)
    bbb4:	b8800217 	ldw	r2,8(r23)
    bbb8:	99bfff04 	addi	r6,r19,-4
    bbbc:	01400904 	movi	r5,36
    bbc0:	b82b883a 	mov	r21,r23
    bbc4:	18800215 	stw	r2,8(r3)
    bbc8:	10c00315 	stw	r3,12(r2)
    bbcc:	bc000204 	addi	r16,r23,8
    bbd0:	2980c336 	bltu	r5,r6,bee0 <_realloc_r+0x560>
    bbd4:	008004c4 	movi	r2,19
    bbd8:	9009883a 	mov	r4,r18
    bbdc:	8011883a 	mov	r8,r16
    bbe0:	11800f2e 	bgeu	r2,r6,bc20 <_realloc_r+0x2a0>
    bbe4:	90800017 	ldw	r2,0(r18)
    bbe8:	ba000404 	addi	r8,r23,16
    bbec:	91000204 	addi	r4,r18,8
    bbf0:	b8800215 	stw	r2,8(r23)
    bbf4:	90c00117 	ldw	r3,4(r18)
    bbf8:	008006c4 	movi	r2,27
    bbfc:	b8c00315 	stw	r3,12(r23)
    bc00:	1180072e 	bgeu	r2,r6,bc20 <_realloc_r+0x2a0>
    bc04:	90c00217 	ldw	r3,8(r18)
    bc08:	ba000604 	addi	r8,r23,24
    bc0c:	91000404 	addi	r4,r18,16
    bc10:	b8c00415 	stw	r3,16(r23)
    bc14:	90800317 	ldw	r2,12(r18)
    bc18:	b8800515 	stw	r2,20(r23)
    bc1c:	3140c726 	beq	r6,r5,bf3c <_realloc_r+0x5bc>
    bc20:	20800017 	ldw	r2,0(r4)
    bc24:	b80f883a 	mov	r7,r23
    bc28:	003fd906 	br	bb90 <_realloc_r+0x210>
    bc2c:	880b883a 	mov	r5,r17
    bc30:	b009883a 	mov	r4,r22
    bc34:	000a0880 	call	a088 <_malloc_r>
    bc38:	1023883a 	mov	r17,r2
    bc3c:	10002526 	beq	r2,zero,bcd4 <_realloc_r+0x354>
    bc40:	80800117 	ldw	r2,4(r16)
    bc44:	00ffff84 	movi	r3,-2
    bc48:	893ffe04 	addi	r4,r17,-8
    bc4c:	10c4703a 	and	r2,r2,r3
    bc50:	8085883a 	add	r2,r16,r2
    bc54:	20809526 	beq	r4,r2,beac <_realloc_r+0x52c>
    bc58:	99bfff04 	addi	r6,r19,-4
    bc5c:	01c00904 	movi	r7,36
    bc60:	39804536 	bltu	r7,r6,bd78 <_realloc_r+0x3f8>
    bc64:	008004c4 	movi	r2,19
    bc68:	9009883a 	mov	r4,r18
    bc6c:	880b883a 	mov	r5,r17
    bc70:	11800f2e 	bgeu	r2,r6,bcb0 <_realloc_r+0x330>
    bc74:	90800017 	ldw	r2,0(r18)
    bc78:	89400204 	addi	r5,r17,8
    bc7c:	91000204 	addi	r4,r18,8
    bc80:	88800015 	stw	r2,0(r17)
    bc84:	90c00117 	ldw	r3,4(r18)
    bc88:	008006c4 	movi	r2,27
    bc8c:	88c00115 	stw	r3,4(r17)
    bc90:	1180072e 	bgeu	r2,r6,bcb0 <_realloc_r+0x330>
    bc94:	90c00217 	ldw	r3,8(r18)
    bc98:	89400404 	addi	r5,r17,16
    bc9c:	91000404 	addi	r4,r18,16
    bca0:	88c00215 	stw	r3,8(r17)
    bca4:	90800317 	ldw	r2,12(r18)
    bca8:	88800315 	stw	r2,12(r17)
    bcac:	31c09126 	beq	r6,r7,bef4 <_realloc_r+0x574>
    bcb0:	20800017 	ldw	r2,0(r4)
    bcb4:	28800015 	stw	r2,0(r5)
    bcb8:	20c00117 	ldw	r3,4(r4)
    bcbc:	28c00115 	stw	r3,4(r5)
    bcc0:	20800217 	ldw	r2,8(r4)
    bcc4:	28800215 	stw	r2,8(r5)
    bcc8:	900b883a 	mov	r5,r18
    bccc:	b009883a 	mov	r4,r22
    bcd0:	00095000 	call	9500 <_free_r>
    bcd4:	b009883a 	mov	r4,r22
    bcd8:	000f0d80 	call	f0d8 <__malloc_unlock>
    bcdc:	003f5e06 	br	ba58 <_realloc_r+0xd8>
    bce0:	300b883a 	mov	r5,r6
    bce4:	dfc00b17 	ldw	ra,44(sp)
    bce8:	df000a17 	ldw	fp,40(sp)
    bcec:	ddc00917 	ldw	r23,36(sp)
    bcf0:	dd800817 	ldw	r22,32(sp)
    bcf4:	dd400717 	ldw	r21,28(sp)
    bcf8:	dd000617 	ldw	r20,24(sp)
    bcfc:	dcc00517 	ldw	r19,20(sp)
    bd00:	dc800417 	ldw	r18,16(sp)
    bd04:	dc400317 	ldw	r17,12(sp)
    bd08:	dc000217 	ldw	r16,8(sp)
    bd0c:	dec00c04 	addi	sp,sp,48
    bd10:	000a0881 	jmpi	a088 <_malloc_r>
    bd14:	38800117 	ldw	r2,4(r7)
    bd18:	e54b883a 	add	r5,fp,r21
    bd1c:	31000054 	ori	r4,r6,1
    bd20:	1080004c 	andi	r2,r2,1
    bd24:	1704b03a 	or	r2,r2,fp
    bd28:	38800115 	stw	r2,4(r7)
    bd2c:	29000115 	stw	r4,4(r5)
    bd30:	2987883a 	add	r3,r5,r6
    bd34:	18800117 	ldw	r2,4(r3)
    bd38:	29400204 	addi	r5,r5,8
    bd3c:	b009883a 	mov	r4,r22
    bd40:	10800054 	ori	r2,r2,1
    bd44:	18800115 	stw	r2,4(r3)
    bd48:	00095000 	call	9500 <_free_r>
    bd4c:	003f3806 	br	ba30 <_realloc_r+0xb0>
    bd50:	000d883a 	mov	r6,zero
    bd54:	0009883a 	mov	r4,zero
    bd58:	003f5d06 	br	bad0 <_realloc_r+0x150>
    bd5c:	30c00217 	ldw	r3,8(r6)
    bd60:	30800317 	ldw	r2,12(r6)
    bd64:	800f883a 	mov	r7,r16
    bd68:	84000204 	addi	r16,r16,8
    bd6c:	10c00215 	stw	r3,8(r2)
    bd70:	18800315 	stw	r2,12(r3)
    bd74:	003f2306 	br	ba04 <_realloc_r+0x84>
    bd78:	8809883a 	mov	r4,r17
    bd7c:	900b883a 	mov	r5,r18
    bd80:	000a8ac0 	call	a8ac <memmove>
    bd84:	003fd006 	br	bcc8 <_realloc_r+0x348>
    bd88:	30800117 	ldw	r2,4(r6)
    bd8c:	e0c00404 	addi	r3,fp,16
    bd90:	1108703a 	and	r4,r2,r4
    bd94:	9905883a 	add	r2,r19,r4
    bd98:	10ff4d16 	blt	r2,r3,bad0 <_realloc_r+0x150>
    bd9c:	1705c83a 	sub	r2,r2,fp
    bda0:	870b883a 	add	r5,r16,fp
    bda4:	10800054 	ori	r2,r2,1
    bda8:	28800115 	stw	r2,4(r5)
    bdac:	80c00117 	ldw	r3,4(r16)
    bdb0:	00820034 	movhi	r2,2048
    bdb4:	1082d404 	addi	r2,r2,2896
    bdb8:	b009883a 	mov	r4,r22
    bdbc:	18c0004c 	andi	r3,r3,1
    bdc0:	e0c6b03a 	or	r3,fp,r3
    bdc4:	11400215 	stw	r5,8(r2)
    bdc8:	80c00115 	stw	r3,4(r16)
    bdcc:	000f0d80 	call	f0d8 <__malloc_unlock>
    bdd0:	84400204 	addi	r17,r16,8
    bdd4:	003f2006 	br	ba58 <_realloc_r+0xd8>
    bdd8:	98a9883a 	add	r20,r19,r2
    bddc:	2509883a 	add	r4,r4,r20
    bde0:	e0800404 	addi	r2,fp,16
    bde4:	d9000115 	stw	r4,4(sp)
    bde8:	20bf7016 	blt	r4,r2,bbac <_realloc_r+0x22c>
    bdec:	b8c00317 	ldw	r3,12(r23)
    bdf0:	b8800217 	ldw	r2,8(r23)
    bdf4:	99bfff04 	addi	r6,r19,-4
    bdf8:	01400904 	movi	r5,36
    bdfc:	18800215 	stw	r2,8(r3)
    be00:	10c00315 	stw	r3,12(r2)
    be04:	bc400204 	addi	r17,r23,8
    be08:	29804136 	bltu	r5,r6,bf10 <_realloc_r+0x590>
    be0c:	008004c4 	movi	r2,19
    be10:	9009883a 	mov	r4,r18
    be14:	880f883a 	mov	r7,r17
    be18:	11800f2e 	bgeu	r2,r6,be58 <_realloc_r+0x4d8>
    be1c:	90800017 	ldw	r2,0(r18)
    be20:	b9c00404 	addi	r7,r23,16
    be24:	91000204 	addi	r4,r18,8
    be28:	b8800215 	stw	r2,8(r23)
    be2c:	90c00117 	ldw	r3,4(r18)
    be30:	008006c4 	movi	r2,27
    be34:	b8c00315 	stw	r3,12(r23)
    be38:	1180072e 	bgeu	r2,r6,be58 <_realloc_r+0x4d8>
    be3c:	90c00217 	ldw	r3,8(r18)
    be40:	b9c00604 	addi	r7,r23,24
    be44:	91000404 	addi	r4,r18,16
    be48:	b8c00415 	stw	r3,16(r23)
    be4c:	90800317 	ldw	r2,12(r18)
    be50:	b8800515 	stw	r2,20(r23)
    be54:	31404026 	beq	r6,r5,bf58 <_realloc_r+0x5d8>
    be58:	20800017 	ldw	r2,0(r4)
    be5c:	38800015 	stw	r2,0(r7)
    be60:	20c00117 	ldw	r3,4(r4)
    be64:	38c00115 	stw	r3,4(r7)
    be68:	20800217 	ldw	r2,8(r4)
    be6c:	38800215 	stw	r2,8(r7)
    be70:	d8c00117 	ldw	r3,4(sp)
    be74:	bf0b883a 	add	r5,r23,fp
    be78:	b009883a 	mov	r4,r22
    be7c:	1f05c83a 	sub	r2,r3,fp
    be80:	10800054 	ori	r2,r2,1
    be84:	28800115 	stw	r2,4(r5)
    be88:	b8c00117 	ldw	r3,4(r23)
    be8c:	00820034 	movhi	r2,2048
    be90:	1082d404 	addi	r2,r2,2896
    be94:	11400215 	stw	r5,8(r2)
    be98:	18c0004c 	andi	r3,r3,1
    be9c:	e0c6b03a 	or	r3,fp,r3
    bea0:	b8c00115 	stw	r3,4(r23)
    bea4:	000f0d80 	call	f0d8 <__malloc_unlock>
    bea8:	003eeb06 	br	ba58 <_realloc_r+0xd8>
    beac:	20800117 	ldw	r2,4(r4)
    beb0:	00ffff04 	movi	r3,-4
    beb4:	800f883a 	mov	r7,r16
    beb8:	10c4703a 	and	r2,r2,r3
    bebc:	98a9883a 	add	r20,r19,r2
    bec0:	84000204 	addi	r16,r16,8
    bec4:	003ecf06 	br	ba04 <_realloc_r+0x84>
    bec8:	900b883a 	mov	r5,r18
    becc:	8009883a 	mov	r4,r16
    bed0:	000a8ac0 	call	a8ac <memmove>
    bed4:	dd000017 	ldw	r20,0(sp)
    bed8:	b80f883a 	mov	r7,r23
    bedc:	003ec906 	br	ba04 <_realloc_r+0x84>
    bee0:	900b883a 	mov	r5,r18
    bee4:	8009883a 	mov	r4,r16
    bee8:	000a8ac0 	call	a8ac <memmove>
    beec:	b80f883a 	mov	r7,r23
    bef0:	003ec406 	br	ba04 <_realloc_r+0x84>
    bef4:	90c00417 	ldw	r3,16(r18)
    bef8:	89400604 	addi	r5,r17,24
    befc:	91000604 	addi	r4,r18,24
    bf00:	88c00415 	stw	r3,16(r17)
    bf04:	90800517 	ldw	r2,20(r18)
    bf08:	88800515 	stw	r2,20(r17)
    bf0c:	003f6806 	br	bcb0 <_realloc_r+0x330>
    bf10:	900b883a 	mov	r5,r18
    bf14:	8809883a 	mov	r4,r17
    bf18:	000a8ac0 	call	a8ac <memmove>
    bf1c:	003fd406 	br	be70 <_realloc_r+0x4f0>
    bf20:	90c00417 	ldw	r3,16(r18)
    bf24:	91000604 	addi	r4,r18,24
    bf28:	ba000804 	addi	r8,r23,32
    bf2c:	b8c00615 	stw	r3,24(r23)
    bf30:	90800517 	ldw	r2,20(r18)
    bf34:	b8800715 	stw	r2,28(r23)
    bf38:	003f1206 	br	bb84 <_realloc_r+0x204>
    bf3c:	90c00417 	ldw	r3,16(r18)
    bf40:	91000604 	addi	r4,r18,24
    bf44:	ba000804 	addi	r8,r23,32
    bf48:	b8c00615 	stw	r3,24(r23)
    bf4c:	90800517 	ldw	r2,20(r18)
    bf50:	b8800715 	stw	r2,28(r23)
    bf54:	003f3206 	br	bc20 <_realloc_r+0x2a0>
    bf58:	90c00417 	ldw	r3,16(r18)
    bf5c:	91000604 	addi	r4,r18,24
    bf60:	b9c00804 	addi	r7,r23,32
    bf64:	b8c00615 	stw	r3,24(r23)
    bf68:	90800517 	ldw	r2,20(r18)
    bf6c:	b8800715 	stw	r2,28(r23)
    bf70:	003fb906 	br	be58 <_realloc_r+0x4d8>

0000bf74 <__isinfd>:
    bf74:	200d883a 	mov	r6,r4
    bf78:	0109c83a 	sub	r4,zero,r4
    bf7c:	2188b03a 	or	r4,r4,r6
    bf80:	2008d7fa 	srli	r4,r4,31
    bf84:	00a00034 	movhi	r2,32768
    bf88:	10bfffc4 	addi	r2,r2,-1
    bf8c:	1144703a 	and	r2,r2,r5
    bf90:	2088b03a 	or	r4,r4,r2
    bf94:	009ffc34 	movhi	r2,32752
    bf98:	1105c83a 	sub	r2,r2,r4
    bf9c:	0087c83a 	sub	r3,zero,r2
    bfa0:	10c4b03a 	or	r2,r2,r3
    bfa4:	1004d7fa 	srli	r2,r2,31
    bfa8:	00c00044 	movi	r3,1
    bfac:	1885c83a 	sub	r2,r3,r2
    bfb0:	f800283a 	ret

0000bfb4 <__isnand>:
    bfb4:	200d883a 	mov	r6,r4
    bfb8:	0109c83a 	sub	r4,zero,r4
    bfbc:	2188b03a 	or	r4,r4,r6
    bfc0:	2008d7fa 	srli	r4,r4,31
    bfc4:	00a00034 	movhi	r2,32768
    bfc8:	10bfffc4 	addi	r2,r2,-1
    bfcc:	1144703a 	and	r2,r2,r5
    bfd0:	2088b03a 	or	r4,r4,r2
    bfd4:	009ffc34 	movhi	r2,32752
    bfd8:	1105c83a 	sub	r2,r2,r4
    bfdc:	1004d7fa 	srli	r2,r2,31
    bfe0:	f800283a 	ret

0000bfe4 <_sbrk_r>:
    bfe4:	defffd04 	addi	sp,sp,-12
    bfe8:	dc000015 	stw	r16,0(sp)
    bfec:	04020034 	movhi	r16,2048
    bff0:	84097604 	addi	r16,r16,9688
    bff4:	dc400115 	stw	r17,4(sp)
    bff8:	80000015 	stw	zero,0(r16)
    bffc:	2023883a 	mov	r17,r4
    c000:	2809883a 	mov	r4,r5
    c004:	dfc00215 	stw	ra,8(sp)
    c008:	000f2d80 	call	f2d8 <sbrk>
    c00c:	1007883a 	mov	r3,r2
    c010:	00bfffc4 	movi	r2,-1
    c014:	18800626 	beq	r3,r2,c030 <_sbrk_r+0x4c>
    c018:	1805883a 	mov	r2,r3
    c01c:	dfc00217 	ldw	ra,8(sp)
    c020:	dc400117 	ldw	r17,4(sp)
    c024:	dc000017 	ldw	r16,0(sp)
    c028:	dec00304 	addi	sp,sp,12
    c02c:	f800283a 	ret
    c030:	80800017 	ldw	r2,0(r16)
    c034:	103ff826 	beq	r2,zero,c018 <_sbrk_r+0x34>
    c038:	88800015 	stw	r2,0(r17)
    c03c:	1805883a 	mov	r2,r3
    c040:	dfc00217 	ldw	ra,8(sp)
    c044:	dc400117 	ldw	r17,4(sp)
    c048:	dc000017 	ldw	r16,0(sp)
    c04c:	dec00304 	addi	sp,sp,12
    c050:	f800283a 	ret

0000c054 <__sclose>:
    c054:	2940038f 	ldh	r5,14(r5)
    c058:	000c3881 	jmpi	c388 <_close_r>

0000c05c <__sseek>:
    c05c:	defffe04 	addi	sp,sp,-8
    c060:	dc000015 	stw	r16,0(sp)
    c064:	2821883a 	mov	r16,r5
    c068:	2940038f 	ldh	r5,14(r5)
    c06c:	dfc00115 	stw	ra,4(sp)
    c070:	000c6000 	call	c600 <_lseek_r>
    c074:	1007883a 	mov	r3,r2
    c078:	00bfffc4 	movi	r2,-1
    c07c:	18800926 	beq	r3,r2,c0a4 <__sseek+0x48>
    c080:	8080030b 	ldhu	r2,12(r16)
    c084:	80c01415 	stw	r3,80(r16)
    c088:	10840014 	ori	r2,r2,4096
    c08c:	8080030d 	sth	r2,12(r16)
    c090:	1805883a 	mov	r2,r3
    c094:	dfc00117 	ldw	ra,4(sp)
    c098:	dc000017 	ldw	r16,0(sp)
    c09c:	dec00204 	addi	sp,sp,8
    c0a0:	f800283a 	ret
    c0a4:	8080030b 	ldhu	r2,12(r16)
    c0a8:	10bbffcc 	andi	r2,r2,61439
    c0ac:	8080030d 	sth	r2,12(r16)
    c0b0:	1805883a 	mov	r2,r3
    c0b4:	dfc00117 	ldw	ra,4(sp)
    c0b8:	dc000017 	ldw	r16,0(sp)
    c0bc:	dec00204 	addi	sp,sp,8
    c0c0:	f800283a 	ret

0000c0c4 <__swrite>:
    c0c4:	2880030b 	ldhu	r2,12(r5)
    c0c8:	defffb04 	addi	sp,sp,-20
    c0cc:	dcc00315 	stw	r19,12(sp)
    c0d0:	1080400c 	andi	r2,r2,256
    c0d4:	dc800215 	stw	r18,8(sp)
    c0d8:	dc400115 	stw	r17,4(sp)
    c0dc:	dc000015 	stw	r16,0(sp)
    c0e0:	3027883a 	mov	r19,r6
    c0e4:	3825883a 	mov	r18,r7
    c0e8:	dfc00415 	stw	ra,16(sp)
    c0ec:	2821883a 	mov	r16,r5
    c0f0:	000d883a 	mov	r6,zero
    c0f4:	01c00084 	movi	r7,2
    c0f8:	2023883a 	mov	r17,r4
    c0fc:	10000226 	beq	r2,zero,c108 <__swrite+0x44>
    c100:	2940038f 	ldh	r5,14(r5)
    c104:	000c6000 	call	c600 <_lseek_r>
    c108:	8080030b 	ldhu	r2,12(r16)
    c10c:	8140038f 	ldh	r5,14(r16)
    c110:	8809883a 	mov	r4,r17
    c114:	10bbffcc 	andi	r2,r2,61439
    c118:	980d883a 	mov	r6,r19
    c11c:	900f883a 	mov	r7,r18
    c120:	8080030d 	sth	r2,12(r16)
    c124:	dfc00417 	ldw	ra,16(sp)
    c128:	dcc00317 	ldw	r19,12(sp)
    c12c:	dc800217 	ldw	r18,8(sp)
    c130:	dc400117 	ldw	r17,4(sp)
    c134:	dc000017 	ldw	r16,0(sp)
    c138:	dec00504 	addi	sp,sp,20
    c13c:	000c25c1 	jmpi	c25c <_write_r>

0000c140 <__sread>:
    c140:	defffe04 	addi	sp,sp,-8
    c144:	dc000015 	stw	r16,0(sp)
    c148:	2821883a 	mov	r16,r5
    c14c:	2940038f 	ldh	r5,14(r5)
    c150:	dfc00115 	stw	ra,4(sp)
    c154:	000c6780 	call	c678 <_read_r>
    c158:	1007883a 	mov	r3,r2
    c15c:	10000816 	blt	r2,zero,c180 <__sread+0x40>
    c160:	80801417 	ldw	r2,80(r16)
    c164:	10c5883a 	add	r2,r2,r3
    c168:	80801415 	stw	r2,80(r16)
    c16c:	1805883a 	mov	r2,r3
    c170:	dfc00117 	ldw	ra,4(sp)
    c174:	dc000017 	ldw	r16,0(sp)
    c178:	dec00204 	addi	sp,sp,8
    c17c:	f800283a 	ret
    c180:	8080030b 	ldhu	r2,12(r16)
    c184:	10bbffcc 	andi	r2,r2,61439
    c188:	8080030d 	sth	r2,12(r16)
    c18c:	1805883a 	mov	r2,r3
    c190:	dfc00117 	ldw	ra,4(sp)
    c194:	dc000017 	ldw	r16,0(sp)
    c198:	dec00204 	addi	sp,sp,8
    c19c:	f800283a 	ret

0000c1a0 <strcmp>:
    c1a0:	2144b03a 	or	r2,r4,r5
    c1a4:	108000cc 	andi	r2,r2,3
    c1a8:	10001d1e 	bne	r2,zero,c220 <strcmp+0x80>
    c1ac:	200f883a 	mov	r7,r4
    c1b0:	28800017 	ldw	r2,0(r5)
    c1b4:	21000017 	ldw	r4,0(r4)
    c1b8:	280d883a 	mov	r6,r5
    c1bc:	2080161e 	bne	r4,r2,c218 <strcmp+0x78>
    c1c0:	023fbff4 	movhi	r8,65279
    c1c4:	423fbfc4 	addi	r8,r8,-257
    c1c8:	2207883a 	add	r3,r4,r8
    c1cc:	01602074 	movhi	r5,32897
    c1d0:	29602004 	addi	r5,r5,-32640
    c1d4:	1946703a 	and	r3,r3,r5
    c1d8:	0104303a 	nor	r2,zero,r4
    c1dc:	10c4703a 	and	r2,r2,r3
    c1e0:	10001c1e 	bne	r2,zero,c254 <strcmp+0xb4>
    c1e4:	4013883a 	mov	r9,r8
    c1e8:	2811883a 	mov	r8,r5
    c1ec:	00000106 	br	c1f4 <strcmp+0x54>
    c1f0:	1800181e 	bne	r3,zero,c254 <strcmp+0xb4>
    c1f4:	39c00104 	addi	r7,r7,4
    c1f8:	39000017 	ldw	r4,0(r7)
    c1fc:	31800104 	addi	r6,r6,4
    c200:	31400017 	ldw	r5,0(r6)
    c204:	2245883a 	add	r2,r4,r9
    c208:	1204703a 	and	r2,r2,r8
    c20c:	0106303a 	nor	r3,zero,r4
    c210:	1886703a 	and	r3,r3,r2
    c214:	217ff626 	beq	r4,r5,c1f0 <strcmp+0x50>
    c218:	3809883a 	mov	r4,r7
    c21c:	300b883a 	mov	r5,r6
    c220:	20c00007 	ldb	r3,0(r4)
    c224:	1800051e 	bne	r3,zero,c23c <strcmp+0x9c>
    c228:	00000606 	br	c244 <strcmp+0xa4>
    c22c:	21000044 	addi	r4,r4,1
    c230:	20c00007 	ldb	r3,0(r4)
    c234:	29400044 	addi	r5,r5,1
    c238:	18000226 	beq	r3,zero,c244 <strcmp+0xa4>
    c23c:	28800007 	ldb	r2,0(r5)
    c240:	18bffa26 	beq	r3,r2,c22c <strcmp+0x8c>
    c244:	20c00003 	ldbu	r3,0(r4)
    c248:	28800003 	ldbu	r2,0(r5)
    c24c:	1885c83a 	sub	r2,r3,r2
    c250:	f800283a 	ret
    c254:	0005883a 	mov	r2,zero
    c258:	f800283a 	ret

0000c25c <_write_r>:
    c25c:	defffd04 	addi	sp,sp,-12
    c260:	dc000015 	stw	r16,0(sp)
    c264:	04020034 	movhi	r16,2048
    c268:	84097604 	addi	r16,r16,9688
    c26c:	dc400115 	stw	r17,4(sp)
    c270:	80000015 	stw	zero,0(r16)
    c274:	2023883a 	mov	r17,r4
    c278:	2809883a 	mov	r4,r5
    c27c:	300b883a 	mov	r5,r6
    c280:	380d883a 	mov	r6,r7
    c284:	dfc00215 	stw	ra,8(sp)
    c288:	000f3940 	call	f394 <write>
    c28c:	1007883a 	mov	r3,r2
    c290:	00bfffc4 	movi	r2,-1
    c294:	18800626 	beq	r3,r2,c2b0 <_write_r+0x54>
    c298:	1805883a 	mov	r2,r3
    c29c:	dfc00217 	ldw	ra,8(sp)
    c2a0:	dc400117 	ldw	r17,4(sp)
    c2a4:	dc000017 	ldw	r16,0(sp)
    c2a8:	dec00304 	addi	sp,sp,12
    c2ac:	f800283a 	ret
    c2b0:	80800017 	ldw	r2,0(r16)
    c2b4:	103ff826 	beq	r2,zero,c298 <_write_r+0x3c>
    c2b8:	88800015 	stw	r2,0(r17)
    c2bc:	1805883a 	mov	r2,r3
    c2c0:	dfc00217 	ldw	ra,8(sp)
    c2c4:	dc400117 	ldw	r17,4(sp)
    c2c8:	dc000017 	ldw	r16,0(sp)
    c2cc:	dec00304 	addi	sp,sp,12
    c2d0:	f800283a 	ret

0000c2d4 <_calloc_r>:
    c2d4:	298b383a 	mul	r5,r5,r6
    c2d8:	defffe04 	addi	sp,sp,-8
    c2dc:	dc000015 	stw	r16,0(sp)
    c2e0:	dfc00115 	stw	ra,4(sp)
    c2e4:	000a0880 	call	a088 <_malloc_r>
    c2e8:	1021883a 	mov	r16,r2
    c2ec:	01c00904 	movi	r7,36
    c2f0:	10000d26 	beq	r2,zero,c328 <_calloc_r+0x54>
    c2f4:	10ffff17 	ldw	r3,-4(r2)
    c2f8:	1009883a 	mov	r4,r2
    c2fc:	00bfff04 	movi	r2,-4
    c300:	1886703a 	and	r3,r3,r2
    c304:	1887883a 	add	r3,r3,r2
    c308:	180d883a 	mov	r6,r3
    c30c:	000b883a 	mov	r5,zero
    c310:	38c01736 	bltu	r7,r3,c370 <_calloc_r+0x9c>
    c314:	008004c4 	movi	r2,19
    c318:	10c00836 	bltu	r2,r3,c33c <_calloc_r+0x68>
    c31c:	20000215 	stw	zero,8(r4)
    c320:	20000015 	stw	zero,0(r4)
    c324:	20000115 	stw	zero,4(r4)
    c328:	8005883a 	mov	r2,r16
    c32c:	dfc00117 	ldw	ra,4(sp)
    c330:	dc000017 	ldw	r16,0(sp)
    c334:	dec00204 	addi	sp,sp,8
    c338:	f800283a 	ret
    c33c:	008006c4 	movi	r2,27
    c340:	80000015 	stw	zero,0(r16)
    c344:	80000115 	stw	zero,4(r16)
    c348:	81000204 	addi	r4,r16,8
    c34c:	10fff32e 	bgeu	r2,r3,c31c <_calloc_r+0x48>
    c350:	80000215 	stw	zero,8(r16)
    c354:	80000315 	stw	zero,12(r16)
    c358:	81000404 	addi	r4,r16,16
    c35c:	19ffef1e 	bne	r3,r7,c31c <_calloc_r+0x48>
    c360:	81000604 	addi	r4,r16,24
    c364:	80000415 	stw	zero,16(r16)
    c368:	80000515 	stw	zero,20(r16)
    c36c:	003feb06 	br	c31c <_calloc_r+0x48>
    c370:	000547c0 	call	547c <memset>
    c374:	8005883a 	mov	r2,r16
    c378:	dfc00117 	ldw	ra,4(sp)
    c37c:	dc000017 	ldw	r16,0(sp)
    c380:	dec00204 	addi	sp,sp,8
    c384:	f800283a 	ret

0000c388 <_close_r>:
    c388:	defffd04 	addi	sp,sp,-12
    c38c:	dc000015 	stw	r16,0(sp)
    c390:	04020034 	movhi	r16,2048
    c394:	84097604 	addi	r16,r16,9688
    c398:	dc400115 	stw	r17,4(sp)
    c39c:	80000015 	stw	zero,0(r16)
    c3a0:	2023883a 	mov	r17,r4
    c3a4:	2809883a 	mov	r4,r5
    c3a8:	dfc00215 	stw	ra,8(sp)
    c3ac:	000eb200 	call	eb20 <close>
    c3b0:	1007883a 	mov	r3,r2
    c3b4:	00bfffc4 	movi	r2,-1
    c3b8:	18800626 	beq	r3,r2,c3d4 <_close_r+0x4c>
    c3bc:	1805883a 	mov	r2,r3
    c3c0:	dfc00217 	ldw	ra,8(sp)
    c3c4:	dc400117 	ldw	r17,4(sp)
    c3c8:	dc000017 	ldw	r16,0(sp)
    c3cc:	dec00304 	addi	sp,sp,12
    c3d0:	f800283a 	ret
    c3d4:	80800017 	ldw	r2,0(r16)
    c3d8:	103ff826 	beq	r2,zero,c3bc <_close_r+0x34>
    c3dc:	88800015 	stw	r2,0(r17)
    c3e0:	1805883a 	mov	r2,r3
    c3e4:	dfc00217 	ldw	ra,8(sp)
    c3e8:	dc400117 	ldw	r17,4(sp)
    c3ec:	dc000017 	ldw	r16,0(sp)
    c3f0:	dec00304 	addi	sp,sp,12
    c3f4:	f800283a 	ret

0000c3f8 <_fclose_r>:
    c3f8:	defffc04 	addi	sp,sp,-16
    c3fc:	dc400115 	stw	r17,4(sp)
    c400:	dc000015 	stw	r16,0(sp)
    c404:	dfc00315 	stw	ra,12(sp)
    c408:	dc800215 	stw	r18,8(sp)
    c40c:	2821883a 	mov	r16,r5
    c410:	2023883a 	mov	r17,r4
    c414:	28002926 	beq	r5,zero,c4bc <_fclose_r+0xc4>
    c418:	000916c0 	call	916c <__sfp_lock_acquire>
    c41c:	88000226 	beq	r17,zero,c428 <_fclose_r+0x30>
    c420:	88800e17 	ldw	r2,56(r17)
    c424:	10002d26 	beq	r2,zero,c4dc <_fclose_r+0xe4>
    c428:	8080030f 	ldh	r2,12(r16)
    c42c:	10002226 	beq	r2,zero,c4b8 <_fclose_r+0xc0>
    c430:	8809883a 	mov	r4,r17
    c434:	800b883a 	mov	r5,r16
    c438:	0008ee40 	call	8ee4 <_fflush_r>
    c43c:	1025883a 	mov	r18,r2
    c440:	80800b17 	ldw	r2,44(r16)
    c444:	10000426 	beq	r2,zero,c458 <_fclose_r+0x60>
    c448:	81400717 	ldw	r5,28(r16)
    c44c:	8809883a 	mov	r4,r17
    c450:	103ee83a 	callr	r2
    c454:	10002a16 	blt	r2,zero,c500 <_fclose_r+0x108>
    c458:	8080030b 	ldhu	r2,12(r16)
    c45c:	1080200c 	andi	r2,r2,128
    c460:	1000231e 	bne	r2,zero,c4f0 <_fclose_r+0xf8>
    c464:	81400c17 	ldw	r5,48(r16)
    c468:	28000526 	beq	r5,zero,c480 <_fclose_r+0x88>
    c46c:	80801004 	addi	r2,r16,64
    c470:	28800226 	beq	r5,r2,c47c <_fclose_r+0x84>
    c474:	8809883a 	mov	r4,r17
    c478:	00095000 	call	9500 <_free_r>
    c47c:	80000c15 	stw	zero,48(r16)
    c480:	81401117 	ldw	r5,68(r16)
    c484:	28000326 	beq	r5,zero,c494 <_fclose_r+0x9c>
    c488:	8809883a 	mov	r4,r17
    c48c:	00095000 	call	9500 <_free_r>
    c490:	80001115 	stw	zero,68(r16)
    c494:	8000030d 	sth	zero,12(r16)
    c498:	00091700 	call	9170 <__sfp_lock_release>
    c49c:	9005883a 	mov	r2,r18
    c4a0:	dfc00317 	ldw	ra,12(sp)
    c4a4:	dc800217 	ldw	r18,8(sp)
    c4a8:	dc400117 	ldw	r17,4(sp)
    c4ac:	dc000017 	ldw	r16,0(sp)
    c4b0:	dec00404 	addi	sp,sp,16
    c4b4:	f800283a 	ret
    c4b8:	00091700 	call	9170 <__sfp_lock_release>
    c4bc:	0025883a 	mov	r18,zero
    c4c0:	9005883a 	mov	r2,r18
    c4c4:	dfc00317 	ldw	ra,12(sp)
    c4c8:	dc800217 	ldw	r18,8(sp)
    c4cc:	dc400117 	ldw	r17,4(sp)
    c4d0:	dc000017 	ldw	r16,0(sp)
    c4d4:	dec00404 	addi	sp,sp,16
    c4d8:	f800283a 	ret
    c4dc:	8809883a 	mov	r4,r17
    c4e0:	000917c0 	call	917c <__sinit>
    c4e4:	8080030f 	ldh	r2,12(r16)
    c4e8:	103fd11e 	bne	r2,zero,c430 <_fclose_r+0x38>
    c4ec:	003ff206 	br	c4b8 <_fclose_r+0xc0>
    c4f0:	81400417 	ldw	r5,16(r16)
    c4f4:	8809883a 	mov	r4,r17
    c4f8:	00095000 	call	9500 <_free_r>
    c4fc:	003fd906 	br	c464 <_fclose_r+0x6c>
    c500:	04bfffc4 	movi	r18,-1
    c504:	003fd406 	br	c458 <_fclose_r+0x60>

0000c508 <fclose>:
    c508:	00820034 	movhi	r2,2048
    c50c:	10894004 	addi	r2,r2,9472
    c510:	200b883a 	mov	r5,r4
    c514:	11000017 	ldw	r4,0(r2)
    c518:	000c3f81 	jmpi	c3f8 <_fclose_r>

0000c51c <_fstat_r>:
    c51c:	defffd04 	addi	sp,sp,-12
    c520:	dc000015 	stw	r16,0(sp)
    c524:	04020034 	movhi	r16,2048
    c528:	84097604 	addi	r16,r16,9688
    c52c:	dc400115 	stw	r17,4(sp)
    c530:	80000015 	stw	zero,0(r16)
    c534:	2023883a 	mov	r17,r4
    c538:	2809883a 	mov	r4,r5
    c53c:	300b883a 	mov	r5,r6
    c540:	dfc00215 	stw	ra,8(sp)
    c544:	000eca80 	call	eca8 <fstat>
    c548:	1007883a 	mov	r3,r2
    c54c:	00bfffc4 	movi	r2,-1
    c550:	18800626 	beq	r3,r2,c56c <_fstat_r+0x50>
    c554:	1805883a 	mov	r2,r3
    c558:	dfc00217 	ldw	ra,8(sp)
    c55c:	dc400117 	ldw	r17,4(sp)
    c560:	dc000017 	ldw	r16,0(sp)
    c564:	dec00304 	addi	sp,sp,12
    c568:	f800283a 	ret
    c56c:	80800017 	ldw	r2,0(r16)
    c570:	103ff826 	beq	r2,zero,c554 <_fstat_r+0x38>
    c574:	88800015 	stw	r2,0(r17)
    c578:	1805883a 	mov	r2,r3
    c57c:	dfc00217 	ldw	ra,8(sp)
    c580:	dc400117 	ldw	r17,4(sp)
    c584:	dc000017 	ldw	r16,0(sp)
    c588:	dec00304 	addi	sp,sp,12
    c58c:	f800283a 	ret

0000c590 <_isatty_r>:
    c590:	defffd04 	addi	sp,sp,-12
    c594:	dc000015 	stw	r16,0(sp)
    c598:	04020034 	movhi	r16,2048
    c59c:	84097604 	addi	r16,r16,9688
    c5a0:	dc400115 	stw	r17,4(sp)
    c5a4:	80000015 	stw	zero,0(r16)
    c5a8:	2023883a 	mov	r17,r4
    c5ac:	2809883a 	mov	r4,r5
    c5b0:	dfc00215 	stw	ra,8(sp)
    c5b4:	000eddc0 	call	eddc <isatty>
    c5b8:	1007883a 	mov	r3,r2
    c5bc:	00bfffc4 	movi	r2,-1
    c5c0:	18800626 	beq	r3,r2,c5dc <_isatty_r+0x4c>
    c5c4:	1805883a 	mov	r2,r3
    c5c8:	dfc00217 	ldw	ra,8(sp)
    c5cc:	dc400117 	ldw	r17,4(sp)
    c5d0:	dc000017 	ldw	r16,0(sp)
    c5d4:	dec00304 	addi	sp,sp,12
    c5d8:	f800283a 	ret
    c5dc:	80800017 	ldw	r2,0(r16)
    c5e0:	103ff826 	beq	r2,zero,c5c4 <_isatty_r+0x34>
    c5e4:	88800015 	stw	r2,0(r17)
    c5e8:	1805883a 	mov	r2,r3
    c5ec:	dfc00217 	ldw	ra,8(sp)
    c5f0:	dc400117 	ldw	r17,4(sp)
    c5f4:	dc000017 	ldw	r16,0(sp)
    c5f8:	dec00304 	addi	sp,sp,12
    c5fc:	f800283a 	ret

0000c600 <_lseek_r>:
    c600:	defffd04 	addi	sp,sp,-12
    c604:	dc000015 	stw	r16,0(sp)
    c608:	04020034 	movhi	r16,2048
    c60c:	84097604 	addi	r16,r16,9688
    c610:	dc400115 	stw	r17,4(sp)
    c614:	80000015 	stw	zero,0(r16)
    c618:	2023883a 	mov	r17,r4
    c61c:	2809883a 	mov	r4,r5
    c620:	300b883a 	mov	r5,r6
    c624:	380d883a 	mov	r6,r7
    c628:	dfc00215 	stw	ra,8(sp)
    c62c:	000eefc0 	call	eefc <lseek>
    c630:	1007883a 	mov	r3,r2
    c634:	00bfffc4 	movi	r2,-1
    c638:	18800626 	beq	r3,r2,c654 <_lseek_r+0x54>
    c63c:	1805883a 	mov	r2,r3
    c640:	dfc00217 	ldw	ra,8(sp)
    c644:	dc400117 	ldw	r17,4(sp)
    c648:	dc000017 	ldw	r16,0(sp)
    c64c:	dec00304 	addi	sp,sp,12
    c650:	f800283a 	ret
    c654:	80800017 	ldw	r2,0(r16)
    c658:	103ff826 	beq	r2,zero,c63c <_lseek_r+0x3c>
    c65c:	88800015 	stw	r2,0(r17)
    c660:	1805883a 	mov	r2,r3
    c664:	dfc00217 	ldw	ra,8(sp)
    c668:	dc400117 	ldw	r17,4(sp)
    c66c:	dc000017 	ldw	r16,0(sp)
    c670:	dec00304 	addi	sp,sp,12
    c674:	f800283a 	ret

0000c678 <_read_r>:
    c678:	defffd04 	addi	sp,sp,-12
    c67c:	dc000015 	stw	r16,0(sp)
    c680:	04020034 	movhi	r16,2048
    c684:	84097604 	addi	r16,r16,9688
    c688:	dc400115 	stw	r17,4(sp)
    c68c:	80000015 	stw	zero,0(r16)
    c690:	2023883a 	mov	r17,r4
    c694:	2809883a 	mov	r4,r5
    c698:	300b883a 	mov	r5,r6
    c69c:	380d883a 	mov	r6,r7
    c6a0:	dfc00215 	stw	ra,8(sp)
    c6a4:	000f0f80 	call	f0f8 <read>
    c6a8:	1007883a 	mov	r3,r2
    c6ac:	00bfffc4 	movi	r2,-1
    c6b0:	18800626 	beq	r3,r2,c6cc <_read_r+0x54>
    c6b4:	1805883a 	mov	r2,r3
    c6b8:	dfc00217 	ldw	ra,8(sp)
    c6bc:	dc400117 	ldw	r17,4(sp)
    c6c0:	dc000017 	ldw	r16,0(sp)
    c6c4:	dec00304 	addi	sp,sp,12
    c6c8:	f800283a 	ret
    c6cc:	80800017 	ldw	r2,0(r16)
    c6d0:	103ff826 	beq	r2,zero,c6b4 <_read_r+0x3c>
    c6d4:	88800015 	stw	r2,0(r17)
    c6d8:	1805883a 	mov	r2,r3
    c6dc:	dfc00217 	ldw	ra,8(sp)
    c6e0:	dc400117 	ldw	r17,4(sp)
    c6e4:	dc000017 	ldw	r16,0(sp)
    c6e8:	dec00304 	addi	sp,sp,12
    c6ec:	f800283a 	ret

0000c6f0 <__udivdi3>:
    c6f0:	defff004 	addi	sp,sp,-64
    c6f4:	2005883a 	mov	r2,r4
    c6f8:	3011883a 	mov	r8,r6
    c6fc:	df000e15 	stw	fp,56(sp)
    c700:	dd000a15 	stw	r20,40(sp)
    c704:	dc000615 	stw	r16,24(sp)
    c708:	dfc00f15 	stw	ra,60(sp)
    c70c:	ddc00d15 	stw	r23,52(sp)
    c710:	dd800c15 	stw	r22,48(sp)
    c714:	dd400b15 	stw	r21,44(sp)
    c718:	dcc00915 	stw	r19,36(sp)
    c71c:	dc800815 	stw	r18,32(sp)
    c720:	dc400715 	stw	r17,28(sp)
    c724:	4021883a 	mov	r16,r8
    c728:	1039883a 	mov	fp,r2
    c72c:	2829883a 	mov	r20,r5
    c730:	38003b1e 	bne	r7,zero,c820 <__udivdi3+0x130>
    c734:	2a005c36 	bltu	r5,r8,c8a8 <__udivdi3+0x1b8>
    c738:	4000a626 	beq	r8,zero,c9d4 <__udivdi3+0x2e4>
    c73c:	00bfffd4 	movui	r2,65535
    c740:	14009e36 	bltu	r2,r16,c9bc <__udivdi3+0x2cc>
    c744:	00803fc4 	movi	r2,255
    c748:	14013d36 	bltu	r2,r16,cc40 <__udivdi3+0x550>
    c74c:	000b883a 	mov	r5,zero
    c750:	0005883a 	mov	r2,zero
    c754:	8084d83a 	srl	r2,r16,r2
    c758:	01020034 	movhi	r4,2048
    c75c:	2100b604 	addi	r4,r4,728
    c760:	01800804 	movi	r6,32
    c764:	1105883a 	add	r2,r2,r4
    c768:	10c00003 	ldbu	r3,0(r2)
    c76c:	28c7883a 	add	r3,r5,r3
    c770:	30edc83a 	sub	r22,r6,r3
    c774:	b000ee1e 	bne	r22,zero,cb30 <__udivdi3+0x440>
    c778:	802ad43a 	srli	r21,r16,16
    c77c:	00800044 	movi	r2,1
    c780:	a423c83a 	sub	r17,r20,r16
    c784:	85ffffcc 	andi	r23,r16,65535
    c788:	d8800315 	stw	r2,12(sp)
    c78c:	8809883a 	mov	r4,r17
    c790:	a80b883a 	mov	r5,r21
    c794:	000e4e40 	call	e4e4 <__udivsi3>
    c798:	8809883a 	mov	r4,r17
    c79c:	a80b883a 	mov	r5,r21
    c7a0:	102d883a 	mov	r22,r2
    c7a4:	000e4ec0 	call	e4ec <__umodsi3>
    c7a8:	1004943a 	slli	r2,r2,16
    c7ac:	e006d43a 	srli	r3,fp,16
    c7b0:	bda3383a 	mul	r17,r23,r22
    c7b4:	10c4b03a 	or	r2,r2,r3
    c7b8:	1440042e 	bgeu	r2,r17,c7cc <__udivdi3+0xdc>
    c7bc:	1405883a 	add	r2,r2,r16
    c7c0:	b5bfffc4 	addi	r22,r22,-1
    c7c4:	14000136 	bltu	r2,r16,c7cc <__udivdi3+0xdc>
    c7c8:	14413d36 	bltu	r2,r17,ccc0 <__udivdi3+0x5d0>
    c7cc:	1463c83a 	sub	r17,r2,r17
    c7d0:	8809883a 	mov	r4,r17
    c7d4:	a80b883a 	mov	r5,r21
    c7d8:	000e4e40 	call	e4e4 <__udivsi3>
    c7dc:	8809883a 	mov	r4,r17
    c7e0:	a80b883a 	mov	r5,r21
    c7e4:	1029883a 	mov	r20,r2
    c7e8:	000e4ec0 	call	e4ec <__umodsi3>
    c7ec:	1004943a 	slli	r2,r2,16
    c7f0:	bd09383a 	mul	r4,r23,r20
    c7f4:	e0ffffcc 	andi	r3,fp,65535
    c7f8:	10c4b03a 	or	r2,r2,r3
    c7fc:	1100042e 	bgeu	r2,r4,c810 <__udivdi3+0x120>
    c800:	8085883a 	add	r2,r16,r2
    c804:	a53fffc4 	addi	r20,r20,-1
    c808:	14000136 	bltu	r2,r16,c810 <__udivdi3+0x120>
    c80c:	11012036 	bltu	r2,r4,cc90 <__udivdi3+0x5a0>
    c810:	b004943a 	slli	r2,r22,16
    c814:	d9000317 	ldw	r4,12(sp)
    c818:	a084b03a 	or	r2,r20,r2
    c81c:	00001506 	br	c874 <__udivdi3+0x184>
    c820:	380d883a 	mov	r6,r7
    c824:	29c06236 	bltu	r5,r7,c9b0 <__udivdi3+0x2c0>
    c828:	00bfffd4 	movui	r2,65535
    c82c:	11c05a36 	bltu	r2,r7,c998 <__udivdi3+0x2a8>
    c830:	00803fc4 	movi	r2,255
    c834:	11c0fc36 	bltu	r2,r7,cc28 <__udivdi3+0x538>
    c838:	000b883a 	mov	r5,zero
    c83c:	0005883a 	mov	r2,zero
    c840:	3084d83a 	srl	r2,r6,r2
    c844:	01020034 	movhi	r4,2048
    c848:	2100b604 	addi	r4,r4,728
    c84c:	01c00804 	movi	r7,32
    c850:	1105883a 	add	r2,r2,r4
    c854:	10c00003 	ldbu	r3,0(r2)
    c858:	28c7883a 	add	r3,r5,r3
    c85c:	38efc83a 	sub	r23,r7,r3
    c860:	b800691e 	bne	r23,zero,ca08 <__udivdi3+0x318>
    c864:	35000136 	bltu	r6,r20,c86c <__udivdi3+0x17c>
    c868:	e4005136 	bltu	fp,r16,c9b0 <__udivdi3+0x2c0>
    c86c:	00800044 	movi	r2,1
    c870:	0009883a 	mov	r4,zero
    c874:	2007883a 	mov	r3,r4
    c878:	dfc00f17 	ldw	ra,60(sp)
    c87c:	df000e17 	ldw	fp,56(sp)
    c880:	ddc00d17 	ldw	r23,52(sp)
    c884:	dd800c17 	ldw	r22,48(sp)
    c888:	dd400b17 	ldw	r21,44(sp)
    c88c:	dd000a17 	ldw	r20,40(sp)
    c890:	dcc00917 	ldw	r19,36(sp)
    c894:	dc800817 	ldw	r18,32(sp)
    c898:	dc400717 	ldw	r17,28(sp)
    c89c:	dc000617 	ldw	r16,24(sp)
    c8a0:	dec01004 	addi	sp,sp,64
    c8a4:	f800283a 	ret
    c8a8:	00bfffd4 	movui	r2,65535
    c8ac:	12005036 	bltu	r2,r8,c9f0 <__udivdi3+0x300>
    c8b0:	00803fc4 	movi	r2,255
    c8b4:	1200e836 	bltu	r2,r8,cc58 <__udivdi3+0x568>
    c8b8:	000b883a 	mov	r5,zero
    c8bc:	0005883a 	mov	r2,zero
    c8c0:	8084d83a 	srl	r2,r16,r2
    c8c4:	01020034 	movhi	r4,2048
    c8c8:	2100b604 	addi	r4,r4,728
    c8cc:	01800804 	movi	r6,32
    c8d0:	1105883a 	add	r2,r2,r4
    c8d4:	10c00003 	ldbu	r3,0(r2)
    c8d8:	28c7883a 	add	r3,r5,r3
    c8dc:	30cbc83a 	sub	r5,r6,r3
    c8e0:	28000626 	beq	r5,zero,c8fc <__udivdi3+0x20c>
    c8e4:	3145c83a 	sub	r2,r6,r5
    c8e8:	e084d83a 	srl	r2,fp,r2
    c8ec:	a146983a 	sll	r3,r20,r5
    c8f0:	e178983a 	sll	fp,fp,r5
    c8f4:	8160983a 	sll	r16,r16,r5
    c8f8:	18a8b03a 	or	r20,r3,r2
    c8fc:	802ad43a 	srli	r21,r16,16
    c900:	a009883a 	mov	r4,r20
    c904:	85ffffcc 	andi	r23,r16,65535
    c908:	a80b883a 	mov	r5,r21
    c90c:	000e4e40 	call	e4e4 <__udivsi3>
    c910:	a009883a 	mov	r4,r20
    c914:	a80b883a 	mov	r5,r21
    c918:	102d883a 	mov	r22,r2
    c91c:	000e4ec0 	call	e4ec <__umodsi3>
    c920:	1004943a 	slli	r2,r2,16
    c924:	e006d43a 	srli	r3,fp,16
    c928:	bda3383a 	mul	r17,r23,r22
    c92c:	10c4b03a 	or	r2,r2,r3
    c930:	1440042e 	bgeu	r2,r17,c944 <__udivdi3+0x254>
    c934:	1405883a 	add	r2,r2,r16
    c938:	b5bfffc4 	addi	r22,r22,-1
    c93c:	14000136 	bltu	r2,r16,c944 <__udivdi3+0x254>
    c940:	1440d536 	bltu	r2,r17,cc98 <__udivdi3+0x5a8>
    c944:	1463c83a 	sub	r17,r2,r17
    c948:	8809883a 	mov	r4,r17
    c94c:	a80b883a 	mov	r5,r21
    c950:	000e4e40 	call	e4e4 <__udivsi3>
    c954:	8809883a 	mov	r4,r17
    c958:	a80b883a 	mov	r5,r21
    c95c:	1029883a 	mov	r20,r2
    c960:	000e4ec0 	call	e4ec <__umodsi3>
    c964:	1004943a 	slli	r2,r2,16
    c968:	bd09383a 	mul	r4,r23,r20
    c96c:	e0ffffcc 	andi	r3,fp,65535
    c970:	10c4b03a 	or	r2,r2,r3
    c974:	1100042e 	bgeu	r2,r4,c988 <__udivdi3+0x298>
    c978:	8085883a 	add	r2,r16,r2
    c97c:	a53fffc4 	addi	r20,r20,-1
    c980:	14000136 	bltu	r2,r16,c988 <__udivdi3+0x298>
    c984:	1100c736 	bltu	r2,r4,cca4 <__udivdi3+0x5b4>
    c988:	b004943a 	slli	r2,r22,16
    c98c:	0009883a 	mov	r4,zero
    c990:	a084b03a 	or	r2,r20,r2
    c994:	003fb706 	br	c874 <__udivdi3+0x184>
    c998:	00804034 	movhi	r2,256
    c99c:	10bfffc4 	addi	r2,r2,-1
    c9a0:	11c0a436 	bltu	r2,r7,cc34 <__udivdi3+0x544>
    c9a4:	01400404 	movi	r5,16
    c9a8:	2805883a 	mov	r2,r5
    c9ac:	003fa406 	br	c840 <__udivdi3+0x150>
    c9b0:	0005883a 	mov	r2,zero
    c9b4:	0009883a 	mov	r4,zero
    c9b8:	003fae06 	br	c874 <__udivdi3+0x184>
    c9bc:	00804034 	movhi	r2,256
    c9c0:	10bfffc4 	addi	r2,r2,-1
    c9c4:	1400a136 	bltu	r2,r16,cc4c <__udivdi3+0x55c>
    c9c8:	01400404 	movi	r5,16
    c9cc:	2805883a 	mov	r2,r5
    c9d0:	003f6006 	br	c754 <__udivdi3+0x64>
    c9d4:	01000044 	movi	r4,1
    c9d8:	000b883a 	mov	r5,zero
    c9dc:	000e4e40 	call	e4e4 <__udivsi3>
    c9e0:	1021883a 	mov	r16,r2
    c9e4:	00bfffd4 	movui	r2,65535
    c9e8:	143ff436 	bltu	r2,r16,c9bc <__udivdi3+0x2cc>
    c9ec:	003f5506 	br	c744 <__udivdi3+0x54>
    c9f0:	00804034 	movhi	r2,256
    c9f4:	10bfffc4 	addi	r2,r2,-1
    c9f8:	12009a36 	bltu	r2,r8,cc64 <__udivdi3+0x574>
    c9fc:	01400404 	movi	r5,16
    ca00:	2805883a 	mov	r2,r5
    ca04:	003fae06 	br	c8c0 <__udivdi3+0x1d0>
    ca08:	3dc5c83a 	sub	r2,r7,r23
    ca0c:	35c8983a 	sll	r4,r6,r23
    ca10:	8086d83a 	srl	r3,r16,r2
    ca14:	a0a2d83a 	srl	r17,r20,r2
    ca18:	e084d83a 	srl	r2,fp,r2
    ca1c:	20eab03a 	or	r21,r4,r3
    ca20:	a82cd43a 	srli	r22,r21,16
    ca24:	a5c6983a 	sll	r3,r20,r23
    ca28:	8809883a 	mov	r4,r17
    ca2c:	b00b883a 	mov	r5,r22
    ca30:	1886b03a 	or	r3,r3,r2
    ca34:	d8c00215 	stw	r3,8(sp)
    ca38:	000e4e40 	call	e4e4 <__udivsi3>
    ca3c:	8809883a 	mov	r4,r17
    ca40:	b00b883a 	mov	r5,r22
    ca44:	1029883a 	mov	r20,r2
    ca48:	000e4ec0 	call	e4ec <__umodsi3>
    ca4c:	a8ffffcc 	andi	r3,r21,65535
    ca50:	d8c00515 	stw	r3,20(sp)
    ca54:	d9000217 	ldw	r4,8(sp)
    ca58:	d9400517 	ldw	r5,20(sp)
    ca5c:	1004943a 	slli	r2,r2,16
    ca60:	2006d43a 	srli	r3,r4,16
    ca64:	85e0983a 	sll	r16,r16,r23
    ca68:	2d23383a 	mul	r17,r5,r20
    ca6c:	10c4b03a 	or	r2,r2,r3
    ca70:	dc000015 	stw	r16,0(sp)
    ca74:	1440032e 	bgeu	r2,r17,ca84 <__udivdi3+0x394>
    ca78:	1545883a 	add	r2,r2,r21
    ca7c:	a53fffc4 	addi	r20,r20,-1
    ca80:	15407f2e 	bgeu	r2,r21,cc80 <__udivdi3+0x590>
    ca84:	1463c83a 	sub	r17,r2,r17
    ca88:	8809883a 	mov	r4,r17
    ca8c:	b00b883a 	mov	r5,r22
    ca90:	000e4e40 	call	e4e4 <__udivsi3>
    ca94:	8809883a 	mov	r4,r17
    ca98:	b00b883a 	mov	r5,r22
    ca9c:	1021883a 	mov	r16,r2
    caa0:	000e4ec0 	call	e4ec <__umodsi3>
    caa4:	d8c00517 	ldw	r3,20(sp)
    caa8:	d9000217 	ldw	r4,8(sp)
    caac:	1004943a 	slli	r2,r2,16
    cab0:	1c0f383a 	mul	r7,r3,r16
    cab4:	20ffffcc 	andi	r3,r4,65535
    cab8:	10e2b03a 	or	r17,r2,r3
    cabc:	89c0032e 	bgeu	r17,r7,cacc <__udivdi3+0x3dc>
    cac0:	8d63883a 	add	r17,r17,r21
    cac4:	843fffc4 	addi	r16,r16,-1
    cac8:	8d40692e 	bgeu	r17,r21,cc70 <__udivdi3+0x580>
    cacc:	a008943a 	slli	r4,r20,16
    cad0:	d9400017 	ldw	r5,0(sp)
    cad4:	89e3c83a 	sub	r17,r17,r7
    cad8:	8110b03a 	or	r8,r16,r4
    cadc:	280cd43a 	srli	r6,r5,16
    cae0:	28ffffcc 	andi	r3,r5,65535
    cae4:	40bfffcc 	andi	r2,r8,65535
    cae8:	400ad43a 	srli	r5,r8,16
    caec:	10d3383a 	mul	r9,r2,r3
    caf0:	1185383a 	mul	r2,r2,r6
    caf4:	28c7383a 	mul	r3,r5,r3
    caf8:	4808d43a 	srli	r4,r9,16
    cafc:	298b383a 	mul	r5,r5,r6
    cb00:	10c5883a 	add	r2,r2,r3
    cb04:	2089883a 	add	r4,r4,r2
    cb08:	20c0022e 	bgeu	r4,r3,cb14 <__udivdi3+0x424>
    cb0c:	00800074 	movhi	r2,1
    cb10:	288b883a 	add	r5,r5,r2
    cb14:	2004d43a 	srli	r2,r4,16
    cb18:	288b883a 	add	r5,r5,r2
    cb1c:	89403f36 	bltu	r17,r5,cc1c <__udivdi3+0x52c>
    cb20:	89403926 	beq	r17,r5,cc08 <__udivdi3+0x518>
    cb24:	4005883a 	mov	r2,r8
    cb28:	0009883a 	mov	r4,zero
    cb2c:	003f5106 	br	c874 <__udivdi3+0x184>
    cb30:	85a0983a 	sll	r16,r16,r22
    cb34:	3585c83a 	sub	r2,r6,r22
    cb38:	a0a2d83a 	srl	r17,r20,r2
    cb3c:	802ad43a 	srli	r21,r16,16
    cb40:	e084d83a 	srl	r2,fp,r2
    cb44:	a586983a 	sll	r3,r20,r22
    cb48:	8809883a 	mov	r4,r17
    cb4c:	a80b883a 	mov	r5,r21
    cb50:	1886b03a 	or	r3,r3,r2
    cb54:	d8c00115 	stw	r3,4(sp)
    cb58:	000e4e40 	call	e4e4 <__udivsi3>
    cb5c:	8809883a 	mov	r4,r17
    cb60:	a80b883a 	mov	r5,r21
    cb64:	d8800415 	stw	r2,16(sp)
    cb68:	000e4ec0 	call	e4ec <__umodsi3>
    cb6c:	d9000117 	ldw	r4,4(sp)
    cb70:	d9400417 	ldw	r5,16(sp)
    cb74:	1004943a 	slli	r2,r2,16
    cb78:	85ffffcc 	andi	r23,r16,65535
    cb7c:	2006d43a 	srli	r3,r4,16
    cb80:	b963383a 	mul	r17,r23,r5
    cb84:	10c4b03a 	or	r2,r2,r3
    cb88:	1440042e 	bgeu	r2,r17,cb9c <__udivdi3+0x4ac>
    cb8c:	297fffc4 	addi	r5,r5,-1
    cb90:	1405883a 	add	r2,r2,r16
    cb94:	d9400415 	stw	r5,16(sp)
    cb98:	1400442e 	bgeu	r2,r16,ccac <__udivdi3+0x5bc>
    cb9c:	1463c83a 	sub	r17,r2,r17
    cba0:	8809883a 	mov	r4,r17
    cba4:	a80b883a 	mov	r5,r21
    cba8:	000e4e40 	call	e4e4 <__udivsi3>
    cbac:	8809883a 	mov	r4,r17
    cbb0:	a80b883a 	mov	r5,r21
    cbb4:	1029883a 	mov	r20,r2
    cbb8:	000e4ec0 	call	e4ec <__umodsi3>
    cbbc:	d9400117 	ldw	r5,4(sp)
    cbc0:	1004943a 	slli	r2,r2,16
    cbc4:	bd09383a 	mul	r4,r23,r20
    cbc8:	28ffffcc 	andi	r3,r5,65535
    cbcc:	10c6b03a 	or	r3,r2,r3
    cbd0:	1900062e 	bgeu	r3,r4,cbec <__udivdi3+0x4fc>
    cbd4:	1c07883a 	add	r3,r3,r16
    cbd8:	a53fffc4 	addi	r20,r20,-1
    cbdc:	1c000336 	bltu	r3,r16,cbec <__udivdi3+0x4fc>
    cbe0:	1900022e 	bgeu	r3,r4,cbec <__udivdi3+0x4fc>
    cbe4:	a53fffc4 	addi	r20,r20,-1
    cbe8:	1c07883a 	add	r3,r3,r16
    cbec:	d9400417 	ldw	r5,16(sp)
    cbf0:	e5b8983a 	sll	fp,fp,r22
    cbf4:	1923c83a 	sub	r17,r3,r4
    cbf8:	2804943a 	slli	r2,r5,16
    cbfc:	a0a8b03a 	or	r20,r20,r2
    cc00:	dd000315 	stw	r20,12(sp)
    cc04:	003ee106 	br	c78c <__udivdi3+0x9c>
    cc08:	2004943a 	slli	r2,r4,16
    cc0c:	e5c8983a 	sll	r4,fp,r23
    cc10:	48ffffcc 	andi	r3,r9,65535
    cc14:	10c5883a 	add	r2,r2,r3
    cc18:	20bfc22e 	bgeu	r4,r2,cb24 <__udivdi3+0x434>
    cc1c:	40bfffc4 	addi	r2,r8,-1
    cc20:	0009883a 	mov	r4,zero
    cc24:	003f1306 	br	c874 <__udivdi3+0x184>
    cc28:	01400204 	movi	r5,8
    cc2c:	2805883a 	mov	r2,r5
    cc30:	003f0306 	br	c840 <__udivdi3+0x150>
    cc34:	01400604 	movi	r5,24
    cc38:	2805883a 	mov	r2,r5
    cc3c:	003f0006 	br	c840 <__udivdi3+0x150>
    cc40:	01400204 	movi	r5,8
    cc44:	2805883a 	mov	r2,r5
    cc48:	003ec206 	br	c754 <__udivdi3+0x64>
    cc4c:	01400604 	movi	r5,24
    cc50:	2805883a 	mov	r2,r5
    cc54:	003ebf06 	br	c754 <__udivdi3+0x64>
    cc58:	01400204 	movi	r5,8
    cc5c:	2805883a 	mov	r2,r5
    cc60:	003f1706 	br	c8c0 <__udivdi3+0x1d0>
    cc64:	01400604 	movi	r5,24
    cc68:	2805883a 	mov	r2,r5
    cc6c:	003f1406 	br	c8c0 <__udivdi3+0x1d0>
    cc70:	89ff962e 	bgeu	r17,r7,cacc <__udivdi3+0x3dc>
    cc74:	8d63883a 	add	r17,r17,r21
    cc78:	843fffc4 	addi	r16,r16,-1
    cc7c:	003f9306 	br	cacc <__udivdi3+0x3dc>
    cc80:	147f802e 	bgeu	r2,r17,ca84 <__udivdi3+0x394>
    cc84:	a53fffc4 	addi	r20,r20,-1
    cc88:	1545883a 	add	r2,r2,r21
    cc8c:	003f7d06 	br	ca84 <__udivdi3+0x394>
    cc90:	a53fffc4 	addi	r20,r20,-1
    cc94:	003ede06 	br	c810 <__udivdi3+0x120>
    cc98:	b5bfffc4 	addi	r22,r22,-1
    cc9c:	1405883a 	add	r2,r2,r16
    cca0:	003f2806 	br	c944 <__udivdi3+0x254>
    cca4:	a53fffc4 	addi	r20,r20,-1
    cca8:	003f3706 	br	c988 <__udivdi3+0x298>
    ccac:	147fbb2e 	bgeu	r2,r17,cb9c <__udivdi3+0x4ac>
    ccb0:	297fffc4 	addi	r5,r5,-1
    ccb4:	1405883a 	add	r2,r2,r16
    ccb8:	d9400415 	stw	r5,16(sp)
    ccbc:	003fb706 	br	cb9c <__udivdi3+0x4ac>
    ccc0:	b5bfffc4 	addi	r22,r22,-1
    ccc4:	1405883a 	add	r2,r2,r16
    ccc8:	003ec006 	br	c7cc <__udivdi3+0xdc>

0000cccc <__umoddi3>:
    cccc:	defff104 	addi	sp,sp,-60
    ccd0:	dd800b15 	stw	r22,44(sp)
    ccd4:	dd000915 	stw	r20,36(sp)
    ccd8:	dc000515 	stw	r16,20(sp)
    ccdc:	dfc00e15 	stw	ra,56(sp)
    cce0:	df000d15 	stw	fp,52(sp)
    cce4:	ddc00c15 	stw	r23,48(sp)
    cce8:	dd400a15 	stw	r21,40(sp)
    ccec:	dcc00815 	stw	r19,32(sp)
    ccf0:	dc800715 	stw	r18,28(sp)
    ccf4:	dc400615 	stw	r17,24(sp)
    ccf8:	3021883a 	mov	r16,r6
    ccfc:	202d883a 	mov	r22,r4
    cd00:	2829883a 	mov	r20,r5
    cd04:	38002b1e 	bne	r7,zero,cdb4 <__umoddi3+0xe8>
    cd08:	29805036 	bltu	r5,r6,ce4c <__umoddi3+0x180>
    cd0c:	30008a26 	beq	r6,zero,cf38 <__umoddi3+0x26c>
    cd10:	00bfffd4 	movui	r2,65535
    cd14:	14008236 	bltu	r2,r16,cf20 <__umoddi3+0x254>
    cd18:	00803fc4 	movi	r2,255
    cd1c:	14013636 	bltu	r2,r16,d1f8 <__umoddi3+0x52c>
    cd20:	000b883a 	mov	r5,zero
    cd24:	0005883a 	mov	r2,zero
    cd28:	8084d83a 	srl	r2,r16,r2
    cd2c:	01020034 	movhi	r4,2048
    cd30:	2100b604 	addi	r4,r4,728
    cd34:	01800804 	movi	r6,32
    cd38:	1105883a 	add	r2,r2,r4
    cd3c:	10c00003 	ldbu	r3,0(r2)
    cd40:	28c7883a 	add	r3,r5,r3
    cd44:	30efc83a 	sub	r23,r6,r3
    cd48:	b800941e 	bne	r23,zero,cf9c <__umoddi3+0x2d0>
    cd4c:	802ad43a 	srli	r21,r16,16
    cd50:	a423c83a 	sub	r17,r20,r16
    cd54:	0039883a 	mov	fp,zero
    cd58:	853fffcc 	andi	r20,r16,65535
    cd5c:	8809883a 	mov	r4,r17
    cd60:	a80b883a 	mov	r5,r21
    cd64:	000e4e40 	call	e4e4 <__udivsi3>
    cd68:	8809883a 	mov	r4,r17
    cd6c:	a80b883a 	mov	r5,r21
    cd70:	a0a3383a 	mul	r17,r20,r2
    cd74:	000e4ec0 	call	e4ec <__umodsi3>
    cd78:	1004943a 	slli	r2,r2,16
    cd7c:	b006d43a 	srli	r3,r22,16
    cd80:	10c4b03a 	or	r2,r2,r3
    cd84:	1440032e 	bgeu	r2,r17,cd94 <__umoddi3+0xc8>
    cd88:	1405883a 	add	r2,r2,r16
    cd8c:	14000136 	bltu	r2,r16,cd94 <__umoddi3+0xc8>
    cd90:	14413536 	bltu	r2,r17,d268 <__umoddi3+0x59c>
    cd94:	1463c83a 	sub	r17,r2,r17
    cd98:	8809883a 	mov	r4,r17
    cd9c:	a80b883a 	mov	r5,r21
    cda0:	000e4e40 	call	e4e4 <__udivsi3>
    cda4:	8809883a 	mov	r4,r17
    cda8:	a0a3383a 	mul	r17,r20,r2
    cdac:	a80b883a 	mov	r5,r21
    cdb0:	00004d06 	br	cee8 <__umoddi3+0x21c>
    cdb4:	380d883a 	mov	r6,r7
    cdb8:	29c0102e 	bgeu	r5,r7,cdfc <__umoddi3+0x130>
    cdbc:	2011883a 	mov	r8,r4
    cdc0:	2813883a 	mov	r9,r5
    cdc4:	4005883a 	mov	r2,r8
    cdc8:	4807883a 	mov	r3,r9
    cdcc:	dfc00e17 	ldw	ra,56(sp)
    cdd0:	df000d17 	ldw	fp,52(sp)
    cdd4:	ddc00c17 	ldw	r23,48(sp)
    cdd8:	dd800b17 	ldw	r22,44(sp)
    cddc:	dd400a17 	ldw	r21,40(sp)
    cde0:	dd000917 	ldw	r20,36(sp)
    cde4:	dcc00817 	ldw	r19,32(sp)
    cde8:	dc800717 	ldw	r18,28(sp)
    cdec:	dc400617 	ldw	r17,24(sp)
    cdf0:	dc000517 	ldw	r16,20(sp)
    cdf4:	dec00f04 	addi	sp,sp,60
    cdf8:	f800283a 	ret
    cdfc:	00bfffd4 	movui	r2,65535
    ce00:	11c05a36 	bltu	r2,r7,cf6c <__umoddi3+0x2a0>
    ce04:	00803fc4 	movi	r2,255
    ce08:	11c0fe36 	bltu	r2,r7,d204 <__umoddi3+0x538>
    ce0c:	000b883a 	mov	r5,zero
    ce10:	0005883a 	mov	r2,zero
    ce14:	3084d83a 	srl	r2,r6,r2
    ce18:	01020034 	movhi	r4,2048
    ce1c:	2100b604 	addi	r4,r4,728
    ce20:	01c00804 	movi	r7,32
    ce24:	1105883a 	add	r2,r2,r4
    ce28:	10c00003 	ldbu	r3,0(r2)
    ce2c:	28c7883a 	add	r3,r5,r3
    ce30:	38ebc83a 	sub	r21,r7,r3
    ce34:	a800851e 	bne	r21,zero,d04c <__umoddi3+0x380>
    ce38:	35005236 	bltu	r6,r20,cf84 <__umoddi3+0x2b8>
    ce3c:	b400512e 	bgeu	r22,r16,cf84 <__umoddi3+0x2b8>
    ce40:	b011883a 	mov	r8,r22
    ce44:	a013883a 	mov	r9,r20
    ce48:	003fde06 	br	cdc4 <__umoddi3+0xf8>
    ce4c:	00bfffd4 	movui	r2,65535
    ce50:	11804036 	bltu	r2,r6,cf54 <__umoddi3+0x288>
    ce54:	00803fc4 	movi	r2,255
    ce58:	1180ed36 	bltu	r2,r6,d210 <__umoddi3+0x544>
    ce5c:	000b883a 	mov	r5,zero
    ce60:	0005883a 	mov	r2,zero
    ce64:	8084d83a 	srl	r2,r16,r2
    ce68:	01020034 	movhi	r4,2048
    ce6c:	2100b604 	addi	r4,r4,728
    ce70:	01800804 	movi	r6,32
    ce74:	1105883a 	add	r2,r2,r4
    ce78:	10c00003 	ldbu	r3,0(r2)
    ce7c:	28c7883a 	add	r3,r5,r3
    ce80:	30c7c83a 	sub	r3,r6,r3
    ce84:	1800bf1e 	bne	r3,zero,d184 <__umoddi3+0x4b8>
    ce88:	0039883a 	mov	fp,zero
    ce8c:	802ad43a 	srli	r21,r16,16
    ce90:	a009883a 	mov	r4,r20
    ce94:	85ffffcc 	andi	r23,r16,65535
    ce98:	a80b883a 	mov	r5,r21
    ce9c:	000e4e40 	call	e4e4 <__udivsi3>
    cea0:	a009883a 	mov	r4,r20
    cea4:	a80b883a 	mov	r5,r21
    cea8:	b8a3383a 	mul	r17,r23,r2
    ceac:	000e4ec0 	call	e4ec <__umodsi3>
    ceb0:	1004943a 	slli	r2,r2,16
    ceb4:	b006d43a 	srli	r3,r22,16
    ceb8:	10c4b03a 	or	r2,r2,r3
    cebc:	1440032e 	bgeu	r2,r17,cecc <__umoddi3+0x200>
    cec0:	1405883a 	add	r2,r2,r16
    cec4:	14000136 	bltu	r2,r16,cecc <__umoddi3+0x200>
    cec8:	1440e536 	bltu	r2,r17,d260 <__umoddi3+0x594>
    cecc:	1463c83a 	sub	r17,r2,r17
    ced0:	8809883a 	mov	r4,r17
    ced4:	a80b883a 	mov	r5,r21
    ced8:	000e4e40 	call	e4e4 <__udivsi3>
    cedc:	8809883a 	mov	r4,r17
    cee0:	b8a3383a 	mul	r17,r23,r2
    cee4:	a80b883a 	mov	r5,r21
    cee8:	000e4ec0 	call	e4ec <__umodsi3>
    ceec:	1004943a 	slli	r2,r2,16
    cef0:	b0ffffcc 	andi	r3,r22,65535
    cef4:	10c4b03a 	or	r2,r2,r3
    cef8:	1440042e 	bgeu	r2,r17,cf0c <__umoddi3+0x240>
    cefc:	1405883a 	add	r2,r2,r16
    cf00:	14000236 	bltu	r2,r16,cf0c <__umoddi3+0x240>
    cf04:	1440012e 	bgeu	r2,r17,cf0c <__umoddi3+0x240>
    cf08:	1405883a 	add	r2,r2,r16
    cf0c:	1445c83a 	sub	r2,r2,r17
    cf10:	1724d83a 	srl	r18,r2,fp
    cf14:	0013883a 	mov	r9,zero
    cf18:	9011883a 	mov	r8,r18
    cf1c:	003fa906 	br	cdc4 <__umoddi3+0xf8>
    cf20:	00804034 	movhi	r2,256
    cf24:	10bfffc4 	addi	r2,r2,-1
    cf28:	1400b036 	bltu	r2,r16,d1ec <__umoddi3+0x520>
    cf2c:	01400404 	movi	r5,16
    cf30:	2805883a 	mov	r2,r5
    cf34:	003f7c06 	br	cd28 <__umoddi3+0x5c>
    cf38:	01000044 	movi	r4,1
    cf3c:	000b883a 	mov	r5,zero
    cf40:	000e4e40 	call	e4e4 <__udivsi3>
    cf44:	1021883a 	mov	r16,r2
    cf48:	00bfffd4 	movui	r2,65535
    cf4c:	143ff436 	bltu	r2,r16,cf20 <__umoddi3+0x254>
    cf50:	003f7106 	br	cd18 <__umoddi3+0x4c>
    cf54:	00804034 	movhi	r2,256
    cf58:	10bfffc4 	addi	r2,r2,-1
    cf5c:	1180af36 	bltu	r2,r6,d21c <__umoddi3+0x550>
    cf60:	01400404 	movi	r5,16
    cf64:	2805883a 	mov	r2,r5
    cf68:	003fbe06 	br	ce64 <__umoddi3+0x198>
    cf6c:	00804034 	movhi	r2,256
    cf70:	10bfffc4 	addi	r2,r2,-1
    cf74:	11c0ac36 	bltu	r2,r7,d228 <__umoddi3+0x55c>
    cf78:	01400404 	movi	r5,16
    cf7c:	2805883a 	mov	r2,r5
    cf80:	003fa406 	br	ce14 <__umoddi3+0x148>
    cf84:	b409c83a 	sub	r4,r22,r16
    cf88:	b105803a 	cmpltu	r2,r22,r4
    cf8c:	a187c83a 	sub	r3,r20,r6
    cf90:	18a9c83a 	sub	r20,r3,r2
    cf94:	202d883a 	mov	r22,r4
    cf98:	003fa906 	br	ce40 <__umoddi3+0x174>
    cf9c:	85e0983a 	sll	r16,r16,r23
    cfa0:	35c5c83a 	sub	r2,r6,r23
    cfa4:	a0a2d83a 	srl	r17,r20,r2
    cfa8:	802ad43a 	srli	r21,r16,16
    cfac:	b084d83a 	srl	r2,r22,r2
    cfb0:	a5c6983a 	sll	r3,r20,r23
    cfb4:	8809883a 	mov	r4,r17
    cfb8:	a80b883a 	mov	r5,r21
    cfbc:	1886b03a 	or	r3,r3,r2
    cfc0:	d8c00115 	stw	r3,4(sp)
    cfc4:	853fffcc 	andi	r20,r16,65535
    cfc8:	000e4e40 	call	e4e4 <__udivsi3>
    cfcc:	8809883a 	mov	r4,r17
    cfd0:	a80b883a 	mov	r5,r21
    cfd4:	a0a3383a 	mul	r17,r20,r2
    cfd8:	000e4ec0 	call	e4ec <__umodsi3>
    cfdc:	d9000117 	ldw	r4,4(sp)
    cfe0:	1004943a 	slli	r2,r2,16
    cfe4:	b839883a 	mov	fp,r23
    cfe8:	2006d43a 	srli	r3,r4,16
    cfec:	10c4b03a 	or	r2,r2,r3
    cff0:	1440022e 	bgeu	r2,r17,cffc <__umoddi3+0x330>
    cff4:	1405883a 	add	r2,r2,r16
    cff8:	1400962e 	bgeu	r2,r16,d254 <__umoddi3+0x588>
    cffc:	1463c83a 	sub	r17,r2,r17
    d000:	8809883a 	mov	r4,r17
    d004:	a80b883a 	mov	r5,r21
    d008:	000e4e40 	call	e4e4 <__udivsi3>
    d00c:	8809883a 	mov	r4,r17
    d010:	a80b883a 	mov	r5,r21
    d014:	a0a3383a 	mul	r17,r20,r2
    d018:	000e4ec0 	call	e4ec <__umodsi3>
    d01c:	d9400117 	ldw	r5,4(sp)
    d020:	1004943a 	slli	r2,r2,16
    d024:	28ffffcc 	andi	r3,r5,65535
    d028:	10c4b03a 	or	r2,r2,r3
    d02c:	1440042e 	bgeu	r2,r17,d040 <__umoddi3+0x374>
    d030:	1405883a 	add	r2,r2,r16
    d034:	14000236 	bltu	r2,r16,d040 <__umoddi3+0x374>
    d038:	1440012e 	bgeu	r2,r17,d040 <__umoddi3+0x374>
    d03c:	1405883a 	add	r2,r2,r16
    d040:	b5ec983a 	sll	r22,r22,r23
    d044:	1463c83a 	sub	r17,r2,r17
    d048:	003f4406 	br	cd5c <__umoddi3+0x90>
    d04c:	3d4fc83a 	sub	r7,r7,r21
    d050:	3546983a 	sll	r3,r6,r21
    d054:	81c4d83a 	srl	r2,r16,r7
    d058:	a1e2d83a 	srl	r17,r20,r7
    d05c:	a54c983a 	sll	r6,r20,r21
    d060:	18aeb03a 	or	r23,r3,r2
    d064:	b828d43a 	srli	r20,r23,16
    d068:	b1c4d83a 	srl	r2,r22,r7
    d06c:	8809883a 	mov	r4,r17
    d070:	a00b883a 	mov	r5,r20
    d074:	308cb03a 	or	r6,r6,r2
    d078:	d9c00315 	stw	r7,12(sp)
    d07c:	d9800215 	stw	r6,8(sp)
    d080:	000e4e40 	call	e4e4 <__udivsi3>
    d084:	8809883a 	mov	r4,r17
    d088:	a00b883a 	mov	r5,r20
    d08c:	1039883a 	mov	fp,r2
    d090:	000e4ec0 	call	e4ec <__umodsi3>
    d094:	b8ffffcc 	andi	r3,r23,65535
    d098:	d8c00415 	stw	r3,16(sp)
    d09c:	d9000217 	ldw	r4,8(sp)
    d0a0:	d9400417 	ldw	r5,16(sp)
    d0a4:	1004943a 	slli	r2,r2,16
    d0a8:	2006d43a 	srli	r3,r4,16
    d0ac:	8560983a 	sll	r16,r16,r21
    d0b0:	2f23383a 	mul	r17,r5,fp
    d0b4:	10c4b03a 	or	r2,r2,r3
    d0b8:	dc000015 	stw	r16,0(sp)
    d0bc:	b56c983a 	sll	r22,r22,r21
    d0c0:	1440032e 	bgeu	r2,r17,d0d0 <__umoddi3+0x404>
    d0c4:	15c5883a 	add	r2,r2,r23
    d0c8:	e73fffc4 	addi	fp,fp,-1
    d0cc:	15c05d2e 	bgeu	r2,r23,d244 <__umoddi3+0x578>
    d0d0:	1463c83a 	sub	r17,r2,r17
    d0d4:	8809883a 	mov	r4,r17
    d0d8:	a00b883a 	mov	r5,r20
    d0dc:	000e4e40 	call	e4e4 <__udivsi3>
    d0e0:	8809883a 	mov	r4,r17
    d0e4:	a00b883a 	mov	r5,r20
    d0e8:	1021883a 	mov	r16,r2
    d0ec:	000e4ec0 	call	e4ec <__umodsi3>
    d0f0:	d8c00417 	ldw	r3,16(sp)
    d0f4:	d9000217 	ldw	r4,8(sp)
    d0f8:	1004943a 	slli	r2,r2,16
    d0fc:	1c23383a 	mul	r17,r3,r16
    d100:	20ffffcc 	andi	r3,r4,65535
    d104:	10ceb03a 	or	r7,r2,r3
    d108:	3c40032e 	bgeu	r7,r17,d118 <__umoddi3+0x44c>
    d10c:	3dcf883a 	add	r7,r7,r23
    d110:	843fffc4 	addi	r16,r16,-1
    d114:	3dc0472e 	bgeu	r7,r23,d234 <__umoddi3+0x568>
    d118:	e004943a 	slli	r2,fp,16
    d11c:	d9400017 	ldw	r5,0(sp)
    d120:	3c4fc83a 	sub	r7,r7,r17
    d124:	8084b03a 	or	r2,r16,r2
    d128:	28ffffcc 	andi	r3,r5,65535
    d12c:	280cd43a 	srli	r6,r5,16
    d130:	100ad43a 	srli	r5,r2,16
    d134:	10bfffcc 	andi	r2,r2,65535
    d138:	10d1383a 	mul	r8,r2,r3
    d13c:	28c7383a 	mul	r3,r5,r3
    d140:	1185383a 	mul	r2,r2,r6
    d144:	4008d43a 	srli	r4,r8,16
    d148:	298b383a 	mul	r5,r5,r6
    d14c:	10c5883a 	add	r2,r2,r3
    d150:	2089883a 	add	r4,r4,r2
    d154:	20c0022e 	bgeu	r4,r3,d160 <__umoddi3+0x494>
    d158:	00800074 	movhi	r2,1
    d15c:	288b883a 	add	r5,r5,r2
    d160:	2004d43a 	srli	r2,r4,16
    d164:	2008943a 	slli	r4,r4,16
    d168:	40ffffcc 	andi	r3,r8,65535
    d16c:	288b883a 	add	r5,r5,r2
    d170:	20c9883a 	add	r4,r4,r3
    d174:	39400b36 	bltu	r7,r5,d1a4 <__umoddi3+0x4d8>
    d178:	39403d26 	beq	r7,r5,d270 <__umoddi3+0x5a4>
    d17c:	394bc83a 	sub	r5,r7,r5
    d180:	00000f06 	br	d1c0 <__umoddi3+0x4f4>
    d184:	30c5c83a 	sub	r2,r6,r3
    d188:	1839883a 	mov	fp,r3
    d18c:	b084d83a 	srl	r2,r22,r2
    d190:	a0c6983a 	sll	r3,r20,r3
    d194:	8720983a 	sll	r16,r16,fp
    d198:	b72c983a 	sll	r22,r22,fp
    d19c:	18a8b03a 	or	r20,r3,r2
    d1a0:	003f3a06 	br	ce8c <__umoddi3+0x1c0>
    d1a4:	d8c00017 	ldw	r3,0(sp)
    d1a8:	20c5c83a 	sub	r2,r4,r3
    d1ac:	2089803a 	cmpltu	r4,r4,r2
    d1b0:	2dc7c83a 	sub	r3,r5,r23
    d1b4:	1907c83a 	sub	r3,r3,r4
    d1b8:	38cbc83a 	sub	r5,r7,r3
    d1bc:	1009883a 	mov	r4,r2
    d1c0:	b105c83a 	sub	r2,r22,r4
    d1c4:	b087803a 	cmpltu	r3,r22,r2
    d1c8:	28c7c83a 	sub	r3,r5,r3
    d1cc:	d9400317 	ldw	r5,12(sp)
    d1d0:	1544d83a 	srl	r2,r2,r21
    d1d4:	1948983a 	sll	r4,r3,r5
    d1d8:	1d46d83a 	srl	r3,r3,r21
    d1dc:	20a4b03a 	or	r18,r4,r2
    d1e0:	9011883a 	mov	r8,r18
    d1e4:	1813883a 	mov	r9,r3
    d1e8:	003ef606 	br	cdc4 <__umoddi3+0xf8>
    d1ec:	01400604 	movi	r5,24
    d1f0:	2805883a 	mov	r2,r5
    d1f4:	003ecc06 	br	cd28 <__umoddi3+0x5c>
    d1f8:	01400204 	movi	r5,8
    d1fc:	2805883a 	mov	r2,r5
    d200:	003ec906 	br	cd28 <__umoddi3+0x5c>
    d204:	01400204 	movi	r5,8
    d208:	2805883a 	mov	r2,r5
    d20c:	003f0106 	br	ce14 <__umoddi3+0x148>
    d210:	01400204 	movi	r5,8
    d214:	2805883a 	mov	r2,r5
    d218:	003f1206 	br	ce64 <__umoddi3+0x198>
    d21c:	01400604 	movi	r5,24
    d220:	2805883a 	mov	r2,r5
    d224:	003f0f06 	br	ce64 <__umoddi3+0x198>
    d228:	01400604 	movi	r5,24
    d22c:	2805883a 	mov	r2,r5
    d230:	003ef806 	br	ce14 <__umoddi3+0x148>
    d234:	3c7fb82e 	bgeu	r7,r17,d118 <__umoddi3+0x44c>
    d238:	843fffc4 	addi	r16,r16,-1
    d23c:	3dcf883a 	add	r7,r7,r23
    d240:	003fb506 	br	d118 <__umoddi3+0x44c>
    d244:	147fa22e 	bgeu	r2,r17,d0d0 <__umoddi3+0x404>
    d248:	e73fffc4 	addi	fp,fp,-1
    d24c:	15c5883a 	add	r2,r2,r23
    d250:	003f9f06 	br	d0d0 <__umoddi3+0x404>
    d254:	147f692e 	bgeu	r2,r17,cffc <__umoddi3+0x330>
    d258:	1405883a 	add	r2,r2,r16
    d25c:	003f6706 	br	cffc <__umoddi3+0x330>
    d260:	1405883a 	add	r2,r2,r16
    d264:	003f1906 	br	cecc <__umoddi3+0x200>
    d268:	1405883a 	add	r2,r2,r16
    d26c:	003ec906 	br	cd94 <__umoddi3+0xc8>
    d270:	b13fcc36 	bltu	r22,r4,d1a4 <__umoddi3+0x4d8>
    d274:	000b883a 	mov	r5,zero
    d278:	003fd106 	br	d1c0 <__umoddi3+0x4f4>

0000d27c <_fpadd_parts>:
    d27c:	defff804 	addi	sp,sp,-32
    d280:	dcc00315 	stw	r19,12(sp)
    d284:	2027883a 	mov	r19,r4
    d288:	21000017 	ldw	r4,0(r4)
    d28c:	00c00044 	movi	r3,1
    d290:	dd400515 	stw	r21,20(sp)
    d294:	dd000415 	stw	r20,16(sp)
    d298:	ddc00715 	stw	r23,28(sp)
    d29c:	dd800615 	stw	r22,24(sp)
    d2a0:	dc800215 	stw	r18,8(sp)
    d2a4:	dc400115 	stw	r17,4(sp)
    d2a8:	dc000015 	stw	r16,0(sp)
    d2ac:	282b883a 	mov	r21,r5
    d2b0:	3029883a 	mov	r20,r6
    d2b4:	1900632e 	bgeu	r3,r4,d444 <_fpadd_parts+0x1c8>
    d2b8:	28800017 	ldw	r2,0(r5)
    d2bc:	1880812e 	bgeu	r3,r2,d4c4 <_fpadd_parts+0x248>
    d2c0:	00c00104 	movi	r3,4
    d2c4:	20c0dc26 	beq	r4,r3,d638 <_fpadd_parts+0x3bc>
    d2c8:	10c07e26 	beq	r2,r3,d4c4 <_fpadd_parts+0x248>
    d2cc:	00c00084 	movi	r3,2
    d2d0:	10c06726 	beq	r2,r3,d470 <_fpadd_parts+0x1f4>
    d2d4:	20c07b26 	beq	r4,r3,d4c4 <_fpadd_parts+0x248>
    d2d8:	9dc00217 	ldw	r23,8(r19)
    d2dc:	28c00217 	ldw	r3,8(r5)
    d2e0:	9c400317 	ldw	r17,12(r19)
    d2e4:	2bc00317 	ldw	r15,12(r5)
    d2e8:	b8cdc83a 	sub	r6,r23,r3
    d2ec:	9c800417 	ldw	r18,16(r19)
    d2f0:	2c000417 	ldw	r16,16(r5)
    d2f4:	3009883a 	mov	r4,r6
    d2f8:	30009716 	blt	r6,zero,d558 <_fpadd_parts+0x2dc>
    d2fc:	00800fc4 	movi	r2,63
    d300:	11806b16 	blt	r2,r6,d4b0 <_fpadd_parts+0x234>
    d304:	0100a40e 	bge	zero,r4,d598 <_fpadd_parts+0x31c>
    d308:	35bff804 	addi	r22,r6,-32
    d30c:	b000bc16 	blt	r22,zero,d600 <_fpadd_parts+0x384>
    d310:	8596d83a 	srl	r11,r16,r22
    d314:	0019883a 	mov	r12,zero
    d318:	0013883a 	mov	r9,zero
    d31c:	01000044 	movi	r4,1
    d320:	0015883a 	mov	r10,zero
    d324:	b000be16 	blt	r22,zero,d620 <_fpadd_parts+0x3a4>
    d328:	2590983a 	sll	r8,r4,r22
    d32c:	000f883a 	mov	r7,zero
    d330:	00bfffc4 	movi	r2,-1
    d334:	3889883a 	add	r4,r7,r2
    d338:	408b883a 	add	r5,r8,r2
    d33c:	21cd803a 	cmpltu	r6,r4,r7
    d340:	314b883a 	add	r5,r6,r5
    d344:	7904703a 	and	r2,r15,r4
    d348:	8146703a 	and	r3,r16,r5
    d34c:	10c4b03a 	or	r2,r2,r3
    d350:	10000226 	beq	r2,zero,d35c <_fpadd_parts+0xe0>
    d354:	02400044 	movi	r9,1
    d358:	0015883a 	mov	r10,zero
    d35c:	5a5eb03a 	or	r15,r11,r9
    d360:	62a0b03a 	or	r16,r12,r10
    d364:	99400117 	ldw	r5,4(r19)
    d368:	a8800117 	ldw	r2,4(r21)
    d36c:	28806e26 	beq	r5,r2,d528 <_fpadd_parts+0x2ac>
    d370:	28006626 	beq	r5,zero,d50c <_fpadd_parts+0x290>
    d374:	7c45c83a 	sub	r2,r15,r17
    d378:	7889803a 	cmpltu	r4,r15,r2
    d37c:	8487c83a 	sub	r3,r16,r18
    d380:	1909c83a 	sub	r4,r3,r4
    d384:	100d883a 	mov	r6,r2
    d388:	200f883a 	mov	r7,r4
    d38c:	38007716 	blt	r7,zero,d56c <_fpadd_parts+0x2f0>
    d390:	a5c00215 	stw	r23,8(r20)
    d394:	a1c00415 	stw	r7,16(r20)
    d398:	a0000115 	stw	zero,4(r20)
    d39c:	a1800315 	stw	r6,12(r20)
    d3a0:	a2000317 	ldw	r8,12(r20)
    d3a4:	a2400417 	ldw	r9,16(r20)
    d3a8:	00bfffc4 	movi	r2,-1
    d3ac:	408b883a 	add	r5,r8,r2
    d3b0:	2a09803a 	cmpltu	r4,r5,r8
    d3b4:	488d883a 	add	r6,r9,r2
    d3b8:	01c40034 	movhi	r7,4096
    d3bc:	39ffffc4 	addi	r7,r7,-1
    d3c0:	218d883a 	add	r6,r4,r6
    d3c4:	39801736 	bltu	r7,r6,d424 <_fpadd_parts+0x1a8>
    d3c8:	31c06526 	beq	r6,r7,d560 <_fpadd_parts+0x2e4>
    d3cc:	a3000217 	ldw	r12,8(r20)
    d3d0:	4209883a 	add	r4,r8,r8
    d3d4:	00bfffc4 	movi	r2,-1
    d3d8:	220f803a 	cmpltu	r7,r4,r8
    d3dc:	4a4b883a 	add	r5,r9,r9
    d3e0:	394f883a 	add	r7,r7,r5
    d3e4:	2095883a 	add	r10,r4,r2
    d3e8:	3897883a 	add	r11,r7,r2
    d3ec:	510d803a 	cmpltu	r6,r10,r4
    d3f0:	6099883a 	add	r12,r12,r2
    d3f4:	32d7883a 	add	r11,r6,r11
    d3f8:	00840034 	movhi	r2,4096
    d3fc:	10bfffc4 	addi	r2,r2,-1
    d400:	2011883a 	mov	r8,r4
    d404:	3813883a 	mov	r9,r7
    d408:	a1000315 	stw	r4,12(r20)
    d40c:	a1c00415 	stw	r7,16(r20)
    d410:	a3000215 	stw	r12,8(r20)
    d414:	12c00336 	bltu	r2,r11,d424 <_fpadd_parts+0x1a8>
    d418:	58bfed1e 	bne	r11,r2,d3d0 <_fpadd_parts+0x154>
    d41c:	00bfff84 	movi	r2,-2
    d420:	12bfeb2e 	bgeu	r2,r10,d3d0 <_fpadd_parts+0x154>
    d424:	a2800417 	ldw	r10,16(r20)
    d428:	008000c4 	movi	r2,3
    d42c:	00c80034 	movhi	r3,8192
    d430:	18ffffc4 	addi	r3,r3,-1
    d434:	a2400317 	ldw	r9,12(r20)
    d438:	a0800015 	stw	r2,0(r20)
    d43c:	1a802336 	bltu	r3,r10,d4cc <_fpadd_parts+0x250>
    d440:	a027883a 	mov	r19,r20
    d444:	9805883a 	mov	r2,r19
    d448:	ddc00717 	ldw	r23,28(sp)
    d44c:	dd800617 	ldw	r22,24(sp)
    d450:	dd400517 	ldw	r21,20(sp)
    d454:	dd000417 	ldw	r20,16(sp)
    d458:	dcc00317 	ldw	r19,12(sp)
    d45c:	dc800217 	ldw	r18,8(sp)
    d460:	dc400117 	ldw	r17,4(sp)
    d464:	dc000017 	ldw	r16,0(sp)
    d468:	dec00804 	addi	sp,sp,32
    d46c:	f800283a 	ret
    d470:	20fff41e 	bne	r4,r3,d444 <_fpadd_parts+0x1c8>
    d474:	31000015 	stw	r4,0(r6)
    d478:	98800117 	ldw	r2,4(r19)
    d47c:	30800115 	stw	r2,4(r6)
    d480:	98c00217 	ldw	r3,8(r19)
    d484:	30c00215 	stw	r3,8(r6)
    d488:	98800317 	ldw	r2,12(r19)
    d48c:	30800315 	stw	r2,12(r6)
    d490:	98c00417 	ldw	r3,16(r19)
    d494:	30c00415 	stw	r3,16(r6)
    d498:	98800117 	ldw	r2,4(r19)
    d49c:	28c00117 	ldw	r3,4(r5)
    d4a0:	3027883a 	mov	r19,r6
    d4a4:	10c4703a 	and	r2,r2,r3
    d4a8:	30800115 	stw	r2,4(r6)
    d4ac:	003fe506 	br	d444 <_fpadd_parts+0x1c8>
    d4b0:	1dc02616 	blt	r3,r23,d54c <_fpadd_parts+0x2d0>
    d4b4:	0023883a 	mov	r17,zero
    d4b8:	182f883a 	mov	r23,r3
    d4bc:	0025883a 	mov	r18,zero
    d4c0:	003fa806 	br	d364 <_fpadd_parts+0xe8>
    d4c4:	a827883a 	mov	r19,r21
    d4c8:	003fde06 	br	d444 <_fpadd_parts+0x1c8>
    d4cc:	01800044 	movi	r6,1
    d4d0:	500497fa 	slli	r2,r10,31
    d4d4:	4808d07a 	srli	r4,r9,1
    d4d8:	518ad83a 	srl	r5,r10,r6
    d4dc:	a2000217 	ldw	r8,8(r20)
    d4e0:	1108b03a 	or	r4,r2,r4
    d4e4:	0007883a 	mov	r3,zero
    d4e8:	4984703a 	and	r2,r9,r6
    d4ec:	208cb03a 	or	r6,r4,r2
    d4f0:	28ceb03a 	or	r7,r5,r3
    d4f4:	42000044 	addi	r8,r8,1
    d4f8:	a027883a 	mov	r19,r20
    d4fc:	a1c00415 	stw	r7,16(r20)
    d500:	a2000215 	stw	r8,8(r20)
    d504:	a1800315 	stw	r6,12(r20)
    d508:	003fce06 	br	d444 <_fpadd_parts+0x1c8>
    d50c:	8bc5c83a 	sub	r2,r17,r15
    d510:	8889803a 	cmpltu	r4,r17,r2
    d514:	9407c83a 	sub	r3,r18,r16
    d518:	1909c83a 	sub	r4,r3,r4
    d51c:	100d883a 	mov	r6,r2
    d520:	200f883a 	mov	r7,r4
    d524:	003f9906 	br	d38c <_fpadd_parts+0x110>
    d528:	7c45883a 	add	r2,r15,r17
    d52c:	13c9803a 	cmpltu	r4,r2,r15
    d530:	8487883a 	add	r3,r16,r18
    d534:	20c9883a 	add	r4,r4,r3
    d538:	a1400115 	stw	r5,4(r20)
    d53c:	a5c00215 	stw	r23,8(r20)
    d540:	a0800315 	stw	r2,12(r20)
    d544:	a1000415 	stw	r4,16(r20)
    d548:	003fb606 	br	d424 <_fpadd_parts+0x1a8>
    d54c:	001f883a 	mov	r15,zero
    d550:	0021883a 	mov	r16,zero
    d554:	003f8306 	br	d364 <_fpadd_parts+0xe8>
    d558:	018dc83a 	sub	r6,zero,r6
    d55c:	003f6706 	br	d2fc <_fpadd_parts+0x80>
    d560:	00bfff84 	movi	r2,-2
    d564:	117faf36 	bltu	r2,r5,d424 <_fpadd_parts+0x1a8>
    d568:	003f9806 	br	d3cc <_fpadd_parts+0x150>
    d56c:	0005883a 	mov	r2,zero
    d570:	1189c83a 	sub	r4,r2,r6
    d574:	1105803a 	cmpltu	r2,r2,r4
    d578:	01cbc83a 	sub	r5,zero,r7
    d57c:	2885c83a 	sub	r2,r5,r2
    d580:	01800044 	movi	r6,1
    d584:	a1800115 	stw	r6,4(r20)
    d588:	a5c00215 	stw	r23,8(r20)
    d58c:	a1000315 	stw	r4,12(r20)
    d590:	a0800415 	stw	r2,16(r20)
    d594:	003f8206 	br	d3a0 <_fpadd_parts+0x124>
    d598:	203f7226 	beq	r4,zero,d364 <_fpadd_parts+0xe8>
    d59c:	35bff804 	addi	r22,r6,-32
    d5a0:	b9af883a 	add	r23,r23,r6
    d5a4:	b0003116 	blt	r22,zero,d66c <_fpadd_parts+0x3f0>
    d5a8:	959ad83a 	srl	r13,r18,r22
    d5ac:	001d883a 	mov	r14,zero
    d5b0:	000f883a 	mov	r7,zero
    d5b4:	01000044 	movi	r4,1
    d5b8:	0011883a 	mov	r8,zero
    d5bc:	b0002516 	blt	r22,zero,d654 <_fpadd_parts+0x3d8>
    d5c0:	2594983a 	sll	r10,r4,r22
    d5c4:	0013883a 	mov	r9,zero
    d5c8:	00bfffc4 	movi	r2,-1
    d5cc:	4889883a 	add	r4,r9,r2
    d5d0:	508b883a 	add	r5,r10,r2
    d5d4:	224d803a 	cmpltu	r6,r4,r9
    d5d8:	314b883a 	add	r5,r6,r5
    d5dc:	8904703a 	and	r2,r17,r4
    d5e0:	9146703a 	and	r3,r18,r5
    d5e4:	10c4b03a 	or	r2,r2,r3
    d5e8:	10000226 	beq	r2,zero,d5f4 <_fpadd_parts+0x378>
    d5ec:	01c00044 	movi	r7,1
    d5f0:	0011883a 	mov	r8,zero
    d5f4:	69e2b03a 	or	r17,r13,r7
    d5f8:	7224b03a 	or	r18,r14,r8
    d5fc:	003f5906 	br	d364 <_fpadd_parts+0xe8>
    d600:	8407883a 	add	r3,r16,r16
    d604:	008007c4 	movi	r2,31
    d608:	1185c83a 	sub	r2,r2,r6
    d60c:	1886983a 	sll	r3,r3,r2
    d610:	7996d83a 	srl	r11,r15,r6
    d614:	8198d83a 	srl	r12,r16,r6
    d618:	1ad6b03a 	or	r11,r3,r11
    d61c:	003f3e06 	br	d318 <_fpadd_parts+0x9c>
    d620:	2006d07a 	srli	r3,r4,1
    d624:	008007c4 	movi	r2,31
    d628:	1185c83a 	sub	r2,r2,r6
    d62c:	1890d83a 	srl	r8,r3,r2
    d630:	218e983a 	sll	r7,r4,r6
    d634:	003f3e06 	br	d330 <_fpadd_parts+0xb4>
    d638:	113f821e 	bne	r2,r4,d444 <_fpadd_parts+0x1c8>
    d63c:	28c00117 	ldw	r3,4(r5)
    d640:	98800117 	ldw	r2,4(r19)
    d644:	10ff7f26 	beq	r2,r3,d444 <_fpadd_parts+0x1c8>
    d648:	04c20034 	movhi	r19,2048
    d64c:	9cc0b104 	addi	r19,r19,708
    d650:	003f7c06 	br	d444 <_fpadd_parts+0x1c8>
    d654:	2006d07a 	srli	r3,r4,1
    d658:	008007c4 	movi	r2,31
    d65c:	1185c83a 	sub	r2,r2,r6
    d660:	1894d83a 	srl	r10,r3,r2
    d664:	2192983a 	sll	r9,r4,r6
    d668:	003fd706 	br	d5c8 <_fpadd_parts+0x34c>
    d66c:	9487883a 	add	r3,r18,r18
    d670:	008007c4 	movi	r2,31
    d674:	1185c83a 	sub	r2,r2,r6
    d678:	1886983a 	sll	r3,r3,r2
    d67c:	899ad83a 	srl	r13,r17,r6
    d680:	919cd83a 	srl	r14,r18,r6
    d684:	1b5ab03a 	or	r13,r3,r13
    d688:	003fc906 	br	d5b0 <_fpadd_parts+0x334>

0000d68c <__subdf3>:
    d68c:	deffea04 	addi	sp,sp,-88
    d690:	dcc01415 	stw	r19,80(sp)
    d694:	dcc00404 	addi	r19,sp,16
    d698:	2011883a 	mov	r8,r4
    d69c:	2813883a 	mov	r9,r5
    d6a0:	dc401315 	stw	r17,76(sp)
    d6a4:	d809883a 	mov	r4,sp
    d6a8:	980b883a 	mov	r5,r19
    d6ac:	dc400904 	addi	r17,sp,36
    d6b0:	dfc01515 	stw	ra,84(sp)
    d6b4:	da400115 	stw	r9,4(sp)
    d6b8:	d9c00315 	stw	r7,12(sp)
    d6bc:	da000015 	stw	r8,0(sp)
    d6c0:	d9800215 	stw	r6,8(sp)
    d6c4:	000e9200 	call	e920 <__unpack_d>
    d6c8:	d9000204 	addi	r4,sp,8
    d6cc:	880b883a 	mov	r5,r17
    d6d0:	000e9200 	call	e920 <__unpack_d>
    d6d4:	d8800a17 	ldw	r2,40(sp)
    d6d8:	880b883a 	mov	r5,r17
    d6dc:	9809883a 	mov	r4,r19
    d6e0:	d9800e04 	addi	r6,sp,56
    d6e4:	1080005c 	xori	r2,r2,1
    d6e8:	d8800a15 	stw	r2,40(sp)
    d6ec:	000d27c0 	call	d27c <_fpadd_parts>
    d6f0:	1009883a 	mov	r4,r2
    d6f4:	000e60c0 	call	e60c <__pack_d>
    d6f8:	dfc01517 	ldw	ra,84(sp)
    d6fc:	dcc01417 	ldw	r19,80(sp)
    d700:	dc401317 	ldw	r17,76(sp)
    d704:	dec01604 	addi	sp,sp,88
    d708:	f800283a 	ret

0000d70c <__adddf3>:
    d70c:	deffea04 	addi	sp,sp,-88
    d710:	dcc01415 	stw	r19,80(sp)
    d714:	dcc00404 	addi	r19,sp,16
    d718:	2011883a 	mov	r8,r4
    d71c:	2813883a 	mov	r9,r5
    d720:	dc401315 	stw	r17,76(sp)
    d724:	d809883a 	mov	r4,sp
    d728:	980b883a 	mov	r5,r19
    d72c:	dc400904 	addi	r17,sp,36
    d730:	dfc01515 	stw	ra,84(sp)
    d734:	da400115 	stw	r9,4(sp)
    d738:	d9c00315 	stw	r7,12(sp)
    d73c:	da000015 	stw	r8,0(sp)
    d740:	d9800215 	stw	r6,8(sp)
    d744:	000e9200 	call	e920 <__unpack_d>
    d748:	d9000204 	addi	r4,sp,8
    d74c:	880b883a 	mov	r5,r17
    d750:	000e9200 	call	e920 <__unpack_d>
    d754:	d9800e04 	addi	r6,sp,56
    d758:	9809883a 	mov	r4,r19
    d75c:	880b883a 	mov	r5,r17
    d760:	000d27c0 	call	d27c <_fpadd_parts>
    d764:	1009883a 	mov	r4,r2
    d768:	000e60c0 	call	e60c <__pack_d>
    d76c:	dfc01517 	ldw	ra,84(sp)
    d770:	dcc01417 	ldw	r19,80(sp)
    d774:	dc401317 	ldw	r17,76(sp)
    d778:	dec01604 	addi	sp,sp,88
    d77c:	f800283a 	ret

0000d780 <__muldf3>:
    d780:	deffe004 	addi	sp,sp,-128
    d784:	dc401815 	stw	r17,96(sp)
    d788:	dc400404 	addi	r17,sp,16
    d78c:	2011883a 	mov	r8,r4
    d790:	2813883a 	mov	r9,r5
    d794:	dc001715 	stw	r16,92(sp)
    d798:	d809883a 	mov	r4,sp
    d79c:	880b883a 	mov	r5,r17
    d7a0:	dc000904 	addi	r16,sp,36
    d7a4:	dfc01f15 	stw	ra,124(sp)
    d7a8:	da400115 	stw	r9,4(sp)
    d7ac:	d9c00315 	stw	r7,12(sp)
    d7b0:	da000015 	stw	r8,0(sp)
    d7b4:	d9800215 	stw	r6,8(sp)
    d7b8:	ddc01e15 	stw	r23,120(sp)
    d7bc:	dd801d15 	stw	r22,116(sp)
    d7c0:	dd401c15 	stw	r21,112(sp)
    d7c4:	dd001b15 	stw	r20,108(sp)
    d7c8:	dcc01a15 	stw	r19,104(sp)
    d7cc:	dc801915 	stw	r18,100(sp)
    d7d0:	000e9200 	call	e920 <__unpack_d>
    d7d4:	d9000204 	addi	r4,sp,8
    d7d8:	800b883a 	mov	r5,r16
    d7dc:	000e9200 	call	e920 <__unpack_d>
    d7e0:	d9000417 	ldw	r4,16(sp)
    d7e4:	00800044 	movi	r2,1
    d7e8:	1100102e 	bgeu	r2,r4,d82c <__muldf3+0xac>
    d7ec:	d8c00917 	ldw	r3,36(sp)
    d7f0:	10c0062e 	bgeu	r2,r3,d80c <__muldf3+0x8c>
    d7f4:	00800104 	movi	r2,4
    d7f8:	20800a26 	beq	r4,r2,d824 <__muldf3+0xa4>
    d7fc:	1880cc26 	beq	r3,r2,db30 <__muldf3+0x3b0>
    d800:	00800084 	movi	r2,2
    d804:	20800926 	beq	r4,r2,d82c <__muldf3+0xac>
    d808:	1880191e 	bne	r3,r2,d870 <__muldf3+0xf0>
    d80c:	d8c00a17 	ldw	r3,40(sp)
    d810:	d8800517 	ldw	r2,20(sp)
    d814:	8009883a 	mov	r4,r16
    d818:	10c4c03a 	cmpne	r2,r2,r3
    d81c:	d8800a15 	stw	r2,40(sp)
    d820:	00000706 	br	d840 <__muldf3+0xc0>
    d824:	00800084 	movi	r2,2
    d828:	1880c326 	beq	r3,r2,db38 <__muldf3+0x3b8>
    d82c:	d8800517 	ldw	r2,20(sp)
    d830:	d8c00a17 	ldw	r3,40(sp)
    d834:	8809883a 	mov	r4,r17
    d838:	10c4c03a 	cmpne	r2,r2,r3
    d83c:	d8800515 	stw	r2,20(sp)
    d840:	000e60c0 	call	e60c <__pack_d>
    d844:	dfc01f17 	ldw	ra,124(sp)
    d848:	ddc01e17 	ldw	r23,120(sp)
    d84c:	dd801d17 	ldw	r22,116(sp)
    d850:	dd401c17 	ldw	r21,112(sp)
    d854:	dd001b17 	ldw	r20,108(sp)
    d858:	dcc01a17 	ldw	r19,104(sp)
    d85c:	dc801917 	ldw	r18,100(sp)
    d860:	dc401817 	ldw	r17,96(sp)
    d864:	dc001717 	ldw	r16,92(sp)
    d868:	dec02004 	addi	sp,sp,128
    d86c:	f800283a 	ret
    d870:	dd800717 	ldw	r22,28(sp)
    d874:	dc800c17 	ldw	r18,48(sp)
    d878:	002b883a 	mov	r21,zero
    d87c:	0023883a 	mov	r17,zero
    d880:	a80b883a 	mov	r5,r21
    d884:	b00d883a 	mov	r6,r22
    d888:	880f883a 	mov	r7,r17
    d88c:	ddc00817 	ldw	r23,32(sp)
    d890:	dcc00d17 	ldw	r19,52(sp)
    d894:	9009883a 	mov	r4,r18
    d898:	000e4f40 	call	e4f4 <__muldi3>
    d89c:	001b883a 	mov	r13,zero
    d8a0:	680f883a 	mov	r7,r13
    d8a4:	b009883a 	mov	r4,r22
    d8a8:	000b883a 	mov	r5,zero
    d8ac:	980d883a 	mov	r6,r19
    d8b0:	b82d883a 	mov	r22,r23
    d8b4:	002f883a 	mov	r23,zero
    d8b8:	db401615 	stw	r13,88(sp)
    d8bc:	d8801315 	stw	r2,76(sp)
    d8c0:	d8c01415 	stw	r3,80(sp)
    d8c4:	dcc01515 	stw	r19,84(sp)
    d8c8:	000e4f40 	call	e4f4 <__muldi3>
    d8cc:	b00d883a 	mov	r6,r22
    d8d0:	000b883a 	mov	r5,zero
    d8d4:	9009883a 	mov	r4,r18
    d8d8:	b80f883a 	mov	r7,r23
    d8dc:	1021883a 	mov	r16,r2
    d8e0:	1823883a 	mov	r17,r3
    d8e4:	000e4f40 	call	e4f4 <__muldi3>
    d8e8:	8085883a 	add	r2,r16,r2
    d8ec:	140d803a 	cmpltu	r6,r2,r16
    d8f0:	88c7883a 	add	r3,r17,r3
    d8f4:	30cd883a 	add	r6,r6,r3
    d8f8:	1029883a 	mov	r20,r2
    d8fc:	302b883a 	mov	r21,r6
    d900:	da801317 	ldw	r10,76(sp)
    d904:	dac01417 	ldw	r11,80(sp)
    d908:	db001517 	ldw	r12,84(sp)
    d90c:	db401617 	ldw	r13,88(sp)
    d910:	3440612e 	bgeu	r6,r17,da98 <__muldf3+0x318>
    d914:	0009883a 	mov	r4,zero
    d918:	5105883a 	add	r2,r10,r4
    d91c:	128d803a 	cmpltu	r6,r2,r10
    d920:	5d07883a 	add	r3,r11,r20
    d924:	30cd883a 	add	r6,r6,r3
    d928:	0021883a 	mov	r16,zero
    d92c:	04400044 	movi	r17,1
    d930:	1025883a 	mov	r18,r2
    d934:	3027883a 	mov	r19,r6
    d938:	32c06236 	bltu	r6,r11,dac4 <__muldf3+0x344>
    d93c:	59807a26 	beq	r11,r6,db28 <__muldf3+0x3a8>
    d940:	680b883a 	mov	r5,r13
    d944:	b80f883a 	mov	r7,r23
    d948:	6009883a 	mov	r4,r12
    d94c:	b00d883a 	mov	r6,r22
    d950:	000e4f40 	call	e4f4 <__muldi3>
    d954:	1009883a 	mov	r4,r2
    d958:	000f883a 	mov	r7,zero
    d95c:	1545883a 	add	r2,r2,r21
    d960:	1111803a 	cmpltu	r8,r2,r4
    d964:	19c7883a 	add	r3,r3,r7
    d968:	40c7883a 	add	r3,r8,r3
    d96c:	88cb883a 	add	r5,r17,r3
    d970:	d8c00617 	ldw	r3,24(sp)
    d974:	8089883a 	add	r4,r16,r2
    d978:	d8800b17 	ldw	r2,44(sp)
    d97c:	18c00104 	addi	r3,r3,4
    d980:	240d803a 	cmpltu	r6,r4,r16
    d984:	10c7883a 	add	r3,r2,r3
    d988:	2013883a 	mov	r9,r4
    d98c:	d8800a17 	ldw	r2,40(sp)
    d990:	d9000517 	ldw	r4,20(sp)
    d994:	314d883a 	add	r6,r6,r5
    d998:	3015883a 	mov	r10,r6
    d99c:	2088c03a 	cmpne	r4,r4,r2
    d9a0:	00880034 	movhi	r2,8192
    d9a4:	10bfffc4 	addi	r2,r2,-1
    d9a8:	d9000f15 	stw	r4,60(sp)
    d9ac:	d8c01015 	stw	r3,64(sp)
    d9b0:	1180162e 	bgeu	r2,r6,da0c <__muldf3+0x28c>
    d9b4:	1811883a 	mov	r8,r3
    d9b8:	101f883a 	mov	r15,r2
    d9bc:	980497fa 	slli	r2,r19,31
    d9c0:	9016d07a 	srli	r11,r18,1
    d9c4:	500697fa 	slli	r3,r10,31
    d9c8:	480cd07a 	srli	r6,r9,1
    d9cc:	500ed07a 	srli	r7,r10,1
    d9d0:	12d6b03a 	or	r11,r2,r11
    d9d4:	00800044 	movi	r2,1
    d9d8:	198cb03a 	or	r6,r3,r6
    d9dc:	4888703a 	and	r4,r9,r2
    d9e0:	9818d07a 	srli	r12,r19,1
    d9e4:	001b883a 	mov	r13,zero
    d9e8:	03a00034 	movhi	r14,32768
    d9ec:	3013883a 	mov	r9,r6
    d9f0:	3815883a 	mov	r10,r7
    d9f4:	4091883a 	add	r8,r8,r2
    d9f8:	20000226 	beq	r4,zero,da04 <__muldf3+0x284>
    d9fc:	5b64b03a 	or	r18,r11,r13
    da00:	63a6b03a 	or	r19,r12,r14
    da04:	7abfed36 	bltu	r15,r10,d9bc <__muldf3+0x23c>
    da08:	da001015 	stw	r8,64(sp)
    da0c:	00840034 	movhi	r2,4096
    da10:	10bfffc4 	addi	r2,r2,-1
    da14:	12801436 	bltu	r2,r10,da68 <__muldf3+0x2e8>
    da18:	da001017 	ldw	r8,64(sp)
    da1c:	101f883a 	mov	r15,r2
    da20:	4a45883a 	add	r2,r9,r9
    da24:	124d803a 	cmpltu	r6,r2,r9
    da28:	5287883a 	add	r3,r10,r10
    da2c:	9497883a 	add	r11,r18,r18
    da30:	5c8f803a 	cmpltu	r7,r11,r18
    da34:	9cd9883a 	add	r12,r19,r19
    da38:	01000044 	movi	r4,1
    da3c:	30cd883a 	add	r6,r6,r3
    da40:	3b0f883a 	add	r7,r7,r12
    da44:	423fffc4 	addi	r8,r8,-1
    da48:	1013883a 	mov	r9,r2
    da4c:	3015883a 	mov	r10,r6
    da50:	111ab03a 	or	r13,r2,r4
    da54:	98003016 	blt	r19,zero,db18 <__muldf3+0x398>
    da58:	5825883a 	mov	r18,r11
    da5c:	3827883a 	mov	r19,r7
    da60:	7abfef2e 	bgeu	r15,r10,da20 <__muldf3+0x2a0>
    da64:	da001015 	stw	r8,64(sp)
    da68:	00803fc4 	movi	r2,255
    da6c:	488e703a 	and	r7,r9,r2
    da70:	00802004 	movi	r2,128
    da74:	0007883a 	mov	r3,zero
    da78:	0011883a 	mov	r8,zero
    da7c:	38801826 	beq	r7,r2,dae0 <__muldf3+0x360>
    da80:	008000c4 	movi	r2,3
    da84:	d9000e04 	addi	r4,sp,56
    da88:	da801215 	stw	r10,72(sp)
    da8c:	d8800e15 	stw	r2,56(sp)
    da90:	da401115 	stw	r9,68(sp)
    da94:	003f6a06 	br	d840 <__muldf3+0xc0>
    da98:	89802126 	beq	r17,r6,db20 <__muldf3+0x3a0>
    da9c:	0009883a 	mov	r4,zero
    daa0:	5105883a 	add	r2,r10,r4
    daa4:	128d803a 	cmpltu	r6,r2,r10
    daa8:	5d07883a 	add	r3,r11,r20
    daac:	30cd883a 	add	r6,r6,r3
    dab0:	0021883a 	mov	r16,zero
    dab4:	0023883a 	mov	r17,zero
    dab8:	1025883a 	mov	r18,r2
    dabc:	3027883a 	mov	r19,r6
    dac0:	32ff9e2e 	bgeu	r6,r11,d93c <__muldf3+0x1bc>
    dac4:	00800044 	movi	r2,1
    dac8:	8089883a 	add	r4,r16,r2
    dacc:	240d803a 	cmpltu	r6,r4,r16
    dad0:	344d883a 	add	r6,r6,r17
    dad4:	2021883a 	mov	r16,r4
    dad8:	3023883a 	mov	r17,r6
    dadc:	003f9806 	br	d940 <__muldf3+0x1c0>
    dae0:	403fe71e 	bne	r8,zero,da80 <__muldf3+0x300>
    dae4:	01004004 	movi	r4,256
    dae8:	4904703a 	and	r2,r9,r4
    daec:	10c4b03a 	or	r2,r2,r3
    daf0:	103fe31e 	bne	r2,zero,da80 <__muldf3+0x300>
    daf4:	94c4b03a 	or	r2,r18,r19
    daf8:	103fe126 	beq	r2,zero,da80 <__muldf3+0x300>
    dafc:	49c5883a 	add	r2,r9,r7
    db00:	1251803a 	cmpltu	r8,r2,r9
    db04:	4291883a 	add	r8,r8,r10
    db08:	013fc004 	movi	r4,-256
    db0c:	1112703a 	and	r9,r2,r4
    db10:	4015883a 	mov	r10,r8
    db14:	003fda06 	br	da80 <__muldf3+0x300>
    db18:	6813883a 	mov	r9,r13
    db1c:	003fce06 	br	da58 <__muldf3+0x2d8>
    db20:	143f7c36 	bltu	r2,r16,d914 <__muldf3+0x194>
    db24:	003fdd06 	br	da9c <__muldf3+0x31c>
    db28:	12bf852e 	bgeu	r2,r10,d940 <__muldf3+0x1c0>
    db2c:	003fe506 	br	dac4 <__muldf3+0x344>
    db30:	00800084 	movi	r2,2
    db34:	20bf351e 	bne	r4,r2,d80c <__muldf3+0x8c>
    db38:	01020034 	movhi	r4,2048
    db3c:	2100b104 	addi	r4,r4,708
    db40:	003f3f06 	br	d840 <__muldf3+0xc0>

0000db44 <__divdf3>:
    db44:	deffed04 	addi	sp,sp,-76
    db48:	dcc01115 	stw	r19,68(sp)
    db4c:	dcc00404 	addi	r19,sp,16
    db50:	2011883a 	mov	r8,r4
    db54:	2813883a 	mov	r9,r5
    db58:	dc000e15 	stw	r16,56(sp)
    db5c:	d809883a 	mov	r4,sp
    db60:	980b883a 	mov	r5,r19
    db64:	dc000904 	addi	r16,sp,36
    db68:	dfc01215 	stw	ra,72(sp)
    db6c:	da400115 	stw	r9,4(sp)
    db70:	d9c00315 	stw	r7,12(sp)
    db74:	da000015 	stw	r8,0(sp)
    db78:	d9800215 	stw	r6,8(sp)
    db7c:	dc801015 	stw	r18,64(sp)
    db80:	dc400f15 	stw	r17,60(sp)
    db84:	000e9200 	call	e920 <__unpack_d>
    db88:	d9000204 	addi	r4,sp,8
    db8c:	800b883a 	mov	r5,r16
    db90:	000e9200 	call	e920 <__unpack_d>
    db94:	d9000417 	ldw	r4,16(sp)
    db98:	00800044 	movi	r2,1
    db9c:	11000b2e 	bgeu	r2,r4,dbcc <__divdf3+0x88>
    dba0:	d9400917 	ldw	r5,36(sp)
    dba4:	1140762e 	bgeu	r2,r5,dd80 <__divdf3+0x23c>
    dba8:	d8800517 	ldw	r2,20(sp)
    dbac:	d8c00a17 	ldw	r3,40(sp)
    dbb0:	01800104 	movi	r6,4
    dbb4:	10c4f03a 	xor	r2,r2,r3
    dbb8:	d8800515 	stw	r2,20(sp)
    dbbc:	21800226 	beq	r4,r6,dbc8 <__divdf3+0x84>
    dbc0:	00800084 	movi	r2,2
    dbc4:	2080141e 	bne	r4,r2,dc18 <__divdf3+0xd4>
    dbc8:	29000926 	beq	r5,r4,dbf0 <__divdf3+0xac>
    dbcc:	9809883a 	mov	r4,r19
    dbd0:	000e60c0 	call	e60c <__pack_d>
    dbd4:	dfc01217 	ldw	ra,72(sp)
    dbd8:	dcc01117 	ldw	r19,68(sp)
    dbdc:	dc801017 	ldw	r18,64(sp)
    dbe0:	dc400f17 	ldw	r17,60(sp)
    dbe4:	dc000e17 	ldw	r16,56(sp)
    dbe8:	dec01304 	addi	sp,sp,76
    dbec:	f800283a 	ret
    dbf0:	01020034 	movhi	r4,2048
    dbf4:	2100b104 	addi	r4,r4,708
    dbf8:	000e60c0 	call	e60c <__pack_d>
    dbfc:	dfc01217 	ldw	ra,72(sp)
    dc00:	dcc01117 	ldw	r19,68(sp)
    dc04:	dc801017 	ldw	r18,64(sp)
    dc08:	dc400f17 	ldw	r17,60(sp)
    dc0c:	dc000e17 	ldw	r16,56(sp)
    dc10:	dec01304 	addi	sp,sp,76
    dc14:	f800283a 	ret
    dc18:	29805b26 	beq	r5,r6,dd88 <__divdf3+0x244>
    dc1c:	28802d26 	beq	r5,r2,dcd4 <__divdf3+0x190>
    dc20:	d8c00617 	ldw	r3,24(sp)
    dc24:	d8800b17 	ldw	r2,44(sp)
    dc28:	d9c00817 	ldw	r7,32(sp)
    dc2c:	dc400d17 	ldw	r17,52(sp)
    dc30:	188bc83a 	sub	r5,r3,r2
    dc34:	d9800717 	ldw	r6,28(sp)
    dc38:	dc000c17 	ldw	r16,48(sp)
    dc3c:	d9400615 	stw	r5,24(sp)
    dc40:	3c403836 	bltu	r7,r17,dd24 <__divdf3+0x1e0>
    dc44:	89c03626 	beq	r17,r7,dd20 <__divdf3+0x1dc>
    dc48:	0015883a 	mov	r10,zero
    dc4c:	001d883a 	mov	r14,zero
    dc50:	02c40034 	movhi	r11,4096
    dc54:	001f883a 	mov	r15,zero
    dc58:	003f883a 	mov	ra,zero
    dc5c:	04800f44 	movi	r18,61
    dc60:	00000f06 	br	dca0 <__divdf3+0x15c>
    dc64:	601d883a 	mov	r14,r12
    dc68:	681f883a 	mov	r15,r13
    dc6c:	400d883a 	mov	r6,r8
    dc70:	100f883a 	mov	r7,r2
    dc74:	3191883a 	add	r8,r6,r6
    dc78:	5808d07a 	srli	r4,r11,1
    dc7c:	4185803a 	cmpltu	r2,r8,r6
    dc80:	39d3883a 	add	r9,r7,r7
    dc84:	28c6b03a 	or	r3,r5,r3
    dc88:	1245883a 	add	r2,r2,r9
    dc8c:	1815883a 	mov	r10,r3
    dc90:	2017883a 	mov	r11,r4
    dc94:	400d883a 	mov	r6,r8
    dc98:	100f883a 	mov	r7,r2
    dc9c:	fc801726 	beq	ra,r18,dcfc <__divdf3+0x1b8>
    dca0:	580a97fa 	slli	r5,r11,31
    dca4:	5006d07a 	srli	r3,r10,1
    dca8:	ffc00044 	addi	ra,ra,1
    dcac:	3c7ff136 	bltu	r7,r17,dc74 <__divdf3+0x130>
    dcb0:	3411c83a 	sub	r8,r6,r16
    dcb4:	3205803a 	cmpltu	r2,r6,r8
    dcb8:	3c53c83a 	sub	r9,r7,r17
    dcbc:	7298b03a 	or	r12,r14,r10
    dcc0:	7adab03a 	or	r13,r15,r11
    dcc4:	4885c83a 	sub	r2,r9,r2
    dcc8:	89ffe61e 	bne	r17,r7,dc64 <__divdf3+0x120>
    dccc:	343fe936 	bltu	r6,r16,dc74 <__divdf3+0x130>
    dcd0:	003fe406 	br	dc64 <__divdf3+0x120>
    dcd4:	9809883a 	mov	r4,r19
    dcd8:	d9800415 	stw	r6,16(sp)
    dcdc:	000e60c0 	call	e60c <__pack_d>
    dce0:	dfc01217 	ldw	ra,72(sp)
    dce4:	dcc01117 	ldw	r19,68(sp)
    dce8:	dc801017 	ldw	r18,64(sp)
    dcec:	dc400f17 	ldw	r17,60(sp)
    dcf0:	dc000e17 	ldw	r16,56(sp)
    dcf4:	dec01304 	addi	sp,sp,76
    dcf8:	f800283a 	ret
    dcfc:	00803fc4 	movi	r2,255
    dd00:	7090703a 	and	r8,r14,r2
    dd04:	00802004 	movi	r2,128
    dd08:	0007883a 	mov	r3,zero
    dd0c:	0013883a 	mov	r9,zero
    dd10:	40800d26 	beq	r8,r2,dd48 <__divdf3+0x204>
    dd14:	dbc00815 	stw	r15,32(sp)
    dd18:	db800715 	stw	r14,28(sp)
    dd1c:	003fab06 	br	dbcc <__divdf3+0x88>
    dd20:	343fc92e 	bgeu	r6,r16,dc48 <__divdf3+0x104>
    dd24:	3185883a 	add	r2,r6,r6
    dd28:	1189803a 	cmpltu	r4,r2,r6
    dd2c:	39c7883a 	add	r3,r7,r7
    dd30:	20c9883a 	add	r4,r4,r3
    dd34:	297fffc4 	addi	r5,r5,-1
    dd38:	100d883a 	mov	r6,r2
    dd3c:	200f883a 	mov	r7,r4
    dd40:	d9400615 	stw	r5,24(sp)
    dd44:	003fc006 	br	dc48 <__divdf3+0x104>
    dd48:	483ff21e 	bne	r9,zero,dd14 <__divdf3+0x1d0>
    dd4c:	01004004 	movi	r4,256
    dd50:	7104703a 	and	r2,r14,r4
    dd54:	10c4b03a 	or	r2,r2,r3
    dd58:	103fee1e 	bne	r2,zero,dd14 <__divdf3+0x1d0>
    dd5c:	31c4b03a 	or	r2,r6,r7
    dd60:	103fec26 	beq	r2,zero,dd14 <__divdf3+0x1d0>
    dd64:	7205883a 	add	r2,r14,r8
    dd68:	1391803a 	cmpltu	r8,r2,r14
    dd6c:	43d1883a 	add	r8,r8,r15
    dd70:	013fc004 	movi	r4,-256
    dd74:	111c703a 	and	r14,r2,r4
    dd78:	401f883a 	mov	r15,r8
    dd7c:	003fe506 	br	dd14 <__divdf3+0x1d0>
    dd80:	8009883a 	mov	r4,r16
    dd84:	003f9206 	br	dbd0 <__divdf3+0x8c>
    dd88:	9809883a 	mov	r4,r19
    dd8c:	d8000715 	stw	zero,28(sp)
    dd90:	d8000815 	stw	zero,32(sp)
    dd94:	d8000615 	stw	zero,24(sp)
    dd98:	003f8d06 	br	dbd0 <__divdf3+0x8c>

0000dd9c <__eqdf2>:
    dd9c:	deffef04 	addi	sp,sp,-68
    dda0:	dc400f15 	stw	r17,60(sp)
    dda4:	dc400404 	addi	r17,sp,16
    dda8:	2005883a 	mov	r2,r4
    ddac:	2807883a 	mov	r3,r5
    ddb0:	dc000e15 	stw	r16,56(sp)
    ddb4:	d809883a 	mov	r4,sp
    ddb8:	880b883a 	mov	r5,r17
    ddbc:	dc000904 	addi	r16,sp,36
    ddc0:	d8c00115 	stw	r3,4(sp)
    ddc4:	d8800015 	stw	r2,0(sp)
    ddc8:	d9800215 	stw	r6,8(sp)
    ddcc:	dfc01015 	stw	ra,64(sp)
    ddd0:	d9c00315 	stw	r7,12(sp)
    ddd4:	000e9200 	call	e920 <__unpack_d>
    ddd8:	d9000204 	addi	r4,sp,8
    dddc:	800b883a 	mov	r5,r16
    dde0:	000e9200 	call	e920 <__unpack_d>
    dde4:	d8800417 	ldw	r2,16(sp)
    dde8:	00c00044 	movi	r3,1
    ddec:	180d883a 	mov	r6,r3
    ddf0:	1880062e 	bgeu	r3,r2,de0c <__eqdf2+0x70>
    ddf4:	d8800917 	ldw	r2,36(sp)
    ddf8:	8809883a 	mov	r4,r17
    ddfc:	800b883a 	mov	r5,r16
    de00:	1880022e 	bgeu	r3,r2,de0c <__eqdf2+0x70>
    de04:	000ea580 	call	ea58 <__fpcmp_parts_d>
    de08:	100d883a 	mov	r6,r2
    de0c:	3005883a 	mov	r2,r6
    de10:	dfc01017 	ldw	ra,64(sp)
    de14:	dc400f17 	ldw	r17,60(sp)
    de18:	dc000e17 	ldw	r16,56(sp)
    de1c:	dec01104 	addi	sp,sp,68
    de20:	f800283a 	ret

0000de24 <__nedf2>:
    de24:	deffef04 	addi	sp,sp,-68
    de28:	dc400f15 	stw	r17,60(sp)
    de2c:	dc400404 	addi	r17,sp,16
    de30:	2005883a 	mov	r2,r4
    de34:	2807883a 	mov	r3,r5
    de38:	dc000e15 	stw	r16,56(sp)
    de3c:	d809883a 	mov	r4,sp
    de40:	880b883a 	mov	r5,r17
    de44:	dc000904 	addi	r16,sp,36
    de48:	d8c00115 	stw	r3,4(sp)
    de4c:	d8800015 	stw	r2,0(sp)
    de50:	d9800215 	stw	r6,8(sp)
    de54:	dfc01015 	stw	ra,64(sp)
    de58:	d9c00315 	stw	r7,12(sp)
    de5c:	000e9200 	call	e920 <__unpack_d>
    de60:	d9000204 	addi	r4,sp,8
    de64:	800b883a 	mov	r5,r16
    de68:	000e9200 	call	e920 <__unpack_d>
    de6c:	d8800417 	ldw	r2,16(sp)
    de70:	00c00044 	movi	r3,1
    de74:	180d883a 	mov	r6,r3
    de78:	1880062e 	bgeu	r3,r2,de94 <__nedf2+0x70>
    de7c:	d8800917 	ldw	r2,36(sp)
    de80:	8809883a 	mov	r4,r17
    de84:	800b883a 	mov	r5,r16
    de88:	1880022e 	bgeu	r3,r2,de94 <__nedf2+0x70>
    de8c:	000ea580 	call	ea58 <__fpcmp_parts_d>
    de90:	100d883a 	mov	r6,r2
    de94:	3005883a 	mov	r2,r6
    de98:	dfc01017 	ldw	ra,64(sp)
    de9c:	dc400f17 	ldw	r17,60(sp)
    dea0:	dc000e17 	ldw	r16,56(sp)
    dea4:	dec01104 	addi	sp,sp,68
    dea8:	f800283a 	ret

0000deac <__gtdf2>:
    deac:	deffef04 	addi	sp,sp,-68
    deb0:	dc400f15 	stw	r17,60(sp)
    deb4:	dc400404 	addi	r17,sp,16
    deb8:	2005883a 	mov	r2,r4
    debc:	2807883a 	mov	r3,r5
    dec0:	dc000e15 	stw	r16,56(sp)
    dec4:	d809883a 	mov	r4,sp
    dec8:	880b883a 	mov	r5,r17
    decc:	dc000904 	addi	r16,sp,36
    ded0:	d8c00115 	stw	r3,4(sp)
    ded4:	d8800015 	stw	r2,0(sp)
    ded8:	d9800215 	stw	r6,8(sp)
    dedc:	dfc01015 	stw	ra,64(sp)
    dee0:	d9c00315 	stw	r7,12(sp)
    dee4:	000e9200 	call	e920 <__unpack_d>
    dee8:	d9000204 	addi	r4,sp,8
    deec:	800b883a 	mov	r5,r16
    def0:	000e9200 	call	e920 <__unpack_d>
    def4:	d8800417 	ldw	r2,16(sp)
    def8:	00c00044 	movi	r3,1
    defc:	01bfffc4 	movi	r6,-1
    df00:	1880062e 	bgeu	r3,r2,df1c <__gtdf2+0x70>
    df04:	d8800917 	ldw	r2,36(sp)
    df08:	8809883a 	mov	r4,r17
    df0c:	800b883a 	mov	r5,r16
    df10:	1880022e 	bgeu	r3,r2,df1c <__gtdf2+0x70>
    df14:	000ea580 	call	ea58 <__fpcmp_parts_d>
    df18:	100d883a 	mov	r6,r2
    df1c:	3005883a 	mov	r2,r6
    df20:	dfc01017 	ldw	ra,64(sp)
    df24:	dc400f17 	ldw	r17,60(sp)
    df28:	dc000e17 	ldw	r16,56(sp)
    df2c:	dec01104 	addi	sp,sp,68
    df30:	f800283a 	ret

0000df34 <__gedf2>:
    df34:	deffef04 	addi	sp,sp,-68
    df38:	dc400f15 	stw	r17,60(sp)
    df3c:	dc400404 	addi	r17,sp,16
    df40:	2005883a 	mov	r2,r4
    df44:	2807883a 	mov	r3,r5
    df48:	dc000e15 	stw	r16,56(sp)
    df4c:	d809883a 	mov	r4,sp
    df50:	880b883a 	mov	r5,r17
    df54:	dc000904 	addi	r16,sp,36
    df58:	d8c00115 	stw	r3,4(sp)
    df5c:	d8800015 	stw	r2,0(sp)
    df60:	d9800215 	stw	r6,8(sp)
    df64:	dfc01015 	stw	ra,64(sp)
    df68:	d9c00315 	stw	r7,12(sp)
    df6c:	000e9200 	call	e920 <__unpack_d>
    df70:	d9000204 	addi	r4,sp,8
    df74:	800b883a 	mov	r5,r16
    df78:	000e9200 	call	e920 <__unpack_d>
    df7c:	d8800417 	ldw	r2,16(sp)
    df80:	00c00044 	movi	r3,1
    df84:	01bfffc4 	movi	r6,-1
    df88:	1880062e 	bgeu	r3,r2,dfa4 <__gedf2+0x70>
    df8c:	d8800917 	ldw	r2,36(sp)
    df90:	8809883a 	mov	r4,r17
    df94:	800b883a 	mov	r5,r16
    df98:	1880022e 	bgeu	r3,r2,dfa4 <__gedf2+0x70>
    df9c:	000ea580 	call	ea58 <__fpcmp_parts_d>
    dfa0:	100d883a 	mov	r6,r2
    dfa4:	3005883a 	mov	r2,r6
    dfa8:	dfc01017 	ldw	ra,64(sp)
    dfac:	dc400f17 	ldw	r17,60(sp)
    dfb0:	dc000e17 	ldw	r16,56(sp)
    dfb4:	dec01104 	addi	sp,sp,68
    dfb8:	f800283a 	ret

0000dfbc <__ltdf2>:
    dfbc:	deffef04 	addi	sp,sp,-68
    dfc0:	dc400f15 	stw	r17,60(sp)
    dfc4:	dc400404 	addi	r17,sp,16
    dfc8:	2005883a 	mov	r2,r4
    dfcc:	2807883a 	mov	r3,r5
    dfd0:	dc000e15 	stw	r16,56(sp)
    dfd4:	d809883a 	mov	r4,sp
    dfd8:	880b883a 	mov	r5,r17
    dfdc:	dc000904 	addi	r16,sp,36
    dfe0:	d8c00115 	stw	r3,4(sp)
    dfe4:	d8800015 	stw	r2,0(sp)
    dfe8:	d9800215 	stw	r6,8(sp)
    dfec:	dfc01015 	stw	ra,64(sp)
    dff0:	d9c00315 	stw	r7,12(sp)
    dff4:	000e9200 	call	e920 <__unpack_d>
    dff8:	d9000204 	addi	r4,sp,8
    dffc:	800b883a 	mov	r5,r16
    e000:	000e9200 	call	e920 <__unpack_d>
    e004:	d8800417 	ldw	r2,16(sp)
    e008:	00c00044 	movi	r3,1
    e00c:	180d883a 	mov	r6,r3
    e010:	1880062e 	bgeu	r3,r2,e02c <__ltdf2+0x70>
    e014:	d8800917 	ldw	r2,36(sp)
    e018:	8809883a 	mov	r4,r17
    e01c:	800b883a 	mov	r5,r16
    e020:	1880022e 	bgeu	r3,r2,e02c <__ltdf2+0x70>
    e024:	000ea580 	call	ea58 <__fpcmp_parts_d>
    e028:	100d883a 	mov	r6,r2
    e02c:	3005883a 	mov	r2,r6
    e030:	dfc01017 	ldw	ra,64(sp)
    e034:	dc400f17 	ldw	r17,60(sp)
    e038:	dc000e17 	ldw	r16,56(sp)
    e03c:	dec01104 	addi	sp,sp,68
    e040:	f800283a 	ret

0000e044 <__floatsidf>:
    e044:	2006d7fa 	srli	r3,r4,31
    e048:	defff604 	addi	sp,sp,-40
    e04c:	008000c4 	movi	r2,3
    e050:	dfc00915 	stw	ra,36(sp)
    e054:	dcc00815 	stw	r19,32(sp)
    e058:	dc800715 	stw	r18,28(sp)
    e05c:	dc400615 	stw	r17,24(sp)
    e060:	dc000515 	stw	r16,20(sp)
    e064:	d8800015 	stw	r2,0(sp)
    e068:	d8c00115 	stw	r3,4(sp)
    e06c:	20000f1e 	bne	r4,zero,e0ac <__floatsidf+0x68>
    e070:	00800084 	movi	r2,2
    e074:	d8800015 	stw	r2,0(sp)
    e078:	d809883a 	mov	r4,sp
    e07c:	000e60c0 	call	e60c <__pack_d>
    e080:	1009883a 	mov	r4,r2
    e084:	180b883a 	mov	r5,r3
    e088:	2005883a 	mov	r2,r4
    e08c:	2807883a 	mov	r3,r5
    e090:	dfc00917 	ldw	ra,36(sp)
    e094:	dcc00817 	ldw	r19,32(sp)
    e098:	dc800717 	ldw	r18,28(sp)
    e09c:	dc400617 	ldw	r17,24(sp)
    e0a0:	dc000517 	ldw	r16,20(sp)
    e0a4:	dec00a04 	addi	sp,sp,40
    e0a8:	f800283a 	ret
    e0ac:	00800f04 	movi	r2,60
    e0b0:	1807003a 	cmpeq	r3,r3,zero
    e0b4:	d8800215 	stw	r2,8(sp)
    e0b8:	18001126 	beq	r3,zero,e100 <__floatsidf+0xbc>
    e0bc:	0027883a 	mov	r19,zero
    e0c0:	2025883a 	mov	r18,r4
    e0c4:	d9000315 	stw	r4,12(sp)
    e0c8:	dcc00415 	stw	r19,16(sp)
    e0cc:	000e58c0 	call	e58c <__clzsi2>
    e0d0:	11000744 	addi	r4,r2,29
    e0d4:	013fe80e 	bge	zero,r4,e078 <__floatsidf+0x34>
    e0d8:	10bfff44 	addi	r2,r2,-3
    e0dc:	10000c16 	blt	r2,zero,e110 <__floatsidf+0xcc>
    e0e0:	90a2983a 	sll	r17,r18,r2
    e0e4:	0021883a 	mov	r16,zero
    e0e8:	d8800217 	ldw	r2,8(sp)
    e0ec:	dc400415 	stw	r17,16(sp)
    e0f0:	dc000315 	stw	r16,12(sp)
    e0f4:	1105c83a 	sub	r2,r2,r4
    e0f8:	d8800215 	stw	r2,8(sp)
    e0fc:	003fde06 	br	e078 <__floatsidf+0x34>
    e100:	00a00034 	movhi	r2,32768
    e104:	20800a26 	beq	r4,r2,e130 <__floatsidf+0xec>
    e108:	0109c83a 	sub	r4,zero,r4
    e10c:	003feb06 	br	e0bc <__floatsidf+0x78>
    e110:	9006d07a 	srli	r3,r18,1
    e114:	008007c4 	movi	r2,31
    e118:	1105c83a 	sub	r2,r2,r4
    e11c:	1886d83a 	srl	r3,r3,r2
    e120:	9922983a 	sll	r17,r19,r4
    e124:	9120983a 	sll	r16,r18,r4
    e128:	1c62b03a 	or	r17,r3,r17
    e12c:	003fee06 	br	e0e8 <__floatsidf+0xa4>
    e130:	0009883a 	mov	r4,zero
    e134:	01707834 	movhi	r5,49632
    e138:	003fd306 	br	e088 <__floatsidf+0x44>

0000e13c <__fixdfsi>:
    e13c:	defff804 	addi	sp,sp,-32
    e140:	2005883a 	mov	r2,r4
    e144:	2807883a 	mov	r3,r5
    e148:	d809883a 	mov	r4,sp
    e14c:	d9400204 	addi	r5,sp,8
    e150:	d8c00115 	stw	r3,4(sp)
    e154:	d8800015 	stw	r2,0(sp)
    e158:	dfc00715 	stw	ra,28(sp)
    e15c:	000e9200 	call	e920 <__unpack_d>
    e160:	d8c00217 	ldw	r3,8(sp)
    e164:	00800084 	movi	r2,2
    e168:	1880051e 	bne	r3,r2,e180 <__fixdfsi+0x44>
    e16c:	0007883a 	mov	r3,zero
    e170:	1805883a 	mov	r2,r3
    e174:	dfc00717 	ldw	ra,28(sp)
    e178:	dec00804 	addi	sp,sp,32
    e17c:	f800283a 	ret
    e180:	00800044 	movi	r2,1
    e184:	10fff92e 	bgeu	r2,r3,e16c <__fixdfsi+0x30>
    e188:	00800104 	movi	r2,4
    e18c:	18800426 	beq	r3,r2,e1a0 <__fixdfsi+0x64>
    e190:	d8c00417 	ldw	r3,16(sp)
    e194:	183ff516 	blt	r3,zero,e16c <__fixdfsi+0x30>
    e198:	00800784 	movi	r2,30
    e19c:	10c0080e 	bge	r2,r3,e1c0 <__fixdfsi+0x84>
    e1a0:	d8800317 	ldw	r2,12(sp)
    e1a4:	1000121e 	bne	r2,zero,e1f0 <__fixdfsi+0xb4>
    e1a8:	00e00034 	movhi	r3,32768
    e1ac:	18ffffc4 	addi	r3,r3,-1
    e1b0:	1805883a 	mov	r2,r3
    e1b4:	dfc00717 	ldw	ra,28(sp)
    e1b8:	dec00804 	addi	sp,sp,32
    e1bc:	f800283a 	ret
    e1c0:	00800f04 	movi	r2,60
    e1c4:	10d1c83a 	sub	r8,r2,r3
    e1c8:	40bff804 	addi	r2,r8,-32
    e1cc:	d9800517 	ldw	r6,20(sp)
    e1d0:	d9c00617 	ldw	r7,24(sp)
    e1d4:	10000816 	blt	r2,zero,e1f8 <__fixdfsi+0xbc>
    e1d8:	3888d83a 	srl	r4,r7,r2
    e1dc:	d8800317 	ldw	r2,12(sp)
    e1e0:	2007883a 	mov	r3,r4
    e1e4:	103fe226 	beq	r2,zero,e170 <__fixdfsi+0x34>
    e1e8:	0107c83a 	sub	r3,zero,r4
    e1ec:	003fe006 	br	e170 <__fixdfsi+0x34>
    e1f0:	00e00034 	movhi	r3,32768
    e1f4:	003fde06 	br	e170 <__fixdfsi+0x34>
    e1f8:	39c7883a 	add	r3,r7,r7
    e1fc:	008007c4 	movi	r2,31
    e200:	1205c83a 	sub	r2,r2,r8
    e204:	1886983a 	sll	r3,r3,r2
    e208:	3208d83a 	srl	r4,r6,r8
    e20c:	1908b03a 	or	r4,r3,r4
    e210:	003ff206 	br	e1dc <__fixdfsi+0xa0>

0000e214 <__floatunsidf>:
    e214:	defff204 	addi	sp,sp,-56
    e218:	dfc00d15 	stw	ra,52(sp)
    e21c:	ddc00c15 	stw	r23,48(sp)
    e220:	dd800b15 	stw	r22,44(sp)
    e224:	dd400a15 	stw	r21,40(sp)
    e228:	dd000915 	stw	r20,36(sp)
    e22c:	dcc00815 	stw	r19,32(sp)
    e230:	dc800715 	stw	r18,28(sp)
    e234:	dc400615 	stw	r17,24(sp)
    e238:	dc000515 	stw	r16,20(sp)
    e23c:	d8000115 	stw	zero,4(sp)
    e240:	20000f1e 	bne	r4,zero,e280 <__floatunsidf+0x6c>
    e244:	00800084 	movi	r2,2
    e248:	d8800015 	stw	r2,0(sp)
    e24c:	d809883a 	mov	r4,sp
    e250:	000e60c0 	call	e60c <__pack_d>
    e254:	dfc00d17 	ldw	ra,52(sp)
    e258:	ddc00c17 	ldw	r23,48(sp)
    e25c:	dd800b17 	ldw	r22,44(sp)
    e260:	dd400a17 	ldw	r21,40(sp)
    e264:	dd000917 	ldw	r20,36(sp)
    e268:	dcc00817 	ldw	r19,32(sp)
    e26c:	dc800717 	ldw	r18,28(sp)
    e270:	dc400617 	ldw	r17,24(sp)
    e274:	dc000517 	ldw	r16,20(sp)
    e278:	dec00e04 	addi	sp,sp,56
    e27c:	f800283a 	ret
    e280:	008000c4 	movi	r2,3
    e284:	00c00f04 	movi	r3,60
    e288:	002f883a 	mov	r23,zero
    e28c:	202d883a 	mov	r22,r4
    e290:	d8800015 	stw	r2,0(sp)
    e294:	d8c00215 	stw	r3,8(sp)
    e298:	d9000315 	stw	r4,12(sp)
    e29c:	ddc00415 	stw	r23,16(sp)
    e2a0:	000e58c0 	call	e58c <__clzsi2>
    e2a4:	12400744 	addi	r9,r2,29
    e2a8:	48000b16 	blt	r9,zero,e2d8 <__floatunsidf+0xc4>
    e2ac:	483fe726 	beq	r9,zero,e24c <__floatunsidf+0x38>
    e2b0:	10bfff44 	addi	r2,r2,-3
    e2b4:	10002e16 	blt	r2,zero,e370 <__floatunsidf+0x15c>
    e2b8:	b0a2983a 	sll	r17,r22,r2
    e2bc:	0021883a 	mov	r16,zero
    e2c0:	d8800217 	ldw	r2,8(sp)
    e2c4:	dc400415 	stw	r17,16(sp)
    e2c8:	dc000315 	stw	r16,12(sp)
    e2cc:	1245c83a 	sub	r2,r2,r9
    e2d0:	d8800215 	stw	r2,8(sp)
    e2d4:	003fdd06 	br	e24c <__floatunsidf+0x38>
    e2d8:	0255c83a 	sub	r10,zero,r9
    e2dc:	51bff804 	addi	r6,r10,-32
    e2e0:	30001b16 	blt	r6,zero,e350 <__floatunsidf+0x13c>
    e2e4:	b9a8d83a 	srl	r20,r23,r6
    e2e8:	002b883a 	mov	r21,zero
    e2ec:	000f883a 	mov	r7,zero
    e2f0:	01000044 	movi	r4,1
    e2f4:	0011883a 	mov	r8,zero
    e2f8:	30002516 	blt	r6,zero,e390 <__floatunsidf+0x17c>
    e2fc:	21a6983a 	sll	r19,r4,r6
    e300:	0025883a 	mov	r18,zero
    e304:	00bfffc4 	movi	r2,-1
    e308:	9089883a 	add	r4,r18,r2
    e30c:	988b883a 	add	r5,r19,r2
    e310:	248d803a 	cmpltu	r6,r4,r18
    e314:	314b883a 	add	r5,r6,r5
    e318:	b104703a 	and	r2,r22,r4
    e31c:	b946703a 	and	r3,r23,r5
    e320:	10c4b03a 	or	r2,r2,r3
    e324:	10000226 	beq	r2,zero,e330 <__floatunsidf+0x11c>
    e328:	01c00044 	movi	r7,1
    e32c:	0011883a 	mov	r8,zero
    e330:	d9000217 	ldw	r4,8(sp)
    e334:	a1c4b03a 	or	r2,r20,r7
    e338:	aa06b03a 	or	r3,r21,r8
    e33c:	2249c83a 	sub	r4,r4,r9
    e340:	d8c00415 	stw	r3,16(sp)
    e344:	d9000215 	stw	r4,8(sp)
    e348:	d8800315 	stw	r2,12(sp)
    e34c:	003fbf06 	br	e24c <__floatunsidf+0x38>
    e350:	bdc7883a 	add	r3,r23,r23
    e354:	008007c4 	movi	r2,31
    e358:	1285c83a 	sub	r2,r2,r10
    e35c:	1886983a 	sll	r3,r3,r2
    e360:	b2a8d83a 	srl	r20,r22,r10
    e364:	baaad83a 	srl	r21,r23,r10
    e368:	1d28b03a 	or	r20,r3,r20
    e36c:	003fdf06 	br	e2ec <__floatunsidf+0xd8>
    e370:	b006d07a 	srli	r3,r22,1
    e374:	008007c4 	movi	r2,31
    e378:	1245c83a 	sub	r2,r2,r9
    e37c:	1886d83a 	srl	r3,r3,r2
    e380:	ba62983a 	sll	r17,r23,r9
    e384:	b260983a 	sll	r16,r22,r9
    e388:	1c62b03a 	or	r17,r3,r17
    e38c:	003fcc06 	br	e2c0 <__floatunsidf+0xac>
    e390:	2006d07a 	srli	r3,r4,1
    e394:	008007c4 	movi	r2,31
    e398:	1285c83a 	sub	r2,r2,r10
    e39c:	18a6d83a 	srl	r19,r3,r2
    e3a0:	22a4983a 	sll	r18,r4,r10
    e3a4:	003fd706 	br	e304 <__floatunsidf+0xf0>

0000e3a8 <udivmodsi4>:
    e3a8:	29001b2e 	bgeu	r5,r4,e418 <udivmodsi4+0x70>
    e3ac:	28001a16 	blt	r5,zero,e418 <udivmodsi4+0x70>
    e3b0:	00800044 	movi	r2,1
    e3b4:	0007883a 	mov	r3,zero
    e3b8:	01c007c4 	movi	r7,31
    e3bc:	00000306 	br	e3cc <udivmodsi4+0x24>
    e3c0:	19c01326 	beq	r3,r7,e410 <udivmodsi4+0x68>
    e3c4:	18c00044 	addi	r3,r3,1
    e3c8:	28000416 	blt	r5,zero,e3dc <udivmodsi4+0x34>
    e3cc:	294b883a 	add	r5,r5,r5
    e3d0:	1085883a 	add	r2,r2,r2
    e3d4:	293ffa36 	bltu	r5,r4,e3c0 <udivmodsi4+0x18>
    e3d8:	10000d26 	beq	r2,zero,e410 <udivmodsi4+0x68>
    e3dc:	0007883a 	mov	r3,zero
    e3e0:	21400236 	bltu	r4,r5,e3ec <udivmodsi4+0x44>
    e3e4:	2149c83a 	sub	r4,r4,r5
    e3e8:	1886b03a 	or	r3,r3,r2
    e3ec:	1004d07a 	srli	r2,r2,1
    e3f0:	280ad07a 	srli	r5,r5,1
    e3f4:	103ffa1e 	bne	r2,zero,e3e0 <udivmodsi4+0x38>
    e3f8:	30000226 	beq	r6,zero,e404 <udivmodsi4+0x5c>
    e3fc:	2005883a 	mov	r2,r4
    e400:	f800283a 	ret
    e404:	1809883a 	mov	r4,r3
    e408:	2005883a 	mov	r2,r4
    e40c:	f800283a 	ret
    e410:	0007883a 	mov	r3,zero
    e414:	003ff806 	br	e3f8 <udivmodsi4+0x50>
    e418:	00800044 	movi	r2,1
    e41c:	0007883a 	mov	r3,zero
    e420:	003fef06 	br	e3e0 <udivmodsi4+0x38>

0000e424 <__divsi3>:
    e424:	defffe04 	addi	sp,sp,-8
    e428:	dc000015 	stw	r16,0(sp)
    e42c:	dfc00115 	stw	ra,4(sp)
    e430:	0021883a 	mov	r16,zero
    e434:	20000c16 	blt	r4,zero,e468 <__divsi3+0x44>
    e438:	000d883a 	mov	r6,zero
    e43c:	28000e16 	blt	r5,zero,e478 <__divsi3+0x54>
    e440:	000e3a80 	call	e3a8 <udivmodsi4>
    e444:	1007883a 	mov	r3,r2
    e448:	8005003a 	cmpeq	r2,r16,zero
    e44c:	1000011e 	bne	r2,zero,e454 <__divsi3+0x30>
    e450:	00c7c83a 	sub	r3,zero,r3
    e454:	1805883a 	mov	r2,r3
    e458:	dfc00117 	ldw	ra,4(sp)
    e45c:	dc000017 	ldw	r16,0(sp)
    e460:	dec00204 	addi	sp,sp,8
    e464:	f800283a 	ret
    e468:	0109c83a 	sub	r4,zero,r4
    e46c:	04000044 	movi	r16,1
    e470:	000d883a 	mov	r6,zero
    e474:	283ff20e 	bge	r5,zero,e440 <__divsi3+0x1c>
    e478:	014bc83a 	sub	r5,zero,r5
    e47c:	8021003a 	cmpeq	r16,r16,zero
    e480:	003fef06 	br	e440 <__divsi3+0x1c>

0000e484 <__modsi3>:
    e484:	deffff04 	addi	sp,sp,-4
    e488:	dfc00015 	stw	ra,0(sp)
    e48c:	01800044 	movi	r6,1
    e490:	2807883a 	mov	r3,r5
    e494:	20000416 	blt	r4,zero,e4a8 <__modsi3+0x24>
    e498:	28000c16 	blt	r5,zero,e4cc <__modsi3+0x48>
    e49c:	dfc00017 	ldw	ra,0(sp)
    e4a0:	dec00104 	addi	sp,sp,4
    e4a4:	000e3a81 	jmpi	e3a8 <udivmodsi4>
    e4a8:	0109c83a 	sub	r4,zero,r4
    e4ac:	28000b16 	blt	r5,zero,e4dc <__modsi3+0x58>
    e4b0:	180b883a 	mov	r5,r3
    e4b4:	01800044 	movi	r6,1
    e4b8:	000e3a80 	call	e3a8 <udivmodsi4>
    e4bc:	0085c83a 	sub	r2,zero,r2
    e4c0:	dfc00017 	ldw	ra,0(sp)
    e4c4:	dec00104 	addi	sp,sp,4
    e4c8:	f800283a 	ret
    e4cc:	014bc83a 	sub	r5,zero,r5
    e4d0:	dfc00017 	ldw	ra,0(sp)
    e4d4:	dec00104 	addi	sp,sp,4
    e4d8:	000e3a81 	jmpi	e3a8 <udivmodsi4>
    e4dc:	0147c83a 	sub	r3,zero,r5
    e4e0:	003ff306 	br	e4b0 <__modsi3+0x2c>

0000e4e4 <__udivsi3>:
    e4e4:	000d883a 	mov	r6,zero
    e4e8:	000e3a81 	jmpi	e3a8 <udivmodsi4>

0000e4ec <__umodsi3>:
    e4ec:	01800044 	movi	r6,1
    e4f0:	000e3a81 	jmpi	e3a8 <udivmodsi4>

0000e4f4 <__muldi3>:
    e4f4:	2011883a 	mov	r8,r4
    e4f8:	427fffcc 	andi	r9,r8,65535
    e4fc:	4018d43a 	srli	r12,r8,16
    e500:	32bfffcc 	andi	r10,r6,65535
    e504:	3016d43a 	srli	r11,r6,16
    e508:	4a85383a 	mul	r2,r9,r10
    e50c:	6295383a 	mul	r10,r12,r10
    e510:	4ad3383a 	mul	r9,r9,r11
    e514:	113fffcc 	andi	r4,r2,65535
    e518:	1004d43a 	srli	r2,r2,16
    e51c:	4a93883a 	add	r9,r9,r10
    e520:	3807883a 	mov	r3,r7
    e524:	1245883a 	add	r2,r2,r9
    e528:	280f883a 	mov	r7,r5
    e52c:	180b883a 	mov	r5,r3
    e530:	1006943a 	slli	r3,r2,16
    e534:	defffd04 	addi	sp,sp,-12
    e538:	dc800215 	stw	r18,8(sp)
    e53c:	1907883a 	add	r3,r3,r4
    e540:	dc400115 	stw	r17,4(sp)
    e544:	dc000015 	stw	r16,0(sp)
    e548:	4165383a 	mul	r18,r8,r5
    e54c:	31e3383a 	mul	r17,r6,r7
    e550:	1012d43a 	srli	r9,r2,16
    e554:	62d9383a 	mul	r12,r12,r11
    e558:	181f883a 	mov	r15,r3
    e55c:	1280022e 	bgeu	r2,r10,e568 <__muldi3+0x74>
    e560:	00800074 	movhi	r2,1
    e564:	6099883a 	add	r12,r12,r2
    e568:	624d883a 	add	r6,r12,r9
    e56c:	9187883a 	add	r3,r18,r6
    e570:	88c7883a 	add	r3,r17,r3
    e574:	7805883a 	mov	r2,r15
    e578:	dc800217 	ldw	r18,8(sp)
    e57c:	dc400117 	ldw	r17,4(sp)
    e580:	dc000017 	ldw	r16,0(sp)
    e584:	dec00304 	addi	sp,sp,12
    e588:	f800283a 	ret

0000e58c <__clzsi2>:
    e58c:	00bfffd4 	movui	r2,65535
    e590:	11000e36 	bltu	r2,r4,e5cc <__clzsi2+0x40>
    e594:	00803fc4 	movi	r2,255
    e598:	01400204 	movi	r5,8
    e59c:	0007883a 	mov	r3,zero
    e5a0:	11001036 	bltu	r2,r4,e5e4 <__clzsi2+0x58>
    e5a4:	000b883a 	mov	r5,zero
    e5a8:	20c6d83a 	srl	r3,r4,r3
    e5ac:	00820034 	movhi	r2,2048
    e5b0:	1080b604 	addi	r2,r2,728
    e5b4:	1887883a 	add	r3,r3,r2
    e5b8:	18800003 	ldbu	r2,0(r3)
    e5bc:	00c00804 	movi	r3,32
    e5c0:	2885883a 	add	r2,r5,r2
    e5c4:	1885c83a 	sub	r2,r3,r2
    e5c8:	f800283a 	ret
    e5cc:	01400404 	movi	r5,16
    e5d0:	00804034 	movhi	r2,256
    e5d4:	10bfffc4 	addi	r2,r2,-1
    e5d8:	2807883a 	mov	r3,r5
    e5dc:	113ff22e 	bgeu	r2,r4,e5a8 <__clzsi2+0x1c>
    e5e0:	01400604 	movi	r5,24
    e5e4:	2807883a 	mov	r3,r5
    e5e8:	20c6d83a 	srl	r3,r4,r3
    e5ec:	00820034 	movhi	r2,2048
    e5f0:	1080b604 	addi	r2,r2,728
    e5f4:	1887883a 	add	r3,r3,r2
    e5f8:	18800003 	ldbu	r2,0(r3)
    e5fc:	00c00804 	movi	r3,32
    e600:	2885883a 	add	r2,r5,r2
    e604:	1885c83a 	sub	r2,r3,r2
    e608:	f800283a 	ret

0000e60c <__pack_d>:
    e60c:	20c00017 	ldw	r3,0(r4)
    e610:	defffd04 	addi	sp,sp,-12
    e614:	dc000015 	stw	r16,0(sp)
    e618:	dc800215 	stw	r18,8(sp)
    e61c:	dc400115 	stw	r17,4(sp)
    e620:	00800044 	movi	r2,1
    e624:	22000317 	ldw	r8,12(r4)
    e628:	001f883a 	mov	r15,zero
    e62c:	22400417 	ldw	r9,16(r4)
    e630:	24000117 	ldw	r16,4(r4)
    e634:	10c0552e 	bgeu	r2,r3,e78c <__pack_d+0x180>
    e638:	00800104 	movi	r2,4
    e63c:	18804f26 	beq	r3,r2,e77c <__pack_d+0x170>
    e640:	00800084 	movi	r2,2
    e644:	18800226 	beq	r3,r2,e650 <__pack_d+0x44>
    e648:	4244b03a 	or	r2,r8,r9
    e64c:	10001a1e 	bne	r2,zero,e6b8 <__pack_d+0xac>
    e650:	000d883a 	mov	r6,zero
    e654:	000f883a 	mov	r7,zero
    e658:	0011883a 	mov	r8,zero
    e65c:	00800434 	movhi	r2,16
    e660:	10bfffc4 	addi	r2,r2,-1
    e664:	301d883a 	mov	r14,r6
    e668:	3884703a 	and	r2,r7,r2
    e66c:	400a953a 	slli	r5,r8,20
    e670:	79bffc2c 	andhi	r6,r15,65520
    e674:	308cb03a 	or	r6,r6,r2
    e678:	00e00434 	movhi	r3,32784
    e67c:	18ffffc4 	addi	r3,r3,-1
    e680:	800497fa 	slli	r2,r16,31
    e684:	30c6703a 	and	r3,r6,r3
    e688:	1946b03a 	or	r3,r3,r5
    e68c:	01600034 	movhi	r5,32768
    e690:	297fffc4 	addi	r5,r5,-1
    e694:	194a703a 	and	r5,r3,r5
    e698:	288ab03a 	or	r5,r5,r2
    e69c:	2807883a 	mov	r3,r5
    e6a0:	7005883a 	mov	r2,r14
    e6a4:	dc800217 	ldw	r18,8(sp)
    e6a8:	dc400117 	ldw	r17,4(sp)
    e6ac:	dc000017 	ldw	r16,0(sp)
    e6b0:	dec00304 	addi	sp,sp,12
    e6b4:	f800283a 	ret
    e6b8:	21000217 	ldw	r4,8(r4)
    e6bc:	00bf0084 	movi	r2,-1022
    e6c0:	20803f16 	blt	r4,r2,e7c0 <__pack_d+0x1b4>
    e6c4:	0080ffc4 	movi	r2,1023
    e6c8:	11002c16 	blt	r2,r4,e77c <__pack_d+0x170>
    e6cc:	00803fc4 	movi	r2,255
    e6d0:	408c703a 	and	r6,r8,r2
    e6d4:	00802004 	movi	r2,128
    e6d8:	0007883a 	mov	r3,zero
    e6dc:	000f883a 	mov	r7,zero
    e6e0:	2280ffc4 	addi	r10,r4,1023
    e6e4:	30801e26 	beq	r6,r2,e760 <__pack_d+0x154>
    e6e8:	00801fc4 	movi	r2,127
    e6ec:	4089883a 	add	r4,r8,r2
    e6f0:	220d803a 	cmpltu	r6,r4,r8
    e6f4:	324d883a 	add	r6,r6,r9
    e6f8:	2011883a 	mov	r8,r4
    e6fc:	3013883a 	mov	r9,r6
    e700:	00880034 	movhi	r2,8192
    e704:	10bfffc4 	addi	r2,r2,-1
    e708:	12400d36 	bltu	r2,r9,e740 <__pack_d+0x134>
    e70c:	4804963a 	slli	r2,r9,24
    e710:	400cd23a 	srli	r6,r8,8
    e714:	480ed23a 	srli	r7,r9,8
    e718:	013fffc4 	movi	r4,-1
    e71c:	118cb03a 	or	r6,r2,r6
    e720:	01400434 	movhi	r5,16
    e724:	297fffc4 	addi	r5,r5,-1
    e728:	3104703a 	and	r2,r6,r4
    e72c:	3946703a 	and	r3,r7,r5
    e730:	5201ffcc 	andi	r8,r10,2047
    e734:	100d883a 	mov	r6,r2
    e738:	180f883a 	mov	r7,r3
    e73c:	003fc706 	br	e65c <__pack_d+0x50>
    e740:	480897fa 	slli	r4,r9,31
    e744:	4004d07a 	srli	r2,r8,1
    e748:	4806d07a 	srli	r3,r9,1
    e74c:	52800044 	addi	r10,r10,1
    e750:	2084b03a 	or	r2,r4,r2
    e754:	1011883a 	mov	r8,r2
    e758:	1813883a 	mov	r9,r3
    e75c:	003feb06 	br	e70c <__pack_d+0x100>
    e760:	383fe11e 	bne	r7,zero,e6e8 <__pack_d+0xdc>
    e764:	01004004 	movi	r4,256
    e768:	4104703a 	and	r2,r8,r4
    e76c:	10c4b03a 	or	r2,r2,r3
    e770:	103fe326 	beq	r2,zero,e700 <__pack_d+0xf4>
    e774:	3005883a 	mov	r2,r6
    e778:	003fdc06 	br	e6ec <__pack_d+0xe0>
    e77c:	000d883a 	mov	r6,zero
    e780:	000f883a 	mov	r7,zero
    e784:	0201ffc4 	movi	r8,2047
    e788:	003fb406 	br	e65c <__pack_d+0x50>
    e78c:	0005883a 	mov	r2,zero
    e790:	00c00234 	movhi	r3,8
    e794:	408cb03a 	or	r6,r8,r2
    e798:	48ceb03a 	or	r7,r9,r3
    e79c:	013fffc4 	movi	r4,-1
    e7a0:	01400434 	movhi	r5,16
    e7a4:	297fffc4 	addi	r5,r5,-1
    e7a8:	3104703a 	and	r2,r6,r4
    e7ac:	3946703a 	and	r3,r7,r5
    e7b0:	100d883a 	mov	r6,r2
    e7b4:	180f883a 	mov	r7,r3
    e7b8:	0201ffc4 	movi	r8,2047
    e7bc:	003fa706 	br	e65c <__pack_d+0x50>
    e7c0:	1109c83a 	sub	r4,r2,r4
    e7c4:	00800e04 	movi	r2,56
    e7c8:	11004316 	blt	r2,r4,e8d8 <__pack_d+0x2cc>
    e7cc:	21fff804 	addi	r7,r4,-32
    e7d0:	38004516 	blt	r7,zero,e8e8 <__pack_d+0x2dc>
    e7d4:	49d8d83a 	srl	r12,r9,r7
    e7d8:	001b883a 	mov	r13,zero
    e7dc:	0023883a 	mov	r17,zero
    e7e0:	01400044 	movi	r5,1
    e7e4:	0025883a 	mov	r18,zero
    e7e8:	38004716 	blt	r7,zero,e908 <__pack_d+0x2fc>
    e7ec:	29d6983a 	sll	r11,r5,r7
    e7f0:	0015883a 	mov	r10,zero
    e7f4:	00bfffc4 	movi	r2,-1
    e7f8:	5089883a 	add	r4,r10,r2
    e7fc:	588b883a 	add	r5,r11,r2
    e800:	228d803a 	cmpltu	r6,r4,r10
    e804:	314b883a 	add	r5,r6,r5
    e808:	4104703a 	and	r2,r8,r4
    e80c:	4946703a 	and	r3,r9,r5
    e810:	10c4b03a 	or	r2,r2,r3
    e814:	10000226 	beq	r2,zero,e820 <__pack_d+0x214>
    e818:	04400044 	movi	r17,1
    e81c:	0025883a 	mov	r18,zero
    e820:	00803fc4 	movi	r2,255
    e824:	644eb03a 	or	r7,r12,r17
    e828:	3892703a 	and	r9,r7,r2
    e82c:	00802004 	movi	r2,128
    e830:	6c90b03a 	or	r8,r13,r18
    e834:	0015883a 	mov	r10,zero
    e838:	48801626 	beq	r9,r2,e894 <__pack_d+0x288>
    e83c:	01001fc4 	movi	r4,127
    e840:	3905883a 	add	r2,r7,r4
    e844:	11cd803a 	cmpltu	r6,r2,r7
    e848:	320d883a 	add	r6,r6,r8
    e84c:	100f883a 	mov	r7,r2
    e850:	00840034 	movhi	r2,4096
    e854:	10bfffc4 	addi	r2,r2,-1
    e858:	3011883a 	mov	r8,r6
    e85c:	0007883a 	mov	r3,zero
    e860:	11801b36 	bltu	r2,r6,e8d0 <__pack_d+0x2c4>
    e864:	4004963a 	slli	r2,r8,24
    e868:	3808d23a 	srli	r4,r7,8
    e86c:	400ad23a 	srli	r5,r8,8
    e870:	1813883a 	mov	r9,r3
    e874:	1108b03a 	or	r4,r2,r4
    e878:	00bfffc4 	movi	r2,-1
    e87c:	00c00434 	movhi	r3,16
    e880:	18ffffc4 	addi	r3,r3,-1
    e884:	208c703a 	and	r6,r4,r2
    e888:	28ce703a 	and	r7,r5,r3
    e88c:	4a01ffcc 	andi	r8,r9,2047
    e890:	003f7206 	br	e65c <__pack_d+0x50>
    e894:	503fe91e 	bne	r10,zero,e83c <__pack_d+0x230>
    e898:	01004004 	movi	r4,256
    e89c:	3904703a 	and	r2,r7,r4
    e8a0:	0007883a 	mov	r3,zero
    e8a4:	10c4b03a 	or	r2,r2,r3
    e8a8:	10000626 	beq	r2,zero,e8c4 <__pack_d+0x2b8>
    e8ac:	3a45883a 	add	r2,r7,r9
    e8b0:	11cd803a 	cmpltu	r6,r2,r7
    e8b4:	320d883a 	add	r6,r6,r8
    e8b8:	100f883a 	mov	r7,r2
    e8bc:	3011883a 	mov	r8,r6
    e8c0:	0007883a 	mov	r3,zero
    e8c4:	00840034 	movhi	r2,4096
    e8c8:	10bfffc4 	addi	r2,r2,-1
    e8cc:	123fe52e 	bgeu	r2,r8,e864 <__pack_d+0x258>
    e8d0:	00c00044 	movi	r3,1
    e8d4:	003fe306 	br	e864 <__pack_d+0x258>
    e8d8:	0009883a 	mov	r4,zero
    e8dc:	0013883a 	mov	r9,zero
    e8e0:	000b883a 	mov	r5,zero
    e8e4:	003fe406 	br	e878 <__pack_d+0x26c>
    e8e8:	4a47883a 	add	r3,r9,r9
    e8ec:	008007c4 	movi	r2,31
    e8f0:	1105c83a 	sub	r2,r2,r4
    e8f4:	1886983a 	sll	r3,r3,r2
    e8f8:	4118d83a 	srl	r12,r8,r4
    e8fc:	491ad83a 	srl	r13,r9,r4
    e900:	1b18b03a 	or	r12,r3,r12
    e904:	003fb506 	br	e7dc <__pack_d+0x1d0>
    e908:	2806d07a 	srli	r3,r5,1
    e90c:	008007c4 	movi	r2,31
    e910:	1105c83a 	sub	r2,r2,r4
    e914:	1896d83a 	srl	r11,r3,r2
    e918:	2914983a 	sll	r10,r5,r4
    e91c:	003fb506 	br	e7f4 <__pack_d+0x1e8>

0000e920 <__unpack_d>:
    e920:	20c00117 	ldw	r3,4(r4)
    e924:	22400017 	ldw	r9,0(r4)
    e928:	00800434 	movhi	r2,16
    e92c:	10bfffc4 	addi	r2,r2,-1
    e930:	1808d53a 	srli	r4,r3,20
    e934:	180cd7fa 	srli	r6,r3,31
    e938:	1894703a 	and	r10,r3,r2
    e93c:	2201ffcc 	andi	r8,r4,2047
    e940:	281b883a 	mov	r13,r5
    e944:	4817883a 	mov	r11,r9
    e948:	29800115 	stw	r6,4(r5)
    e94c:	5019883a 	mov	r12,r10
    e950:	40001e1e 	bne	r8,zero,e9cc <__unpack_d+0xac>
    e954:	4a84b03a 	or	r2,r9,r10
    e958:	10001926 	beq	r2,zero,e9c0 <__unpack_d+0xa0>
    e95c:	4804d63a 	srli	r2,r9,24
    e960:	500c923a 	slli	r6,r10,8
    e964:	013f0084 	movi	r4,-1022
    e968:	00c40034 	movhi	r3,4096
    e96c:	18ffffc4 	addi	r3,r3,-1
    e970:	118cb03a 	or	r6,r2,r6
    e974:	008000c4 	movi	r2,3
    e978:	480a923a 	slli	r5,r9,8
    e97c:	68800015 	stw	r2,0(r13)
    e980:	69000215 	stw	r4,8(r13)
    e984:	19800b36 	bltu	r3,r6,e9b4 <__unpack_d+0x94>
    e988:	200f883a 	mov	r7,r4
    e98c:	1811883a 	mov	r8,r3
    e990:	2945883a 	add	r2,r5,r5
    e994:	1149803a 	cmpltu	r4,r2,r5
    e998:	3187883a 	add	r3,r6,r6
    e99c:	20c9883a 	add	r4,r4,r3
    e9a0:	100b883a 	mov	r5,r2
    e9a4:	200d883a 	mov	r6,r4
    e9a8:	39ffffc4 	addi	r7,r7,-1
    e9ac:	413ff82e 	bgeu	r8,r4,e990 <__unpack_d+0x70>
    e9b0:	69c00215 	stw	r7,8(r13)
    e9b4:	69800415 	stw	r6,16(r13)
    e9b8:	69400315 	stw	r5,12(r13)
    e9bc:	f800283a 	ret
    e9c0:	00800084 	movi	r2,2
    e9c4:	28800015 	stw	r2,0(r5)
    e9c8:	f800283a 	ret
    e9cc:	0081ffc4 	movi	r2,2047
    e9d0:	40800f26 	beq	r8,r2,ea10 <__unpack_d+0xf0>
    e9d4:	480cd63a 	srli	r6,r9,24
    e9d8:	5006923a 	slli	r3,r10,8
    e9dc:	4804923a 	slli	r2,r9,8
    e9e0:	0009883a 	mov	r4,zero
    e9e4:	30c6b03a 	or	r3,r6,r3
    e9e8:	01440034 	movhi	r5,4096
    e9ec:	110cb03a 	or	r6,r2,r4
    e9f0:	423f0044 	addi	r8,r8,-1023
    e9f4:	194eb03a 	or	r7,r3,r5
    e9f8:	008000c4 	movi	r2,3
    e9fc:	69c00415 	stw	r7,16(r13)
    ea00:	6a000215 	stw	r8,8(r13)
    ea04:	68800015 	stw	r2,0(r13)
    ea08:	69800315 	stw	r6,12(r13)
    ea0c:	f800283a 	ret
    ea10:	4a84b03a 	or	r2,r9,r10
    ea14:	1000031e 	bne	r2,zero,ea24 <__unpack_d+0x104>
    ea18:	00800104 	movi	r2,4
    ea1c:	28800015 	stw	r2,0(r5)
    ea20:	f800283a 	ret
    ea24:	0009883a 	mov	r4,zero
    ea28:	01400234 	movhi	r5,8
    ea2c:	4904703a 	and	r2,r9,r4
    ea30:	5146703a 	and	r3,r10,r5
    ea34:	10c4b03a 	or	r2,r2,r3
    ea38:	10000526 	beq	r2,zero,ea50 <__unpack_d+0x130>
    ea3c:	00800044 	movi	r2,1
    ea40:	68800015 	stw	r2,0(r13)
    ea44:	6b000415 	stw	r12,16(r13)
    ea48:	6ac00315 	stw	r11,12(r13)
    ea4c:	f800283a 	ret
    ea50:	68000015 	stw	zero,0(r13)
    ea54:	003ffb06 	br	ea44 <__unpack_d+0x124>

0000ea58 <__fpcmp_parts_d>:
    ea58:	21800017 	ldw	r6,0(r4)
    ea5c:	00c00044 	movi	r3,1
    ea60:	19800a2e 	bgeu	r3,r6,ea8c <__fpcmp_parts_d+0x34>
    ea64:	28800017 	ldw	r2,0(r5)
    ea68:	1880082e 	bgeu	r3,r2,ea8c <__fpcmp_parts_d+0x34>
    ea6c:	00c00104 	movi	r3,4
    ea70:	30c02626 	beq	r6,r3,eb0c <__fpcmp_parts_d+0xb4>
    ea74:	10c02226 	beq	r2,r3,eb00 <__fpcmp_parts_d+0xa8>
    ea78:	00c00084 	movi	r3,2
    ea7c:	30c00526 	beq	r6,r3,ea94 <__fpcmp_parts_d+0x3c>
    ea80:	10c0071e 	bne	r2,r3,eaa0 <__fpcmp_parts_d+0x48>
    ea84:	20800117 	ldw	r2,4(r4)
    ea88:	1000091e 	bne	r2,zero,eab0 <__fpcmp_parts_d+0x58>
    ea8c:	00800044 	movi	r2,1
    ea90:	f800283a 	ret
    ea94:	10c01a1e 	bne	r2,r3,eb00 <__fpcmp_parts_d+0xa8>
    ea98:	0005883a 	mov	r2,zero
    ea9c:	f800283a 	ret
    eaa0:	22000117 	ldw	r8,4(r4)
    eaa4:	28800117 	ldw	r2,4(r5)
    eaa8:	40800326 	beq	r8,r2,eab8 <__fpcmp_parts_d+0x60>
    eaac:	403ff726 	beq	r8,zero,ea8c <__fpcmp_parts_d+0x34>
    eab0:	00bfffc4 	movi	r2,-1
    eab4:	f800283a 	ret
    eab8:	20c00217 	ldw	r3,8(r4)
    eabc:	28800217 	ldw	r2,8(r5)
    eac0:	10fffa16 	blt	r2,r3,eaac <__fpcmp_parts_d+0x54>
    eac4:	18800916 	blt	r3,r2,eaec <__fpcmp_parts_d+0x94>
    eac8:	21c00417 	ldw	r7,16(r4)
    eacc:	28c00417 	ldw	r3,16(r5)
    ead0:	21800317 	ldw	r6,12(r4)
    ead4:	28800317 	ldw	r2,12(r5)
    ead8:	19fff436 	bltu	r3,r7,eaac <__fpcmp_parts_d+0x54>
    eadc:	38c00526 	beq	r7,r3,eaf4 <__fpcmp_parts_d+0x9c>
    eae0:	38c00236 	bltu	r7,r3,eaec <__fpcmp_parts_d+0x94>
    eae4:	19ffec1e 	bne	r3,r7,ea98 <__fpcmp_parts_d+0x40>
    eae8:	30bfeb2e 	bgeu	r6,r2,ea98 <__fpcmp_parts_d+0x40>
    eaec:	403fe71e 	bne	r8,zero,ea8c <__fpcmp_parts_d+0x34>
    eaf0:	003fef06 	br	eab0 <__fpcmp_parts_d+0x58>
    eaf4:	11bffa2e 	bgeu	r2,r6,eae0 <__fpcmp_parts_d+0x88>
    eaf8:	403fe426 	beq	r8,zero,ea8c <__fpcmp_parts_d+0x34>
    eafc:	003fec06 	br	eab0 <__fpcmp_parts_d+0x58>
    eb00:	28800117 	ldw	r2,4(r5)
    eb04:	103fe11e 	bne	r2,zero,ea8c <__fpcmp_parts_d+0x34>
    eb08:	003fe906 	br	eab0 <__fpcmp_parts_d+0x58>
    eb0c:	11bfdd1e 	bne	r2,r6,ea84 <__fpcmp_parts_d+0x2c>
    eb10:	28c00117 	ldw	r3,4(r5)
    eb14:	20800117 	ldw	r2,4(r4)
    eb18:	1885c83a 	sub	r2,r3,r2
    eb1c:	f800283a 	ret

0000eb20 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    eb20:	defff804 	addi	sp,sp,-32
    eb24:	dfc00715 	stw	ra,28(sp)
    eb28:	df000615 	stw	fp,24(sp)
    eb2c:	df000604 	addi	fp,sp,24
    eb30:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    eb34:	e0bffc17 	ldw	r2,-16(fp)
    eb38:	1004803a 	cmplt	r2,r2,zero
    eb3c:	1000081e 	bne	r2,zero,eb60 <close+0x40>
    eb40:	e0bffc17 	ldw	r2,-16(fp)
    eb44:	10800324 	muli	r2,r2,12
    eb48:	1007883a 	mov	r3,r2
    eb4c:	00820034 	movhi	r2,2048
    eb50:	1083e004 	addi	r2,r2,3968
    eb54:	1887883a 	add	r3,r3,r2
    eb58:	e0ffff15 	stw	r3,-4(fp)
    eb5c:	00000106 	br	eb64 <close+0x44>
    eb60:	e03fff15 	stw	zero,-4(fp)
    eb64:	e0bfff17 	ldw	r2,-4(fp)
    eb68:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    eb6c:	e0bffb17 	ldw	r2,-20(fp)
    eb70:	1005003a 	cmpeq	r2,r2,zero
    eb74:	10001d1e 	bne	r2,zero,ebec <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    eb78:	e0bffb17 	ldw	r2,-20(fp)
    eb7c:	10800017 	ldw	r2,0(r2)
    eb80:	10800417 	ldw	r2,16(r2)
    eb84:	1005003a 	cmpeq	r2,r2,zero
    eb88:	1000071e 	bne	r2,zero,eba8 <close+0x88>
    eb8c:	e0bffb17 	ldw	r2,-20(fp)
    eb90:	10800017 	ldw	r2,0(r2)
    eb94:	10800417 	ldw	r2,16(r2)
    eb98:	e13ffb17 	ldw	r4,-20(fp)
    eb9c:	103ee83a 	callr	r2
    eba0:	e0bffe15 	stw	r2,-8(fp)
    eba4:	00000106 	br	ebac <close+0x8c>
    eba8:	e03ffe15 	stw	zero,-8(fp)
    ebac:	e0bffe17 	ldw	r2,-8(fp)
    ebb0:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    ebb4:	e13ffc17 	ldw	r4,-16(fp)
    ebb8:	000f2780 	call	f278 <alt_release_fd>
    if (rval < 0)
    ebbc:	e0bffa17 	ldw	r2,-24(fp)
    ebc0:	1004403a 	cmpge	r2,r2,zero
    ebc4:	1000071e 	bne	r2,zero,ebe4 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    ebc8:	000ec1c0 	call	ec1c <alt_get_errno>
    ebcc:	e0fffa17 	ldw	r3,-24(fp)
    ebd0:	00c7c83a 	sub	r3,zero,r3
    ebd4:	10c00015 	stw	r3,0(r2)
      return -1;
    ebd8:	00bfffc4 	movi	r2,-1
    ebdc:	e0bffd15 	stw	r2,-12(fp)
    ebe0:	00000806 	br	ec04 <close+0xe4>
    }
    return 0;
    ebe4:	e03ffd15 	stw	zero,-12(fp)
    ebe8:	00000606 	br	ec04 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ebec:	000ec1c0 	call	ec1c <alt_get_errno>
    ebf0:	1007883a 	mov	r3,r2
    ebf4:	00801444 	movi	r2,81
    ebf8:	18800015 	stw	r2,0(r3)
    return -1;
    ebfc:	00bfffc4 	movi	r2,-1
    ec00:	e0bffd15 	stw	r2,-12(fp)
    ec04:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    ec08:	e037883a 	mov	sp,fp
    ec0c:	dfc00117 	ldw	ra,4(sp)
    ec10:	df000017 	ldw	fp,0(sp)
    ec14:	dec00204 	addi	sp,sp,8
    ec18:	f800283a 	ret

0000ec1c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ec1c:	defffd04 	addi	sp,sp,-12
    ec20:	dfc00215 	stw	ra,8(sp)
    ec24:	df000115 	stw	fp,4(sp)
    ec28:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ec2c:	00820034 	movhi	r2,2048
    ec30:	10894b04 	addi	r2,r2,9516
    ec34:	10800017 	ldw	r2,0(r2)
    ec38:	1005003a 	cmpeq	r2,r2,zero
    ec3c:	1000061e 	bne	r2,zero,ec58 <alt_get_errno+0x3c>
    ec40:	00820034 	movhi	r2,2048
    ec44:	10894b04 	addi	r2,r2,9516
    ec48:	10800017 	ldw	r2,0(r2)
    ec4c:	103ee83a 	callr	r2
    ec50:	e0bfff15 	stw	r2,-4(fp)
    ec54:	00000306 	br	ec64 <alt_get_errno+0x48>
    ec58:	00820034 	movhi	r2,2048
    ec5c:	10897604 	addi	r2,r2,9688
    ec60:	e0bfff15 	stw	r2,-4(fp)
    ec64:	e0bfff17 	ldw	r2,-4(fp)
}
    ec68:	e037883a 	mov	sp,fp
    ec6c:	dfc00117 	ldw	ra,4(sp)
    ec70:	df000017 	ldw	fp,0(sp)
    ec74:	dec00204 	addi	sp,sp,8
    ec78:	f800283a 	ret

0000ec7c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    ec7c:	defffc04 	addi	sp,sp,-16
    ec80:	df000315 	stw	fp,12(sp)
    ec84:	df000304 	addi	fp,sp,12
    ec88:	e13ffd15 	stw	r4,-12(fp)
    ec8c:	e17ffe15 	stw	r5,-8(fp)
    ec90:	e1bfff15 	stw	r6,-4(fp)
  return len;
    ec94:	e0bfff17 	ldw	r2,-4(fp)
}
    ec98:	e037883a 	mov	sp,fp
    ec9c:	df000017 	ldw	fp,0(sp)
    eca0:	dec00104 	addi	sp,sp,4
    eca4:	f800283a 	ret

0000eca8 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    eca8:	defff904 	addi	sp,sp,-28
    ecac:	dfc00615 	stw	ra,24(sp)
    ecb0:	df000515 	stw	fp,20(sp)
    ecb4:	df000504 	addi	fp,sp,20
    ecb8:	e13ffc15 	stw	r4,-16(fp)
    ecbc:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ecc0:	e0bffc17 	ldw	r2,-16(fp)
    ecc4:	1004803a 	cmplt	r2,r2,zero
    ecc8:	1000081e 	bne	r2,zero,ecec <fstat+0x44>
    eccc:	e0bffc17 	ldw	r2,-16(fp)
    ecd0:	10800324 	muli	r2,r2,12
    ecd4:	1007883a 	mov	r3,r2
    ecd8:	00820034 	movhi	r2,2048
    ecdc:	1083e004 	addi	r2,r2,3968
    ece0:	1887883a 	add	r3,r3,r2
    ece4:	e0ffff15 	stw	r3,-4(fp)
    ece8:	00000106 	br	ecf0 <fstat+0x48>
    ecec:	e03fff15 	stw	zero,-4(fp)
    ecf0:	e0bfff17 	ldw	r2,-4(fp)
    ecf4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    ecf8:	e0bffb17 	ldw	r2,-20(fp)
    ecfc:	1005003a 	cmpeq	r2,r2,zero
    ed00:	1000121e 	bne	r2,zero,ed4c <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    ed04:	e0bffb17 	ldw	r2,-20(fp)
    ed08:	10800017 	ldw	r2,0(r2)
    ed0c:	10800817 	ldw	r2,32(r2)
    ed10:	1005003a 	cmpeq	r2,r2,zero
    ed14:	1000081e 	bne	r2,zero,ed38 <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
    ed18:	e0bffb17 	ldw	r2,-20(fp)
    ed1c:	10800017 	ldw	r2,0(r2)
    ed20:	10800817 	ldw	r2,32(r2)
    ed24:	e13ffb17 	ldw	r4,-20(fp)
    ed28:	e17ffd17 	ldw	r5,-12(fp)
    ed2c:	103ee83a 	callr	r2
    ed30:	e0bffe15 	stw	r2,-8(fp)
    ed34:	00000b06 	br	ed64 <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    ed38:	e0fffd17 	ldw	r3,-12(fp)
    ed3c:	00880004 	movi	r2,8192
    ed40:	18800115 	stw	r2,4(r3)
      return 0;
    ed44:	e03ffe15 	stw	zero,-8(fp)
    ed48:	00000606 	br	ed64 <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ed4c:	000ed7c0 	call	ed7c <alt_get_errno>
    ed50:	1007883a 	mov	r3,r2
    ed54:	00801444 	movi	r2,81
    ed58:	18800015 	stw	r2,0(r3)
    return -1;
    ed5c:	00bfffc4 	movi	r2,-1
    ed60:	e0bffe15 	stw	r2,-8(fp)
    ed64:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ed68:	e037883a 	mov	sp,fp
    ed6c:	dfc00117 	ldw	ra,4(sp)
    ed70:	df000017 	ldw	fp,0(sp)
    ed74:	dec00204 	addi	sp,sp,8
    ed78:	f800283a 	ret

0000ed7c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ed7c:	defffd04 	addi	sp,sp,-12
    ed80:	dfc00215 	stw	ra,8(sp)
    ed84:	df000115 	stw	fp,4(sp)
    ed88:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ed8c:	00820034 	movhi	r2,2048
    ed90:	10894b04 	addi	r2,r2,9516
    ed94:	10800017 	ldw	r2,0(r2)
    ed98:	1005003a 	cmpeq	r2,r2,zero
    ed9c:	1000061e 	bne	r2,zero,edb8 <alt_get_errno+0x3c>
    eda0:	00820034 	movhi	r2,2048
    eda4:	10894b04 	addi	r2,r2,9516
    eda8:	10800017 	ldw	r2,0(r2)
    edac:	103ee83a 	callr	r2
    edb0:	e0bfff15 	stw	r2,-4(fp)
    edb4:	00000306 	br	edc4 <alt_get_errno+0x48>
    edb8:	00820034 	movhi	r2,2048
    edbc:	10897604 	addi	r2,r2,9688
    edc0:	e0bfff15 	stw	r2,-4(fp)
    edc4:	e0bfff17 	ldw	r2,-4(fp)
}
    edc8:	e037883a 	mov	sp,fp
    edcc:	dfc00117 	ldw	ra,4(sp)
    edd0:	df000017 	ldw	fp,0(sp)
    edd4:	dec00204 	addi	sp,sp,8
    edd8:	f800283a 	ret

0000eddc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    eddc:	deffeb04 	addi	sp,sp,-84
    ede0:	dfc01415 	stw	ra,80(sp)
    ede4:	df001315 	stw	fp,76(sp)
    ede8:	df001304 	addi	fp,sp,76
    edec:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    edf0:	e0bffd17 	ldw	r2,-12(fp)
    edf4:	1004803a 	cmplt	r2,r2,zero
    edf8:	1000081e 	bne	r2,zero,ee1c <isatty+0x40>
    edfc:	e0bffd17 	ldw	r2,-12(fp)
    ee00:	10800324 	muli	r2,r2,12
    ee04:	1007883a 	mov	r3,r2
    ee08:	00820034 	movhi	r2,2048
    ee0c:	1083e004 	addi	r2,r2,3968
    ee10:	1887883a 	add	r3,r3,r2
    ee14:	e0ffff15 	stw	r3,-4(fp)
    ee18:	00000106 	br	ee20 <isatty+0x44>
    ee1c:	e03fff15 	stw	zero,-4(fp)
    ee20:	e0bfff17 	ldw	r2,-4(fp)
    ee24:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
    ee28:	e0bfed17 	ldw	r2,-76(fp)
    ee2c:	1005003a 	cmpeq	r2,r2,zero
    ee30:	10000f1e 	bne	r2,zero,ee70 <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    ee34:	e0bfed17 	ldw	r2,-76(fp)
    ee38:	10800017 	ldw	r2,0(r2)
    ee3c:	10800817 	ldw	r2,32(r2)
    ee40:	1004c03a 	cmpne	r2,r2,zero
    ee44:	1000031e 	bne	r2,zero,ee54 <isatty+0x78>
    {
      return 1;
    ee48:	00800044 	movi	r2,1
    ee4c:	e0bffe15 	stw	r2,-8(fp)
    ee50:	00000c06 	br	ee84 <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    ee54:	e17fee04 	addi	r5,fp,-72
    ee58:	e13ffd17 	ldw	r4,-12(fp)
    ee5c:	000eca80 	call	eca8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    ee60:	e0bfef17 	ldw	r2,-68(fp)
    ee64:	10880020 	cmpeqi	r2,r2,8192
    ee68:	e0bffe15 	stw	r2,-8(fp)
    ee6c:	00000506 	br	ee84 <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ee70:	000ee9c0 	call	ee9c <alt_get_errno>
    ee74:	1007883a 	mov	r3,r2
    ee78:	00801444 	movi	r2,81
    ee7c:	18800015 	stw	r2,0(r3)
    return 0;
    ee80:	e03ffe15 	stw	zero,-8(fp)
    ee84:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ee88:	e037883a 	mov	sp,fp
    ee8c:	dfc00117 	ldw	ra,4(sp)
    ee90:	df000017 	ldw	fp,0(sp)
    ee94:	dec00204 	addi	sp,sp,8
    ee98:	f800283a 	ret

0000ee9c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ee9c:	defffd04 	addi	sp,sp,-12
    eea0:	dfc00215 	stw	ra,8(sp)
    eea4:	df000115 	stw	fp,4(sp)
    eea8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    eeac:	00820034 	movhi	r2,2048
    eeb0:	10894b04 	addi	r2,r2,9516
    eeb4:	10800017 	ldw	r2,0(r2)
    eeb8:	1005003a 	cmpeq	r2,r2,zero
    eebc:	1000061e 	bne	r2,zero,eed8 <alt_get_errno+0x3c>
    eec0:	00820034 	movhi	r2,2048
    eec4:	10894b04 	addi	r2,r2,9516
    eec8:	10800017 	ldw	r2,0(r2)
    eecc:	103ee83a 	callr	r2
    eed0:	e0bfff15 	stw	r2,-4(fp)
    eed4:	00000306 	br	eee4 <alt_get_errno+0x48>
    eed8:	00820034 	movhi	r2,2048
    eedc:	10897604 	addi	r2,r2,9688
    eee0:	e0bfff15 	stw	r2,-4(fp)
    eee4:	e0bfff17 	ldw	r2,-4(fp)
}
    eee8:	e037883a 	mov	sp,fp
    eeec:	dfc00117 	ldw	ra,4(sp)
    eef0:	df000017 	ldw	fp,0(sp)
    eef4:	dec00204 	addi	sp,sp,8
    eef8:	f800283a 	ret

0000eefc <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    eefc:	defff804 	addi	sp,sp,-32
    ef00:	dfc00715 	stw	ra,28(sp)
    ef04:	df000615 	stw	fp,24(sp)
    ef08:	df000604 	addi	fp,sp,24
    ef0c:	e13ffc15 	stw	r4,-16(fp)
    ef10:	e17ffd15 	stw	r5,-12(fp)
    ef14:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    ef18:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ef1c:	e0bffc17 	ldw	r2,-16(fp)
    ef20:	1004803a 	cmplt	r2,r2,zero
    ef24:	1000081e 	bne	r2,zero,ef48 <lseek+0x4c>
    ef28:	e0bffc17 	ldw	r2,-16(fp)
    ef2c:	10800324 	muli	r2,r2,12
    ef30:	1007883a 	mov	r3,r2
    ef34:	00820034 	movhi	r2,2048
    ef38:	1083e004 	addi	r2,r2,3968
    ef3c:	1887883a 	add	r3,r3,r2
    ef40:	e0ffff15 	stw	r3,-4(fp)
    ef44:	00000106 	br	ef4c <lseek+0x50>
    ef48:	e03fff15 	stw	zero,-4(fp)
    ef4c:	e0bfff17 	ldw	r2,-4(fp)
    ef50:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
    ef54:	e0bffb17 	ldw	r2,-20(fp)
    ef58:	1005003a 	cmpeq	r2,r2,zero
    ef5c:	1000111e 	bne	r2,zero,efa4 <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    ef60:	e0bffb17 	ldw	r2,-20(fp)
    ef64:	10800017 	ldw	r2,0(r2)
    ef68:	10800717 	ldw	r2,28(r2)
    ef6c:	1005003a 	cmpeq	r2,r2,zero
    ef70:	1000091e 	bne	r2,zero,ef98 <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    ef74:	e0bffb17 	ldw	r2,-20(fp)
    ef78:	10800017 	ldw	r2,0(r2)
    ef7c:	10800717 	ldw	r2,28(r2)
    ef80:	e13ffb17 	ldw	r4,-20(fp)
    ef84:	e17ffd17 	ldw	r5,-12(fp)
    ef88:	e1bffe17 	ldw	r6,-8(fp)
    ef8c:	103ee83a 	callr	r2
    ef90:	e0bffa15 	stw	r2,-24(fp)
    ef94:	00000506 	br	efac <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    ef98:	00bfde84 	movi	r2,-134
    ef9c:	e0bffa15 	stw	r2,-24(fp)
    efa0:	00000206 	br	efac <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
    efa4:	00bfebc4 	movi	r2,-81
    efa8:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
    efac:	e0bffa17 	ldw	r2,-24(fp)
    efb0:	1004403a 	cmpge	r2,r2,zero
    efb4:	1000071e 	bne	r2,zero,efd4 <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
    efb8:	000efec0 	call	efec <alt_get_errno>
    efbc:	1007883a 	mov	r3,r2
    efc0:	e0bffa17 	ldw	r2,-24(fp)
    efc4:	0085c83a 	sub	r2,zero,r2
    efc8:	18800015 	stw	r2,0(r3)
    rc = -1;
    efcc:	00bfffc4 	movi	r2,-1
    efd0:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
    efd4:	e0bffa17 	ldw	r2,-24(fp)
}
    efd8:	e037883a 	mov	sp,fp
    efdc:	dfc00117 	ldw	ra,4(sp)
    efe0:	df000017 	ldw	fp,0(sp)
    efe4:	dec00204 	addi	sp,sp,8
    efe8:	f800283a 	ret

0000efec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    efec:	defffd04 	addi	sp,sp,-12
    eff0:	dfc00215 	stw	ra,8(sp)
    eff4:	df000115 	stw	fp,4(sp)
    eff8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    effc:	00820034 	movhi	r2,2048
    f000:	10894b04 	addi	r2,r2,9516
    f004:	10800017 	ldw	r2,0(r2)
    f008:	1005003a 	cmpeq	r2,r2,zero
    f00c:	1000061e 	bne	r2,zero,f028 <alt_get_errno+0x3c>
    f010:	00820034 	movhi	r2,2048
    f014:	10894b04 	addi	r2,r2,9516
    f018:	10800017 	ldw	r2,0(r2)
    f01c:	103ee83a 	callr	r2
    f020:	e0bfff15 	stw	r2,-4(fp)
    f024:	00000306 	br	f034 <alt_get_errno+0x48>
    f028:	00820034 	movhi	r2,2048
    f02c:	10897604 	addi	r2,r2,9688
    f030:	e0bfff15 	stw	r2,-4(fp)
    f034:	e0bfff17 	ldw	r2,-4(fp)
}
    f038:	e037883a 	mov	sp,fp
    f03c:	dfc00117 	ldw	ra,4(sp)
    f040:	df000017 	ldw	fp,0(sp)
    f044:	dec00204 	addi	sp,sp,8
    f048:	f800283a 	ret

0000f04c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    f04c:	defffd04 	addi	sp,sp,-12
    f050:	dfc00215 	stw	ra,8(sp)
    f054:	df000115 	stw	fp,4(sp)
    f058:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    f05c:	0009883a 	mov	r4,zero
    f060:	000f5140 	call	f514 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    f064:	000f5480 	call	f548 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    f068:	01020034 	movhi	r4,2048
    f06c:	2100f904 	addi	r4,r4,996
    f070:	01420034 	movhi	r5,2048
    f074:	2940f904 	addi	r5,r5,996
    f078:	01820034 	movhi	r6,2048
    f07c:	3180f904 	addi	r6,r6,996
    f080:	0014ac80 	call	14ac8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    f084:	00147d80 	call	147d8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    f088:	01000074 	movhi	r4,1
    f08c:	21120f04 	addi	r4,r4,18492
    f090:	0015bbc0 	call	15bbc <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    f094:	d1203c17 	ldw	r4,-32528(gp)
    f098:	d1603d17 	ldw	r5,-32524(gp)
    f09c:	d1a03e17 	ldw	r6,-32520(gp)
    f0a0:	00051ac0 	call	51ac <main>
    f0a4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    f0a8:	01000044 	movi	r4,1
    f0ac:	000eb200 	call	eb20 <close>
  exit (result);
    f0b0:	e13fff17 	ldw	r4,-4(fp)
    f0b4:	0015bd00 	call	15bd0 <exit>

0000f0b8 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    f0b8:	defffe04 	addi	sp,sp,-8
    f0bc:	df000115 	stw	fp,4(sp)
    f0c0:	df000104 	addi	fp,sp,4
    f0c4:	e13fff15 	stw	r4,-4(fp)
}
    f0c8:	e037883a 	mov	sp,fp
    f0cc:	df000017 	ldw	fp,0(sp)
    f0d0:	dec00104 	addi	sp,sp,4
    f0d4:	f800283a 	ret

0000f0d8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    f0d8:	defffe04 	addi	sp,sp,-8
    f0dc:	df000115 	stw	fp,4(sp)
    f0e0:	df000104 	addi	fp,sp,4
    f0e4:	e13fff15 	stw	r4,-4(fp)
}
    f0e8:	e037883a 	mov	sp,fp
    f0ec:	df000017 	ldw	fp,0(sp)
    f0f0:	dec00104 	addi	sp,sp,4
    f0f4:	f800283a 	ret

0000f0f8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    f0f8:	defff704 	addi	sp,sp,-36
    f0fc:	dfc00815 	stw	ra,32(sp)
    f100:	df000715 	stw	fp,28(sp)
    f104:	df000704 	addi	fp,sp,28
    f108:	e13ffb15 	stw	r4,-20(fp)
    f10c:	e17ffc15 	stw	r5,-16(fp)
    f110:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f114:	e0bffb17 	ldw	r2,-20(fp)
    f118:	1004803a 	cmplt	r2,r2,zero
    f11c:	1000081e 	bne	r2,zero,f140 <read+0x48>
    f120:	e0bffb17 	ldw	r2,-20(fp)
    f124:	10800324 	muli	r2,r2,12
    f128:	1007883a 	mov	r3,r2
    f12c:	00820034 	movhi	r2,2048
    f130:	1083e004 	addi	r2,r2,3968
    f134:	1887883a 	add	r3,r3,r2
    f138:	e0ffff15 	stw	r3,-4(fp)
    f13c:	00000106 	br	f144 <read+0x4c>
    f140:	e03fff15 	stw	zero,-4(fp)
    f144:	e0bfff17 	ldw	r2,-4(fp)
    f148:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f14c:	e0bffa17 	ldw	r2,-24(fp)
    f150:	1005003a 	cmpeq	r2,r2,zero
    f154:	1000241e 	bne	r2,zero,f1e8 <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    f158:	e0bffa17 	ldw	r2,-24(fp)
    f15c:	10800217 	ldw	r2,8(r2)
    f160:	108000cc 	andi	r2,r2,3
    f164:	10800060 	cmpeqi	r2,r2,1
    f168:	10001a1e 	bne	r2,zero,f1d4 <read+0xdc>
    f16c:	e0bffa17 	ldw	r2,-24(fp)
    f170:	10800017 	ldw	r2,0(r2)
    f174:	10800517 	ldw	r2,20(r2)
    f178:	1005003a 	cmpeq	r2,r2,zero
    f17c:	1000151e 	bne	r2,zero,f1d4 <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    f180:	e0bffa17 	ldw	r2,-24(fp)
    f184:	10800017 	ldw	r2,0(r2)
    f188:	10800517 	ldw	r2,20(r2)
    f18c:	e17ffc17 	ldw	r5,-16(fp)
    f190:	e1bffd17 	ldw	r6,-12(fp)
    f194:	e13ffa17 	ldw	r4,-24(fp)
    f198:	103ee83a 	callr	r2
    f19c:	e0bff915 	stw	r2,-28(fp)
    f1a0:	e0bff917 	ldw	r2,-28(fp)
    f1a4:	1004403a 	cmpge	r2,r2,zero
    f1a8:	1000071e 	bne	r2,zero,f1c8 <read+0xd0>
        {
          ALT_ERRNO = -rval;
    f1ac:	000f2180 	call	f218 <alt_get_errno>
    f1b0:	e0fff917 	ldw	r3,-28(fp)
    f1b4:	00c7c83a 	sub	r3,zero,r3
    f1b8:	10c00015 	stw	r3,0(r2)
          return -1;
    f1bc:	00bfffc4 	movi	r2,-1
    f1c0:	e0bffe15 	stw	r2,-8(fp)
    f1c4:	00000e06 	br	f200 <read+0x108>
        }
        return rval;
    f1c8:	e0bff917 	ldw	r2,-28(fp)
    f1cc:	e0bffe15 	stw	r2,-8(fp)
    f1d0:	00000b06 	br	f200 <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
    f1d4:	000f2180 	call	f218 <alt_get_errno>
    f1d8:	1007883a 	mov	r3,r2
    f1dc:	00800344 	movi	r2,13
    f1e0:	18800015 	stw	r2,0(r3)
    f1e4:	00000406 	br	f1f8 <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    f1e8:	000f2180 	call	f218 <alt_get_errno>
    f1ec:	1007883a 	mov	r3,r2
    f1f0:	00801444 	movi	r2,81
    f1f4:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f1f8:	00bfffc4 	movi	r2,-1
    f1fc:	e0bffe15 	stw	r2,-8(fp)
    f200:	e0bffe17 	ldw	r2,-8(fp)
}
    f204:	e037883a 	mov	sp,fp
    f208:	dfc00117 	ldw	ra,4(sp)
    f20c:	df000017 	ldw	fp,0(sp)
    f210:	dec00204 	addi	sp,sp,8
    f214:	f800283a 	ret

0000f218 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f218:	defffd04 	addi	sp,sp,-12
    f21c:	dfc00215 	stw	ra,8(sp)
    f220:	df000115 	stw	fp,4(sp)
    f224:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f228:	00820034 	movhi	r2,2048
    f22c:	10894b04 	addi	r2,r2,9516
    f230:	10800017 	ldw	r2,0(r2)
    f234:	1005003a 	cmpeq	r2,r2,zero
    f238:	1000061e 	bne	r2,zero,f254 <alt_get_errno+0x3c>
    f23c:	00820034 	movhi	r2,2048
    f240:	10894b04 	addi	r2,r2,9516
    f244:	10800017 	ldw	r2,0(r2)
    f248:	103ee83a 	callr	r2
    f24c:	e0bfff15 	stw	r2,-4(fp)
    f250:	00000306 	br	f260 <alt_get_errno+0x48>
    f254:	00820034 	movhi	r2,2048
    f258:	10897604 	addi	r2,r2,9688
    f25c:	e0bfff15 	stw	r2,-4(fp)
    f260:	e0bfff17 	ldw	r2,-4(fp)
}
    f264:	e037883a 	mov	sp,fp
    f268:	dfc00117 	ldw	ra,4(sp)
    f26c:	df000017 	ldw	fp,0(sp)
    f270:	dec00204 	addi	sp,sp,8
    f274:	f800283a 	ret

0000f278 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    f278:	defffe04 	addi	sp,sp,-8
    f27c:	df000115 	stw	fp,4(sp)
    f280:	df000104 	addi	fp,sp,4
    f284:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    f288:	e0bfff17 	ldw	r2,-4(fp)
    f28c:	108000d0 	cmplti	r2,r2,3
    f290:	10000d1e 	bne	r2,zero,f2c8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    f294:	e0bfff17 	ldw	r2,-4(fp)
    f298:	00c20034 	movhi	r3,2048
    f29c:	18c3e004 	addi	r3,r3,3968
    f2a0:	10800324 	muli	r2,r2,12
    f2a4:	10c5883a 	add	r2,r2,r3
    f2a8:	10800204 	addi	r2,r2,8
    f2ac:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    f2b0:	e0bfff17 	ldw	r2,-4(fp)
    f2b4:	00c20034 	movhi	r3,2048
    f2b8:	18c3e004 	addi	r3,r3,3968
    f2bc:	10800324 	muli	r2,r2,12
    f2c0:	10c5883a 	add	r2,r2,r3
    f2c4:	10000015 	stw	zero,0(r2)
  }
}
    f2c8:	e037883a 	mov	sp,fp
    f2cc:	df000017 	ldw	fp,0(sp)
    f2d0:	dec00104 	addi	sp,sp,4
    f2d4:	f800283a 	ret

0000f2d8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    f2d8:	defff804 	addi	sp,sp,-32
    f2dc:	df000715 	stw	fp,28(sp)
    f2e0:	df000704 	addi	fp,sp,28
    f2e4:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    f2e8:	0005303a 	rdctl	r2,status
    f2ec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    f2f0:	e0fffb17 	ldw	r3,-20(fp)
    f2f4:	00bfff84 	movi	r2,-2
    f2f8:	1884703a 	and	r2,r3,r2
    f2fc:	1001703a 	wrctl	status,r2
  
  return context;
    f300:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    f304:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    f308:	d0a01117 	ldw	r2,-32700(gp)
    f30c:	10c000c4 	addi	r3,r2,3
    f310:	00bfff04 	movi	r2,-4
    f314:	1884703a 	and	r2,r3,r2
    f318:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    f31c:	d0e01117 	ldw	r3,-32700(gp)
    f320:	e0bffe17 	ldw	r2,-8(fp)
    f324:	1887883a 	add	r3,r3,r2
    f328:	00840034 	movhi	r2,4096
    f32c:	10800004 	addi	r2,r2,0
    f330:	10c0072e 	bgeu	r2,r3,f350 <sbrk+0x78>
    f334:	e0bffd17 	ldw	r2,-12(fp)
    f338:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    f33c:	e0bffa17 	ldw	r2,-24(fp)
    f340:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    f344:	00bfffc4 	movi	r2,-1
    f348:	e0bfff15 	stw	r2,-4(fp)
    f34c:	00000c06 	br	f380 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
    f350:	d0a01117 	ldw	r2,-32700(gp)
    f354:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
    f358:	d0e01117 	ldw	r3,-32700(gp)
    f35c:	e0bffe17 	ldw	r2,-8(fp)
    f360:	1885883a 	add	r2,r3,r2
    f364:	d0a01115 	stw	r2,-32700(gp)
    f368:	e0bffd17 	ldw	r2,-12(fp)
    f36c:	e0bff915 	stw	r2,-28(fp)
    f370:	e0bff917 	ldw	r2,-28(fp)
    f374:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    f378:	e0bffc17 	ldw	r2,-16(fp)
    f37c:	e0bfff15 	stw	r2,-4(fp)
    f380:	e0bfff17 	ldw	r2,-4(fp)
} 
    f384:	e037883a 	mov	sp,fp
    f388:	df000017 	ldw	fp,0(sp)
    f38c:	dec00104 	addi	sp,sp,4
    f390:	f800283a 	ret

0000f394 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    f394:	defff704 	addi	sp,sp,-36
    f398:	dfc00815 	stw	ra,32(sp)
    f39c:	df000715 	stw	fp,28(sp)
    f3a0:	df000704 	addi	fp,sp,28
    f3a4:	e13ffb15 	stw	r4,-20(fp)
    f3a8:	e17ffc15 	stw	r5,-16(fp)
    f3ac:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f3b0:	e0bffb17 	ldw	r2,-20(fp)
    f3b4:	1004803a 	cmplt	r2,r2,zero
    f3b8:	1000081e 	bne	r2,zero,f3dc <write+0x48>
    f3bc:	e0bffb17 	ldw	r2,-20(fp)
    f3c0:	10800324 	muli	r2,r2,12
    f3c4:	1007883a 	mov	r3,r2
    f3c8:	00820034 	movhi	r2,2048
    f3cc:	1083e004 	addi	r2,r2,3968
    f3d0:	1887883a 	add	r3,r3,r2
    f3d4:	e0ffff15 	stw	r3,-4(fp)
    f3d8:	00000106 	br	f3e0 <write+0x4c>
    f3dc:	e03fff15 	stw	zero,-4(fp)
    f3e0:	e0bfff17 	ldw	r2,-4(fp)
    f3e4:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f3e8:	e0bffa17 	ldw	r2,-24(fp)
    f3ec:	1005003a 	cmpeq	r2,r2,zero
    f3f0:	1000241e 	bne	r2,zero,f484 <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    f3f4:	e0bffa17 	ldw	r2,-24(fp)
    f3f8:	10800217 	ldw	r2,8(r2)
    f3fc:	108000cc 	andi	r2,r2,3
    f400:	1005003a 	cmpeq	r2,r2,zero
    f404:	10001a1e 	bne	r2,zero,f470 <write+0xdc>
    f408:	e0bffa17 	ldw	r2,-24(fp)
    f40c:	10800017 	ldw	r2,0(r2)
    f410:	10800617 	ldw	r2,24(r2)
    f414:	1005003a 	cmpeq	r2,r2,zero
    f418:	1000151e 	bne	r2,zero,f470 <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    f41c:	e0bffa17 	ldw	r2,-24(fp)
    f420:	10800017 	ldw	r2,0(r2)
    f424:	10800617 	ldw	r2,24(r2)
    f428:	e17ffc17 	ldw	r5,-16(fp)
    f42c:	e1bffd17 	ldw	r6,-12(fp)
    f430:	e13ffa17 	ldw	r4,-24(fp)
    f434:	103ee83a 	callr	r2
    f438:	e0bff915 	stw	r2,-28(fp)
    f43c:	e0bff917 	ldw	r2,-28(fp)
    f440:	1004403a 	cmpge	r2,r2,zero
    f444:	1000071e 	bne	r2,zero,f464 <write+0xd0>
      {
        ALT_ERRNO = -rval;
    f448:	000f4b40 	call	f4b4 <alt_get_errno>
    f44c:	e0fff917 	ldw	r3,-28(fp)
    f450:	00c7c83a 	sub	r3,zero,r3
    f454:	10c00015 	stw	r3,0(r2)
        return -1;
    f458:	00bfffc4 	movi	r2,-1
    f45c:	e0bffe15 	stw	r2,-8(fp)
    f460:	00000e06 	br	f49c <write+0x108>
      }
      return rval;
    f464:	e0bff917 	ldw	r2,-28(fp)
    f468:	e0bffe15 	stw	r2,-8(fp)
    f46c:	00000b06 	br	f49c <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
    f470:	000f4b40 	call	f4b4 <alt_get_errno>
    f474:	1007883a 	mov	r3,r2
    f478:	00800344 	movi	r2,13
    f47c:	18800015 	stw	r2,0(r3)
    f480:	00000406 	br	f494 <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    f484:	000f4b40 	call	f4b4 <alt_get_errno>
    f488:	1007883a 	mov	r3,r2
    f48c:	00801444 	movi	r2,81
    f490:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f494:	00bfffc4 	movi	r2,-1
    f498:	e0bffe15 	stw	r2,-8(fp)
    f49c:	e0bffe17 	ldw	r2,-8(fp)
}
    f4a0:	e037883a 	mov	sp,fp
    f4a4:	dfc00117 	ldw	ra,4(sp)
    f4a8:	df000017 	ldw	fp,0(sp)
    f4ac:	dec00204 	addi	sp,sp,8
    f4b0:	f800283a 	ret

0000f4b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f4b4:	defffd04 	addi	sp,sp,-12
    f4b8:	dfc00215 	stw	ra,8(sp)
    f4bc:	df000115 	stw	fp,4(sp)
    f4c0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f4c4:	00820034 	movhi	r2,2048
    f4c8:	10894b04 	addi	r2,r2,9516
    f4cc:	10800017 	ldw	r2,0(r2)
    f4d0:	1005003a 	cmpeq	r2,r2,zero
    f4d4:	1000061e 	bne	r2,zero,f4f0 <alt_get_errno+0x3c>
    f4d8:	00820034 	movhi	r2,2048
    f4dc:	10894b04 	addi	r2,r2,9516
    f4e0:	10800017 	ldw	r2,0(r2)
    f4e4:	103ee83a 	callr	r2
    f4e8:	e0bfff15 	stw	r2,-4(fp)
    f4ec:	00000306 	br	f4fc <alt_get_errno+0x48>
    f4f0:	00820034 	movhi	r2,2048
    f4f4:	10897604 	addi	r2,r2,9688
    f4f8:	e0bfff15 	stw	r2,-4(fp)
    f4fc:	e0bfff17 	ldw	r2,-4(fp)
}
    f500:	e037883a 	mov	sp,fp
    f504:	dfc00117 	ldw	ra,4(sp)
    f508:	df000017 	ldw	fp,0(sp)
    f50c:	dec00204 	addi	sp,sp,8
    f510:	f800283a 	ret

0000f514 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    f514:	defffd04 	addi	sp,sp,-12
    f518:	dfc00215 	stw	ra,8(sp)
    f51c:	df000115 	stw	fp,4(sp)
    f520:	df000104 	addi	fp,sp,4
    f524:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
    f528:	0014fd80 	call	14fd8 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    f52c:	00800044 	movi	r2,1
    f530:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    f534:	e037883a 	mov	sp,fp
    f538:	dfc00117 	ldw	ra,4(sp)
    f53c:	df000017 	ldw	fp,0(sp)
    f540:	dec00204 	addi	sp,sp,8
    f544:	f800283a 	ret

0000f548 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    f548:	defffd04 	addi	sp,sp,-12
    f54c:	dfc00215 	stw	ra,8(sp)
    f550:	df000115 	stw	fp,4(sp)
    f554:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
    f558:	01000134 	movhi	r4,4
    f55c:	210c1004 	addi	r4,r4,12352
    f560:	000b883a 	mov	r5,zero
    f564:	000d883a 	mov	r6,zero
    f568:	01c0fa04 	movi	r7,1000
    f56c:	00130c00 	call	130c0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
    f570:	01020034 	movhi	r4,2048
    f574:	21044004 	addi	r4,r4,4352
    f578:	000f8ec0 	call	f8ec <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    f57c:	01020034 	movhi	r4,2048
    f580:	21048004 	addi	r4,r4,4608
    f584:	000b883a 	mov	r5,zero
    f588:	01800144 	movi	r6,5
    f58c:	00117b40 	call	117b4 <altera_avalon_jtag_uart_init>
    f590:	01020034 	movhi	r4,2048
    f594:	21047604 	addi	r4,r4,4568
    f598:	000f8b40 	call	f8b4 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
    f59c:	01020034 	movhi	r4,2048
    f5a0:	21089804 	addi	r4,r4,8800
    f5a4:	0012eb80 	call	12eb8 <altera_avalon_lcd_16207_init>
    f5a8:	01020034 	movhi	r4,2048
    f5ac:	21088e04 	addi	r4,r4,8760
    f5b0:	000f8b40 	call	f8b4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
    ALTERA_AVALON_UART_INIT ( UART, uart);
    f5b4:	01020034 	movhi	r4,2048
    f5b8:	2108e004 	addi	r4,r4,9088
    f5bc:	000b883a 	mov	r5,zero
    f5c0:	018000c4 	movi	r6,3
    f5c4:	00132400 	call	13240 <altera_avalon_uart_init>
    f5c8:	01020034 	movhi	r4,2048
    f5cc:	2108d604 	addi	r4,r4,9048
    f5d0:	000f8b40 	call	f8b4 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
    f5d4:	01020034 	movhi	r4,2048
    f5d8:	21090704 	addi	r4,r4,9244
    f5dc:	0013c200 	call	13c20 <alt_up_ps2_init>
    f5e0:	01020034 	movhi	r4,2048
    f5e4:	21090704 	addi	r4,r4,9244
    f5e8:	000f8b40 	call	f8b4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
    f5ec:	00820034 	movhi	r2,2048
    f5f0:	10891504 	addi	r2,r2,9300
    f5f4:	10800a17 	ldw	r2,40(r2)
    f5f8:	10800104 	addi	r2,r2,4
    f5fc:	10800017 	ldw	r2,0(r2)
    f600:	10ffffcc 	andi	r3,r2,65535
    f604:	00820034 	movhi	r2,2048
    f608:	10891504 	addi	r2,r2,9300
    f60c:	10c00c15 	stw	r3,48(r2)
    f610:	00820034 	movhi	r2,2048
    f614:	10891504 	addi	r2,r2,9300
    f618:	10800a17 	ldw	r2,40(r2)
    f61c:	10800104 	addi	r2,r2,4
    f620:	10800017 	ldw	r2,0(r2)
    f624:	1005d43a 	srai	r2,r2,16
    f628:	10ffffcc 	andi	r3,r2,65535
    f62c:	00820034 	movhi	r2,2048
    f630:	10891504 	addi	r2,r2,9300
    f634:	10c00d15 	stw	r3,52(r2)
    f638:	00820034 	movhi	r2,2048
    f63c:	10891504 	addi	r2,r2,9300
    f640:	10800c17 	ldw	r2,48(r2)
    f644:	10801068 	cmpgeui	r2,r2,65
    f648:	1000081e 	bne	r2,zero,f66c <alt_sys_init+0x124>
    f64c:	00c20034 	movhi	r3,2048
    f650:	18c91504 	addi	r3,r3,9300
    f654:	00800fc4 	movi	r2,63
    f658:	18800f15 	stw	r2,60(r3)
    f65c:	00c20034 	movhi	r3,2048
    f660:	18c91504 	addi	r3,r3,9300
    f664:	00800184 	movi	r2,6
    f668:	18801015 	stw	r2,64(r3)
    f66c:	00820034 	movhi	r2,2048
    f670:	10891504 	addi	r2,r2,9300
    f674:	10800d17 	ldw	r2,52(r2)
    f678:	10800868 	cmpgeui	r2,r2,33
    f67c:	1000041e 	bne	r2,zero,f690 <alt_sys_init+0x148>
    f680:	00c20034 	movhi	r3,2048
    f684:	18c91504 	addi	r3,r3,9300
    f688:	008007c4 	movi	r2,31
    f68c:	18801115 	stw	r2,68(r3)
    f690:	01020034 	movhi	r4,2048
    f694:	21091504 	addi	r4,r4,9300
    f698:	00141f40 	call	141f4 <alt_up_char_buffer_init>
    f69c:	01020034 	movhi	r4,2048
    f6a0:	21091504 	addi	r4,r4,9300
    f6a4:	000f8b40 	call	f8b4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
    f6a8:	00820034 	movhi	r2,2048
    f6ac:	10892704 	addi	r2,r2,9372
    f6b0:	10800a17 	ldw	r2,40(r2)
    f6b4:	10800017 	ldw	r2,0(r2)
    f6b8:	1007883a 	mov	r3,r2
    f6bc:	00820034 	movhi	r2,2048
    f6c0:	10892704 	addi	r2,r2,9372
    f6c4:	10c00b15 	stw	r3,44(r2)
    f6c8:	00820034 	movhi	r2,2048
    f6cc:	10892704 	addi	r2,r2,9372
    f6d0:	10800a17 	ldw	r2,40(r2)
    f6d4:	10800104 	addi	r2,r2,4
    f6d8:	10800017 	ldw	r2,0(r2)
    f6dc:	1007883a 	mov	r3,r2
    f6e0:	00820034 	movhi	r2,2048
    f6e4:	10892704 	addi	r2,r2,9372
    f6e8:	10c00c15 	stw	r3,48(r2)
    f6ec:	00820034 	movhi	r2,2048
    f6f0:	10892704 	addi	r2,r2,9372
    f6f4:	10800a17 	ldw	r2,40(r2)
    f6f8:	10800204 	addi	r2,r2,8
    f6fc:	10800017 	ldw	r2,0(r2)
    f700:	10ffffcc 	andi	r3,r2,65535
    f704:	00820034 	movhi	r2,2048
    f708:	10892704 	addi	r2,r2,9372
    f70c:	10c00f15 	stw	r3,60(r2)
    f710:	00820034 	movhi	r2,2048
    f714:	10892704 	addi	r2,r2,9372
    f718:	10800a17 	ldw	r2,40(r2)
    f71c:	10800204 	addi	r2,r2,8
    f720:	10800017 	ldw	r2,0(r2)
    f724:	1005d43a 	srai	r2,r2,16
    f728:	10ffffcc 	andi	r3,r2,65535
    f72c:	00820034 	movhi	r2,2048
    f730:	10892704 	addi	r2,r2,9372
    f734:	10c01015 	stw	r3,64(r2)
    f738:	00820034 	movhi	r2,2048
    f73c:	10892704 	addi	r2,r2,9372
    f740:	10800a17 	ldw	r2,40(r2)
    f744:	10800304 	addi	r2,r2,12
    f748:	10800017 	ldw	r2,0(r2)
    f74c:	1005d07a 	srai	r2,r2,1
    f750:	10c0004c 	andi	r3,r2,1
    f754:	00820034 	movhi	r2,2048
    f758:	10892704 	addi	r2,r2,9372
    f75c:	10c00d15 	stw	r3,52(r2)
    f760:	00820034 	movhi	r2,2048
    f764:	10892704 	addi	r2,r2,9372
    f768:	10800a17 	ldw	r2,40(r2)
    f76c:	10800304 	addi	r2,r2,12
    f770:	10800017 	ldw	r2,0(r2)
    f774:	1005d13a 	srai	r2,r2,4
    f778:	10c003cc 	andi	r3,r2,15
    f77c:	00820034 	movhi	r2,2048
    f780:	10892704 	addi	r2,r2,9372
    f784:	10c00e15 	stw	r3,56(r2)
    f788:	00820034 	movhi	r2,2048
    f78c:	10892704 	addi	r2,r2,9372
    f790:	10800a17 	ldw	r2,40(r2)
    f794:	10800304 	addi	r2,r2,12
    f798:	10800017 	ldw	r2,0(r2)
    f79c:	1005d43a 	srai	r2,r2,16
    f7a0:	1007883a 	mov	r3,r2
    f7a4:	00bfffc4 	movi	r2,-1
    f7a8:	1884703a 	and	r2,r3,r2
    f7ac:	e0bfff45 	stb	r2,-3(fp)
    f7b0:	00820034 	movhi	r2,2048
    f7b4:	10892704 	addi	r2,r2,9372
    f7b8:	10800a17 	ldw	r2,40(r2)
    f7bc:	10800304 	addi	r2,r2,12
    f7c0:	10800017 	ldw	r2,0(r2)
    f7c4:	1005d63a 	srai	r2,r2,24
    f7c8:	1007883a 	mov	r3,r2
    f7cc:	00bfffc4 	movi	r2,-1
    f7d0:	1884703a 	and	r2,r3,r2
    f7d4:	e0bfff05 	stb	r2,-4(fp)
    f7d8:	00820034 	movhi	r2,2048
    f7dc:	10892704 	addi	r2,r2,9372
    f7e0:	10800e17 	ldw	r2,56(r2)
    f7e4:	10800058 	cmpnei	r2,r2,1
    f7e8:	1000041e 	bne	r2,zero,f7fc <alt_sys_init+0x2b4>
    f7ec:	00820034 	movhi	r2,2048
    f7f0:	10892704 	addi	r2,r2,9372
    f7f4:	10001115 	stw	zero,68(r2)
    f7f8:	00000e06 	br	f834 <alt_sys_init+0x2ec>
    f7fc:	00820034 	movhi	r2,2048
    f800:	10892704 	addi	r2,r2,9372
    f804:	10800e17 	ldw	r2,56(r2)
    f808:	10800098 	cmpnei	r2,r2,2
    f80c:	1000051e 	bne	r2,zero,f824 <alt_sys_init+0x2dc>
    f810:	00c20034 	movhi	r3,2048
    f814:	18c92704 	addi	r3,r3,9372
    f818:	00800044 	movi	r2,1
    f81c:	18801115 	stw	r2,68(r3)
    f820:	00000406 	br	f834 <alt_sys_init+0x2ec>
    f824:	00c20034 	movhi	r3,2048
    f828:	18c92704 	addi	r3,r3,9372
    f82c:	00800084 	movi	r2,2
    f830:	18801115 	stw	r2,68(r3)
    f834:	e0ffff43 	ldbu	r3,-3(fp)
    f838:	00800804 	movi	r2,32
    f83c:	10c7c83a 	sub	r3,r2,r3
    f840:	00bfffc4 	movi	r2,-1
    f844:	10c6d83a 	srl	r3,r2,r3
    f848:	00820034 	movhi	r2,2048
    f84c:	10892704 	addi	r2,r2,9372
    f850:	10c01215 	stw	r3,72(r2)
    f854:	e0ffff43 	ldbu	r3,-3(fp)
    f858:	00820034 	movhi	r2,2048
    f85c:	10892704 	addi	r2,r2,9372
    f860:	10801117 	ldw	r2,68(r2)
    f864:	1887883a 	add	r3,r3,r2
    f868:	00820034 	movhi	r2,2048
    f86c:	10892704 	addi	r2,r2,9372
    f870:	10c01315 	stw	r3,76(r2)
    f874:	e0ffff03 	ldbu	r3,-4(fp)
    f878:	00800804 	movi	r2,32
    f87c:	10c7c83a 	sub	r3,r2,r3
    f880:	00bfffc4 	movi	r2,-1
    f884:	10c6d83a 	srl	r3,r2,r3
    f888:	00820034 	movhi	r2,2048
    f88c:	10892704 	addi	r2,r2,9372
    f890:	10c01415 	stw	r3,80(r2)
    f894:	01020034 	movhi	r4,2048
    f898:	21092704 	addi	r4,r4,9372
    f89c:	000f8b40 	call	f8b4 <alt_dev_reg>
}
    f8a0:	e037883a 	mov	sp,fp
    f8a4:	dfc00117 	ldw	ra,4(sp)
    f8a8:	df000017 	ldw	fp,0(sp)
    f8ac:	dec00204 	addi	sp,sp,8
    f8b0:	f800283a 	ret

0000f8b4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    f8b4:	defffd04 	addi	sp,sp,-12
    f8b8:	dfc00215 	stw	ra,8(sp)
    f8bc:	df000115 	stw	fp,4(sp)
    f8c0:	df000104 	addi	fp,sp,4
    f8c4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    f8c8:	e13fff17 	ldw	r4,-4(fp)
    f8cc:	01420034 	movhi	r5,2048
    f8d0:	29494804 	addi	r5,r5,9504
    f8d4:	00146c40 	call	146c4 <alt_dev_llist_insert>
}
    f8d8:	e037883a 	mov	sp,fp
    f8dc:	dfc00117 	ldw	ra,4(sp)
    f8e0:	df000017 	ldw	fp,0(sp)
    f8e4:	dec00204 	addi	sp,sp,8
    f8e8:	f800283a 	ret

0000f8ec <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    f8ec:	defffc04 	addi	sp,sp,-16
    f8f0:	dfc00315 	stw	ra,12(sp)
    f8f4:	df000215 	stw	fp,8(sp)
    f8f8:	df000204 	addi	fp,sp,8
    f8fc:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    f900:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    f904:	e13fff17 	ldw	r4,-4(fp)
    f908:	0010de40 	call	10de4 <alt_read_cfi_width>
    f90c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f910:	e0bffe17 	ldw	r2,-8(fp)
    f914:	1004c03a 	cmpne	r2,r2,zero
    f918:	1000031e 	bne	r2,zero,f928 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
    f91c:	e13fff17 	ldw	r4,-4(fp)
    f920:	00104fc0 	call	104fc <alt_set_flash_width_func>
    f924:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f928:	e0bffe17 	ldw	r2,-8(fp)
    f92c:	1004c03a 	cmpne	r2,r2,zero
    f930:	1000031e 	bne	r2,zero,f940 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
    f934:	e13fff17 	ldw	r4,-4(fp)
    f938:	00108040 	call	10804 <alt_read_cfi_table>
    f93c:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    f940:	e0bffe17 	ldw	r2,-8(fp)
    f944:	1004c03a 	cmpne	r2,r2,zero
    f948:	1000031e 	bne	r2,zero,f958 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
    f94c:	e13fff17 	ldw	r4,-4(fp)
    f950:	00106dc0 	call	106dc <alt_set_flash_algorithm_func>
    f954:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    f958:	e0bffe17 	ldw	r2,-8(fp)
    f95c:	1004c03a 	cmpne	r2,r2,zero
    f960:	1000031e 	bne	r2,zero,f970 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
    f964:	e13fff17 	ldw	r4,-4(fp)
    f968:	000f9880 	call	f988 <alt_flash_device_register>
    f96c:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    f970:	e0bffe17 	ldw	r2,-8(fp)
}
    f974:	e037883a 	mov	sp,fp
    f978:	dfc00117 	ldw	ra,4(sp)
    f97c:	df000017 	ldw	fp,0(sp)
    f980:	dec00204 	addi	sp,sp,8
    f984:	f800283a 	ret

0000f988 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    f988:	defffd04 	addi	sp,sp,-12
    f98c:	dfc00215 	stw	ra,8(sp)
    f990:	df000115 	stw	fp,4(sp)
    f994:	df000104 	addi	fp,sp,4
    f998:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    f99c:	e13fff17 	ldw	r4,-4(fp)
    f9a0:	01420034 	movhi	r5,2048
    f9a4:	29494f04 	addi	r5,r5,9532
    f9a8:	00146c40 	call	146c4 <alt_dev_llist_insert>
}
    f9ac:	e037883a 	mov	sp,fp
    f9b0:	dfc00117 	ldw	ra,4(sp)
    f9b4:	df000017 	ldw	fp,0(sp)
    f9b8:	dec00204 	addi	sp,sp,8
    f9bc:	f800283a 	ret

0000f9c0 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    f9c0:	deffef04 	addi	sp,sp,-68
    f9c4:	dfc01015 	stw	ra,64(sp)
    f9c8:	df000f15 	stw	fp,60(sp)
    f9cc:	df000f04 	addi	fp,sp,60
    f9d0:	e13ffa15 	stw	r4,-24(fp)
    f9d4:	e17ffb15 	stw	r5,-20(fp)
    f9d8:	e1bffc15 	stw	r6,-16(fp)
    f9dc:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    f9e0:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    f9e4:	e0bffd17 	ldw	r2,-12(fp)
    f9e8:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
    f9ec:	e0bffb17 	ldw	r2,-20(fp)
    f9f0:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    f9f4:	e0bffa17 	ldw	r2,-24(fp)
    f9f8:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    f9fc:	e03ff815 	stw	zero,-32(fp)
    fa00:	00008e06 	br	fc3c <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    fa04:	e0bff817 	ldw	r2,-32(fp)
    fa08:	e0fff217 	ldw	r3,-56(fp)
    fa0c:	1004913a 	slli	r2,r2,4
    fa10:	10c5883a 	add	r2,r2,r3
    fa14:	10800d04 	addi	r2,r2,52
    fa18:	10c00017 	ldw	r3,0(r2)
    fa1c:	e0bffb17 	ldw	r2,-20(fp)
    fa20:	10c08316 	blt	r2,r3,fc30 <alt_flash_cfi_write+0x270>
    fa24:	e0bff817 	ldw	r2,-32(fp)
    fa28:	e0fff217 	ldw	r3,-56(fp)
    fa2c:	1004913a 	slli	r2,r2,4
    fa30:	10c5883a 	add	r2,r2,r3
    fa34:	10800d04 	addi	r2,r2,52
    fa38:	11000017 	ldw	r4,0(r2)
    fa3c:	e0bff817 	ldw	r2,-32(fp)
    fa40:	e0fff217 	ldw	r3,-56(fp)
    fa44:	1004913a 	slli	r2,r2,4
    fa48:	10c5883a 	add	r2,r2,r3
    fa4c:	10800e04 	addi	r2,r2,56
    fa50:	10800017 	ldw	r2,0(r2)
    fa54:	2087883a 	add	r3,r4,r2
    fa58:	e0bffb17 	ldw	r2,-20(fp)
    fa5c:	10c0740e 	bge	r2,r3,fc30 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    fa60:	e0bff817 	ldw	r2,-32(fp)
    fa64:	e0fff217 	ldw	r3,-56(fp)
    fa68:	1004913a 	slli	r2,r2,4
    fa6c:	10c5883a 	add	r2,r2,r3
    fa70:	10800d04 	addi	r2,r2,52
    fa74:	10800017 	ldw	r2,0(r2)
    fa78:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    fa7c:	e03ff715 	stw	zero,-36(fp)
    fa80:	00006306 	br	fc10 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
    fa84:	e0fffb17 	ldw	r3,-20(fp)
    fa88:	e0bff417 	ldw	r2,-48(fp)
    fa8c:	18805416 	blt	r3,r2,fbe0 <alt_flash_cfi_write+0x220>
    fa90:	e0bff817 	ldw	r2,-32(fp)
    fa94:	e0fff217 	ldw	r3,-56(fp)
    fa98:	1004913a 	slli	r2,r2,4
    fa9c:	10c5883a 	add	r2,r2,r3
    faa0:	10801004 	addi	r2,r2,64
    faa4:	10c00017 	ldw	r3,0(r2)
    faa8:	e0bff417 	ldw	r2,-48(fp)
    faac:	1887883a 	add	r3,r3,r2
    fab0:	e0bffb17 	ldw	r2,-20(fp)
    fab4:	10c04a0e 	bge	r2,r3,fbe0 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    fab8:	e0bff817 	ldw	r2,-32(fp)
    fabc:	e0fff217 	ldw	r3,-56(fp)
    fac0:	1004913a 	slli	r2,r2,4
    fac4:	10c5883a 	add	r2,r2,r3
    fac8:	10801004 	addi	r2,r2,64
    facc:	10c00017 	ldw	r3,0(r2)
    fad0:	e0bff417 	ldw	r2,-48(fp)
    fad4:	1887883a 	add	r3,r3,r2
    fad8:	e0bffb17 	ldw	r2,-20(fp)
    fadc:	1885c83a 	sub	r2,r3,r2
    fae0:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    fae4:	e0bff617 	ldw	r2,-40(fp)
    fae8:	e0bfff15 	stw	r2,-4(fp)
    faec:	e0fffd17 	ldw	r3,-12(fp)
    faf0:	e0fffe15 	stw	r3,-8(fp)
    faf4:	e0bfff17 	ldw	r2,-4(fp)
    faf8:	e0fffe17 	ldw	r3,-8(fp)
    fafc:	10c0020e 	bge	r2,r3,fb08 <alt_flash_cfi_write+0x148>
    fb00:	e0bfff17 	ldw	r2,-4(fp)
    fb04:	e0bffe15 	stw	r2,-8(fp)
    fb08:	e0fffe17 	ldw	r3,-8(fp)
    fb0c:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
    fb10:	e0bff217 	ldw	r2,-56(fp)
    fb14:	10800a17 	ldw	r2,40(r2)
    fb18:	1007883a 	mov	r3,r2
    fb1c:	e0bffb17 	ldw	r2,-20(fp)
    fb20:	188b883a 	add	r5,r3,r2
    fb24:	e1bff617 	ldw	r6,-40(fp)
    fb28:	e13ffc17 	ldw	r4,-16(fp)
    fb2c:	00053680 	call	5368 <memcmp>
    fb30:	1005003a 	cmpeq	r2,r2,zero
    fb34:	1000131e 	bne	r2,zero,fb84 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    fb38:	e0bff217 	ldw	r2,-56(fp)
    fb3c:	10800817 	ldw	r2,32(r2)
    fb40:	e13ff217 	ldw	r4,-56(fp)
    fb44:	e17ff417 	ldw	r5,-48(fp)
    fb48:	103ee83a 	callr	r2
    fb4c:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    fb50:	e0bff917 	ldw	r2,-28(fp)
    fb54:	1004c03a 	cmpne	r2,r2,zero
    fb58:	10000a1e 	bne	r2,zero,fb84 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
    fb5c:	e0bff217 	ldw	r2,-56(fp)
    fb60:	10c00917 	ldw	r3,36(r2)
    fb64:	e13ff217 	ldw	r4,-56(fp)
    fb68:	e0bff617 	ldw	r2,-40(fp)
    fb6c:	d8800015 	stw	r2,0(sp)
    fb70:	e17ff417 	ldw	r5,-48(fp)
    fb74:	e1bffb17 	ldw	r6,-20(fp)
    fb78:	e1fffc17 	ldw	r7,-16(fp)
    fb7c:	183ee83a 	callr	r3
    fb80:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    fb84:	e0fffd17 	ldw	r3,-12(fp)
    fb88:	e0bff617 	ldw	r2,-40(fp)
    fb8c:	18802f26 	beq	r3,r2,fc4c <alt_flash_cfi_write+0x28c>
    fb90:	e0bff917 	ldw	r2,-28(fp)
    fb94:	1004c03a 	cmpne	r2,r2,zero
    fb98:	10002c1e 	bne	r2,zero,fc4c <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
    fb9c:	e0fffd17 	ldw	r3,-12(fp)
    fba0:	e0bff617 	ldw	r2,-40(fp)
    fba4:	1885c83a 	sub	r2,r3,r2
    fba8:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    fbac:	e0bff817 	ldw	r2,-32(fp)
    fbb0:	e0fff217 	ldw	r3,-56(fp)
    fbb4:	1004913a 	slli	r2,r2,4
    fbb8:	10c5883a 	add	r2,r2,r3
    fbbc:	10801004 	addi	r2,r2,64
    fbc0:	10c00017 	ldw	r3,0(r2)
    fbc4:	e0bff417 	ldw	r2,-48(fp)
    fbc8:	1885883a 	add	r2,r3,r2
    fbcc:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    fbd0:	e0fffc17 	ldw	r3,-16(fp)
    fbd4:	e0bff617 	ldw	r2,-40(fp)
    fbd8:	1885883a 	add	r2,r3,r2
    fbdc:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    fbe0:	e0bff817 	ldw	r2,-32(fp)
    fbe4:	e0fff217 	ldw	r3,-56(fp)
    fbe8:	1004913a 	slli	r2,r2,4
    fbec:	10c5883a 	add	r2,r2,r3
    fbf0:	10801004 	addi	r2,r2,64
    fbf4:	10c00017 	ldw	r3,0(r2)
    fbf8:	e0bff417 	ldw	r2,-48(fp)
    fbfc:	10c5883a 	add	r2,r2,r3
    fc00:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    fc04:	e0bff717 	ldw	r2,-36(fp)
    fc08:	10800044 	addi	r2,r2,1
    fc0c:	e0bff715 	stw	r2,-36(fp)
    fc10:	e0bff817 	ldw	r2,-32(fp)
    fc14:	e0fff217 	ldw	r3,-56(fp)
    fc18:	1004913a 	slli	r2,r2,4
    fc1c:	10c5883a 	add	r2,r2,r3
    fc20:	10800f04 	addi	r2,r2,60
    fc24:	10c00017 	ldw	r3,0(r2)
    fc28:	e0bff717 	ldw	r2,-36(fp)
    fc2c:	10ff9516 	blt	r2,r3,fa84 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    fc30:	e0bff817 	ldw	r2,-32(fp)
    fc34:	10800044 	addi	r2,r2,1
    fc38:	e0bff815 	stw	r2,-32(fp)
    fc3c:	e0bff217 	ldw	r2,-56(fp)
    fc40:	10c00c17 	ldw	r3,48(r2)
    fc44:	e0bff817 	ldw	r2,-32(fp)
    fc48:	10ff6e16 	blt	r2,r3,fa04 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    fc4c:	e0bff217 	ldw	r2,-56(fp)
    fc50:	10800a17 	ldw	r2,40(r2)
    fc54:	1007883a 	mov	r3,r2
    fc58:	e0bff317 	ldw	r2,-52(fp)
    fc5c:	1889883a 	add	r4,r3,r2
    fc60:	e17ff517 	ldw	r5,-44(fp)
    fc64:	001464c0 	call	1464c <alt_dcache_flush>
  return ret_code;
    fc68:	e0bff917 	ldw	r2,-28(fp)
}
    fc6c:	e037883a 	mov	sp,fp
    fc70:	dfc00117 	ldw	ra,4(sp)
    fc74:	df000017 	ldw	fp,0(sp)
    fc78:	dec00204 	addi	sp,sp,8
    fc7c:	f800283a 	ret

0000fc80 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    fc80:	defffa04 	addi	sp,sp,-24
    fc84:	df000515 	stw	fp,20(sp)
    fc88:	df000504 	addi	fp,sp,20
    fc8c:	e13ffd15 	stw	r4,-12(fp)
    fc90:	e17ffe15 	stw	r5,-8(fp)
    fc94:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    fc98:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    fc9c:	e0bffd17 	ldw	r2,-12(fp)
    fca0:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    fca4:	e0bffb17 	ldw	r2,-20(fp)
    fca8:	10c00c17 	ldw	r3,48(r2)
    fcac:	e0bfff17 	ldw	r2,-4(fp)
    fcb0:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    fcb4:	e0bffb17 	ldw	r2,-20(fp)
    fcb8:	10800c17 	ldw	r2,48(r2)
    fcbc:	1004c03a 	cmpne	r2,r2,zero
    fcc0:	1000031e 	bne	r2,zero,fcd0 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
    fcc4:	00bffec4 	movi	r2,-5
    fcc8:	e0bffc15 	stw	r2,-16(fp)
    fccc:	00000b06 	br	fcfc <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    fcd0:	e0bffb17 	ldw	r2,-20(fp)
    fcd4:	10800c17 	ldw	r2,48(r2)
    fcd8:	10800250 	cmplti	r2,r2,9
    fcdc:	1000031e 	bne	r2,zero,fcec <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    fce0:	00bffd04 	movi	r2,-12
    fce4:	e0bffc15 	stw	r2,-16(fp)
    fce8:	00000406 	br	fcfc <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    fcec:	e0bffb17 	ldw	r2,-20(fp)
    fcf0:	10c00d04 	addi	r3,r2,52
    fcf4:	e0bffe17 	ldw	r2,-8(fp)
    fcf8:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    fcfc:	e0bffc17 	ldw	r2,-16(fp)
}
    fd00:	e037883a 	mov	sp,fp
    fd04:	df000017 	ldw	fp,0(sp)
    fd08:	dec00104 	addi	sp,sp,4
    fd0c:	f800283a 	ret

0000fd10 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    fd10:	defff904 	addi	sp,sp,-28
    fd14:	dfc00615 	stw	ra,24(sp)
    fd18:	df000515 	stw	fp,20(sp)
    fd1c:	df000504 	addi	fp,sp,20
    fd20:	e13ffc15 	stw	r4,-16(fp)
    fd24:	e17ffd15 	stw	r5,-12(fp)
    fd28:	e1bffe15 	stw	r6,-8(fp)
    fd2c:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    fd30:	e0bffc17 	ldw	r2,-16(fp)
    fd34:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    fd38:	e0bffb17 	ldw	r2,-20(fp)
    fd3c:	10800a17 	ldw	r2,40(r2)
    fd40:	1007883a 	mov	r3,r2
    fd44:	e0bffd17 	ldw	r2,-12(fp)
    fd48:	1887883a 	add	r3,r3,r2
    fd4c:	e1bfff17 	ldw	r6,-4(fp)
    fd50:	e0bffe17 	ldw	r2,-8(fp)
    fd54:	1009883a 	mov	r4,r2
    fd58:	180b883a 	mov	r5,r3
    fd5c:	00053dc0 	call	53dc <memcpy>
  return 0;
    fd60:	0005883a 	mov	r2,zero
}
    fd64:	e037883a 	mov	sp,fp
    fd68:	dfc00117 	ldw	ra,4(sp)
    fd6c:	df000017 	ldw	fp,0(sp)
    fd70:	dec00204 	addi	sp,sp,8
    fd74:	f800283a 	ret

0000fd78 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    fd78:	defffa04 	addi	sp,sp,-24
    fd7c:	df000515 	stw	fp,20(sp)
    fd80:	df000504 	addi	fp,sp,20
    fd84:	e13ffd15 	stw	r4,-12(fp)
    fd88:	e17ffe15 	stw	r5,-8(fp)
    fd8c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    fd90:	e0bffd17 	ldw	r2,-12(fp)
    fd94:	10802e17 	ldw	r2,184(r2)
    fd98:	10800058 	cmpnei	r2,r2,1
    fd9c:	10000b1e 	bne	r2,zero,fdcc <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    fda0:	e0bffd17 	ldw	r2,-12(fp)
    fda4:	10800a17 	ldw	r2,40(r2)
    fda8:	1007883a 	mov	r3,r2
    fdac:	e0bffe17 	ldw	r2,-8(fp)
    fdb0:	1889883a 	add	r4,r3,r2
    fdb4:	e0bfff17 	ldw	r2,-4(fp)
    fdb8:	10800003 	ldbu	r2,0(r2)
    fdbc:	10c03fcc 	andi	r3,r2,255
    fdc0:	2005883a 	mov	r2,r4
    fdc4:	10c00025 	stbio	r3,0(r2)
    fdc8:	00004006 	br	fecc <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
    fdcc:	e0bffd17 	ldw	r2,-12(fp)
    fdd0:	10802e17 	ldw	r2,184(r2)
    fdd4:	10800098 	cmpnei	r2,r2,2
    fdd8:	1000151e 	bne	r2,zero,fe30 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
    fddc:	e0bfff17 	ldw	r2,-4(fp)
    fde0:	10800003 	ldbu	r2,0(r2)
    fde4:	10803fcc 	andi	r2,r2,255
    fde8:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    fdec:	e0bfff17 	ldw	r2,-4(fp)
    fdf0:	10800044 	addi	r2,r2,1
    fdf4:	10800003 	ldbu	r2,0(r2)
    fdf8:	10803fcc 	andi	r2,r2,255
    fdfc:	1004923a 	slli	r2,r2,8
    fe00:	1007883a 	mov	r3,r2
    fe04:	e0bffc0b 	ldhu	r2,-16(fp)
    fe08:	1884b03a 	or	r2,r3,r2
    fe0c:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    fe10:	e0bffd17 	ldw	r2,-12(fp)
    fe14:	10800a17 	ldw	r2,40(r2)
    fe18:	1007883a 	mov	r3,r2
    fe1c:	e0bffe17 	ldw	r2,-8(fp)
    fe20:	1885883a 	add	r2,r3,r2
    fe24:	e0fffc0b 	ldhu	r3,-16(fp)
    fe28:	10c0002d 	sthio	r3,0(r2)
    fe2c:	00002706 	br	fecc <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
    fe30:	e0bffd17 	ldw	r2,-12(fp)
    fe34:	10802e17 	ldw	r2,184(r2)
    fe38:	10800118 	cmpnei	r2,r2,4
    fe3c:	1000231e 	bne	r2,zero,fecc <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
    fe40:	e0bfff17 	ldw	r2,-4(fp)
    fe44:	10800003 	ldbu	r2,0(r2)
    fe48:	10803fcc 	andi	r2,r2,255
    fe4c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    fe50:	e0bfff17 	ldw	r2,-4(fp)
    fe54:	10800044 	addi	r2,r2,1
    fe58:	10800003 	ldbu	r2,0(r2)
    fe5c:	10803fcc 	andi	r2,r2,255
    fe60:	1006923a 	slli	r3,r2,8
    fe64:	e0bffb17 	ldw	r2,-20(fp)
    fe68:	10c4b03a 	or	r2,r2,r3
    fe6c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    fe70:	e0bfff17 	ldw	r2,-4(fp)
    fe74:	10800084 	addi	r2,r2,2
    fe78:	10800003 	ldbu	r2,0(r2)
    fe7c:	10803fcc 	andi	r2,r2,255
    fe80:	1006943a 	slli	r3,r2,16
    fe84:	e0bffb17 	ldw	r2,-20(fp)
    fe88:	10c4b03a 	or	r2,r2,r3
    fe8c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    fe90:	e0bfff17 	ldw	r2,-4(fp)
    fe94:	108000c4 	addi	r2,r2,3
    fe98:	10800003 	ldbu	r2,0(r2)
    fe9c:	10803fcc 	andi	r2,r2,255
    fea0:	1006963a 	slli	r3,r2,24
    fea4:	e0bffb17 	ldw	r2,-20(fp)
    fea8:	10c4b03a 	or	r2,r2,r3
    feac:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    feb0:	e0bffd17 	ldw	r2,-12(fp)
    feb4:	10800a17 	ldw	r2,40(r2)
    feb8:	1007883a 	mov	r3,r2
    febc:	e0bffe17 	ldw	r2,-8(fp)
    fec0:	1885883a 	add	r2,r3,r2
    fec4:	e0fffb17 	ldw	r3,-20(fp)
    fec8:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
    fecc:	e037883a 	mov	sp,fp
    fed0:	df000017 	ldw	fp,0(sp)
    fed4:	dec00104 	addi	sp,sp,4
    fed8:	f800283a 	ret

0000fedc <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    fedc:	defff304 	addi	sp,sp,-52
    fee0:	dfc00c15 	stw	ra,48(sp)
    fee4:	df000b15 	stw	fp,44(sp)
    fee8:	df000b04 	addi	fp,sp,44
    feec:	e13ffc15 	stw	r4,-16(fp)
    fef0:	e17ffd15 	stw	r5,-12(fp)
    fef4:	e1bffe15 	stw	r6,-8(fp)
    fef8:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    fefc:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    ff00:	e0bffc17 	ldw	r2,-16(fp)
    ff04:	10800a17 	ldw	r2,40(r2)
    ff08:	1007883a 	mov	r3,r2
    ff0c:	e0bffd17 	ldw	r2,-12(fp)
    ff10:	1885883a 	add	r2,r3,r2
    ff14:	1009883a 	mov	r4,r2
    ff18:	e0bffc17 	ldw	r2,-16(fp)
    ff1c:	10c02e17 	ldw	r3,184(r2)
    ff20:	20c5283a 	div	r2,r4,r3
    ff24:	10c5383a 	mul	r2,r2,r3
    ff28:	2085c83a 	sub	r2,r4,r2
    ff2c:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    ff30:	e0bff917 	ldw	r2,-28(fp)
    ff34:	1005003a 	cmpeq	r2,r2,zero
    ff38:	10003a1e 	bne	r2,zero,10024 <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    ff3c:	e0bffc17 	ldw	r2,-16(fp)
    ff40:	10c02e17 	ldw	r3,184(r2)
    ff44:	e0bff917 	ldw	r2,-28(fp)
    ff48:	1885c83a 	sub	r2,r3,r2
    ff4c:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    ff50:	e03ff615 	stw	zero,-40(fp)
    ff54:	00001206 	br	ffa0 <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    ff58:	e17ff617 	ldw	r5,-40(fp)
    ff5c:	e0bffc17 	ldw	r2,-16(fp)
    ff60:	10800a17 	ldw	r2,40(r2)
    ff64:	1009883a 	mov	r4,r2
    ff68:	e0fffd17 	ldw	r3,-12(fp)
    ff6c:	e0bff917 	ldw	r2,-28(fp)
    ff70:	1887c83a 	sub	r3,r3,r2
    ff74:	e0bff617 	ldw	r2,-40(fp)
    ff78:	1885883a 	add	r2,r3,r2
    ff7c:	2085883a 	add	r2,r4,r2
    ff80:	10800023 	ldbuio	r2,0(r2)
    ff84:	1007883a 	mov	r3,r2
    ff88:	e0bffb04 	addi	r2,fp,-20
    ff8c:	1145883a 	add	r2,r2,r5
    ff90:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    ff94:	e0bff617 	ldw	r2,-40(fp)
    ff98:	10800044 	addi	r2,r2,1
    ff9c:	e0bff615 	stw	r2,-40(fp)
    ffa0:	e0fff617 	ldw	r3,-40(fp)
    ffa4:	e0bff917 	ldw	r2,-28(fp)
    ffa8:	18bfeb16 	blt	r3,r2,ff58 <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    ffac:	e03ff615 	stw	zero,-40(fp)
    ffb0:	00000e06 	br	ffec <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    ffb4:	e0fff917 	ldw	r3,-28(fp)
    ffb8:	e0bff617 	ldw	r2,-40(fp)
    ffbc:	1889883a 	add	r4,r3,r2
    ffc0:	e0bff617 	ldw	r2,-40(fp)
    ffc4:	1007883a 	mov	r3,r2
    ffc8:	e0bffe17 	ldw	r2,-8(fp)
    ffcc:	1885883a 	add	r2,r3,r2
    ffd0:	10c00003 	ldbu	r3,0(r2)
    ffd4:	e0bffb04 	addi	r2,fp,-20
    ffd8:	1105883a 	add	r2,r2,r4
    ffdc:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    ffe0:	e0bff617 	ldw	r2,-40(fp)
    ffe4:	10800044 	addi	r2,r2,1
    ffe8:	e0bff615 	stw	r2,-40(fp)
    ffec:	e0fff617 	ldw	r3,-40(fp)
    fff0:	e0bff817 	ldw	r2,-32(fp)
    fff4:	18bfef16 	blt	r3,r2,ffb4 <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    fff8:	e0fffd17 	ldw	r3,-12(fp)
    fffc:	e0bff917 	ldw	r2,-28(fp)
   10000:	188bc83a 	sub	r5,r3,r2
   10004:	e1bffb04 	addi	r6,fp,-20
   10008:	e0800217 	ldw	r2,8(fp)
   1000c:	e13ffc17 	ldw	r4,-16(fp)
   10010:	103ee83a 	callr	r2
   10014:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
   10018:	e0bff817 	ldw	r2,-32(fp)
   1001c:	e0bff615 	stw	r2,-40(fp)
   10020:	00000106 	br	10028 <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
   10024:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   10028:	e0fffd17 	ldw	r3,-12(fp)
   1002c:	e0bfff17 	ldw	r2,-4(fp)
   10030:	1889883a 	add	r4,r3,r2
   10034:	e0bffc17 	ldw	r2,-16(fp)
   10038:	10c02e17 	ldw	r3,184(r2)
   1003c:	20c5283a 	div	r2,r4,r3
   10040:	10c5383a 	mul	r2,r2,r3
   10044:	2085c83a 	sub	r2,r4,r2
   10048:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   1004c:	00001006 	br	10090 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   10050:	e0fffd17 	ldw	r3,-12(fp)
   10054:	e0bff617 	ldw	r2,-40(fp)
   10058:	188b883a 	add	r5,r3,r2
   1005c:	e0bff617 	ldw	r2,-40(fp)
   10060:	1007883a 	mov	r3,r2
   10064:	e0bffe17 	ldw	r2,-8(fp)
   10068:	188d883a 	add	r6,r3,r2
   1006c:	e0800217 	ldw	r2,8(fp)
   10070:	e13ffc17 	ldw	r4,-16(fp)
   10074:	103ee83a 	callr	r2
   10078:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
   1007c:	e0bffc17 	ldw	r2,-16(fp)
   10080:	10c02e17 	ldw	r3,184(r2)
   10084:	e0bff617 	ldw	r2,-40(fp)
   10088:	10c5883a 	add	r2,r2,r3
   1008c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   10090:	e0bffa17 	ldw	r2,-24(fp)
   10094:	1004c03a 	cmpne	r2,r2,zero
   10098:	1000051e 	bne	r2,zero,100b0 <alt_flash_program_block+0x1d4>
   1009c:	e0ffff17 	ldw	r3,-4(fp)
   100a0:	e0bff717 	ldw	r2,-36(fp)
   100a4:	1887c83a 	sub	r3,r3,r2
   100a8:	e0bff617 	ldw	r2,-40(fp)
   100ac:	10ffe816 	blt	r2,r3,10050 <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   100b0:	e0bff717 	ldw	r2,-36(fp)
   100b4:	1005003a 	cmpeq	r2,r2,zero
   100b8:	10003c1e 	bne	r2,zero,101ac <alt_flash_program_block+0x2d0>
   100bc:	e0bffa17 	ldw	r2,-24(fp)
   100c0:	1004c03a 	cmpne	r2,r2,zero
   100c4:	1000391e 	bne	r2,zero,101ac <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   100c8:	e0bffc17 	ldw	r2,-16(fp)
   100cc:	10c02e17 	ldw	r3,184(r2)
   100d0:	e0bff717 	ldw	r2,-36(fp)
   100d4:	1885c83a 	sub	r2,r3,r2
   100d8:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   100dc:	e03ff515 	stw	zero,-44(fp)
   100e0:	00000e06 	br	1011c <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   100e4:	e13ff517 	ldw	r4,-44(fp)
   100e8:	e0bff617 	ldw	r2,-40(fp)
   100ec:	1007883a 	mov	r3,r2
   100f0:	e0bffe17 	ldw	r2,-8(fp)
   100f4:	1887883a 	add	r3,r3,r2
   100f8:	e0bff517 	ldw	r2,-44(fp)
   100fc:	1885883a 	add	r2,r3,r2
   10100:	10c00003 	ldbu	r3,0(r2)
   10104:	e0bffb04 	addi	r2,fp,-20
   10108:	1105883a 	add	r2,r2,r4
   1010c:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   10110:	e0bff517 	ldw	r2,-44(fp)
   10114:	10800044 	addi	r2,r2,1
   10118:	e0bff515 	stw	r2,-44(fp)
   1011c:	e0fff517 	ldw	r3,-44(fp)
   10120:	e0bff717 	ldw	r2,-36(fp)
   10124:	18bfef16 	blt	r3,r2,100e4 <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   10128:	e03ff515 	stw	zero,-44(fp)
   1012c:	00001406 	br	10180 <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   10130:	e0fff717 	ldw	r3,-36(fp)
   10134:	e0bff517 	ldw	r2,-44(fp)
   10138:	188b883a 	add	r5,r3,r2
   1013c:	e0bffc17 	ldw	r2,-16(fp)
   10140:	10800a17 	ldw	r2,40(r2)
   10144:	1009883a 	mov	r4,r2
   10148:	e0fffd17 	ldw	r3,-12(fp)
   1014c:	e0bfff17 	ldw	r2,-4(fp)
   10150:	1887883a 	add	r3,r3,r2
   10154:	e0bff517 	ldw	r2,-44(fp)
   10158:	1885883a 	add	r2,r3,r2
   1015c:	2085883a 	add	r2,r4,r2
   10160:	10800023 	ldbuio	r2,0(r2)
   10164:	1007883a 	mov	r3,r2
   10168:	e0bffb04 	addi	r2,fp,-20
   1016c:	1145883a 	add	r2,r2,r5
   10170:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   10174:	e0bff517 	ldw	r2,-44(fp)
   10178:	10800044 	addi	r2,r2,1
   1017c:	e0bff515 	stw	r2,-44(fp)
   10180:	e0fff517 	ldw	r3,-44(fp)
   10184:	e0bff917 	ldw	r2,-28(fp)
   10188:	18bfe916 	blt	r3,r2,10130 <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   1018c:	e0fffd17 	ldw	r3,-12(fp)
   10190:	e0bff617 	ldw	r2,-40(fp)
   10194:	188b883a 	add	r5,r3,r2
   10198:	e1bffb04 	addi	r6,fp,-20
   1019c:	e0800217 	ldw	r2,8(fp)
   101a0:	e13ffc17 	ldw	r4,-16(fp)
   101a4:	103ee83a 	callr	r2
   101a8:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
   101ac:	e0bffa17 	ldw	r2,-24(fp)
}
   101b0:	e037883a 	mov	sp,fp
   101b4:	dfc00117 	ldw	ra,4(sp)
   101b8:	df000017 	ldw	fp,0(sp)
   101bc:	dec00204 	addi	sp,sp,8
   101c0:	f800283a 	ret

000101c4 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   101c4:	defffd04 	addi	sp,sp,-12
   101c8:	df000215 	stw	fp,8(sp)
   101cc:	df000204 	addi	fp,sp,8
   101d0:	e13ffe15 	stw	r4,-8(fp)
   101d4:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   101d8:	e0bffe17 	ldw	r2,-8(fp)
   101dc:	10800a17 	ldw	r2,40(r2)
   101e0:	1007883a 	mov	r3,r2
   101e4:	e0bfff17 	ldw	r2,-4(fp)
   101e8:	1885883a 	add	r2,r3,r2
   101ec:	10800023 	ldbuio	r2,0(r2)
   101f0:	10803fcc 	andi	r2,r2,255
}
   101f4:	e037883a 	mov	sp,fp
   101f8:	df000017 	ldw	fp,0(sp)
   101fc:	dec00104 	addi	sp,sp,4
   10200:	f800283a 	ret

00010204 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   10204:	defffd04 	addi	sp,sp,-12
   10208:	df000215 	stw	fp,8(sp)
   1020c:	df000204 	addi	fp,sp,8
   10210:	e13ffe15 	stw	r4,-8(fp)
   10214:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   10218:	e0bffe17 	ldw	r2,-8(fp)
   1021c:	10800a17 	ldw	r2,40(r2)
   10220:	1007883a 	mov	r3,r2
   10224:	e0bfff17 	ldw	r2,-4(fp)
   10228:	1085883a 	add	r2,r2,r2
   1022c:	1885883a 	add	r2,r3,r2
   10230:	1080002b 	ldhuio	r2,0(r2)
   10234:	10803fcc 	andi	r2,r2,255
}
   10238:	e037883a 	mov	sp,fp
   1023c:	df000017 	ldw	fp,0(sp)
   10240:	dec00104 	addi	sp,sp,4
   10244:	f800283a 	ret

00010248 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   10248:	defffd04 	addi	sp,sp,-12
   1024c:	df000215 	stw	fp,8(sp)
   10250:	df000204 	addi	fp,sp,8
   10254:	e13ffe15 	stw	r4,-8(fp)
   10258:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   1025c:	e0bffe17 	ldw	r2,-8(fp)
   10260:	10800a17 	ldw	r2,40(r2)
   10264:	1007883a 	mov	r3,r2
   10268:	e0bfff17 	ldw	r2,-4(fp)
   1026c:	1085883a 	add	r2,r2,r2
   10270:	1085883a 	add	r2,r2,r2
   10274:	1885883a 	add	r2,r3,r2
   10278:	10800037 	ldwio	r2,0(r2)
   1027c:	10803fcc 	andi	r2,r2,255
}
   10280:	e037883a 	mov	sp,fp
   10284:	df000017 	ldw	fp,0(sp)
   10288:	dec00104 	addi	sp,sp,4
   1028c:	f800283a 	ret

00010290 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10290:	defffc04 	addi	sp,sp,-16
   10294:	df000315 	stw	fp,12(sp)
   10298:	df000304 	addi	fp,sp,12
   1029c:	e13ffd15 	stw	r4,-12(fp)
   102a0:	e17ffe15 	stw	r5,-8(fp)
   102a4:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   102a8:	e0fffd17 	ldw	r3,-12(fp)
   102ac:	e0bffe17 	ldw	r2,-8(fp)
   102b0:	1885883a 	add	r2,r3,r2
   102b4:	e0ffff03 	ldbu	r3,-4(fp)
   102b8:	10c00025 	stbio	r3,0(r2)
  return;
}
   102bc:	e037883a 	mov	sp,fp
   102c0:	df000017 	ldw	fp,0(sp)
   102c4:	dec00104 	addi	sp,sp,4
   102c8:	f800283a 	ret

000102cc <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   102cc:	defffc04 	addi	sp,sp,-16
   102d0:	df000315 	stw	fp,12(sp)
   102d4:	df000304 	addi	fp,sp,12
   102d8:	e13ffd15 	stw	r4,-12(fp)
   102dc:	e17ffe15 	stw	r5,-8(fp)
   102e0:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
   102e4:	e0bffe17 	ldw	r2,-8(fp)
   102e8:	1080004c 	andi	r2,r2,1
   102ec:	10803fcc 	andi	r2,r2,255
   102f0:	1005003a 	cmpeq	r2,r2,zero
   102f4:	1000081e 	bne	r2,zero,10318 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   102f8:	e0bffe17 	ldw	r2,-8(fp)
   102fc:	1085883a 	add	r2,r2,r2
   10300:	1007883a 	mov	r3,r2
   10304:	e0bffd17 	ldw	r2,-12(fp)
   10308:	1885883a 	add	r2,r3,r2
   1030c:	e0ffff03 	ldbu	r3,-4(fp)
   10310:	10c00025 	stbio	r3,0(r2)
   10314:	00000806 	br	10338 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   10318:	e0bffe17 	ldw	r2,-8(fp)
   1031c:	1085883a 	add	r2,r2,r2
   10320:	1007883a 	mov	r3,r2
   10324:	e0bffd17 	ldw	r2,-12(fp)
   10328:	1885883a 	add	r2,r3,r2
   1032c:	10800044 	addi	r2,r2,1
   10330:	e0ffff03 	ldbu	r3,-4(fp)
   10334:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
   10338:	e037883a 	mov	sp,fp
   1033c:	df000017 	ldw	fp,0(sp)
   10340:	dec00104 	addi	sp,sp,4
   10344:	f800283a 	ret

00010348 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10348:	defffc04 	addi	sp,sp,-16
   1034c:	df000315 	stw	fp,12(sp)
   10350:	df000304 	addi	fp,sp,12
   10354:	e13ffd15 	stw	r4,-12(fp)
   10358:	e17ffe15 	stw	r5,-8(fp)
   1035c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   10360:	e0bffe17 	ldw	r2,-8(fp)
   10364:	1085883a 	add	r2,r2,r2
   10368:	1085883a 	add	r2,r2,r2
   1036c:	1007883a 	mov	r3,r2
   10370:	e0bffd17 	ldw	r2,-12(fp)
   10374:	1885883a 	add	r2,r3,r2
   10378:	e0ffff03 	ldbu	r3,-4(fp)
   1037c:	10c00025 	stbio	r3,0(r2)
  return;
}
   10380:	e037883a 	mov	sp,fp
   10384:	df000017 	ldw	fp,0(sp)
   10388:	dec00104 	addi	sp,sp,4
   1038c:	f800283a 	ret

00010390 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10390:	defffc04 	addi	sp,sp,-16
   10394:	df000315 	stw	fp,12(sp)
   10398:	df000304 	addi	fp,sp,12
   1039c:	e13ffd15 	stw	r4,-12(fp)
   103a0:	e17ffe15 	stw	r5,-8(fp)
   103a4:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   103a8:	e0bffe17 	ldw	r2,-8(fp)
   103ac:	1085883a 	add	r2,r2,r2
   103b0:	1007883a 	mov	r3,r2
   103b4:	e0bffd17 	ldw	r2,-12(fp)
   103b8:	1885883a 	add	r2,r3,r2
   103bc:	e0ffff03 	ldbu	r3,-4(fp)
   103c0:	10c0002d 	sthio	r3,0(r2)
  return;
}
   103c4:	e037883a 	mov	sp,fp
   103c8:	df000017 	ldw	fp,0(sp)
   103cc:	dec00104 	addi	sp,sp,4
   103d0:	f800283a 	ret

000103d4 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   103d4:	defffc04 	addi	sp,sp,-16
   103d8:	df000315 	stw	fp,12(sp)
   103dc:	df000304 	addi	fp,sp,12
   103e0:	e13ffd15 	stw	r4,-12(fp)
   103e4:	e17ffe15 	stw	r5,-8(fp)
   103e8:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   103ec:	e0bffe17 	ldw	r2,-8(fp)
   103f0:	1085883a 	add	r2,r2,r2
   103f4:	1085883a 	add	r2,r2,r2
   103f8:	1007883a 	mov	r3,r2
   103fc:	e0bffd17 	ldw	r2,-12(fp)
   10400:	1885883a 	add	r2,r3,r2
   10404:	e0ffff03 	ldbu	r3,-4(fp)
   10408:	10c0002d 	sthio	r3,0(r2)
  return;
}
   1040c:	e037883a 	mov	sp,fp
   10410:	df000017 	ldw	fp,0(sp)
   10414:	dec00104 	addi	sp,sp,4
   10418:	f800283a 	ret

0001041c <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1041c:	defffc04 	addi	sp,sp,-16
   10420:	df000315 	stw	fp,12(sp)
   10424:	df000304 	addi	fp,sp,12
   10428:	e13ffd15 	stw	r4,-12(fp)
   1042c:	e17ffe15 	stw	r5,-8(fp)
   10430:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   10434:	e0bffe17 	ldw	r2,-8(fp)
   10438:	1085883a 	add	r2,r2,r2
   1043c:	1085883a 	add	r2,r2,r2
   10440:	1007883a 	mov	r3,r2
   10444:	e0bffd17 	ldw	r2,-12(fp)
   10448:	1885883a 	add	r2,r3,r2
   1044c:	e0ffff03 	ldbu	r3,-4(fp)
   10450:	10c00035 	stwio	r3,0(r2)
  return;
}
   10454:	e037883a 	mov	sp,fp
   10458:	df000017 	ldw	fp,0(sp)
   1045c:	dec00104 	addi	sp,sp,4
   10460:	f800283a 	ret

00010464 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   10464:	defffd04 	addi	sp,sp,-12
   10468:	df000215 	stw	fp,8(sp)
   1046c:	df000204 	addi	fp,sp,8
   10470:	e13ffe15 	stw	r4,-8(fp)
   10474:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   10478:	e0bfff17 	ldw	r2,-4(fp)
   1047c:	10c03fcc 	andi	r3,r2,255
   10480:	e0bffe17 	ldw	r2,-8(fp)
   10484:	10c00025 	stbio	r3,0(r2)
  return;
}
   10488:	e037883a 	mov	sp,fp
   1048c:	df000017 	ldw	fp,0(sp)
   10490:	dec00104 	addi	sp,sp,4
   10494:	f800283a 	ret

00010498 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   10498:	defffd04 	addi	sp,sp,-12
   1049c:	df000215 	stw	fp,8(sp)
   104a0:	df000204 	addi	fp,sp,8
   104a4:	e13ffe15 	stw	r4,-8(fp)
   104a8:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   104ac:	e0bfff17 	ldw	r2,-4(fp)
   104b0:	10ffffcc 	andi	r3,r2,65535
   104b4:	e0bffe17 	ldw	r2,-8(fp)
   104b8:	10c0002d 	sthio	r3,0(r2)
  return;
}
   104bc:	e037883a 	mov	sp,fp
   104c0:	df000017 	ldw	fp,0(sp)
   104c4:	dec00104 	addi	sp,sp,4
   104c8:	f800283a 	ret

000104cc <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   104cc:	defffd04 	addi	sp,sp,-12
   104d0:	df000215 	stw	fp,8(sp)
   104d4:	df000204 	addi	fp,sp,8
   104d8:	e13ffe15 	stw	r4,-8(fp)
   104dc:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   104e0:	e0ffff17 	ldw	r3,-4(fp)
   104e4:	e0bffe17 	ldw	r2,-8(fp)
   104e8:	10c00035 	stwio	r3,0(r2)
  return;
}
   104ec:	e037883a 	mov	sp,fp
   104f0:	df000017 	ldw	fp,0(sp)
   104f4:	dec00104 	addi	sp,sp,4
   104f8:	f800283a 	ret

000104fc <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   104fc:	defffb04 	addi	sp,sp,-20
   10500:	df000415 	stw	fp,16(sp)
   10504:	df000404 	addi	fp,sp,16
   10508:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
   1050c:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
   10510:	e0bffd17 	ldw	r2,-12(fp)
   10514:	10802e17 	ldw	r2,184(r2)
   10518:	e0bfff15 	stw	r2,-4(fp)
   1051c:	e0ffff17 	ldw	r3,-4(fp)
   10520:	188000a0 	cmpeqi	r2,r3,2
   10524:	1000261e 	bne	r2,zero,105c0 <alt_set_flash_width_func+0xc4>
   10528:	e0ffff17 	ldw	r3,-4(fp)
   1052c:	18800120 	cmpeqi	r2,r3,4
   10530:	1000391e 	bne	r2,zero,10618 <alt_set_flash_width_func+0x11c>
   10534:	e0ffff17 	ldw	r3,-4(fp)
   10538:	18800060 	cmpeqi	r2,r3,1
   1053c:	1000011e 	bne	r2,zero,10544 <alt_set_flash_width_func+0x48>
   10540:	00003e06 	br	1063c <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   10544:	e0fffd17 	ldw	r3,-12(fp)
   10548:	00800074 	movhi	r2,1
   1054c:	10811904 	addi	r2,r2,1124
   10550:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
   10554:	e0bffd17 	ldw	r2,-12(fp)
   10558:	10802f17 	ldw	r2,188(r2)
   1055c:	10800058 	cmpnei	r2,r2,1
   10560:	1000051e 	bne	r2,zero,10578 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   10564:	e0fffd17 	ldw	r3,-12(fp)
   10568:	00800074 	movhi	r2,1
   1056c:	1080a404 	addi	r2,r2,656
   10570:	18803315 	stw	r2,204(r3)
   10574:	00003306 	br	10644 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
   10578:	e0bffd17 	ldw	r2,-12(fp)
   1057c:	10802f17 	ldw	r2,188(r2)
   10580:	10800098 	cmpnei	r2,r2,2
   10584:	1000051e 	bne	r2,zero,1059c <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   10588:	e0fffd17 	ldw	r3,-12(fp)
   1058c:	00800074 	movhi	r2,1
   10590:	1080b304 	addi	r2,r2,716
   10594:	18803315 	stw	r2,204(r3)
   10598:	00002a06 	br	10644 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   1059c:	e0bffd17 	ldw	r2,-12(fp)
   105a0:	10802f17 	ldw	r2,188(r2)
   105a4:	10800118 	cmpnei	r2,r2,4
   105a8:	1000261e 	bne	r2,zero,10644 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   105ac:	e0fffd17 	ldw	r3,-12(fp)
   105b0:	00800074 	movhi	r2,1
   105b4:	1080d204 	addi	r2,r2,840
   105b8:	18803315 	stw	r2,204(r3)
      }
      break;
   105bc:	00002106 	br	10644 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   105c0:	e0fffd17 	ldw	r3,-12(fp)
   105c4:	00800074 	movhi	r2,1
   105c8:	10812604 	addi	r2,r2,1176
   105cc:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
   105d0:	e0bffd17 	ldw	r2,-12(fp)
   105d4:	10802f17 	ldw	r2,188(r2)
   105d8:	10800098 	cmpnei	r2,r2,2
   105dc:	1000051e 	bne	r2,zero,105f4 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   105e0:	e0fffd17 	ldw	r3,-12(fp)
   105e4:	00800074 	movhi	r2,1
   105e8:	1080e404 	addi	r2,r2,912
   105ec:	18803315 	stw	r2,204(r3)
   105f0:	00001406 	br	10644 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   105f4:	e0bffd17 	ldw	r2,-12(fp)
   105f8:	10802f17 	ldw	r2,188(r2)
   105fc:	10800118 	cmpnei	r2,r2,4
   10600:	1000101e 	bne	r2,zero,10644 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   10604:	e0fffd17 	ldw	r3,-12(fp)
   10608:	00800074 	movhi	r2,1
   1060c:	1080f504 	addi	r2,r2,980
   10610:	18803315 	stw	r2,204(r3)
      }

      break;
   10614:	00000b06 	br	10644 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   10618:	e0fffd17 	ldw	r3,-12(fp)
   1061c:	00800074 	movhi	r2,1
   10620:	10813304 	addi	r2,r2,1228
   10624:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   10628:	e0fffd17 	ldw	r3,-12(fp)
   1062c:	00800074 	movhi	r2,1
   10630:	10810704 	addi	r2,r2,1052
   10634:	18803315 	stw	r2,204(r3)
      break;
   10638:	00000206 	br	10644 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
   1063c:	00bffcc4 	movi	r2,-13
   10640:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
   10644:	e0bffc17 	ldw	r2,-16(fp)
   10648:	1004c03a 	cmpne	r2,r2,zero
   1064c:	10001e1e 	bne	r2,zero,106c8 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
   10650:	e0bffd17 	ldw	r2,-12(fp)
   10654:	10802f17 	ldw	r2,188(r2)
   10658:	e0bffe15 	stw	r2,-8(fp)
   1065c:	e0fffe17 	ldw	r3,-8(fp)
   10660:	188000a0 	cmpeqi	r2,r3,2
   10664:	10000c1e 	bne	r2,zero,10698 <alt_set_flash_width_func+0x19c>
   10668:	e0fffe17 	ldw	r3,-8(fp)
   1066c:	18800120 	cmpeqi	r2,r3,4
   10670:	10000e1e 	bne	r2,zero,106ac <alt_set_flash_width_func+0x1b0>
   10674:	e0fffe17 	ldw	r3,-8(fp)
   10678:	18800060 	cmpeqi	r2,r3,1
   1067c:	1000011e 	bne	r2,zero,10684 <alt_set_flash_width_func+0x188>
   10680:	00000f06 	br	106c0 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   10684:	e0fffd17 	ldw	r3,-12(fp)
   10688:	00800074 	movhi	r2,1
   1068c:	10807104 	addi	r2,r2,452
   10690:	18803415 	stw	r2,208(r3)
        break;
   10694:	00000c06 	br	106c8 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   10698:	e0fffd17 	ldw	r3,-12(fp)
   1069c:	00800074 	movhi	r2,1
   106a0:	10808104 	addi	r2,r2,516
   106a4:	18803415 	stw	r2,208(r3)
        break;
   106a8:	00000706 	br	106c8 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   106ac:	e0fffd17 	ldw	r3,-12(fp)
   106b0:	00800074 	movhi	r2,1
   106b4:	10809204 	addi	r2,r2,584
   106b8:	18803415 	stw	r2,208(r3)
        break;
   106bc:	00000206 	br	106c8 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
   106c0:	00bffcc4 	movi	r2,-13
   106c4:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
   106c8:	e0bffc17 	ldw	r2,-16(fp)
}
   106cc:	e037883a 	mov	sp,fp
   106d0:	df000017 	ldw	fp,0(sp)
   106d4:	dec00104 	addi	sp,sp,4
   106d8:	f800283a 	ret

000106dc <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   106dc:	defffc04 	addi	sp,sp,-16
   106e0:	df000315 	stw	fp,12(sp)
   106e4:	df000304 	addi	fp,sp,12
   106e8:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
   106ec:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
   106f0:	e0bffe17 	ldw	r2,-8(fp)
   106f4:	10802d17 	ldw	r2,180(r2)
   106f8:	e0bfff15 	stw	r2,-4(fp)
   106fc:	e0ffff17 	ldw	r3,-4(fp)
   10700:	188000a0 	cmpeqi	r2,r3,2
   10704:	1000071e 	bne	r2,zero,10724 <alt_set_flash_algorithm_func+0x48>
   10708:	e0ffff17 	ldw	r3,-4(fp)
   1070c:	188000e0 	cmpeqi	r2,r3,3
   10710:	10000d1e 	bne	r2,zero,10748 <alt_set_flash_algorithm_func+0x6c>
   10714:	e0ffff17 	ldw	r3,-4(fp)
   10718:	18800060 	cmpeqi	r2,r3,1
   1071c:	10000a1e 	bne	r2,zero,10748 <alt_set_flash_algorithm_func+0x6c>
   10720:	00001206 	br	1076c <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   10724:	e0fffe17 	ldw	r3,-8(fp)
   10728:	00800074 	movhi	r2,1
   1072c:	10941804 	addi	r2,r2,20576
   10730:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   10734:	e0fffe17 	ldw	r3,-8(fp)
   10738:	00800074 	movhi	r2,1
   1073c:	1093fe04 	addi	r2,r2,20472
   10740:	18800915 	stw	r2,36(r3)
      break;
   10744:	00000b06 	br	10774 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   10748:	e0fffe17 	ldw	r3,-8(fp)
   1074c:	00800074 	movhi	r2,1
   10750:	10953704 	addi	r2,r2,21724
   10754:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   10758:	e0fffe17 	ldw	r3,-8(fp)
   1075c:	00800074 	movhi	r2,1
   10760:	10951604 	addi	r2,r2,21592
   10764:	18800915 	stw	r2,36(r3)
      break;
   10768:	00000206 	br	10774 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
   1076c:	00bffec4 	movi	r2,-5
   10770:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
   10774:	e0bffd17 	ldw	r2,-12(fp)
}
   10778:	e037883a 	mov	sp,fp
   1077c:	df000017 	ldw	fp,0(sp)
   10780:	dec00104 	addi	sp,sp,4
   10784:	f800283a 	ret

00010788 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   10788:	defffb04 	addi	sp,sp,-20
   1078c:	dfc00415 	stw	ra,16(sp)
   10790:	df000315 	stw	fp,12(sp)
   10794:	df000304 	addi	fp,sp,12
   10798:	e13ffe15 	stw	r4,-8(fp)
   1079c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   107a0:	e0bffe17 	ldw	r2,-8(fp)
   107a4:	10803417 	ldw	r2,208(r2)
   107a8:	e13ffe17 	ldw	r4,-8(fp)
   107ac:	e17fff17 	ldw	r5,-4(fp)
   107b0:	103ee83a 	callr	r2
   107b4:	10803fcc 	andi	r2,r2,255
   107b8:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   107bc:	e0bffe17 	ldw	r2,-8(fp)
   107c0:	10c03417 	ldw	r3,208(r2)
   107c4:	e0bfff17 	ldw	r2,-4(fp)
   107c8:	11400044 	addi	r5,r2,1
   107cc:	e13ffe17 	ldw	r4,-8(fp)
   107d0:	183ee83a 	callr	r3
   107d4:	10803fcc 	andi	r2,r2,255
   107d8:	1004923a 	slli	r2,r2,8
   107dc:	1007883a 	mov	r3,r2
   107e0:	e0bffd0b 	ldhu	r2,-12(fp)
   107e4:	1884b03a 	or	r2,r3,r2
   107e8:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   107ec:	e0bffd0b 	ldhu	r2,-12(fp)
}
   107f0:	e037883a 	mov	sp,fp
   107f4:	dfc00117 	ldw	ra,4(sp)
   107f8:	df000017 	ldw	fp,0(sp)
   107fc:	dec00204 	addi	sp,sp,8
   10800:	f800283a 	ret

00010804 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   10804:	defff104 	addi	sp,sp,-60
   10808:	dfc00e15 	stw	ra,56(sp)
   1080c:	df000d15 	stw	fp,52(sp)
   10810:	dc000c15 	stw	r16,48(sp)
   10814:	df000c04 	addi	fp,sp,48
   10818:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   1081c:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
   10820:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   10824:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   10828:	e13ffe17 	ldw	r4,-8(fp)
   1082c:	00115900 	call	11590 <alt_check_primary_table>
   10830:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   10834:	e0bffa17 	ldw	r2,-24(fp)
   10838:	1004c03a 	cmpne	r2,r2,zero
   1083c:	1001621e 	bne	r2,zero,10dc8 <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   10840:	e0bffe17 	ldw	r2,-8(fp)
   10844:	10803417 	ldw	r2,208(r2)
   10848:	e13ffe17 	ldw	r4,-8(fp)
   1084c:	014004c4 	movi	r5,19
   10850:	103ee83a 	callr	r2
   10854:	10c03fcc 	andi	r3,r2,255
   10858:	e0bffe17 	ldw	r2,-8(fp)
   1085c:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   10860:	e0bffe17 	ldw	r2,-8(fp)
   10864:	10803417 	ldw	r2,208(r2)
   10868:	e13ffe17 	ldw	r4,-8(fp)
   1086c:	014007c4 	movi	r5,31
   10870:	103ee83a 	callr	r2
   10874:	10803fcc 	andi	r2,r2,255
   10878:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   1087c:	e0bffe17 	ldw	r2,-8(fp)
   10880:	10803417 	ldw	r2,208(r2)
   10884:	e13ffe17 	ldw	r4,-8(fp)
   10888:	014008c4 	movi	r5,35
   1088c:	103ee83a 	callr	r2
   10890:	10803fcc 	andi	r2,r2,255
   10894:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10898:	e0bff717 	ldw	r2,-36(fp)
   1089c:	1005003a 	cmpeq	r2,r2,zero
   108a0:	1000031e 	bne	r2,zero,108b0 <alt_read_cfi_table+0xac>
   108a4:	e0bff617 	ldw	r2,-40(fp)
   108a8:	1004c03a 	cmpne	r2,r2,zero
   108ac:	1000041e 	bne	r2,zero,108c0 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   108b0:	e0fffe17 	ldw	r3,-8(fp)
   108b4:	0080fa04 	movi	r2,1000
   108b8:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   108bc:	00000706 	br	108dc <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   108c0:	00c00044 	movi	r3,1
   108c4:	e0bff717 	ldw	r2,-36(fp)
   108c8:	1886983a 	sll	r3,r3,r2
   108cc:	e0bff617 	ldw	r2,-40(fp)
   108d0:	1886983a 	sll	r3,r3,r2
   108d4:	e0bffe17 	ldw	r2,-8(fp)
   108d8:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   108dc:	e0bffe17 	ldw	r2,-8(fp)
   108e0:	10803417 	ldw	r2,208(r2)
   108e4:	e13ffe17 	ldw	r4,-8(fp)
   108e8:	01400844 	movi	r5,33
   108ec:	103ee83a 	callr	r2
   108f0:	10803fcc 	andi	r2,r2,255
   108f4:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   108f8:	e0bffe17 	ldw	r2,-8(fp)
   108fc:	10803417 	ldw	r2,208(r2)
   10900:	e13ffe17 	ldw	r4,-8(fp)
   10904:	01400944 	movi	r5,37
   10908:	103ee83a 	callr	r2
   1090c:	10803fcc 	andi	r2,r2,255
   10910:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10914:	e0bff717 	ldw	r2,-36(fp)
   10918:	1005003a 	cmpeq	r2,r2,zero
   1091c:	1000031e 	bne	r2,zero,1092c <alt_read_cfi_table+0x128>
   10920:	e0bff617 	ldw	r2,-40(fp)
   10924:	1004c03a 	cmpne	r2,r2,zero
   10928:	1000051e 	bne	r2,zero,10940 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   1092c:	e0fffe17 	ldw	r3,-8(fp)
   10930:	00804c74 	movhi	r2,305
   10934:	108b4004 	addi	r2,r2,11520
   10938:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   1093c:	00000806 	br	10960 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   10940:	00c00044 	movi	r3,1
   10944:	e0bff717 	ldw	r2,-36(fp)
   10948:	1886983a 	sll	r3,r3,r2
   1094c:	e0bff617 	ldw	r2,-40(fp)
   10950:	1884983a 	sll	r2,r3,r2
   10954:	10c0fa24 	muli	r3,r2,1000
   10958:	e0bffe17 	ldw	r2,-8(fp)
   1095c:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   10960:	e0bffe17 	ldw	r2,-8(fp)
   10964:	10803417 	ldw	r2,208(r2)
   10968:	e13ffe17 	ldw	r4,-8(fp)
   1096c:	014009c4 	movi	r5,39
   10970:	103ee83a 	callr	r2
   10974:	10c03fcc 	andi	r3,r2,255
   10978:	00800044 	movi	r2,1
   1097c:	10c4983a 	sll	r2,r2,r3
   10980:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   10984:	e0bffe17 	ldw	r2,-8(fp)
   10988:	10803417 	ldw	r2,208(r2)
   1098c:	e13ffe17 	ldw	r4,-8(fp)
   10990:	01400b04 	movi	r5,44
   10994:	103ee83a 	callr	r2
   10998:	10c03fcc 	andi	r3,r2,255
   1099c:	e0bffe17 	ldw	r2,-8(fp)
   109a0:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   109a4:	e0bffe17 	ldw	r2,-8(fp)
   109a8:	10800c17 	ldw	r2,48(r2)
   109ac:	10800250 	cmplti	r2,r2,9
   109b0:	1000031e 	bne	r2,zero,109c0 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
   109b4:	00bffd04 	movi	r2,-12
   109b8:	e0bffa15 	stw	r2,-24(fp)
   109bc:	00005e06 	br	10b38 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   109c0:	e03ffd15 	stw	zero,-12(fp)
   109c4:	00005306 	br	10b14 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   109c8:	e43ffd17 	ldw	r16,-12(fp)
   109cc:	e0bffd17 	ldw	r2,-12(fp)
   109d0:	1085883a 	add	r2,r2,r2
   109d4:	1085883a 	add	r2,r2,r2
   109d8:	11400b44 	addi	r5,r2,45
   109dc:	e13ffe17 	ldw	r4,-8(fp)
   109e0:	00107880 	call	10788 <alt_read_16bit_query_entry>
   109e4:	113fffcc 	andi	r4,r2,65535
   109e8:	e0fffe17 	ldw	r3,-8(fp)
   109ec:	8004913a 	slli	r2,r16,4
   109f0:	10c5883a 	add	r2,r2,r3
   109f4:	10800f04 	addi	r2,r2,60
   109f8:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   109fc:	e17ffd17 	ldw	r5,-12(fp)
   10a00:	e0bffd17 	ldw	r2,-12(fp)
   10a04:	e0fffe17 	ldw	r3,-8(fp)
   10a08:	1004913a 	slli	r2,r2,4
   10a0c:	10c5883a 	add	r2,r2,r3
   10a10:	10800f04 	addi	r2,r2,60
   10a14:	10800017 	ldw	r2,0(r2)
   10a18:	11000044 	addi	r4,r2,1
   10a1c:	e0fffe17 	ldw	r3,-8(fp)
   10a20:	2804913a 	slli	r2,r5,4
   10a24:	10c5883a 	add	r2,r2,r3
   10a28:	10800f04 	addi	r2,r2,60
   10a2c:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   10a30:	e43ffd17 	ldw	r16,-12(fp)
   10a34:	e0bffd17 	ldw	r2,-12(fp)
   10a38:	1085883a 	add	r2,r2,r2
   10a3c:	1085883a 	add	r2,r2,r2
   10a40:	11400bc4 	addi	r5,r2,47
   10a44:	e13ffe17 	ldw	r4,-8(fp)
   10a48:	00107880 	call	10788 <alt_read_16bit_query_entry>
   10a4c:	113fffcc 	andi	r4,r2,65535
   10a50:	e0fffe17 	ldw	r3,-8(fp)
   10a54:	8004913a 	slli	r2,r16,4
   10a58:	10c5883a 	add	r2,r2,r3
   10a5c:	10801004 	addi	r2,r2,64
   10a60:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   10a64:	e17ffd17 	ldw	r5,-12(fp)
   10a68:	e0bffd17 	ldw	r2,-12(fp)
   10a6c:	e0fffe17 	ldw	r3,-8(fp)
   10a70:	1004913a 	slli	r2,r2,4
   10a74:	10c5883a 	add	r2,r2,r3
   10a78:	10801004 	addi	r2,r2,64
   10a7c:	10800017 	ldw	r2,0(r2)
   10a80:	1008923a 	slli	r4,r2,8
   10a84:	e0fffe17 	ldw	r3,-8(fp)
   10a88:	2804913a 	slli	r2,r5,4
   10a8c:	10c5883a 	add	r2,r2,r3
   10a90:	10801004 	addi	r2,r2,64
   10a94:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
   10a98:	e17ffd17 	ldw	r5,-12(fp)
   10a9c:	e0bffd17 	ldw	r2,-12(fp)
   10aa0:	e0fffe17 	ldw	r3,-8(fp)
   10aa4:	1004913a 	slli	r2,r2,4
   10aa8:	10c5883a 	add	r2,r2,r3
   10aac:	10800f04 	addi	r2,r2,60
   10ab0:	11000017 	ldw	r4,0(r2)
   10ab4:	e0bffd17 	ldw	r2,-12(fp)
   10ab8:	e0fffe17 	ldw	r3,-8(fp)
   10abc:	1004913a 	slli	r2,r2,4
   10ac0:	10c5883a 	add	r2,r2,r3
   10ac4:	10801004 	addi	r2,r2,64
   10ac8:	10800017 	ldw	r2,0(r2)
   10acc:	2089383a 	mul	r4,r4,r2
   10ad0:	e0fffe17 	ldw	r3,-8(fp)
   10ad4:	2804913a 	slli	r2,r5,4
   10ad8:	10c5883a 	add	r2,r2,r3
   10adc:	10800e04 	addi	r2,r2,56
   10ae0:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   10ae4:	e0bffd17 	ldw	r2,-12(fp)
   10ae8:	e0fffe17 	ldw	r3,-8(fp)
   10aec:	1004913a 	slli	r2,r2,4
   10af0:	10c5883a 	add	r2,r2,r3
   10af4:	10800e04 	addi	r2,r2,56
   10af8:	10c00017 	ldw	r3,0(r2)
   10afc:	e0bff917 	ldw	r2,-28(fp)
   10b00:	10c5883a 	add	r2,r2,r3
   10b04:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   10b08:	e0bffd17 	ldw	r2,-12(fp)
   10b0c:	10800044 	addi	r2,r2,1
   10b10:	e0bffd15 	stw	r2,-12(fp)
   10b14:	e0bffe17 	ldw	r2,-8(fp)
   10b18:	10c00c17 	ldw	r3,48(r2)
   10b1c:	e0bffd17 	ldw	r2,-12(fp)
   10b20:	10ffa916 	blt	r2,r3,109c8 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   10b24:	e0fff917 	ldw	r3,-28(fp)
   10b28:	e0bffb17 	ldw	r2,-20(fp)
   10b2c:	18800226 	beq	r3,r2,10b38 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
   10b30:	00bffb44 	movi	r2,-19
   10b34:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   10b38:	e0bffe17 	ldw	r2,-8(fp)
   10b3c:	10c03417 	ldw	r3,208(r2)
   10b40:	e0bffe17 	ldw	r2,-8(fp)
   10b44:	10803217 	ldw	r2,200(r2)
   10b48:	114003c4 	addi	r5,r2,15
   10b4c:	e13ffe17 	ldw	r4,-8(fp)
   10b50:	183ee83a 	callr	r3
   10b54:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   10b58:	e0bffe17 	ldw	r2,-8(fp)
   10b5c:	10802d17 	ldw	r2,180(r2)
   10b60:	10800098 	cmpnei	r2,r2,2
   10b64:	1000601e 	bne	r2,zero,10ce8 <alt_read_cfi_table+0x4e4>
   10b68:	e0bff403 	ldbu	r2,-48(fp)
   10b6c:	108000d8 	cmpnei	r2,r2,3
   10b70:	10005d1e 	bne	r2,zero,10ce8 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   10b74:	e0bffe17 	ldw	r2,-8(fp)
   10b78:	10800c17 	ldw	r2,48(r2)
   10b7c:	10bfffc4 	addi	r2,r2,-1
   10b80:	e0bffd15 	stw	r2,-12(fp)
   10b84:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
   10b88:	00005406 	br	10cdc <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
   10b8c:	e0bffd17 	ldw	r2,-12(fp)
   10b90:	e0fffe17 	ldw	r3,-8(fp)
   10b94:	1004913a 	slli	r2,r2,4
   10b98:	10c5883a 	add	r2,r2,r3
   10b9c:	10800e04 	addi	r2,r2,56
   10ba0:	10800017 	ldw	r2,0(r2)
   10ba4:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
   10ba8:	e17ffd17 	ldw	r5,-12(fp)
   10bac:	e0bffc17 	ldw	r2,-16(fp)
   10bb0:	e0fffe17 	ldw	r3,-8(fp)
   10bb4:	1004913a 	slli	r2,r2,4
   10bb8:	10c5883a 	add	r2,r2,r3
   10bbc:	10800e04 	addi	r2,r2,56
   10bc0:	11000017 	ldw	r4,0(r2)
   10bc4:	e0fffe17 	ldw	r3,-8(fp)
   10bc8:	2804913a 	slli	r2,r5,4
   10bcc:	10c5883a 	add	r2,r2,r3
   10bd0:	10800e04 	addi	r2,r2,56
   10bd4:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   10bd8:	e0bffc17 	ldw	r2,-16(fp)
   10bdc:	e0fffe17 	ldw	r3,-8(fp)
   10be0:	1004913a 	slli	r2,r2,4
   10be4:	10c5883a 	add	r2,r2,r3
   10be8:	10c00e04 	addi	r3,r2,56
   10bec:	e0bff817 	ldw	r2,-32(fp)
   10bf0:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
   10bf4:	e0bffd17 	ldw	r2,-12(fp)
   10bf8:	e0fffe17 	ldw	r3,-8(fp)
   10bfc:	1004913a 	slli	r2,r2,4
   10c00:	10c5883a 	add	r2,r2,r3
   10c04:	10801004 	addi	r2,r2,64
   10c08:	10800017 	ldw	r2,0(r2)
   10c0c:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
   10c10:	e17ffd17 	ldw	r5,-12(fp)
   10c14:	e0bffc17 	ldw	r2,-16(fp)
   10c18:	e0fffe17 	ldw	r3,-8(fp)
   10c1c:	1004913a 	slli	r2,r2,4
   10c20:	10c5883a 	add	r2,r2,r3
   10c24:	10801004 	addi	r2,r2,64
   10c28:	11000017 	ldw	r4,0(r2)
   10c2c:	e0fffe17 	ldw	r3,-8(fp)
   10c30:	2804913a 	slli	r2,r5,4
   10c34:	10c5883a 	add	r2,r2,r3
   10c38:	10801004 	addi	r2,r2,64
   10c3c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   10c40:	e0bffc17 	ldw	r2,-16(fp)
   10c44:	e0fffe17 	ldw	r3,-8(fp)
   10c48:	1004913a 	slli	r2,r2,4
   10c4c:	10c5883a 	add	r2,r2,r3
   10c50:	10c01004 	addi	r3,r2,64
   10c54:	e0bff817 	ldw	r2,-32(fp)
   10c58:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   10c5c:	e0bffd17 	ldw	r2,-12(fp)
   10c60:	e0fffe17 	ldw	r3,-8(fp)
   10c64:	1004913a 	slli	r2,r2,4
   10c68:	10c5883a 	add	r2,r2,r3
   10c6c:	10800f04 	addi	r2,r2,60
   10c70:	10800017 	ldw	r2,0(r2)
   10c74:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
   10c78:	e17ffd17 	ldw	r5,-12(fp)
   10c7c:	e0bffc17 	ldw	r2,-16(fp)
   10c80:	e0fffe17 	ldw	r3,-8(fp)
   10c84:	1004913a 	slli	r2,r2,4
   10c88:	10c5883a 	add	r2,r2,r3
   10c8c:	10800f04 	addi	r2,r2,60
   10c90:	11000017 	ldw	r4,0(r2)
   10c94:	e0fffe17 	ldw	r3,-8(fp)
   10c98:	2804913a 	slli	r2,r5,4
   10c9c:	10c5883a 	add	r2,r2,r3
   10ca0:	10800f04 	addi	r2,r2,60
   10ca4:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   10ca8:	e0bffc17 	ldw	r2,-16(fp)
   10cac:	e0fffe17 	ldw	r3,-8(fp)
   10cb0:	1004913a 	slli	r2,r2,4
   10cb4:	10c5883a 	add	r2,r2,r3
   10cb8:	10c00f04 	addi	r3,r2,60
   10cbc:	e0bff817 	ldw	r2,-32(fp)
   10cc0:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   10cc4:	e0bffd17 	ldw	r2,-12(fp)
   10cc8:	10bfffc4 	addi	r2,r2,-1
   10ccc:	e0bffd15 	stw	r2,-12(fp)
   10cd0:	e0bffc17 	ldw	r2,-16(fp)
   10cd4:	10800044 	addi	r2,r2,1
   10cd8:	e0bffc15 	stw	r2,-16(fp)
   10cdc:	e0fffc17 	ldw	r3,-16(fp)
   10ce0:	e0bffd17 	ldw	r2,-12(fp)
   10ce4:	10ffa90e 	bge	r2,r3,10b8c <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10ce8:	e03ffd15 	stw	zero,-12(fp)
   10cec:	00001306 	br	10d3c <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
   10cf0:	e0bffd17 	ldw	r2,-12(fp)
   10cf4:	e0fffe17 	ldw	r3,-8(fp)
   10cf8:	1004913a 	slli	r2,r2,4
   10cfc:	10c5883a 	add	r2,r2,r3
   10d00:	10c00d04 	addi	r3,r2,52
   10d04:	e0bff517 	ldw	r2,-44(fp)
   10d08:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
   10d0c:	e0bffd17 	ldw	r2,-12(fp)
   10d10:	e0fffe17 	ldw	r3,-8(fp)
   10d14:	1004913a 	slli	r2,r2,4
   10d18:	10c5883a 	add	r2,r2,r3
   10d1c:	10800e04 	addi	r2,r2,56
   10d20:	10c00017 	ldw	r3,0(r2)
   10d24:	e0bff517 	ldw	r2,-44(fp)
   10d28:	10c5883a 	add	r2,r2,r3
   10d2c:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10d30:	e0bffd17 	ldw	r2,-12(fp)
   10d34:	10800044 	addi	r2,r2,1
   10d38:	e0bffd15 	stw	r2,-12(fp)
   10d3c:	e0bffe17 	ldw	r2,-8(fp)
   10d40:	10c00c17 	ldw	r3,48(r2)
   10d44:	e0bffd17 	ldw	r2,-12(fp)
   10d48:	10ffe916 	blt	r2,r3,10cf0 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   10d4c:	e0bffe17 	ldw	r2,-8(fp)
   10d50:	10802d17 	ldw	r2,180(r2)
   10d54:	e0bfff15 	stw	r2,-4(fp)
   10d58:	e0ffff17 	ldw	r3,-4(fp)
   10d5c:	188000a0 	cmpeqi	r2,r3,2
   10d60:	1000071e 	bne	r2,zero,10d80 <alt_read_cfi_table+0x57c>
   10d64:	e0ffff17 	ldw	r3,-4(fp)
   10d68:	188000e0 	cmpeqi	r2,r3,3
   10d6c:	10000c1e 	bne	r2,zero,10da0 <alt_read_cfi_table+0x59c>
   10d70:	e0ffff17 	ldw	r3,-4(fp)
   10d74:	18800060 	cmpeqi	r2,r3,1
   10d78:	1000091e 	bne	r2,zero,10da0 <alt_read_cfi_table+0x59c>
   10d7c:	00001006 	br	10dc0 <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10d80:	e0bffe17 	ldw	r2,-8(fp)
   10d84:	10c03317 	ldw	r3,204(r2)
   10d88:	e0bffe17 	ldw	r2,-8(fp)
   10d8c:	11000a17 	ldw	r4,40(r2)
   10d90:	01401544 	movi	r5,85
   10d94:	01803c04 	movi	r6,240
   10d98:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   10d9c:	00000a06 	br	10dc8 <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10da0:	e0bffe17 	ldw	r2,-8(fp)
   10da4:	10c03317 	ldw	r3,204(r2)
   10da8:	e0bffe17 	ldw	r2,-8(fp)
   10dac:	11000a17 	ldw	r4,40(r2)
   10db0:	01401544 	movi	r5,85
   10db4:	01803fc4 	movi	r6,255
   10db8:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   10dbc:	00000206 	br	10dc8 <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
   10dc0:	00bffec4 	movi	r2,-5
   10dc4:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
   10dc8:	e0bffa17 	ldw	r2,-24(fp)
}
   10dcc:	e037883a 	mov	sp,fp
   10dd0:	dfc00217 	ldw	ra,8(sp)
   10dd4:	df000117 	ldw	fp,4(sp)
   10dd8:	dc000017 	ldw	r16,0(sp)
   10ddc:	dec00304 	addi	sp,sp,12
   10de0:	f800283a 	ret

00010de4 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   10de4:	defff704 	addi	sp,sp,-36
   10de8:	dfc00815 	stw	ra,32(sp)
   10dec:	df000715 	stw	fp,28(sp)
   10df0:	df000704 	addi	fp,sp,28
   10df4:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   10df8:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10dfc:	e0bfff17 	ldw	r2,-4(fp)
   10e00:	11000a17 	ldw	r4,40(r2)
   10e04:	01401544 	movi	r5,85
   10e08:	01802604 	movi	r6,152
   10e0c:	00102900 	call	10290 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   10e10:	e03ffb15 	stw	zero,-20(fp)
   10e14:	00000f06 	br	10e54 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   10e18:	e13ffb17 	ldw	r4,-20(fp)
   10e1c:	e0bfff17 	ldw	r2,-4(fp)
   10e20:	10800a17 	ldw	r2,40(r2)
   10e24:	1007883a 	mov	r3,r2
   10e28:	e0bffb17 	ldw	r2,-20(fp)
   10e2c:	1885883a 	add	r2,r3,r2
   10e30:	10800404 	addi	r2,r2,16
   10e34:	10800023 	ldbuio	r2,0(r2)
   10e38:	1007883a 	mov	r3,r2
   10e3c:	e0bffc04 	addi	r2,fp,-16
   10e40:	1105883a 	add	r2,r2,r4
   10e44:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   10e48:	e0bffb17 	ldw	r2,-20(fp)
   10e4c:	10800044 	addi	r2,r2,1
   10e50:	e0bffb15 	stw	r2,-20(fp)
   10e54:	e0bffb17 	ldw	r2,-20(fp)
   10e58:	108000d0 	cmplti	r2,r2,3
   10e5c:	103fee1e 	bne	r2,zero,10e18 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10e60:	e0bffc03 	ldbu	r2,-16(fp)
   10e64:	10803fcc 	andi	r2,r2,255
   10e68:	10801458 	cmpnei	r2,r2,81
   10e6c:	10001d1e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x100>
   10e70:	e0bffc43 	ldbu	r2,-15(fp)
   10e74:	10803fcc 	andi	r2,r2,255
   10e78:	10801498 	cmpnei	r2,r2,82
   10e7c:	1000191e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x100>
   10e80:	e0bffc83 	ldbu	r2,-14(fp)
   10e84:	10803fcc 	andi	r2,r2,255
   10e88:	10801658 	cmpnei	r2,r2,89
   10e8c:	1000151e 	bne	r2,zero,10ee4 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   10e90:	e0ffff17 	ldw	r3,-4(fp)
   10e94:	00800044 	movi	r2,1
   10e98:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
   10e9c:	e0ffff17 	ldw	r3,-4(fp)
   10ea0:	00800044 	movi	r2,1
   10ea4:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   10ea8:	e0bfff17 	ldw	r2,-4(fp)
   10eac:	10800a17 	ldw	r2,40(r2)
   10eb0:	10800a04 	addi	r2,r2,40
   10eb4:	1080002b 	ldhuio	r2,0(r2)
   10eb8:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
   10ebc:	e0bffa0b 	ldhu	r2,-24(fp)
   10ec0:	10800044 	addi	r2,r2,1
   10ec4:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
   10ec8:	e0bffa0b 	ldhu	r2,-24(fp)
   10ecc:	1080004c 	andi	r2,r2,1
   10ed0:	1004c03a 	cmpne	r2,r2,zero
   10ed4:	1001a81e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
   10ed8:	00bffb44 	movi	r2,-19
   10edc:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10ee0:	0001a506 	br	11578 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10ee4:	e0bfff17 	ldw	r2,-4(fp)
   10ee8:	11000a17 	ldw	r4,40(r2)
   10eec:	01401544 	movi	r5,85
   10ef0:	01802604 	movi	r6,152
   10ef4:	00102cc0 	call	102cc <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   10ef8:	e03ffb15 	stw	zero,-20(fp)
   10efc:	00000f06 	br	10f3c <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10f00:	e13ffb17 	ldw	r4,-20(fp)
   10f04:	e0bfff17 	ldw	r2,-4(fp)
   10f08:	10800a17 	ldw	r2,40(r2)
   10f0c:	1007883a 	mov	r3,r2
   10f10:	e0bffb17 	ldw	r2,-20(fp)
   10f14:	1885883a 	add	r2,r3,r2
   10f18:	10800804 	addi	r2,r2,32
   10f1c:	10800023 	ldbuio	r2,0(r2)
   10f20:	1007883a 	mov	r3,r2
   10f24:	e0bffc04 	addi	r2,fp,-16
   10f28:	1105883a 	add	r2,r2,r4
   10f2c:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   10f30:	e0bffb17 	ldw	r2,-20(fp)
   10f34:	10800044 	addi	r2,r2,1
   10f38:	e0bffb15 	stw	r2,-20(fp)
   10f3c:	e0bffb17 	ldw	r2,-20(fp)
   10f40:	10800190 	cmplti	r2,r2,6
   10f44:	103fee1e 	bne	r2,zero,10f00 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10f48:	e0bffc03 	ldbu	r2,-16(fp)
   10f4c:	10803fcc 	andi	r2,r2,255
   10f50:	10801458 	cmpnei	r2,r2,81
   10f54:	1000291e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x218>
   10f58:	e0bffc43 	ldbu	r2,-15(fp)
   10f5c:	10803fcc 	andi	r2,r2,255
   10f60:	10801458 	cmpnei	r2,r2,81
   10f64:	1000251e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x218>
   10f68:	e0bffc83 	ldbu	r2,-14(fp)
   10f6c:	10803fcc 	andi	r2,r2,255
   10f70:	10801498 	cmpnei	r2,r2,82
   10f74:	1000211e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x218>
   10f78:	e0bffcc3 	ldbu	r2,-13(fp)
   10f7c:	10803fcc 	andi	r2,r2,255
   10f80:	10801498 	cmpnei	r2,r2,82
   10f84:	10001d1e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x218>
   10f88:	e0bffd03 	ldbu	r2,-12(fp)
   10f8c:	10803fcc 	andi	r2,r2,255
   10f90:	10801658 	cmpnei	r2,r2,89
   10f94:	1000191e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x218>
   10f98:	e0bffd43 	ldbu	r2,-11(fp)
   10f9c:	10803fcc 	andi	r2,r2,255
   10fa0:	10801658 	cmpnei	r2,r2,89
   10fa4:	1000151e 	bne	r2,zero,10ffc <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   10fa8:	e0ffff17 	ldw	r3,-4(fp)
   10fac:	00800044 	movi	r2,1
   10fb0:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
   10fb4:	e0ffff17 	ldw	r3,-4(fp)
   10fb8:	00800084 	movi	r2,2
   10fbc:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10fc0:	e0bfff17 	ldw	r2,-4(fp)
   10fc4:	10800a17 	ldw	r2,40(r2)
   10fc8:	10801404 	addi	r2,r2,80
   10fcc:	1080002b 	ldhuio	r2,0(r2)
   10fd0:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
   10fd4:	e0bffa0b 	ldhu	r2,-24(fp)
   10fd8:	10800044 	addi	r2,r2,1
   10fdc:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
   10fe0:	e0bffa0b 	ldhu	r2,-24(fp)
   10fe4:	1080004c 	andi	r2,r2,1
   10fe8:	1004c03a 	cmpne	r2,r2,zero
   10fec:	1001621e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
   10ff0:	00bffb44 	movi	r2,-19
   10ff4:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10ff8:	00015f06 	br	11578 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10ffc:	e0bfff17 	ldw	r2,-4(fp)
   11000:	11000a17 	ldw	r4,40(r2)
   11004:	01401544 	movi	r5,85
   11008:	01802604 	movi	r6,152
   1100c:	00103900 	call	10390 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   11010:	e03ffb15 	stw	zero,-20(fp)
   11014:	00000f06 	br	11054 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   11018:	e13ffb17 	ldw	r4,-20(fp)
   1101c:	e0bfff17 	ldw	r2,-4(fp)
   11020:	10800a17 	ldw	r2,40(r2)
   11024:	1007883a 	mov	r3,r2
   11028:	e0bffb17 	ldw	r2,-20(fp)
   1102c:	1885883a 	add	r2,r3,r2
   11030:	10800804 	addi	r2,r2,32
   11034:	10800023 	ldbuio	r2,0(r2)
   11038:	1007883a 	mov	r3,r2
   1103c:	e0bffc04 	addi	r2,fp,-16
   11040:	1105883a 	add	r2,r2,r4
   11044:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   11048:	e0bffb17 	ldw	r2,-20(fp)
   1104c:	10800044 	addi	r2,r2,1
   11050:	e0bffb15 	stw	r2,-20(fp)
   11054:	e0bffb17 	ldw	r2,-20(fp)
   11058:	10800190 	cmplti	r2,r2,6
   1105c:	103fee1e 	bne	r2,zero,11018 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   11060:	e0bffc03 	ldbu	r2,-16(fp)
   11064:	10803fcc 	andi	r2,r2,255
   11068:	10801458 	cmpnei	r2,r2,81
   1106c:	1000291e 	bne	r2,zero,11114 <alt_read_cfi_width+0x330>
   11070:	e0bffc43 	ldbu	r2,-15(fp)
   11074:	10803fcc 	andi	r2,r2,255
   11078:	1004c03a 	cmpne	r2,r2,zero
   1107c:	1000251e 	bne	r2,zero,11114 <alt_read_cfi_width+0x330>
   11080:	e0bffc83 	ldbu	r2,-14(fp)
   11084:	10803fcc 	andi	r2,r2,255
   11088:	10801498 	cmpnei	r2,r2,82
   1108c:	1000211e 	bne	r2,zero,11114 <alt_read_cfi_width+0x330>
   11090:	e0bffcc3 	ldbu	r2,-13(fp)
   11094:	10803fcc 	andi	r2,r2,255
   11098:	1004c03a 	cmpne	r2,r2,zero
   1109c:	10001d1e 	bne	r2,zero,11114 <alt_read_cfi_width+0x330>
   110a0:	e0bffd03 	ldbu	r2,-12(fp)
   110a4:	10803fcc 	andi	r2,r2,255
   110a8:	10801658 	cmpnei	r2,r2,89
   110ac:	1000191e 	bne	r2,zero,11114 <alt_read_cfi_width+0x330>
   110b0:	e0bffd43 	ldbu	r2,-11(fp)
   110b4:	10803fcc 	andi	r2,r2,255
   110b8:	1004c03a 	cmpne	r2,r2,zero
   110bc:	1000151e 	bne	r2,zero,11114 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   110c0:	e0ffff17 	ldw	r3,-4(fp)
   110c4:	00800084 	movi	r2,2
   110c8:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
   110cc:	e0ffff17 	ldw	r3,-4(fp)
   110d0:	00800084 	movi	r2,2
   110d4:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   110d8:	e0bfff17 	ldw	r2,-4(fp)
   110dc:	10800a17 	ldw	r2,40(r2)
   110e0:	10801404 	addi	r2,r2,80
   110e4:	1080002b 	ldhuio	r2,0(r2)
   110e8:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
   110ec:	e0bffa0b 	ldhu	r2,-24(fp)
   110f0:	10800044 	addi	r2,r2,1
   110f4:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
   110f8:	e0bffa0b 	ldhu	r2,-24(fp)
   110fc:	1080008c 	andi	r2,r2,2
   11100:	1004c03a 	cmpne	r2,r2,zero
   11104:	10011c1e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
   11108:	00bffb44 	movi	r2,-19
   1110c:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   11110:	00011906 	br	11578 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   11114:	e0bfff17 	ldw	r2,-4(fp)
   11118:	11000a17 	ldw	r4,40(r2)
   1111c:	01401544 	movi	r5,85
   11120:	01802604 	movi	r6,152
   11124:	001041c0 	call	1041c <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   11128:	e03ffb15 	stw	zero,-20(fp)
   1112c:	00000f06 	br	1116c <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11130:	e13ffb17 	ldw	r4,-20(fp)
   11134:	e0bfff17 	ldw	r2,-4(fp)
   11138:	10800a17 	ldw	r2,40(r2)
   1113c:	1007883a 	mov	r3,r2
   11140:	e0bffb17 	ldw	r2,-20(fp)
   11144:	1885883a 	add	r2,r3,r2
   11148:	10801004 	addi	r2,r2,64
   1114c:	10800023 	ldbuio	r2,0(r2)
   11150:	1007883a 	mov	r3,r2
   11154:	e0bffc04 	addi	r2,fp,-16
   11158:	1105883a 	add	r2,r2,r4
   1115c:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   11160:	e0bffb17 	ldw	r2,-20(fp)
   11164:	10800044 	addi	r2,r2,1
   11168:	e0bffb15 	stw	r2,-20(fp)
   1116c:	e0bffb17 	ldw	r2,-20(fp)
   11170:	10800310 	cmplti	r2,r2,12
   11174:	103fee1e 	bne	r2,zero,11130 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   11178:	e0bffc03 	ldbu	r2,-16(fp)
   1117c:	10803fcc 	andi	r2,r2,255
   11180:	10801458 	cmpnei	r2,r2,81
   11184:	1000411e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   11188:	e0bffc43 	ldbu	r2,-15(fp)
   1118c:	10803fcc 	andi	r2,r2,255
   11190:	1004c03a 	cmpne	r2,r2,zero
   11194:	10003d1e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   11198:	e0bffc83 	ldbu	r2,-14(fp)
   1119c:	10803fcc 	andi	r2,r2,255
   111a0:	1004c03a 	cmpne	r2,r2,zero
   111a4:	1000391e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   111a8:	e0bffcc3 	ldbu	r2,-13(fp)
   111ac:	10803fcc 	andi	r2,r2,255
   111b0:	1004c03a 	cmpne	r2,r2,zero
   111b4:	1000351e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   111b8:	e0bffd03 	ldbu	r2,-12(fp)
   111bc:	10803fcc 	andi	r2,r2,255
   111c0:	10801498 	cmpnei	r2,r2,82
   111c4:	1000311e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   111c8:	e0bffd43 	ldbu	r2,-11(fp)
   111cc:	10803fcc 	andi	r2,r2,255
   111d0:	1004c03a 	cmpne	r2,r2,zero
   111d4:	10002d1e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   111d8:	e0bffd83 	ldbu	r2,-10(fp)
   111dc:	10803fcc 	andi	r2,r2,255
   111e0:	1004c03a 	cmpne	r2,r2,zero
   111e4:	1000291e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   111e8:	e0bffdc3 	ldbu	r2,-9(fp)
   111ec:	10803fcc 	andi	r2,r2,255
   111f0:	1004c03a 	cmpne	r2,r2,zero
   111f4:	1000251e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   111f8:	e0bffe03 	ldbu	r2,-8(fp)
   111fc:	10803fcc 	andi	r2,r2,255
   11200:	10801658 	cmpnei	r2,r2,89
   11204:	1000211e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   11208:	e0bffe43 	ldbu	r2,-7(fp)
   1120c:	10803fcc 	andi	r2,r2,255
   11210:	1004c03a 	cmpne	r2,r2,zero
   11214:	10001d1e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   11218:	e0bffe83 	ldbu	r2,-6(fp)
   1121c:	10803fcc 	andi	r2,r2,255
   11220:	1004c03a 	cmpne	r2,r2,zero
   11224:	1000191e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
   11228:	e0bffec3 	ldbu	r2,-5(fp)
   1122c:	10803fcc 	andi	r2,r2,255
   11230:	1004c03a 	cmpne	r2,r2,zero
   11234:	1000151e 	bne	r2,zero,1128c <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   11238:	e0ffff17 	ldw	r3,-4(fp)
   1123c:	00800104 	movi	r2,4
   11240:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
   11244:	e0ffff17 	ldw	r3,-4(fp)
   11248:	00800104 	movi	r2,4
   1124c:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   11250:	e0bfff17 	ldw	r2,-4(fp)
   11254:	10800a17 	ldw	r2,40(r2)
   11258:	10802804 	addi	r2,r2,160
   1125c:	10800037 	ldwio	r2,0(r2)
   11260:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
   11264:	e0bffa0b 	ldhu	r2,-24(fp)
   11268:	10800044 	addi	r2,r2,1
   1126c:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
   11270:	e0bffa0b 	ldhu	r2,-24(fp)
   11274:	1080010c 	andi	r2,r2,4
   11278:	1004c03a 	cmpne	r2,r2,zero
   1127c:	1000be1e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
   11280:	00bffb44 	movi	r2,-19
   11284:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   11288:	0000bb06 	br	11578 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   1128c:	e0bfff17 	ldw	r2,-4(fp)
   11290:	11000a17 	ldw	r4,40(r2)
   11294:	01401544 	movi	r5,85
   11298:	01802604 	movi	r6,152
   1129c:	00103d40 	call	103d4 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   112a0:	e03ffb15 	stw	zero,-20(fp)
   112a4:	00000f06 	br	112e4 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   112a8:	e13ffb17 	ldw	r4,-20(fp)
   112ac:	e0bfff17 	ldw	r2,-4(fp)
   112b0:	10800a17 	ldw	r2,40(r2)
   112b4:	1007883a 	mov	r3,r2
   112b8:	e0bffb17 	ldw	r2,-20(fp)
   112bc:	1885883a 	add	r2,r3,r2
   112c0:	10801004 	addi	r2,r2,64
   112c4:	10800023 	ldbuio	r2,0(r2)
   112c8:	1007883a 	mov	r3,r2
   112cc:	e0bffc04 	addi	r2,fp,-16
   112d0:	1105883a 	add	r2,r2,r4
   112d4:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   112d8:	e0bffb17 	ldw	r2,-20(fp)
   112dc:	10800044 	addi	r2,r2,1
   112e0:	e0bffb15 	stw	r2,-20(fp)
   112e4:	e0bffb17 	ldw	r2,-20(fp)
   112e8:	10800310 	cmplti	r2,r2,12
   112ec:	103fee1e 	bne	r2,zero,112a8 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   112f0:	e0bffc03 	ldbu	r2,-16(fp)
   112f4:	10803fcc 	andi	r2,r2,255
   112f8:	10801458 	cmpnei	r2,r2,81
   112fc:	1000411e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11300:	e0bffc43 	ldbu	r2,-15(fp)
   11304:	10803fcc 	andi	r2,r2,255
   11308:	1004c03a 	cmpne	r2,r2,zero
   1130c:	10003d1e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11310:	e0bffc83 	ldbu	r2,-14(fp)
   11314:	10803fcc 	andi	r2,r2,255
   11318:	10801458 	cmpnei	r2,r2,81
   1131c:	1000391e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11320:	e0bffcc3 	ldbu	r2,-13(fp)
   11324:	10803fcc 	andi	r2,r2,255
   11328:	1004c03a 	cmpne	r2,r2,zero
   1132c:	1000351e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11330:	e0bffd03 	ldbu	r2,-12(fp)
   11334:	10803fcc 	andi	r2,r2,255
   11338:	10801498 	cmpnei	r2,r2,82
   1133c:	1000311e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11340:	e0bffd43 	ldbu	r2,-11(fp)
   11344:	10803fcc 	andi	r2,r2,255
   11348:	1004c03a 	cmpne	r2,r2,zero
   1134c:	10002d1e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11350:	e0bffd83 	ldbu	r2,-10(fp)
   11354:	10803fcc 	andi	r2,r2,255
   11358:	10801498 	cmpnei	r2,r2,82
   1135c:	1000291e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11360:	e0bffdc3 	ldbu	r2,-9(fp)
   11364:	10803fcc 	andi	r2,r2,255
   11368:	1004c03a 	cmpne	r2,r2,zero
   1136c:	1000251e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11370:	e0bffe03 	ldbu	r2,-8(fp)
   11374:	10803fcc 	andi	r2,r2,255
   11378:	10801658 	cmpnei	r2,r2,89
   1137c:	1000211e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11380:	e0bffe43 	ldbu	r2,-7(fp)
   11384:	10803fcc 	andi	r2,r2,255
   11388:	1004c03a 	cmpne	r2,r2,zero
   1138c:	10001d1e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   11390:	e0bffe83 	ldbu	r2,-6(fp)
   11394:	10803fcc 	andi	r2,r2,255
   11398:	10801658 	cmpnei	r2,r2,89
   1139c:	1000191e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
   113a0:	e0bffec3 	ldbu	r2,-5(fp)
   113a4:	10803fcc 	andi	r2,r2,255
   113a8:	1004c03a 	cmpne	r2,r2,zero
   113ac:	1000151e 	bne	r2,zero,11404 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   113b0:	e0ffff17 	ldw	r3,-4(fp)
   113b4:	00800084 	movi	r2,2
   113b8:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
   113bc:	e0ffff17 	ldw	r3,-4(fp)
   113c0:	00800104 	movi	r2,4
   113c4:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   113c8:	e0bfff17 	ldw	r2,-4(fp)
   113cc:	10800a17 	ldw	r2,40(r2)
   113d0:	10802804 	addi	r2,r2,160
   113d4:	10800037 	ldwio	r2,0(r2)
   113d8:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
   113dc:	e0bffa0b 	ldhu	r2,-24(fp)
   113e0:	10800044 	addi	r2,r2,1
   113e4:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
   113e8:	e0bffa0b 	ldhu	r2,-24(fp)
   113ec:	1080010c 	andi	r2,r2,4
   113f0:	1004c03a 	cmpne	r2,r2,zero
   113f4:	1000601e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
   113f8:	00bffb44 	movi	r2,-19
   113fc:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   11400:	00005d06 	br	11578 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   11404:	e0bfff17 	ldw	r2,-4(fp)
   11408:	11000a17 	ldw	r4,40(r2)
   1140c:	01401544 	movi	r5,85
   11410:	01802604 	movi	r6,152
   11414:	00103480 	call	10348 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   11418:	e03ffb15 	stw	zero,-20(fp)
   1141c:	00000f06 	br	1145c <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11420:	e13ffb17 	ldw	r4,-20(fp)
   11424:	e0bfff17 	ldw	r2,-4(fp)
   11428:	10800a17 	ldw	r2,40(r2)
   1142c:	1007883a 	mov	r3,r2
   11430:	e0bffb17 	ldw	r2,-20(fp)
   11434:	1885883a 	add	r2,r3,r2
   11438:	10801004 	addi	r2,r2,64
   1143c:	10800023 	ldbuio	r2,0(r2)
   11440:	1007883a 	mov	r3,r2
   11444:	e0bffc04 	addi	r2,fp,-16
   11448:	1105883a 	add	r2,r2,r4
   1144c:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   11450:	e0bffb17 	ldw	r2,-20(fp)
   11454:	10800044 	addi	r2,r2,1
   11458:	e0bffb15 	stw	r2,-20(fp)
   1145c:	e0bffb17 	ldw	r2,-20(fp)
   11460:	10800310 	cmplti	r2,r2,12
   11464:	103fee1e 	bne	r2,zero,11420 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   11468:	e0bffc03 	ldbu	r2,-16(fp)
   1146c:	10803fcc 	andi	r2,r2,255
   11470:	10801458 	cmpnei	r2,r2,81
   11474:	1000401e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   11478:	e0bffc43 	ldbu	r2,-15(fp)
   1147c:	10803fcc 	andi	r2,r2,255
   11480:	10801458 	cmpnei	r2,r2,81
   11484:	10003c1e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   11488:	e0bffc83 	ldbu	r2,-14(fp)
   1148c:	10803fcc 	andi	r2,r2,255
   11490:	10801458 	cmpnei	r2,r2,81
   11494:	1000381e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   11498:	e0bffcc3 	ldbu	r2,-13(fp)
   1149c:	10803fcc 	andi	r2,r2,255
   114a0:	10801458 	cmpnei	r2,r2,81
   114a4:	1000341e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   114a8:	e0bffd03 	ldbu	r2,-12(fp)
   114ac:	10803fcc 	andi	r2,r2,255
   114b0:	10801498 	cmpnei	r2,r2,82
   114b4:	1000301e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   114b8:	e0bffd43 	ldbu	r2,-11(fp)
   114bc:	10803fcc 	andi	r2,r2,255
   114c0:	10801498 	cmpnei	r2,r2,82
   114c4:	10002c1e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   114c8:	e0bffd83 	ldbu	r2,-10(fp)
   114cc:	10803fcc 	andi	r2,r2,255
   114d0:	10801498 	cmpnei	r2,r2,82
   114d4:	1000281e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   114d8:	e0bffdc3 	ldbu	r2,-9(fp)
   114dc:	10803fcc 	andi	r2,r2,255
   114e0:	10801498 	cmpnei	r2,r2,82
   114e4:	1000241e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   114e8:	e0bffe03 	ldbu	r2,-8(fp)
   114ec:	10803fcc 	andi	r2,r2,255
   114f0:	10801658 	cmpnei	r2,r2,89
   114f4:	1000201e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   114f8:	e0bffe43 	ldbu	r2,-7(fp)
   114fc:	10803fcc 	andi	r2,r2,255
   11500:	10801658 	cmpnei	r2,r2,89
   11504:	10001c1e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   11508:	e0bffe83 	ldbu	r2,-6(fp)
   1150c:	10803fcc 	andi	r2,r2,255
   11510:	10801658 	cmpnei	r2,r2,89
   11514:	1000181e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
   11518:	e0bffec3 	ldbu	r2,-5(fp)
   1151c:	10803fcc 	andi	r2,r2,255
   11520:	10801658 	cmpnei	r2,r2,89
   11524:	1000141e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   11528:	e0ffff17 	ldw	r3,-4(fp)
   1152c:	00800044 	movi	r2,1
   11530:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
   11534:	e0ffff17 	ldw	r3,-4(fp)
   11538:	00800104 	movi	r2,4
   1153c:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   11540:	e0bfff17 	ldw	r2,-4(fp)
   11544:	10800a17 	ldw	r2,40(r2)
   11548:	10802804 	addi	r2,r2,160
   1154c:	10800037 	ldwio	r2,0(r2)
   11550:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
   11554:	e0bffa0b 	ldhu	r2,-24(fp)
   11558:	10800044 	addi	r2,r2,1
   1155c:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
   11560:	e0bffa0b 	ldhu	r2,-24(fp)
   11564:	1080010c 	andi	r2,r2,4
   11568:	1004c03a 	cmpne	r2,r2,zero
   1156c:	1000021e 	bne	r2,zero,11578 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
   11570:	00bffb44 	movi	r2,-19
   11574:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
   11578:	e0bff917 	ldw	r2,-28(fp)
}
   1157c:	e037883a 	mov	sp,fp
   11580:	dfc00117 	ldw	ra,4(sp)
   11584:	df000017 	ldw	fp,0(sp)
   11588:	dec00204 	addi	sp,sp,8
   1158c:	f800283a 	ret

00011590 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   11590:	defff904 	addi	sp,sp,-28
   11594:	dfc00615 	stw	ra,24(sp)
   11598:	df000515 	stw	fp,20(sp)
   1159c:	dc000415 	stw	r16,16(sp)
   115a0:	df000404 	addi	fp,sp,16
   115a4:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   115a8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   115ac:	e13fff17 	ldw	r4,-4(fp)
   115b0:	01400544 	movi	r5,21
   115b4:	00107880 	call	10788 <alt_read_16bit_query_entry>
   115b8:	10ffffcc 	andi	r3,r2,65535
   115bc:	e0bfff17 	ldw	r2,-4(fp)
   115c0:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   115c4:	e03ffd15 	stw	zero,-12(fp)
   115c8:	00001006 	br	1160c <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
   115cc:	e43ffd17 	ldw	r16,-12(fp)
   115d0:	e0bfff17 	ldw	r2,-4(fp)
   115d4:	11803417 	ldw	r6,208(r2)
   115d8:	e0bfff17 	ldw	r2,-4(fp)
   115dc:	10c03217 	ldw	r3,200(r2)
   115e0:	e0bffd17 	ldw	r2,-12(fp)
   115e4:	188b883a 	add	r5,r3,r2
   115e8:	e13fff17 	ldw	r4,-4(fp)
   115ec:	303ee83a 	callr	r6
   115f0:	1007883a 	mov	r3,r2
   115f4:	e0bffe04 	addi	r2,fp,-8
   115f8:	1405883a 	add	r2,r2,r16
   115fc:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   11600:	e0bffd17 	ldw	r2,-12(fp)
   11604:	10800044 	addi	r2,r2,1
   11608:	e0bffd15 	stw	r2,-12(fp)
   1160c:	e0bffd17 	ldw	r2,-12(fp)
   11610:	108000d0 	cmplti	r2,r2,3
   11614:	103fed1e 	bne	r2,zero,115cc <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   11618:	e0bffe03 	ldbu	r2,-8(fp)
   1161c:	10803fcc 	andi	r2,r2,255
   11620:	10801418 	cmpnei	r2,r2,80
   11624:	1000081e 	bne	r2,zero,11648 <alt_check_primary_table+0xb8>
   11628:	e0bffe43 	ldbu	r2,-7(fp)
   1162c:	10803fcc 	andi	r2,r2,255
   11630:	10801498 	cmpnei	r2,r2,82
   11634:	1000041e 	bne	r2,zero,11648 <alt_check_primary_table+0xb8>
   11638:	e0bffe83 	ldbu	r2,-6(fp)
   1163c:	10803fcc 	andi	r2,r2,255
   11640:	10801260 	cmpeqi	r2,r2,73
   11644:	1000021e 	bne	r2,zero,11650 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   11648:	00bffb44 	movi	r2,-19
   1164c:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
   11650:	e0bffc17 	ldw	r2,-16(fp)
}
   11654:	e037883a 	mov	sp,fp
   11658:	dfc00217 	ldw	ra,8(sp)
   1165c:	df000117 	ldw	fp,4(sp)
   11660:	dc000017 	ldw	r16,0(sp)
   11664:	dec00304 	addi	sp,sp,12
   11668:	f800283a 	ret

0001166c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1166c:	defffa04 	addi	sp,sp,-24
   11670:	dfc00515 	stw	ra,20(sp)
   11674:	df000415 	stw	fp,16(sp)
   11678:	df000404 	addi	fp,sp,16
   1167c:	e13ffd15 	stw	r4,-12(fp)
   11680:	e17ffe15 	stw	r5,-8(fp)
   11684:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11688:	e0bffd17 	ldw	r2,-12(fp)
   1168c:	10800017 	ldw	r2,0(r2)
   11690:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   11694:	e0bffc17 	ldw	r2,-16(fp)
   11698:	11000a04 	addi	r4,r2,40
   1169c:	e0bffd17 	ldw	r2,-12(fp)
   116a0:	11c00217 	ldw	r7,8(r2)
   116a4:	e17ffe17 	ldw	r5,-8(fp)
   116a8:	e1bfff17 	ldw	r6,-4(fp)
   116ac:	0011cb00 	call	11cb0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   116b0:	e037883a 	mov	sp,fp
   116b4:	dfc00117 	ldw	ra,4(sp)
   116b8:	df000017 	ldw	fp,0(sp)
   116bc:	dec00204 	addi	sp,sp,8
   116c0:	f800283a 	ret

000116c4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   116c4:	defffa04 	addi	sp,sp,-24
   116c8:	dfc00515 	stw	ra,20(sp)
   116cc:	df000415 	stw	fp,16(sp)
   116d0:	df000404 	addi	fp,sp,16
   116d4:	e13ffd15 	stw	r4,-12(fp)
   116d8:	e17ffe15 	stw	r5,-8(fp)
   116dc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   116e0:	e0bffd17 	ldw	r2,-12(fp)
   116e4:	10800017 	ldw	r2,0(r2)
   116e8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   116ec:	e0bffc17 	ldw	r2,-16(fp)
   116f0:	11000a04 	addi	r4,r2,40
   116f4:	e0bffd17 	ldw	r2,-12(fp)
   116f8:	11c00217 	ldw	r7,8(r2)
   116fc:	e17ffe17 	ldw	r5,-8(fp)
   11700:	e1bfff17 	ldw	r6,-4(fp)
   11704:	0011ed40 	call	11ed4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   11708:	e037883a 	mov	sp,fp
   1170c:	dfc00117 	ldw	ra,4(sp)
   11710:	df000017 	ldw	fp,0(sp)
   11714:	dec00204 	addi	sp,sp,8
   11718:	f800283a 	ret

0001171c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   1171c:	defffc04 	addi	sp,sp,-16
   11720:	dfc00315 	stw	ra,12(sp)
   11724:	df000215 	stw	fp,8(sp)
   11728:	df000204 	addi	fp,sp,8
   1172c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11730:	e0bfff17 	ldw	r2,-4(fp)
   11734:	10800017 	ldw	r2,0(r2)
   11738:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   1173c:	e0bffe17 	ldw	r2,-8(fp)
   11740:	11000a04 	addi	r4,r2,40
   11744:	e0bfff17 	ldw	r2,-4(fp)
   11748:	11400217 	ldw	r5,8(r2)
   1174c:	0011b480 	call	11b48 <altera_avalon_jtag_uart_close>
}
   11750:	e037883a 	mov	sp,fp
   11754:	dfc00117 	ldw	ra,4(sp)
   11758:	df000017 	ldw	fp,0(sp)
   1175c:	dec00204 	addi	sp,sp,8
   11760:	f800283a 	ret

00011764 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   11764:	defffa04 	addi	sp,sp,-24
   11768:	dfc00515 	stw	ra,20(sp)
   1176c:	df000415 	stw	fp,16(sp)
   11770:	df000404 	addi	fp,sp,16
   11774:	e13ffd15 	stw	r4,-12(fp)
   11778:	e17ffe15 	stw	r5,-8(fp)
   1177c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   11780:	e0bffd17 	ldw	r2,-12(fp)
   11784:	10800017 	ldw	r2,0(r2)
   11788:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   1178c:	e0bffc17 	ldw	r2,-16(fp)
   11790:	11000a04 	addi	r4,r2,40
   11794:	e17ffe17 	ldw	r5,-8(fp)
   11798:	e1bfff17 	ldw	r6,-4(fp)
   1179c:	0011bbc0 	call	11bbc <altera_avalon_jtag_uart_ioctl>
}
   117a0:	e037883a 	mov	sp,fp
   117a4:	dfc00117 	ldw	ra,4(sp)
   117a8:	df000017 	ldw	fp,0(sp)
   117ac:	dec00204 	addi	sp,sp,8
   117b0:	f800283a 	ret

000117b4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   117b4:	defffb04 	addi	sp,sp,-20
   117b8:	dfc00415 	stw	ra,16(sp)
   117bc:	df000315 	stw	fp,12(sp)
   117c0:	df000304 	addi	fp,sp,12
   117c4:	e13ffd15 	stw	r4,-12(fp)
   117c8:	e17ffe15 	stw	r5,-8(fp)
   117cc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   117d0:	e0fffd17 	ldw	r3,-12(fp)
   117d4:	00800044 	movi	r2,1
   117d8:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   117dc:	e0bffd17 	ldw	r2,-12(fp)
   117e0:	10800017 	ldw	r2,0(r2)
   117e4:	11000104 	addi	r4,r2,4
   117e8:	e0bffd17 	ldw	r2,-12(fp)
   117ec:	10800817 	ldw	r2,32(r2)
   117f0:	1007883a 	mov	r3,r2
   117f4:	2005883a 	mov	r2,r4
   117f8:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   117fc:	e13fff17 	ldw	r4,-4(fp)
   11800:	e17ffd17 	ldw	r5,-12(fp)
   11804:	01800074 	movhi	r6,1
   11808:	31861b04 	addi	r6,r6,6252
   1180c:	00019140 	call	1914 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   11810:	e0bffd17 	ldw	r2,-12(fp)
   11814:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   11818:	e0bffd17 	ldw	r2,-12(fp)
   1181c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   11820:	00820034 	movhi	r2,2048
   11824:	10897b04 	addi	r2,r2,9708
   11828:	10800017 	ldw	r2,0(r2)
   1182c:	100b883a 	mov	r5,r2
   11830:	01800074 	movhi	r6,1
   11834:	3186a604 	addi	r6,r6,6808
   11838:	e1fffd17 	ldw	r7,-12(fp)
   1183c:	00144f80 	call	144f8 <alt_alarm_start>
   11840:	1004403a 	cmpge	r2,r2,zero
   11844:	1000041e 	bne	r2,zero,11858 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   11848:	e0fffd17 	ldw	r3,-12(fp)
   1184c:	00a00034 	movhi	r2,32768
   11850:	10bfffc4 	addi	r2,r2,-1
   11854:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   11858:	e037883a 	mov	sp,fp
   1185c:	dfc00117 	ldw	ra,4(sp)
   11860:	df000017 	ldw	fp,0(sp)
   11864:	dec00204 	addi	sp,sp,8
   11868:	f800283a 	ret

0001186c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   1186c:	defff704 	addi	sp,sp,-36
   11870:	df000815 	stw	fp,32(sp)
   11874:	df000804 	addi	fp,sp,32
   11878:	e13ffe15 	stw	r4,-8(fp)
   1187c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   11880:	e0bffe17 	ldw	r2,-8(fp)
   11884:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
   11888:	e0bffd17 	ldw	r2,-12(fp)
   1188c:	10800017 	ldw	r2,0(r2)
   11890:	e0bffc15 	stw	r2,-16(fp)
   11894:	00000006 	br	11898 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11898:	e0bffc17 	ldw	r2,-16(fp)
   1189c:	10800104 	addi	r2,r2,4
   118a0:	10800037 	ldwio	r2,0(r2)
   118a4:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   118a8:	e0bffb17 	ldw	r2,-20(fp)
   118ac:	1080c00c 	andi	r2,r2,768
   118b0:	1005003a 	cmpeq	r2,r2,zero
   118b4:	1000741e 	bne	r2,zero,11a88 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   118b8:	e0bffb17 	ldw	r2,-20(fp)
   118bc:	1080400c 	andi	r2,r2,256
   118c0:	1005003a 	cmpeq	r2,r2,zero
   118c4:	1000351e 	bne	r2,zero,1199c <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   118c8:	00800074 	movhi	r2,1
   118cc:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   118d0:	e0bffd17 	ldw	r2,-12(fp)
   118d4:	10800a17 	ldw	r2,40(r2)
   118d8:	10800044 	addi	r2,r2,1
   118dc:	1081ffcc 	andi	r2,r2,2047
   118e0:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
   118e4:	e0bffd17 	ldw	r2,-12(fp)
   118e8:	10c00b17 	ldw	r3,44(r2)
   118ec:	e0bff917 	ldw	r2,-28(fp)
   118f0:	18801626 	beq	r3,r2,1194c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   118f4:	e0bffc17 	ldw	r2,-16(fp)
   118f8:	10800037 	ldwio	r2,0(r2)
   118fc:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   11900:	e0bffa17 	ldw	r2,-24(fp)
   11904:	10a0000c 	andi	r2,r2,32768
   11908:	1005003a 	cmpeq	r2,r2,zero
   1190c:	10000f1e 	bne	r2,zero,1194c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   11910:	e0bffd17 	ldw	r2,-12(fp)
   11914:	10c00a17 	ldw	r3,40(r2)
   11918:	e0bffa17 	ldw	r2,-24(fp)
   1191c:	1009883a 	mov	r4,r2
   11920:	e0bffd17 	ldw	r2,-12(fp)
   11924:	1885883a 	add	r2,r3,r2
   11928:	10800e04 	addi	r2,r2,56
   1192c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11930:	e0bffd17 	ldw	r2,-12(fp)
   11934:	10800a17 	ldw	r2,40(r2)
   11938:	10800044 	addi	r2,r2,1
   1193c:	10c1ffcc 	andi	r3,r2,2047
   11940:	e0bffd17 	ldw	r2,-12(fp)
   11944:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   11948:	003fe106 	br	118d0 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   1194c:	e0bffa17 	ldw	r2,-24(fp)
   11950:	10bfffec 	andhi	r2,r2,65535
   11954:	1005003a 	cmpeq	r2,r2,zero
   11958:	1000101e 	bne	r2,zero,1199c <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1195c:	e0bffd17 	ldw	r2,-12(fp)
   11960:	10c00817 	ldw	r3,32(r2)
   11964:	00bfff84 	movi	r2,-2
   11968:	1886703a 	and	r3,r3,r2
   1196c:	e0bffd17 	ldw	r2,-12(fp)
   11970:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   11974:	e0bffc17 	ldw	r2,-16(fp)
   11978:	11000104 	addi	r4,r2,4
   1197c:	e0bffd17 	ldw	r2,-12(fp)
   11980:	10800817 	ldw	r2,32(r2)
   11984:	1007883a 	mov	r3,r2
   11988:	2005883a 	mov	r2,r4
   1198c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11990:	e0bffc17 	ldw	r2,-16(fp)
   11994:	10800104 	addi	r2,r2,4
   11998:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   1199c:	e0bffb17 	ldw	r2,-20(fp)
   119a0:	1080800c 	andi	r2,r2,512
   119a4:	1005003a 	cmpeq	r2,r2,zero
   119a8:	103fbb1e 	bne	r2,zero,11898 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   119ac:	e0bffb17 	ldw	r2,-20(fp)
   119b0:	10bfffec 	andhi	r2,r2,65535
   119b4:	1004d43a 	srli	r2,r2,16
   119b8:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   119bc:	00001506 	br	11a14 <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   119c0:	e13ffc17 	ldw	r4,-16(fp)
   119c4:	e0bffd17 	ldw	r2,-12(fp)
   119c8:	10c00d17 	ldw	r3,52(r2)
   119cc:	e0bffd17 	ldw	r2,-12(fp)
   119d0:	1885883a 	add	r2,r3,r2
   119d4:	10820e04 	addi	r2,r2,2104
   119d8:	10800003 	ldbu	r2,0(r2)
   119dc:	10c03fcc 	andi	r3,r2,255
   119e0:	18c0201c 	xori	r3,r3,128
   119e4:	18ffe004 	addi	r3,r3,-128
   119e8:	2005883a 	mov	r2,r4
   119ec:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   119f0:	e0bffd17 	ldw	r2,-12(fp)
   119f4:	10800d17 	ldw	r2,52(r2)
   119f8:	10800044 	addi	r2,r2,1
   119fc:	10c1ffcc 	andi	r3,r2,2047
   11a00:	e0bffd17 	ldw	r2,-12(fp)
   11a04:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   11a08:	e0bff817 	ldw	r2,-32(fp)
   11a0c:	10bfffc4 	addi	r2,r2,-1
   11a10:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   11a14:	e0bff817 	ldw	r2,-32(fp)
   11a18:	1005003a 	cmpeq	r2,r2,zero
   11a1c:	1000051e 	bne	r2,zero,11a34 <altera_avalon_jtag_uart_irq+0x1c8>
   11a20:	e0bffd17 	ldw	r2,-12(fp)
   11a24:	10c00d17 	ldw	r3,52(r2)
   11a28:	e0bffd17 	ldw	r2,-12(fp)
   11a2c:	10800c17 	ldw	r2,48(r2)
   11a30:	18bfe31e 	bne	r3,r2,119c0 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   11a34:	e0bff817 	ldw	r2,-32(fp)
   11a38:	1005003a 	cmpeq	r2,r2,zero
   11a3c:	103f961e 	bne	r2,zero,11898 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11a40:	e0bffd17 	ldw	r2,-12(fp)
   11a44:	10c00817 	ldw	r3,32(r2)
   11a48:	00bfff44 	movi	r2,-3
   11a4c:	1886703a 	and	r3,r3,r2
   11a50:	e0bffd17 	ldw	r2,-12(fp)
   11a54:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11a58:	e0bffd17 	ldw	r2,-12(fp)
   11a5c:	10800017 	ldw	r2,0(r2)
   11a60:	11000104 	addi	r4,r2,4
   11a64:	e0bffd17 	ldw	r2,-12(fp)
   11a68:	10800817 	ldw	r2,32(r2)
   11a6c:	1007883a 	mov	r3,r2
   11a70:	2005883a 	mov	r2,r4
   11a74:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11a78:	e0bffc17 	ldw	r2,-16(fp)
   11a7c:	10800104 	addi	r2,r2,4
   11a80:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   11a84:	003f8406 	br	11898 <altera_avalon_jtag_uart_irq+0x2c>
}
   11a88:	e037883a 	mov	sp,fp
   11a8c:	df000017 	ldw	fp,0(sp)
   11a90:	dec00104 	addi	sp,sp,4
   11a94:	f800283a 	ret

00011a98 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   11a98:	defffc04 	addi	sp,sp,-16
   11a9c:	df000315 	stw	fp,12(sp)
   11aa0:	df000304 	addi	fp,sp,12
   11aa4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   11aa8:	e0bfff17 	ldw	r2,-4(fp)
   11aac:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   11ab0:	e0bffe17 	ldw	r2,-8(fp)
   11ab4:	10800017 	ldw	r2,0(r2)
   11ab8:	10800104 	addi	r2,r2,4
   11abc:	10800037 	ldwio	r2,0(r2)
   11ac0:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   11ac4:	e0bffd17 	ldw	r2,-12(fp)
   11ac8:	1081000c 	andi	r2,r2,1024
   11acc:	1005003a 	cmpeq	r2,r2,zero
   11ad0:	10000c1e 	bne	r2,zero,11b04 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   11ad4:	e0bffe17 	ldw	r2,-8(fp)
   11ad8:	10800017 	ldw	r2,0(r2)
   11adc:	11000104 	addi	r4,r2,4
   11ae0:	e0bffe17 	ldw	r2,-8(fp)
   11ae4:	10800817 	ldw	r2,32(r2)
   11ae8:	10810014 	ori	r2,r2,1024
   11aec:	1007883a 	mov	r3,r2
   11af0:	2005883a 	mov	r2,r4
   11af4:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
   11af8:	e0bffe17 	ldw	r2,-8(fp)
   11afc:	10000915 	stw	zero,36(r2)
   11b00:	00000a06 	br	11b2c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   11b04:	e0bffe17 	ldw	r2,-8(fp)
   11b08:	10c00917 	ldw	r3,36(r2)
   11b0c:	00a00034 	movhi	r2,32768
   11b10:	10bfff04 	addi	r2,r2,-4
   11b14:	10c00536 	bltu	r2,r3,11b2c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
   11b18:	e0bffe17 	ldw	r2,-8(fp)
   11b1c:	10800917 	ldw	r2,36(r2)
   11b20:	10c00044 	addi	r3,r2,1
   11b24:	e0bffe17 	ldw	r2,-8(fp)
   11b28:	10c00915 	stw	r3,36(r2)
   11b2c:	00820034 	movhi	r2,2048
   11b30:	10897b04 	addi	r2,r2,9708
   11b34:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   11b38:	e037883a 	mov	sp,fp
   11b3c:	df000017 	ldw	fp,0(sp)
   11b40:	dec00104 	addi	sp,sp,4
   11b44:	f800283a 	ret

00011b48 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   11b48:	defffc04 	addi	sp,sp,-16
   11b4c:	df000315 	stw	fp,12(sp)
   11b50:	df000304 	addi	fp,sp,12
   11b54:	e13ffd15 	stw	r4,-12(fp)
   11b58:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   11b5c:	00000706 	br	11b7c <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   11b60:	e0bffe17 	ldw	r2,-8(fp)
   11b64:	1090000c 	andi	r2,r2,16384
   11b68:	1005003a 	cmpeq	r2,r2,zero
   11b6c:	1000031e 	bne	r2,zero,11b7c <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
   11b70:	00bffd44 	movi	r2,-11
   11b74:	e0bfff15 	stw	r2,-4(fp)
   11b78:	00000b06 	br	11ba8 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   11b7c:	e0bffd17 	ldw	r2,-12(fp)
   11b80:	10c00d17 	ldw	r3,52(r2)
   11b84:	e0bffd17 	ldw	r2,-12(fp)
   11b88:	10800c17 	ldw	r2,48(r2)
   11b8c:	18800526 	beq	r3,r2,11ba4 <altera_avalon_jtag_uart_close+0x5c>
   11b90:	e0bffd17 	ldw	r2,-12(fp)
   11b94:	10c00917 	ldw	r3,36(r2)
   11b98:	e0bffd17 	ldw	r2,-12(fp)
   11b9c:	10800117 	ldw	r2,4(r2)
   11ba0:	18bfef36 	bltu	r3,r2,11b60 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   11ba4:	e03fff15 	stw	zero,-4(fp)
   11ba8:	e0bfff17 	ldw	r2,-4(fp)
}
   11bac:	e037883a 	mov	sp,fp
   11bb0:	df000017 	ldw	fp,0(sp)
   11bb4:	dec00104 	addi	sp,sp,4
   11bb8:	f800283a 	ret

00011bbc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   11bbc:	defff804 	addi	sp,sp,-32
   11bc0:	df000715 	stw	fp,28(sp)
   11bc4:	df000704 	addi	fp,sp,28
   11bc8:	e13ffb15 	stw	r4,-20(fp)
   11bcc:	e17ffc15 	stw	r5,-16(fp)
   11bd0:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
   11bd4:	00bff9c4 	movi	r2,-25
   11bd8:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
   11bdc:	e0bffc17 	ldw	r2,-16(fp)
   11be0:	e0bfff15 	stw	r2,-4(fp)
   11be4:	e0ffff17 	ldw	r3,-4(fp)
   11be8:	189a8060 	cmpeqi	r2,r3,27137
   11bec:	1000041e 	bne	r2,zero,11c00 <altera_avalon_jtag_uart_ioctl+0x44>
   11bf0:	e0ffff17 	ldw	r3,-4(fp)
   11bf4:	189a80a0 	cmpeqi	r2,r3,27138
   11bf8:	10001b1e 	bne	r2,zero,11c68 <altera_avalon_jtag_uart_ioctl+0xac>
   11bfc:	00002706 	br	11c9c <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   11c00:	e0bffb17 	ldw	r2,-20(fp)
   11c04:	10c00117 	ldw	r3,4(r2)
   11c08:	00a00034 	movhi	r2,32768
   11c0c:	10bfffc4 	addi	r2,r2,-1
   11c10:	18802226 	beq	r3,r2,11c9c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
   11c14:	e0bffd17 	ldw	r2,-12(fp)
   11c18:	10800017 	ldw	r2,0(r2)
   11c1c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   11c20:	e0bff917 	ldw	r2,-28(fp)
   11c24:	10800090 	cmplti	r2,r2,2
   11c28:	1000071e 	bne	r2,zero,11c48 <altera_avalon_jtag_uart_ioctl+0x8c>
   11c2c:	e0fff917 	ldw	r3,-28(fp)
   11c30:	00a00034 	movhi	r2,32768
   11c34:	10bfffc4 	addi	r2,r2,-1
   11c38:	18800326 	beq	r3,r2,11c48 <altera_avalon_jtag_uart_ioctl+0x8c>
   11c3c:	e0bff917 	ldw	r2,-28(fp)
   11c40:	e0bffe15 	stw	r2,-8(fp)
   11c44:	00000306 	br	11c54 <altera_avalon_jtag_uart_ioctl+0x98>
   11c48:	00e00034 	movhi	r3,32768
   11c4c:	18ffff84 	addi	r3,r3,-2
   11c50:	e0fffe15 	stw	r3,-8(fp)
   11c54:	e0bffb17 	ldw	r2,-20(fp)
   11c58:	e0fffe17 	ldw	r3,-8(fp)
   11c5c:	10c00115 	stw	r3,4(r2)
      rc = 0;
   11c60:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
   11c64:	00000d06 	br	11c9c <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   11c68:	e0bffb17 	ldw	r2,-20(fp)
   11c6c:	10c00117 	ldw	r3,4(r2)
   11c70:	00a00034 	movhi	r2,32768
   11c74:	10bfffc4 	addi	r2,r2,-1
   11c78:	18800826 	beq	r3,r2,11c9c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   11c7c:	e13ffd17 	ldw	r4,-12(fp)
   11c80:	e0bffb17 	ldw	r2,-20(fp)
   11c84:	10c00917 	ldw	r3,36(r2)
   11c88:	e0bffb17 	ldw	r2,-20(fp)
   11c8c:	10800117 	ldw	r2,4(r2)
   11c90:	1885803a 	cmpltu	r2,r3,r2
   11c94:	20800015 	stw	r2,0(r4)
      rc = 0;
   11c98:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
   11c9c:	e0bffa17 	ldw	r2,-24(fp)
}
   11ca0:	e037883a 	mov	sp,fp
   11ca4:	df000017 	ldw	fp,0(sp)
   11ca8:	dec00104 	addi	sp,sp,4
   11cac:	f800283a 	ret

00011cb0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   11cb0:	defff204 	addi	sp,sp,-56
   11cb4:	dfc00d15 	stw	ra,52(sp)
   11cb8:	df000c15 	stw	fp,48(sp)
   11cbc:	df000c04 	addi	fp,sp,48
   11cc0:	e13ffb15 	stw	r4,-20(fp)
   11cc4:	e17ffc15 	stw	r5,-16(fp)
   11cc8:	e1bffd15 	stw	r6,-12(fp)
   11ccc:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
   11cd0:	e0bffc17 	ldw	r2,-16(fp)
   11cd4:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11cd8:	00004806 	br	11dfc <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   11cdc:	e0bffb17 	ldw	r2,-20(fp)
   11ce0:	10800a17 	ldw	r2,40(r2)
   11ce4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   11ce8:	e0bffb17 	ldw	r2,-20(fp)
   11cec:	10800b17 	ldw	r2,44(r2)
   11cf0:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
   11cf4:	e0fff717 	ldw	r3,-36(fp)
   11cf8:	e0bff617 	ldw	r2,-40(fp)
   11cfc:	18800536 	bltu	r3,r2,11d14 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   11d00:	e0bff717 	ldw	r2,-36(fp)
   11d04:	e0fff617 	ldw	r3,-40(fp)
   11d08:	10c5c83a 	sub	r2,r2,r3
   11d0c:	e0bff815 	stw	r2,-32(fp)
   11d10:	00000406 	br	11d24 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   11d14:	00820004 	movi	r2,2048
   11d18:	e0fff617 	ldw	r3,-40(fp)
   11d1c:	10c5c83a 	sub	r2,r2,r3
   11d20:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11d24:	e0bff817 	ldw	r2,-32(fp)
   11d28:	1005003a 	cmpeq	r2,r2,zero
   11d2c:	10001f1e 	bne	r2,zero,11dac <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
   11d30:	e0fffd17 	ldw	r3,-12(fp)
   11d34:	e0bff817 	ldw	r2,-32(fp)
   11d38:	1880022e 	bgeu	r3,r2,11d44 <altera_avalon_jtag_uart_read+0x94>
        n = space;
   11d3c:	e0bffd17 	ldw	r2,-12(fp)
   11d40:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   11d44:	e0bffb17 	ldw	r2,-20(fp)
   11d48:	10c00e04 	addi	r3,r2,56
   11d4c:	e0bff617 	ldw	r2,-40(fp)
   11d50:	1887883a 	add	r3,r3,r2
   11d54:	e0bffa17 	ldw	r2,-24(fp)
   11d58:	1009883a 	mov	r4,r2
   11d5c:	180b883a 	mov	r5,r3
   11d60:	e1bff817 	ldw	r6,-32(fp)
   11d64:	00053dc0 	call	53dc <memcpy>
      ptr   += n;
   11d68:	e0fff817 	ldw	r3,-32(fp)
   11d6c:	e0bffa17 	ldw	r2,-24(fp)
   11d70:	10c5883a 	add	r2,r2,r3
   11d74:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
   11d78:	e0fffd17 	ldw	r3,-12(fp)
   11d7c:	e0bff817 	ldw	r2,-32(fp)
   11d80:	1885c83a 	sub	r2,r3,r2
   11d84:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11d88:	e0fff617 	ldw	r3,-40(fp)
   11d8c:	e0bff817 	ldw	r2,-32(fp)
   11d90:	1885883a 	add	r2,r3,r2
   11d94:	10c1ffcc 	andi	r3,r2,2047
   11d98:	e0bffb17 	ldw	r2,-20(fp)
   11d9c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   11da0:	e0bffd17 	ldw	r2,-12(fp)
   11da4:	10800048 	cmpgei	r2,r2,1
   11da8:	103fcc1e 	bne	r2,zero,11cdc <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
   11dac:	e0fffa17 	ldw	r3,-24(fp)
   11db0:	e0bffc17 	ldw	r2,-16(fp)
   11db4:	1880141e 	bne	r3,r2,11e08 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   11db8:	e0bffe17 	ldw	r2,-8(fp)
   11dbc:	1090000c 	andi	r2,r2,16384
   11dc0:	1004c03a 	cmpne	r2,r2,zero
   11dc4:	1000101e 	bne	r2,zero,11e08 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   11dc8:	e0bffb17 	ldw	r2,-20(fp)
   11dcc:	10c00a17 	ldw	r3,40(r2)
   11dd0:	e0bff717 	ldw	r2,-36(fp)
   11dd4:	1880051e 	bne	r3,r2,11dec <altera_avalon_jtag_uart_read+0x13c>
   11dd8:	e0bffb17 	ldw	r2,-20(fp)
   11ddc:	10c00917 	ldw	r3,36(r2)
   11de0:	e0bffb17 	ldw	r2,-20(fp)
   11de4:	10800117 	ldw	r2,4(r2)
   11de8:	18bff736 	bltu	r3,r2,11dc8 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   11dec:	e0bffb17 	ldw	r2,-20(fp)
   11df0:	10c00a17 	ldw	r3,40(r2)
   11df4:	e0bff717 	ldw	r2,-36(fp)
   11df8:	18800326 	beq	r3,r2,11e08 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11dfc:	e0bffd17 	ldw	r2,-12(fp)
   11e00:	10800048 	cmpgei	r2,r2,1
   11e04:	103fb51e 	bne	r2,zero,11cdc <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   11e08:	e0fffa17 	ldw	r3,-24(fp)
   11e0c:	e0bffc17 	ldw	r2,-16(fp)
   11e10:	18801926 	beq	r3,r2,11e78 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11e14:	0005303a 	rdctl	r2,status
   11e18:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11e1c:	e0fff517 	ldw	r3,-44(fp)
   11e20:	00bfff84 	movi	r2,-2
   11e24:	1884703a 	and	r2,r3,r2
   11e28:	1001703a 	wrctl	status,r2
  
  return context;
   11e2c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   11e30:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11e34:	e0bffb17 	ldw	r2,-20(fp)
   11e38:	10800817 	ldw	r2,32(r2)
   11e3c:	10c00054 	ori	r3,r2,1
   11e40:	e0bffb17 	ldw	r2,-20(fp)
   11e44:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11e48:	e0bffb17 	ldw	r2,-20(fp)
   11e4c:	10800017 	ldw	r2,0(r2)
   11e50:	11000104 	addi	r4,r2,4
   11e54:	e0bffb17 	ldw	r2,-20(fp)
   11e58:	10800817 	ldw	r2,32(r2)
   11e5c:	1007883a 	mov	r3,r2
   11e60:	2005883a 	mov	r2,r4
   11e64:	10c00035 	stwio	r3,0(r2)
   11e68:	e0bff917 	ldw	r2,-28(fp)
   11e6c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11e70:	e0bff417 	ldw	r2,-48(fp)
   11e74:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   11e78:	e0fffa17 	ldw	r3,-24(fp)
   11e7c:	e0bffc17 	ldw	r2,-16(fp)
   11e80:	18800526 	beq	r3,r2,11e98 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
   11e84:	e0fffa17 	ldw	r3,-24(fp)
   11e88:	e0bffc17 	ldw	r2,-16(fp)
   11e8c:	1887c83a 	sub	r3,r3,r2
   11e90:	e0ffff15 	stw	r3,-4(fp)
   11e94:	00000906 	br	11ebc <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
   11e98:	e0bffe17 	ldw	r2,-8(fp)
   11e9c:	1090000c 	andi	r2,r2,16384
   11ea0:	1005003a 	cmpeq	r2,r2,zero
   11ea4:	1000031e 	bne	r2,zero,11eb4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   11ea8:	00bffd44 	movi	r2,-11
   11eac:	e0bfff15 	stw	r2,-4(fp)
   11eb0:	00000206 	br	11ebc <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
   11eb4:	00bffec4 	movi	r2,-5
   11eb8:	e0bfff15 	stw	r2,-4(fp)
   11ebc:	e0bfff17 	ldw	r2,-4(fp)
}
   11ec0:	e037883a 	mov	sp,fp
   11ec4:	dfc00117 	ldw	ra,4(sp)
   11ec8:	df000017 	ldw	fp,0(sp)
   11ecc:	dec00204 	addi	sp,sp,8
   11ed0:	f800283a 	ret

00011ed4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   11ed4:	defff204 	addi	sp,sp,-56
   11ed8:	dfc00d15 	stw	ra,52(sp)
   11edc:	df000c15 	stw	fp,48(sp)
   11ee0:	df000c04 	addi	fp,sp,48
   11ee4:	e13ffb15 	stw	r4,-20(fp)
   11ee8:	e17ffc15 	stw	r5,-16(fp)
   11eec:	e1bffd15 	stw	r6,-12(fp)
   11ef0:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   11ef4:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   11ef8:	e0bffc17 	ldw	r2,-16(fp)
   11efc:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11f00:	00003a06 	br	11fec <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   11f04:	e0bffb17 	ldw	r2,-20(fp)
   11f08:	10800c17 	ldw	r2,48(r2)
   11f0c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
   11f10:	e0bffb17 	ldw	r2,-20(fp)
   11f14:	10800d17 	ldw	r2,52(r2)
   11f18:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
   11f1c:	e0fffa17 	ldw	r3,-24(fp)
   11f20:	e0bff917 	ldw	r2,-28(fp)
   11f24:	1880062e 	bgeu	r3,r2,11f40 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   11f28:	e0fff917 	ldw	r3,-28(fp)
   11f2c:	e0bffa17 	ldw	r2,-24(fp)
   11f30:	1885c83a 	sub	r2,r3,r2
   11f34:	10bfffc4 	addi	r2,r2,-1
   11f38:	e0bff815 	stw	r2,-32(fp)
   11f3c:	00000c06 	br	11f70 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
   11f40:	e0bff917 	ldw	r2,-28(fp)
   11f44:	1005003a 	cmpeq	r2,r2,zero
   11f48:	1000051e 	bne	r2,zero,11f60 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   11f4c:	00820004 	movi	r2,2048
   11f50:	e0fffa17 	ldw	r3,-24(fp)
   11f54:	10c5c83a 	sub	r2,r2,r3
   11f58:	e0bff815 	stw	r2,-32(fp)
   11f5c:	00000406 	br	11f70 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   11f60:	0081ffc4 	movi	r2,2047
   11f64:	e0fffa17 	ldw	r3,-24(fp)
   11f68:	10c5c83a 	sub	r2,r2,r3
   11f6c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11f70:	e0bff817 	ldw	r2,-32(fp)
   11f74:	1005003a 	cmpeq	r2,r2,zero
   11f78:	10001f1e 	bne	r2,zero,11ff8 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
   11f7c:	e0fffd17 	ldw	r3,-12(fp)
   11f80:	e0bff817 	ldw	r2,-32(fp)
   11f84:	1880022e 	bgeu	r3,r2,11f90 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
   11f88:	e0bffd17 	ldw	r2,-12(fp)
   11f8c:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   11f90:	e0bffb17 	ldw	r2,-20(fp)
   11f94:	10c20e04 	addi	r3,r2,2104
   11f98:	e0bffa17 	ldw	r2,-24(fp)
   11f9c:	1885883a 	add	r2,r3,r2
   11fa0:	e0fffc17 	ldw	r3,-16(fp)
   11fa4:	1009883a 	mov	r4,r2
   11fa8:	180b883a 	mov	r5,r3
   11fac:	e1bff817 	ldw	r6,-32(fp)
   11fb0:	00053dc0 	call	53dc <memcpy>
      ptr   += n;
   11fb4:	e0fff817 	ldw	r3,-32(fp)
   11fb8:	e0bffc17 	ldw	r2,-16(fp)
   11fbc:	10c5883a 	add	r2,r2,r3
   11fc0:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
   11fc4:	e0fffd17 	ldw	r3,-12(fp)
   11fc8:	e0bff817 	ldw	r2,-32(fp)
   11fcc:	1885c83a 	sub	r2,r3,r2
   11fd0:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11fd4:	e0fffa17 	ldw	r3,-24(fp)
   11fd8:	e0bff817 	ldw	r2,-32(fp)
   11fdc:	1885883a 	add	r2,r3,r2
   11fe0:	10c1ffcc 	andi	r3,r2,2047
   11fe4:	e0bffb17 	ldw	r2,-20(fp)
   11fe8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11fec:	e0bffd17 	ldw	r2,-12(fp)
   11ff0:	10800048 	cmpgei	r2,r2,1
   11ff4:	103fc31e 	bne	r2,zero,11f04 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11ff8:	0005303a 	rdctl	r2,status
   11ffc:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12000:	e0fff517 	ldw	r3,-44(fp)
   12004:	00bfff84 	movi	r2,-2
   12008:	1884703a 	and	r2,r3,r2
   1200c:	1001703a 	wrctl	status,r2
  
  return context;
   12010:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   12014:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   12018:	e0bffb17 	ldw	r2,-20(fp)
   1201c:	10800817 	ldw	r2,32(r2)
   12020:	10c00094 	ori	r3,r2,2
   12024:	e0bffb17 	ldw	r2,-20(fp)
   12028:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   1202c:	e0bffb17 	ldw	r2,-20(fp)
   12030:	10800017 	ldw	r2,0(r2)
   12034:	11000104 	addi	r4,r2,4
   12038:	e0bffb17 	ldw	r2,-20(fp)
   1203c:	10800817 	ldw	r2,32(r2)
   12040:	1007883a 	mov	r3,r2
   12044:	2005883a 	mov	r2,r4
   12048:	10c00035 	stwio	r3,0(r2)
   1204c:	e0bff717 	ldw	r2,-36(fp)
   12050:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12054:	e0bff417 	ldw	r2,-48(fp)
   12058:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   1205c:	e0bffd17 	ldw	r2,-12(fp)
   12060:	10800050 	cmplti	r2,r2,1
   12064:	1000111e 	bne	r2,zero,120ac <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
   12068:	e0bffe17 	ldw	r2,-8(fp)
   1206c:	1090000c 	andi	r2,r2,16384
   12070:	1004c03a 	cmpne	r2,r2,zero
   12074:	1000101e 	bne	r2,zero,120b8 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   12078:	e0bffb17 	ldw	r2,-20(fp)
   1207c:	10c00d17 	ldw	r3,52(r2)
   12080:	e0bff917 	ldw	r2,-28(fp)
   12084:	1880051e 	bne	r3,r2,1209c <altera_avalon_jtag_uart_write+0x1c8>
   12088:	e0bffb17 	ldw	r2,-20(fp)
   1208c:	10c00917 	ldw	r3,36(r2)
   12090:	e0bffb17 	ldw	r2,-20(fp)
   12094:	10800117 	ldw	r2,4(r2)
   12098:	18bff736 	bltu	r3,r2,12078 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
   1209c:	e0bffb17 	ldw	r2,-20(fp)
   120a0:	10c00d17 	ldw	r3,52(r2)
   120a4:	e0bff917 	ldw	r2,-28(fp)
   120a8:	18800326 	beq	r3,r2,120b8 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
   120ac:	e0bffd17 	ldw	r2,-12(fp)
   120b0:	10800048 	cmpgei	r2,r2,1
   120b4:	103fcd1e 	bne	r2,zero,11fec <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   120b8:	e0fffc17 	ldw	r3,-16(fp)
   120bc:	e0bff617 	ldw	r2,-40(fp)
   120c0:	18800526 	beq	r3,r2,120d8 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
   120c4:	e0fffc17 	ldw	r3,-16(fp)
   120c8:	e0bff617 	ldw	r2,-40(fp)
   120cc:	1887c83a 	sub	r3,r3,r2
   120d0:	e0ffff15 	stw	r3,-4(fp)
   120d4:	00000906 	br	120fc <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
   120d8:	e0bffe17 	ldw	r2,-8(fp)
   120dc:	1090000c 	andi	r2,r2,16384
   120e0:	1005003a 	cmpeq	r2,r2,zero
   120e4:	1000031e 	bne	r2,zero,120f4 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
   120e8:	00bffd44 	movi	r2,-11
   120ec:	e0bfff15 	stw	r2,-4(fp)
   120f0:	00000206 	br	120fc <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   120f4:	00bffec4 	movi	r2,-5
   120f8:	e0bfff15 	stw	r2,-4(fp)
   120fc:	e0bfff17 	ldw	r2,-4(fp)
}
   12100:	e037883a 	mov	sp,fp
   12104:	dfc00117 	ldw	ra,4(sp)
   12108:	df000017 	ldw	fp,0(sp)
   1210c:	dec00204 	addi	sp,sp,8
   12110:	f800283a 	ret

00012114 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   12114:	defffa04 	addi	sp,sp,-24
   12118:	dfc00515 	stw	ra,20(sp)
   1211c:	df000415 	stw	fp,16(sp)
   12120:	df000404 	addi	fp,sp,16
   12124:	e13ffe15 	stw	r4,-8(fp)
   12128:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   1212c:	e0bffe17 	ldw	r2,-8(fp)
   12130:	10800017 	ldw	r2,0(r2)
   12134:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   12138:	008003f4 	movhi	r2,15
   1213c:	10909004 	addi	r2,r2,16960
   12140:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   12144:	e0bffe17 	ldw	r2,-8(fp)
   12148:	10800803 	ldbu	r2,32(r2)
   1214c:	10803fcc 	andi	r2,r2,255
   12150:	1080201c 	xori	r2,r2,128
   12154:	10bfe004 	addi	r2,r2,-128
   12158:	1004c03a 	cmpne	r2,r2,zero
   1215c:	1000161e 	bne	r2,zero,121b8 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12160:	00000a06 	br	1218c <lcd_write_command+0x78>
    if (--i == 0)
   12164:	e0bffc17 	ldw	r2,-16(fp)
   12168:	10bfffc4 	addi	r2,r2,-1
   1216c:	e0bffc15 	stw	r2,-16(fp)
   12170:	e0bffc17 	ldw	r2,-16(fp)
   12174:	1004c03a 	cmpne	r2,r2,zero
   12178:	1000041e 	bne	r2,zero,1218c <lcd_write_command+0x78>
    {
      sp->broken = 1;
   1217c:	e0fffe17 	ldw	r3,-8(fp)
   12180:	00800044 	movi	r2,1
   12184:	18800805 	stb	r2,32(r3)
      return;
   12188:	00000b06 	br	121b8 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1218c:	e0bffd17 	ldw	r2,-12(fp)
   12190:	10800104 	addi	r2,r2,4
   12194:	10800037 	ldwio	r2,0(r2)
   12198:	1080200c 	andi	r2,r2,128
   1219c:	1004c03a 	cmpne	r2,r2,zero
   121a0:	103ff01e 	bne	r2,zero,12164 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   121a4:	01001904 	movi	r4,100
   121a8:	0014fa80 	call	14fa8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   121ac:	e0bffd17 	ldw	r2,-12(fp)
   121b0:	e0ffff03 	ldbu	r3,-4(fp)
   121b4:	10c00035 	stwio	r3,0(r2)
}
   121b8:	e037883a 	mov	sp,fp
   121bc:	dfc00117 	ldw	ra,4(sp)
   121c0:	df000017 	ldw	fp,0(sp)
   121c4:	dec00204 	addi	sp,sp,8
   121c8:	f800283a 	ret

000121cc <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   121cc:	defffa04 	addi	sp,sp,-24
   121d0:	dfc00515 	stw	ra,20(sp)
   121d4:	df000415 	stw	fp,16(sp)
   121d8:	df000404 	addi	fp,sp,16
   121dc:	e13ffe15 	stw	r4,-8(fp)
   121e0:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   121e4:	e0bffe17 	ldw	r2,-8(fp)
   121e8:	10800017 	ldw	r2,0(r2)
   121ec:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   121f0:	008003f4 	movhi	r2,15
   121f4:	10909004 	addi	r2,r2,16960
   121f8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   121fc:	e0bffe17 	ldw	r2,-8(fp)
   12200:	10800803 	ldbu	r2,32(r2)
   12204:	10803fcc 	andi	r2,r2,255
   12208:	1080201c 	xori	r2,r2,128
   1220c:	10bfe004 	addi	r2,r2,-128
   12210:	1004c03a 	cmpne	r2,r2,zero
   12214:	10001d1e 	bne	r2,zero,1228c <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12218:	00000a06 	br	12244 <lcd_write_data+0x78>
    if (--i == 0)
   1221c:	e0bffc17 	ldw	r2,-16(fp)
   12220:	10bfffc4 	addi	r2,r2,-1
   12224:	e0bffc15 	stw	r2,-16(fp)
   12228:	e0bffc17 	ldw	r2,-16(fp)
   1222c:	1004c03a 	cmpne	r2,r2,zero
   12230:	1000041e 	bne	r2,zero,12244 <lcd_write_data+0x78>
    {
      sp->broken = 1;
   12234:	e0fffe17 	ldw	r3,-8(fp)
   12238:	00800044 	movi	r2,1
   1223c:	18800805 	stb	r2,32(r3)
      return;
   12240:	00001206 	br	1228c <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12244:	e0bffd17 	ldw	r2,-12(fp)
   12248:	10800104 	addi	r2,r2,4
   1224c:	10800037 	ldwio	r2,0(r2)
   12250:	1080200c 	andi	r2,r2,128
   12254:	1004c03a 	cmpne	r2,r2,zero
   12258:	103ff01e 	bne	r2,zero,1221c <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1225c:	01001904 	movi	r4,100
   12260:	0014fa80 	call	14fa8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   12264:	e0bffd17 	ldw	r2,-12(fp)
   12268:	10800204 	addi	r2,r2,8
   1226c:	e0ffff03 	ldbu	r3,-4(fp)
   12270:	10c00035 	stwio	r3,0(r2)

  sp->address++;
   12274:	e0bffe17 	ldw	r2,-8(fp)
   12278:	108008c3 	ldbu	r2,35(r2)
   1227c:	10800044 	addi	r2,r2,1
   12280:	1007883a 	mov	r3,r2
   12284:	e0bffe17 	ldw	r2,-8(fp)
   12288:	10c008c5 	stb	r3,35(r2)
}
   1228c:	e037883a 	mov	sp,fp
   12290:	dfc00117 	ldw	ra,4(sp)
   12294:	df000017 	ldw	fp,0(sp)
   12298:	dec00204 	addi	sp,sp,8
   1229c:	f800283a 	ret

000122a0 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   122a0:	defffc04 	addi	sp,sp,-16
   122a4:	dfc00315 	stw	ra,12(sp)
   122a8:	df000215 	stw	fp,8(sp)
   122ac:	df000204 	addi	fp,sp,8
   122b0:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   122b4:	e13fff17 	ldw	r4,-4(fp)
   122b8:	01400044 	movi	r5,1
   122bc:	00121140 	call	12114 <lcd_write_command>

  sp->x = 0;
   122c0:	e0bfff17 	ldw	r2,-4(fp)
   122c4:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   122c8:	e0bfff17 	ldw	r2,-4(fp)
   122cc:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   122d0:	e0bfff17 	ldw	r2,-4(fp)
   122d4:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   122d8:	e03ffe15 	stw	zero,-8(fp)
   122dc:	00001906 	br	12344 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   122e0:	e0bffe17 	ldw	r2,-8(fp)
   122e4:	10801924 	muli	r2,r2,100
   122e8:	10c01004 	addi	r3,r2,64
   122ec:	e0bfff17 	ldw	r2,-4(fp)
   122f0:	1889883a 	add	r4,r3,r2
   122f4:	01400804 	movi	r5,32
   122f8:	01801444 	movi	r6,81
   122fc:	000547c0 	call	547c <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   12300:	e0bffe17 	ldw	r2,-8(fp)
   12304:	10801924 	muli	r2,r2,100
   12308:	10c00c04 	addi	r3,r2,48
   1230c:	e0bfff17 	ldw	r2,-4(fp)
   12310:	1889883a 	add	r4,r3,r2
   12314:	01400804 	movi	r5,32
   12318:	01800404 	movi	r6,16
   1231c:	000547c0 	call	547c <memset>
    sp->line[y].width = 0;
   12320:	e0bffe17 	ldw	r2,-8(fp)
   12324:	e0ffff17 	ldw	r3,-4(fp)
   12328:	10801924 	muli	r2,r2,100
   1232c:	10c5883a 	add	r2,r2,r3
   12330:	10802404 	addi	r2,r2,144
   12334:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12338:	e0bffe17 	ldw	r2,-8(fp)
   1233c:	10800044 	addi	r2,r2,1
   12340:	e0bffe15 	stw	r2,-8(fp)
   12344:	e0bffe17 	ldw	r2,-8(fp)
   12348:	10800090 	cmplti	r2,r2,2
   1234c:	103fe41e 	bne	r2,zero,122e0 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   12350:	e037883a 	mov	sp,fp
   12354:	dfc00117 	ldw	ra,4(sp)
   12358:	df000017 	ldw	fp,0(sp)
   1235c:	dec00204 	addi	sp,sp,8
   12360:	f800283a 	ret

00012364 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   12364:	defff704 	addi	sp,sp,-36
   12368:	dfc00815 	stw	ra,32(sp)
   1236c:	df000715 	stw	fp,28(sp)
   12370:	df000704 	addi	fp,sp,28
   12374:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   12378:	e0bfff17 	ldw	r2,-4(fp)
   1237c:	10800943 	ldbu	r2,37(r2)
   12380:	10803fcc 	andi	r2,r2,255
   12384:	1080201c 	xori	r2,r2,128
   12388:	10bfe004 	addi	r2,r2,-128
   1238c:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12390:	e03ffe15 	stw	zero,-8(fp)
   12394:	00006606 	br	12530 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   12398:	e0bffe17 	ldw	r2,-8(fp)
   1239c:	e0ffff17 	ldw	r3,-4(fp)
   123a0:	10801924 	muli	r2,r2,100
   123a4:	10c5883a 	add	r2,r2,r3
   123a8:	10802404 	addi	r2,r2,144
   123ac:	10800043 	ldbu	r2,1(r2)
   123b0:	10803fcc 	andi	r2,r2,255
   123b4:	1080201c 	xori	r2,r2,128
   123b8:	10bfe004 	addi	r2,r2,-128
   123bc:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   123c0:	e0bffe17 	ldw	r2,-8(fp)
   123c4:	e0ffff17 	ldw	r3,-4(fp)
   123c8:	10801924 	muli	r2,r2,100
   123cc:	10c5883a 	add	r2,r2,r3
   123d0:	10802404 	addi	r2,r2,144
   123d4:	10800083 	ldbu	r2,2(r2)
   123d8:	10c03fcc 	andi	r3,r2,255
   123dc:	e0bffc17 	ldw	r2,-16(fp)
   123e0:	1885383a 	mul	r2,r3,r2
   123e4:	1005d23a 	srai	r2,r2,8
   123e8:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
   123ec:	e0fffa17 	ldw	r3,-24(fp)
   123f0:	e0bffb17 	ldw	r2,-20(fp)
   123f4:	18800116 	blt	r3,r2,123fc <lcd_repaint_screen+0x98>
      offset = 0;
   123f8:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   123fc:	e03ffd15 	stw	zero,-12(fp)
   12400:	00004506 	br	12518 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   12404:	e17ffe17 	ldw	r5,-8(fp)
   12408:	e0fffd17 	ldw	r3,-12(fp)
   1240c:	e0bffa17 	ldw	r2,-24(fp)
   12410:	1889883a 	add	r4,r3,r2
   12414:	e0bffb17 	ldw	r2,-20(fp)
   12418:	2087283a 	div	r3,r4,r2
   1241c:	e0bffb17 	ldw	r2,-20(fp)
   12420:	1885383a 	mul	r2,r3,r2
   12424:	2089c83a 	sub	r4,r4,r2
   12428:	e0ffff17 	ldw	r3,-4(fp)
   1242c:	28801924 	muli	r2,r5,100
   12430:	10c5883a 	add	r2,r2,r3
   12434:	1105883a 	add	r2,r2,r4
   12438:	10801004 	addi	r2,r2,64
   1243c:	10800003 	ldbu	r2,0(r2)
   12440:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   12444:	e0bffe17 	ldw	r2,-8(fp)
   12448:	e13ffd17 	ldw	r4,-12(fp)
   1244c:	e0ffff17 	ldw	r3,-4(fp)
   12450:	10801924 	muli	r2,r2,100
   12454:	10c5883a 	add	r2,r2,r3
   12458:	1105883a 	add	r2,r2,r4
   1245c:	10800c04 	addi	r2,r2,48
   12460:	10800003 	ldbu	r2,0(r2)
   12464:	10c03fcc 	andi	r3,r2,255
   12468:	18c0201c 	xori	r3,r3,128
   1246c:	18ffe004 	addi	r3,r3,-128
   12470:	e0bff947 	ldb	r2,-27(fp)
   12474:	18802526 	beq	r3,r2,1250c <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   12478:	e0fffe17 	ldw	r3,-8(fp)
   1247c:	d0a01204 	addi	r2,gp,-32696
   12480:	1885883a 	add	r2,r3,r2
   12484:	10800003 	ldbu	r2,0(r2)
   12488:	1007883a 	mov	r3,r2
   1248c:	e0bffd17 	ldw	r2,-12(fp)
   12490:	1885883a 	add	r2,r3,r2
   12494:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
   12498:	e0fff903 	ldbu	r3,-28(fp)
   1249c:	e0bfff17 	ldw	r2,-4(fp)
   124a0:	108008c3 	ldbu	r2,35(r2)
   124a4:	10803fcc 	andi	r2,r2,255
   124a8:	1080201c 	xori	r2,r2,128
   124ac:	10bfe004 	addi	r2,r2,-128
   124b0:	18800926 	beq	r3,r2,124d8 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   124b4:	e0fff903 	ldbu	r3,-28(fp)
   124b8:	00bfe004 	movi	r2,-128
   124bc:	1884b03a 	or	r2,r3,r2
   124c0:	11403fcc 	andi	r5,r2,255
   124c4:	e13fff17 	ldw	r4,-4(fp)
   124c8:	00121140 	call	12114 <lcd_write_command>
          sp->address = address;
   124cc:	e0fff903 	ldbu	r3,-28(fp)
   124d0:	e0bfff17 	ldw	r2,-4(fp)
   124d4:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   124d8:	e0bff943 	ldbu	r2,-27(fp)
   124dc:	11403fcc 	andi	r5,r2,255
   124e0:	e13fff17 	ldw	r4,-4(fp)
   124e4:	00121cc0 	call	121cc <lcd_write_data>
        sp->line[y].visible[x] = c;
   124e8:	e0bffe17 	ldw	r2,-8(fp)
   124ec:	e13ffd17 	ldw	r4,-12(fp)
   124f0:	e0ffff17 	ldw	r3,-4(fp)
   124f4:	10801924 	muli	r2,r2,100
   124f8:	10c5883a 	add	r2,r2,r3
   124fc:	1105883a 	add	r2,r2,r4
   12500:	10c00c04 	addi	r3,r2,48
   12504:	e0bff943 	ldbu	r2,-27(fp)
   12508:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1250c:	e0bffd17 	ldw	r2,-12(fp)
   12510:	10800044 	addi	r2,r2,1
   12514:	e0bffd15 	stw	r2,-12(fp)
   12518:	e0bffd17 	ldw	r2,-12(fp)
   1251c:	10800410 	cmplti	r2,r2,16
   12520:	103fb81e 	bne	r2,zero,12404 <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12524:	e0bffe17 	ldw	r2,-8(fp)
   12528:	10800044 	addi	r2,r2,1
   1252c:	e0bffe15 	stw	r2,-8(fp)
   12530:	e0bffe17 	ldw	r2,-8(fp)
   12534:	10800090 	cmplti	r2,r2,2
   12538:	103f971e 	bne	r2,zero,12398 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   1253c:	e037883a 	mov	sp,fp
   12540:	dfc00117 	ldw	ra,4(sp)
   12544:	df000017 	ldw	fp,0(sp)
   12548:	dec00204 	addi	sp,sp,8
   1254c:	f800283a 	ret

00012550 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   12550:	defffc04 	addi	sp,sp,-16
   12554:	dfc00315 	stw	ra,12(sp)
   12558:	df000215 	stw	fp,8(sp)
   1255c:	df000204 	addi	fp,sp,8
   12560:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12564:	e03ffe15 	stw	zero,-8(fp)
   12568:	00001d06 	br	125e0 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   1256c:	e0bffe17 	ldw	r2,-8(fp)
   12570:	10800048 	cmpgei	r2,r2,1
   12574:	10000f1e 	bne	r2,zero,125b4 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   12578:	e0bffe17 	ldw	r2,-8(fp)
   1257c:	10801924 	muli	r2,r2,100
   12580:	10c01004 	addi	r3,r2,64
   12584:	e0bfff17 	ldw	r2,-4(fp)
   12588:	1889883a 	add	r4,r3,r2
   1258c:	e0bffe17 	ldw	r2,-8(fp)
   12590:	10800044 	addi	r2,r2,1
   12594:	10801924 	muli	r2,r2,100
   12598:	10c01004 	addi	r3,r2,64
   1259c:	e0bfff17 	ldw	r2,-4(fp)
   125a0:	1885883a 	add	r2,r3,r2
   125a4:	100b883a 	mov	r5,r2
   125a8:	01801404 	movi	r6,80
   125ac:	00053dc0 	call	53dc <memcpy>
   125b0:	00000806 	br	125d4 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   125b4:	e0bffe17 	ldw	r2,-8(fp)
   125b8:	10801924 	muli	r2,r2,100
   125bc:	10c01004 	addi	r3,r2,64
   125c0:	e0bfff17 	ldw	r2,-4(fp)
   125c4:	1889883a 	add	r4,r3,r2
   125c8:	01400804 	movi	r5,32
   125cc:	01801404 	movi	r6,80
   125d0:	000547c0 	call	547c <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   125d4:	e0bffe17 	ldw	r2,-8(fp)
   125d8:	10800044 	addi	r2,r2,1
   125dc:	e0bffe15 	stw	r2,-8(fp)
   125e0:	e0bffe17 	ldw	r2,-8(fp)
   125e4:	10800090 	cmplti	r2,r2,2
   125e8:	103fe01e 	bne	r2,zero,1256c <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   125ec:	e0bfff17 	ldw	r2,-4(fp)
   125f0:	10800883 	ldbu	r2,34(r2)
   125f4:	10bfffc4 	addi	r2,r2,-1
   125f8:	1007883a 	mov	r3,r2
   125fc:	e0bfff17 	ldw	r2,-4(fp)
   12600:	10c00885 	stb	r3,34(r2)
}
   12604:	e037883a 	mov	sp,fp
   12608:	dfc00117 	ldw	ra,4(sp)
   1260c:	df000017 	ldw	fp,0(sp)
   12610:	dec00204 	addi	sp,sp,8
   12614:	f800283a 	ret

00012618 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   12618:	defff804 	addi	sp,sp,-32
   1261c:	dfc00715 	stw	ra,28(sp)
   12620:	df000615 	stw	fp,24(sp)
   12624:	df000604 	addi	fp,sp,24
   12628:	e13ffd15 	stw	r4,-12(fp)
   1262c:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
   12630:	e03ffc15 	stw	zero,-16(fp)
   12634:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
   12638:	e0bffd17 	ldw	r2,-12(fp)
   1263c:	10800a03 	ldbu	r2,40(r2)
   12640:	10803fcc 	andi	r2,r2,255
   12644:	1080201c 	xori	r2,r2,128
   12648:	10bfe004 	addi	r2,r2,-128
   1264c:	108016d8 	cmpnei	r2,r2,91
   12650:	1000491e 	bne	r2,zero,12778 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
   12654:	e0bffd17 	ldw	r2,-12(fp)
   12658:	10800a04 	addi	r2,r2,40
   1265c:	10800044 	addi	r2,r2,1
   12660:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
   12664:	00000d06 	br	1269c <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   12668:	e0bffc17 	ldw	r2,-16(fp)
   1266c:	10c002a4 	muli	r3,r2,10
   12670:	e0bffa17 	ldw	r2,-24(fp)
   12674:	10800003 	ldbu	r2,0(r2)
   12678:	10803fcc 	andi	r2,r2,255
   1267c:	1080201c 	xori	r2,r2,128
   12680:	10bfe004 	addi	r2,r2,-128
   12684:	1885883a 	add	r2,r3,r2
   12688:	10bff404 	addi	r2,r2,-48
   1268c:	e0bffc15 	stw	r2,-16(fp)
   12690:	e0bffa17 	ldw	r2,-24(fp)
   12694:	10800044 	addi	r2,r2,1
   12698:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   1269c:	e0bffa17 	ldw	r2,-24(fp)
   126a0:	10800003 	ldbu	r2,0(r2)
   126a4:	10803fcc 	andi	r2,r2,255
   126a8:	1080201c 	xori	r2,r2,128
   126ac:	10bfe004 	addi	r2,r2,-128
   126b0:	1007883a 	mov	r3,r2
   126b4:	00820034 	movhi	r2,2048
   126b8:	10895304 	addi	r2,r2,9548
   126bc:	10800017 	ldw	r2,0(r2)
   126c0:	1885883a 	add	r2,r3,r2
   126c4:	10800003 	ldbu	r2,0(r2)
   126c8:	10803fcc 	andi	r2,r2,255
   126cc:	1080010c 	andi	r2,r2,4
   126d0:	1004c03a 	cmpne	r2,r2,zero
   126d4:	103fe41e 	bne	r2,zero,12668 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   126d8:	e0bffa17 	ldw	r2,-24(fp)
   126dc:	10800003 	ldbu	r2,0(r2)
   126e0:	10803fcc 	andi	r2,r2,255
   126e4:	1080201c 	xori	r2,r2,128
   126e8:	10bfe004 	addi	r2,r2,-128
   126ec:	10800ed8 	cmpnei	r2,r2,59
   126f0:	1000231e 	bne	r2,zero,12780 <lcd_handle_escape+0x168>
    {
      ptr++;
   126f4:	e0bffa17 	ldw	r2,-24(fp)
   126f8:	10800044 	addi	r2,r2,1
   126fc:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
   12700:	00000d06 	br	12738 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   12704:	e0bffb17 	ldw	r2,-20(fp)
   12708:	10c002a4 	muli	r3,r2,10
   1270c:	e0bffa17 	ldw	r2,-24(fp)
   12710:	10800003 	ldbu	r2,0(r2)
   12714:	10803fcc 	andi	r2,r2,255
   12718:	1080201c 	xori	r2,r2,128
   1271c:	10bfe004 	addi	r2,r2,-128
   12720:	1885883a 	add	r2,r3,r2
   12724:	10bff404 	addi	r2,r2,-48
   12728:	e0bffb15 	stw	r2,-20(fp)
   1272c:	e0bffa17 	ldw	r2,-24(fp)
   12730:	10800044 	addi	r2,r2,1
   12734:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   12738:	e0bffa17 	ldw	r2,-24(fp)
   1273c:	10800003 	ldbu	r2,0(r2)
   12740:	10803fcc 	andi	r2,r2,255
   12744:	1080201c 	xori	r2,r2,128
   12748:	10bfe004 	addi	r2,r2,-128
   1274c:	1007883a 	mov	r3,r2
   12750:	00820034 	movhi	r2,2048
   12754:	10895304 	addi	r2,r2,9548
   12758:	10800017 	ldw	r2,0(r2)
   1275c:	1885883a 	add	r2,r3,r2
   12760:	10800003 	ldbu	r2,0(r2)
   12764:	10803fcc 	andi	r2,r2,255
   12768:	1080010c 	andi	r2,r2,4
   1276c:	1004c03a 	cmpne	r2,r2,zero
   12770:	103fe41e 	bne	r2,zero,12704 <lcd_handle_escape+0xec>
   12774:	00000206 	br	12780 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   12778:	00bfffc4 	movi	r2,-1
   1277c:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
   12780:	e0bffe07 	ldb	r2,-8(fp)
   12784:	e0bfff15 	stw	r2,-4(fp)
   12788:	e0ffff17 	ldw	r3,-4(fp)
   1278c:	188012a0 	cmpeqi	r2,r3,74
   12790:	10002f1e 	bne	r2,zero,12850 <lcd_handle_escape+0x238>
   12794:	e0ffff17 	ldw	r3,-4(fp)
   12798:	188012c8 	cmpgei	r2,r3,75
   1279c:	1000041e 	bne	r2,zero,127b0 <lcd_handle_escape+0x198>
   127a0:	e0ffff17 	ldw	r3,-4(fp)
   127a4:	18801220 	cmpeqi	r2,r3,72
   127a8:	1000081e 	bne	r2,zero,127cc <lcd_handle_escape+0x1b4>
   127ac:	00004906 	br	128d4 <lcd_handle_escape+0x2bc>
   127b0:	e0ffff17 	ldw	r3,-4(fp)
   127b4:	188012e0 	cmpeqi	r2,r3,75
   127b8:	10002b1e 	bne	r2,zero,12868 <lcd_handle_escape+0x250>
   127bc:	e0ffff17 	ldw	r3,-4(fp)
   127c0:	188019a0 	cmpeqi	r2,r3,102
   127c4:	1000011e 	bne	r2,zero,127cc <lcd_handle_escape+0x1b4>
   127c8:	00004206 	br	128d4 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   127cc:	e0bffb17 	ldw	r2,-20(fp)
   127d0:	10800050 	cmplti	r2,r2,1
   127d4:	1000051e 	bne	r2,zero,127ec <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
   127d8:	e0bffb17 	ldw	r2,-20(fp)
   127dc:	10bfffc4 	addi	r2,r2,-1
   127e0:	1007883a 	mov	r3,r2
   127e4:	e0bffd17 	ldw	r2,-12(fp)
   127e8:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   127ec:	e0bffc17 	ldw	r2,-16(fp)
   127f0:	10800050 	cmplti	r2,r2,1
   127f4:	1000371e 	bne	r2,zero,128d4 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
   127f8:	e0bffc17 	ldw	r2,-16(fp)
   127fc:	10bfffc4 	addi	r2,r2,-1
   12800:	1007883a 	mov	r3,r2
   12804:	e0bffd17 	ldw	r2,-12(fp)
   12808:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   1280c:	e0bffd17 	ldw	r2,-12(fp)
   12810:	10800883 	ldbu	r2,34(r2)
   12814:	10803fcc 	andi	r2,r2,255
   12818:	10800170 	cmpltui	r2,r2,5
   1281c:	1000061e 	bne	r2,zero,12838 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
   12820:	e0fffd17 	ldw	r3,-12(fp)
   12824:	00800104 	movi	r2,4
   12828:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
   1282c:	00000206 	br	12838 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
   12830:	e13ffd17 	ldw	r4,-12(fp)
   12834:	00125500 	call	12550 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   12838:	e0bffd17 	ldw	r2,-12(fp)
   1283c:	10800883 	ldbu	r2,34(r2)
   12840:	10803fcc 	andi	r2,r2,255
   12844:	108000e8 	cmpgeui	r2,r2,3
   12848:	103ff91e 	bne	r2,zero,12830 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
   1284c:	00002106 	br	128d4 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   12850:	e0bffc17 	ldw	r2,-16(fp)
   12854:	10800098 	cmpnei	r2,r2,2
   12858:	10001e1e 	bne	r2,zero,128d4 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
   1285c:	e13ffd17 	ldw	r4,-12(fp)
   12860:	00122a00 	call	122a0 <lcd_clear_screen>
    break;
   12864:	00001b06 	br	128d4 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   12868:	e0bffc17 	ldw	r2,-16(fp)
   1286c:	10800048 	cmpgei	r2,r2,1
   12870:	1000181e 	bne	r2,zero,128d4 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12874:	e0bffd17 	ldw	r2,-12(fp)
   12878:	10800843 	ldbu	r2,33(r2)
   1287c:	10803fcc 	andi	r2,r2,255
   12880:	10801428 	cmpgeui	r2,r2,80
   12884:	1000131e 	bne	r2,zero,128d4 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   12888:	e0bffd17 	ldw	r2,-12(fp)
   1288c:	10800883 	ldbu	r2,34(r2)
   12890:	10803fcc 	andi	r2,r2,255
   12894:	10801924 	muli	r2,r2,100
   12898:	10c01004 	addi	r3,r2,64
   1289c:	e0bffd17 	ldw	r2,-12(fp)
   128a0:	1887883a 	add	r3,r3,r2
   128a4:	e0bffd17 	ldw	r2,-12(fp)
   128a8:	10800843 	ldbu	r2,33(r2)
   128ac:	10803fcc 	andi	r2,r2,255
   128b0:	1889883a 	add	r4,r3,r2
   128b4:	e0bffd17 	ldw	r2,-12(fp)
   128b8:	10800843 	ldbu	r2,33(r2)
   128bc:	10c03fcc 	andi	r3,r2,255
   128c0:	00801404 	movi	r2,80
   128c4:	10c5c83a 	sub	r2,r2,r3
   128c8:	100d883a 	mov	r6,r2
   128cc:	01400804 	movi	r5,32
   128d0:	000547c0 	call	547c <memset>
    }
    break;
  }
}
   128d4:	e037883a 	mov	sp,fp
   128d8:	dfc00117 	ldw	ra,4(sp)
   128dc:	df000017 	ldw	fp,0(sp)
   128e0:	dec00204 	addi	sp,sp,8
   128e4:	f800283a 	ret

000128e8 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   128e8:	defff304 	addi	sp,sp,-52
   128ec:	dfc00c15 	stw	ra,48(sp)
   128f0:	df000b15 	stw	fp,44(sp)
   128f4:	df000b04 	addi	fp,sp,44
   128f8:	e13ffc15 	stw	r4,-16(fp)
   128fc:	e17ffd15 	stw	r5,-12(fp)
   12900:	e1bffe15 	stw	r6,-8(fp)
   12904:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   12908:	e0bffe17 	ldw	r2,-8(fp)
   1290c:	1007883a 	mov	r3,r2
   12910:	e0bffd17 	ldw	r2,-12(fp)
   12914:	10c5883a 	add	r2,r2,r3
   12918:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1291c:	e0fffc17 	ldw	r3,-16(fp)
   12920:	00800044 	movi	r2,1
   12924:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
   12928:	0000a206 	br	12bb4 <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
   1292c:	e0bffd17 	ldw	r2,-12(fp)
   12930:	10800003 	ldbu	r2,0(r2)
   12934:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
   12938:	e0bffc17 	ldw	r2,-16(fp)
   1293c:	10800903 	ldbu	r2,36(r2)
   12940:	10803fcc 	andi	r2,r2,255
   12944:	1080201c 	xori	r2,r2,128
   12948:	10bfe004 	addi	r2,r2,-128
   1294c:	1004803a 	cmplt	r2,r2,zero
   12950:	10003b1e 	bne	r2,zero,12a40 <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
   12954:	e0bffc17 	ldw	r2,-16(fp)
   12958:	10800903 	ldbu	r2,36(r2)
   1295c:	10803fcc 	andi	r2,r2,255
   12960:	1080201c 	xori	r2,r2,128
   12964:	10bfe004 	addi	r2,r2,-128
   12968:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   1296c:	e0bff717 	ldw	r2,-36(fp)
   12970:	1004c03a 	cmpne	r2,r2,zero
   12974:	1000031e 	bne	r2,zero,12984 <altera_avalon_lcd_16207_write+0x9c>
   12978:	e0bff807 	ldb	r2,-32(fp)
   1297c:	108016d8 	cmpnei	r2,r2,91
   12980:	1000111e 	bne	r2,zero,129c8 <altera_avalon_lcd_16207_write+0xe0>
   12984:	e0bff717 	ldw	r2,-36(fp)
   12988:	1005003a 	cmpeq	r2,r2,zero
   1298c:	10001a1e 	bne	r2,zero,129f8 <altera_avalon_lcd_16207_write+0x110>
   12990:	e0bff807 	ldb	r2,-32(fp)
   12994:	1007883a 	mov	r3,r2
   12998:	00820034 	movhi	r2,2048
   1299c:	10895304 	addi	r2,r2,9548
   129a0:	10800017 	ldw	r2,0(r2)
   129a4:	1885883a 	add	r2,r3,r2
   129a8:	10800003 	ldbu	r2,0(r2)
   129ac:	10803fcc 	andi	r2,r2,255
   129b0:	1080010c 	andi	r2,r2,4
   129b4:	1004c03a 	cmpne	r2,r2,zero
   129b8:	10000f1e 	bne	r2,zero,129f8 <altera_avalon_lcd_16207_write+0x110>
   129bc:	e0bff807 	ldb	r2,-32(fp)
   129c0:	10800ee0 	cmpeqi	r2,r2,59
   129c4:	10000c1e 	bne	r2,zero,129f8 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
   129c8:	e0fff717 	ldw	r3,-36(fp)
   129cc:	e0bffc17 	ldw	r2,-16(fp)
   129d0:	1885883a 	add	r2,r3,r2
   129d4:	10800a04 	addi	r2,r2,40
   129d8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   129dc:	e17ff807 	ldb	r5,-32(fp)
   129e0:	e13ffc17 	ldw	r4,-16(fp)
   129e4:	00126180 	call	12618 <lcd_handle_escape>

        sp->esccount = -1;
   129e8:	e0fffc17 	ldw	r3,-16(fp)
   129ec:	00bfffc4 	movi	r2,-1
   129f0:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   129f4:	00006c06 	br	12ba8 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   129f8:	e0bffc17 	ldw	r2,-16(fp)
   129fc:	10800903 	ldbu	r2,36(r2)
   12a00:	10803fcc 	andi	r2,r2,255
   12a04:	108001e8 	cmpgeui	r2,r2,7
   12a08:	1000671e 	bne	r2,zero,12ba8 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
   12a0c:	e0fff717 	ldw	r3,-36(fp)
   12a10:	e0bffc17 	ldw	r2,-16(fp)
   12a14:	1885883a 	add	r2,r3,r2
   12a18:	10c00a04 	addi	r3,r2,40
   12a1c:	e0bff803 	ldbu	r2,-32(fp)
   12a20:	18800005 	stb	r2,0(r3)
        sp->esccount++;
   12a24:	e0bffc17 	ldw	r2,-16(fp)
   12a28:	10800903 	ldbu	r2,36(r2)
   12a2c:	10800044 	addi	r2,r2,1
   12a30:	1007883a 	mov	r3,r2
   12a34:	e0bffc17 	ldw	r2,-16(fp)
   12a38:	10c00905 	stb	r3,36(r2)
   12a3c:	00005a06 	br	12ba8 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
   12a40:	e0bff807 	ldb	r2,-32(fp)
   12a44:	108006d8 	cmpnei	r2,r2,27
   12a48:	1000031e 	bne	r2,zero,12a58 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
   12a4c:	e0bffc17 	ldw	r2,-16(fp)
   12a50:	10000905 	stb	zero,36(r2)
   12a54:	00005406 	br	12ba8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
   12a58:	e0bff807 	ldb	r2,-32(fp)
   12a5c:	10800358 	cmpnei	r2,r2,13
   12a60:	1000031e 	bne	r2,zero,12a70 <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
   12a64:	e0bffc17 	ldw	r2,-16(fp)
   12a68:	10000845 	stb	zero,33(r2)
   12a6c:	00004e06 	br	12ba8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
   12a70:	e0bff807 	ldb	r2,-32(fp)
   12a74:	10800298 	cmpnei	r2,r2,10
   12a78:	1000101e 	bne	r2,zero,12abc <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
   12a7c:	e0bffc17 	ldw	r2,-16(fp)
   12a80:	10000845 	stb	zero,33(r2)
      sp->y++;
   12a84:	e0bffc17 	ldw	r2,-16(fp)
   12a88:	10800883 	ldbu	r2,34(r2)
   12a8c:	10800044 	addi	r2,r2,1
   12a90:	1007883a 	mov	r3,r2
   12a94:	e0bffc17 	ldw	r2,-16(fp)
   12a98:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   12a9c:	e0bffc17 	ldw	r2,-16(fp)
   12aa0:	10800883 	ldbu	r2,34(r2)
   12aa4:	10803fcc 	andi	r2,r2,255
   12aa8:	108000f0 	cmpltui	r2,r2,3
   12aac:	10003e1e 	bne	r2,zero,12ba8 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
   12ab0:	e13ffc17 	ldw	r4,-16(fp)
   12ab4:	00125500 	call	12550 <lcd_scroll_up>
   12ab8:	00003b06 	br	12ba8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
   12abc:	e0bff807 	ldb	r2,-32(fp)
   12ac0:	10800218 	cmpnei	r2,r2,8
   12ac4:	10000c1e 	bne	r2,zero,12af8 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
   12ac8:	e0bffc17 	ldw	r2,-16(fp)
   12acc:	10800843 	ldbu	r2,33(r2)
   12ad0:	10803fcc 	andi	r2,r2,255
   12ad4:	1005003a 	cmpeq	r2,r2,zero
   12ad8:	1000331e 	bne	r2,zero,12ba8 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
   12adc:	e0bffc17 	ldw	r2,-16(fp)
   12ae0:	10800843 	ldbu	r2,33(r2)
   12ae4:	10bfffc4 	addi	r2,r2,-1
   12ae8:	1007883a 	mov	r3,r2
   12aec:	e0bffc17 	ldw	r2,-16(fp)
   12af0:	10c00845 	stb	r3,33(r2)
   12af4:	00002c06 	br	12ba8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
   12af8:	e0bff807 	ldb	r2,-32(fp)
   12afc:	1007883a 	mov	r3,r2
   12b00:	00820034 	movhi	r2,2048
   12b04:	10895304 	addi	r2,r2,9548
   12b08:	10800017 	ldw	r2,0(r2)
   12b0c:	1885883a 	add	r2,r3,r2
   12b10:	10800003 	ldbu	r2,0(r2)
   12b14:	10803fcc 	andi	r2,r2,255
   12b18:	1080201c 	xori	r2,r2,128
   12b1c:	10bfe004 	addi	r2,r2,-128
   12b20:	108025cc 	andi	r2,r2,151
   12b24:	1005003a 	cmpeq	r2,r2,zero
   12b28:	10001f1e 	bne	r2,zero,12ba8 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   12b2c:	e0bffc17 	ldw	r2,-16(fp)
   12b30:	10800883 	ldbu	r2,34(r2)
   12b34:	10803fcc 	andi	r2,r2,255
   12b38:	108000b0 	cmpltui	r2,r2,2
   12b3c:	1000021e 	bne	r2,zero,12b48 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
   12b40:	e13ffc17 	ldw	r4,-16(fp)
   12b44:	00125500 	call	12550 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12b48:	e0bffc17 	ldw	r2,-16(fp)
   12b4c:	10800843 	ldbu	r2,33(r2)
   12b50:	10803fcc 	andi	r2,r2,255
   12b54:	10801428 	cmpgeui	r2,r2,80
   12b58:	10000d1e 	bne	r2,zero,12b90 <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
   12b5c:	e0bffc17 	ldw	r2,-16(fp)
   12b60:	10800883 	ldbu	r2,34(r2)
   12b64:	11003fcc 	andi	r4,r2,255
   12b68:	e0bffc17 	ldw	r2,-16(fp)
   12b6c:	10800843 	ldbu	r2,33(r2)
   12b70:	11403fcc 	andi	r5,r2,255
   12b74:	e0fffc17 	ldw	r3,-16(fp)
   12b78:	20801924 	muli	r2,r4,100
   12b7c:	10c5883a 	add	r2,r2,r3
   12b80:	1145883a 	add	r2,r2,r5
   12b84:	10c01004 	addi	r3,r2,64
   12b88:	e0bff803 	ldbu	r2,-32(fp)
   12b8c:	18800005 	stb	r2,0(r3)

      sp->x++;
   12b90:	e0bffc17 	ldw	r2,-16(fp)
   12b94:	10800843 	ldbu	r2,33(r2)
   12b98:	10800044 	addi	r2,r2,1
   12b9c:	1007883a 	mov	r3,r2
   12ba0:	e0bffc17 	ldw	r2,-16(fp)
   12ba4:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   12ba8:	e0bffd17 	ldw	r2,-12(fp)
   12bac:	10800044 	addi	r2,r2,1
   12bb0:	e0bffd15 	stw	r2,-12(fp)
   12bb4:	e0fffd17 	ldw	r3,-12(fp)
   12bb8:	e0bffb17 	ldw	r2,-20(fp)
   12bbc:	18bf5b36 	bltu	r3,r2,1292c <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   12bc0:	00800404 	movi	r2,16
   12bc4:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12bc8:	e03ffa15 	stw	zero,-24(fp)
   12bcc:	00003606 	br	12ca8 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12bd0:	00801404 	movi	r2,80
   12bd4:	e0bff615 	stw	r2,-40(fp)
   12bd8:	00001106 	br	12c20 <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
   12bdc:	e13ffa17 	ldw	r4,-24(fp)
   12be0:	e0bff617 	ldw	r2,-40(fp)
   12be4:	117fffc4 	addi	r5,r2,-1
   12be8:	e0fffc17 	ldw	r3,-16(fp)
   12bec:	20801924 	muli	r2,r4,100
   12bf0:	10c5883a 	add	r2,r2,r3
   12bf4:	1145883a 	add	r2,r2,r5
   12bf8:	10801004 	addi	r2,r2,64
   12bfc:	10800003 	ldbu	r2,0(r2)
   12c00:	10803fcc 	andi	r2,r2,255
   12c04:	1080201c 	xori	r2,r2,128
   12c08:	10bfe004 	addi	r2,r2,-128
   12c0c:	10800818 	cmpnei	r2,r2,32
   12c10:	1000061e 	bne	r2,zero,12c2c <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12c14:	e0bff617 	ldw	r2,-40(fp)
   12c18:	10bfffc4 	addi	r2,r2,-1
   12c1c:	e0bff615 	stw	r2,-40(fp)
   12c20:	e0bff617 	ldw	r2,-40(fp)
   12c24:	10800048 	cmpgei	r2,r2,1
   12c28:	103fec1e 	bne	r2,zero,12bdc <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   12c2c:	e0bff617 	ldw	r2,-40(fp)
   12c30:	10800448 	cmpgei	r2,r2,17
   12c34:	1000031e 	bne	r2,zero,12c44 <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
   12c38:	00800404 	movi	r2,16
   12c3c:	e0bff615 	stw	r2,-40(fp)
   12c40:	00000306 	br	12c50 <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
   12c44:	e0bff617 	ldw	r2,-40(fp)
   12c48:	10800044 	addi	r2,r2,1
   12c4c:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
   12c50:	e13ffa17 	ldw	r4,-24(fp)
   12c54:	e0bff617 	ldw	r2,-40(fp)
   12c58:	100b883a 	mov	r5,r2
   12c5c:	e0fffc17 	ldw	r3,-16(fp)
   12c60:	20801924 	muli	r2,r4,100
   12c64:	10c5883a 	add	r2,r2,r3
   12c68:	10802404 	addi	r2,r2,144
   12c6c:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
   12c70:	e0fff917 	ldw	r3,-28(fp)
   12c74:	e0bff617 	ldw	r2,-40(fp)
   12c78:	1880020e 	bge	r3,r2,12c84 <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
   12c7c:	e0bff617 	ldw	r2,-40(fp)
   12c80:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   12c84:	e0bffa17 	ldw	r2,-24(fp)
   12c88:	e0fffc17 	ldw	r3,-16(fp)
   12c8c:	10801924 	muli	r2,r2,100
   12c90:	10c5883a 	add	r2,r2,r3
   12c94:	10802404 	addi	r2,r2,144
   12c98:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12c9c:	e0bffa17 	ldw	r2,-24(fp)
   12ca0:	10800044 	addi	r2,r2,1
   12ca4:	e0bffa15 	stw	r2,-24(fp)
   12ca8:	e0bffa17 	ldw	r2,-24(fp)
   12cac:	10800090 	cmplti	r2,r2,2
   12cb0:	103fc71e 	bne	r2,zero,12bd0 <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   12cb4:	e0bff917 	ldw	r2,-28(fp)
   12cb8:	10800448 	cmpgei	r2,r2,17
   12cbc:	1000031e 	bne	r2,zero,12ccc <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
   12cc0:	e0bffc17 	ldw	r2,-16(fp)
   12cc4:	10000985 	stb	zero,38(r2)
   12cc8:	00002d06 	br	12d80 <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
   12ccc:	e0bff917 	ldw	r2,-28(fp)
   12cd0:	1085883a 	add	r2,r2,r2
   12cd4:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
   12cd8:	e0bff917 	ldw	r2,-28(fp)
   12cdc:	1007883a 	mov	r3,r2
   12ce0:	e0bffc17 	ldw	r2,-16(fp)
   12ce4:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12ce8:	e03ffa15 	stw	zero,-24(fp)
   12cec:	00002106 	br	12d74 <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   12cf0:	e0bffa17 	ldw	r2,-24(fp)
   12cf4:	e0fffc17 	ldw	r3,-16(fp)
   12cf8:	10801924 	muli	r2,r2,100
   12cfc:	10c5883a 	add	r2,r2,r3
   12d00:	10802404 	addi	r2,r2,144
   12d04:	10800043 	ldbu	r2,1(r2)
   12d08:	10803fcc 	andi	r2,r2,255
   12d0c:	1080201c 	xori	r2,r2,128
   12d10:	10bfe004 	addi	r2,r2,-128
   12d14:	10800450 	cmplti	r2,r2,17
   12d18:	1000131e 	bne	r2,zero,12d68 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   12d1c:	e17ffa17 	ldw	r5,-24(fp)
   12d20:	e0bffa17 	ldw	r2,-24(fp)
   12d24:	e0fffc17 	ldw	r3,-16(fp)
   12d28:	10801924 	muli	r2,r2,100
   12d2c:	10c5883a 	add	r2,r2,r3
   12d30:	10802404 	addi	r2,r2,144
   12d34:	10800043 	ldbu	r2,1(r2)
   12d38:	10803fcc 	andi	r2,r2,255
   12d3c:	1080201c 	xori	r2,r2,128
   12d40:	10bfe004 	addi	r2,r2,-128
   12d44:	1006923a 	slli	r3,r2,8
   12d48:	e0bff917 	ldw	r2,-28(fp)
   12d4c:	1885283a 	div	r2,r3,r2
   12d50:	1009883a 	mov	r4,r2
   12d54:	e0fffc17 	ldw	r3,-16(fp)
   12d58:	28801924 	muli	r2,r5,100
   12d5c:	10c5883a 	add	r2,r2,r3
   12d60:	10802404 	addi	r2,r2,144
   12d64:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12d68:	e0bffa17 	ldw	r2,-24(fp)
   12d6c:	10800044 	addi	r2,r2,1
   12d70:	e0bffa15 	stw	r2,-24(fp)
   12d74:	e0bffa17 	ldw	r2,-24(fp)
   12d78:	10800090 	cmplti	r2,r2,2
   12d7c:	103fdc1e 	bne	r2,zero,12cf0 <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   12d80:	e0bffc17 	ldw	r2,-16(fp)
   12d84:	10800943 	ldbu	r2,37(r2)
   12d88:	10803fcc 	andi	r2,r2,255
   12d8c:	1080201c 	xori	r2,r2,128
   12d90:	10bfe004 	addi	r2,r2,-128
   12d94:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
   12d98:	e13ffc17 	ldw	r4,-16(fp)
   12d9c:	00123640 	call	12364 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   12da0:	e0bffc17 	ldw	r2,-16(fp)
   12da4:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   12da8:	e0bffc17 	ldw	r2,-16(fp)
   12dac:	10800943 	ldbu	r2,37(r2)
   12db0:	10c03fcc 	andi	r3,r2,255
   12db4:	18c0201c 	xori	r3,r3,128
   12db8:	18ffe004 	addi	r3,r3,-128
   12dbc:	e0bff517 	ldw	r2,-44(fp)
   12dc0:	18800426 	beq	r3,r2,12dd4 <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   12dc4:	e0fffc17 	ldw	r3,-16(fp)
   12dc8:	00800044 	movi	r2,1
   12dcc:	188009c5 	stb	r2,39(r3)
  }
   12dd0:	003feb06 	br	12d80 <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   12dd4:	e0bffe17 	ldw	r2,-8(fp)
}
   12dd8:	e037883a 	mov	sp,fp
   12ddc:	dfc00117 	ldw	ra,4(sp)
   12de0:	df000017 	ldw	fp,0(sp)
   12de4:	dec00204 	addi	sp,sp,8
   12de8:	f800283a 	ret

00012dec <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   12dec:	defffc04 	addi	sp,sp,-16
   12df0:	dfc00315 	stw	ra,12(sp)
   12df4:	df000215 	stw	fp,8(sp)
   12df8:	df000204 	addi	fp,sp,8
   12dfc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   12e00:	e0bfff17 	ldw	r2,-4(fp)
   12e04:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   12e08:	e0bffe17 	ldw	r2,-8(fp)
   12e0c:	10800943 	ldbu	r2,37(r2)
   12e10:	10803fcc 	andi	r2,r2,255
   12e14:	1080201c 	xori	r2,r2,128
   12e18:	10bfe004 	addi	r2,r2,-128
   12e1c:	10c00044 	addi	r3,r2,1
   12e20:	e0bffe17 	ldw	r2,-8(fp)
   12e24:	10800983 	ldbu	r2,38(r2)
   12e28:	10803fcc 	andi	r2,r2,255
   12e2c:	1080201c 	xori	r2,r2,128
   12e30:	10bfe004 	addi	r2,r2,-128
   12e34:	18800316 	blt	r3,r2,12e44 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
   12e38:	e0bffe17 	ldw	r2,-8(fp)
   12e3c:	10000945 	stb	zero,37(r2)
   12e40:	00000606 	br	12e5c <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
   12e44:	e0bffe17 	ldw	r2,-8(fp)
   12e48:	10800943 	ldbu	r2,37(r2)
   12e4c:	10800044 	addi	r2,r2,1
   12e50:	1007883a 	mov	r3,r2
   12e54:	e0bffe17 	ldw	r2,-8(fp)
   12e58:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   12e5c:	e0bffe17 	ldw	r2,-8(fp)
   12e60:	10800983 	ldbu	r2,38(r2)
   12e64:	10803fcc 	andi	r2,r2,255
   12e68:	1080201c 	xori	r2,r2,128
   12e6c:	10bfe004 	addi	r2,r2,-128
   12e70:	10800050 	cmplti	r2,r2,1
   12e74:	1000091e 	bne	r2,zero,12e9c <alt_lcd_16207_timeout+0xb0>
   12e78:	e0bffe17 	ldw	r2,-8(fp)
   12e7c:	108009c3 	ldbu	r2,39(r2)
   12e80:	10803fcc 	andi	r2,r2,255
   12e84:	1080201c 	xori	r2,r2,128
   12e88:	10bfe004 	addi	r2,r2,-128
   12e8c:	1004c03a 	cmpne	r2,r2,zero
   12e90:	1000021e 	bne	r2,zero,12e9c <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
   12e94:	e13ffe17 	ldw	r4,-8(fp)
   12e98:	00123640 	call	12364 <lcd_repaint_screen>

  return sp->period;
   12e9c:	e0bffe17 	ldw	r2,-8(fp)
   12ea0:	10800717 	ldw	r2,28(r2)
}
   12ea4:	e037883a 	mov	sp,fp
   12ea8:	dfc00117 	ldw	ra,4(sp)
   12eac:	df000017 	ldw	fp,0(sp)
   12eb0:	dec00204 	addi	sp,sp,8
   12eb4:	f800283a 	ret

00012eb8 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   12eb8:	defffc04 	addi	sp,sp,-16
   12ebc:	dfc00315 	stw	ra,12(sp)
   12ec0:	df000215 	stw	fp,8(sp)
   12ec4:	df000204 	addi	fp,sp,8
   12ec8:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   12ecc:	e0bfff17 	ldw	r2,-4(fp)
   12ed0:	10800017 	ldw	r2,0(r2)
   12ed4:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   12ed8:	e0bfff17 	ldw	r2,-4(fp)
   12edc:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   12ee0:	010ea604 	movi	r4,15000
   12ee4:	0014fa80 	call	14fa8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12ee8:	e0bffe17 	ldw	r2,-8(fp)
   12eec:	1007883a 	mov	r3,r2
   12ef0:	00800c04 	movi	r2,48
   12ef4:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   12ef8:	01040104 	movi	r4,4100
   12efc:	0014fa80 	call	14fa8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12f00:	e0bffe17 	ldw	r2,-8(fp)
   12f04:	1007883a 	mov	r3,r2
   12f08:	00800c04 	movi	r2,48
   12f0c:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   12f10:	0100fa04 	movi	r4,1000
   12f14:	0014fa80 	call	14fa8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12f18:	e0bffe17 	ldw	r2,-8(fp)
   12f1c:	1007883a 	mov	r3,r2
   12f20:	00800c04 	movi	r2,48
   12f24:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   12f28:	e13fff17 	ldw	r4,-4(fp)
   12f2c:	01400e04 	movi	r5,56
   12f30:	00121140 	call	12114 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   12f34:	e13fff17 	ldw	r4,-4(fp)
   12f38:	01400204 	movi	r5,8
   12f3c:	00121140 	call	12114 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   12f40:	e13fff17 	ldw	r4,-4(fp)
   12f44:	00122a00 	call	122a0 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   12f48:	e13fff17 	ldw	r4,-4(fp)
   12f4c:	01400184 	movi	r5,6
   12f50:	00121140 	call	12114 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   12f54:	e13fff17 	ldw	r4,-4(fp)
   12f58:	01400304 	movi	r5,12
   12f5c:	00121140 	call	12114 <lcd_write_command>

  sp->esccount = -1;
   12f60:	e0ffff17 	ldw	r3,-4(fp)
   12f64:	00bfffc4 	movi	r2,-1
   12f68:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
   12f6c:	e0bfff17 	ldw	r2,-4(fp)
   12f70:	11000a04 	addi	r4,r2,40
   12f74:	000b883a 	mov	r5,zero
   12f78:	01800204 	movi	r6,8
   12f7c:	000547c0 	call	547c <memset>

  sp->scrollpos = 0;
   12f80:	e0bfff17 	ldw	r2,-4(fp)
   12f84:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   12f88:	e0bfff17 	ldw	r2,-4(fp)
   12f8c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   12f90:	e0bfff17 	ldw	r2,-4(fp)
   12f94:	100009c5 	stb	zero,39(r2)
   12f98:	00820034 	movhi	r2,2048
   12f9c:	10897b04 	addi	r2,r2,9708
   12fa0:	10800017 	ldw	r2,0(r2)
   12fa4:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   12fa8:	00800284 	movi	r2,10
   12fac:	1885203a 	divu	r2,r3,r2
   12fb0:	1007883a 	mov	r3,r2
   12fb4:	e0bfff17 	ldw	r2,-4(fp)
   12fb8:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   12fbc:	e0bfff17 	ldw	r2,-4(fp)
   12fc0:	11000104 	addi	r4,r2,4
   12fc4:	e0bfff17 	ldw	r2,-4(fp)
   12fc8:	10800717 	ldw	r2,28(r2)
   12fcc:	100b883a 	mov	r5,r2
   12fd0:	01800074 	movhi	r6,1
   12fd4:	318b7b04 	addi	r6,r6,11756
   12fd8:	e1ffff17 	ldw	r7,-4(fp)
   12fdc:	00144f80 	call	144f8 <alt_alarm_start>
}
   12fe0:	e037883a 	mov	sp,fp
   12fe4:	dfc00117 	ldw	ra,4(sp)
   12fe8:	df000017 	ldw	fp,0(sp)
   12fec:	dec00204 	addi	sp,sp,8
   12ff0:	f800283a 	ret

00012ff4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12ff4:	defffa04 	addi	sp,sp,-24
   12ff8:	dfc00515 	stw	ra,20(sp)
   12ffc:	df000415 	stw	fp,16(sp)
   13000:	df000404 	addi	fp,sp,16
   13004:	e13ffd15 	stw	r4,-12(fp)
   13008:	e17ffe15 	stw	r5,-8(fp)
   1300c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   13010:	e0bffd17 	ldw	r2,-12(fp)
   13014:	10800017 	ldw	r2,0(r2)
   13018:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   1301c:	e0bffc17 	ldw	r2,-16(fp)
   13020:	11000a04 	addi	r4,r2,40
   13024:	e0bffd17 	ldw	r2,-12(fp)
   13028:	11c00217 	ldw	r7,8(r2)
   1302c:	e17ffe17 	ldw	r5,-8(fp)
   13030:	e1bfff17 	ldw	r6,-4(fp)
   13034:	00128e80 	call	128e8 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   13038:	e037883a 	mov	sp,fp
   1303c:	dfc00117 	ldw	ra,4(sp)
   13040:	df000017 	ldw	fp,0(sp)
   13044:	dec00204 	addi	sp,sp,8
   13048:	f800283a 	ret

0001304c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   1304c:	defff904 	addi	sp,sp,-28
   13050:	dfc00615 	stw	ra,24(sp)
   13054:	df000515 	stw	fp,20(sp)
   13058:	df000504 	addi	fp,sp,20
   1305c:	e13ffe15 	stw	r4,-8(fp)
   13060:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   13064:	e0bffe17 	ldw	r2,-8(fp)
   13068:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   1306c:	e0bffe17 	ldw	r2,-8(fp)
   13070:	10800104 	addi	r2,r2,4
   13074:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13078:	0005303a 	rdctl	r2,status
   1307c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13080:	e0fffc17 	ldw	r3,-16(fp)
   13084:	00bfff84 	movi	r2,-2
   13088:	1884703a 	and	r2,r3,r2
   1308c:	1001703a 	wrctl	status,r2
  
  return context;
   13090:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   13094:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
   13098:	0014e9c0 	call	14e9c <alt_tick>
   1309c:	e0bffd17 	ldw	r2,-12(fp)
   130a0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   130a4:	e0bffb17 	ldw	r2,-20(fp)
   130a8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   130ac:	e037883a 	mov	sp,fp
   130b0:	dfc00117 	ldw	ra,4(sp)
   130b4:	df000017 	ldw	fp,0(sp)
   130b8:	dec00204 	addi	sp,sp,8
   130bc:	f800283a 	ret

000130c0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   130c0:	defff904 	addi	sp,sp,-28
   130c4:	dfc00615 	stw	ra,24(sp)
   130c8:	df000515 	stw	fp,20(sp)
   130cc:	df000504 	addi	fp,sp,20
   130d0:	e13ffc15 	stw	r4,-16(fp)
   130d4:	e17ffd15 	stw	r5,-12(fp)
   130d8:	e1bffe15 	stw	r6,-8(fp)
   130dc:	e1ffff15 	stw	r7,-4(fp)
   130e0:	e0bfff17 	ldw	r2,-4(fp)
   130e4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   130e8:	00820034 	movhi	r2,2048
   130ec:	10897b04 	addi	r2,r2,9708
   130f0:	10800017 	ldw	r2,0(r2)
   130f4:	1004c03a 	cmpne	r2,r2,zero
   130f8:	1000041e 	bne	r2,zero,1310c <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   130fc:	00c20034 	movhi	r3,2048
   13100:	18c97b04 	addi	r3,r3,9708
   13104:	e0bffb17 	ldw	r2,-20(fp)
   13108:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   1310c:	e0bffc17 	ldw	r2,-16(fp)
   13110:	10800104 	addi	r2,r2,4
   13114:	1007883a 	mov	r3,r2
   13118:	008001c4 	movi	r2,7
   1311c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   13120:	e13ffe17 	ldw	r4,-8(fp)
   13124:	e17ffc17 	ldw	r5,-16(fp)
   13128:	01800074 	movhi	r6,1
   1312c:	318c1304 	addi	r6,r6,12364
   13130:	00019140 	call	1914 <alt_irq_register>
#endif  
}
   13134:	e037883a 	mov	sp,fp
   13138:	dfc00117 	ldw	ra,4(sp)
   1313c:	df000017 	ldw	fp,0(sp)
   13140:	dec00204 	addi	sp,sp,8
   13144:	f800283a 	ret

00013148 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   13148:	defffa04 	addi	sp,sp,-24
   1314c:	dfc00515 	stw	ra,20(sp)
   13150:	df000415 	stw	fp,16(sp)
   13154:	df000404 	addi	fp,sp,16
   13158:	e13ffd15 	stw	r4,-12(fp)
   1315c:	e17ffe15 	stw	r5,-8(fp)
   13160:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   13164:	e0bffd17 	ldw	r2,-12(fp)
   13168:	10800017 	ldw	r2,0(r2)
   1316c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   13170:	e0bffc17 	ldw	r2,-16(fp)
   13174:	11000a04 	addi	r4,r2,40
   13178:	e0bffd17 	ldw	r2,-12(fp)
   1317c:	11c00217 	ldw	r7,8(r2)
   13180:	e17ffe17 	ldw	r5,-8(fp)
   13184:	e1bfff17 	ldw	r6,-4(fp)
   13188:	001363c0 	call	1363c <altera_avalon_uart_read>
      fd->fd_flags);
}
   1318c:	e037883a 	mov	sp,fp
   13190:	dfc00117 	ldw	ra,4(sp)
   13194:	df000017 	ldw	fp,0(sp)
   13198:	dec00204 	addi	sp,sp,8
   1319c:	f800283a 	ret

000131a0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   131a0:	defffa04 	addi	sp,sp,-24
   131a4:	dfc00515 	stw	ra,20(sp)
   131a8:	df000415 	stw	fp,16(sp)
   131ac:	df000404 	addi	fp,sp,16
   131b0:	e13ffd15 	stw	r4,-12(fp)
   131b4:	e17ffe15 	stw	r5,-8(fp)
   131b8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   131bc:	e0bffd17 	ldw	r2,-12(fp)
   131c0:	10800017 	ldw	r2,0(r2)
   131c4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   131c8:	e0bffc17 	ldw	r2,-16(fp)
   131cc:	11000a04 	addi	r4,r2,40
   131d0:	e0bffd17 	ldw	r2,-12(fp)
   131d4:	11c00217 	ldw	r7,8(r2)
   131d8:	e17ffe17 	ldw	r5,-8(fp)
   131dc:	e1bfff17 	ldw	r6,-4(fp)
   131e0:	00138cc0 	call	138cc <altera_avalon_uart_write>
      fd->fd_flags);
}
   131e4:	e037883a 	mov	sp,fp
   131e8:	dfc00117 	ldw	ra,4(sp)
   131ec:	df000017 	ldw	fp,0(sp)
   131f0:	dec00204 	addi	sp,sp,8
   131f4:	f800283a 	ret

000131f8 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   131f8:	defffc04 	addi	sp,sp,-16
   131fc:	dfc00315 	stw	ra,12(sp)
   13200:	df000215 	stw	fp,8(sp)
   13204:	df000204 	addi	fp,sp,8
   13208:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1320c:	e0bfff17 	ldw	r2,-4(fp)
   13210:	10800017 	ldw	r2,0(r2)
   13214:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   13218:	e0bffe17 	ldw	r2,-8(fp)
   1321c:	11000a04 	addi	r4,r2,40
   13220:	e0bfff17 	ldw	r2,-4(fp)
   13224:	11400217 	ldw	r5,8(r2)
   13228:	00135dc0 	call	135dc <altera_avalon_uart_close>
}
   1322c:	e037883a 	mov	sp,fp
   13230:	dfc00117 	ldw	ra,4(sp)
   13234:	df000017 	ldw	fp,0(sp)
   13238:	dec00204 	addi	sp,sp,8
   1323c:	f800283a 	ret

00013240 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   13240:	defff804 	addi	sp,sp,-32
   13244:	dfc00715 	stw	ra,28(sp)
   13248:	df000615 	stw	fp,24(sp)
   1324c:	df000604 	addi	fp,sp,24
   13250:	e13ffc15 	stw	r4,-16(fp)
   13254:	e17ffd15 	stw	r5,-12(fp)
   13258:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
   1325c:	e0bffc17 	ldw	r2,-16(fp)
   13260:	10800017 	ldw	r2,0(r2)
   13264:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   13268:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1326c:	1004c03a 	cmpne	r2,r2,zero
   13270:	1000061e 	bne	r2,zero,1328c <altera_avalon_uart_init+0x4c>
   13274:	0005883a 	mov	r2,zero
   13278:	1004c03a 	cmpne	r2,r2,zero
   1327c:	1000031e 	bne	r2,zero,1328c <altera_avalon_uart_init+0x4c>
   13280:	0005883a 	mov	r2,zero
   13284:	1005003a 	cmpeq	r2,r2,zero
   13288:	1000031e 	bne	r2,zero,13298 <altera_avalon_uart_init+0x58>
   1328c:	00800044 	movi	r2,1
   13290:	e0bfff15 	stw	r2,-4(fp)
   13294:	00000106 	br	1329c <altera_avalon_uart_init+0x5c>
   13298:	e03fff15 	stw	zero,-4(fp)
   1329c:	e0bfff17 	ldw	r2,-4(fp)
   132a0:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   132a4:	e0bffa17 	ldw	r2,-24(fp)
   132a8:	1004c03a 	cmpne	r2,r2,zero
   132ac:	10000f1e 	bne	r2,zero,132ec <altera_avalon_uart_init+0xac>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   132b0:	e0fffc17 	ldw	r3,-16(fp)
   132b4:	00832004 	movi	r2,3200
   132b8:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   132bc:	e0bffb17 	ldw	r2,-20(fp)
   132c0:	11000304 	addi	r4,r2,12
   132c4:	e0bffc17 	ldw	r2,-16(fp)
   132c8:	10800117 	ldw	r2,4(r2)
   132cc:	1007883a 	mov	r3,r2
   132d0:	2005883a 	mov	r2,r4
   132d4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   132d8:	e13ffe17 	ldw	r4,-8(fp)
   132dc:	e17ffc17 	ldw	r5,-16(fp)
   132e0:	01800074 	movhi	r6,1
   132e4:	318cc004 	addi	r6,r6,13056
   132e8:	00019140 	call	1914 <alt_irq_register>
#endif  
  }
}
   132ec:	e037883a 	mov	sp,fp
   132f0:	dfc00117 	ldw	ra,4(sp)
   132f4:	df000017 	ldw	fp,0(sp)
   132f8:	dec00204 	addi	sp,sp,8
   132fc:	f800283a 	ret

00013300 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   13300:	defff904 	addi	sp,sp,-28
   13304:	dfc00615 	stw	ra,24(sp)
   13308:	df000515 	stw	fp,20(sp)
   1330c:	df000504 	addi	fp,sp,20
   13310:	e13ffe15 	stw	r4,-8(fp)
   13314:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   13318:	e0bffe17 	ldw	r2,-8(fp)
   1331c:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
   13320:	e0bffc17 	ldw	r2,-16(fp)
   13324:	10800017 	ldw	r2,0(r2)
   13328:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   1332c:	e0bffb17 	ldw	r2,-20(fp)
   13330:	10800204 	addi	r2,r2,8
   13334:	10800037 	ldwio	r2,0(r2)
   13338:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   1333c:	e0bffb17 	ldw	r2,-20(fp)
   13340:	10800204 	addi	r2,r2,8
   13344:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   13348:	e0bffb17 	ldw	r2,-20(fp)
   1334c:	10800204 	addi	r2,r2,8
   13350:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   13354:	e0bffd17 	ldw	r2,-12(fp)
   13358:	1080200c 	andi	r2,r2,128
   1335c:	1005003a 	cmpeq	r2,r2,zero
   13360:	1000031e 	bne	r2,zero,13370 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   13364:	e13ffc17 	ldw	r4,-16(fp)
   13368:	e17ffd17 	ldw	r5,-12(fp)
   1336c:	00133a00 	call	133a0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   13370:	e0bffd17 	ldw	r2,-12(fp)
   13374:	1081100c 	andi	r2,r2,1088
   13378:	1005003a 	cmpeq	r2,r2,zero
   1337c:	1000031e 	bne	r2,zero,1338c <altera_avalon_uart_irq+0x8c>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   13380:	e13ffc17 	ldw	r4,-16(fp)
   13384:	e17ffd17 	ldw	r5,-12(fp)
   13388:	00134800 	call	13480 <altera_avalon_uart_txirq>
  }
  

}
   1338c:	e037883a 	mov	sp,fp
   13390:	dfc00117 	ldw	ra,4(sp)
   13394:	df000017 	ldw	fp,0(sp)
   13398:	dec00204 	addi	sp,sp,8
   1339c:	f800283a 	ret

000133a0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   133a0:	defffc04 	addi	sp,sp,-16
   133a4:	df000315 	stw	fp,12(sp)
   133a8:	df000304 	addi	fp,sp,12
   133ac:	e13ffe15 	stw	r4,-8(fp)
   133b0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   133b4:	e0bfff17 	ldw	r2,-4(fp)
   133b8:	108000cc 	andi	r2,r2,3
   133bc:	1004c03a 	cmpne	r2,r2,zero
   133c0:	10002b1e 	bne	r2,zero,13470 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   133c4:	e0bffe17 	ldw	r2,-8(fp)
   133c8:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   133cc:	e0bffe17 	ldw	r2,-8(fp)
   133d0:	10800317 	ldw	r2,12(r2)
   133d4:	10800044 	addi	r2,r2,1
   133d8:	10800fcc 	andi	r2,r2,63
   133dc:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   133e0:	e0bffe17 	ldw	r2,-8(fp)
   133e4:	11000317 	ldw	r4,12(r2)
   133e8:	e0bffe17 	ldw	r2,-8(fp)
   133ec:	10800017 	ldw	r2,0(r2)
   133f0:	10800037 	ldwio	r2,0(r2)
   133f4:	1007883a 	mov	r3,r2
   133f8:	e0bffe17 	ldw	r2,-8(fp)
   133fc:	2085883a 	add	r2,r4,r2
   13400:	10800704 	addi	r2,r2,28
   13404:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
   13408:	e0fffe17 	ldw	r3,-8(fp)
   1340c:	e0bffd17 	ldw	r2,-12(fp)
   13410:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13414:	e0bffe17 	ldw	r2,-8(fp)
   13418:	10800317 	ldw	r2,12(r2)
   1341c:	10800044 	addi	r2,r2,1
   13420:	10800fcc 	andi	r2,r2,63
   13424:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   13428:	e0bffe17 	ldw	r2,-8(fp)
   1342c:	10c00217 	ldw	r3,8(r2)
   13430:	e0bffd17 	ldw	r2,-12(fp)
   13434:	18800e1e 	bne	r3,r2,13470 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13438:	e0bffe17 	ldw	r2,-8(fp)
   1343c:	10c00117 	ldw	r3,4(r2)
   13440:	00bfdfc4 	movi	r2,-129
   13444:	1886703a 	and	r3,r3,r2
   13448:	e0bffe17 	ldw	r2,-8(fp)
   1344c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   13450:	e0bffe17 	ldw	r2,-8(fp)
   13454:	10800017 	ldw	r2,0(r2)
   13458:	11000304 	addi	r4,r2,12
   1345c:	e0bffe17 	ldw	r2,-8(fp)
   13460:	10800117 	ldw	r2,4(r2)
   13464:	1007883a 	mov	r3,r2
   13468:	2005883a 	mov	r2,r4
   1346c:	10c00035 	stwio	r3,0(r2)
  }   
}
   13470:	e037883a 	mov	sp,fp
   13474:	df000017 	ldw	fp,0(sp)
   13478:	dec00104 	addi	sp,sp,4
   1347c:	f800283a 	ret

00013480 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   13480:	defffd04 	addi	sp,sp,-12
   13484:	df000215 	stw	fp,8(sp)
   13488:	df000204 	addi	fp,sp,8
   1348c:	e13ffe15 	stw	r4,-8(fp)
   13490:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   13494:	e0bffe17 	ldw	r2,-8(fp)
   13498:	10c00417 	ldw	r3,16(r2)
   1349c:	e0bffe17 	ldw	r2,-8(fp)
   134a0:	10800517 	ldw	r2,20(r2)
   134a4:	18803626 	beq	r3,r2,13580 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   134a8:	e0bffe17 	ldw	r2,-8(fp)
   134ac:	10800617 	ldw	r2,24(r2)
   134b0:	1080008c 	andi	r2,r2,2
   134b4:	1005003a 	cmpeq	r2,r2,zero
   134b8:	1000041e 	bne	r2,zero,134cc <altera_avalon_uart_txirq+0x4c>
   134bc:	e0bfff17 	ldw	r2,-4(fp)
   134c0:	1082000c 	andi	r2,r2,2048
   134c4:	1005003a 	cmpeq	r2,r2,zero
   134c8:	10001e1e 	bne	r2,zero,13544 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   134cc:	e0bffe17 	ldw	r2,-8(fp)
   134d0:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   134d4:	e0bffe17 	ldw	r2,-8(fp)
   134d8:	10800017 	ldw	r2,0(r2)
   134dc:	11000104 	addi	r4,r2,4
   134e0:	e0bffe17 	ldw	r2,-8(fp)
   134e4:	10c00417 	ldw	r3,16(r2)
   134e8:	e0bffe17 	ldw	r2,-8(fp)
   134ec:	1885883a 	add	r2,r3,r2
   134f0:	10801704 	addi	r2,r2,92
   134f4:	10800003 	ldbu	r2,0(r2)
   134f8:	10c03fcc 	andi	r3,r2,255
   134fc:	2005883a 	mov	r2,r4
   13500:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   13504:	e0bffe17 	ldw	r2,-8(fp)
   13508:	10800417 	ldw	r2,16(r2)
   1350c:	10c00044 	addi	r3,r2,1
   13510:	e0bffe17 	ldw	r2,-8(fp)
   13514:	10c00415 	stw	r3,16(r2)
   13518:	e0bffe17 	ldw	r2,-8(fp)
   1351c:	10800417 	ldw	r2,16(r2)
   13520:	10c00fcc 	andi	r3,r2,63
   13524:	e0bffe17 	ldw	r2,-8(fp)
   13528:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1352c:	e0bffe17 	ldw	r2,-8(fp)
   13530:	10800117 	ldw	r2,4(r2)
   13534:	10c01014 	ori	r3,r2,64
   13538:	e0bffe17 	ldw	r2,-8(fp)
   1353c:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13540:	00000f06 	br	13580 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   13544:	e0bffe17 	ldw	r2,-8(fp)
   13548:	10800017 	ldw	r2,0(r2)
   1354c:	10800204 	addi	r2,r2,8
   13550:	10800037 	ldwio	r2,0(r2)
   13554:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   13558:	e0bfff17 	ldw	r2,-4(fp)
   1355c:	1082000c 	andi	r2,r2,2048
   13560:	1004c03a 	cmpne	r2,r2,zero
   13564:	1000061e 	bne	r2,zero,13580 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   13568:	e0bffe17 	ldw	r2,-8(fp)
   1356c:	10c00117 	ldw	r3,4(r2)
   13570:	00bfefc4 	movi	r2,-65
   13574:	1886703a 	and	r3,r3,r2
   13578:	e0bffe17 	ldw	r2,-8(fp)
   1357c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   13580:	e0bffe17 	ldw	r2,-8(fp)
   13584:	10c00417 	ldw	r3,16(r2)
   13588:	e0bffe17 	ldw	r2,-8(fp)
   1358c:	10800517 	ldw	r2,20(r2)
   13590:	1880061e 	bne	r3,r2,135ac <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13594:	e0bffe17 	ldw	r2,-8(fp)
   13598:	10c00117 	ldw	r3,4(r2)
   1359c:	00beefc4 	movi	r2,-1089
   135a0:	1886703a 	and	r3,r3,r2
   135a4:	e0bffe17 	ldw	r2,-8(fp)
   135a8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   135ac:	e0bffe17 	ldw	r2,-8(fp)
   135b0:	10800017 	ldw	r2,0(r2)
   135b4:	11000304 	addi	r4,r2,12
   135b8:	e0bffe17 	ldw	r2,-8(fp)
   135bc:	10800117 	ldw	r2,4(r2)
   135c0:	1007883a 	mov	r3,r2
   135c4:	2005883a 	mov	r2,r4
   135c8:	10c00035 	stwio	r3,0(r2)
}
   135cc:	e037883a 	mov	sp,fp
   135d0:	df000017 	ldw	fp,0(sp)
   135d4:	dec00104 	addi	sp,sp,4
   135d8:	f800283a 	ret

000135dc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   135dc:	defffc04 	addi	sp,sp,-16
   135e0:	df000315 	stw	fp,12(sp)
   135e4:	df000304 	addi	fp,sp,12
   135e8:	e13ffd15 	stw	r4,-12(fp)
   135ec:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   135f0:	00000706 	br	13610 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   135f4:	e0bffe17 	ldw	r2,-8(fp)
   135f8:	1090000c 	andi	r2,r2,16384
   135fc:	1005003a 	cmpeq	r2,r2,zero
   13600:	1000031e 	bne	r2,zero,13610 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
   13604:	00bffd44 	movi	r2,-11
   13608:	e0bfff15 	stw	r2,-4(fp)
   1360c:	00000606 	br	13628 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   13610:	e0bffd17 	ldw	r2,-12(fp)
   13614:	10c00417 	ldw	r3,16(r2)
   13618:	e0bffd17 	ldw	r2,-12(fp)
   1361c:	10800517 	ldw	r2,20(r2)
   13620:	18bff41e 	bne	r3,r2,135f4 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   13624:	e03fff15 	stw	zero,-4(fp)
   13628:	e0bfff17 	ldw	r2,-4(fp)
}
   1362c:	e037883a 	mov	sp,fp
   13630:	df000017 	ldw	fp,0(sp)
   13634:	dec00104 	addi	sp,sp,4
   13638:	f800283a 	ret

0001363c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1363c:	defff004 	addi	sp,sp,-64
   13640:	dfc00f15 	stw	ra,60(sp)
   13644:	df000e15 	stw	fp,56(sp)
   13648:	df000e04 	addi	fp,sp,56
   1364c:	e13ffb15 	stw	r4,-20(fp)
   13650:	e17ffc15 	stw	r5,-16(fp)
   13654:	e1bffd15 	stw	r6,-12(fp)
   13658:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
   1365c:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
   13660:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   13664:	e0bffe17 	ldw	r2,-8(fp)
   13668:	1090000c 	andi	r2,r2,16384
   1366c:	1005003a 	cmpeq	r2,r2,zero
   13670:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
   13674:	e0bffb17 	ldw	r2,-20(fp)
   13678:	10800217 	ldw	r2,8(r2)
   1367c:	10800044 	addi	r2,r2,1
   13680:	10800fcc 	andi	r2,r2,63
   13684:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   13688:	00001906 	br	136f0 <altera_avalon_uart_read+0xb4>
    {
      count++;
   1368c:	e0bff617 	ldw	r2,-40(fp)
   13690:	10800044 	addi	r2,r2,1
   13694:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   13698:	e0bffb17 	ldw	r2,-20(fp)
   1369c:	10c00217 	ldw	r3,8(r2)
   136a0:	e0bffb17 	ldw	r2,-20(fp)
   136a4:	1885883a 	add	r2,r3,r2
   136a8:	10800704 	addi	r2,r2,28
   136ac:	10800003 	ldbu	r2,0(r2)
   136b0:	1007883a 	mov	r3,r2
   136b4:	e0bffc17 	ldw	r2,-16(fp)
   136b8:	10c00005 	stb	r3,0(r2)
   136bc:	e0bffc17 	ldw	r2,-16(fp)
   136c0:	10800044 	addi	r2,r2,1
   136c4:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
   136c8:	e0bffb17 	ldw	r2,-20(fp)
   136cc:	10800217 	ldw	r2,8(r2)
   136d0:	10c00044 	addi	r3,r2,1
   136d4:	e0bffb17 	ldw	r2,-20(fp)
   136d8:	10c00215 	stw	r3,8(r2)
   136dc:	e0bffb17 	ldw	r2,-20(fp)
   136e0:	10800217 	ldw	r2,8(r2)
   136e4:	10c00fcc 	andi	r3,r2,63
   136e8:	e0bffb17 	ldw	r2,-20(fp)
   136ec:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   136f0:	e0fff617 	ldw	r3,-40(fp)
   136f4:	e0bffd17 	ldw	r2,-12(fp)
   136f8:	1880050e 	bge	r3,r2,13710 <altera_avalon_uart_read+0xd4>
   136fc:	e0bffb17 	ldw	r2,-20(fp)
   13700:	10c00217 	ldw	r3,8(r2)
   13704:	e0bffb17 	ldw	r2,-20(fp)
   13708:	10800317 	ldw	r2,12(r2)
   1370c:	18bfdf1e 	bne	r3,r2,1368c <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   13710:	e0bff617 	ldw	r2,-40(fp)
   13714:	1004c03a 	cmpne	r2,r2,zero
   13718:	1000271e 	bne	r2,zero,137b8 <altera_avalon_uart_read+0x17c>
   1371c:	e0bffb17 	ldw	r2,-20(fp)
   13720:	10c00217 	ldw	r3,8(r2)
   13724:	e0bffb17 	ldw	r2,-20(fp)
   13728:	10800317 	ldw	r2,12(r2)
   1372c:	1880221e 	bne	r3,r2,137b8 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
   13730:	e0bff917 	ldw	r2,-28(fp)
   13734:	1004c03a 	cmpne	r2,r2,zero
   13738:	1000061e 	bne	r2,zero,13754 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   1373c:	001386c0 	call	1386c <alt_get_errno>
   13740:	00c002c4 	movi	r3,11
   13744:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
   13748:	00800044 	movi	r2,1
   1374c:	e0bff705 	stb	r2,-36(fp)
        break;
   13750:	00001f06 	br	137d0 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13754:	0005303a 	rdctl	r2,status
   13758:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1375c:	e0fff517 	ldw	r3,-44(fp)
   13760:	00bfff84 	movi	r2,-2
   13764:	1884703a 	and	r2,r3,r2
   13768:	1001703a 	wrctl	status,r2
  
  return context;
   1376c:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   13770:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13774:	e0bffb17 	ldw	r2,-20(fp)
   13778:	10800117 	ldw	r2,4(r2)
   1377c:	10c02014 	ori	r3,r2,128
   13780:	e0bffb17 	ldw	r2,-20(fp)
   13784:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13788:	e0bffb17 	ldw	r2,-20(fp)
   1378c:	10800017 	ldw	r2,0(r2)
   13790:	11000304 	addi	r4,r2,12
   13794:	e0bffb17 	ldw	r2,-20(fp)
   13798:	10800117 	ldw	r2,4(r2)
   1379c:	1007883a 	mov	r3,r2
   137a0:	2005883a 	mov	r2,r4
   137a4:	10c00035 	stwio	r3,0(r2)
   137a8:	e0bffa17 	ldw	r2,-24(fp)
   137ac:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   137b0:	e0bff417 	ldw	r2,-48(fp)
   137b4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   137b8:	e0bff617 	ldw	r2,-40(fp)
   137bc:	1004c03a 	cmpne	r2,r2,zero
   137c0:	1000031e 	bne	r2,zero,137d0 <altera_avalon_uart_read+0x194>
   137c4:	e0bffd17 	ldw	r2,-12(fp)
   137c8:	1004c03a 	cmpne	r2,r2,zero
   137cc:	103fc81e 	bne	r2,zero,136f0 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   137d0:	0005303a 	rdctl	r2,status
   137d4:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   137d8:	e0fff317 	ldw	r3,-52(fp)
   137dc:	00bfff84 	movi	r2,-2
   137e0:	1884703a 	and	r2,r3,r2
   137e4:	1001703a 	wrctl	status,r2
  
  return context;
   137e8:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   137ec:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   137f0:	e0bffb17 	ldw	r2,-20(fp)
   137f4:	10800117 	ldw	r2,4(r2)
   137f8:	10c02014 	ori	r3,r2,128
   137fc:	e0bffb17 	ldw	r2,-20(fp)
   13800:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13804:	e0bffb17 	ldw	r2,-20(fp)
   13808:	10800017 	ldw	r2,0(r2)
   1380c:	11000304 	addi	r4,r2,12
   13810:	e0bffb17 	ldw	r2,-20(fp)
   13814:	10800117 	ldw	r2,4(r2)
   13818:	1007883a 	mov	r3,r2
   1381c:	2005883a 	mov	r2,r4
   13820:	10c00035 	stwio	r3,0(r2)
   13824:	e0bffa17 	ldw	r2,-24(fp)
   13828:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1382c:	e0bff217 	ldw	r2,-56(fp)
   13830:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   13834:	e0bff703 	ldbu	r2,-36(fp)
   13838:	1005003a 	cmpeq	r2,r2,zero
   1383c:	1000031e 	bne	r2,zero,1384c <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
   13840:	00bffd04 	movi	r2,-12
   13844:	e0bfff15 	stw	r2,-4(fp)
   13848:	00000206 	br	13854 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
   1384c:	e0bff617 	ldw	r2,-40(fp)
   13850:	e0bfff15 	stw	r2,-4(fp)
   13854:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   13858:	e037883a 	mov	sp,fp
   1385c:	dfc00117 	ldw	ra,4(sp)
   13860:	df000017 	ldw	fp,0(sp)
   13864:	dec00204 	addi	sp,sp,8
   13868:	f800283a 	ret

0001386c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1386c:	defffd04 	addi	sp,sp,-12
   13870:	dfc00215 	stw	ra,8(sp)
   13874:	df000115 	stw	fp,4(sp)
   13878:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   1387c:	00820034 	movhi	r2,2048
   13880:	10894b04 	addi	r2,r2,9516
   13884:	10800017 	ldw	r2,0(r2)
   13888:	1005003a 	cmpeq	r2,r2,zero
   1388c:	1000061e 	bne	r2,zero,138a8 <alt_get_errno+0x3c>
   13890:	00820034 	movhi	r2,2048
   13894:	10894b04 	addi	r2,r2,9516
   13898:	10800017 	ldw	r2,0(r2)
   1389c:	103ee83a 	callr	r2
   138a0:	e0bfff15 	stw	r2,-4(fp)
   138a4:	00000306 	br	138b4 <alt_get_errno+0x48>
   138a8:	00820034 	movhi	r2,2048
   138ac:	10897604 	addi	r2,r2,9688
   138b0:	e0bfff15 	stw	r2,-4(fp)
   138b4:	e0bfff17 	ldw	r2,-4(fp)
}
   138b8:	e037883a 	mov	sp,fp
   138bc:	dfc00117 	ldw	ra,4(sp)
   138c0:	df000017 	ldw	fp,0(sp)
   138c4:	dec00204 	addi	sp,sp,8
   138c8:	f800283a 	ret

000138cc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   138cc:	defff204 	addi	sp,sp,-56
   138d0:	dfc00d15 	stw	ra,52(sp)
   138d4:	df000c15 	stw	fp,48(sp)
   138d8:	df000c04 	addi	fp,sp,48
   138dc:	e13ffc15 	stw	r4,-16(fp)
   138e0:	e17ffd15 	stw	r5,-12(fp)
   138e4:	e1bffe15 	stw	r6,-8(fp)
   138e8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   138ec:	e0bffe17 	ldw	r2,-8(fp)
   138f0:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   138f4:	e0bfff17 	ldw	r2,-4(fp)
   138f8:	1090000c 	andi	r2,r2,16384
   138fc:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13900:	00004006 	br	13a04 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13904:	e0bffc17 	ldw	r2,-16(fp)
   13908:	10800517 	ldw	r2,20(r2)
   1390c:	10800044 	addi	r2,r2,1
   13910:	10800fcc 	andi	r2,r2,63
   13914:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   13918:	e0bffc17 	ldw	r2,-16(fp)
   1391c:	10c00417 	ldw	r3,16(r2)
   13920:	e0bff917 	ldw	r2,-28(fp)
   13924:	1880251e 	bne	r3,r2,139bc <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
   13928:	e0bffa17 	ldw	r2,-24(fp)
   1392c:	1005003a 	cmpeq	r2,r2,zero
   13930:	1000051e 	bne	r2,zero,13948 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   13934:	0013a940 	call	13a94 <alt_get_errno>
   13938:	1007883a 	mov	r3,r2
   1393c:	008002c4 	movi	r2,11
   13940:	18800015 	stw	r2,0(r3)
        break;
   13944:	00003206 	br	13a10 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13948:	0005303a 	rdctl	r2,status
   1394c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13950:	e0fff717 	ldw	r3,-36(fp)
   13954:	00bfff84 	movi	r2,-2
   13958:	1884703a 	and	r2,r3,r2
   1395c:	1001703a 	wrctl	status,r2
  
  return context;
   13960:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   13964:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13968:	e0bffc17 	ldw	r2,-16(fp)
   1396c:	10800117 	ldw	r2,4(r2)
   13970:	10c11014 	ori	r3,r2,1088
   13974:	e0bffc17 	ldw	r2,-16(fp)
   13978:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1397c:	e0bffc17 	ldw	r2,-16(fp)
   13980:	10800017 	ldw	r2,0(r2)
   13984:	11000304 	addi	r4,r2,12
   13988:	e0bffc17 	ldw	r2,-16(fp)
   1398c:	10800117 	ldw	r2,4(r2)
   13990:	1007883a 	mov	r3,r2
   13994:	2005883a 	mov	r2,r4
   13998:	10c00035 	stwio	r3,0(r2)
   1399c:	e0bffb17 	ldw	r2,-20(fp)
   139a0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   139a4:	e0bff617 	ldw	r2,-40(fp)
   139a8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   139ac:	e0bffc17 	ldw	r2,-16(fp)
   139b0:	10c00417 	ldw	r3,16(r2)
   139b4:	e0bff917 	ldw	r2,-28(fp)
   139b8:	18bffc26 	beq	r3,r2,139ac <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
   139bc:	e0bff817 	ldw	r2,-32(fp)
   139c0:	10bfffc4 	addi	r2,r2,-1
   139c4:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   139c8:	e0bffc17 	ldw	r2,-16(fp)
   139cc:	10c00517 	ldw	r3,20(r2)
   139d0:	e0bffd17 	ldw	r2,-12(fp)
   139d4:	10800003 	ldbu	r2,0(r2)
   139d8:	1009883a 	mov	r4,r2
   139dc:	e0bffc17 	ldw	r2,-16(fp)
   139e0:	1885883a 	add	r2,r3,r2
   139e4:	10801704 	addi	r2,r2,92
   139e8:	11000005 	stb	r4,0(r2)
   139ec:	e0bffd17 	ldw	r2,-12(fp)
   139f0:	10800044 	addi	r2,r2,1
   139f4:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
   139f8:	e0fffc17 	ldw	r3,-16(fp)
   139fc:	e0bff917 	ldw	r2,-28(fp)
   13a00:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13a04:	e0bff817 	ldw	r2,-32(fp)
   13a08:	1004c03a 	cmpne	r2,r2,zero
   13a0c:	103fbd1e 	bne	r2,zero,13904 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13a10:	0005303a 	rdctl	r2,status
   13a14:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13a18:	e0fff517 	ldw	r3,-44(fp)
   13a1c:	00bfff84 	movi	r2,-2
   13a20:	1884703a 	and	r2,r3,r2
   13a24:	1001703a 	wrctl	status,r2
  
  return context;
   13a28:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   13a2c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13a30:	e0bffc17 	ldw	r2,-16(fp)
   13a34:	10800117 	ldw	r2,4(r2)
   13a38:	10c11014 	ori	r3,r2,1088
   13a3c:	e0bffc17 	ldw	r2,-16(fp)
   13a40:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13a44:	e0bffc17 	ldw	r2,-16(fp)
   13a48:	10800017 	ldw	r2,0(r2)
   13a4c:	11000304 	addi	r4,r2,12
   13a50:	e0bffc17 	ldw	r2,-16(fp)
   13a54:	10800117 	ldw	r2,4(r2)
   13a58:	1007883a 	mov	r3,r2
   13a5c:	2005883a 	mov	r2,r4
   13a60:	10c00035 	stwio	r3,0(r2)
   13a64:	e0bffb17 	ldw	r2,-20(fp)
   13a68:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13a6c:	e0bff417 	ldw	r2,-48(fp)
   13a70:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   13a74:	e0fffe17 	ldw	r3,-8(fp)
   13a78:	e0bff817 	ldw	r2,-32(fp)
   13a7c:	1885c83a 	sub	r2,r3,r2
}
   13a80:	e037883a 	mov	sp,fp
   13a84:	dfc00117 	ldw	ra,4(sp)
   13a88:	df000017 	ldw	fp,0(sp)
   13a8c:	dec00204 	addi	sp,sp,8
   13a90:	f800283a 	ret

00013a94 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13a94:	defffd04 	addi	sp,sp,-12
   13a98:	dfc00215 	stw	ra,8(sp)
   13a9c:	df000115 	stw	fp,4(sp)
   13aa0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   13aa4:	00820034 	movhi	r2,2048
   13aa8:	10894b04 	addi	r2,r2,9516
   13aac:	10800017 	ldw	r2,0(r2)
   13ab0:	1005003a 	cmpeq	r2,r2,zero
   13ab4:	1000061e 	bne	r2,zero,13ad0 <alt_get_errno+0x3c>
   13ab8:	00820034 	movhi	r2,2048
   13abc:	10894b04 	addi	r2,r2,9516
   13ac0:	10800017 	ldw	r2,0(r2)
   13ac4:	103ee83a 	callr	r2
   13ac8:	e0bfff15 	stw	r2,-4(fp)
   13acc:	00000306 	br	13adc <alt_get_errno+0x48>
   13ad0:	00820034 	movhi	r2,2048
   13ad4:	10897604 	addi	r2,r2,9688
   13ad8:	e0bfff15 	stw	r2,-4(fp)
   13adc:	e0bfff17 	ldw	r2,-4(fp)
}
   13ae0:	e037883a 	mov	sp,fp
   13ae4:	dfc00117 	ldw	ra,4(sp)
   13ae8:	df000017 	ldw	fp,0(sp)
   13aec:	dec00204 	addi	sp,sp,8
   13af0:	f800283a 	ret

00013af4 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   13af4:	defffd04 	addi	sp,sp,-12
   13af8:	df000215 	stw	fp,8(sp)
   13afc:	df000204 	addi	fp,sp,8
   13b00:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   13b04:	e0bfff17 	ldw	r2,-4(fp)
   13b08:	1080400c 	andi	r2,r2,256
   13b0c:	1004d23a 	srli	r2,r2,8
   13b10:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   13b14:	e0bffe03 	ldbu	r2,-8(fp)
}
   13b18:	e037883a 	mov	sp,fp
   13b1c:	df000017 	ldw	fp,0(sp)
   13b20:	dec00104 	addi	sp,sp,4
   13b24:	f800283a 	ret

00013b28 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   13b28:	defffd04 	addi	sp,sp,-12
   13b2c:	df000215 	stw	fp,8(sp)
   13b30:	df000204 	addi	fp,sp,8
   13b34:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   13b38:	e0bfff17 	ldw	r2,-4(fp)
   13b3c:	1080004c 	andi	r2,r2,1
   13b40:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13b44:	e0bffe03 	ldbu	r2,-8(fp)
}
   13b48:	e037883a 	mov	sp,fp
   13b4c:	df000017 	ldw	fp,0(sp)
   13b50:	dec00104 	addi	sp,sp,4
   13b54:	f800283a 	ret

00013b58 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   13b58:	defffd04 	addi	sp,sp,-12
   13b5c:	df000215 	stw	fp,8(sp)
   13b60:	df000204 	addi	fp,sp,8
   13b64:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   13b68:	e0bfff17 	ldw	r2,-4(fp)
   13b6c:	1081000c 	andi	r2,r2,1024
   13b70:	1004d2ba 	srli	r2,r2,10
   13b74:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13b78:	e0bffe03 	ldbu	r2,-8(fp)
}
   13b7c:	e037883a 	mov	sp,fp
   13b80:	df000017 	ldw	fp,0(sp)
   13b84:	dec00104 	addi	sp,sp,4
   13b88:	f800283a 	ret

00013b8c <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   13b8c:	defffd04 	addi	sp,sp,-12
   13b90:	df000215 	stw	fp,8(sp)
   13b94:	df000204 	addi	fp,sp,8
   13b98:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   13b9c:	e0bfff17 	ldw	r2,-4(fp)
   13ba0:	10bfffec 	andhi	r2,r2,65535
   13ba4:	1004d43a 	srli	r2,r2,16
   13ba8:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   13bac:	e0bffe0b 	ldhu	r2,-8(fp)
}
   13bb0:	e037883a 	mov	sp,fp
   13bb4:	df000017 	ldw	fp,0(sp)
   13bb8:	dec00104 	addi	sp,sp,4
   13bbc:	f800283a 	ret

00013bc0 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   13bc0:	defffd04 	addi	sp,sp,-12
   13bc4:	df000215 	stw	fp,8(sp)
   13bc8:	df000204 	addi	fp,sp,8
   13bcc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   13bd0:	e0bfff17 	ldw	r2,-4(fp)
   13bd4:	10a0000c 	andi	r2,r2,32768
   13bd8:	1004d3fa 	srli	r2,r2,15
   13bdc:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   13be0:	e0bffe03 	ldbu	r2,-8(fp)
}
   13be4:	e037883a 	mov	sp,fp
   13be8:	df000017 	ldw	fp,0(sp)
   13bec:	dec00104 	addi	sp,sp,4
   13bf0:	f800283a 	ret

00013bf4 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   13bf4:	defffd04 	addi	sp,sp,-12
   13bf8:	df000215 	stw	fp,8(sp)
   13bfc:	df000204 	addi	fp,sp,8
   13c00:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   13c04:	e0bfff17 	ldw	r2,-4(fp)
   13c08:	e0bffe05 	stb	r2,-8(fp)
	return data;
   13c0c:	e0bffe03 	ldbu	r2,-8(fp)
}
   13c10:	e037883a 	mov	sp,fp
   13c14:	df000017 	ldw	fp,0(sp)
   13c18:	dec00104 	addi	sp,sp,4
   13c1c:	f800283a 	ret

00013c20 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   13c20:	defffb04 	addi	sp,sp,-20
   13c24:	dfc00415 	stw	ra,16(sp)
   13c28:	df000315 	stw	fp,12(sp)
   13c2c:	df000304 	addi	fp,sp,12
   13c30:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   13c34:	e13fff17 	ldw	r4,-4(fp)
   13c38:	01403fc4 	movi	r5,255
   13c3c:	0013e800 	call	13e80 <alt_up_ps2_write_data_byte_with_ack>
   13c40:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   13c44:	e0bffd17 	ldw	r2,-12(fp)
   13c48:	1004c03a 	cmpne	r2,r2,zero
   13c4c:	1000221e 	bne	r2,zero,13cd8 <alt_up_ps2_init+0xb8>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13c50:	e17ffe04 	addi	r5,fp,-8
   13c54:	e13fff17 	ldw	r4,-4(fp)
   13c58:	0013eec0 	call	13eec <alt_up_ps2_read_data_byte_timeout>
   13c5c:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   13c60:	e0bffd17 	ldw	r2,-12(fp)
   13c64:	1004c03a 	cmpne	r2,r2,zero
   13c68:	10001b1e 	bne	r2,zero,13cd8 <alt_up_ps2_init+0xb8>
   13c6c:	e0bffe03 	ldbu	r2,-8(fp)
   13c70:	10803fcc 	andi	r2,r2,255
   13c74:	10802a98 	cmpnei	r2,r2,170
   13c78:	1000171e 	bne	r2,zero,13cd8 <alt_up_ps2_init+0xb8>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13c7c:	e17ffe04 	addi	r5,fp,-8
   13c80:	e13fff17 	ldw	r4,-4(fp)
   13c84:	0013eec0 	call	13eec <alt_up_ps2_read_data_byte_timeout>
   13c88:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   13c8c:	e0bffd17 	ldw	r2,-12(fp)
   13c90:	10bfe318 	cmpnei	r2,r2,-116
   13c94:	1000041e 	bne	r2,zero,13ca8 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   13c98:	e0ffff17 	ldw	r3,-4(fp)
   13c9c:	00800044 	movi	r2,1
   13ca0:	18800d15 	stw	r2,52(r3)
   13ca4:	00000c06 	br	13cd8 <alt_up_ps2_init+0xb8>
			}
			else if (status == 0 && byte == 0x00)
   13ca8:	e0bffd17 	ldw	r2,-12(fp)
   13cac:	1004c03a 	cmpne	r2,r2,zero
   13cb0:	1000091e 	bne	r2,zero,13cd8 <alt_up_ps2_init+0xb8>
   13cb4:	e0bffe03 	ldbu	r2,-8(fp)
   13cb8:	10803fcc 	andi	r2,r2,255
   13cbc:	1004c03a 	cmpne	r2,r2,zero
   13cc0:	1000051e 	bne	r2,zero,13cd8 <alt_up_ps2_init+0xb8>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   13cc4:	e0bfff17 	ldw	r2,-4(fp)
   13cc8:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   13ccc:	e13fff17 	ldw	r4,-4(fp)
   13cd0:	01403d04 	movi	r5,244
   13cd4:	0013d980 	call	13d98 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   13cd8:	e037883a 	mov	sp,fp
   13cdc:	dfc00117 	ldw	ra,4(sp)
   13ce0:	df000017 	ldw	fp,0(sp)
   13ce4:	dec00204 	addi	sp,sp,8
   13ce8:	f800283a 	ret

00013cec <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13cec:	defffd04 	addi	sp,sp,-12
   13cf0:	df000215 	stw	fp,8(sp)
   13cf4:	df000204 	addi	fp,sp,8
   13cf8:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13cfc:	e0bfff17 	ldw	r2,-4(fp)
   13d00:	10800a17 	ldw	r2,40(r2)
   13d04:	10800104 	addi	r2,r2,4
   13d08:	10800037 	ldwio	r2,0(r2)
   13d0c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13d10:	e0bffe17 	ldw	r2,-8(fp)
   13d14:	10800054 	ori	r2,r2,1
   13d18:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13d1c:	e0bfff17 	ldw	r2,-4(fp)
   13d20:	10800a17 	ldw	r2,40(r2)
   13d24:	10800104 	addi	r2,r2,4
   13d28:	e0fffe17 	ldw	r3,-8(fp)
   13d2c:	10c00035 	stwio	r3,0(r2)
}
   13d30:	e037883a 	mov	sp,fp
   13d34:	df000017 	ldw	fp,0(sp)
   13d38:	dec00104 	addi	sp,sp,4
   13d3c:	f800283a 	ret

00013d40 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13d40:	defffd04 	addi	sp,sp,-12
   13d44:	df000215 	stw	fp,8(sp)
   13d48:	df000204 	addi	fp,sp,8
   13d4c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13d50:	e0bfff17 	ldw	r2,-4(fp)
   13d54:	10800a17 	ldw	r2,40(r2)
   13d58:	10800104 	addi	r2,r2,4
   13d5c:	10800037 	ldwio	r2,0(r2)
   13d60:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13d64:	e0fffe17 	ldw	r3,-8(fp)
   13d68:	00bfff84 	movi	r2,-2
   13d6c:	1884703a 	and	r2,r3,r2
   13d70:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13d74:	e0bfff17 	ldw	r2,-4(fp)
   13d78:	10800a17 	ldw	r2,40(r2)
   13d7c:	10800104 	addi	r2,r2,4
   13d80:	e0fffe17 	ldw	r3,-8(fp)
   13d84:	10c00035 	stwio	r3,0(r2)
}
   13d88:	e037883a 	mov	sp,fp
   13d8c:	df000017 	ldw	fp,0(sp)
   13d90:	dec00104 	addi	sp,sp,4
   13d94:	f800283a 	ret

00013d98 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13d98:	defffa04 	addi	sp,sp,-24
   13d9c:	dfc00515 	stw	ra,20(sp)
   13da0:	df000415 	stw	fp,16(sp)
   13da4:	df000404 	addi	fp,sp,16
   13da8:	e13ffd15 	stw	r4,-12(fp)
   13dac:	e17ffe05 	stb	r5,-8(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   13db0:	e0bffd17 	ldw	r2,-12(fp)
   13db4:	10800a17 	ldw	r2,40(r2)
   13db8:	e0fffe03 	ldbu	r3,-8(fp)
   13dbc:	10c00025 	stbio	r3,0(r2)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   13dc0:	e0bffd17 	ldw	r2,-12(fp)
   13dc4:	10800a17 	ldw	r2,40(r2)
   13dc8:	10800104 	addi	r2,r2,4
   13dcc:	10800037 	ldwio	r2,0(r2)
   13dd0:	e0bffc15 	stw	r2,-16(fp)
	if (read_CE_bit(ctrl_reg))
   13dd4:	e13ffc17 	ldw	r4,-16(fp)
   13dd8:	0013b580 	call	13b58 <read_CE_bit>
   13ddc:	10803fcc 	andi	r2,r2,255
   13de0:	1005003a 	cmpeq	r2,r2,zero
   13de4:	1000031e 	bne	r2,zero,13df4 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   13de8:	00bffec4 	movi	r2,-5
   13dec:	e0bfff15 	stw	r2,-4(fp)
   13df0:	00000106 	br	13df8 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   13df4:	e03fff15 	stw	zero,-4(fp)
   13df8:	e0bfff17 	ldw	r2,-4(fp)
}
   13dfc:	e037883a 	mov	sp,fp
   13e00:	dfc00117 	ldw	ra,4(sp)
   13e04:	df000017 	ldw	fp,0(sp)
   13e08:	dec00204 	addi	sp,sp,8
   13e0c:	f800283a 	ret

00013e10 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   13e10:	defffb04 	addi	sp,sp,-20
   13e14:	dfc00415 	stw	ra,16(sp)
   13e18:	df000315 	stw	fp,12(sp)
   13e1c:	df000304 	addi	fp,sp,12
   13e20:	e13ffe15 	stw	r4,-8(fp)
	unsigned char data = 0;
   13e24:	e03ffd45 	stb	zero,-11(fp)
	unsigned char status = 0;
   13e28:	e03ffd05 	stb	zero,-12(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   13e2c:	e17ffd44 	addi	r5,fp,-11
   13e30:	e13ffe17 	ldw	r4,-8(fp)
   13e34:	0013eec0 	call	13eec <alt_up_ps2_read_data_byte_timeout>
   13e38:	e0bffd05 	stb	r2,-12(fp)
		if ( status == 0)
   13e3c:	e0bffd03 	ldbu	r2,-12(fp)
   13e40:	1004c03a 	cmpne	r2,r2,zero
   13e44:	1000061e 	bne	r2,zero,13e60 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   13e48:	e0bffd43 	ldbu	r2,-11(fp)
   13e4c:	10803fcc 	andi	r2,r2,255
   13e50:	10803e98 	cmpnei	r2,r2,250
   13e54:	103ff51e 	bne	r2,zero,13e2c <alt_up_ps2_wait_for_ack+0x1c>
				return 0;
   13e58:	e03fff15 	stw	zero,-4(fp)
   13e5c:	00000206 	br	13e68 <alt_up_ps2_wait_for_ack+0x58>
		}
		else 
		{
			return status;
   13e60:	e0bffd03 	ldbu	r2,-12(fp)
   13e64:	e0bfff15 	stw	r2,-4(fp)
   13e68:	e0bfff17 	ldw	r2,-4(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   13e6c:	e037883a 	mov	sp,fp
   13e70:	dfc00117 	ldw	ra,4(sp)
   13e74:	df000017 	ldw	fp,0(sp)
   13e78:	dec00204 	addi	sp,sp,8
   13e7c:	f800283a 	ret

00013e80 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13e80:	defff904 	addi	sp,sp,-28
   13e84:	dfc00615 	stw	ra,24(sp)
   13e88:	df000515 	stw	fp,20(sp)
   13e8c:	df000504 	addi	fp,sp,20
   13e90:	e13ffd15 	stw	r4,-12(fp)
   13e94:	e17ffe05 	stb	r5,-8(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   13e98:	e17ffe03 	ldbu	r5,-8(fp)
   13e9c:	e13ffd17 	ldw	r4,-12(fp)
   13ea0:	0013d980 	call	13d98 <alt_up_ps2_write_data_byte>
   13ea4:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   13ea8:	e0bffc17 	ldw	r2,-16(fp)
   13eac:	1005003a 	cmpeq	r2,r2,zero
   13eb0:	1000031e 	bne	r2,zero,13ec0 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   13eb4:	e0bffc17 	ldw	r2,-16(fp)
   13eb8:	e0bfff15 	stw	r2,-4(fp)
   13ebc:	00000506 	br	13ed4 <alt_up_ps2_write_data_byte_with_ack+0x54>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   13ec0:	e13ffd17 	ldw	r4,-12(fp)
   13ec4:	0013e100 	call	13e10 <alt_up_ps2_wait_for_ack>
   13ec8:	e0bffb15 	stw	r2,-20(fp)
	return ack_status;
   13ecc:	e0bffb17 	ldw	r2,-20(fp)
   13ed0:	e0bfff15 	stw	r2,-4(fp)
   13ed4:	e0bfff17 	ldw	r2,-4(fp)
}
   13ed8:	e037883a 	mov	sp,fp
   13edc:	dfc00117 	ldw	ra,4(sp)
   13ee0:	df000017 	ldw	fp,0(sp)
   13ee4:	dec00204 	addi	sp,sp,8
   13ee8:	f800283a 	ret

00013eec <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13eec:	defff904 	addi	sp,sp,-28
   13ef0:	dfc00615 	stw	ra,24(sp)
   13ef4:	df000515 	stw	fp,20(sp)
   13ef8:	df000504 	addi	fp,sp,20
   13efc:	e13ffd15 	stw	r4,-12(fp)
   13f00:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13f04:	e03ffc15 	stw	zero,-16(fp)
	unsigned int count = 0;
   13f08:	e03ffb15 	stw	zero,-20(fp)
   13f0c:	00000006 	br	13f10 <alt_up_ps2_read_data_byte_timeout+0x24>
	do {
		count++;
   13f10:	e0bffb17 	ldw	r2,-20(fp)
   13f14:	10800044 	addi	r2,r2,1
   13f18:	e0bffb15 	stw	r2,-20(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13f1c:	e0bffd17 	ldw	r2,-12(fp)
   13f20:	10800a17 	ldw	r2,40(r2)
   13f24:	10800037 	ldwio	r2,0(r2)
   13f28:	e0bffc15 	stw	r2,-16(fp)
		if (read_data_valid(data_reg))
   13f2c:	e13ffc17 	ldw	r4,-16(fp)
   13f30:	0013bc00 	call	13bc0 <read_data_valid>
   13f34:	10803fcc 	andi	r2,r2,255
   13f38:	1005003a 	cmpeq	r2,r2,zero
   13f3c:	1000071e 	bne	r2,zero,13f5c <alt_up_ps2_read_data_byte_timeout+0x70>
		{
			*byte = read_data_byte(data_reg);
   13f40:	e13ffc17 	ldw	r4,-16(fp)
   13f44:	0013bf40 	call	13bf4 <read_data_byte>
   13f48:	1007883a 	mov	r3,r2
   13f4c:	e0bffe17 	ldw	r2,-8(fp)
   13f50:	10c00005 	stb	r3,0(r2)
			return 0;
   13f54:	e03fff15 	stw	zero,-4(fp)
   13f58:	00000a06 	br	13f84 <alt_up_ps2_read_data_byte_timeout+0x98>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   13f5c:	e0bffd17 	ldw	r2,-12(fp)
   13f60:	10800c17 	ldw	r2,48(r2)
   13f64:	1005003a 	cmpeq	r2,r2,zero
   13f68:	103fe91e 	bne	r2,zero,13f10 <alt_up_ps2_read_data_byte_timeout+0x24>
   13f6c:	e0bffd17 	ldw	r2,-12(fp)
   13f70:	10c00c17 	ldw	r3,48(r2)
   13f74:	e0bffb17 	ldw	r2,-20(fp)
   13f78:	18bfe52e 	bgeu	r3,r2,13f10 <alt_up_ps2_read_data_byte_timeout+0x24>
		{
			return -ETIMEDOUT;
   13f7c:	00bfe304 	movi	r2,-116
   13f80:	e0bfff15 	stw	r2,-4(fp)
		}
	} while (1);
   13f84:	e0bfff17 	ldw	r2,-4(fp)
}
   13f88:	e037883a 	mov	sp,fp
   13f8c:	dfc00117 	ldw	ra,4(sp)
   13f90:	df000017 	ldw	fp,0(sp)
   13f94:	dec00204 	addi	sp,sp,8
   13f98:	f800283a 	ret

00013f9c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13f9c:	defffa04 	addi	sp,sp,-24
   13fa0:	dfc00515 	stw	ra,20(sp)
   13fa4:	df000415 	stw	fp,16(sp)
   13fa8:	df000404 	addi	fp,sp,16
   13fac:	e13ffd15 	stw	r4,-12(fp)
   13fb0:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13fb4:	e03ffc15 	stw	zero,-16(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13fb8:	e0bffd17 	ldw	r2,-12(fp)
   13fbc:	10800a17 	ldw	r2,40(r2)
   13fc0:	10800037 	ldwio	r2,0(r2)
   13fc4:	e0bffc15 	stw	r2,-16(fp)
	if (read_data_valid(data_reg))
   13fc8:	e13ffc17 	ldw	r4,-16(fp)
   13fcc:	0013bc00 	call	13bc0 <read_data_valid>
   13fd0:	10803fcc 	andi	r2,r2,255
   13fd4:	1005003a 	cmpeq	r2,r2,zero
   13fd8:	1000071e 	bne	r2,zero,13ff8 <alt_up_ps2_read_data_byte+0x5c>
	{
		*byte = read_data_byte(data_reg);
   13fdc:	e13ffc17 	ldw	r4,-16(fp)
   13fe0:	0013bf40 	call	13bf4 <read_data_byte>
   13fe4:	1007883a 	mov	r3,r2
   13fe8:	e0bffe17 	ldw	r2,-8(fp)
   13fec:	10c00005 	stb	r3,0(r2)
		return 0;
   13ff0:	e03fff15 	stw	zero,-4(fp)
   13ff4:	00000206 	br	14000 <alt_up_ps2_read_data_byte+0x64>
	}
	return -1;
   13ff8:	00bfffc4 	movi	r2,-1
   13ffc:	e0bfff15 	stw	r2,-4(fp)
   14000:	e0bfff17 	ldw	r2,-4(fp)
}
   14004:	e037883a 	mov	sp,fp
   14008:	dfc00117 	ldw	ra,4(sp)
   1400c:	df000017 	ldw	fp,0(sp)
   14010:	dec00204 	addi	sp,sp,8
   14014:	f800283a 	ret

00014018 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   14018:	defffb04 	addi	sp,sp,-20
   1401c:	dfc00415 	stw	ra,16(sp)
   14020:	df000315 	stw	fp,12(sp)
   14024:	df000304 	addi	fp,sp,12
   14028:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   1402c:	e03ffe0d 	sth	zero,-8(fp)
	unsigned int data_reg = 0;
   14030:	e03ffd15 	stw	zero,-12(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   14034:	e0bfff17 	ldw	r2,-4(fp)
   14038:	10800a17 	ldw	r2,40(r2)
   1403c:	10800037 	ldwio	r2,0(r2)
   14040:	e0bffd15 	stw	r2,-12(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   14044:	e13ffd17 	ldw	r4,-12(fp)
   14048:	0013b8c0 	call	13b8c <read_num_bytes_available>
   1404c:	e0bffe0d 	sth	r2,-8(fp)
	} while (num > 0);
   14050:	e0bffe0b 	ldhu	r2,-8(fp)
   14054:	1004c03a 	cmpne	r2,r2,zero
   14058:	103ff61e 	bne	r2,zero,14034 <alt_up_ps2_clear_fifo+0x1c>
}
   1405c:	e037883a 	mov	sp,fp
   14060:	dfc00117 	ldw	ra,4(sp)
   14064:	df000017 	ldw	fp,0(sp)
   14068:	dec00204 	addi	sp,sp,8
   1406c:	f800283a 	ret

00014070 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   14070:	defff704 	addi	sp,sp,-36
   14074:	dfc00815 	stw	ra,32(sp)
   14078:	df000715 	stw	fp,28(sp)
   1407c:	df000704 	addi	fp,sp,28
   14080:	e13ffc15 	stw	r4,-16(fp)
   14084:	e17ffd15 	stw	r5,-12(fp)
   14088:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1408c:	e0bffc17 	ldw	r2,-16(fp)
   14090:	10800017 	ldw	r2,0(r2)
   14094:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   14098:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   1409c:	e03ff915 	stw	zero,-28(fp)
	while (count < len);
   140a0:	e0fff917 	ldw	r3,-28(fp)
   140a4:	e0bffe17 	ldw	r2,-8(fp)
   140a8:	18bffd16 	blt	r3,r2,140a0 <alt_up_ps2_read_fd+0x30>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, ptr++);
   140ac:	e17ffd17 	ldw	r5,-12(fp)
   140b0:	e0bffd17 	ldw	r2,-12(fp)
   140b4:	10800044 	addi	r2,r2,1
   140b8:	e0bffd15 	stw	r2,-12(fp)
   140bc:	e13ffb17 	ldw	r4,-20(fp)
   140c0:	0013eec0 	call	13eec <alt_up_ps2_read_data_byte_timeout>
   140c4:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   140c8:	e0bffa17 	ldw	r2,-24(fp)
   140cc:	1005003a 	cmpeq	r2,r2,zero
   140d0:	1000031e 	bne	r2,zero,140e0 <alt_up_ps2_read_fd+0x70>
			return count;
   140d4:	e0bff917 	ldw	r2,-28(fp)
   140d8:	e0bfff15 	stw	r2,-4(fp)
   140dc:	00000506 	br	140f4 <alt_up_ps2_read_fd+0x84>
		count++;
   140e0:	e0bff917 	ldw	r2,-28(fp)
   140e4:	10800044 	addi	r2,r2,1
   140e8:	e0bff915 	stw	r2,-28(fp)
	} 
	return count;
   140ec:	e0bff917 	ldw	r2,-28(fp)
   140f0:	e0bfff15 	stw	r2,-4(fp)
   140f4:	e0bfff17 	ldw	r2,-4(fp)
}
   140f8:	e037883a 	mov	sp,fp
   140fc:	dfc00117 	ldw	ra,4(sp)
   14100:	df000017 	ldw	fp,0(sp)
   14104:	dec00204 	addi	sp,sp,8
   14108:	f800283a 	ret

0001410c <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   1410c:	defff704 	addi	sp,sp,-36
   14110:	dfc00815 	stw	ra,32(sp)
   14114:	df000715 	stw	fp,28(sp)
   14118:	df000704 	addi	fp,sp,28
   1411c:	e13ffc15 	stw	r4,-16(fp)
   14120:	e17ffd15 	stw	r5,-12(fp)
   14124:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   14128:	e0bffc17 	ldw	r2,-16(fp)
   1412c:	10800017 	ldw	r2,0(r2)
   14130:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   14134:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   14138:	e03ff915 	stw	zero,-28(fp)
	while (count < len)
   1413c:	00001206 	br	14188 <alt_up_ps2_write_fd+0x7c>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   14140:	e0bffd17 	ldw	r2,-12(fp)
   14144:	10800003 	ldbu	r2,0(r2)
   14148:	11403fcc 	andi	r5,r2,255
   1414c:	e0bffd17 	ldw	r2,-12(fp)
   14150:	10800044 	addi	r2,r2,1
   14154:	e0bffd15 	stw	r2,-12(fp)
   14158:	e13ffb17 	ldw	r4,-20(fp)
   1415c:	0013d980 	call	13d98 <alt_up_ps2_write_data_byte>
   14160:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   14164:	e0bffa17 	ldw	r2,-24(fp)
   14168:	1005003a 	cmpeq	r2,r2,zero
   1416c:	1000031e 	bne	r2,zero,1417c <alt_up_ps2_write_fd+0x70>
			return count;
   14170:	e0bff917 	ldw	r2,-28(fp)
   14174:	e0bfff15 	stw	r2,-4(fp)
   14178:	00000806 	br	1419c <alt_up_ps2_write_fd+0x90>
		count++;
   1417c:	e0bff917 	ldw	r2,-28(fp)
   14180:	10800044 	addi	r2,r2,1
   14184:	e0bff915 	stw	r2,-28(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   14188:	e0fff917 	ldw	r3,-28(fp)
   1418c:	e0bffe17 	ldw	r2,-8(fp)
   14190:	18bfeb16 	blt	r3,r2,14140 <alt_up_ps2_write_fd+0x34>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   14194:	e0bff917 	ldw	r2,-28(fp)
   14198:	e0bfff15 	stw	r2,-4(fp)
   1419c:	e0bfff17 	ldw	r2,-4(fp)
}
   141a0:	e037883a 	mov	sp,fp
   141a4:	dfc00117 	ldw	ra,4(sp)
   141a8:	df000017 	ldw	fp,0(sp)
   141ac:	dec00204 	addi	sp,sp,8
   141b0:	f800283a 	ret

000141b4 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   141b4:	defffc04 	addi	sp,sp,-16
   141b8:	dfc00315 	stw	ra,12(sp)
   141bc:	df000215 	stw	fp,8(sp)
   141c0:	df000204 	addi	fp,sp,8
   141c4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   141c8:	e13fff17 	ldw	r4,-4(fp)
   141cc:	01420034 	movhi	r5,2048
   141d0:	29494804 	addi	r5,r5,9504
   141d4:	00148a00 	call	148a0 <alt_find_dev>
   141d8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   141dc:	e0bffe17 	ldw	r2,-8(fp)
}
   141e0:	e037883a 	mov	sp,fp
   141e4:	dfc00117 	ldw	ra,4(sp)
   141e8:	df000017 	ldw	fp,0(sp)
   141ec:	dec00204 	addi	sp,sp,8
   141f0:	f800283a 	ret

000141f4 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   141f4:	defffc04 	addi	sp,sp,-16
   141f8:	dfc00315 	stw	ra,12(sp)
   141fc:	df000215 	stw	fp,8(sp)
   14200:	df000204 	addi	fp,sp,8
   14204:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   14208:	e0bfff17 	ldw	r2,-4(fp)
   1420c:	10800217 	ldw	r2,8(r2)
   14210:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   14214:	00000c06 	br	14248 <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   14218:	e13ffe17 	ldw	r4,-8(fp)
   1421c:	01420034 	movhi	r5,2048
   14220:	29412904 	addi	r5,r5,1188
   14224:	000c1a00 	call	c1a0 <strcmp>
   14228:	1004c03a 	cmpne	r2,r2,zero
   1422c:	1000031e 	bne	r2,zero,1423c <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
   14230:	e0bffe17 	ldw	r2,-8(fp)
   14234:	10000005 	stb	zero,0(r2)
			break;
   14238:	00000a06 	br	14264 <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   1423c:	e0bffe17 	ldw	r2,-8(fp)
   14240:	10800044 	addi	r2,r2,1
   14244:	e0bffe15 	stw	r2,-8(fp)
   14248:	e0bffe17 	ldw	r2,-8(fp)
   1424c:	10800003 	ldbu	r2,0(r2)
   14250:	10803fcc 	andi	r2,r2,255
   14254:	1080201c 	xori	r2,r2,128
   14258:	10bfe004 	addi	r2,r2,-128
   1425c:	1004c03a 	cmpne	r2,r2,zero
   14260:	103fed1e 	bne	r2,zero,14218 <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
   14264:	e037883a 	mov	sp,fp
   14268:	dfc00117 	ldw	ra,4(sp)
   1426c:	df000017 	ldw	fp,0(sp)
   14270:	dec00204 	addi	sp,sp,8
   14274:	f800283a 	ret

00014278 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   14278:	defffc04 	addi	sp,sp,-16
   1427c:	dfc00315 	stw	ra,12(sp)
   14280:	df000215 	stw	fp,8(sp)
   14284:	df000204 	addi	fp,sp,8
   14288:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   1428c:	e13fff17 	ldw	r4,-4(fp)
   14290:	01420034 	movhi	r5,2048
   14294:	29494804 	addi	r5,r5,9504
   14298:	00148a00 	call	148a0 <alt_find_dev>
   1429c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   142a0:	e0bffe17 	ldw	r2,-8(fp)
}
   142a4:	e037883a 	mov	sp,fp
   142a8:	dfc00117 	ldw	ra,4(sp)
   142ac:	df000017 	ldw	fp,0(sp)
   142b0:	dec00204 	addi	sp,sp,8
   142b4:	f800283a 	ret

000142b8 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   142b8:	defff904 	addi	sp,sp,-28
   142bc:	df000615 	stw	fp,24(sp)
   142c0:	df000604 	addi	fp,sp,24
   142c4:	e13ffb15 	stw	r4,-20(fp)
   142c8:	e1bffd15 	stw	r6,-12(fp)
   142cc:	e1fffe15 	stw	r7,-8(fp)
   142d0:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   142d4:	e0bffb17 	ldw	r2,-20(fp)
   142d8:	10c00c17 	ldw	r3,48(r2)
   142dc:	e0bffd17 	ldw	r2,-12(fp)
   142e0:	10c0042e 	bgeu	r2,r3,142f4 <alt_up_char_buffer_draw+0x3c>
   142e4:	e0bffb17 	ldw	r2,-20(fp)
   142e8:	10c00d17 	ldw	r3,52(r2)
   142ec:	e0bffe17 	ldw	r2,-8(fp)
   142f0:	10c00336 	bltu	r2,r3,14300 <alt_up_char_buffer_draw+0x48>
		return -1;
   142f4:	00bfffc4 	movi	r2,-1
   142f8:	e0bfff15 	stw	r2,-4(fp)
   142fc:	00001d06 	br	14374 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   14300:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   14304:	e0bffb17 	ldw	r2,-20(fp)
   14308:	10c00f17 	ldw	r3,60(r2)
   1430c:	e0bffd17 	ldw	r2,-12(fp)
   14310:	1886703a 	and	r3,r3,r2
   14314:	e0bffb17 	ldw	r2,-20(fp)
   14318:	10800e17 	ldw	r2,56(r2)
   1431c:	1886983a 	sll	r3,r3,r2
   14320:	e0bffa17 	ldw	r2,-24(fp)
   14324:	10c4b03a 	or	r2,r2,r3
   14328:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   1432c:	e0bffb17 	ldw	r2,-20(fp)
   14330:	10c01117 	ldw	r3,68(r2)
   14334:	e0bffe17 	ldw	r2,-8(fp)
   14338:	1886703a 	and	r3,r3,r2
   1433c:	e0bffb17 	ldw	r2,-20(fp)
   14340:	10801017 	ldw	r2,64(r2)
   14344:	1886983a 	sll	r3,r3,r2
   14348:	e0bffa17 	ldw	r2,-24(fp)
   1434c:	10c4b03a 	or	r2,r2,r3
   14350:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   14354:	e0bffb17 	ldw	r2,-20(fp)
   14358:	10800b17 	ldw	r2,44(r2)
   1435c:	1007883a 	mov	r3,r2
   14360:	e0bffa17 	ldw	r2,-24(fp)
   14364:	1885883a 	add	r2,r3,r2
   14368:	e0fffc03 	ldbu	r3,-16(fp)
   1436c:	10c00025 	stbio	r3,0(r2)

	return 0;
   14370:	e03fff15 	stw	zero,-4(fp)
   14374:	e0bfff17 	ldw	r2,-4(fp)
}
   14378:	e037883a 	mov	sp,fp
   1437c:	df000017 	ldw	fp,0(sp)
   14380:	dec00104 	addi	sp,sp,4
   14384:	f800283a 	ret

00014388 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   14388:	defff904 	addi	sp,sp,-28
   1438c:	df000615 	stw	fp,24(sp)
   14390:	df000604 	addi	fp,sp,24
   14394:	e13ffb15 	stw	r4,-20(fp)
   14398:	e17ffc15 	stw	r5,-16(fp)
   1439c:	e1bffd15 	stw	r6,-12(fp)
   143a0:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   143a4:	e0bffb17 	ldw	r2,-20(fp)
   143a8:	10c00c17 	ldw	r3,48(r2)
   143ac:	e0bffd17 	ldw	r2,-12(fp)
   143b0:	10c0042e 	bgeu	r2,r3,143c4 <alt_up_char_buffer_string+0x3c>
   143b4:	e0bffb17 	ldw	r2,-20(fp)
   143b8:	10c00d17 	ldw	r3,52(r2)
   143bc:	e0bffe17 	ldw	r2,-8(fp)
   143c0:	10c00336 	bltu	r2,r3,143d0 <alt_up_char_buffer_string+0x48>
		return -1;
   143c4:	00bfffc4 	movi	r2,-1
   143c8:	e0bfff15 	stw	r2,-4(fp)
   143cc:	00002e06 	br	14488 <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
   143d0:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   143d4:	e0bffb17 	ldw	r2,-20(fp)
   143d8:	10801017 	ldw	r2,64(r2)
   143dc:	1007883a 	mov	r3,r2
   143e0:	e0bffe17 	ldw	r2,-8(fp)
   143e4:	10c6983a 	sll	r3,r2,r3
   143e8:	e0bffd17 	ldw	r2,-12(fp)
   143ec:	1885883a 	add	r2,r3,r2
   143f0:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
   143f4:	00001c06 	br	14468 <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   143f8:	e0bffb17 	ldw	r2,-20(fp)
   143fc:	10800b17 	ldw	r2,44(r2)
   14400:	1007883a 	mov	r3,r2
   14404:	e0bffa17 	ldw	r2,-24(fp)
   14408:	1889883a 	add	r4,r3,r2
   1440c:	e0bffc17 	ldw	r2,-16(fp)
   14410:	10800003 	ldbu	r2,0(r2)
   14414:	10c03fcc 	andi	r3,r2,255
   14418:	18c0201c 	xori	r3,r3,128
   1441c:	18ffe004 	addi	r3,r3,-128
   14420:	2005883a 	mov	r2,r4
   14424:	10c00025 	stbio	r3,0(r2)
		++ptr;
   14428:	e0bffc17 	ldw	r2,-16(fp)
   1442c:	10800044 	addi	r2,r2,1
   14430:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
   14434:	e0bffd17 	ldw	r2,-12(fp)
   14438:	10800044 	addi	r2,r2,1
   1443c:	e0bffd15 	stw	r2,-12(fp)
   14440:	e0bffb17 	ldw	r2,-20(fp)
   14444:	10c00c17 	ldw	r3,48(r2)
   14448:	e0bffd17 	ldw	r2,-12(fp)
   1444c:	10c00336 	bltu	r2,r3,1445c <alt_up_char_buffer_string+0xd4>
			return -1;
   14450:	00bfffc4 	movi	r2,-1
   14454:	e0bfff15 	stw	r2,-4(fp)
   14458:	00000b06 	br	14488 <alt_up_char_buffer_string+0x100>
		++offset;
   1445c:	e0bffa17 	ldw	r2,-24(fp)
   14460:	10800044 	addi	r2,r2,1
   14464:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   14468:	e0bffc17 	ldw	r2,-16(fp)
   1446c:	10800003 	ldbu	r2,0(r2)
   14470:	10803fcc 	andi	r2,r2,255
   14474:	1080201c 	xori	r2,r2,128
   14478:	10bfe004 	addi	r2,r2,-128
   1447c:	1004c03a 	cmpne	r2,r2,zero
   14480:	103fdd1e 	bne	r2,zero,143f8 <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   14484:	e03fff15 	stw	zero,-4(fp)
   14488:	e0bfff17 	ldw	r2,-4(fp)
}
   1448c:	e037883a 	mov	sp,fp
   14490:	df000017 	ldw	fp,0(sp)
   14494:	dec00104 	addi	sp,sp,4
   14498:	f800283a 	ret

0001449c <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   1449c:	defffe04 	addi	sp,sp,-8
   144a0:	df000115 	stw	fp,4(sp)
   144a4:	df000104 	addi	fp,sp,4
   144a8:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   144ac:	e0bfff17 	ldw	r2,-4(fp)
   144b0:	10800a17 	ldw	r2,40(r2)
   144b4:	10800084 	addi	r2,r2,2
   144b8:	1007883a 	mov	r3,r2
   144bc:	00800044 	movi	r2,1
   144c0:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   144c4:	e0bfff17 	ldw	r2,-4(fp)
   144c8:	10800a17 	ldw	r2,40(r2)
   144cc:	10800084 	addi	r2,r2,2
   144d0:	10800023 	ldbuio	r2,0(r2)
   144d4:	1080004c 	andi	r2,r2,1
   144d8:	10803fcc 	andi	r2,r2,255
   144dc:	1004c03a 	cmpne	r2,r2,zero
   144e0:	103ff81e 	bne	r2,zero,144c4 <alt_up_char_buffer_clear+0x28>
	return 0;
   144e4:	0005883a 	mov	r2,zero
}
   144e8:	e037883a 	mov	sp,fp
   144ec:	df000017 	ldw	fp,0(sp)
   144f0:	dec00104 	addi	sp,sp,4
   144f4:	f800283a 	ret

000144f8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   144f8:	defff404 	addi	sp,sp,-48
   144fc:	df000b15 	stw	fp,44(sp)
   14500:	df000b04 	addi	fp,sp,44
   14504:	e13ffb15 	stw	r4,-20(fp)
   14508:	e17ffc15 	stw	r5,-16(fp)
   1450c:	e1bffd15 	stw	r6,-12(fp)
   14510:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   14514:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   14518:	00820034 	movhi	r2,2048
   1451c:	10897b04 	addi	r2,r2,9708
   14520:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
   14524:	1005003a 	cmpeq	r2,r2,zero
   14528:	1000411e 	bne	r2,zero,14630 <alt_alarm_start+0x138>
  {
    if (alarm)
   1452c:	e0bffb17 	ldw	r2,-20(fp)
   14530:	1005003a 	cmpeq	r2,r2,zero
   14534:	10003b1e 	bne	r2,zero,14624 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
   14538:	e0fffb17 	ldw	r3,-20(fp)
   1453c:	e0bffd17 	ldw	r2,-12(fp)
   14540:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
   14544:	e0fffb17 	ldw	r3,-20(fp)
   14548:	e0bffe17 	ldw	r2,-8(fp)
   1454c:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14550:	0005303a 	rdctl	r2,status
   14554:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14558:	e0fff817 	ldw	r3,-32(fp)
   1455c:	00bfff84 	movi	r2,-2
   14560:	1884703a 	and	r2,r3,r2
   14564:	1001703a 	wrctl	status,r2
  
  return context;
   14568:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
   1456c:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   14570:	00820034 	movhi	r2,2048
   14574:	10897c04 	addi	r2,r2,9712
   14578:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
   1457c:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   14580:	e0fffc17 	ldw	r3,-16(fp)
   14584:	e0bff917 	ldw	r2,-28(fp)
   14588:	1885883a 	add	r2,r3,r2
   1458c:	10c00044 	addi	r3,r2,1
   14590:	e0bffb17 	ldw	r2,-20(fp)
   14594:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   14598:	e0bffb17 	ldw	r2,-20(fp)
   1459c:	10c00217 	ldw	r3,8(r2)
   145a0:	e0bff917 	ldw	r2,-28(fp)
   145a4:	1880042e 	bgeu	r3,r2,145b8 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
   145a8:	e0fffb17 	ldw	r3,-20(fp)
   145ac:	00800044 	movi	r2,1
   145b0:	18800405 	stb	r2,16(r3)
   145b4:	00000206 	br	145c0 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
   145b8:	e0bffb17 	ldw	r2,-20(fp)
   145bc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   145c0:	e0fffb17 	ldw	r3,-20(fp)
   145c4:	00820034 	movhi	r2,2048
   145c8:	10895104 	addi	r2,r2,9540
   145cc:	e0bff615 	stw	r2,-40(fp)
   145d0:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   145d4:	e0fff717 	ldw	r3,-36(fp)
   145d8:	e0bff617 	ldw	r2,-40(fp)
   145dc:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   145e0:	e0bff617 	ldw	r2,-40(fp)
   145e4:	10c00017 	ldw	r3,0(r2)
   145e8:	e0bff717 	ldw	r2,-36(fp)
   145ec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   145f0:	e0bff617 	ldw	r2,-40(fp)
   145f4:	10c00017 	ldw	r3,0(r2)
   145f8:	e0bff717 	ldw	r2,-36(fp)
   145fc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   14600:	e0fff617 	ldw	r3,-40(fp)
   14604:	e0bff717 	ldw	r2,-36(fp)
   14608:	18800015 	stw	r2,0(r3)
   1460c:	e0bffa17 	ldw	r2,-24(fp)
   14610:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14614:	e0bff517 	ldw	r2,-44(fp)
   14618:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1461c:	e03fff15 	stw	zero,-4(fp)
   14620:	00000506 	br	14638 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
   14624:	00bffa84 	movi	r2,-22
   14628:	e0bfff15 	stw	r2,-4(fp)
   1462c:	00000206 	br	14638 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
   14630:	00bfde84 	movi	r2,-134
   14634:	e0bfff15 	stw	r2,-4(fp)
   14638:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   1463c:	e037883a 	mov	sp,fp
   14640:	df000017 	ldw	fp,0(sp)
   14644:	dec00104 	addi	sp,sp,4
   14648:	f800283a 	ret

0001464c <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1464c:	defffb04 	addi	sp,sp,-20
   14650:	df000415 	stw	fp,16(sp)
   14654:	df000404 	addi	fp,sp,16
   14658:	e13ffe15 	stw	r4,-8(fp)
   1465c:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   14660:	e0fffe17 	ldw	r3,-8(fp)
   14664:	e0bfff17 	ldw	r2,-4(fp)
   14668:	1885883a 	add	r2,r3,r2
   1466c:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14670:	e0bffe17 	ldw	r2,-8(fp)
   14674:	e0bffd15 	stw	r2,-12(fp)
   14678:	00000506 	br	14690 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1467c:	e0bffd17 	ldw	r2,-12(fp)
   14680:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14684:	e0bffd17 	ldw	r2,-12(fp)
   14688:	10800804 	addi	r2,r2,32
   1468c:	e0bffd15 	stw	r2,-12(fp)
   14690:	e0fffd17 	ldw	r3,-12(fp)
   14694:	e0bffc17 	ldw	r2,-16(fp)
   14698:	18bff836 	bltu	r3,r2,1467c <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1469c:	e0bffe17 	ldw	r2,-8(fp)
   146a0:	108007cc 	andi	r2,r2,31
   146a4:	1005003a 	cmpeq	r2,r2,zero
   146a8:	1000021e 	bne	r2,zero,146b4 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
   146ac:	e0bffd17 	ldw	r2,-12(fp)
   146b0:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   146b4:	e037883a 	mov	sp,fp
   146b8:	df000017 	ldw	fp,0(sp)
   146bc:	dec00104 	addi	sp,sp,4
   146c0:	f800283a 	ret

000146c4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   146c4:	defff904 	addi	sp,sp,-28
   146c8:	dfc00615 	stw	ra,24(sp)
   146cc:	df000515 	stw	fp,20(sp)
   146d0:	df000504 	addi	fp,sp,20
   146d4:	e13ffd15 	stw	r4,-12(fp)
   146d8:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   146dc:	e0bffd17 	ldw	r2,-12(fp)
   146e0:	1005003a 	cmpeq	r2,r2,zero
   146e4:	1000041e 	bne	r2,zero,146f8 <alt_dev_llist_insert+0x34>
   146e8:	e0bffd17 	ldw	r2,-12(fp)
   146ec:	10800217 	ldw	r2,8(r2)
   146f0:	1004c03a 	cmpne	r2,r2,zero
   146f4:	1000071e 	bne	r2,zero,14714 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   146f8:	00147780 	call	14778 <alt_get_errno>
   146fc:	1007883a 	mov	r3,r2
   14700:	00800584 	movi	r2,22
   14704:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   14708:	00bffa84 	movi	r2,-22
   1470c:	e0bfff15 	stw	r2,-4(fp)
   14710:	00001306 	br	14760 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   14714:	e0fffd17 	ldw	r3,-12(fp)
   14718:	e0bffe17 	ldw	r2,-8(fp)
   1471c:	e0bffb15 	stw	r2,-20(fp)
   14720:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14724:	e0fffc17 	ldw	r3,-16(fp)
   14728:	e0bffb17 	ldw	r2,-20(fp)
   1472c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   14730:	e0bffb17 	ldw	r2,-20(fp)
   14734:	10c00017 	ldw	r3,0(r2)
   14738:	e0bffc17 	ldw	r2,-16(fp)
   1473c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   14740:	e0bffb17 	ldw	r2,-20(fp)
   14744:	10c00017 	ldw	r3,0(r2)
   14748:	e0bffc17 	ldw	r2,-16(fp)
   1474c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   14750:	e0fffb17 	ldw	r3,-20(fp)
   14754:	e0bffc17 	ldw	r2,-16(fp)
   14758:	18800015 	stw	r2,0(r3)

  return 0;  
   1475c:	e03fff15 	stw	zero,-4(fp)
   14760:	e0bfff17 	ldw	r2,-4(fp)
}
   14764:	e037883a 	mov	sp,fp
   14768:	dfc00117 	ldw	ra,4(sp)
   1476c:	df000017 	ldw	fp,0(sp)
   14770:	dec00204 	addi	sp,sp,8
   14774:	f800283a 	ret

00014778 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14778:	defffd04 	addi	sp,sp,-12
   1477c:	dfc00215 	stw	ra,8(sp)
   14780:	df000115 	stw	fp,4(sp)
   14784:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   14788:	00820034 	movhi	r2,2048
   1478c:	10894b04 	addi	r2,r2,9516
   14790:	10800017 	ldw	r2,0(r2)
   14794:	1005003a 	cmpeq	r2,r2,zero
   14798:	1000061e 	bne	r2,zero,147b4 <alt_get_errno+0x3c>
   1479c:	00820034 	movhi	r2,2048
   147a0:	10894b04 	addi	r2,r2,9516
   147a4:	10800017 	ldw	r2,0(r2)
   147a8:	103ee83a 	callr	r2
   147ac:	e0bfff15 	stw	r2,-4(fp)
   147b0:	00000306 	br	147c0 <alt_get_errno+0x48>
   147b4:	00820034 	movhi	r2,2048
   147b8:	10897604 	addi	r2,r2,9688
   147bc:	e0bfff15 	stw	r2,-4(fp)
   147c0:	e0bfff17 	ldw	r2,-4(fp)
}
   147c4:	e037883a 	mov	sp,fp
   147c8:	dfc00117 	ldw	ra,4(sp)
   147cc:	df000017 	ldw	fp,0(sp)
   147d0:	dec00204 	addi	sp,sp,8
   147d4:	f800283a 	ret

000147d8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   147d8:	defffd04 	addi	sp,sp,-12
   147dc:	dfc00215 	stw	ra,8(sp)
   147e0:	df000115 	stw	fp,4(sp)
   147e4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   147e8:	00bfff04 	movi	r2,-4
   147ec:	00c00074 	movhi	r3,1
   147f0:	18d7d504 	addi	r3,r3,24404
   147f4:	1885883a 	add	r2,r3,r2
   147f8:	e0bfff15 	stw	r2,-4(fp)
   147fc:	00000606 	br	14818 <_do_ctors+0x40>
        (*ctor) (); 
   14800:	e0bfff17 	ldw	r2,-4(fp)
   14804:	10800017 	ldw	r2,0(r2)
   14808:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1480c:	e0bfff17 	ldw	r2,-4(fp)
   14810:	10bfff04 	addi	r2,r2,-4
   14814:	e0bfff15 	stw	r2,-4(fp)
   14818:	e0ffff17 	ldw	r3,-4(fp)
   1481c:	00800074 	movhi	r2,1
   14820:	1097d404 	addi	r2,r2,24400
   14824:	18bff62e 	bgeu	r3,r2,14800 <_do_ctors+0x28>
        (*ctor) (); 
}
   14828:	e037883a 	mov	sp,fp
   1482c:	dfc00117 	ldw	ra,4(sp)
   14830:	df000017 	ldw	fp,0(sp)
   14834:	dec00204 	addi	sp,sp,8
   14838:	f800283a 	ret

0001483c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1483c:	defffd04 	addi	sp,sp,-12
   14840:	dfc00215 	stw	ra,8(sp)
   14844:	df000115 	stw	fp,4(sp)
   14848:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1484c:	00bfff04 	movi	r2,-4
   14850:	00c00074 	movhi	r3,1
   14854:	18d7d504 	addi	r3,r3,24404
   14858:	1885883a 	add	r2,r3,r2
   1485c:	e0bfff15 	stw	r2,-4(fp)
   14860:	00000606 	br	1487c <_do_dtors+0x40>
        (*dtor) (); 
   14864:	e0bfff17 	ldw	r2,-4(fp)
   14868:	10800017 	ldw	r2,0(r2)
   1486c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   14870:	e0bfff17 	ldw	r2,-4(fp)
   14874:	10bfff04 	addi	r2,r2,-4
   14878:	e0bfff15 	stw	r2,-4(fp)
   1487c:	e0ffff17 	ldw	r3,-4(fp)
   14880:	00800074 	movhi	r2,1
   14884:	1097d504 	addi	r2,r2,24404
   14888:	18bff62e 	bgeu	r3,r2,14864 <_do_dtors+0x28>
        (*dtor) (); 
}
   1488c:	e037883a 	mov	sp,fp
   14890:	dfc00117 	ldw	ra,4(sp)
   14894:	df000017 	ldw	fp,0(sp)
   14898:	dec00204 	addi	sp,sp,8
   1489c:	f800283a 	ret

000148a0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   148a0:	defff904 	addi	sp,sp,-28
   148a4:	dfc00615 	stw	ra,24(sp)
   148a8:	df000515 	stw	fp,20(sp)
   148ac:	df000504 	addi	fp,sp,20
   148b0:	e13ffd15 	stw	r4,-12(fp)
   148b4:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   148b8:	e0bffe17 	ldw	r2,-8(fp)
   148bc:	10800017 	ldw	r2,0(r2)
   148c0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   148c4:	e13ffd17 	ldw	r4,-12(fp)
   148c8:	00056400 	call	5640 <strlen>
   148cc:	10800044 	addi	r2,r2,1
   148d0:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   148d4:	00000d06 	br	1490c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   148d8:	e0bffc17 	ldw	r2,-16(fp)
   148dc:	11000217 	ldw	r4,8(r2)
   148e0:	e1bffb17 	ldw	r6,-20(fp)
   148e4:	e17ffd17 	ldw	r5,-12(fp)
   148e8:	00053680 	call	5368 <memcmp>
   148ec:	1004c03a 	cmpne	r2,r2,zero
   148f0:	1000031e 	bne	r2,zero,14900 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   148f4:	e0bffc17 	ldw	r2,-16(fp)
   148f8:	e0bfff15 	stw	r2,-4(fp)
   148fc:	00000706 	br	1491c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   14900:	e0bffc17 	ldw	r2,-16(fp)
   14904:	10800017 	ldw	r2,0(r2)
   14908:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1490c:	e0fffe17 	ldw	r3,-8(fp)
   14910:	e0bffc17 	ldw	r2,-16(fp)
   14914:	10fff01e 	bne	r2,r3,148d8 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   14918:	e03fff15 	stw	zero,-4(fp)
   1491c:	e0bfff17 	ldw	r2,-4(fp)
}
   14920:	e037883a 	mov	sp,fp
   14924:	dfc00117 	ldw	ra,4(sp)
   14928:	df000017 	ldw	fp,0(sp)
   1492c:	dec00204 	addi	sp,sp,8
   14930:	f800283a 	ret

00014934 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   14934:	defffb04 	addi	sp,sp,-20
   14938:	dfc00415 	stw	ra,16(sp)
   1493c:	df000315 	stw	fp,12(sp)
   14940:	df000304 	addi	fp,sp,12
   14944:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   14948:	e13ffe17 	ldw	r4,-8(fp)
   1494c:	d1601304 	addi	r5,gp,-32692
   14950:	00148a00 	call	148a0 <alt_find_dev>
   14954:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
   14958:	e0bffd17 	ldw	r2,-12(fp)
   1495c:	1005003a 	cmpeq	r2,r2,zero
   14960:	10000b1e 	bne	r2,zero,14990 <alt_flash_open_dev+0x5c>
   14964:	e0bffd17 	ldw	r2,-12(fp)
   14968:	10800317 	ldw	r2,12(r2)
   1496c:	1005003a 	cmpeq	r2,r2,zero
   14970:	1000071e 	bne	r2,zero,14990 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
   14974:	e0bffd17 	ldw	r2,-12(fp)
   14978:	10800317 	ldw	r2,12(r2)
   1497c:	e13ffd17 	ldw	r4,-12(fp)
   14980:	e17ffe17 	ldw	r5,-8(fp)
   14984:	103ee83a 	callr	r2
   14988:	e0bfff15 	stw	r2,-4(fp)
   1498c:	00000206 	br	14998 <alt_flash_open_dev+0x64>
  }

  return dev;
   14990:	e0bffd17 	ldw	r2,-12(fp)
   14994:	e0bfff15 	stw	r2,-4(fp)
   14998:	e0bfff17 	ldw	r2,-4(fp)
}
   1499c:	e037883a 	mov	sp,fp
   149a0:	dfc00117 	ldw	ra,4(sp)
   149a4:	df000017 	ldw	fp,0(sp)
   149a8:	dec00204 	addi	sp,sp,8
   149ac:	f800283a 	ret

000149b0 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   149b0:	defffd04 	addi	sp,sp,-12
   149b4:	dfc00215 	stw	ra,8(sp)
   149b8:	df000115 	stw	fp,4(sp)
   149bc:	df000104 	addi	fp,sp,4
   149c0:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   149c4:	e0bfff17 	ldw	r2,-4(fp)
   149c8:	1005003a 	cmpeq	r2,r2,zero
   149cc:	1000081e 	bne	r2,zero,149f0 <alt_flash_close_dev+0x40>
   149d0:	e0bfff17 	ldw	r2,-4(fp)
   149d4:	10800417 	ldw	r2,16(r2)
   149d8:	1005003a 	cmpeq	r2,r2,zero
   149dc:	1000041e 	bne	r2,zero,149f0 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
   149e0:	e0bfff17 	ldw	r2,-4(fp)
   149e4:	10800417 	ldw	r2,16(r2)
   149e8:	e13fff17 	ldw	r4,-4(fp)
   149ec:	103ee83a 	callr	r2
  }
  return;
}
   149f0:	e037883a 	mov	sp,fp
   149f4:	dfc00117 	ldw	ra,4(sp)
   149f8:	df000017 	ldw	fp,0(sp)
   149fc:	dec00204 	addi	sp,sp,8
   14a00:	f800283a 	ret

00014a04 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   14a04:	defff904 	addi	sp,sp,-28
   14a08:	dfc00615 	stw	ra,24(sp)
   14a0c:	df000515 	stw	fp,20(sp)
   14a10:	df000504 	addi	fp,sp,20
   14a14:	e13ffc15 	stw	r4,-16(fp)
   14a18:	e17ffd15 	stw	r5,-12(fp)
   14a1c:	e1bffe15 	stw	r6,-8(fp)
   14a20:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   14a24:	e13ffd17 	ldw	r4,-12(fp)
   14a28:	e17ffe17 	ldw	r5,-8(fp)
   14a2c:	e1bfff17 	ldw	r6,-4(fp)
   14a30:	0014c1c0 	call	14c1c <open>
   14a34:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   14a38:	e0bffb17 	ldw	r2,-20(fp)
   14a3c:	1004803a 	cmplt	r2,r2,zero
   14a40:	10001c1e 	bne	r2,zero,14ab4 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   14a44:	e0bffb17 	ldw	r2,-20(fp)
   14a48:	00c20034 	movhi	r3,2048
   14a4c:	18c3e004 	addi	r3,r3,3968
   14a50:	10800324 	muli	r2,r2,12
   14a54:	10c5883a 	add	r2,r2,r3
   14a58:	10c00017 	ldw	r3,0(r2)
   14a5c:	e0bffc17 	ldw	r2,-16(fp)
   14a60:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   14a64:	e0bffb17 	ldw	r2,-20(fp)
   14a68:	00c20034 	movhi	r3,2048
   14a6c:	18c3e004 	addi	r3,r3,3968
   14a70:	10800324 	muli	r2,r2,12
   14a74:	10c5883a 	add	r2,r2,r3
   14a78:	10800104 	addi	r2,r2,4
   14a7c:	10c00017 	ldw	r3,0(r2)
   14a80:	e0bffc17 	ldw	r2,-16(fp)
   14a84:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   14a88:	e0bffb17 	ldw	r2,-20(fp)
   14a8c:	00c20034 	movhi	r3,2048
   14a90:	18c3e004 	addi	r3,r3,3968
   14a94:	10800324 	muli	r2,r2,12
   14a98:	10c5883a 	add	r2,r2,r3
   14a9c:	10800204 	addi	r2,r2,8
   14aa0:	10c00017 	ldw	r3,0(r2)
   14aa4:	e0bffc17 	ldw	r2,-16(fp)
   14aa8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   14aac:	e13ffb17 	ldw	r4,-20(fp)
   14ab0:	000f2780 	call	f278 <alt_release_fd>
  }
} 
   14ab4:	e037883a 	mov	sp,fp
   14ab8:	dfc00117 	ldw	ra,4(sp)
   14abc:	df000017 	ldw	fp,0(sp)
   14ac0:	dec00204 	addi	sp,sp,8
   14ac4:	f800283a 	ret

00014ac8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   14ac8:	defffb04 	addi	sp,sp,-20
   14acc:	dfc00415 	stw	ra,16(sp)
   14ad0:	df000315 	stw	fp,12(sp)
   14ad4:	df000304 	addi	fp,sp,12
   14ad8:	e13ffd15 	stw	r4,-12(fp)
   14adc:	e17ffe15 	stw	r5,-8(fp)
   14ae0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   14ae4:	01020034 	movhi	r4,2048
   14ae8:	2103e304 	addi	r4,r4,3980
   14aec:	e17ffd17 	ldw	r5,-12(fp)
   14af0:	01800044 	movi	r6,1
   14af4:	01c07fc4 	movi	r7,511
   14af8:	0014a040 	call	14a04 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   14afc:	01020034 	movhi	r4,2048
   14b00:	2103e004 	addi	r4,r4,3968
   14b04:	e17ffe17 	ldw	r5,-8(fp)
   14b08:	000d883a 	mov	r6,zero
   14b0c:	01c07fc4 	movi	r7,511
   14b10:	0014a040 	call	14a04 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   14b14:	01020034 	movhi	r4,2048
   14b18:	2103e604 	addi	r4,r4,3992
   14b1c:	e17fff17 	ldw	r5,-4(fp)
   14b20:	01800044 	movi	r6,1
   14b24:	01c07fc4 	movi	r7,511
   14b28:	0014a040 	call	14a04 <alt_open_fd>
}  
   14b2c:	e037883a 	mov	sp,fp
   14b30:	dfc00117 	ldw	ra,4(sp)
   14b34:	df000017 	ldw	fp,0(sp)
   14b38:	dec00204 	addi	sp,sp,8
   14b3c:	f800283a 	ret

00014b40 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   14b40:	defffc04 	addi	sp,sp,-16
   14b44:	df000315 	stw	fp,12(sp)
   14b48:	df000304 	addi	fp,sp,12
   14b4c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   14b50:	e0bffe17 	ldw	r2,-8(fp)
   14b54:	10800217 	ldw	r2,8(r2)
   14b58:	10d00034 	orhi	r3,r2,16384
   14b5c:	e0bffe17 	ldw	r2,-8(fp)
   14b60:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14b64:	e03ffd15 	stw	zero,-12(fp)
   14b68:	00002006 	br	14bec <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   14b6c:	e0bffd17 	ldw	r2,-12(fp)
   14b70:	00c20034 	movhi	r3,2048
   14b74:	18c3e004 	addi	r3,r3,3968
   14b78:	10800324 	muli	r2,r2,12
   14b7c:	10c5883a 	add	r2,r2,r3
   14b80:	10c00017 	ldw	r3,0(r2)
   14b84:	e0bffe17 	ldw	r2,-8(fp)
   14b88:	10800017 	ldw	r2,0(r2)
   14b8c:	1880141e 	bne	r3,r2,14be0 <alt_file_locked+0xa0>
   14b90:	e0bffd17 	ldw	r2,-12(fp)
   14b94:	00c20034 	movhi	r3,2048
   14b98:	18c3e004 	addi	r3,r3,3968
   14b9c:	10800324 	muli	r2,r2,12
   14ba0:	10c5883a 	add	r2,r2,r3
   14ba4:	10800204 	addi	r2,r2,8
   14ba8:	10800017 	ldw	r2,0(r2)
   14bac:	1004403a 	cmpge	r2,r2,zero
   14bb0:	10000b1e 	bne	r2,zero,14be0 <alt_file_locked+0xa0>
   14bb4:	e0bffd17 	ldw	r2,-12(fp)
   14bb8:	10800324 	muli	r2,r2,12
   14bbc:	1007883a 	mov	r3,r2
   14bc0:	00820034 	movhi	r2,2048
   14bc4:	1083e004 	addi	r2,r2,3968
   14bc8:	1887883a 	add	r3,r3,r2
   14bcc:	e0bffe17 	ldw	r2,-8(fp)
   14bd0:	18800326 	beq	r3,r2,14be0 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   14bd4:	00bffcc4 	movi	r2,-13
   14bd8:	e0bfff15 	stw	r2,-4(fp)
   14bdc:	00000a06 	br	14c08 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14be0:	e0bffd17 	ldw	r2,-12(fp)
   14be4:	10800044 	addi	r2,r2,1
   14be8:	e0bffd15 	stw	r2,-12(fp)
   14bec:	00820034 	movhi	r2,2048
   14bf0:	10894a04 	addi	r2,r2,9512
   14bf4:	10800017 	ldw	r2,0(r2)
   14bf8:	1007883a 	mov	r3,r2
   14bfc:	e0bffd17 	ldw	r2,-12(fp)
   14c00:	18bfda2e 	bgeu	r3,r2,14b6c <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   14c04:	e03fff15 	stw	zero,-4(fp)
   14c08:	e0bfff17 	ldw	r2,-4(fp)
}
   14c0c:	e037883a 	mov	sp,fp
   14c10:	df000017 	ldw	fp,0(sp)
   14c14:	dec00104 	addi	sp,sp,4
   14c18:	f800283a 	ret

00014c1c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   14c1c:	defff404 	addi	sp,sp,-48
   14c20:	dfc00b15 	stw	ra,44(sp)
   14c24:	df000a15 	stw	fp,40(sp)
   14c28:	df000a04 	addi	fp,sp,40
   14c2c:	e13ffb15 	stw	r4,-20(fp)
   14c30:	e17ffc15 	stw	r5,-16(fp)
   14c34:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   14c38:	00bfffc4 	movi	r2,-1
   14c3c:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   14c40:	00bffb44 	movi	r2,-19
   14c44:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   14c48:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   14c4c:	e13ffb17 	ldw	r4,-20(fp)
   14c50:	01420034 	movhi	r5,2048
   14c54:	29494804 	addi	r5,r5,9504
   14c58:	00148a00 	call	148a0 <alt_find_dev>
   14c5c:	e0bffa15 	stw	r2,-24(fp)
   14c60:	e0bffa17 	ldw	r2,-24(fp)
   14c64:	1004c03a 	cmpne	r2,r2,zero
   14c68:	1000051e 	bne	r2,zero,14c80 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   14c6c:	e13ffb17 	ldw	r4,-20(fp)
   14c70:	00159e40 	call	159e4 <alt_find_file>
   14c74:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   14c78:	00800044 	movi	r2,1
   14c7c:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14c80:	e0bffa17 	ldw	r2,-24(fp)
   14c84:	1005003a 	cmpeq	r2,r2,zero
   14c88:	1000301e 	bne	r2,zero,14d4c <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   14c8c:	e13ffa17 	ldw	r4,-24(fp)
   14c90:	0015b040 	call	15b04 <alt_get_fd>
   14c94:	e0bff815 	stw	r2,-32(fp)
   14c98:	e0bff817 	ldw	r2,-32(fp)
   14c9c:	1004403a 	cmpge	r2,r2,zero
   14ca0:	1000031e 	bne	r2,zero,14cb0 <open+0x94>
    {
      status = index;
   14ca4:	e0bff817 	ldw	r2,-32(fp)
   14ca8:	e0bff715 	stw	r2,-36(fp)
   14cac:	00002906 	br	14d54 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   14cb0:	e0bff817 	ldw	r2,-32(fp)
   14cb4:	10800324 	muli	r2,r2,12
   14cb8:	1007883a 	mov	r3,r2
   14cbc:	00820034 	movhi	r2,2048
   14cc0:	1083e004 	addi	r2,r2,3968
   14cc4:	1885883a 	add	r2,r3,r2
   14cc8:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   14ccc:	e0fffc17 	ldw	r3,-16(fp)
   14cd0:	00900034 	movhi	r2,16384
   14cd4:	10bfffc4 	addi	r2,r2,-1
   14cd8:	1886703a 	and	r3,r3,r2
   14cdc:	e0bff917 	ldw	r2,-28(fp)
   14ce0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   14ce4:	e0bff617 	ldw	r2,-40(fp)
   14ce8:	1004c03a 	cmpne	r2,r2,zero
   14cec:	1000061e 	bne	r2,zero,14d08 <open+0xec>
   14cf0:	e13ff917 	ldw	r4,-28(fp)
   14cf4:	0014b400 	call	14b40 <alt_file_locked>
   14cf8:	e0bff715 	stw	r2,-36(fp)
   14cfc:	e0bff717 	ldw	r2,-36(fp)
   14d00:	1004803a 	cmplt	r2,r2,zero
   14d04:	1000131e 	bne	r2,zero,14d54 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   14d08:	e0bffa17 	ldw	r2,-24(fp)
   14d0c:	10800317 	ldw	r2,12(r2)
   14d10:	1005003a 	cmpeq	r2,r2,zero
   14d14:	1000091e 	bne	r2,zero,14d3c <open+0x120>
   14d18:	e0bffa17 	ldw	r2,-24(fp)
   14d1c:	10800317 	ldw	r2,12(r2)
   14d20:	e13ff917 	ldw	r4,-28(fp)
   14d24:	e17ffb17 	ldw	r5,-20(fp)
   14d28:	e1bffc17 	ldw	r6,-16(fp)
   14d2c:	e1fffd17 	ldw	r7,-12(fp)
   14d30:	103ee83a 	callr	r2
   14d34:	e0bfff15 	stw	r2,-4(fp)
   14d38:	00000106 	br	14d40 <open+0x124>
   14d3c:	e03fff15 	stw	zero,-4(fp)
   14d40:	e0bfff17 	ldw	r2,-4(fp)
   14d44:	e0bff715 	stw	r2,-36(fp)
   14d48:	00000206 	br	14d54 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   14d4c:	00bffb44 	movi	r2,-19
   14d50:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   14d54:	e0bff717 	ldw	r2,-36(fp)
   14d58:	1004403a 	cmpge	r2,r2,zero
   14d5c:	1000091e 	bne	r2,zero,14d84 <open+0x168>
  {
    alt_release_fd (index);  
   14d60:	e13ff817 	ldw	r4,-32(fp)
   14d64:	000f2780 	call	f278 <alt_release_fd>
    ALT_ERRNO = -status;
   14d68:	0014da40 	call	14da4 <alt_get_errno>
   14d6c:	e0fff717 	ldw	r3,-36(fp)
   14d70:	00c7c83a 	sub	r3,zero,r3
   14d74:	10c00015 	stw	r3,0(r2)
    return -1;
   14d78:	00bfffc4 	movi	r2,-1
   14d7c:	e0bffe15 	stw	r2,-8(fp)
   14d80:	00000206 	br	14d8c <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   14d84:	e0bff817 	ldw	r2,-32(fp)
   14d88:	e0bffe15 	stw	r2,-8(fp)
   14d8c:	e0bffe17 	ldw	r2,-8(fp)
}
   14d90:	e037883a 	mov	sp,fp
   14d94:	dfc00117 	ldw	ra,4(sp)
   14d98:	df000017 	ldw	fp,0(sp)
   14d9c:	dec00204 	addi	sp,sp,8
   14da0:	f800283a 	ret

00014da4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14da4:	defffd04 	addi	sp,sp,-12
   14da8:	dfc00215 	stw	ra,8(sp)
   14dac:	df000115 	stw	fp,4(sp)
   14db0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   14db4:	00820034 	movhi	r2,2048
   14db8:	10894b04 	addi	r2,r2,9516
   14dbc:	10800017 	ldw	r2,0(r2)
   14dc0:	1005003a 	cmpeq	r2,r2,zero
   14dc4:	1000061e 	bne	r2,zero,14de0 <alt_get_errno+0x3c>
   14dc8:	00820034 	movhi	r2,2048
   14dcc:	10894b04 	addi	r2,r2,9516
   14dd0:	10800017 	ldw	r2,0(r2)
   14dd4:	103ee83a 	callr	r2
   14dd8:	e0bfff15 	stw	r2,-4(fp)
   14ddc:	00000306 	br	14dec <alt_get_errno+0x48>
   14de0:	00820034 	movhi	r2,2048
   14de4:	10897604 	addi	r2,r2,9688
   14de8:	e0bfff15 	stw	r2,-4(fp)
   14dec:	e0bfff17 	ldw	r2,-4(fp)
}
   14df0:	e037883a 	mov	sp,fp
   14df4:	dfc00117 	ldw	ra,4(sp)
   14df8:	df000017 	ldw	fp,0(sp)
   14dfc:	dec00204 	addi	sp,sp,8
   14e00:	f800283a 	ret

00014e04 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   14e04:	defffa04 	addi	sp,sp,-24
   14e08:	df000515 	stw	fp,20(sp)
   14e0c:	df000504 	addi	fp,sp,20
   14e10:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14e14:	0005303a 	rdctl	r2,status
   14e18:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14e1c:	e0fffd17 	ldw	r3,-12(fp)
   14e20:	00bfff84 	movi	r2,-2
   14e24:	1884703a 	and	r2,r3,r2
   14e28:	1001703a 	wrctl	status,r2
  
  return context;
   14e2c:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   14e30:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   14e34:	e0bfff17 	ldw	r2,-4(fp)
   14e38:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   14e3c:	e0bffc17 	ldw	r2,-16(fp)
   14e40:	10c00017 	ldw	r3,0(r2)
   14e44:	e0bffc17 	ldw	r2,-16(fp)
   14e48:	10800117 	ldw	r2,4(r2)
   14e4c:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   14e50:	e0bffc17 	ldw	r2,-16(fp)
   14e54:	10c00117 	ldw	r3,4(r2)
   14e58:	e0bffc17 	ldw	r2,-16(fp)
   14e5c:	10800017 	ldw	r2,0(r2)
   14e60:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   14e64:	e0fffc17 	ldw	r3,-16(fp)
   14e68:	e0bffc17 	ldw	r2,-16(fp)
   14e6c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   14e70:	e0fffc17 	ldw	r3,-16(fp)
   14e74:	e0bffc17 	ldw	r2,-16(fp)
   14e78:	18800015 	stw	r2,0(r3)
   14e7c:	e0bffe17 	ldw	r2,-8(fp)
   14e80:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14e84:	e0bffb17 	ldw	r2,-20(fp)
   14e88:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   14e8c:	e037883a 	mov	sp,fp
   14e90:	df000017 	ldw	fp,0(sp)
   14e94:	dec00104 	addi	sp,sp,4
   14e98:	f800283a 	ret

00014e9c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   14e9c:	defffb04 	addi	sp,sp,-20
   14ea0:	dfc00415 	stw	ra,16(sp)
   14ea4:	df000315 	stw	fp,12(sp)
   14ea8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   14eac:	d0a01517 	ldw	r2,-32684(gp)
   14eb0:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   14eb4:	d0a04017 	ldw	r2,-32512(gp)
   14eb8:	10800044 	addi	r2,r2,1
   14ebc:	d0a04015 	stw	r2,-32512(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14ec0:	00003106 	br	14f88 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   14ec4:	e0bffe17 	ldw	r2,-8(fp)
   14ec8:	10800017 	ldw	r2,0(r2)
   14ecc:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   14ed0:	e0bffe17 	ldw	r2,-8(fp)
   14ed4:	10800403 	ldbu	r2,16(r2)
   14ed8:	10803fcc 	andi	r2,r2,255
   14edc:	1005003a 	cmpeq	r2,r2,zero
   14ee0:	1000051e 	bne	r2,zero,14ef8 <alt_tick+0x5c>
   14ee4:	d0a04017 	ldw	r2,-32512(gp)
   14ee8:	1004c03a 	cmpne	r2,r2,zero
   14eec:	1000021e 	bne	r2,zero,14ef8 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   14ef0:	e0bffe17 	ldw	r2,-8(fp)
   14ef4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   14ef8:	e0bffe17 	ldw	r2,-8(fp)
   14efc:	10c00217 	ldw	r3,8(r2)
   14f00:	d0a04017 	ldw	r2,-32512(gp)
   14f04:	10c01e36 	bltu	r2,r3,14f80 <alt_tick+0xe4>
   14f08:	e0bffe17 	ldw	r2,-8(fp)
   14f0c:	10800403 	ldbu	r2,16(r2)
   14f10:	10803fcc 	andi	r2,r2,255
   14f14:	1004c03a 	cmpne	r2,r2,zero
   14f18:	1000191e 	bne	r2,zero,14f80 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   14f1c:	e0bffe17 	ldw	r2,-8(fp)
   14f20:	10c00317 	ldw	r3,12(r2)
   14f24:	e0bffe17 	ldw	r2,-8(fp)
   14f28:	11000517 	ldw	r4,20(r2)
   14f2c:	183ee83a 	callr	r3
   14f30:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   14f34:	e0bffd17 	ldw	r2,-12(fp)
   14f38:	1004c03a 	cmpne	r2,r2,zero
   14f3c:	1000031e 	bne	r2,zero,14f4c <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   14f40:	e13ffe17 	ldw	r4,-8(fp)
   14f44:	0014e040 	call	14e04 <alt_alarm_stop>
   14f48:	00000d06 	br	14f80 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   14f4c:	e0bffe17 	ldw	r2,-8(fp)
   14f50:	10c00217 	ldw	r3,8(r2)
   14f54:	e0bffd17 	ldw	r2,-12(fp)
   14f58:	1887883a 	add	r3,r3,r2
   14f5c:	e0bffe17 	ldw	r2,-8(fp)
   14f60:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   14f64:	e0bffe17 	ldw	r2,-8(fp)
   14f68:	10c00217 	ldw	r3,8(r2)
   14f6c:	d0a04017 	ldw	r2,-32512(gp)
   14f70:	1880032e 	bgeu	r3,r2,14f80 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   14f74:	e0fffe17 	ldw	r3,-8(fp)
   14f78:	00800044 	movi	r2,1
   14f7c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   14f80:	e0bfff17 	ldw	r2,-4(fp)
   14f84:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14f88:	d0e01504 	addi	r3,gp,-32684
   14f8c:	e0bffe17 	ldw	r2,-8(fp)
   14f90:	10ffcc1e 	bne	r2,r3,14ec4 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   14f94:	e037883a 	mov	sp,fp
   14f98:	dfc00117 	ldw	ra,4(sp)
   14f9c:	df000017 	ldw	fp,0(sp)
   14fa0:	dec00204 	addi	sp,sp,8
   14fa4:	f800283a 	ret

00014fa8 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   14fa8:	defffd04 	addi	sp,sp,-12
   14fac:	dfc00215 	stw	ra,8(sp)
   14fb0:	df000115 	stw	fp,4(sp)
   14fb4:	df000104 	addi	fp,sp,4
   14fb8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   14fbc:	e13fff17 	ldw	r4,-4(fp)
   14fc0:	00158b80 	call	158b8 <alt_busy_sleep>
}
   14fc4:	e037883a 	mov	sp,fp
   14fc8:	dfc00117 	ldw	ra,4(sp)
   14fcc:	df000017 	ldw	fp,0(sp)
   14fd0:	dec00204 	addi	sp,sp,8
   14fd4:	f800283a 	ret

00014fd8 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   14fd8:	deffff04 	addi	sp,sp,-4
   14fdc:	df000015 	stw	fp,0(sp)
   14fe0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   14fe4:	000170fa 	wrctl	ienable,zero
}
   14fe8:	e037883a 	mov	sp,fp
   14fec:	df000017 	ldw	fp,0(sp)
   14ff0:	dec00104 	addi	sp,sp,4
   14ff4:	f800283a 	ret

00014ff8 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   14ff8:	defff704 	addi	sp,sp,-36
   14ffc:	dfc00815 	stw	ra,32(sp)
   15000:	df000715 	stw	fp,28(sp)
   15004:	df000704 	addi	fp,sp,28
   15008:	e13ffc15 	stw	r4,-16(fp)
   1500c:	e17ffd15 	stw	r5,-12(fp)
   15010:	e1bffe15 	stw	r6,-8(fp)
   15014:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   15018:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1501c:	e0bffc17 	ldw	r2,-16(fp)
   15020:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   15024:	e1bfff17 	ldw	r6,-4(fp)
   15028:	00800074 	movhi	r2,1
   1502c:	1094e704 	addi	r2,r2,21404
   15030:	d8800015 	stw	r2,0(sp)
   15034:	e13ffa17 	ldw	r4,-24(fp)
   15038:	e17ffe17 	ldw	r5,-8(fp)
   1503c:	e1c00217 	ldw	r7,8(fp)
   15040:	000fedc0 	call	fedc <alt_flash_program_block>
   15044:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
   15048:	e0bffb17 	ldw	r2,-20(fp)
}
   1504c:	e037883a 	mov	sp,fp
   15050:	dfc00117 	ldw	ra,4(sp)
   15054:	df000017 	ldw	fp,0(sp)
   15058:	dec00204 	addi	sp,sp,8
   1505c:	f800283a 	ret

00015060 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   15060:	defff804 	addi	sp,sp,-32
   15064:	dfc00715 	stw	ra,28(sp)
   15068:	df000615 	stw	fp,24(sp)
   1506c:	df000604 	addi	fp,sp,24
   15070:	e13ffe15 	stw	r4,-8(fp)
   15074:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   15078:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1507c:	e0bffe17 	ldw	r2,-8(fp)
   15080:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   15084:	e0bffa17 	ldw	r2,-24(fp)
   15088:	10c03317 	ldw	r3,204(r2)
   1508c:	e0bffa17 	ldw	r2,-24(fp)
   15090:	11000a17 	ldw	r4,40(r2)
   15094:	01415544 	movi	r5,1365
   15098:	01802a84 	movi	r6,170
   1509c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   150a0:	e0bffa17 	ldw	r2,-24(fp)
   150a4:	10c03317 	ldw	r3,204(r2)
   150a8:	e0bffa17 	ldw	r2,-24(fp)
   150ac:	11000a17 	ldw	r4,40(r2)
   150b0:	0140aa84 	movi	r5,682
   150b4:	01801544 	movi	r6,85
   150b8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   150bc:	e0bffa17 	ldw	r2,-24(fp)
   150c0:	10c03317 	ldw	r3,204(r2)
   150c4:	e0bffa17 	ldw	r2,-24(fp)
   150c8:	11000a17 	ldw	r4,40(r2)
   150cc:	01415544 	movi	r5,1365
   150d0:	01802004 	movi	r6,128
   150d4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   150d8:	e0bffa17 	ldw	r2,-24(fp)
   150dc:	10c03317 	ldw	r3,204(r2)
   150e0:	e0bffa17 	ldw	r2,-24(fp)
   150e4:	11000a17 	ldw	r4,40(r2)
   150e8:	01415544 	movi	r5,1365
   150ec:	01802a84 	movi	r6,170
   150f0:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   150f4:	e0bffa17 	ldw	r2,-24(fp)
   150f8:	10c03317 	ldw	r3,204(r2)
   150fc:	e0bffa17 	ldw	r2,-24(fp)
   15100:	11000a17 	ldw	r4,40(r2)
   15104:	0140aa84 	movi	r5,682
   15108:	01801544 	movi	r6,85
   1510c:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   15110:	e0bffa17 	ldw	r2,-24(fp)
   15114:	11803517 	ldw	r6,212(r2)
   15118:	e0bffa17 	ldw	r2,-24(fp)
   1511c:	10800a17 	ldw	r2,40(r2)
   15120:	1007883a 	mov	r3,r2
   15124:	e0bfff17 	ldw	r2,-4(fp)
   15128:	1889883a 	add	r4,r3,r2
   1512c:	01400c04 	movi	r5,48
   15130:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   15134:	0109c404 	movi	r4,10000
   15138:	0014fa80 	call	14fa8 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   1513c:	00800c84 	movi	r2,50
   15140:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15144:	e0bffa17 	ldw	r2,-24(fp)
   15148:	10800a17 	ldw	r2,40(r2)
   1514c:	1007883a 	mov	r3,r2
   15150:	e0bfff17 	ldw	r2,-4(fp)
   15154:	1885883a 	add	r2,r3,r2
   15158:	10800023 	ldbuio	r2,0(r2)
   1515c:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   15160:	0100fa04 	movi	r4,1000
   15164:	0014fa80 	call	14fa8 <usleep>
    timeout--;
   15168:	e0bffb17 	ldw	r2,-20(fp)
   1516c:	10bfffc4 	addi	r2,r2,-1
   15170:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   15174:	e0bffd03 	ldbu	r2,-12(fp)
   15178:	10803fcc 	andi	r2,r2,255
   1517c:	1080020c 	andi	r2,r2,8
   15180:	1004c03a 	cmpne	r2,r2,zero
   15184:	1000031e 	bne	r2,zero,15194 <alt_erase_block_amd+0x134>
   15188:	e0bffb17 	ldw	r2,-20(fp)
   1518c:	10800048 	cmpgei	r2,r2,1
   15190:	103fec1e 	bne	r2,zero,15144 <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
   15194:	e0bffa17 	ldw	r2,-24(fp)
   15198:	10803117 	ldw	r2,196(r2)
   1519c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   151a0:	00001706 	br	15200 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   151a4:	e0bffa17 	ldw	r2,-24(fp)
   151a8:	10800a17 	ldw	r2,40(r2)
   151ac:	1007883a 	mov	r3,r2
   151b0:	e0bfff17 	ldw	r2,-4(fp)
   151b4:	1885883a 	add	r2,r3,r2
   151b8:	10800023 	ldbuio	r2,0(r2)
   151bc:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   151c0:	e0bffd03 	ldbu	r2,-12(fp)
   151c4:	10803fcc 	andi	r2,r2,255
   151c8:	1080201c 	xori	r2,r2,128
   151cc:	10bfe004 	addi	r2,r2,-128
   151d0:	1004803a 	cmplt	r2,r2,zero
   151d4:	10000d1e 	bne	r2,zero,1520c <alt_erase_block_amd+0x1ac>
   151d8:	e0bffd03 	ldbu	r2,-12(fp)
   151dc:	10803fcc 	andi	r2,r2,255
   151e0:	1080080c 	andi	r2,r2,32
   151e4:	1004c03a 	cmpne	r2,r2,zero
   151e8:	1000081e 	bne	r2,zero,1520c <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   151ec:	0100fa04 	movi	r4,1000
   151f0:	0014fa80 	call	14fa8 <usleep>
    timeout -= 1000;
   151f4:	e0bffb17 	ldw	r2,-20(fp)
   151f8:	10bf0604 	addi	r2,r2,-1000
   151fc:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   15200:	e0bffb17 	ldw	r2,-20(fp)
   15204:	10800048 	cmpgei	r2,r2,1
   15208:	103fe61e 	bne	r2,zero,151a4 <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1520c:	e0bffb17 	ldw	r2,-20(fp)
   15210:	10800048 	cmpgei	r2,r2,1
   15214:	1000031e 	bne	r2,zero,15224 <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
   15218:	00bfe304 	movi	r2,-116
   1521c:	e0bffc15 	stw	r2,-16(fp)
   15220:	00000f06 	br	15260 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15224:	e0bffa17 	ldw	r2,-24(fp)
   15228:	10800a17 	ldw	r2,40(r2)
   1522c:	1007883a 	mov	r3,r2
   15230:	e0bfff17 	ldw	r2,-4(fp)
   15234:	1885883a 	add	r2,r3,r2
   15238:	10800023 	ldbuio	r2,0(r2)
   1523c:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   15240:	e0bffd03 	ldbu	r2,-12(fp)
   15244:	10803fcc 	andi	r2,r2,255
   15248:	1080201c 	xori	r2,r2,128
   1524c:	10bfe004 	addi	r2,r2,-128
   15250:	1004803a 	cmplt	r2,r2,zero
   15254:	1000021e 	bne	r2,zero,15260 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
   15258:	00bffec4 	movi	r2,-5
   1525c:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
   15260:	e0bffc17 	ldw	r2,-16(fp)
}
   15264:	e037883a 	mov	sp,fp
   15268:	dfc00117 	ldw	ra,4(sp)
   1526c:	df000017 	ldw	fp,0(sp)
   15270:	dec00204 	addi	sp,sp,8
   15274:	f800283a 	ret

00015278 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   15278:	defff804 	addi	sp,sp,-32
   1527c:	dfc00715 	stw	ra,28(sp)
   15280:	df000615 	stw	fp,24(sp)
   15284:	df000604 	addi	fp,sp,24
   15288:	e13ffd15 	stw	r4,-12(fp)
   1528c:	e17ffe15 	stw	r5,-8(fp)
   15290:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   15294:	e0bffd17 	ldw	r2,-12(fp)
   15298:	10803017 	ldw	r2,192(r2)
   1529c:	10801924 	muli	r2,r2,100
   152a0:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
   152a4:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   152a8:	e0bffd17 	ldw	r2,-12(fp)
   152ac:	10800a17 	ldw	r2,40(r2)
   152b0:	1007883a 	mov	r3,r2
   152b4:	e0bffe17 	ldw	r2,-8(fp)
   152b8:	1885883a 	add	r2,r3,r2
   152bc:	10800023 	ldbuio	r2,0(r2)
   152c0:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   152c4:	00001706 	br	15324 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   152c8:	e0bffc03 	ldbu	r2,-16(fp)
   152cc:	10803fcc 	andi	r2,r2,255
   152d0:	10c0200c 	andi	r3,r2,128
   152d4:	e0bfff03 	ldbu	r2,-4(fp)
   152d8:	1080200c 	andi	r2,r2,128
   152dc:	18801426 	beq	r3,r2,15330 <alt_wait_for_command_to_complete_amd+0xb8>
   152e0:	e0bffc03 	ldbu	r2,-16(fp)
   152e4:	10803fcc 	andi	r2,r2,255
   152e8:	1080080c 	andi	r2,r2,32
   152ec:	1004c03a 	cmpne	r2,r2,zero
   152f0:	10000f1e 	bne	r2,zero,15330 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   152f4:	01000044 	movi	r4,1
   152f8:	0014fa80 	call	14fa8 <usleep>
    timeout--;
   152fc:	e0bffb17 	ldw	r2,-20(fp)
   15300:	10bfffc4 	addi	r2,r2,-1
   15304:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   15308:	e0bffd17 	ldw	r2,-12(fp)
   1530c:	10800a17 	ldw	r2,40(r2)
   15310:	1007883a 	mov	r3,r2
   15314:	e0bffe17 	ldw	r2,-8(fp)
   15318:	1885883a 	add	r2,r3,r2
   1531c:	10800023 	ldbuio	r2,0(r2)
   15320:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   15324:	e0bffb17 	ldw	r2,-20(fp)
   15328:	10800048 	cmpgei	r2,r2,1
   1532c:	103fe61e 	bne	r2,zero,152c8 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   15330:	e0bffb17 	ldw	r2,-20(fp)
   15334:	1004c03a 	cmpne	r2,r2,zero
   15338:	1000031e 	bne	r2,zero,15348 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
   1533c:	00bfe304 	movi	r2,-116
   15340:	e0bffa15 	stw	r2,-24(fp)
   15344:	00000f06 	br	15384 <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   15348:	e0bffd17 	ldw	r2,-12(fp)
   1534c:	10800a17 	ldw	r2,40(r2)
   15350:	1007883a 	mov	r3,r2
   15354:	e0bffe17 	ldw	r2,-8(fp)
   15358:	1885883a 	add	r2,r3,r2
   1535c:	10800023 	ldbuio	r2,0(r2)
   15360:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   15364:	e0bffc03 	ldbu	r2,-16(fp)
   15368:	10803fcc 	andi	r2,r2,255
   1536c:	10c0200c 	andi	r3,r2,128
   15370:	e0bfff03 	ldbu	r2,-4(fp)
   15374:	1080200c 	andi	r2,r2,128
   15378:	18800226 	beq	r3,r2,15384 <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
   1537c:	00bffec4 	movi	r2,-5
   15380:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
   15384:	e0bffa17 	ldw	r2,-24(fp)
}
   15388:	e037883a 	mov	sp,fp
   1538c:	dfc00117 	ldw	ra,4(sp)
   15390:	df000017 	ldw	fp,0(sp)
   15394:	dec00204 	addi	sp,sp,8
   15398:	f800283a 	ret

0001539c <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1539c:	defff904 	addi	sp,sp,-28
   153a0:	dfc00615 	stw	ra,24(sp)
   153a4:	df000515 	stw	fp,20(sp)
   153a8:	df000504 	addi	fp,sp,20
   153ac:	e13ffd15 	stw	r4,-12(fp)
   153b0:	e17ffe15 	stw	r5,-8(fp)
   153b4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   153b8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   153bc:	e0bffd17 	ldw	r2,-12(fp)
   153c0:	10c03317 	ldw	r3,204(r2)
   153c4:	e0bffd17 	ldw	r2,-12(fp)
   153c8:	11000a17 	ldw	r4,40(r2)
   153cc:	01415544 	movi	r5,1365
   153d0:	01802a84 	movi	r6,170
   153d4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   153d8:	e0bffd17 	ldw	r2,-12(fp)
   153dc:	10c03317 	ldw	r3,204(r2)
   153e0:	e0bffd17 	ldw	r2,-12(fp)
   153e4:	11000a17 	ldw	r4,40(r2)
   153e8:	0140aa84 	movi	r5,682
   153ec:	01801544 	movi	r6,85
   153f0:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   153f4:	e0bffd17 	ldw	r2,-12(fp)
   153f8:	10c03317 	ldw	r3,204(r2)
   153fc:	e0bffd17 	ldw	r2,-12(fp)
   15400:	11000a17 	ldw	r4,40(r2)
   15404:	01415544 	movi	r5,1365
   15408:	01802804 	movi	r6,160
   1540c:	183ee83a 	callr	r3
  
  value = *src_addr;
   15410:	e0bfff17 	ldw	r2,-4(fp)
   15414:	10800003 	ldbu	r2,0(r2)
   15418:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1541c:	e13ffd17 	ldw	r4,-12(fp)
   15420:	e17ffe17 	ldw	r5,-8(fp)
   15424:	e1bfff17 	ldw	r6,-4(fp)
   15428:	000fd780 	call	fd78 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1542c:	e1bffb03 	ldbu	r6,-20(fp)
   15430:	e13ffd17 	ldw	r4,-12(fp)
   15434:	e17ffe17 	ldw	r5,-8(fp)
   15438:	00152780 	call	15278 <alt_wait_for_command_to_complete_amd>
   1543c:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
   15440:	e0bffc17 	ldw	r2,-16(fp)
  
}
   15444:	e037883a 	mov	sp,fp
   15448:	dfc00117 	ldw	ra,4(sp)
   1544c:	df000017 	ldw	fp,0(sp)
   15450:	dec00204 	addi	sp,sp,8
   15454:	f800283a 	ret

00015458 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   15458:	defff704 	addi	sp,sp,-36
   1545c:	dfc00815 	stw	ra,32(sp)
   15460:	df000715 	stw	fp,28(sp)
   15464:	df000704 	addi	fp,sp,28
   15468:	e13ffc15 	stw	r4,-16(fp)
   1546c:	e17ffd15 	stw	r5,-12(fp)
   15470:	e1bffe15 	stw	r6,-8(fp)
   15474:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   15478:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1547c:	e0bffc17 	ldw	r2,-16(fp)
   15480:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   15484:	e13ffa17 	ldw	r4,-24(fp)
   15488:	e17ffd17 	ldw	r5,-12(fp)
   1548c:	00156500 	call	15650 <alt_unlock_block_intel>
   15490:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
   15494:	e0bffb17 	ldw	r2,-20(fp)
   15498:	1004c03a 	cmpne	r2,r2,zero
   1549c:	1000091e 	bne	r2,zero,154c4 <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   154a0:	e1bfff17 	ldw	r6,-4(fp)
   154a4:	00800074 	movhi	r2,1
   154a8:	1095f704 	addi	r2,r2,22492
   154ac:	d8800015 	stw	r2,0(sp)
   154b0:	e13ffa17 	ldw	r4,-24(fp)
   154b4:	e17ffe17 	ldw	r5,-8(fp)
   154b8:	e1c00217 	ldw	r7,8(fp)
   154bc:	000fedc0 	call	fedc <alt_flash_program_block>
   154c0:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   154c4:	e0bffb17 	ldw	r2,-20(fp)
}
   154c8:	e037883a 	mov	sp,fp
   154cc:	dfc00117 	ldw	ra,4(sp)
   154d0:	df000017 	ldw	fp,0(sp)
   154d4:	dec00204 	addi	sp,sp,8
   154d8:	f800283a 	ret

000154dc <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   154dc:	defff804 	addi	sp,sp,-32
   154e0:	dfc00715 	stw	ra,28(sp)
   154e4:	df000615 	stw	fp,24(sp)
   154e8:	df000604 	addi	fp,sp,24
   154ec:	e13ffe15 	stw	r4,-8(fp)
   154f0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   154f4:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   154f8:	e0bffe17 	ldw	r2,-8(fp)
   154fc:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   15500:	e0bffb17 	ldw	r2,-20(fp)
   15504:	10803117 	ldw	r2,196(r2)
   15508:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1550c:	e13ffb17 	ldw	r4,-20(fp)
   15510:	e17fff17 	ldw	r5,-4(fp)
   15514:	00156500 	call	15650 <alt_unlock_block_intel>
   15518:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
   1551c:	e0bffc17 	ldw	r2,-16(fp)
   15520:	1004c03a 	cmpne	r2,r2,zero
   15524:	1000441e 	bne	r2,zero,15638 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   15528:	e0bffb17 	ldw	r2,-20(fp)
   1552c:	11803517 	ldw	r6,212(r2)
   15530:	e0bffb17 	ldw	r2,-20(fp)
   15534:	10800a17 	ldw	r2,40(r2)
   15538:	1007883a 	mov	r3,r2
   1553c:	e0bfff17 	ldw	r2,-4(fp)
   15540:	1889883a 	add	r4,r3,r2
   15544:	01400804 	movi	r5,32
   15548:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1554c:	e0bffb17 	ldw	r2,-20(fp)
   15550:	11803517 	ldw	r6,212(r2)
   15554:	e0bffb17 	ldw	r2,-20(fp)
   15558:	10800a17 	ldw	r2,40(r2)
   1555c:	1007883a 	mov	r3,r2
   15560:	e0bfff17 	ldw	r2,-4(fp)
   15564:	1889883a 	add	r4,r3,r2
   15568:	01403404 	movi	r5,208
   1556c:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   15570:	e0bffb17 	ldw	r2,-20(fp)
   15574:	10800a17 	ldw	r2,40(r2)
   15578:	1007883a 	mov	r3,r2
   1557c:	e0bfff17 	ldw	r2,-4(fp)
   15580:	1885883a 	add	r2,r3,r2
   15584:	10800023 	ldbuio	r2,0(r2)
   15588:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1558c:	e0bffd03 	ldbu	r2,-12(fp)
   15590:	10803fcc 	andi	r2,r2,255
   15594:	1080201c 	xori	r2,r2,128
   15598:	10bfe004 	addi	r2,r2,-128
   1559c:	1004803a 	cmplt	r2,r2,zero
   155a0:	1000081e 	bne	r2,zero,155c4 <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
   155a4:	0100fa04 	movi	r4,1000
   155a8:	0014fa80 	call	14fa8 <usleep>
      timeout -= 1000;
   155ac:	e0bffa17 	ldw	r2,-24(fp)
   155b0:	10bf0604 	addi	r2,r2,-1000
   155b4:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
   155b8:	e0bffa17 	ldw	r2,-24(fp)
   155bc:	10800048 	cmpgei	r2,r2,1
   155c0:	103feb1e 	bne	r2,zero,15570 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
   155c4:	e0bffa17 	ldw	r2,-24(fp)
   155c8:	10800048 	cmpgei	r2,r2,1
   155cc:	1000031e 	bne	r2,zero,155dc <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
   155d0:	00bfe304 	movi	r2,-116
   155d4:	e0bffc15 	stw	r2,-16(fp)
   155d8:	00000e06 	br	15614 <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
   155dc:	e0bffd03 	ldbu	r2,-12(fp)
   155e0:	10803fcc 	andi	r2,r2,255
   155e4:	10801fcc 	andi	r2,r2,127
   155e8:	1005003a 	cmpeq	r2,r2,zero
   155ec:	1000091e 	bne	r2,zero,15614 <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   155f0:	00bffec4 	movi	r2,-5
   155f4:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   155f8:	e0bffb17 	ldw	r2,-20(fp)
   155fc:	10800a17 	ldw	r2,40(r2)
   15600:	1007883a 	mov	r3,r2
   15604:	e0bfff17 	ldw	r2,-4(fp)
   15608:	1885883a 	add	r2,r3,r2
   1560c:	10800023 	ldbuio	r2,0(r2)
   15610:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   15614:	e0bffb17 	ldw	r2,-20(fp)
   15618:	11803517 	ldw	r6,212(r2)
   1561c:	e0bffb17 	ldw	r2,-20(fp)
   15620:	10800a17 	ldw	r2,40(r2)
   15624:	1007883a 	mov	r3,r2
   15628:	e0bfff17 	ldw	r2,-4(fp)
   1562c:	1889883a 	add	r4,r3,r2
   15630:	01403fc4 	movi	r5,255
   15634:	303ee83a 	callr	r6
  }
  
  return ret_code;
   15638:	e0bffc17 	ldw	r2,-16(fp)
}
   1563c:	e037883a 	mov	sp,fp
   15640:	dfc00117 	ldw	ra,4(sp)
   15644:	df000017 	ldw	fp,0(sp)
   15648:	dec00204 	addi	sp,sp,8
   1564c:	f800283a 	ret

00015650 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   15650:	defff904 	addi	sp,sp,-28
   15654:	dfc00615 	stw	ra,24(sp)
   15658:	df000515 	stw	fp,20(sp)
   1565c:	df000504 	addi	fp,sp,20
   15660:	e13ffe15 	stw	r4,-8(fp)
   15664:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   15668:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
   1566c:	e0bffe17 	ldw	r2,-8(fp)
   15670:	10803017 	ldw	r2,192(r2)
   15674:	10801924 	muli	r2,r2,100
   15678:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1567c:	e0bffe17 	ldw	r2,-8(fp)
   15680:	11803517 	ldw	r6,212(r2)
   15684:	e0bffe17 	ldw	r2,-8(fp)
   15688:	10800a17 	ldw	r2,40(r2)
   1568c:	1007883a 	mov	r3,r2
   15690:	e0bfff17 	ldw	r2,-4(fp)
   15694:	1889883a 	add	r4,r3,r2
   15698:	01402404 	movi	r5,144
   1569c:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   156a0:	e0bffe17 	ldw	r2,-8(fp)
   156a4:	10800a17 	ldw	r2,40(r2)
   156a8:	1007883a 	mov	r3,r2
   156ac:	e0bfff17 	ldw	r2,-4(fp)
   156b0:	1885883a 	add	r2,r3,r2
   156b4:	10800104 	addi	r2,r2,4
   156b8:	10800023 	ldbuio	r2,0(r2)
   156bc:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
   156c0:	e0bffd43 	ldbu	r2,-11(fp)
   156c4:	1080004c 	andi	r2,r2,1
   156c8:	10803fcc 	andi	r2,r2,255
   156cc:	1005003a 	cmpeq	r2,r2,zero
   156d0:	1000331e 	bne	r2,zero,157a0 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   156d4:	e0bffe17 	ldw	r2,-8(fp)
   156d8:	11803517 	ldw	r6,212(r2)
   156dc:	e0bffe17 	ldw	r2,-8(fp)
   156e0:	10800a17 	ldw	r2,40(r2)
   156e4:	1007883a 	mov	r3,r2
   156e8:	e0bfff17 	ldw	r2,-4(fp)
   156ec:	1889883a 	add	r4,r3,r2
   156f0:	01401804 	movi	r5,96
   156f4:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   156f8:	e0bffe17 	ldw	r2,-8(fp)
   156fc:	11803517 	ldw	r6,212(r2)
   15700:	e0bffe17 	ldw	r2,-8(fp)
   15704:	10800a17 	ldw	r2,40(r2)
   15708:	1007883a 	mov	r3,r2
   1570c:	e0bfff17 	ldw	r2,-4(fp)
   15710:	1889883a 	add	r4,r3,r2
   15714:	01403404 	movi	r5,208
   15718:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1571c:	e0bffe17 	ldw	r2,-8(fp)
   15720:	10800a17 	ldw	r2,40(r2)
   15724:	1007883a 	mov	r3,r2
   15728:	e0bfff17 	ldw	r2,-4(fp)
   1572c:	1885883a 	add	r2,r3,r2
   15730:	10800023 	ldbuio	r2,0(r2)
   15734:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   15738:	e0bffd03 	ldbu	r2,-12(fp)
   1573c:	10803fcc 	andi	r2,r2,255
   15740:	1080201c 	xori	r2,r2,128
   15744:	10bfe004 	addi	r2,r2,-128
   15748:	1004803a 	cmplt	r2,r2,zero
   1574c:	1000081e 	bne	r2,zero,15770 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
   15750:	e0bffb17 	ldw	r2,-20(fp)
   15754:	10bfffc4 	addi	r2,r2,-1
   15758:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
   1575c:	01000044 	movi	r4,1
   15760:	0014fa80 	call	14fa8 <usleep>
    }while(timeout > 0);
   15764:	e0bffb17 	ldw	r2,-20(fp)
   15768:	10800048 	cmpgei	r2,r2,1
   1576c:	103feb1e 	bne	r2,zero,1571c <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
   15770:	e0bffb17 	ldw	r2,-20(fp)
   15774:	1004c03a 	cmpne	r2,r2,zero
   15778:	1000031e 	bne	r2,zero,15788 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
   1577c:	00bfe304 	movi	r2,-116
   15780:	e0bffc15 	stw	r2,-16(fp)
   15784:	00000606 	br	157a0 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
   15788:	e0bffd03 	ldbu	r2,-12(fp)
   1578c:	10801fcc 	andi	r2,r2,127
   15790:	1005003a 	cmpeq	r2,r2,zero
   15794:	1000021e 	bne	r2,zero,157a0 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   15798:	00bffec4 	movi	r2,-5
   1579c:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   157a0:	e0bffe17 	ldw	r2,-8(fp)
   157a4:	11803517 	ldw	r6,212(r2)
   157a8:	e0bffe17 	ldw	r2,-8(fp)
   157ac:	10800a17 	ldw	r2,40(r2)
   157b0:	1007883a 	mov	r3,r2
   157b4:	e0bfff17 	ldw	r2,-4(fp)
   157b8:	1889883a 	add	r4,r3,r2
   157bc:	01403fc4 	movi	r5,255
   157c0:	303ee83a 	callr	r6

  return ret_code;
   157c4:	e0bffc17 	ldw	r2,-16(fp)
}
   157c8:	e037883a 	mov	sp,fp
   157cc:	dfc00117 	ldw	ra,4(sp)
   157d0:	df000017 	ldw	fp,0(sp)
   157d4:	dec00204 	addi	sp,sp,8
   157d8:	f800283a 	ret

000157dc <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   157dc:	defff904 	addi	sp,sp,-28
   157e0:	dfc00615 	stw	ra,24(sp)
   157e4:	df000515 	stw	fp,20(sp)
   157e8:	df000504 	addi	fp,sp,20
   157ec:	e13ffd15 	stw	r4,-12(fp)
   157f0:	e17ffe15 	stw	r5,-8(fp)
   157f4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   157f8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   157fc:	e0bffd17 	ldw	r2,-12(fp)
   15800:	11803517 	ldw	r6,212(r2)
   15804:	e0bffd17 	ldw	r2,-12(fp)
   15808:	10800a17 	ldw	r2,40(r2)
   1580c:	1007883a 	mov	r3,r2
   15810:	e0bffe17 	ldw	r2,-8(fp)
   15814:	1889883a 	add	r4,r3,r2
   15818:	01401004 	movi	r5,64
   1581c:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
   15820:	e13ffd17 	ldw	r4,-12(fp)
   15824:	e17ffe17 	ldw	r5,-8(fp)
   15828:	e1bfff17 	ldw	r6,-4(fp)
   1582c:	000fd780 	call	fd78 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   15830:	e0bffd17 	ldw	r2,-12(fp)
   15834:	10800a17 	ldw	r2,40(r2)
   15838:	1007883a 	mov	r3,r2
   1583c:	e0bffe17 	ldw	r2,-8(fp)
   15840:	1885883a 	add	r2,r3,r2
   15844:	10800023 	ldbuio	r2,0(r2)
   15848:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
   1584c:	e0bffb03 	ldbu	r2,-20(fp)
   15850:	10803fcc 	andi	r2,r2,255
   15854:	1080201c 	xori	r2,r2,128
   15858:	10bfe004 	addi	r2,r2,-128
   1585c:	1004403a 	cmpge	r2,r2,zero
   15860:	103ff31e 	bne	r2,zero,15830 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   15864:	e0bffb03 	ldbu	r2,-20(fp)
   15868:	10801fcc 	andi	r2,r2,127
   1586c:	1005003a 	cmpeq	r2,r2,zero
   15870:	1000021e 	bne	r2,zero,1587c <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
   15874:	00bffec4 	movi	r2,-5
   15878:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1587c:	e0bffd17 	ldw	r2,-12(fp)
   15880:	11803517 	ldw	r6,212(r2)
   15884:	e0bffd17 	ldw	r2,-12(fp)
   15888:	10800a17 	ldw	r2,40(r2)
   1588c:	1007883a 	mov	r3,r2
   15890:	e0bffe17 	ldw	r2,-8(fp)
   15894:	1889883a 	add	r4,r3,r2
   15898:	01403fc4 	movi	r5,255
   1589c:	303ee83a 	callr	r6
  
  return ret_code;
   158a0:	e0bffc17 	ldw	r2,-16(fp)
}
   158a4:	e037883a 	mov	sp,fp
   158a8:	dfc00117 	ldw	ra,4(sp)
   158ac:	df000017 	ldw	fp,0(sp)
   158b0:	dec00204 	addi	sp,sp,8
   158b4:	f800283a 	ret

000158b8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   158b8:	defffb04 	addi	sp,sp,-20
   158bc:	df000415 	stw	fp,16(sp)
   158c0:	df000404 	addi	fp,sp,16
   158c4:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   158c8:	008000c4 	movi	r2,3
   158cc:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
   158d0:	e0fffc17 	ldw	r3,-16(fp)
   158d4:	008003f4 	movhi	r2,15
   158d8:	10909004 	addi	r2,r2,16960
   158dc:	1887383a 	mul	r3,r3,r2
   158e0:	00817db4 	movhi	r2,1526
   158e4:	10b84004 	addi	r2,r2,-7936
   158e8:	10c7203a 	divu	r3,r2,r3
   158ec:	00a00034 	movhi	r2,32768
   158f0:	10bfffc4 	addi	r2,r2,-1
   158f4:	10c7203a 	divu	r3,r2,r3
   158f8:	e0bfff17 	ldw	r2,-4(fp)
   158fc:	10c5203a 	divu	r2,r2,r3
   15900:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   15904:	e0bffd17 	ldw	r2,-12(fp)
   15908:	1005003a 	cmpeq	r2,r2,zero
   1590c:	1000251e 	bne	r2,zero,159a4 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
   15910:	e03ffe15 	stw	zero,-8(fp)
   15914:	00001406 	br	15968 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   15918:	00a00034 	movhi	r2,32768
   1591c:	10bfffc4 	addi	r2,r2,-1
   15920:	10bfffc4 	addi	r2,r2,-1
   15924:	103ffe1e 	bne	r2,zero,15920 <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   15928:	e0fffc17 	ldw	r3,-16(fp)
   1592c:	008003f4 	movhi	r2,15
   15930:	10909004 	addi	r2,r2,16960
   15934:	1887383a 	mul	r3,r3,r2
   15938:	00817db4 	movhi	r2,1526
   1593c:	10b84004 	addi	r2,r2,-7936
   15940:	10c7203a 	divu	r3,r2,r3
   15944:	00a00034 	movhi	r2,32768
   15948:	10bfffc4 	addi	r2,r2,-1
   1594c:	10c7203a 	divu	r3,r2,r3
   15950:	e0bfff17 	ldw	r2,-4(fp)
   15954:	10c5c83a 	sub	r2,r2,r3
   15958:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1595c:	e0bffe17 	ldw	r2,-8(fp)
   15960:	10800044 	addi	r2,r2,1
   15964:	e0bffe15 	stw	r2,-8(fp)
   15968:	e0fffe17 	ldw	r3,-8(fp)
   1596c:	e0bffd17 	ldw	r2,-12(fp)
   15970:	18bfe916 	blt	r3,r2,15918 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   15974:	e0fffc17 	ldw	r3,-16(fp)
   15978:	008003f4 	movhi	r2,15
   1597c:	10909004 	addi	r2,r2,16960
   15980:	1887383a 	mul	r3,r3,r2
   15984:	00817db4 	movhi	r2,1526
   15988:	10b84004 	addi	r2,r2,-7936
   1598c:	10c7203a 	divu	r3,r2,r3
   15990:	e0bfff17 	ldw	r2,-4(fp)
   15994:	1885383a 	mul	r2,r3,r2
   15998:	10bfffc4 	addi	r2,r2,-1
   1599c:	103ffe1e 	bne	r2,zero,15998 <alt_busy_sleep+0xe0>
   159a0:	00000b06 	br	159d0 <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   159a4:	e0fffc17 	ldw	r3,-16(fp)
   159a8:	008003f4 	movhi	r2,15
   159ac:	10909004 	addi	r2,r2,16960
   159b0:	1887383a 	mul	r3,r3,r2
   159b4:	00817db4 	movhi	r2,1526
   159b8:	10b84004 	addi	r2,r2,-7936
   159bc:	10c7203a 	divu	r3,r2,r3
   159c0:	e0bfff17 	ldw	r2,-4(fp)
   159c4:	1885383a 	mul	r2,r3,r2
   159c8:	10bfffc4 	addi	r2,r2,-1
   159cc:	00bffe16 	blt	zero,r2,159c8 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   159d0:	0005883a 	mov	r2,zero
}
   159d4:	e037883a 	mov	sp,fp
   159d8:	df000017 	ldw	fp,0(sp)
   159dc:	dec00104 	addi	sp,sp,4
   159e0:	f800283a 	ret

000159e4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   159e4:	defffa04 	addi	sp,sp,-24
   159e8:	dfc00515 	stw	ra,20(sp)
   159ec:	df000415 	stw	fp,16(sp)
   159f0:	df000404 	addi	fp,sp,16
   159f4:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   159f8:	00820034 	movhi	r2,2048
   159fc:	10894604 	addi	r2,r2,9496
   15a00:	10800017 	ldw	r2,0(r2)
   15a04:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   15a08:	00003306 	br	15ad8 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   15a0c:	e0bffd17 	ldw	r2,-12(fp)
   15a10:	11000217 	ldw	r4,8(r2)
   15a14:	00056400 	call	5640 <strlen>
   15a18:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   15a1c:	e0bffd17 	ldw	r2,-12(fp)
   15a20:	10c00217 	ldw	r3,8(r2)
   15a24:	e0bffc17 	ldw	r2,-16(fp)
   15a28:	1885883a 	add	r2,r3,r2
   15a2c:	10bfffc4 	addi	r2,r2,-1
   15a30:	10800003 	ldbu	r2,0(r2)
   15a34:	10803fcc 	andi	r2,r2,255
   15a38:	1080201c 	xori	r2,r2,128
   15a3c:	10bfe004 	addi	r2,r2,-128
   15a40:	10800bd8 	cmpnei	r2,r2,47
   15a44:	1000031e 	bne	r2,zero,15a54 <alt_find_file+0x70>
    {
      len -= 1;
   15a48:	e0bffc17 	ldw	r2,-16(fp)
   15a4c:	10bfffc4 	addi	r2,r2,-1
   15a50:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   15a54:	e0bffc17 	ldw	r2,-16(fp)
   15a58:	1007883a 	mov	r3,r2
   15a5c:	e0bffe17 	ldw	r2,-8(fp)
   15a60:	1885883a 	add	r2,r3,r2
   15a64:	10800003 	ldbu	r2,0(r2)
   15a68:	10803fcc 	andi	r2,r2,255
   15a6c:	1080201c 	xori	r2,r2,128
   15a70:	10bfe004 	addi	r2,r2,-128
   15a74:	10800be0 	cmpeqi	r2,r2,47
   15a78:	10000a1e 	bne	r2,zero,15aa4 <alt_find_file+0xc0>
   15a7c:	e0bffc17 	ldw	r2,-16(fp)
   15a80:	1007883a 	mov	r3,r2
   15a84:	e0bffe17 	ldw	r2,-8(fp)
   15a88:	1885883a 	add	r2,r3,r2
   15a8c:	10800003 	ldbu	r2,0(r2)
   15a90:	10803fcc 	andi	r2,r2,255
   15a94:	1080201c 	xori	r2,r2,128
   15a98:	10bfe004 	addi	r2,r2,-128
   15a9c:	1004c03a 	cmpne	r2,r2,zero
   15aa0:	10000a1e 	bne	r2,zero,15acc <alt_find_file+0xe8>
   15aa4:	e0bffd17 	ldw	r2,-12(fp)
   15aa8:	11000217 	ldw	r4,8(r2)
   15aac:	e1bffc17 	ldw	r6,-16(fp)
   15ab0:	e17ffe17 	ldw	r5,-8(fp)
   15ab4:	00053680 	call	5368 <memcmp>
   15ab8:	1004c03a 	cmpne	r2,r2,zero
   15abc:	1000031e 	bne	r2,zero,15acc <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   15ac0:	e0bffd17 	ldw	r2,-12(fp)
   15ac4:	e0bfff15 	stw	r2,-4(fp)
   15ac8:	00000806 	br	15aec <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   15acc:	e0bffd17 	ldw	r2,-12(fp)
   15ad0:	10800017 	ldw	r2,0(r2)
   15ad4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   15ad8:	00c20034 	movhi	r3,2048
   15adc:	18c94604 	addi	r3,r3,9496
   15ae0:	e0bffd17 	ldw	r2,-12(fp)
   15ae4:	10ffc91e 	bne	r2,r3,15a0c <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   15ae8:	e03fff15 	stw	zero,-4(fp)
   15aec:	e0bfff17 	ldw	r2,-4(fp)
}
   15af0:	e037883a 	mov	sp,fp
   15af4:	dfc00117 	ldw	ra,4(sp)
   15af8:	df000017 	ldw	fp,0(sp)
   15afc:	dec00204 	addi	sp,sp,8
   15b00:	f800283a 	ret

00015b04 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   15b04:	defffc04 	addi	sp,sp,-16
   15b08:	df000315 	stw	fp,12(sp)
   15b0c:	df000304 	addi	fp,sp,12
   15b10:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   15b14:	00bffa04 	movi	r2,-24
   15b18:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   15b1c:	e03ffe15 	stw	zero,-8(fp)
   15b20:	00001e06 	br	15b9c <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   15b24:	e0bffe17 	ldw	r2,-8(fp)
   15b28:	00c20034 	movhi	r3,2048
   15b2c:	18c3e004 	addi	r3,r3,3968
   15b30:	10800324 	muli	r2,r2,12
   15b34:	10c5883a 	add	r2,r2,r3
   15b38:	10800017 	ldw	r2,0(r2)
   15b3c:	1004c03a 	cmpne	r2,r2,zero
   15b40:	1000131e 	bne	r2,zero,15b90 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   15b44:	e0bffe17 	ldw	r2,-8(fp)
   15b48:	00c20034 	movhi	r3,2048
   15b4c:	18c3e004 	addi	r3,r3,3968
   15b50:	10800324 	muli	r2,r2,12
   15b54:	10c7883a 	add	r3,r2,r3
   15b58:	e0bfff17 	ldw	r2,-4(fp)
   15b5c:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   15b60:	00820034 	movhi	r2,2048
   15b64:	10894a04 	addi	r2,r2,9512
   15b68:	10c00017 	ldw	r3,0(r2)
   15b6c:	e0bffe17 	ldw	r2,-8(fp)
   15b70:	1880040e 	bge	r3,r2,15b84 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   15b74:	00c20034 	movhi	r3,2048
   15b78:	18c94a04 	addi	r3,r3,9512
   15b7c:	e0bffe17 	ldw	r2,-8(fp)
   15b80:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   15b84:	e0bffe17 	ldw	r2,-8(fp)
   15b88:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   15b8c:	00000606 	br	15ba8 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   15b90:	e0bffe17 	ldw	r2,-8(fp)
   15b94:	10800044 	addi	r2,r2,1
   15b98:	e0bffe15 	stw	r2,-8(fp)
   15b9c:	e0bffe17 	ldw	r2,-8(fp)
   15ba0:	10800810 	cmplti	r2,r2,32
   15ba4:	103fdf1e 	bne	r2,zero,15b24 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   15ba8:	e0bffd17 	ldw	r2,-12(fp)
}
   15bac:	e037883a 	mov	sp,fp
   15bb0:	df000017 	ldw	fp,0(sp)
   15bb4:	dec00104 	addi	sp,sp,4
   15bb8:	f800283a 	ret

00015bbc <atexit>:
   15bbc:	200b883a 	mov	r5,r4
   15bc0:	000d883a 	mov	r6,zero
   15bc4:	0009883a 	mov	r4,zero
   15bc8:	000f883a 	mov	r7,zero
   15bcc:	0015c081 	jmpi	15c08 <__register_exitproc>

00015bd0 <exit>:
   15bd0:	defffe04 	addi	sp,sp,-8
   15bd4:	000b883a 	mov	r5,zero
   15bd8:	dc000015 	stw	r16,0(sp)
   15bdc:	dfc00115 	stw	ra,4(sp)
   15be0:	2021883a 	mov	r16,r4
   15be4:	0015d400 	call	15d40 <__call_exitprocs>
   15be8:	00820034 	movhi	r2,2048
   15bec:	10894104 	addi	r2,r2,9476
   15bf0:	11000017 	ldw	r4,0(r2)
   15bf4:	20800f17 	ldw	r2,60(r4)
   15bf8:	10000126 	beq	r2,zero,15c00 <exit+0x30>
   15bfc:	103ee83a 	callr	r2
   15c00:	8009883a 	mov	r4,r16
   15c04:	0015f300 	call	15f30 <_exit>

00015c08 <__register_exitproc>:
   15c08:	defffa04 	addi	sp,sp,-24
   15c0c:	00820034 	movhi	r2,2048
   15c10:	10894104 	addi	r2,r2,9476
   15c14:	dc000015 	stw	r16,0(sp)
   15c18:	14000017 	ldw	r16,0(r2)
   15c1c:	dd000415 	stw	r20,16(sp)
   15c20:	2829883a 	mov	r20,r5
   15c24:	81405217 	ldw	r5,328(r16)
   15c28:	dcc00315 	stw	r19,12(sp)
   15c2c:	dc800215 	stw	r18,8(sp)
   15c30:	dc400115 	stw	r17,4(sp)
   15c34:	dfc00515 	stw	ra,20(sp)
   15c38:	2023883a 	mov	r17,r4
   15c3c:	3027883a 	mov	r19,r6
   15c40:	3825883a 	mov	r18,r7
   15c44:	28002526 	beq	r5,zero,15cdc <__register_exitproc+0xd4>
   15c48:	29000117 	ldw	r4,4(r5)
   15c4c:	008007c4 	movi	r2,31
   15c50:	11002716 	blt	r2,r4,15cf0 <__register_exitproc+0xe8>
   15c54:	8800101e 	bne	r17,zero,15c98 <__register_exitproc+0x90>
   15c58:	2105883a 	add	r2,r4,r4
   15c5c:	1085883a 	add	r2,r2,r2
   15c60:	20c00044 	addi	r3,r4,1
   15c64:	1145883a 	add	r2,r2,r5
   15c68:	0009883a 	mov	r4,zero
   15c6c:	15000215 	stw	r20,8(r2)
   15c70:	28c00115 	stw	r3,4(r5)
   15c74:	2005883a 	mov	r2,r4
   15c78:	dfc00517 	ldw	ra,20(sp)
   15c7c:	dd000417 	ldw	r20,16(sp)
   15c80:	dcc00317 	ldw	r19,12(sp)
   15c84:	dc800217 	ldw	r18,8(sp)
   15c88:	dc400117 	ldw	r17,4(sp)
   15c8c:	dc000017 	ldw	r16,0(sp)
   15c90:	dec00604 	addi	sp,sp,24
   15c94:	f800283a 	ret
   15c98:	29802204 	addi	r6,r5,136
   15c9c:	00800044 	movi	r2,1
   15ca0:	110e983a 	sll	r7,r2,r4
   15ca4:	30c04017 	ldw	r3,256(r6)
   15ca8:	2105883a 	add	r2,r4,r4
   15cac:	1085883a 	add	r2,r2,r2
   15cb0:	1185883a 	add	r2,r2,r6
   15cb4:	19c6b03a 	or	r3,r3,r7
   15cb8:	14802015 	stw	r18,128(r2)
   15cbc:	14c00015 	stw	r19,0(r2)
   15cc0:	00800084 	movi	r2,2
   15cc4:	30c04015 	stw	r3,256(r6)
   15cc8:	88bfe31e 	bne	r17,r2,15c58 <__register_exitproc+0x50>
   15ccc:	30804117 	ldw	r2,260(r6)
   15cd0:	11c4b03a 	or	r2,r2,r7
   15cd4:	30804115 	stw	r2,260(r6)
   15cd8:	003fdf06 	br	15c58 <__register_exitproc+0x50>
   15cdc:	00820234 	movhi	r2,2056
   15ce0:	10be3a04 	addi	r2,r2,-1816
   15ce4:	100b883a 	mov	r5,r2
   15ce8:	80805215 	stw	r2,328(r16)
   15cec:	003fd606 	br	15c48 <__register_exitproc+0x40>
   15cf0:	00800034 	movhi	r2,0
   15cf4:	10800004 	addi	r2,r2,0
   15cf8:	1000021e 	bne	r2,zero,15d04 <__register_exitproc+0xfc>
   15cfc:	013fffc4 	movi	r4,-1
   15d00:	003fdc06 	br	15c74 <__register_exitproc+0x6c>
   15d04:	01006404 	movi	r4,400
   15d08:	103ee83a 	callr	r2
   15d0c:	1007883a 	mov	r3,r2
   15d10:	103ffa26 	beq	r2,zero,15cfc <__register_exitproc+0xf4>
   15d14:	80805217 	ldw	r2,328(r16)
   15d18:	180b883a 	mov	r5,r3
   15d1c:	18000115 	stw	zero,4(r3)
   15d20:	18800015 	stw	r2,0(r3)
   15d24:	80c05215 	stw	r3,328(r16)
   15d28:	18006215 	stw	zero,392(r3)
   15d2c:	18006315 	stw	zero,396(r3)
   15d30:	0009883a 	mov	r4,zero
   15d34:	883fc826 	beq	r17,zero,15c58 <__register_exitproc+0x50>
   15d38:	003fd706 	br	15c98 <__register_exitproc+0x90>

00015d3c <register_fini>:
   15d3c:	f800283a 	ret

00015d40 <__call_exitprocs>:
   15d40:	00820034 	movhi	r2,2048
   15d44:	10894104 	addi	r2,r2,9476
   15d48:	10800017 	ldw	r2,0(r2)
   15d4c:	defff304 	addi	sp,sp,-52
   15d50:	df000b15 	stw	fp,44(sp)
   15d54:	d8800115 	stw	r2,4(sp)
   15d58:	00800034 	movhi	r2,0
   15d5c:	10800004 	addi	r2,r2,0
   15d60:	1005003a 	cmpeq	r2,r2,zero
   15d64:	d8800215 	stw	r2,8(sp)
   15d68:	d8800117 	ldw	r2,4(sp)
   15d6c:	dd400815 	stw	r21,32(sp)
   15d70:	dd000715 	stw	r20,28(sp)
   15d74:	10805204 	addi	r2,r2,328
   15d78:	dfc00c15 	stw	ra,48(sp)
   15d7c:	ddc00a15 	stw	r23,40(sp)
   15d80:	dd800915 	stw	r22,36(sp)
   15d84:	dcc00615 	stw	r19,24(sp)
   15d88:	dc800515 	stw	r18,20(sp)
   15d8c:	dc400415 	stw	r17,16(sp)
   15d90:	dc000315 	stw	r16,12(sp)
   15d94:	282b883a 	mov	r21,r5
   15d98:	2039883a 	mov	fp,r4
   15d9c:	d8800015 	stw	r2,0(sp)
   15da0:	2829003a 	cmpeq	r20,r5,zero
   15da4:	d8800117 	ldw	r2,4(sp)
   15da8:	14405217 	ldw	r17,328(r2)
   15dac:	88001026 	beq	r17,zero,15df0 <__call_exitprocs+0xb0>
   15db0:	ddc00017 	ldw	r23,0(sp)
   15db4:	88800117 	ldw	r2,4(r17)
   15db8:	8c802204 	addi	r18,r17,136
   15dbc:	143fffc4 	addi	r16,r2,-1
   15dc0:	80000916 	blt	r16,zero,15de8 <__call_exitprocs+0xa8>
   15dc4:	05bfffc4 	movi	r22,-1
   15dc8:	a000151e 	bne	r20,zero,15e20 <__call_exitprocs+0xe0>
   15dcc:	8409883a 	add	r4,r16,r16
   15dd0:	2105883a 	add	r2,r4,r4
   15dd4:	1485883a 	add	r2,r2,r18
   15dd8:	10c02017 	ldw	r3,128(r2)
   15ddc:	a8c01126 	beq	r21,r3,15e24 <__call_exitprocs+0xe4>
   15de0:	843fffc4 	addi	r16,r16,-1
   15de4:	85bff81e 	bne	r16,r22,15dc8 <__call_exitprocs+0x88>
   15de8:	d8800217 	ldw	r2,8(sp)
   15dec:	10003126 	beq	r2,zero,15eb4 <__call_exitprocs+0x174>
   15df0:	dfc00c17 	ldw	ra,48(sp)
   15df4:	df000b17 	ldw	fp,44(sp)
   15df8:	ddc00a17 	ldw	r23,40(sp)
   15dfc:	dd800917 	ldw	r22,36(sp)
   15e00:	dd400817 	ldw	r21,32(sp)
   15e04:	dd000717 	ldw	r20,28(sp)
   15e08:	dcc00617 	ldw	r19,24(sp)
   15e0c:	dc800517 	ldw	r18,20(sp)
   15e10:	dc400417 	ldw	r17,16(sp)
   15e14:	dc000317 	ldw	r16,12(sp)
   15e18:	dec00d04 	addi	sp,sp,52
   15e1c:	f800283a 	ret
   15e20:	8409883a 	add	r4,r16,r16
   15e24:	88c00117 	ldw	r3,4(r17)
   15e28:	2105883a 	add	r2,r4,r4
   15e2c:	1445883a 	add	r2,r2,r17
   15e30:	18ffffc4 	addi	r3,r3,-1
   15e34:	11800217 	ldw	r6,8(r2)
   15e38:	1c001526 	beq	r3,r16,15e90 <__call_exitprocs+0x150>
   15e3c:	10000215 	stw	zero,8(r2)
   15e40:	303fe726 	beq	r6,zero,15de0 <__call_exitprocs+0xa0>
   15e44:	00c00044 	movi	r3,1
   15e48:	1c06983a 	sll	r3,r3,r16
   15e4c:	90804017 	ldw	r2,256(r18)
   15e50:	8cc00117 	ldw	r19,4(r17)
   15e54:	1884703a 	and	r2,r3,r2
   15e58:	10001426 	beq	r2,zero,15eac <__call_exitprocs+0x16c>
   15e5c:	90804117 	ldw	r2,260(r18)
   15e60:	1884703a 	and	r2,r3,r2
   15e64:	10000c1e 	bne	r2,zero,15e98 <__call_exitprocs+0x158>
   15e68:	2105883a 	add	r2,r4,r4
   15e6c:	1485883a 	add	r2,r2,r18
   15e70:	11400017 	ldw	r5,0(r2)
   15e74:	e009883a 	mov	r4,fp
   15e78:	303ee83a 	callr	r6
   15e7c:	88800117 	ldw	r2,4(r17)
   15e80:	98bfc81e 	bne	r19,r2,15da4 <__call_exitprocs+0x64>
   15e84:	b8800017 	ldw	r2,0(r23)
   15e88:	147fd526 	beq	r2,r17,15de0 <__call_exitprocs+0xa0>
   15e8c:	003fc506 	br	15da4 <__call_exitprocs+0x64>
   15e90:	8c000115 	stw	r16,4(r17)
   15e94:	003fea06 	br	15e40 <__call_exitprocs+0x100>
   15e98:	2105883a 	add	r2,r4,r4
   15e9c:	1485883a 	add	r2,r2,r18
   15ea0:	11000017 	ldw	r4,0(r2)
   15ea4:	303ee83a 	callr	r6
   15ea8:	003ff406 	br	15e7c <__call_exitprocs+0x13c>
   15eac:	303ee83a 	callr	r6
   15eb0:	003ff206 	br	15e7c <__call_exitprocs+0x13c>
   15eb4:	88800117 	ldw	r2,4(r17)
   15eb8:	1000081e 	bne	r2,zero,15edc <__call_exitprocs+0x19c>
   15ebc:	89000017 	ldw	r4,0(r17)
   15ec0:	20000726 	beq	r4,zero,15ee0 <__call_exitprocs+0x1a0>
   15ec4:	b9000015 	stw	r4,0(r23)
   15ec8:	8809883a 	mov	r4,r17
   15ecc:	00000000 	call	0 <__alt_mem_onchip_memory>
   15ed0:	bc400017 	ldw	r17,0(r23)
   15ed4:	883fb71e 	bne	r17,zero,15db4 <__call_exitprocs+0x74>
   15ed8:	003fc506 	br	15df0 <__call_exitprocs+0xb0>
   15edc:	89000017 	ldw	r4,0(r17)
   15ee0:	882f883a 	mov	r23,r17
   15ee4:	2023883a 	mov	r17,r4
   15ee8:	883fb21e 	bne	r17,zero,15db4 <__call_exitprocs+0x74>
   15eec:	003fc006 	br	15df0 <__call_exitprocs+0xb0>

00015ef0 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   15ef0:	defffd04 	addi	sp,sp,-12
   15ef4:	df000215 	stw	fp,8(sp)
   15ef8:	df000204 	addi	fp,sp,8
   15efc:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   15f00:	e0bfff17 	ldw	r2,-4(fp)
   15f04:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   15f08:	e0bffe17 	ldw	r2,-8(fp)
   15f0c:	1005003a 	cmpeq	r2,r2,zero
   15f10:	1000021e 	bne	r2,zero,15f1c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   15f14:	002af070 	cmpltui	zero,zero,43969
   15f18:	00000106 	br	15f20 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   15f1c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   15f20:	e037883a 	mov	sp,fp
   15f24:	df000017 	ldw	fp,0(sp)
   15f28:	dec00104 	addi	sp,sp,4
   15f2c:	f800283a 	ret

00015f30 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   15f30:	defffd04 	addi	sp,sp,-12
   15f34:	dfc00215 	stw	ra,8(sp)
   15f38:	df000115 	stw	fp,4(sp)
   15f3c:	df000104 	addi	fp,sp,4
   15f40:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   15f44:	e13fff17 	ldw	r4,-4(fp)
   15f48:	0015ef00 	call	15ef0 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   15f4c:	003fff06 	br	15f4c <_exit+0x1c>
   15f50:	00015d3c 	xorhi	zero,zero,1396
