=====
SETUP
-4.760
17.409
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s
17.409
=====
SETUP
-4.717
17.365
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s
17.365
=====
SETUP
-4.717
17.365
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s
17.365
=====
SETUP
-4.717
17.365
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s
17.365
=====
SETUP
-4.716
17.364
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s
17.364
=====
SETUP
-4.682
17.331
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s
17.331
=====
SETUP
-4.349
16.998
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s
16.998
=====
SETUP
-4.349
16.998
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s
16.998
=====
SETUP
-4.345
16.994
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s
16.994
=====
SETUP
-4.264
16.913
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s6
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1
16.913
=====
SETUP
-4.264
16.913
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s6
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1
16.913
=====
SETUP
-3.945
16.238
12.292
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n32_s5
15.139
16.238
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4
16.238
=====
SETUP
-3.945
16.238
12.292
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n31_s4
15.139
16.238
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s4
16.238
=====
SETUP
-3.889
16.538
12.649
u_msxbus/ff_bus_address_15_s0
2.838
3.297
u_ram/w_psram0_wr_s0
5.714
6.536
n1029_s3
7.058
8.090
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2212_s0
9.064
10.163
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0
11.006
11.828
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1
12.643
13.675
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s6
15.139
16.200
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1
16.538
=====
SETUP
-3.332
9.907
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0
9.907
=====
SETUP
-2.189
8.764
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0
8.764
=====
SETUP
-2.189
8.764
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0
8.764
=====
SETUP
-2.189
8.764
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0
8.764
=====
SETUP
-2.189
8.764
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0
8.764
=====
SETUP
-2.189
8.764
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0
8.764
=====
SETUP
-2.189
8.764
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0
8.764
=====
SETUP
-2.180
8.755
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
5.372
5.922
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
5.922
5.979
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
5.979
6.036
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
6.036
6.093
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
6.093
6.150
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
6.150
6.207
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
6.207
6.264
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
7.322
8.383
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0
8.755
=====
SETUP
-2.166
8.741
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
5.361
5.911
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
5.911
5.968
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
5.968
6.025
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.025
6.082
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
6.082
6.139
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
6.139
6.196
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.196
6.253
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.253
6.310
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.884
7.945
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0
8.741
=====
SETUP
-2.166
8.741
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
5.361
5.911
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
5.911
5.968
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
5.968
6.025
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.025
6.082
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
6.082
6.139
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
6.139
6.196
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.196
6.253
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.253
6.310
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.884
7.945
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0
8.741
=====
SETUP
-2.166
8.741
6.575
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
2.653
2.901
u_psram/u_gowin_psram_if_2ch/u_dll
3.016
3.582
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
5.361
5.911
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
5.911
5.968
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
5.968
6.025
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
6.025
6.082
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
6.082
6.139
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
6.139
6.196
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
6.196
6.253
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
6.253
6.310
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
6.884
7.945
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0
8.741
=====
HOLD
-1.296
1.684
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.684
=====
HOLD
-1.025
1.955
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.955
=====
HOLD
-1.025
1.955
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.955
=====
HOLD
-0.972
2.008
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.008
=====
HOLD
-0.765
2.215
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.215
=====
HOLD
-0.727
2.253
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.253
=====
HOLD
-0.724
2.256
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.256
=====
HOLD
-0.708
2.272
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.272
=====
HOLD
-0.708
2.272
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.272
=====
HOLD
-0.708
2.272
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.272
=====
HOLD
-0.427
2.553
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.553
=====
HOLD
-0.399
2.581
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.581
=====
HOLD
-0.158
2.822
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.822
=====
HOLD
-0.154
2.826
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.826
=====
HOLD
-0.154
2.826
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.826
=====
HOLD
-0.143
2.666
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.086
1.471
u_psram/n185_s2
2.294
2.666
u_psram/ff_rd_data0_0_s0
2.666
=====
HOLD
-0.143
2.666
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.086
1.471
u_psram/n183_s2
2.294
2.666
u_psram/ff_rd_data0_2_s0
2.666
=====
HOLD
-0.116
2.864
2.980
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.864
=====
HOLD
-0.104
2.705
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.086
1.471
u_psram/n181_s2
2.333
2.705
u_psram/ff_rd_data0_4_s0
2.705
=====
HOLD
0.205
3.014
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.086
1.471
u_psram/n184_s2
2.290
3.014
u_psram/ff_rd_data0_1_s0
3.014
=====
HOLD
0.228
3.037
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_27_s0
0.515
0.848
u_psram/n172_s1
1.079
1.464
u_psram/n172_s0
1.464
1.562
u_psram/n182_s2
2.665
3.037
u_psram/ff_rd_data0_3_s0
3.037
=====
HOLD
0.246
3.055
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.086
1.471
u_psram/n178_s2
2.329
3.055
u_psram/ff_rd_data0_7_s0
3.055
=====
HOLD
0.347
3.156
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.086
1.471
u_psram/n179_s2
2.600
3.156
u_psram/ff_rd_data0_6_s0
3.156
=====
HOLD
0.508
3.317
2.809
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s
1.086
1.471
u_psram/n180_s2
2.593
3.317
u_psram/ff_rd_data0_5_s0
3.317
=====
HOLD
0.708
3.487
2.779
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_7_s3
2.779
3.112
u_psram/u_gowin_psram_if_2ch/u_psram_sync/n32_s3
3.115
3.487
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_7_s3
3.487
