<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _work.AUR_RX_DECContentFrame3.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Expression Coverage Report</h1>
  <h3>Scope: /<a href="z000038.htm">work.AUR_RX_DEC</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div><a name="cvg27819"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#551" z="    assign s_AUR_PL_SOP1                = r_AUR_RX_SOP_LOCK1 &amp; ..." c="Y" p="50.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP_LOCK1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_LOCK1_0" h1="960" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_AUR_RX_SOP_LOCK1_1" h1="460" t="e" c1="{ 11 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" h1="460" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg27821"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#552" z="    assign s_AUR_PL_SOP2                = r_AUR_RX_SOP_LOCK2 &amp; ..." c="Y" p="50.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP_LOCK2" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_LOCK2_0" h1="960" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_AUR_RX_SOP_LOCK2_1" h1="460" t="e" c1="{ 11 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" h1="460" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27823"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#555" z="    assign s_TYPE_INI_PK                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_INI_PK)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_INI_PK)_0" h1="460" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_INI_PK)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27825"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#556" z="    assign s_TYPE_REG_RD                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RD)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="150" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RD)_0" h1="310" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RD)_1" h1="150" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27827"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#557" z="    assign s_TYPE_REG_RC                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RC)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="150" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RC)_0" h1="310" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RC)_1" h1="150" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27829"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#558" z="    assign s_TYPE_REG_WR                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_WR)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="40" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_WR)_0" h1="420" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_WR)_1" h1="40" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27831"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#559" z="    assign s_TYPE_RAM_RD                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RD)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RD)_0" h1="440" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RD)_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27833"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#560" z="    assign s_TYPE_RAM_RC                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RC)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RC)_0" h1="440" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RC)_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27835"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#561" z="    assign s_TYPE_RAM_WR                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_WR)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_WR)_0" h1="440" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_WR)_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27837"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#562" z="    assign s_TYPE_DDR_RD                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RD)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RD)_0" h1="440" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RD)_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27839"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#563" z="    assign s_TYPE_DDR_RC                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RC)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RC)_0" h1="440" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RC)_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27841"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#564" z="    assign s_TYPE_DDR_WR                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_WR)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_WR)_0" h1="440" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_WR)_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27843"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#565" z="    assign s_TYPE_CFG_WR                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_CFG_WR)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CFG_WR)_0" h1="460" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CFG_WR)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27845"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#566" z="    assign s_TYPE_EXD_RD                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_RD)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_RD)_0" h1="460" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_RD)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27847"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#567" z="    assign s_TYPE_EXD_WR                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_WR)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_WR)_0" h1="460" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_WR)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27849"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#568" z="    assign s_TYPE_CMD_RX                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_CMD_RX)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" h1="6436" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CMD_RX)_0" h1="460" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CMD_RX)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27851"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#635" z="            r_INI_RX_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_IN..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_INI_PK_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 001 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 011 }"/>
  <tr n="5" z="r_INI_PK_SEL_0" h1="6420" t="e" c1="{ 010 }"/>
  <tr n="6" z="r_INI_PK_SEL_1" h1="0" t="e" c1="{ 011 }"/>
  </table>
</div><div class="covered"><a name="cvg27853"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#673" z="            r_REG_RD_REQ                &lt;= r_REG_RD_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_RD_SEL_0" h1="310" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_REG_RD_SEL_1" h1="150" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="300" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="150" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27855"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#721" z="            r_REG_RC_ACK                &lt;= r_REG_RC_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_RC_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_RC_SEL_0" h1="310" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_REG_RC_SEL_1" h1="150" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="300" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="150" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27857"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#769" z="            r_REG_WR_REQ                &lt;= r_REG_WR_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WR_SEL_0" h1="420" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WR_SEL_1" h1="40" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="80" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="40" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27859"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#811" z="            r_RAM_RD_REQ                &lt;= r_RAM_RD_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_RAM_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_RAM_RD_SEL_0" h1="440" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_RD_SEL_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="40" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27861"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#861" z="            r_RAM_RC_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="g" r="" i=""/>
  <tr z="r_RAM_RC_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="20" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="20" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_RAM_RC_SEL_0" h1="4680" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_RAM_RC_SEL_1" h1="1280" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="covered"><a name="cvg27863"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#869" z="            r_RAM_RC_ACK                &lt;= r_RAM_RC_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_RAM_RC_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_RAM_RC_SEL_0" h1="440" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_RC_SEL_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="1320" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg27865"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#878" z="            r_RAM_RC_SOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_RC_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_RC_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_RC_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg27867"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#879" z="            r_RAM_RC_EOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_RC_SEL" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_RC_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_RC_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg27869"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#929" z="            r_RAM_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="75.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="20" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_RAM_WR_SEL_0" h1="4680" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_RAM_WR_SEL_1" h1="1280" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="covered"><a name="cvg27871"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#937" z="            r_RAM_WR_REQ                &lt;= r_RAM_WR_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_RAM_WR_SEL_0" h1="440" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_SEL_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="1300" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg27873"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#946" z="            r_RAM_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_WR_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_WR_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg27875"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#947" z="            r_RAM_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_WR_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_WR_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div class="covered"><a name="cvg27877"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#987" z="            r_DDR_RD_REQ                &lt;= r_DDR_RD_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_DDR_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_DDR_RD_SEL_0" h1="440" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_RD_SEL_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="40" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg27879"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1035" z="            r_DDR_RC_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="g" r="" i=""/>
  <tr z="r_DDR_RC_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="20" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="20" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_DDR_RC_SEL_0" h1="4680" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_DDR_RC_SEL_1" h1="1280" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="covered"><a name="cvg27881"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1043" z="            r_DDR_RC_ACK                &lt;= r_DDR_RC_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_DDR_RC_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_DDR_RC_SEL_0" h1="440" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_RC_SEL_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="1320" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg27883"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1052" z="            r_DDR_RC_SOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_RC_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_RC_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_RC_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg27885"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1053" z="            r_DDR_RC_EOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_RC_SEL" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_RC_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_RC_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg27887"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1101" z="            r_DDR_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="75.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="20" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="1280" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_DDR_WR_SEL_0" h1="4680" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_DDR_WR_SEL_1" h1="1280" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="covered"><a name="cvg27889"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1109" z="            r_DDR_WR_REQ                &lt;= r_DDR_WR_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_DDR_WR_SEL_0" h1="440" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_SEL_1" h1="20" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="1300" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg27891"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1118" z="            r_DDR_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_WR_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_WR_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg27893"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1119" z="            r_DDR_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_WR_SEL_0" h1="440" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_WR_SEL_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="1300" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg27895"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1155" z="            r_CMD_RX_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_EOP_0" h1="1300" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_EOP_1" h1="20" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 001 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" h1="1300" t="e" c1="{ 011 }"/>
  <tr n="5" z="r_DDR_WR_SEL_0" h1="5120" t="e" c1="{ 010 }"/>
  <tr n="6" z="r_DDR_WR_SEL_1" h1="1300" t="e" c1="{ 011 }"/>
  </table>
</div><div class="missing"><a name="cvg27897"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1163" z="            r_CMD_RX_SOP                &lt;= r_CMD_RX_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_CMD_RX_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_CMD_RX_SEL_0" h1="460" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_CMD_RX_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27899"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1171" z="            r_CMD_RX_EOP                &lt;= r_AUR_RX_DVLD &amp; r_CM..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CMD_RX_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_CMD_RX_SEL_0" h1="460" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_CMD_RX_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg27901"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1219" z="            r_CFG_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_CF..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_CFG_WR_SEL_0" h1="5960" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="missing"><a name="cvg27903"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1227" z="            r_CFG_WR_REQ                &lt;= r_CFG_WR_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_CFG_WR_SEL_0" h1="460" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27905"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1236" z="            r_CFG_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_CF..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_CFG_WR_SEL_0" h1="460" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg27907"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1237" z="            r_CFG_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_CF..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_CFG_WR_SEL_0" h1="460" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg27909"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1279" z="            r_EXD_RD_REQ                &lt;= r_EXD_RD_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_EXD_RD_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_EXD_RD_SEL_0" h1="460" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_EXD_RD_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27911"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1329" z="            r_EXD_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_EX..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_EXD_WR_SEL_0" h1="5960" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="missing"><a name="cvg27913"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1337" z="            r_EXD_WR_REQ                &lt;= r_EXD_WR_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_EXD_WR_SEL_0" h1="460" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg27915"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1346" z="            r_EXD_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_EX..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_EXD_WR_SEL_0" h1="460" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg27917"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1347" z="            r_EXD_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_EX..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_EXD_WR_SEL_0" h1="460" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><script type="text/javascript" src="../scripts/buildecpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
