
ADAS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bab0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  0800bc50  0800bc50  0000cc50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf60  0800bf60  0000d210  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf60  0800bf60  0000cf60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf68  0800bf68  0000d210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf68  0800bf68  0000cf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf6c  0800bf6c  0000cf6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800bf70  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004dc4  20000210  0800c180  0000d210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004fd4  0800c180  0000dfd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021214  00000000  00000000  0000d240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005010  00000000  00000000  0002e454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019b0  00000000  00000000  00033468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013af  00000000  00000000  00034e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bd80  00000000  00000000  000361c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002142a  00000000  00000000  00051f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c4af  00000000  00000000  00073371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f820  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007018  00000000  00000000  0010f864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0011687c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bc38 	.word	0x0800bc38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	0800bc38 	.word	0x0800bc38

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	@ 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_d2iz>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a94:	d215      	bcs.n	8000ac2 <__aeabi_d2iz+0x36>
 8000a96:	d511      	bpl.n	8000abc <__aeabi_d2iz+0x30>
 8000a98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa0:	d912      	bls.n	8000ac8 <__aeabi_d2iz+0x3c>
 8000aa2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aaa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ab2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	4240      	negne	r0, r0
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ac6:	d105      	bne.n	8000ad4 <__aeabi_d2iz+0x48>
 8000ac8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000acc:	bf08      	it	eq
 8000ace:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ad2:	4770      	bx	lr
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_uldivmod>:
 8000b7c:	b953      	cbnz	r3, 8000b94 <__aeabi_uldivmod+0x18>
 8000b7e:	b94a      	cbnz	r2, 8000b94 <__aeabi_uldivmod+0x18>
 8000b80:	2900      	cmp	r1, #0
 8000b82:	bf08      	it	eq
 8000b84:	2800      	cmpeq	r0, #0
 8000b86:	bf1c      	itt	ne
 8000b88:	f04f 31ff 	movne.w	r1, #4294967295
 8000b8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b90:	f000 b96a 	b.w	8000e68 <__aeabi_idiv0>
 8000b94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b9c:	f000 f806 	bl	8000bac <__udivmoddi4>
 8000ba0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba8:	b004      	add	sp, #16
 8000baa:	4770      	bx	lr

08000bac <__udivmoddi4>:
 8000bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb0:	9d08      	ldr	r5, [sp, #32]
 8000bb2:	460c      	mov	r4, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d14e      	bne.n	8000c56 <__udivmoddi4+0xaa>
 8000bb8:	4694      	mov	ip, r2
 8000bba:	458c      	cmp	ip, r1
 8000bbc:	4686      	mov	lr, r0
 8000bbe:	fab2 f282 	clz	r2, r2
 8000bc2:	d962      	bls.n	8000c8a <__udivmoddi4+0xde>
 8000bc4:	b14a      	cbz	r2, 8000bda <__udivmoddi4+0x2e>
 8000bc6:	f1c2 0320 	rsb	r3, r2, #32
 8000bca:	4091      	lsls	r1, r2
 8000bcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bd4:	4319      	orrs	r1, r3
 8000bd6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bde:	fa1f f68c 	uxth.w	r6, ip
 8000be2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000be6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bea:	fb07 1114 	mls	r1, r7, r4, r1
 8000bee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf2:	fb04 f106 	mul.w	r1, r4, r6
 8000bf6:	4299      	cmp	r1, r3
 8000bf8:	d90a      	bls.n	8000c10 <__udivmoddi4+0x64>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c02:	f080 8112 	bcs.w	8000e2a <__udivmoddi4+0x27e>
 8000c06:	4299      	cmp	r1, r3
 8000c08:	f240 810f 	bls.w	8000e2a <__udivmoddi4+0x27e>
 8000c0c:	3c02      	subs	r4, #2
 8000c0e:	4463      	add	r3, ip
 8000c10:	1a59      	subs	r1, r3, r1
 8000c12:	fa1f f38e 	uxth.w	r3, lr
 8000c16:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c1a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c22:	fb00 f606 	mul.w	r6, r0, r6
 8000c26:	429e      	cmp	r6, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x94>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c32:	f080 80fc 	bcs.w	8000e2e <__udivmoddi4+0x282>
 8000c36:	429e      	cmp	r6, r3
 8000c38:	f240 80f9 	bls.w	8000e2e <__udivmoddi4+0x282>
 8000c3c:	4463      	add	r3, ip
 8000c3e:	3802      	subs	r0, #2
 8000c40:	1b9b      	subs	r3, r3, r6
 8000c42:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c46:	2100      	movs	r1, #0
 8000c48:	b11d      	cbz	r5, 8000c52 <__udivmoddi4+0xa6>
 8000c4a:	40d3      	lsrs	r3, r2
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d905      	bls.n	8000c66 <__udivmoddi4+0xba>
 8000c5a:	b10d      	cbz	r5, 8000c60 <__udivmoddi4+0xb4>
 8000c5c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4608      	mov	r0, r1
 8000c64:	e7f5      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d146      	bne.n	8000cfc <__udivmoddi4+0x150>
 8000c6e:	42a3      	cmp	r3, r4
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xcc>
 8000c72:	4290      	cmp	r0, r2
 8000c74:	f0c0 80f0 	bcc.w	8000e58 <__udivmoddi4+0x2ac>
 8000c78:	1a86      	subs	r6, r0, r2
 8000c7a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	2d00      	cmp	r5, #0
 8000c82:	d0e6      	beq.n	8000c52 <__udivmoddi4+0xa6>
 8000c84:	e9c5 6300 	strd	r6, r3, [r5]
 8000c88:	e7e3      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000c8a:	2a00      	cmp	r2, #0
 8000c8c:	f040 8090 	bne.w	8000db0 <__udivmoddi4+0x204>
 8000c90:	eba1 040c 	sub.w	r4, r1, ip
 8000c94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c98:	fa1f f78c 	uxth.w	r7, ip
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ca2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ca6:	fb08 4416 	mls	r4, r8, r6, r4
 8000caa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cae:	fb07 f006 	mul.w	r0, r7, r6
 8000cb2:	4298      	cmp	r0, r3
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x11c>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x11a>
 8000cc0:	4298      	cmp	r0, r3
 8000cc2:	f200 80cd 	bhi.w	8000e60 <__udivmoddi4+0x2b4>
 8000cc6:	4626      	mov	r6, r4
 8000cc8:	1a1c      	subs	r4, r3, r0
 8000cca:	fa1f f38e 	uxth.w	r3, lr
 8000cce:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cd2:	fb08 4410 	mls	r4, r8, r0, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb00 f707 	mul.w	r7, r0, r7
 8000cde:	429f      	cmp	r7, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x148>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x146>
 8000cec:	429f      	cmp	r7, r3
 8000cee:	f200 80b0 	bhi.w	8000e52 <__udivmoddi4+0x2a6>
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	1bdb      	subs	r3, r3, r7
 8000cf6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cfa:	e7a5      	b.n	8000c48 <__udivmoddi4+0x9c>
 8000cfc:	f1c1 0620 	rsb	r6, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 f706 	lsr.w	r7, r2, r6
 8000d06:	431f      	orrs	r7, r3
 8000d08:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d0c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d10:	ea43 030c 	orr.w	r3, r3, ip
 8000d14:	40f4      	lsrs	r4, r6
 8000d16:	fa00 f801 	lsl.w	r8, r0, r1
 8000d1a:	0c38      	lsrs	r0, r7, #16
 8000d1c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d20:	fbb4 fef0 	udiv	lr, r4, r0
 8000d24:	fa1f fc87 	uxth.w	ip, r7
 8000d28:	fb00 441e 	mls	r4, r0, lr, r4
 8000d2c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d30:	fb0e f90c 	mul.w	r9, lr, ip
 8000d34:	45a1      	cmp	r9, r4
 8000d36:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3a:	d90a      	bls.n	8000d52 <__udivmoddi4+0x1a6>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d42:	f080 8084 	bcs.w	8000e4e <__udivmoddi4+0x2a2>
 8000d46:	45a1      	cmp	r9, r4
 8000d48:	f240 8081 	bls.w	8000e4e <__udivmoddi4+0x2a2>
 8000d4c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d50:	443c      	add	r4, r7
 8000d52:	eba4 0409 	sub.w	r4, r4, r9
 8000d56:	fa1f f983 	uxth.w	r9, r3
 8000d5a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d5e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d62:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	d907      	bls.n	8000d7e <__udivmoddi4+0x1d2>
 8000d6e:	193c      	adds	r4, r7, r4
 8000d70:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d74:	d267      	bcs.n	8000e46 <__udivmoddi4+0x29a>
 8000d76:	45a4      	cmp	ip, r4
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0x29a>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d82:	fba0 9302 	umull	r9, r3, r0, r2
 8000d86:	eba4 040c 	sub.w	r4, r4, ip
 8000d8a:	429c      	cmp	r4, r3
 8000d8c:	46ce      	mov	lr, r9
 8000d8e:	469c      	mov	ip, r3
 8000d90:	d351      	bcc.n	8000e36 <__udivmoddi4+0x28a>
 8000d92:	d04e      	beq.n	8000e32 <__udivmoddi4+0x286>
 8000d94:	b155      	cbz	r5, 8000dac <__udivmoddi4+0x200>
 8000d96:	ebb8 030e 	subs.w	r3, r8, lr
 8000d9a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d9e:	fa04 f606 	lsl.w	r6, r4, r6
 8000da2:	40cb      	lsrs	r3, r1
 8000da4:	431e      	orrs	r6, r3
 8000da6:	40cc      	lsrs	r4, r1
 8000da8:	e9c5 6400 	strd	r6, r4, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	e750      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000db0:	f1c2 0320 	rsb	r3, r2, #32
 8000db4:	fa20 f103 	lsr.w	r1, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	fa24 f303 	lsr.w	r3, r4, r3
 8000dc0:	4094      	lsls	r4, r2
 8000dc2:	430c      	orrs	r4, r1
 8000dc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dcc:	fa1f f78c 	uxth.w	r7, ip
 8000dd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd4:	fb08 3110 	mls	r1, r8, r0, r3
 8000dd8:	0c23      	lsrs	r3, r4, #16
 8000dda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dde:	fb00 f107 	mul.w	r1, r0, r7
 8000de2:	4299      	cmp	r1, r3
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x24c>
 8000de6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dea:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dee:	d22c      	bcs.n	8000e4a <__udivmoddi4+0x29e>
 8000df0:	4299      	cmp	r1, r3
 8000df2:	d92a      	bls.n	8000e4a <__udivmoddi4+0x29e>
 8000df4:	3802      	subs	r0, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e00:	fb08 3311 	mls	r3, r8, r1, r3
 8000e04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e08:	fb01 f307 	mul.w	r3, r1, r7
 8000e0c:	42a3      	cmp	r3, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x276>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e18:	d213      	bcs.n	8000e42 <__udivmoddi4+0x296>
 8000e1a:	42a3      	cmp	r3, r4
 8000e1c:	d911      	bls.n	8000e42 <__udivmoddi4+0x296>
 8000e1e:	3902      	subs	r1, #2
 8000e20:	4464      	add	r4, ip
 8000e22:	1ae4      	subs	r4, r4, r3
 8000e24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e28:	e739      	b.n	8000c9e <__udivmoddi4+0xf2>
 8000e2a:	4604      	mov	r4, r0
 8000e2c:	e6f0      	b.n	8000c10 <__udivmoddi4+0x64>
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e706      	b.n	8000c40 <__udivmoddi4+0x94>
 8000e32:	45c8      	cmp	r8, r9
 8000e34:	d2ae      	bcs.n	8000d94 <__udivmoddi4+0x1e8>
 8000e36:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e3a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e3e:	3801      	subs	r0, #1
 8000e40:	e7a8      	b.n	8000d94 <__udivmoddi4+0x1e8>
 8000e42:	4631      	mov	r1, r6
 8000e44:	e7ed      	b.n	8000e22 <__udivmoddi4+0x276>
 8000e46:	4603      	mov	r3, r0
 8000e48:	e799      	b.n	8000d7e <__udivmoddi4+0x1d2>
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	e7d4      	b.n	8000df8 <__udivmoddi4+0x24c>
 8000e4e:	46d6      	mov	lr, sl
 8000e50:	e77f      	b.n	8000d52 <__udivmoddi4+0x1a6>
 8000e52:	4463      	add	r3, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	e74d      	b.n	8000cf4 <__udivmoddi4+0x148>
 8000e58:	4606      	mov	r6, r0
 8000e5a:	4623      	mov	r3, r4
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	e70f      	b.n	8000c80 <__udivmoddi4+0xd4>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	e730      	b.n	8000cc8 <__udivmoddi4+0x11c>
 8000e66:	bf00      	nop

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <CAN_task_init>:
 * 
 * @param p_CanBus pointer to the bus of CAN
 * @return app_status_t status of the operation 
 */
app_status_t CAN_task_init (CAN_bus_t *p_CanBus)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
    app_status_t l_AppStatus = APP_OK;
 8000e74:	2300      	movs	r3, #0
 8000e76:	73fb      	strb	r3, [r7, #15]
    ecu_status_t l_EcuStatus = ECU_OK;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	73bb      	strb	r3, [r7, #14]
    if (NULL == p_CanBus)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d102      	bne.n	8000e88 <CAN_task_init+0x1c>
    {
        l_AppStatus = APP_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	73fb      	strb	r3, [r7, #15]
 8000e86:	e017      	b.n	8000eb8 <CAN_task_init+0x4c>
    }
    else
    {
        l_EcuStatus |= CANSPI_Initialize(p_CanBus->UsedCAN);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f004 fa81 	bl	8005394 <CANSPI_Initialize>
 8000e92:	4603      	mov	r3, r0
 8000e94:	461a      	mov	r2, r3
 8000e96:	7bbb      	ldrb	r3, [r7, #14]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	73bb      	strb	r3, [r7, #14]
        p_CanBus->ExpectedMSG = list_create();
 8000e9c:	f009 fc9e 	bl	800a7dc <list_create>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	605a      	str	r2, [r3, #4]
        if ((l_EcuStatus != ECU_OK) || (NULL == p_CanBus->ExpectedMSG))
 8000ea6:	7bbb      	ldrb	r3, [r7, #14]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d103      	bne.n	8000eb4 <CAN_task_init+0x48>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d101      	bne.n	8000eb8 <CAN_task_init+0x4c>
        {
            l_AppStatus = APP_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	73fb      	strb	r3, [r7, #15]
        }
    }
    return l_AppStatus;
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <CAN_add_msg_rx>:
 * @param p_CanBus pointer to the CAN bus which could receive the message
 * @param p_Message pointer to the message could be received
 * @return app_status_t status of the operation 
 */
app_status_t CAN_add_msg_rx (CAN_bus_t *p_CanBus, can_msg_t *p_Message)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b084      	sub	sp, #16
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
    app_status_t l_AppStatus = APP_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]
    if ((NULL == p_CanBus) || (NULL == p_Message))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d002      	beq.n	8000edc <CAN_add_msg_rx+0x1a>
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d102      	bne.n	8000ee2 <CAN_add_msg_rx+0x20>
    {
        l_AppStatus = APP_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	73fb      	strb	r3, [r7, #15]
 8000ee0:	e005      	b.n	8000eee <CAN_add_msg_rx+0x2c>
    }
    else
    {
        list_append(p_CanBus->ExpectedMSG, p_Message);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	6839      	ldr	r1, [r7, #0]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f009 fc93 	bl	800a814 <list_append>
    }
    return l_AppStatus;
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <CAN_rx_task>:
 * @param p_CanBus pointer to the CAN bus
 * @return app_status_t status of the operation 
 * @note this task should be blocked waiting for interrupt to unblock it
 */
app_status_t CAN_rx_task (CAN_bus_t *p_CanBus)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08a      	sub	sp, #40	@ 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
    app_status_t l_AppStatus = APP_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    ecu_status_t l_EcuStatus = ECU_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (NULL == p_CanBus)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d103      	bne.n	8000f1a <CAN_rx_task+0x22>
    {
        l_AppStatus = APP_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f18:	e02c      	b.n	8000f74 <CAN_rx_task+0x7c>
    }
    else
    {
        uCAN_MSG l_TempMessage;
        can_msg_t *l_RxMessage = NULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	623b      	str	r3, [r7, #32]
        l_EcuStatus |= CANSPI_Receive(p_CanBus->UsedCAN, &l_TempMessage);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f107 020c 	add.w	r2, r7, #12
 8000f26:	4611      	mov	r1, r2
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f004 fbe5 	bl	80056f8 <CANSPI_Receive>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	461a      	mov	r2, r3
 8000f32:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f36:	4313      	orrs	r3, r2
 8000f38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        if (l_EcuStatus == ECU_OK)
 8000f3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d117      	bne.n	8000f74 <CAN_rx_task+0x7c>
        {
            l_RxMessage = (can_msg_t *)list_find(p_CanBus->ExpectedMSG, &(l_TempMessage), find_msg_with_id);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f107 010c 	add.w	r1, r7, #12
 8000f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f80 <CAN_rx_task+0x88>)
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f009 fc98 	bl	800a884 <list_find>
 8000f54:	6238      	str	r0, [r7, #32]
            if (l_RxMessage != NULL)
 8000f56:	6a3b      	ldr	r3, [r7, #32]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d00b      	beq.n	8000f74 <CAN_rx_task+0x7c>
            {
                memcpy(&l_RxMessage->Message, &l_TempMessage, sizeof(uCAN_MSG));
 8000f5c:	6a3b      	ldr	r3, [r7, #32]
 8000f5e:	f107 010c 	add.w	r1, r7, #12
 8000f62:	2214      	movs	r2, #20
 8000f64:	4618      	mov	r0, r3
 8000f66:	f009 fdb1 	bl	800aacc <memcpy>
                l_RxMessage->CallBack(&l_RxMessage->Message);
 8000f6a:	6a3b      	ldr	r3, [r7, #32]
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	6a3a      	ldr	r2, [r7, #32]
 8000f70:	4610      	mov	r0, r2
 8000f72:	4798      	blx	r3
            }
        }
    }
    return l_AppStatus;
 8000f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3728      	adds	r7, #40	@ 0x28
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	08000f85 	.word	0x08000f85

08000f84 <find_msg_with_id>:
 * @param p_MsgExpected pointer to the messages which can expected to receive and handle
 * @param p_MsgReceived pointer to the received message
 * @return int 1 if yes 0 if no
 */
static int find_msg_with_id(void *p_MsgExpected, const void *p_MsgReceived)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
    int l_RetVal = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
    if (((can_msg_t *)p_MsgExpected)->ID == ((uCAN_MSG *)p_MsgReceived)->frame.id)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	695a      	ldr	r2, [r3, #20]
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d101      	bne.n	8000fa2 <find_msg_with_id+0x1e>
    {
        l_RetVal = 1;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	60fb      	str	r3, [r7, #12]
    }
    return l_RetVal;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of CAN_INIT_mutex */
  CAN_INIT_mutexHandle = osMutexNew(&CAN_INIT_mutex_attributes);
 8000fb4:	4817      	ldr	r0, [pc, #92]	@ (8001014 <MX_FREERTOS_Init+0x64>)
 8000fb6:	f006 f856 	bl	8007066 <osMutexNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a16      	ldr	r2, [pc, #88]	@ (8001018 <MX_FREERTOS_Init+0x68>)
 8000fbe:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of CAN_sema */
  CAN_semaHandle = osSemaphoreNew(2, 0, &CAN_sema_attributes);
 8000fc0:	4a16      	ldr	r2, [pc, #88]	@ (800101c <MX_FREERTOS_Init+0x6c>)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	2002      	movs	r0, #2
 8000fc6:	f006 f8d4 	bl	8007172 <osSemaphoreNew>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a14      	ldr	r2, [pc, #80]	@ (8001020 <MX_FREERTOS_Init+0x70>)
 8000fce:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PID_task */
  PID_taskHandle = osThreadNew(PIDtask, NULL, &PID_task_attributes);
 8000fd0:	4a14      	ldr	r2, [pc, #80]	@ (8001024 <MX_FREERTOS_Init+0x74>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4814      	ldr	r0, [pc, #80]	@ (8001028 <MX_FREERTOS_Init+0x78>)
 8000fd6:	f005 ff99 	bl	8006f0c <osThreadNew>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a13      	ldr	r2, [pc, #76]	@ (800102c <MX_FREERTOS_Init+0x7c>)
 8000fde:	6013      	str	r3, [r2, #0]

  /* creation of CAN_task */
  CAN_taskHandle = osThreadNew(CANtask, NULL, &CAN_task_attributes);
 8000fe0:	4a13      	ldr	r2, [pc, #76]	@ (8001030 <MX_FREERTOS_Init+0x80>)
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4813      	ldr	r0, [pc, #76]	@ (8001034 <MX_FREERTOS_Init+0x84>)
 8000fe6:	f005 ff91 	bl	8006f0c <osThreadNew>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a12      	ldr	r2, [pc, #72]	@ (8001038 <MX_FREERTOS_Init+0x88>)
 8000fee:	6013      	str	r3, [r2, #0]

  /* creation of MONITORING_task */
  MONITORING_taskHandle = osThreadNew(MONITORINGtask, NULL, &MONITORING_task_attributes);
 8000ff0:	4a12      	ldr	r2, [pc, #72]	@ (800103c <MX_FREERTOS_Init+0x8c>)
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	4812      	ldr	r0, [pc, #72]	@ (8001040 <MX_FREERTOS_Init+0x90>)
 8000ff6:	f005 ff89 	bl	8006f0c <osThreadNew>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a11      	ldr	r2, [pc, #68]	@ (8001044 <MX_FREERTOS_Init+0x94>)
 8000ffe:	6013      	str	r3, [r2, #0]

  /* creation of Temp_Move_Task */
  Temp_Move_TaskHandle = osThreadNew(TempMoveTask, NULL, &Temp_Move_Task_attributes);
 8001000:	4a11      	ldr	r2, [pc, #68]	@ (8001048 <MX_FREERTOS_Init+0x98>)
 8001002:	2100      	movs	r1, #0
 8001004:	4811      	ldr	r0, [pc, #68]	@ (800104c <MX_FREERTOS_Init+0x9c>)
 8001006:	f005 ff81 	bl	8006f0c <osThreadNew>
 800100a:	4603      	mov	r3, r0
 800100c:	4a10      	ldr	r2, [pc, #64]	@ (8001050 <MX_FREERTOS_Init+0xa0>)
 800100e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	0800bd50 	.word	0x0800bd50
 8001018:	2000024c 	.word	0x2000024c
 800101c:	0800bd60 	.word	0x0800bd60
 8001020:	20000250 	.word	0x20000250
 8001024:	0800bcc0 	.word	0x0800bcc0
 8001028:	08001055 	.word	0x08001055
 800102c:	2000023c 	.word	0x2000023c
 8001030:	0800bce4 	.word	0x0800bce4
 8001034:	08001091 	.word	0x08001091
 8001038:	20000240 	.word	0x20000240
 800103c:	0800bd08 	.word	0x0800bd08
 8001040:	080010e5 	.word	0x080010e5
 8001044:	20000244 	.word	0x20000244
 8001048:	0800bd2c 	.word	0x0800bd2c
 800104c:	08001111 	.word	0x08001111
 8001050:	20000248 	.word	0x20000248

08001054 <PIDtask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PIDtask */
void PIDtask(void *argument)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PIDtask */
  ecu_status_t t_EcuStatus = robot_init(&ADAS_ROBOT, 100);
 800105c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8001088 <PIDtask+0x34>
 8001060:	480a      	ldr	r0, [pc, #40]	@ (800108c <PIDtask+0x38>)
 8001062:	f005 fc1d 	bl	80068a0 <robot_init>
 8001066:	4603      	mov	r3, r0
 8001068:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
    t_EcuStatus |= robot_PID(&ADAS_ROBOT, 100);
 800106a:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001088 <PIDtask+0x34>
 800106e:	4807      	ldr	r0, [pc, #28]	@ (800108c <PIDtask+0x38>)
 8001070:	f005 fd50 	bl	8006b14 <robot_PID>
 8001074:	4603      	mov	r3, r0
 8001076:	461a      	mov	r2, r3
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	4313      	orrs	r3, r2
 800107c:	73fb      	strb	r3, [r7, #15]
    osDelay(100);
 800107e:	2064      	movs	r0, #100	@ 0x64
 8001080:	f005 ffd6 	bl	8007030 <osDelay>
    t_EcuStatus |= robot_PID(&ADAS_ROBOT, 100);
 8001084:	bf00      	nop
 8001086:	e7f0      	b.n	800106a <PIDtask+0x16>
 8001088:	42c80000 	.word	0x42c80000
 800108c:	20000048 	.word	0x20000048

08001090 <CANtask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CANtask */
void CANtask(void *argument)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CANtask */
  app_status_t t_AppStatus = CAN_task_init(&Main_CAN);
 8001098:	480f      	ldr	r0, [pc, #60]	@ (80010d8 <CANtask+0x48>)
 800109a:	f7ff fee7 	bl	8000e6c <CAN_task_init>
 800109e:	4603      	mov	r3, r0
 80010a0:	73fb      	strb	r3, [r7, #15]
  t_AppStatus |= CAN_add_msg_rx(&Main_CAN, &messagerx);
 80010a2:	490e      	ldr	r1, [pc, #56]	@ (80010dc <CANtask+0x4c>)
 80010a4:	480c      	ldr	r0, [pc, #48]	@ (80010d8 <CANtask+0x48>)
 80010a6:	f7ff ff0c 	bl	8000ec2 <CAN_add_msg_rx>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	//while(flag == 0);
    osSemaphoreAcquire(CAN_semaHandle, osWaitForever);
 80010b4:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <CANtask+0x50>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f04f 31ff 	mov.w	r1, #4294967295
 80010bc:	4618      	mov	r0, r3
 80010be:	f006 f8e1 	bl	8007284 <osSemaphoreAcquire>
    t_AppStatus |= CAN_rx_task(&Main_CAN);
 80010c2:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <CANtask+0x48>)
 80010c4:	f7ff ff18 	bl	8000ef8 <CAN_rx_task>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	73fb      	strb	r3, [r7, #15]
    osSemaphoreAcquire(CAN_semaHandle, osWaitForever);
 80010d2:	bf00      	nop
 80010d4:	e7ee      	b.n	80010b4 <CANtask+0x24>
 80010d6:	bf00      	nop
 80010d8:	20000018 	.word	0x20000018
 80010dc:	20000020 	.word	0x20000020
 80010e0:	20000250 	.word	0x20000250

080010e4 <MONITORINGtask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MONITORINGtask */
void MONITORINGtask(void *argument)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MONITORINGtask */
  ecu_status_t t_EcuStatus = ECU_OK;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
    t_EcuStatus |= monitoring_send_data(&monitor);
 80010f0:	4806      	ldr	r0, [pc, #24]	@ (800110c <MONITORINGtask+0x28>)
 80010f2:	f004 ffe1 	bl	80060b8 <monitoring_send_data>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	73fb      	strb	r3, [r7, #15]
    osDelay(100);
 8001100:	2064      	movs	r0, #100	@ 0x64
 8001102:	f005 ff95 	bl	8007030 <osDelay>
    t_EcuStatus |= monitoring_send_data(&monitor);
 8001106:	bf00      	nop
 8001108:	e7f2      	b.n	80010f0 <MONITORINGtask+0xc>
 800110a:	bf00      	nop
 800110c:	20000008 	.word	0x20000008

08001110 <TempMoveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TempMoveTask */
void TempMoveTask(void *argument)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TempMoveTask */
  osDelay(10);
 8001118:	200a      	movs	r0, #10
 800111a:	f005 ff89 	bl	8007030 <osDelay>
  /* Infinite loop */
  for(;;)
  {
    robot_move(&ADAS_ROBOT, 0, 0.3);
 800111e:	eddf 0a25 	vldr	s1, [pc, #148]	@ 80011b4 <TempMoveTask+0xa4>
 8001122:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 80011b8 <TempMoveTask+0xa8>
 8001126:	4825      	ldr	r0, [pc, #148]	@ (80011bc <TempMoveTask+0xac>)
 8001128:	f005 f902 	bl	8006330 <robot_move>
    osDelay(5000);
 800112c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001130:	f005 ff7e 	bl	8007030 <osDelay>
    robot_stop(&ADAS_ROBOT);
 8001134:	4821      	ldr	r0, [pc, #132]	@ (80011bc <TempMoveTask+0xac>)
 8001136:	f005 fb55 	bl	80067e4 <robot_stop>
    osDelay(1000);
 800113a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800113e:	f005 ff77 	bl	8007030 <osDelay>
    robot_move(&ADAS_ROBOT, 180, 0.3);
 8001142:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80011b4 <TempMoveTask+0xa4>
 8001146:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 80011c0 <TempMoveTask+0xb0>
 800114a:	481c      	ldr	r0, [pc, #112]	@ (80011bc <TempMoveTask+0xac>)
 800114c:	f005 f8f0 	bl	8006330 <robot_move>
    osDelay(5000);
 8001150:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001154:	f005 ff6c 	bl	8007030 <osDelay>
    robot_stop(&ADAS_ROBOT);
 8001158:	4818      	ldr	r0, [pc, #96]	@ (80011bc <TempMoveTask+0xac>)
 800115a:	f005 fb43 	bl	80067e4 <robot_stop>
    osDelay(1000);
 800115e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001162:	f005 ff65 	bl	8007030 <osDelay>
    robot_move(&ADAS_ROBOT, 90, 0.3);
 8001166:	eddf 0a13 	vldr	s1, [pc, #76]	@ 80011b4 <TempMoveTask+0xa4>
 800116a:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80011c4 <TempMoveTask+0xb4>
 800116e:	4813      	ldr	r0, [pc, #76]	@ (80011bc <TempMoveTask+0xac>)
 8001170:	f005 f8de 	bl	8006330 <robot_move>
    osDelay(5000);
 8001174:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001178:	f005 ff5a 	bl	8007030 <osDelay>
    robot_stop(&ADAS_ROBOT);
 800117c:	480f      	ldr	r0, [pc, #60]	@ (80011bc <TempMoveTask+0xac>)
 800117e:	f005 fb31 	bl	80067e4 <robot_stop>
    osDelay(1000);
 8001182:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001186:	f005 ff53 	bl	8007030 <osDelay>
    robot_move(&ADAS_ROBOT, 270, 0.3);
 800118a:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 80011b4 <TempMoveTask+0xa4>
 800118e:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80011c8 <TempMoveTask+0xb8>
 8001192:	480a      	ldr	r0, [pc, #40]	@ (80011bc <TempMoveTask+0xac>)
 8001194:	f005 f8cc 	bl	8006330 <robot_move>
    osDelay(5000);
 8001198:	f241 3088 	movw	r0, #5000	@ 0x1388
 800119c:	f005 ff48 	bl	8007030 <osDelay>
    robot_stop(&ADAS_ROBOT);
 80011a0:	4806      	ldr	r0, [pc, #24]	@ (80011bc <TempMoveTask+0xac>)
 80011a2:	f005 fb1f 	bl	80067e4 <robot_stop>
    osDelay(1000);
 80011a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011aa:	f005 ff41 	bl	8007030 <osDelay>
    robot_move(&ADAS_ROBOT, 0, 0.3);
 80011ae:	bf00      	nop
 80011b0:	e7b5      	b.n	800111e <TempMoveTask+0xe>
 80011b2:	bf00      	nop
 80011b4:	3e99999a 	.word	0x3e99999a
 80011b8:	00000000 	.word	0x00000000
 80011bc:	20000048 	.word	0x20000048
 80011c0:	43340000 	.word	0x43340000
 80011c4:	42b40000 	.word	0x42b40000
 80011c8:	43870000 	.word	0x43870000

080011cc <HAL_GPIO_EXTI_Callback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == CAN_INT_Pin) {
 80011d6:	88fb      	ldrh	r3, [r7, #6]
 80011d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011dc:	d104      	bne.n	80011e8 <HAL_GPIO_EXTI_Callback+0x1c>
	        // Call your custom callback function here
		//CAN_CLEAR_INT(&Main_CAN);
	    osSemaphoreRelease(CAN_semaHandle);
 80011de:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <HAL_GPIO_EXTI_Callback+0x24>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f006 f8a0 	bl	8007328 <osSemaphoreRelease>
		//flag = 1;
	}
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20000250 	.word	0x20000250

080011f4 <messagerx_clb>:

void messagerx_clb(uCAN_MSG *p_Message)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  memcpy(tempBuffer, p_Message->frame.data, 8);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f103 0209 	add.w	r2, r3, #9
 8001202:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <messagerx_clb+0x24>)
 8001204:	6810      	ldr	r0, [r2, #0]
 8001206:	6851      	ldr	r1, [r2, #4]
 8001208:	c303      	stmia	r3!, {r0, r1}
}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000234 	.word	0x20000234

0800121c <update_monitor>:

void update_monitor(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  memcpy(temp.data, tempBuffer, 8);
 8001220:	4b05      	ldr	r3, [pc, #20]	@ (8001238 <update_monitor+0x1c>)
 8001222:	4a06      	ldr	r2, [pc, #24]	@ (800123c <update_monitor+0x20>)
 8001224:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001228:	e883 0003 	stmia.w	r3, {r0, r1}
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	2000022c 	.word	0x2000022c
 800123c:	20000234 	.word	0x20000234

08001240 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b088      	sub	sp, #32
 8001244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	4b46      	ldr	r3, [pc, #280]	@ (8001374 <MX_GPIO_Init+0x134>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a45      	ldr	r2, [pc, #276]	@ (8001374 <MX_GPIO_Init+0x134>)
 8001260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b43      	ldr	r3, [pc, #268]	@ (8001374 <MX_GPIO_Init+0x134>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	4b3f      	ldr	r3, [pc, #252]	@ (8001374 <MX_GPIO_Init+0x134>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a3e      	ldr	r2, [pc, #248]	@ (8001374 <MX_GPIO_Init+0x134>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b3c      	ldr	r3, [pc, #240]	@ (8001374 <MX_GPIO_Init+0x134>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	4b38      	ldr	r3, [pc, #224]	@ (8001374 <MX_GPIO_Init+0x134>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a37      	ldr	r2, [pc, #220]	@ (8001374 <MX_GPIO_Init+0x134>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b35      	ldr	r3, [pc, #212]	@ (8001374 <MX_GPIO_Init+0x134>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RR_1_Pin|RR_2_Pin|FL_2_Pin|FR_1_Pin
 80012aa:	2200      	movs	r2, #0
 80012ac:	21f7      	movs	r1, #247	@ 0xf7
 80012ae:	4832      	ldr	r0, [pc, #200]	@ (8001378 <MX_GPIO_Init+0x138>)
 80012b0:	f001 f994 	bl	80025dc <HAL_GPIO_WritePin>
                          |FR_2_Pin|RL_1_Pin|RL_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 80012b4:	2201      	movs	r2, #1
 80012b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012ba:	482f      	ldr	r0, [pc, #188]	@ (8001378 <MX_GPIO_Init+0x138>)
 80012bc:	f001 f98e 	bl	80025dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FL_1_GPIO_Port, FL_1_Pin, GPIO_PIN_RESET);
 80012c0:	2200      	movs	r2, #0
 80012c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012c6:	482d      	ldr	r0, [pc, #180]	@ (800137c <MX_GPIO_Init+0x13c>)
 80012c8:	f001 f988 	bl	80025dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = RR_1_Pin|RR_2_Pin|FR_1_Pin|FR_2_Pin
 80012cc:	23f3      	movs	r3, #243	@ 0xf3
 80012ce:	60fb      	str	r3, [r7, #12]
                          |RL_1_Pin|RL_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d0:	2301      	movs	r3, #1
 80012d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012d4:	2302      	movs	r3, #2
 80012d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2300      	movs	r3, #0
 80012da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012dc:	f107 030c 	add.w	r3, r7, #12
 80012e0:	4619      	mov	r1, r3
 80012e2:	4825      	ldr	r0, [pc, #148]	@ (8001378 <MX_GPIO_Init+0x138>)
 80012e4:	f000 fff6 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FL_2_Pin;
 80012e8:	2304      	movs	r3, #4
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FL_2_GPIO_Port, &GPIO_InitStruct);
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	4619      	mov	r1, r3
 80012fe:	481e      	ldr	r0, [pc, #120]	@ (8001378 <MX_GPIO_Init+0x138>)
 8001300:	f000 ffe8 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_INT_Pin;
 8001304:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001308:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800130a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800130e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001310:	2301      	movs	r3, #1
 8001312:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	4619      	mov	r1, r3
 800131a:	4817      	ldr	r0, [pc, #92]	@ (8001378 <MX_GPIO_Init+0x138>)
 800131c:	f000 ffda 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8001320:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001324:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800132a:	2301      	movs	r3, #1
 800132c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 030c 	add.w	r3, r7, #12
 8001336:	4619      	mov	r1, r3
 8001338:	480f      	ldr	r0, [pc, #60]	@ (8001378 <MX_GPIO_Init+0x138>)
 800133a:	f000 ffcb 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FL_1_Pin;
 800133e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001342:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001344:	2301      	movs	r3, #1
 8001346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001348:	2302      	movs	r3, #2
 800134a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134c:	2300      	movs	r3, #0
 800134e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FL_1_GPIO_Port, &GPIO_InitStruct);
 8001350:	f107 030c 	add.w	r3, r7, #12
 8001354:	4619      	mov	r1, r3
 8001356:	4809      	ldr	r0, [pc, #36]	@ (800137c <MX_GPIO_Init+0x13c>)
 8001358:	f000 ffbc 	bl	80022d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800135c:	2200      	movs	r2, #0
 800135e:	2105      	movs	r1, #5
 8001360:	2028      	movs	r0, #40	@ 0x28
 8001362:	f000 ff8d 	bl	8002280 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001366:	2028      	movs	r0, #40	@ 0x28
 8001368:	f000 ffa6 	bl	80022b8 <HAL_NVIC_EnableIRQ>

}
 800136c:	bf00      	nop
 800136e:	3720      	adds	r7, #32
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40023800 	.word	0x40023800
 8001378:	40020400 	.word	0x40020400
 800137c:	40020000 	.word	0x40020000

08001380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001384:	f000 fe82 	bl	800208c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001388:	f000 f81a 	bl	80013c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800138c:	f7ff ff58 	bl	8001240 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001390:	f000 fa32 	bl	80017f8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001394:	f000 fb30 	bl	80019f8 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001398:	f000 fa86 	bl	80018a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800139c:	f000 fad8 	bl	8001950 <MX_TIM3_Init>
  MX_TIM5_Init();
 80013a0:	f000 fb8e 	bl	8001ac0 <MX_TIM5_Init>
  MX_TIM9_Init();
 80013a4:	f000 fbe0 	bl	8001b68 <MX_TIM9_Init>
  MX_SPI2_Init();
 80013a8:	f000 f88e 	bl	80014c8 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 80013ac:	f000 fdd2 	bl	8001f54 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80013b0:	f005 fd62 	bl	8006e78 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80013b4:	f7ff fdfc 	bl	8000fb0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80013b8:	f005 fd82 	bl	8006ec0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <main+0x3c>

080013c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b094      	sub	sp, #80	@ 0x50
 80013c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c6:	f107 0320 	add.w	r3, r7, #32
 80013ca:	2230      	movs	r2, #48	@ 0x30
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f009 fb38 	bl	800aa44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e4:	2300      	movs	r3, #0
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	4b29      	ldr	r3, [pc, #164]	@ (8001490 <SystemClock_Config+0xd0>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ec:	4a28      	ldr	r2, [pc, #160]	@ (8001490 <SystemClock_Config+0xd0>)
 80013ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f4:	4b26      	ldr	r3, [pc, #152]	@ (8001490 <SystemClock_Config+0xd0>)
 80013f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	4b23      	ldr	r3, [pc, #140]	@ (8001494 <SystemClock_Config+0xd4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800140c:	4a21      	ldr	r2, [pc, #132]	@ (8001494 <SystemClock_Config+0xd4>)
 800140e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001412:	6013      	str	r3, [r2, #0]
 8001414:	4b1f      	ldr	r3, [pc, #124]	@ (8001494 <SystemClock_Config+0xd4>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001420:	2301      	movs	r3, #1
 8001422:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001424:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142a:	2302      	movs	r3, #2
 800142c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800142e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001432:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001434:	2319      	movs	r3, #25
 8001436:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001438:	23a8      	movs	r3, #168	@ 0xa8
 800143a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800143c:	2302      	movs	r3, #2
 800143e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001440:	2304      	movs	r3, #4
 8001442:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001444:	f107 0320 	add.w	r3, r7, #32
 8001448:	4618      	mov	r0, r3
 800144a:	f001 f8f9 	bl	8002640 <HAL_RCC_OscConfig>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001454:	f000 f832 	bl	80014bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001458:	230f      	movs	r3, #15
 800145a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800145c:	2302      	movs	r3, #2
 800145e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001464:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001468:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800146e:	f107 030c 	add.w	r3, r7, #12
 8001472:	2102      	movs	r1, #2
 8001474:	4618      	mov	r0, r3
 8001476:	f001 fb5b 	bl	8002b30 <HAL_RCC_ClockConfig>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001480:	f000 f81c 	bl	80014bc <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001484:	f001 fc3a 	bl	8002cfc <HAL_RCC_EnableCSS>
}
 8001488:	bf00      	nop
 800148a:	3750      	adds	r7, #80	@ 0x50
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40023800 	.word	0x40023800
 8001494:	40007000 	.word	0x40007000

08001498 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a04      	ldr	r2, [pc, #16]	@ (80014b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d101      	bne.n	80014ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014aa:	f000 fe11 	bl	80020d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40014400 	.word	0x40014400

080014bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c0:	b672      	cpsid	i
}
 80014c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <Error_Handler+0x8>

080014c8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80014cc:	4b17      	ldr	r3, [pc, #92]	@ (800152c <MX_SPI2_Init+0x64>)
 80014ce:	4a18      	ldr	r2, [pc, #96]	@ (8001530 <MX_SPI2_Init+0x68>)
 80014d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014d2:	4b16      	ldr	r3, [pc, #88]	@ (800152c <MX_SPI2_Init+0x64>)
 80014d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014da:	4b14      	ldr	r3, [pc, #80]	@ (800152c <MX_SPI2_Init+0x64>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <MX_SPI2_Init+0x64>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014e6:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_SPI2_Init+0x64>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <MX_SPI2_Init+0x64>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_SPI2_Init+0x64>)
 80014f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014fa:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_SPI2_Init+0x64>)
 80014fc:	2210      	movs	r2, #16
 80014fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001500:	4b0a      	ldr	r3, [pc, #40]	@ (800152c <MX_SPI2_Init+0x64>)
 8001502:	2200      	movs	r2, #0
 8001504:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001506:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_SPI2_Init+0x64>)
 8001508:	2200      	movs	r2, #0
 800150a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800150c:	4b07      	ldr	r3, [pc, #28]	@ (800152c <MX_SPI2_Init+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001512:	4b06      	ldr	r3, [pc, #24]	@ (800152c <MX_SPI2_Init+0x64>)
 8001514:	220a      	movs	r2, #10
 8001516:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001518:	4804      	ldr	r0, [pc, #16]	@ (800152c <MX_SPI2_Init+0x64>)
 800151a:	f001 fd43 	bl	8002fa4 <HAL_SPI_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001524:	f7ff ffca 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000254 	.word	0x20000254
 8001530:	40003800 	.word	0x40003800

08001534 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a19      	ldr	r2, [pc, #100]	@ (80015b8 <HAL_SPI_MspInit+0x84>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d12c      	bne.n	80015b0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <HAL_SPI_MspInit+0x88>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4a17      	ldr	r2, [pc, #92]	@ (80015bc <HAL_SPI_MspInit+0x88>)
 8001560:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001564:	6413      	str	r3, [r2, #64]	@ 0x40
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <HAL_SPI_MspInit+0x88>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <HAL_SPI_MspInit+0x88>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a10      	ldr	r2, [pc, #64]	@ (80015bc <HAL_SPI_MspInit+0x88>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <HAL_SPI_MspInit+0x88>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800158e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015a0:	2305      	movs	r3, #5
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <HAL_SPI_MspInit+0x8c>)
 80015ac:	f000 fe92 	bl	80022d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80015b0:	bf00      	nop
 80015b2:	3728      	adds	r7, #40	@ 0x28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40003800 	.word	0x40003800
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40020400 	.word	0x40020400

080015c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <HAL_MspInit+0x54>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d2:	4a11      	ldr	r2, [pc, #68]	@ (8001618 <HAL_MspInit+0x54>)
 80015d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015da:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <HAL_MspInit+0x54>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	603b      	str	r3, [r7, #0]
 80015ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <HAL_MspInit+0x54>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <HAL_MspInit+0x54>)
 80015f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f6:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <HAL_MspInit+0x54>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	210f      	movs	r1, #15
 8001606:	f06f 0001 	mvn.w	r0, #1
 800160a:	f000 fe39 	bl	8002280 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40023800 	.word	0x40023800

0800161c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08c      	sub	sp, #48	@ 0x30
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001624:	2300      	movs	r3, #0
 8001626:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001628:	2300      	movs	r3, #0
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 800162c:	2300      	movs	r3, #0
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	4b2e      	ldr	r3, [pc, #184]	@ (80016ec <HAL_InitTick+0xd0>)
 8001632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001634:	4a2d      	ldr	r2, [pc, #180]	@ (80016ec <HAL_InitTick+0xd0>)
 8001636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800163a:	6453      	str	r3, [r2, #68]	@ 0x44
 800163c:	4b2b      	ldr	r3, [pc, #172]	@ (80016ec <HAL_InitTick+0xd0>)
 800163e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001644:	60bb      	str	r3, [r7, #8]
 8001646:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001648:	f107 020c 	add.w	r2, r7, #12
 800164c:	f107 0310 	add.w	r3, r7, #16
 8001650:	4611      	mov	r1, r2
 8001652:	4618      	mov	r0, r3
 8001654:	f001 fc58 	bl	8002f08 <HAL_RCC_GetClockConfig>
  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001658:	f001 fc42 	bl	8002ee0 <HAL_RCC_GetPCLK2Freq>
 800165c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800165e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001660:	4a23      	ldr	r2, [pc, #140]	@ (80016f0 <HAL_InitTick+0xd4>)
 8001662:	fba2 2303 	umull	r2, r3, r2, r3
 8001666:	0c9b      	lsrs	r3, r3, #18
 8001668:	3b01      	subs	r3, #1
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 800166c:	4b21      	ldr	r3, [pc, #132]	@ (80016f4 <HAL_InitTick+0xd8>)
 800166e:	4a22      	ldr	r2, [pc, #136]	@ (80016f8 <HAL_InitTick+0xdc>)
 8001670:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8001672:	4b20      	ldr	r3, [pc, #128]	@ (80016f4 <HAL_InitTick+0xd8>)
 8001674:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001678:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 800167a:	4a1e      	ldr	r2, [pc, #120]	@ (80016f4 <HAL_InitTick+0xd8>)
 800167c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8001680:	4b1c      	ldr	r3, [pc, #112]	@ (80016f4 <HAL_InitTick+0xd8>)
 8001682:	2200      	movs	r2, #0
 8001684:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001686:	4b1b      	ldr	r3, [pc, #108]	@ (80016f4 <HAL_InitTick+0xd8>)
 8001688:	2200      	movs	r2, #0
 800168a:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800168c:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <HAL_InitTick+0xd8>)
 800168e:	2200      	movs	r2, #0
 8001690:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8001692:	4818      	ldr	r0, [pc, #96]	@ (80016f4 <HAL_InitTick+0xd8>)
 8001694:	f002 fae8 	bl	8003c68 <HAL_TIM_Base_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800169e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d11b      	bne.n	80016de <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 80016a6:	4813      	ldr	r0, [pc, #76]	@ (80016f4 <HAL_InitTick+0xd8>)
 80016a8:	f002 fb38 	bl	8003d1c <HAL_TIM_Base_Start_IT>
 80016ac:	4603      	mov	r3, r0
 80016ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80016b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d111      	bne.n	80016de <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016ba:	2019      	movs	r0, #25
 80016bc:	f000 fdfc 	bl	80022b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2b0f      	cmp	r3, #15
 80016c4:	d808      	bhi.n	80016d8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80016c6:	2200      	movs	r2, #0
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	2019      	movs	r0, #25
 80016cc:	f000 fdd8 	bl	8002280 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016d0:	4a0a      	ldr	r2, [pc, #40]	@ (80016fc <HAL_InitTick+0xe0>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	e002      	b.n	80016de <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80016de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3730      	adds	r7, #48	@ 0x30
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800
 80016f0:	431bde83 	.word	0x431bde83
 80016f4:	200002d4 	.word	0x200002d4
 80016f8:	40014400 	.word	0x40014400
 80016fc:	20000040 	.word	0x20000040

08001700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001704:	f001 fc32 	bl	8002f6c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <NMI_Handler+0x8>

0800170c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <HardFault_Handler+0x4>

08001714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <MemManage_Handler+0x4>

0800171c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <BusFault_Handler+0x4>

08001724 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <UsageFault_Handler+0x4>

0800172c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
	...

0800173c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001740:	4803      	ldr	r0, [pc, #12]	@ (8001750 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8001742:	f002 fd81 	bl	8004248 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8001746:	4803      	ldr	r0, [pc, #12]	@ (8001754 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001748:	f002 fd7e 	bl	8004248 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000320 	.word	0x20000320
 8001754:	200002d4 	.word	0x200002d4

08001758 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAN_INT_Pin);
 800175c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001760:	f000 ff56 	bl	8002610 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001770:	4a14      	ldr	r2, [pc, #80]	@ (80017c4 <_sbrk+0x5c>)
 8001772:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <_sbrk+0x60>)
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800177c:	4b13      	ldr	r3, [pc, #76]	@ (80017cc <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d102      	bne.n	800178a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001784:	4b11      	ldr	r3, [pc, #68]	@ (80017cc <_sbrk+0x64>)
 8001786:	4a12      	ldr	r2, [pc, #72]	@ (80017d0 <_sbrk+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	429a      	cmp	r2, r3
 8001796:	d207      	bcs.n	80017a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001798:	f009 f96c 	bl	800aa74 <__errno>
 800179c:	4603      	mov	r3, r0
 800179e:	220c      	movs	r2, #12
 80017a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
 80017a6:	e009      	b.n	80017bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a8:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <_sbrk+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	4a05      	ldr	r2, [pc, #20]	@ (80017cc <_sbrk+0x64>)
 80017b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20010000 	.word	0x20010000
 80017c8:	00000400 	.word	0x00000400
 80017cc:	2000031c 	.word	0x2000031c
 80017d0:	20004fd8 	.word	0x20004fd8

080017d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <SystemInit+0x20>)
 80017da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017de:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <SystemInit+0x20>)
 80017e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08c      	sub	sp, #48	@ 0x30
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	2224      	movs	r2, #36	@ 0x24
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f009 f91c 	bl	800aa44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001814:	4b22      	ldr	r3, [pc, #136]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 8001816:	4a23      	ldr	r2, [pc, #140]	@ (80018a4 <MX_TIM1_Init+0xac>)
 8001818:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3;
 800181a:	4b21      	ldr	r3, [pc, #132]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 800181c:	2203      	movs	r2, #3
 800181e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001820:	4b1f      	ldr	r3, [pc, #124]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 44000;
 8001826:	4b1e      	ldr	r3, [pc, #120]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 8001828:	f64a 32e0 	movw	r2, #44000	@ 0xabe0
 800182c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800182e:	4b1c      	ldr	r3, [pc, #112]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001834:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 8001836:	2200      	movs	r2, #0
 8001838:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183a:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001840:	2303      	movs	r3, #3
 8001842:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001848:	2301      	movs	r3, #1
 800184a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800184c:	2300      	movs	r3, #0
 800184e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001854:	2300      	movs	r3, #0
 8001856:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001858:	2301      	movs	r3, #1
 800185a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001864:	f107 030c 	add.w	r3, r7, #12
 8001868:	4619      	mov	r1, r3
 800186a:	480d      	ldr	r0, [pc, #52]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 800186c:	f002 fbb8 	bl	8003fe0 <HAL_TIM_Encoder_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001876:	f7ff fe21 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187a:	2300      	movs	r3, #0
 800187c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800187e:	2300      	movs	r3, #0
 8001880:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	4619      	mov	r1, r3
 8001886:	4806      	ldr	r0, [pc, #24]	@ (80018a0 <MX_TIM1_Init+0xa8>)
 8001888:	f003 f8f6 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001892:	f7ff fe13 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001896:	bf00      	nop
 8001898:	3730      	adds	r7, #48	@ 0x30
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000320 	.word	0x20000320
 80018a4:	40010000 	.word	0x40010000

080018a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08c      	sub	sp, #48	@ 0x30
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018ae:	f107 030c 	add.w	r3, r7, #12
 80018b2:	2224      	movs	r2, #36	@ 0x24
 80018b4:	2100      	movs	r1, #0
 80018b6:	4618      	mov	r0, r3
 80018b8:	f009 f8c4 	bl	800aa44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018c4:	4b21      	ldr	r3, [pc, #132]	@ (800194c <MX_TIM2_Init+0xa4>)
 80018c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 80018cc:	4b1f      	ldr	r3, [pc, #124]	@ (800194c <MX_TIM2_Init+0xa4>)
 80018ce:	2203      	movs	r2, #3
 80018d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d2:	4b1e      	ldr	r3, [pc, #120]	@ (800194c <MX_TIM2_Init+0xa4>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 44000;
 80018d8:	4b1c      	ldr	r3, [pc, #112]	@ (800194c <MX_TIM2_Init+0xa4>)
 80018da:	f64a 32e0 	movw	r2, #44000	@ 0xabe0
 80018de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e0:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <MX_TIM2_Init+0xa4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e6:	4b19      	ldr	r3, [pc, #100]	@ (800194c <MX_TIM2_Init+0xa4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018ec:	2303      	movs	r3, #3
 80018ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018f0:	2300      	movs	r3, #0
 80018f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018f4:	2301      	movs	r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018f8:	2300      	movs	r3, #0
 80018fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001900:	2300      	movs	r3, #0
 8001902:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001904:	2301      	movs	r3, #1
 8001906:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001908:	2300      	movs	r3, #0
 800190a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	4619      	mov	r1, r3
 8001916:	480d      	ldr	r0, [pc, #52]	@ (800194c <MX_TIM2_Init+0xa4>)
 8001918:	f002 fb62 	bl	8003fe0 <HAL_TIM_Encoder_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001922:	f7ff fdcb 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	4619      	mov	r1, r3
 8001932:	4806      	ldr	r0, [pc, #24]	@ (800194c <MX_TIM2_Init+0xa4>)
 8001934:	f003 f8a0 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800193e:	f7ff fdbd 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001942:	bf00      	nop
 8001944:	3730      	adds	r7, #48	@ 0x30
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000368 	.word	0x20000368

08001950 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08c      	sub	sp, #48	@ 0x30
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001956:	f107 030c 	add.w	r3, r7, #12
 800195a:	2224      	movs	r2, #36	@ 0x24
 800195c:	2100      	movs	r1, #0
 800195e:	4618      	mov	r0, r3
 8001960:	f009 f870 	bl	800aa44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800196c:	4b20      	ldr	r3, [pc, #128]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 800196e:	4a21      	ldr	r2, [pc, #132]	@ (80019f4 <MX_TIM3_Init+0xa4>)
 8001970:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 8001972:	4b1f      	ldr	r3, [pc, #124]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 8001974:	2203      	movs	r2, #3
 8001976:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001978:	4b1d      	ldr	r3, [pc, #116]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 44000;
 800197e:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 8001980:	f64a 32e0 	movw	r2, #44000	@ 0xabe0
 8001984:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001986:	4b1a      	ldr	r3, [pc, #104]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198c:	4b18      	ldr	r3, [pc, #96]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 800198e:	2200      	movs	r2, #0
 8001990:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001992:	2303      	movs	r3, #3
 8001994:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800199a:	2301      	movs	r3, #1
 800199c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019a6:	2300      	movs	r3, #0
 80019a8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019aa:	2301      	movs	r3, #1
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019ae:	2300      	movs	r3, #0
 80019b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80019b6:	f107 030c 	add.w	r3, r7, #12
 80019ba:	4619      	mov	r1, r3
 80019bc:	480c      	ldr	r0, [pc, #48]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 80019be:	f002 fb0f 	bl	8003fe0 <HAL_TIM_Encoder_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80019c8:	f7ff fd78 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019cc:	2300      	movs	r3, #0
 80019ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	@ (80019f0 <MX_TIM3_Init+0xa0>)
 80019da:	f003 f84d 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80019e4:	f7ff fd6a 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	3730      	adds	r7, #48	@ 0x30
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	200003b0 	.word	0x200003b0
 80019f4:	40000400 	.word	0x40000400

080019f8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	@ 0x28
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fe:	f107 0320 	add.w	r3, r7, #32
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a08:	1d3b      	adds	r3, r7, #4
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
 8001a14:	611a      	str	r2, [r3, #16]
 8001a16:	615a      	str	r2, [r3, #20]
 8001a18:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a1a:	4b27      	ldr	r3, [pc, #156]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a1c:	4a27      	ldr	r2, [pc, #156]	@ (8001abc <MX_TIM4_Init+0xc4>)
 8001a1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a20:	4b25      	ldr	r3, [pc, #148]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a26:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4199;
 8001a2c:	4b22      	ldr	r3, [pc, #136]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a2e:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001a32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a34:	4b20      	ldr	r3, [pc, #128]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a40:	481d      	ldr	r0, [pc, #116]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a42:	f002 f9cd 	bl	8003de0 <HAL_TIM_PWM_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001a4c:	f7ff fd36 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a50:	2300      	movs	r3, #0
 8001a52:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a58:	f107 0320 	add.w	r3, r7, #32
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4816      	ldr	r0, [pc, #88]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a60:	f003 f80a 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001a6a:	f7ff fd27 	bl	80014bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a6e:	2360      	movs	r3, #96	@ 0x60
 8001a70:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2208      	movs	r2, #8
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a86:	f002 fccf 	bl	8004428 <HAL_TIM_PWM_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001a90:	f7ff fd14 	bl	80014bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	220c      	movs	r2, #12
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4807      	ldr	r0, [pc, #28]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001a9c:	f002 fcc4 	bl	8004428 <HAL_TIM_PWM_ConfigChannel>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001aa6:	f7ff fd09 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001aaa:	4803      	ldr	r0, [pc, #12]	@ (8001ab8 <MX_TIM4_Init+0xc0>)
 8001aac:	f000 f9f0 	bl	8001e90 <HAL_TIM_MspPostInit>

}
 8001ab0:	bf00      	nop
 8001ab2:	3728      	adds	r7, #40	@ 0x28
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200003f8 	.word	0x200003f8
 8001abc:	40000800 	.word	0x40000800

08001ac0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08c      	sub	sp, #48	@ 0x30
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	2224      	movs	r2, #36	@ 0x24
 8001acc:	2100      	movs	r1, #0
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f008 ffb8 	bl	800aa44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001adc:	4b20      	ldr	r3, [pc, #128]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001ade:	4a21      	ldr	r2, [pc, #132]	@ (8001b64 <MX_TIM5_Init+0xa4>)
 8001ae0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 3;
 8001ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 44000;
 8001aee:	4b1c      	ldr	r3, [pc, #112]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001af0:	f64a 32e0 	movw	r2, #44000	@ 0xabe0
 8001af4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afc:	4b18      	ldr	r3, [pc, #96]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b02:	2303      	movs	r3, #3
 8001b04:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b06:	2300      	movs	r3, #0
 8001b08:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b16:	2300      	movs	r3, #0
 8001b18:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001b26:	f107 030c 	add.w	r3, r7, #12
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	480c      	ldr	r0, [pc, #48]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001b2e:	f002 fa57 	bl	8003fe0 <HAL_TIM_Encoder_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001b38:	f7ff fcc0 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	4619      	mov	r1, r3
 8001b48:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <MX_TIM5_Init+0xa0>)
 8001b4a:	f002 ff95 	bl	8004a78 <HAL_TIMEx_MasterConfigSynchronization>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001b54:	f7ff fcb2 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001b58:	bf00      	nop
 8001b5a:	3730      	adds	r7, #48	@ 0x30
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000440 	.word	0x20000440
 8001b64:	40000c00 	.word	0x40000c00

08001b68 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b088      	sub	sp, #32
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
 8001b7c:	615a      	str	r2, [r3, #20]
 8001b7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001b80:	4b1f      	ldr	r3, [pc, #124]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001b82:	4a20      	ldr	r2, [pc, #128]	@ (8001c04 <MX_TIM9_Init+0x9c>)
 8001b84:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001b86:	4b1e      	ldr	r3, [pc, #120]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4199;
 8001b92:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001b94:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001b98:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9a:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba0:	4b17      	ldr	r3, [pc, #92]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001ba6:	4816      	ldr	r0, [pc, #88]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001ba8:	f002 f91a 	bl	8003de0 <HAL_TIM_PWM_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8001bb2:	f7ff fc83 	bl	80014bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb6:	2360      	movs	r3, #96	@ 0x60
 8001bb8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	2200      	movs	r2, #0
 8001bca:	4619      	mov	r1, r3
 8001bcc:	480c      	ldr	r0, [pc, #48]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001bce:	f002 fc2b 	bl	8004428 <HAL_TIM_PWM_ConfigChannel>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8001bd8:	f7ff fc70 	bl	80014bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	2204      	movs	r2, #4
 8001be0:	4619      	mov	r1, r3
 8001be2:	4807      	ldr	r0, [pc, #28]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001be4:	f002 fc20 	bl	8004428 <HAL_TIM_PWM_ConfigChannel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8001bee:	f7ff fc65 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001bf2:	4803      	ldr	r0, [pc, #12]	@ (8001c00 <MX_TIM9_Init+0x98>)
 8001bf4:	f000 f94c 	bl	8001e90 <HAL_TIM_MspPostInit>

}
 8001bf8:	bf00      	nop
 8001bfa:	3720      	adds	r7, #32
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000488 	.word	0x20000488
 8001c04:	40014000 	.word	0x40014000

08001c08 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b090      	sub	sp, #64	@ 0x40
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
 8001c1e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a78      	ldr	r2, [pc, #480]	@ (8001e08 <HAL_TIM_Encoder_MspInit+0x200>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d135      	bne.n	8001c96 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c2e:	4b77      	ldr	r3, [pc, #476]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	4a76      	ldr	r2, [pc, #472]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c3a:	4b74      	ldr	r3, [pc, #464]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c4a:	4b70      	ldr	r3, [pc, #448]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	4a6f      	ldr	r2, [pc, #444]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c56:	4b6d      	ldr	r3, [pc, #436]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = FL_EN_1_Pin|FL_EN_2_Pin;
 8001c62:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c70:	2302      	movs	r3, #2
 8001c72:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c74:	2301      	movs	r3, #1
 8001c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4864      	ldr	r0, [pc, #400]	@ (8001e10 <HAL_TIM_Encoder_MspInit+0x208>)
 8001c80:	f000 fb28 	bl	80022d4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 8001c84:	2200      	movs	r2, #0
 8001c86:	210f      	movs	r1, #15
 8001c88:	2019      	movs	r0, #25
 8001c8a:	f000 faf9 	bl	8002280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c8e:	2019      	movs	r0, #25
 8001c90:	f000 fb12 	bl	80022b8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001c94:	e0b3      	b.n	8001dfe <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(tim_encoderHandle->Instance==TIM2)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c9e:	d14b      	bne.n	8001d38 <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
 8001ca4:	4b59      	ldr	r3, [pc, #356]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca8:	4a58      	ldr	r2, [pc, #352]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb0:	4b56      	ldr	r3, [pc, #344]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	623b      	str	r3, [r7, #32]
 8001cba:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	4b52      	ldr	r3, [pc, #328]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc4:	4a51      	ldr	r2, [pc, #324]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ccc:	4b4f      	ldr	r3, [pc, #316]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	61fb      	str	r3, [r7, #28]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61bb      	str	r3, [r7, #24]
 8001cdc:	4b4b      	ldr	r3, [pc, #300]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce0:	4a4a      	ldr	r2, [pc, #296]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001ce2:	f043 0302 	orr.w	r3, r3, #2
 8001ce6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce8:	4b48      	ldr	r3, [pc, #288]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	61bb      	str	r3, [r7, #24]
 8001cf2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = FR_EN_1_Pin;
 8001cf4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d02:	2302      	movs	r3, #2
 8001d04:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d06:	2301      	movs	r3, #1
 8001d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(FR_EN_1_GPIO_Port, &GPIO_InitStruct);
 8001d0a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d0e:	4619      	mov	r1, r3
 8001d10:	483f      	ldr	r0, [pc, #252]	@ (8001e10 <HAL_TIM_Encoder_MspInit+0x208>)
 8001d12:	f000 fadf 	bl	80022d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FR_EN_2_Pin;
 8001d16:	2308      	movs	r3, #8
 8001d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d22:	2302      	movs	r3, #2
 8001d24:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d26:	2301      	movs	r3, #1
 8001d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(FR_EN_2_GPIO_Port, &GPIO_InitStruct);
 8001d2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4838      	ldr	r0, [pc, #224]	@ (8001e14 <HAL_TIM_Encoder_MspInit+0x20c>)
 8001d32:	f000 facf 	bl	80022d4 <HAL_GPIO_Init>
}
 8001d36:	e062      	b.n	8001dfe <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(tim_encoderHandle->Instance==TIM3)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a36      	ldr	r2, [pc, #216]	@ (8001e18 <HAL_TIM_Encoder_MspInit+0x210>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d12c      	bne.n	8001d9c <HAL_TIM_Encoder_MspInit+0x194>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	4b31      	ldr	r3, [pc, #196]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4a:	4a30      	ldr	r2, [pc, #192]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001d4c:	f043 0302 	orr.w	r3, r3, #2
 8001d50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d52:	4b2e      	ldr	r3, [pc, #184]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	617b      	str	r3, [r7, #20]
 8001d5c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b2a      	ldr	r3, [pc, #168]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	4a29      	ldr	r2, [pc, #164]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6e:	4b27      	ldr	r3, [pc, #156]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RL_EN_1_Pin|RL_EN_2_Pin;
 8001d7a:	23c0      	movs	r3, #192	@ 0xc0
 8001d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d82:	2302      	movs	r3, #2
 8001d84:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d86:	2302      	movs	r3, #2
 8001d88:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d92:	4619      	mov	r1, r3
 8001d94:	481e      	ldr	r0, [pc, #120]	@ (8001e10 <HAL_TIM_Encoder_MspInit+0x208>)
 8001d96:	f000 fa9d 	bl	80022d4 <HAL_GPIO_Init>
}
 8001d9a:	e030      	b.n	8001dfe <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(tim_encoderHandle->Instance==TIM5)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a1e      	ldr	r2, [pc, #120]	@ (8001e1c <HAL_TIM_Encoder_MspInit+0x214>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d12b      	bne.n	8001dfe <HAL_TIM_Encoder_MspInit+0x1f6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	4a17      	ldr	r2, [pc, #92]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001db0:	f043 0308 	orr.w	r3, r3, #8
 8001db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db6:	4b15      	ldr	r3, [pc, #84]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	4a10      	ldr	r2, [pc, #64]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0x204>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RR_EN_1_Pin|RR_EN_2_Pin;
 8001dde:	2303      	movs	r3, #3
 8001de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001de6:	2302      	movs	r3, #2
 8001de8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dea:	2302      	movs	r3, #2
 8001dec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001dee:	2302      	movs	r3, #2
 8001df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001df6:	4619      	mov	r1, r3
 8001df8:	4805      	ldr	r0, [pc, #20]	@ (8001e10 <HAL_TIM_Encoder_MspInit+0x208>)
 8001dfa:	f000 fa6b 	bl	80022d4 <HAL_GPIO_Init>
}
 8001dfe:	bf00      	nop
 8001e00:	3740      	adds	r7, #64	@ 0x40
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40010000 	.word	0x40010000
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40020000 	.word	0x40020000
 8001e14:	40020400 	.word	0x40020400
 8001e18:	40000400 	.word	0x40000400
 8001e1c:	40000c00 	.word	0x40000c00

08001e20 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a15      	ldr	r2, [pc, #84]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x64>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d10e      	bne.n	8001e50 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	4b14      	ldr	r3, [pc, #80]	@ (8001e88 <HAL_TIM_PWM_MspInit+0x68>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	4a13      	ldr	r2, [pc, #76]	@ (8001e88 <HAL_TIM_PWM_MspInit+0x68>)
 8001e3c:	f043 0304 	orr.w	r3, r3, #4
 8001e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e42:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <HAL_TIM_PWM_MspInit+0x68>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001e4e:	e012      	b.n	8001e76 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM9)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a0d      	ldr	r2, [pc, #52]	@ (8001e8c <HAL_TIM_PWM_MspInit+0x6c>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d10d      	bne.n	8001e76 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <HAL_TIM_PWM_MspInit+0x68>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	4a09      	ldr	r2, [pc, #36]	@ (8001e88 <HAL_TIM_PWM_MspInit+0x68>)
 8001e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e6a:	4b07      	ldr	r3, [pc, #28]	@ (8001e88 <HAL_TIM_PWM_MspInit+0x68>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
}
 8001e76:	bf00      	nop
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40000800 	.word	0x40000800
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40014000 	.word	0x40014000

08001e90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	@ 0x28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a24      	ldr	r2, [pc, #144]	@ (8001f40 <HAL_TIM_MspPostInit+0xb0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d11f      	bne.n	8001ef2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	613b      	str	r3, [r7, #16]
 8001eb6:	4b23      	ldr	r3, [pc, #140]	@ (8001f44 <HAL_TIM_MspPostInit+0xb4>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	4a22      	ldr	r2, [pc, #136]	@ (8001f44 <HAL_TIM_MspPostInit+0xb4>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec2:	4b20      	ldr	r3, [pc, #128]	@ (8001f44 <HAL_TIM_MspPostInit+0xb4>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = FL_PWM_Pin|FR_PWM_Pin;
 8001ece:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001edc:	2302      	movs	r3, #2
 8001ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4817      	ldr	r0, [pc, #92]	@ (8001f48 <HAL_TIM_MspPostInit+0xb8>)
 8001eec:	f000 f9f2 	bl	80022d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001ef0:	e022      	b.n	8001f38 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM9)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a15      	ldr	r2, [pc, #84]	@ (8001f4c <HAL_TIM_MspPostInit+0xbc>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d11d      	bne.n	8001f38 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	4b10      	ldr	r3, [pc, #64]	@ (8001f44 <HAL_TIM_MspPostInit+0xb4>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	4a0f      	ldr	r2, [pc, #60]	@ (8001f44 <HAL_TIM_MspPostInit+0xb4>)
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f44 <HAL_TIM_MspPostInit+0xb4>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RL_PWM_Pin|RR_PWM_Pin;
 8001f18:	230c      	movs	r3, #12
 8001f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001f20:	2302      	movs	r3, #2
 8001f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f24:	2302      	movs	r3, #2
 8001f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	4619      	mov	r1, r3
 8001f32:	4807      	ldr	r0, [pc, #28]	@ (8001f50 <HAL_TIM_MspPostInit+0xc0>)
 8001f34:	f000 f9ce 	bl	80022d4 <HAL_GPIO_Init>
}
 8001f38:	bf00      	nop
 8001f3a:	3728      	adds	r7, #40	@ 0x28
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40000800 	.word	0x40000800
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40020400 	.word	0x40020400
 8001f4c:	40014000 	.word	0x40014000
 8001f50:	40020000 	.word	0x40020000

08001f54 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f58:	4b11      	ldr	r3, [pc, #68]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f5a:	4a12      	ldr	r2, [pc, #72]	@ (8001fa4 <MX_USART6_UART_Init+0x50>)
 8001f5c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001f5e:	4b10      	ldr	r3, [pc, #64]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f60:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f64:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f66:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001f72:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001f78:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f84:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f8a:	4805      	ldr	r0, [pc, #20]	@ (8001fa0 <MX_USART6_UART_Init+0x4c>)
 8001f8c:	f002 fdf6 	bl	8004b7c <HAL_UART_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001f96:	f7ff fa91 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200004d0 	.word	0x200004d0
 8001fa4:	40011400 	.word	0x40011400

08001fa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08a      	sub	sp, #40	@ 0x28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_UART_MspInit+0x84>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d12c      	bne.n	8002024 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	4b18      	ldr	r3, [pc, #96]	@ (8002030 <HAL_UART_MspInit+0x88>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd2:	4a17      	ldr	r2, [pc, #92]	@ (8002030 <HAL_UART_MspInit+0x88>)
 8001fd4:	f043 0320 	orr.w	r3, r3, #32
 8001fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fda:	4b15      	ldr	r3, [pc, #84]	@ (8002030 <HAL_UART_MspInit+0x88>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fde:	f003 0320 	and.w	r3, r3, #32
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <HAL_UART_MspInit+0x88>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	4a10      	ldr	r2, [pc, #64]	@ (8002030 <HAL_UART_MspInit+0x88>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <HAL_UART_MspInit+0x88>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002002:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800200c:	2301      	movs	r3, #1
 800200e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002010:	2303      	movs	r3, #3
 8002012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002014:	2308      	movs	r3, #8
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	4619      	mov	r1, r3
 800201e:	4805      	ldr	r0, [pc, #20]	@ (8002034 <HAL_UART_MspInit+0x8c>)
 8002020:	f000 f958 	bl	80022d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002024:	bf00      	nop
 8002026:	3728      	adds	r7, #40	@ 0x28
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40011400 	.word	0x40011400
 8002030:	40023800 	.word	0x40023800
 8002034:	40020000 	.word	0x40020000

08002038 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002038:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002070 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800203c:	f7ff fbca 	bl	80017d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002040:	480c      	ldr	r0, [pc, #48]	@ (8002074 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002042:	490d      	ldr	r1, [pc, #52]	@ (8002078 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002044:	4a0d      	ldr	r2, [pc, #52]	@ (800207c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002048:	e002      	b.n	8002050 <LoopCopyDataInit>

0800204a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800204a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800204c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800204e:	3304      	adds	r3, #4

08002050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002054:	d3f9      	bcc.n	800204a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002056:	4a0a      	ldr	r2, [pc, #40]	@ (8002080 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002058:	4c0a      	ldr	r4, [pc, #40]	@ (8002084 <LoopFillZerobss+0x22>)
  movs r3, #0
 800205a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800205c:	e001      	b.n	8002062 <LoopFillZerobss>

0800205e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800205e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002060:	3204      	adds	r2, #4

08002062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002064:	d3fb      	bcc.n	800205e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002066:	f008 fd0b 	bl	800aa80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800206a:	f7ff f989 	bl	8001380 <main>
  bx  lr    
 800206e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002070:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002074:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002078:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 800207c:	0800bf70 	.word	0x0800bf70
  ldr r2, =_sbss
 8002080:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002084:	20004fd4 	.word	0x20004fd4

08002088 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002088:	e7fe      	b.n	8002088 <ADC_IRQHandler>
	...

0800208c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002090:	4b0e      	ldr	r3, [pc, #56]	@ (80020cc <HAL_Init+0x40>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a0d      	ldr	r2, [pc, #52]	@ (80020cc <HAL_Init+0x40>)
 8002096:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800209a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800209c:	4b0b      	ldr	r3, [pc, #44]	@ (80020cc <HAL_Init+0x40>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a0a      	ldr	r2, [pc, #40]	@ (80020cc <HAL_Init+0x40>)
 80020a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020a8:	4b08      	ldr	r3, [pc, #32]	@ (80020cc <HAL_Init+0x40>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a07      	ldr	r2, [pc, #28]	@ (80020cc <HAL_Init+0x40>)
 80020ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b4:	2003      	movs	r0, #3
 80020b6:	f000 f8d8 	bl	800226a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ba:	200f      	movs	r0, #15
 80020bc:	f7ff faae 	bl	800161c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c0:	f7ff fa80 	bl	80015c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40023c00 	.word	0x40023c00

080020d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020d4:	4b06      	ldr	r3, [pc, #24]	@ (80020f0 <HAL_IncTick+0x20>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	461a      	mov	r2, r3
 80020da:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_IncTick+0x24>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4413      	add	r3, r2
 80020e0:	4a04      	ldr	r2, [pc, #16]	@ (80020f4 <HAL_IncTick+0x24>)
 80020e2:	6013      	str	r3, [r2, #0]
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	20000044 	.word	0x20000044
 80020f4:	20000518 	.word	0x20000518

080020f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return uwTick;
 80020fc:	4b03      	ldr	r3, [pc, #12]	@ (800210c <HAL_GetTick+0x14>)
 80020fe:	681b      	ldr	r3, [r3, #0]
}
 8002100:	4618      	mov	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	20000518 	.word	0x20000518

08002110 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002120:	4b0c      	ldr	r3, [pc, #48]	@ (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800212c:	4013      	ands	r3, r2
 800212e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002138:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800213c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002140:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002142:	4a04      	ldr	r2, [pc, #16]	@ (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	60d3      	str	r3, [r2, #12]
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800215c:	4b04      	ldr	r3, [pc, #16]	@ (8002170 <__NVIC_GetPriorityGrouping+0x18>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	0a1b      	lsrs	r3, r3, #8
 8002162:	f003 0307 	and.w	r3, r3, #7
}
 8002166:	4618      	mov	r0, r3
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800217e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002182:	2b00      	cmp	r3, #0
 8002184:	db0b      	blt.n	800219e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	f003 021f 	and.w	r2, r3, #31
 800218c:	4907      	ldr	r1, [pc, #28]	@ (80021ac <__NVIC_EnableIRQ+0x38>)
 800218e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002192:	095b      	lsrs	r3, r3, #5
 8002194:	2001      	movs	r0, #1
 8002196:	fa00 f202 	lsl.w	r2, r0, r2
 800219a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000e100 	.word	0xe000e100

080021b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	6039      	str	r1, [r7, #0]
 80021ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	db0a      	blt.n	80021da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	b2da      	uxtb	r2, r3
 80021c8:	490c      	ldr	r1, [pc, #48]	@ (80021fc <__NVIC_SetPriority+0x4c>)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	0112      	lsls	r2, r2, #4
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	440b      	add	r3, r1
 80021d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021d8:	e00a      	b.n	80021f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	4908      	ldr	r1, [pc, #32]	@ (8002200 <__NVIC_SetPriority+0x50>)
 80021e0:	79fb      	ldrb	r3, [r7, #7]
 80021e2:	f003 030f 	and.w	r3, r3, #15
 80021e6:	3b04      	subs	r3, #4
 80021e8:	0112      	lsls	r2, r2, #4
 80021ea:	b2d2      	uxtb	r2, r2
 80021ec:	440b      	add	r3, r1
 80021ee:	761a      	strb	r2, [r3, #24]
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	e000e100 	.word	0xe000e100
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002204:	b480      	push	{r7}
 8002206:	b089      	sub	sp, #36	@ 0x24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f1c3 0307 	rsb	r3, r3, #7
 800221e:	2b04      	cmp	r3, #4
 8002220:	bf28      	it	cs
 8002222:	2304      	movcs	r3, #4
 8002224:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	3304      	adds	r3, #4
 800222a:	2b06      	cmp	r3, #6
 800222c:	d902      	bls.n	8002234 <NVIC_EncodePriority+0x30>
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	3b03      	subs	r3, #3
 8002232:	e000      	b.n	8002236 <NVIC_EncodePriority+0x32>
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002238:	f04f 32ff 	mov.w	r2, #4294967295
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43da      	mvns	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	401a      	ands	r2, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800224c:	f04f 31ff 	mov.w	r1, #4294967295
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	fa01 f303 	lsl.w	r3, r1, r3
 8002256:	43d9      	mvns	r1, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800225c:	4313      	orrs	r3, r2
         );
}
 800225e:	4618      	mov	r0, r3
 8002260:	3724      	adds	r7, #36	@ 0x24
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b082      	sub	sp, #8
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff ff4c 	bl	8002110 <__NVIC_SetPriorityGrouping>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002292:	f7ff ff61 	bl	8002158 <__NVIC_GetPriorityGrouping>
 8002296:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	68b9      	ldr	r1, [r7, #8]
 800229c:	6978      	ldr	r0, [r7, #20]
 800229e:	f7ff ffb1 	bl	8002204 <NVIC_EncodePriority>
 80022a2:	4602      	mov	r2, r0
 80022a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022a8:	4611      	mov	r1, r2
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff ff80 	bl	80021b0 <__NVIC_SetPriority>
}
 80022b0:	bf00      	nop
 80022b2:	3718      	adds	r7, #24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff ff54 	bl	8002174 <__NVIC_EnableIRQ>
}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b089      	sub	sp, #36	@ 0x24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022e6:	2300      	movs	r3, #0
 80022e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ea:	2300      	movs	r3, #0
 80022ec:	61fb      	str	r3, [r7, #28]
 80022ee:	e159      	b.n	80025a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022f0:	2201      	movs	r2, #1
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	4013      	ands	r3, r2
 8002302:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	429a      	cmp	r2, r3
 800230a:	f040 8148 	bne.w	800259e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 0303 	and.w	r3, r3, #3
 8002316:	2b01      	cmp	r3, #1
 8002318:	d005      	beq.n	8002326 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002322:	2b02      	cmp	r3, #2
 8002324:	d130      	bne.n	8002388 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	2203      	movs	r2, #3
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	4013      	ands	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	4313      	orrs	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800235c:	2201      	movs	r2, #1
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43db      	mvns	r3, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4013      	ands	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	f003 0201 	and.w	r2, r3, #1
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	2b03      	cmp	r3, #3
 8002392:	d017      	beq.n	80023c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	2203      	movs	r2, #3
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43db      	mvns	r3, r3
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	4013      	ands	r3, r2
 80023aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d123      	bne.n	8002418 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	08da      	lsrs	r2, r3, #3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3208      	adds	r2, #8
 80023d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	220f      	movs	r2, #15
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	4013      	ands	r3, r2
 80023f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	691a      	ldr	r2, [r3, #16]
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4313      	orrs	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	08da      	lsrs	r2, r3, #3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3208      	adds	r2, #8
 8002412:	69b9      	ldr	r1, [r7, #24]
 8002414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	2203      	movs	r2, #3
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 0203 	and.w	r2, r3, #3
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 80a2 	beq.w	800259e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800245a:	2300      	movs	r3, #0
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	4b57      	ldr	r3, [pc, #348]	@ (80025bc <HAL_GPIO_Init+0x2e8>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002462:	4a56      	ldr	r2, [pc, #344]	@ (80025bc <HAL_GPIO_Init+0x2e8>)
 8002464:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002468:	6453      	str	r3, [r2, #68]	@ 0x44
 800246a:	4b54      	ldr	r3, [pc, #336]	@ (80025bc <HAL_GPIO_Init+0x2e8>)
 800246c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002476:	4a52      	ldr	r2, [pc, #328]	@ (80025c0 <HAL_GPIO_Init+0x2ec>)
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	089b      	lsrs	r3, r3, #2
 800247c:	3302      	adds	r3, #2
 800247e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002482:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	220f      	movs	r2, #15
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43db      	mvns	r3, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a49      	ldr	r2, [pc, #292]	@ (80025c4 <HAL_GPIO_Init+0x2f0>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d019      	beq.n	80024d6 <HAL_GPIO_Init+0x202>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a48      	ldr	r2, [pc, #288]	@ (80025c8 <HAL_GPIO_Init+0x2f4>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d013      	beq.n	80024d2 <HAL_GPIO_Init+0x1fe>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a47      	ldr	r2, [pc, #284]	@ (80025cc <HAL_GPIO_Init+0x2f8>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d00d      	beq.n	80024ce <HAL_GPIO_Init+0x1fa>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a46      	ldr	r2, [pc, #280]	@ (80025d0 <HAL_GPIO_Init+0x2fc>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d007      	beq.n	80024ca <HAL_GPIO_Init+0x1f6>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a45      	ldr	r2, [pc, #276]	@ (80025d4 <HAL_GPIO_Init+0x300>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d101      	bne.n	80024c6 <HAL_GPIO_Init+0x1f2>
 80024c2:	2304      	movs	r3, #4
 80024c4:	e008      	b.n	80024d8 <HAL_GPIO_Init+0x204>
 80024c6:	2307      	movs	r3, #7
 80024c8:	e006      	b.n	80024d8 <HAL_GPIO_Init+0x204>
 80024ca:	2303      	movs	r3, #3
 80024cc:	e004      	b.n	80024d8 <HAL_GPIO_Init+0x204>
 80024ce:	2302      	movs	r3, #2
 80024d0:	e002      	b.n	80024d8 <HAL_GPIO_Init+0x204>
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <HAL_GPIO_Init+0x204>
 80024d6:	2300      	movs	r3, #0
 80024d8:	69fa      	ldr	r2, [r7, #28]
 80024da:	f002 0203 	and.w	r2, r2, #3
 80024de:	0092      	lsls	r2, r2, #2
 80024e0:	4093      	lsls	r3, r2
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024e8:	4935      	ldr	r1, [pc, #212]	@ (80025c0 <HAL_GPIO_Init+0x2ec>)
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	089b      	lsrs	r3, r3, #2
 80024ee:	3302      	adds	r3, #2
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024f6:	4b38      	ldr	r3, [pc, #224]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	43db      	mvns	r3, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4013      	ands	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800251a:	4a2f      	ldr	r2, [pc, #188]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002520:	4b2d      	ldr	r3, [pc, #180]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	43db      	mvns	r3, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4013      	ands	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002544:	4a24      	ldr	r2, [pc, #144]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800254a:	4b23      	ldr	r3, [pc, #140]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	43db      	mvns	r3, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4013      	ands	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800256e:	4a1a      	ldr	r2, [pc, #104]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002574:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	43db      	mvns	r3, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4013      	ands	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002598:	4a0f      	ldr	r2, [pc, #60]	@ (80025d8 <HAL_GPIO_Init+0x304>)
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3301      	adds	r3, #1
 80025a2:	61fb      	str	r3, [r7, #28]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	2b0f      	cmp	r3, #15
 80025a8:	f67f aea2 	bls.w	80022f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025ac:	bf00      	nop
 80025ae:	bf00      	nop
 80025b0:	3724      	adds	r7, #36	@ 0x24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40013800 	.word	0x40013800
 80025c4:	40020000 	.word	0x40020000
 80025c8:	40020400 	.word	0x40020400
 80025cc:	40020800 	.word	0x40020800
 80025d0:	40020c00 	.word	0x40020c00
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40013c00 	.word	0x40013c00

080025dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	807b      	strh	r3, [r7, #2]
 80025e8:	4613      	mov	r3, r2
 80025ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025ec:	787b      	ldrb	r3, [r7, #1]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025f2:	887a      	ldrh	r2, [r7, #2]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025f8:	e003      	b.n	8002602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025fa:	887b      	ldrh	r3, [r7, #2]
 80025fc:	041a      	lsls	r2, r3, #16
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	619a      	str	r2, [r3, #24]
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
	...

08002610 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800261a:	4b08      	ldr	r3, [pc, #32]	@ (800263c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800261c:	695a      	ldr	r2, [r3, #20]
 800261e:	88fb      	ldrh	r3, [r7, #6]
 8002620:	4013      	ands	r3, r2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d006      	beq.n	8002634 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002626:	4a05      	ldr	r2, [pc, #20]	@ (800263c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002628:	88fb      	ldrh	r3, [r7, #6]
 800262a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800262c:	88fb      	ldrh	r3, [r7, #6]
 800262e:	4618      	mov	r0, r3
 8002630:	f7fe fdcc 	bl	80011cc <HAL_GPIO_EXTI_Callback>
  }
}
 8002634:	bf00      	nop
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40013c00 	.word	0x40013c00

08002640 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e267      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	2b00      	cmp	r3, #0
 800265c:	d075      	beq.n	800274a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800265e:	4b88      	ldr	r3, [pc, #544]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b04      	cmp	r3, #4
 8002668:	d00c      	beq.n	8002684 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800266a:	4b85      	ldr	r3, [pc, #532]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002672:	2b08      	cmp	r3, #8
 8002674:	d112      	bne.n	800269c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002676:	4b82      	ldr	r3, [pc, #520]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800267e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002682:	d10b      	bne.n	800269c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002684:	4b7e      	ldr	r3, [pc, #504]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d05b      	beq.n	8002748 <HAL_RCC_OscConfig+0x108>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d157      	bne.n	8002748 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e242      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026a4:	d106      	bne.n	80026b4 <HAL_RCC_OscConfig+0x74>
 80026a6:	4b76      	ldr	r3, [pc, #472]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a75      	ldr	r2, [pc, #468]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	e01d      	b.n	80026f0 <HAL_RCC_OscConfig+0xb0>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026bc:	d10c      	bne.n	80026d8 <HAL_RCC_OscConfig+0x98>
 80026be:	4b70      	ldr	r3, [pc, #448]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a6f      	ldr	r2, [pc, #444]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a6c      	ldr	r2, [pc, #432]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	e00b      	b.n	80026f0 <HAL_RCC_OscConfig+0xb0>
 80026d8:	4b69      	ldr	r3, [pc, #420]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a68      	ldr	r2, [pc, #416]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026e2:	6013      	str	r3, [r2, #0]
 80026e4:	4b66      	ldr	r3, [pc, #408]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a65      	ldr	r2, [pc, #404]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80026ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d013      	beq.n	8002720 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f8:	f7ff fcfe 	bl	80020f8 <HAL_GetTick>
 80026fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002700:	f7ff fcfa 	bl	80020f8 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b64      	cmp	r3, #100	@ 0x64
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e207      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002712:	4b5b      	ldr	r3, [pc, #364]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d0f0      	beq.n	8002700 <HAL_RCC_OscConfig+0xc0>
 800271e:	e014      	b.n	800274a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002720:	f7ff fcea 	bl	80020f8 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002728:	f7ff fce6 	bl	80020f8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b64      	cmp	r3, #100	@ 0x64
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e1f3      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273a:	4b51      	ldr	r3, [pc, #324]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0xe8>
 8002746:	e000      	b.n	800274a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d063      	beq.n	800281e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002756:	4b4a      	ldr	r3, [pc, #296]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00b      	beq.n	800277a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002762:	4b47      	ldr	r3, [pc, #284]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800276a:	2b08      	cmp	r3, #8
 800276c:	d11c      	bne.n	80027a8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800276e:	4b44      	ldr	r3, [pc, #272]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d116      	bne.n	80027a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800277a:	4b41      	ldr	r3, [pc, #260]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_RCC_OscConfig+0x152>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d001      	beq.n	8002792 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e1c7      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002792:	4b3b      	ldr	r3, [pc, #236]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	4937      	ldr	r1, [pc, #220]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027a6:	e03a      	b.n	800281e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d020      	beq.n	80027f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027b0:	4b34      	ldr	r3, [pc, #208]	@ (8002884 <HAL_RCC_OscConfig+0x244>)
 80027b2:	2201      	movs	r2, #1
 80027b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b6:	f7ff fc9f 	bl	80020f8 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027be:	f7ff fc9b 	bl	80020f8 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e1a8      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0f0      	beq.n	80027be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027dc:	4b28      	ldr	r3, [pc, #160]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	4925      	ldr	r1, [pc, #148]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	600b      	str	r3, [r1, #0]
 80027f0:	e015      	b.n	800281e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027f2:	4b24      	ldr	r3, [pc, #144]	@ (8002884 <HAL_RCC_OscConfig+0x244>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f8:	f7ff fc7e 	bl	80020f8 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002800:	f7ff fc7a 	bl	80020f8 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e187      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002812:	4b1b      	ldr	r3, [pc, #108]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0308 	and.w	r3, r3, #8
 8002826:	2b00      	cmp	r3, #0
 8002828:	d036      	beq.n	8002898 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d016      	beq.n	8002860 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002832:	4b15      	ldr	r3, [pc, #84]	@ (8002888 <HAL_RCC_OscConfig+0x248>)
 8002834:	2201      	movs	r2, #1
 8002836:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002838:	f7ff fc5e 	bl	80020f8 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002840:	f7ff fc5a 	bl	80020f8 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e167      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002852:	4b0b      	ldr	r3, [pc, #44]	@ (8002880 <HAL_RCC_OscConfig+0x240>)
 8002854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0x200>
 800285e:	e01b      	b.n	8002898 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002860:	4b09      	ldr	r3, [pc, #36]	@ (8002888 <HAL_RCC_OscConfig+0x248>)
 8002862:	2200      	movs	r2, #0
 8002864:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002866:	f7ff fc47 	bl	80020f8 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800286c:	e00e      	b.n	800288c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800286e:	f7ff fc43 	bl	80020f8 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d907      	bls.n	800288c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e150      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
 8002880:	40023800 	.word	0x40023800
 8002884:	42470000 	.word	0x42470000
 8002888:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800288c:	4b88      	ldr	r3, [pc, #544]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 800288e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1ea      	bne.n	800286e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 8097 	beq.w	80029d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028a6:	2300      	movs	r3, #0
 80028a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028aa:	4b81      	ldr	r3, [pc, #516]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d10f      	bne.n	80028d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	4b7d      	ldr	r3, [pc, #500]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028be:	4a7c      	ldr	r2, [pc, #496]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80028c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80028c6:	4b7a      	ldr	r3, [pc, #488]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ce:	60bb      	str	r3, [r7, #8]
 80028d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028d2:	2301      	movs	r3, #1
 80028d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d6:	4b77      	ldr	r3, [pc, #476]	@ (8002ab4 <HAL_RCC_OscConfig+0x474>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d118      	bne.n	8002914 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028e2:	4b74      	ldr	r3, [pc, #464]	@ (8002ab4 <HAL_RCC_OscConfig+0x474>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a73      	ldr	r2, [pc, #460]	@ (8002ab4 <HAL_RCC_OscConfig+0x474>)
 80028e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028ee:	f7ff fc03 	bl	80020f8 <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028f6:	f7ff fbff 	bl	80020f8 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e10c      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002908:	4b6a      	ldr	r3, [pc, #424]	@ (8002ab4 <HAL_RCC_OscConfig+0x474>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0f0      	beq.n	80028f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d106      	bne.n	800292a <HAL_RCC_OscConfig+0x2ea>
 800291c:	4b64      	ldr	r3, [pc, #400]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 800291e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002920:	4a63      	ldr	r2, [pc, #396]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002922:	f043 0301 	orr.w	r3, r3, #1
 8002926:	6713      	str	r3, [r2, #112]	@ 0x70
 8002928:	e01c      	b.n	8002964 <HAL_RCC_OscConfig+0x324>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2b05      	cmp	r3, #5
 8002930:	d10c      	bne.n	800294c <HAL_RCC_OscConfig+0x30c>
 8002932:	4b5f      	ldr	r3, [pc, #380]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002936:	4a5e      	ldr	r2, [pc, #376]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002938:	f043 0304 	orr.w	r3, r3, #4
 800293c:	6713      	str	r3, [r2, #112]	@ 0x70
 800293e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002942:	4a5b      	ldr	r2, [pc, #364]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002944:	f043 0301 	orr.w	r3, r3, #1
 8002948:	6713      	str	r3, [r2, #112]	@ 0x70
 800294a:	e00b      	b.n	8002964 <HAL_RCC_OscConfig+0x324>
 800294c:	4b58      	ldr	r3, [pc, #352]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 800294e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002950:	4a57      	ldr	r2, [pc, #348]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002952:	f023 0301 	bic.w	r3, r3, #1
 8002956:	6713      	str	r3, [r2, #112]	@ 0x70
 8002958:	4b55      	ldr	r3, [pc, #340]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 800295a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800295c:	4a54      	ldr	r2, [pc, #336]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 800295e:	f023 0304 	bic.w	r3, r3, #4
 8002962:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d015      	beq.n	8002998 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800296c:	f7ff fbc4 	bl	80020f8 <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002972:	e00a      	b.n	800298a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002974:	f7ff fbc0 	bl	80020f8 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002982:	4293      	cmp	r3, r2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e0cb      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800298a:	4b49      	ldr	r3, [pc, #292]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 800298c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0ee      	beq.n	8002974 <HAL_RCC_OscConfig+0x334>
 8002996:	e014      	b.n	80029c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002998:	f7ff fbae 	bl	80020f8 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800299e:	e00a      	b.n	80029b6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a0:	f7ff fbaa 	bl	80020f8 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e0b5      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80029b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1ee      	bne.n	80029a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029c2:	7dfb      	ldrb	r3, [r7, #23]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d105      	bne.n	80029d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029c8:	4b39      	ldr	r3, [pc, #228]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80029ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029cc:	4a38      	ldr	r2, [pc, #224]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80029ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 80a1 	beq.w	8002b20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029de:	4b34      	ldr	r3, [pc, #208]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d05c      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d141      	bne.n	8002a76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f2:	4b31      	ldr	r3, [pc, #196]	@ (8002ab8 <HAL_RCC_OscConfig+0x478>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f8:	f7ff fb7e 	bl	80020f8 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a00:	f7ff fb7a 	bl	80020f8 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e087      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a12:	4b27      	ldr	r3, [pc, #156]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f0      	bne.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69da      	ldr	r2, [r3, #28]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	019b      	lsls	r3, r3, #6
 8002a2e:	431a      	orrs	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a34:	085b      	lsrs	r3, r3, #1
 8002a36:	3b01      	subs	r3, #1
 8002a38:	041b      	lsls	r3, r3, #16
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a40:	061b      	lsls	r3, r3, #24
 8002a42:	491b      	ldr	r1, [pc, #108]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a48:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab8 <HAL_RCC_OscConfig+0x478>)
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4e:	f7ff fb53 	bl	80020f8 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a56:	f7ff fb4f 	bl	80020f8 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e05c      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a68:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x416>
 8002a74:	e054      	b.n	8002b20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a76:	4b10      	ldr	r3, [pc, #64]	@ (8002ab8 <HAL_RCC_OscConfig+0x478>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7c:	f7ff fb3c 	bl	80020f8 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a84:	f7ff fb38 	bl	80020f8 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e045      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a96:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <HAL_RCC_OscConfig+0x470>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1f0      	bne.n	8002a84 <HAL_RCC_OscConfig+0x444>
 8002aa2:	e03d      	b.n	8002b20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d107      	bne.n	8002abc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e038      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40007000 	.word	0x40007000
 8002ab8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002abc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b2c <HAL_RCC_OscConfig+0x4ec>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d028      	beq.n	8002b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d121      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d11a      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002aec:	4013      	ands	r3, r2
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002af2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d111      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b02:	085b      	lsrs	r3, r3, #1
 8002b04:	3b01      	subs	r3, #1
 8002b06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d107      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d001      	beq.n	8002b20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40023800 	.word	0x40023800

08002b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0cc      	b.n	8002cde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b44:	4b68      	ldr	r3, [pc, #416]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d90c      	bls.n	8002b6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b52:	4b65      	ldr	r3, [pc, #404]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5a:	4b63      	ldr	r3, [pc, #396]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d001      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e0b8      	b.n	8002cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d020      	beq.n	8002bba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d005      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b84:	4b59      	ldr	r3, [pc, #356]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	4a58      	ldr	r2, [pc, #352]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002b8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0308 	and.w	r3, r3, #8
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d005      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b9c:	4b53      	ldr	r3, [pc, #332]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	4a52      	ldr	r2, [pc, #328]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002ba2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ba6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ba8:	4b50      	ldr	r3, [pc, #320]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	494d      	ldr	r1, [pc, #308]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d044      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d107      	bne.n	8002bde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bce:	4b47      	ldr	r3, [pc, #284]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d119      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e07f      	b.n	8002cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d003      	beq.n	8002bee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bea:	2b03      	cmp	r3, #3
 8002bec:	d107      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bee:	4b3f      	ldr	r3, [pc, #252]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d109      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e06f      	b.n	8002cde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e067      	b.n	8002cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c0e:	4b37      	ldr	r3, [pc, #220]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f023 0203 	bic.w	r2, r3, #3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	4934      	ldr	r1, [pc, #208]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c20:	f7ff fa6a 	bl	80020f8 <HAL_GetTick>
 8002c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c26:	e00a      	b.n	8002c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c28:	f7ff fa66 	bl	80020f8 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e04f      	b.n	8002cde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 020c 	and.w	r2, r3, #12
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d1eb      	bne.n	8002c28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c50:	4b25      	ldr	r3, [pc, #148]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d20c      	bcs.n	8002c78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5e:	4b22      	ldr	r3, [pc, #136]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c66:	4b20      	ldr	r3, [pc, #128]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d001      	beq.n	8002c78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e032      	b.n	8002cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c84:	4b19      	ldr	r3, [pc, #100]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	4916      	ldr	r1, [pc, #88]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d009      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ca2:	4b12      	ldr	r3, [pc, #72]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	490e      	ldr	r1, [pc, #56]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cb6:	f000 f82d 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <HAL_RCC_ClockConfig+0x1bc>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	091b      	lsrs	r3, r3, #4
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	490a      	ldr	r1, [pc, #40]	@ (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc8:	5ccb      	ldrb	r3, [r1, r3]
 8002cca:	fa22 f303 	lsr.w	r3, r2, r3
 8002cce:	4a09      	ldr	r2, [pc, #36]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002cd2:	4b09      	ldr	r3, [pc, #36]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7fe fca0 	bl	800161c <HAL_InitTick>

  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023c00 	.word	0x40023c00
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	0800bd70 	.word	0x0800bd70
 8002cf4:	2000003c 	.word	0x2000003c
 8002cf8:	20000040 	.word	0x20000040

08002cfc <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8002d00:	4b03      	ldr	r3, [pc, #12]	@ (8002d10 <HAL_RCC_EnableCSS+0x14>)
 8002d02:	2201      	movs	r2, #1
 8002d04:	601a      	str	r2, [r3, #0]
}
 8002d06:	bf00      	nop
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	4247004c 	.word	0x4247004c

08002d14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d18:	b090      	sub	sp, #64	@ 0x40
 8002d1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002d20:	2300      	movs	r3, #0
 8002d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d2c:	4b59      	ldr	r3, [pc, #356]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 030c 	and.w	r3, r3, #12
 8002d34:	2b08      	cmp	r3, #8
 8002d36:	d00d      	beq.n	8002d54 <HAL_RCC_GetSysClockFreq+0x40>
 8002d38:	2b08      	cmp	r3, #8
 8002d3a:	f200 80a1 	bhi.w	8002e80 <HAL_RCC_GetSysClockFreq+0x16c>
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <HAL_RCC_GetSysClockFreq+0x34>
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d003      	beq.n	8002d4e <HAL_RCC_GetSysClockFreq+0x3a>
 8002d46:	e09b      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d48:	4b53      	ldr	r3, [pc, #332]	@ (8002e98 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d4c:	e09b      	b.n	8002e86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d4e:	4b53      	ldr	r3, [pc, #332]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x188>)
 8002d50:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d52:	e098      	b.n	8002e86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d54:	4b4f      	ldr	r3, [pc, #316]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d5c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d5e:	4b4d      	ldr	r3, [pc, #308]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d028      	beq.n	8002dbc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	099b      	lsrs	r3, r3, #6
 8002d70:	2200      	movs	r2, #0
 8002d72:	623b      	str	r3, [r7, #32]
 8002d74:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d76:	6a3b      	ldr	r3, [r7, #32]
 8002d78:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	4b47      	ldr	r3, [pc, #284]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x188>)
 8002d80:	fb03 f201 	mul.w	r2, r3, r1
 8002d84:	2300      	movs	r3, #0
 8002d86:	fb00 f303 	mul.w	r3, r0, r3
 8002d8a:	4413      	add	r3, r2
 8002d8c:	4a43      	ldr	r2, [pc, #268]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x188>)
 8002d8e:	fba0 1202 	umull	r1, r2, r0, r2
 8002d92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d94:	460a      	mov	r2, r1
 8002d96:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d9a:	4413      	add	r3, r2
 8002d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da0:	2200      	movs	r2, #0
 8002da2:	61bb      	str	r3, [r7, #24]
 8002da4:	61fa      	str	r2, [r7, #28]
 8002da6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002daa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002dae:	f7fd fee5 	bl	8000b7c <__aeabi_uldivmod>
 8002db2:	4602      	mov	r2, r0
 8002db4:	460b      	mov	r3, r1
 8002db6:	4613      	mov	r3, r2
 8002db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dba:	e053      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dbc:	4b35      	ldr	r3, [pc, #212]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	099b      	lsrs	r3, r3, #6
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	613b      	str	r3, [r7, #16]
 8002dc6:	617a      	str	r2, [r7, #20]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002dce:	f04f 0b00 	mov.w	fp, #0
 8002dd2:	4652      	mov	r2, sl
 8002dd4:	465b      	mov	r3, fp
 8002dd6:	f04f 0000 	mov.w	r0, #0
 8002dda:	f04f 0100 	mov.w	r1, #0
 8002dde:	0159      	lsls	r1, r3, #5
 8002de0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002de4:	0150      	lsls	r0, r2, #5
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	ebb2 080a 	subs.w	r8, r2, sl
 8002dee:	eb63 090b 	sbc.w	r9, r3, fp
 8002df2:	f04f 0200 	mov.w	r2, #0
 8002df6:	f04f 0300 	mov.w	r3, #0
 8002dfa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002dfe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e06:	ebb2 0408 	subs.w	r4, r2, r8
 8002e0a:	eb63 0509 	sbc.w	r5, r3, r9
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	f04f 0300 	mov.w	r3, #0
 8002e16:	00eb      	lsls	r3, r5, #3
 8002e18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e1c:	00e2      	lsls	r2, r4, #3
 8002e1e:	4614      	mov	r4, r2
 8002e20:	461d      	mov	r5, r3
 8002e22:	eb14 030a 	adds.w	r3, r4, sl
 8002e26:	603b      	str	r3, [r7, #0]
 8002e28:	eb45 030b 	adc.w	r3, r5, fp
 8002e2c:	607b      	str	r3, [r7, #4]
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f04f 0300 	mov.w	r3, #0
 8002e36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e3a:	4629      	mov	r1, r5
 8002e3c:	028b      	lsls	r3, r1, #10
 8002e3e:	4621      	mov	r1, r4
 8002e40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e44:	4621      	mov	r1, r4
 8002e46:	028a      	lsls	r2, r1, #10
 8002e48:	4610      	mov	r0, r2
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e4e:	2200      	movs	r2, #0
 8002e50:	60bb      	str	r3, [r7, #8]
 8002e52:	60fa      	str	r2, [r7, #12]
 8002e54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e58:	f7fd fe90 	bl	8000b7c <__aeabi_uldivmod>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4613      	mov	r3, r2
 8002e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e64:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	0c1b      	lsrs	r3, r3, #16
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	3301      	adds	r3, #1
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002e74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e7e:	e002      	b.n	8002e86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e80:	4b05      	ldr	r3, [pc, #20]	@ (8002e98 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e82:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3740      	adds	r7, #64	@ 0x40
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e92:	bf00      	nop
 8002e94:	40023800 	.word	0x40023800
 8002e98:	00f42400 	.word	0x00f42400
 8002e9c:	017d7840 	.word	0x017d7840

08002ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ea4:	4b03      	ldr	r3, [pc, #12]	@ (8002eb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	2000003c 	.word	0x2000003c

08002eb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ebc:	f7ff fff0 	bl	8002ea0 <HAL_RCC_GetHCLKFreq>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	4b05      	ldr	r3, [pc, #20]	@ (8002ed8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	0a9b      	lsrs	r3, r3, #10
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	4903      	ldr	r1, [pc, #12]	@ (8002edc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ece:	5ccb      	ldrb	r3, [r1, r3]
 8002ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	0800bd80 	.word	0x0800bd80

08002ee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ee4:	f7ff ffdc 	bl	8002ea0 <HAL_RCC_GetHCLKFreq>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	4b05      	ldr	r3, [pc, #20]	@ (8002f00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	0b5b      	lsrs	r3, r3, #13
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	4903      	ldr	r1, [pc, #12]	@ (8002f04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ef6:	5ccb      	ldrb	r3, [r1, r3]
 8002ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40023800 	.word	0x40023800
 8002f04:	0800bd80 	.word	0x0800bd80

08002f08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	220f      	movs	r2, #15
 8002f16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f18:	4b12      	ldr	r3, [pc, #72]	@ (8002f64 <HAL_RCC_GetClockConfig+0x5c>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f003 0203 	and.w	r2, r3, #3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f24:	4b0f      	ldr	r3, [pc, #60]	@ (8002f64 <HAL_RCC_GetClockConfig+0x5c>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f30:	4b0c      	ldr	r3, [pc, #48]	@ (8002f64 <HAL_RCC_GetClockConfig+0x5c>)
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002f3c:	4b09      	ldr	r3, [pc, #36]	@ (8002f64 <HAL_RCC_GetClockConfig+0x5c>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	08db      	lsrs	r3, r3, #3
 8002f42:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f4a:	4b07      	ldr	r3, [pc, #28]	@ (8002f68 <HAL_RCC_GetClockConfig+0x60>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0207 	and.w	r2, r3, #7
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	601a      	str	r2, [r3, #0]
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40023c00 	.word	0x40023c00

08002f6c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8002f70:	4b06      	ldr	r3, [pc, #24]	@ (8002f8c <HAL_RCC_NMI_IRQHandler+0x20>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f78:	2b80      	cmp	r3, #128	@ 0x80
 8002f7a:	d104      	bne.n	8002f86 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8002f7c:	f000 f80a 	bl	8002f94 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8002f80:	4b03      	ldr	r3, [pc, #12]	@ (8002f90 <HAL_RCC_NMI_IRQHandler+0x24>)
 8002f82:	2280      	movs	r2, #128	@ 0x80
 8002f84:	701a      	strb	r2, [r3, #0]
  }
}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	4002380e 	.word	0x4002380e

08002f94 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
	...

08002fa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e09b      	b.n	80030ee <HAL_SPI_Init+0x14a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d108      	bne.n	8002fd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fc6:	d009      	beq.n	8002fdc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	61da      	str	r2, [r3, #28]
 8002fce:	e005      	b.n	8002fdc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d126      	bne.n	800303c <HAL_SPI_Init+0x98>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a3f      	ldr	r2, [pc, #252]	@ (80030f8 <HAL_SPI_Init+0x154>)
 8002ffa:	659a      	str	r2, [r3, #88]	@ 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a3f      	ldr	r2, [pc, #252]	@ (80030fc <HAL_SPI_Init+0x158>)
 8003000:	65da      	str	r2, [r3, #92]	@ 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a3e      	ldr	r2, [pc, #248]	@ (8003100 <HAL_SPI_Init+0x15c>)
 8003006:	661a      	str	r2, [r3, #96]	@ 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a3e      	ldr	r2, [pc, #248]	@ (8003104 <HAL_SPI_Init+0x160>)
 800300c:	665a      	str	r2, [r3, #100]	@ 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a3d      	ldr	r2, [pc, #244]	@ (8003108 <HAL_SPI_Init+0x164>)
 8003012:	669a      	str	r2, [r3, #104]	@ 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a3d      	ldr	r2, [pc, #244]	@ (800310c <HAL_SPI_Init+0x168>)
 8003018:	66da      	str	r2, [r3, #108]	@ 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a3c      	ldr	r2, [pc, #240]	@ (8003110 <HAL_SPI_Init+0x16c>)
 800301e:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a3c      	ldr	r2, [pc, #240]	@ (8003114 <HAL_SPI_Init+0x170>)
 8003024:	675a      	str	r2, [r3, #116]	@ 0x74

    if (hspi->MspInitCallback == NULL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800302a:	2b00      	cmp	r3, #0
 800302c:	d102      	bne.n	8003034 <HAL_SPI_Init+0x90>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a39      	ldr	r2, [pc, #228]	@ (8003118 <HAL_SPI_Init+0x174>)
 8003032:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003052:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	431a      	orrs	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	431a      	orrs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a0:	ea42 0103 	orr.w	r1, r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	0c1b      	lsrs	r3, r3, #16
 80030ba:	f003 0104 	and.w	r1, r3, #4
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c2:	f003 0210 	and.w	r2, r3, #16
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	69da      	ldr	r2, [r3, #28]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	08003929 	.word	0x08003929
 80030fc:	0800393d 	.word	0x0800393d
 8003100:	08003951 	.word	0x08003951
 8003104:	08003965 	.word	0x08003965
 8003108:	08003979 	.word	0x08003979
 800310c:	0800398d 	.word	0x0800398d
 8003110:	080039a1 	.word	0x080039a1
 8003114:	080039b5 	.word	0x080039b5
 8003118:	08001535 	.word	0x08001535

0800311c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b088      	sub	sp, #32
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	4613      	mov	r3, r2
 800312a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800312c:	f7fe ffe4 	bl	80020f8 <HAL_GetTick>
 8003130:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003132:	88fb      	ldrh	r3, [r7, #6]
 8003134:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b01      	cmp	r3, #1
 8003140:	d001      	beq.n	8003146 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003142:	2302      	movs	r3, #2
 8003144:	e12a      	b.n	800339c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d002      	beq.n	8003152 <HAL_SPI_Transmit+0x36>
 800314c:	88fb      	ldrh	r3, [r7, #6]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e122      	b.n	800339c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800315c:	2b01      	cmp	r3, #1
 800315e:	d101      	bne.n	8003164 <HAL_SPI_Transmit+0x48>
 8003160:	2302      	movs	r3, #2
 8003162:	e11b      	b.n	800339c <HAL_SPI_Transmit+0x280>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2203      	movs	r2, #3
 8003170:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	68ba      	ldr	r2, [r7, #8]
 800317e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	88fa      	ldrh	r2, [r7, #6]
 8003184:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	88fa      	ldrh	r2, [r7, #6]
 800318a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031b2:	d10f      	bne.n	80031d4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031de:	2b40      	cmp	r3, #64	@ 0x40
 80031e0:	d007      	beq.n	80031f2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031fa:	d152      	bne.n	80032a2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <HAL_SPI_Transmit+0xee>
 8003204:	8b7b      	ldrh	r3, [r7, #26]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d145      	bne.n	8003296 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320e:	881a      	ldrh	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321a:	1c9a      	adds	r2, r3, #2
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003224:	b29b      	uxth	r3, r3
 8003226:	3b01      	subs	r3, #1
 8003228:	b29a      	uxth	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800322e:	e032      	b.n	8003296 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b02      	cmp	r3, #2
 800323c:	d112      	bne.n	8003264 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003242:	881a      	ldrh	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324e:	1c9a      	adds	r2, r3, #2
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003258:	b29b      	uxth	r3, r3
 800325a:	3b01      	subs	r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003262:	e018      	b.n	8003296 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003264:	f7fe ff48 	bl	80020f8 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	683a      	ldr	r2, [r7, #0]
 8003270:	429a      	cmp	r2, r3
 8003272:	d803      	bhi.n	800327c <HAL_SPI_Transmit+0x160>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327a:	d102      	bne.n	8003282 <HAL_SPI_Transmit+0x166>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d109      	bne.n	8003296 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e082      	b.n	800339c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800329a:	b29b      	uxth	r3, r3
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1c7      	bne.n	8003230 <HAL_SPI_Transmit+0x114>
 80032a0:	e053      	b.n	800334a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <HAL_SPI_Transmit+0x194>
 80032aa:	8b7b      	ldrh	r3, [r7, #26]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d147      	bne.n	8003340 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	330c      	adds	r3, #12
 80032ba:	7812      	ldrb	r2, [r2, #0]
 80032bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80032d6:	e033      	b.n	8003340 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d113      	bne.n	800330e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	330c      	adds	r3, #12
 80032f0:	7812      	ldrb	r2, [r2, #0]
 80032f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003302:	b29b      	uxth	r3, r3
 8003304:	3b01      	subs	r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800330c:	e018      	b.n	8003340 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800330e:	f7fe fef3 	bl	80020f8 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d803      	bhi.n	8003326 <HAL_SPI_Transmit+0x20a>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003324:	d102      	bne.n	800332c <HAL_SPI_Transmit+0x210>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d109      	bne.n	8003340 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e02d      	b.n	800339c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1c6      	bne.n	80032d8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	6839      	ldr	r1, [r7, #0]
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 fc36 	bl	8003bc0 <SPI_EndRxTxTransaction>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2220      	movs	r2, #32
 800335e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10a      	bne.n	800337e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003368:	2300      	movs	r3, #0
 800336a:	617b      	str	r3, [r7, #20]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	617b      	str	r3, [r7, #20]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e000      	b.n	800339c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800339a:	2300      	movs	r3, #0
  }
}
 800339c:	4618      	mov	r0, r3
 800339e:	3720      	adds	r7, #32
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	603b      	str	r3, [r7, #0]
 80033b0:	4613      	mov	r3, r2
 80033b2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d001      	beq.n	80033c4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80033c0:	2302      	movs	r3, #2
 80033c2:	e104      	b.n	80035ce <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033cc:	d112      	bne.n	80033f4 <HAL_SPI_Receive+0x50>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10e      	bne.n	80033f4 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2204      	movs	r2, #4
 80033da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80033de:	88fa      	ldrh	r2, [r7, #6]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	4613      	mov	r3, r2
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	68b9      	ldr	r1, [r7, #8]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 f8f3 	bl	80035d6 <HAL_SPI_TransmitReceive>
 80033f0:	4603      	mov	r3, r0
 80033f2:	e0ec      	b.n	80035ce <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033f4:	f7fe fe80 	bl	80020f8 <HAL_GetTick>
 80033f8:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d002      	beq.n	8003406 <HAL_SPI_Receive+0x62>
 8003400:	88fb      	ldrh	r3, [r7, #6]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e0e1      	b.n	80035ce <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003410:	2b01      	cmp	r3, #1
 8003412:	d101      	bne.n	8003418 <HAL_SPI_Receive+0x74>
 8003414:	2302      	movs	r3, #2
 8003416:	e0da      	b.n	80035ce <HAL_SPI_Receive+0x22a>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2204      	movs	r2, #4
 8003424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	88fa      	ldrh	r2, [r7, #6]
 8003438:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	88fa      	ldrh	r2, [r7, #6]
 800343e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003466:	d10f      	bne.n	8003488 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003476:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003486:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003492:	2b40      	cmp	r3, #64	@ 0x40
 8003494:	d007      	beq.n	80034a6 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034a4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d170      	bne.n	8003590 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80034ae:	e035      	b.n	800351c <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d115      	bne.n	80034ea <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f103 020c 	add.w	r2, r3, #12
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ca:	7812      	ldrb	r2, [r2, #0]
 80034cc:	b2d2      	uxtb	r2, r2
 80034ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d4:	1c5a      	adds	r2, r3, #1
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034de:	b29b      	uxth	r3, r3
 80034e0:	3b01      	subs	r3, #1
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034e8:	e018      	b.n	800351c <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ea:	f7fe fe05 	bl	80020f8 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d803      	bhi.n	8003502 <HAL_SPI_Receive+0x15e>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003500:	d102      	bne.n	8003508 <HAL_SPI_Receive+0x164>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d109      	bne.n	800351c <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e058      	b.n	80035ce <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1c4      	bne.n	80034b0 <HAL_SPI_Receive+0x10c>
 8003526:	e038      	b.n	800359a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b01      	cmp	r3, #1
 8003534:	d113      	bne.n	800355e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68da      	ldr	r2, [r3, #12]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003540:	b292      	uxth	r2, r2
 8003542:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003548:	1c9a      	adds	r2, r3, #2
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800355c:	e018      	b.n	8003590 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800355e:	f7fe fdcb 	bl	80020f8 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d803      	bhi.n	8003576 <HAL_SPI_Receive+0x1d2>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003574:	d102      	bne.n	800357c <HAL_SPI_Receive+0x1d8>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d109      	bne.n	8003590 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e01e      	b.n	80035ce <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003594:	b29b      	uxth	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1c6      	bne.n	8003528 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	6839      	ldr	r1, [r7, #0]
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 faa8 	bl	8003af4 <SPI_EndRxTransaction>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2220      	movs	r2, #32
 80035ae:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e000      	b.n	80035ce <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80035cc:	2300      	movs	r3, #0
  }
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3718      	adds	r7, #24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b08a      	sub	sp, #40	@ 0x28
 80035da:	af00      	add	r7, sp, #0
 80035dc:	60f8      	str	r0, [r7, #12]
 80035de:	60b9      	str	r1, [r7, #8]
 80035e0:	607a      	str	r2, [r7, #4]
 80035e2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035e4:	2301      	movs	r3, #1
 80035e6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035e8:	f7fe fd86 	bl	80020f8 <HAL_GetTick>
 80035ec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80035f4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80035fc:	887b      	ldrh	r3, [r7, #2]
 80035fe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003600:	7ffb      	ldrb	r3, [r7, #31]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d00c      	beq.n	8003620 <HAL_SPI_TransmitReceive+0x4a>
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800360c:	d106      	bne.n	800361c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d102      	bne.n	800361c <HAL_SPI_TransmitReceive+0x46>
 8003616:	7ffb      	ldrb	r3, [r7, #31]
 8003618:	2b04      	cmp	r3, #4
 800361a:	d001      	beq.n	8003620 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
 800361e:	e17f      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d005      	beq.n	8003632 <HAL_SPI_TransmitReceive+0x5c>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d002      	beq.n	8003632 <HAL_SPI_TransmitReceive+0x5c>
 800362c:	887b      	ldrh	r3, [r7, #2]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e174      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800363c:	2b01      	cmp	r3, #1
 800363e:	d101      	bne.n	8003644 <HAL_SPI_TransmitReceive+0x6e>
 8003640:	2302      	movs	r3, #2
 8003642:	e16d      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34a>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b04      	cmp	r3, #4
 8003656:	d003      	beq.n	8003660 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2205      	movs	r2, #5
 800365c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	887a      	ldrh	r2, [r7, #2]
 8003670:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	887a      	ldrh	r2, [r7, #2]
 8003676:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	887a      	ldrh	r2, [r7, #2]
 8003682:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	887a      	ldrh	r2, [r7, #2]
 8003688:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a0:	2b40      	cmp	r3, #64	@ 0x40
 80036a2:	d007      	beq.n	80036b4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036bc:	d17e      	bne.n	80037bc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <HAL_SPI_TransmitReceive+0xf6>
 80036c6:	8afb      	ldrh	r3, [r7, #22]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d16c      	bne.n	80037a6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d0:	881a      	ldrh	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036dc:	1c9a      	adds	r2, r3, #2
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	3b01      	subs	r3, #1
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036f0:	e059      	b.n	80037a6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d11b      	bne.n	8003738 <HAL_SPI_TransmitReceive+0x162>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003704:	b29b      	uxth	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	d016      	beq.n	8003738 <HAL_SPI_TransmitReceive+0x162>
 800370a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370c:	2b01      	cmp	r3, #1
 800370e:	d113      	bne.n	8003738 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003714:	881a      	ldrh	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003720:	1c9a      	adds	r2, r3, #2
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b01      	cmp	r3, #1
 8003744:	d119      	bne.n	800377a <HAL_SPI_TransmitReceive+0x1a4>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800374a:	b29b      	uxth	r3, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	d014      	beq.n	800377a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375a:	b292      	uxth	r2, r2
 800375c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003762:	1c9a      	adds	r2, r3, #2
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800376c:	b29b      	uxth	r3, r3
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003776:	2301      	movs	r3, #1
 8003778:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800377a:	f7fe fcbd 	bl	80020f8 <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	6a3b      	ldr	r3, [r7, #32]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003786:	429a      	cmp	r2, r3
 8003788:	d80d      	bhi.n	80037a6 <HAL_SPI_TransmitReceive+0x1d0>
 800378a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003790:	d009      	beq.n	80037a6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e0bc      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1a0      	bne.n	80036f2 <HAL_SPI_TransmitReceive+0x11c>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d19b      	bne.n	80036f2 <HAL_SPI_TransmitReceive+0x11c>
 80037ba:	e082      	b.n	80038c2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <HAL_SPI_TransmitReceive+0x1f4>
 80037c4:	8afb      	ldrh	r3, [r7, #22]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d171      	bne.n	80038ae <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	330c      	adds	r3, #12
 80037d4:	7812      	ldrb	r2, [r2, #0]
 80037d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037dc:	1c5a      	adds	r2, r3, #1
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037f0:	e05d      	b.n	80038ae <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d11c      	bne.n	800383a <HAL_SPI_TransmitReceive+0x264>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003804:	b29b      	uxth	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d017      	beq.n	800383a <HAL_SPI_TransmitReceive+0x264>
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	2b01      	cmp	r3, #1
 800380e:	d114      	bne.n	800383a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	330c      	adds	r3, #12
 800381a:	7812      	ldrb	r2, [r2, #0]
 800381c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003822:	1c5a      	adds	r2, r3, #1
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800382c:	b29b      	uxth	r3, r3
 800382e:	3b01      	subs	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b01      	cmp	r3, #1
 8003846:	d119      	bne.n	800387c <HAL_SPI_TransmitReceive+0x2a6>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800384c:	b29b      	uxth	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d014      	beq.n	800387c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68da      	ldr	r2, [r3, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003864:	1c5a      	adds	r2, r3, #1
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003878:	2301      	movs	r3, #1
 800387a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800387c:	f7fe fc3c 	bl	80020f8 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	6a3b      	ldr	r3, [r7, #32]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003888:	429a      	cmp	r2, r3
 800388a:	d803      	bhi.n	8003894 <HAL_SPI_TransmitReceive+0x2be>
 800388c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003892:	d102      	bne.n	800389a <HAL_SPI_TransmitReceive+0x2c4>
 8003894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003896:	2b00      	cmp	r3, #0
 8003898:	d109      	bne.n	80038ae <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e038      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d19c      	bne.n	80037f2 <HAL_SPI_TransmitReceive+0x21c>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d197      	bne.n	80037f2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038c2:	6a3a      	ldr	r2, [r7, #32]
 80038c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 f97a 	bl	8003bc0 <SPI_EndRxTxTransaction>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d008      	beq.n	80038e4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2220      	movs	r2, #32
 80038d6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e01d      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10a      	bne.n	8003902 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038ec:	2300      	movs	r3, #0
 80038ee:	613b      	str	r3, [r7, #16]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	613b      	str	r3, [r7, #16]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	613b      	str	r3, [r7, #16]
 8003900:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e000      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800391e:	2300      	movs	r3, #0
  }
}
 8003920:	4618      	mov	r0, r3
 8003922:	3728      	adds	r7, #40	@ 0x28
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039d6:	b2db      	uxtb	r3, r3
}
 80039d8:	4618      	mov	r0, r3
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	603b      	str	r3, [r7, #0]
 80039f0:	4613      	mov	r3, r2
 80039f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039f4:	f7fe fb80 	bl	80020f8 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fc:	1a9b      	subs	r3, r3, r2
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	4413      	add	r3, r2
 8003a02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a04:	f7fe fb78 	bl	80020f8 <HAL_GetTick>
 8003a08:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a0a:	4b39      	ldr	r3, [pc, #228]	@ (8003af0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	015b      	lsls	r3, r3, #5
 8003a10:	0d1b      	lsrs	r3, r3, #20
 8003a12:	69fa      	ldr	r2, [r7, #28]
 8003a14:	fb02 f303 	mul.w	r3, r2, r3
 8003a18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a1a:	e054      	b.n	8003ac6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a22:	d050      	beq.n	8003ac6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a24:	f7fe fb68 	bl	80020f8 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	69fa      	ldr	r2, [r7, #28]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d902      	bls.n	8003a3a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d13d      	bne.n	8003ab6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a52:	d111      	bne.n	8003a78 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a5c:	d004      	beq.n	8003a68 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a66:	d107      	bne.n	8003a78 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a80:	d10f      	bne.n	8003aa2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003aa0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e017      	b.n	8003ae6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003abc:	2300      	movs	r3, #0
 8003abe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	bf0c      	ite	eq
 8003ad6:	2301      	moveq	r3, #1
 8003ad8:	2300      	movne	r3, #0
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	461a      	mov	r2, r3
 8003ade:	79fb      	ldrb	r3, [r7, #7]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d19b      	bne.n	8003a1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3720      	adds	r7, #32
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	2000003c 	.word	0x2000003c

08003af4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b08:	d111      	bne.n	8003b2e <SPI_EndRxTransaction+0x3a>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b12:	d004      	beq.n	8003b1e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b1c:	d107      	bne.n	8003b2e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b2c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b36:	d12a      	bne.n	8003b8e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b40:	d012      	beq.n	8003b68 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	2180      	movs	r1, #128	@ 0x80
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f7ff ff49 	bl	80039e4 <SPI_WaitFlagStateUntilTimeout>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d02d      	beq.n	8003bb4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b5c:	f043 0220 	orr.w	r2, r3, #32
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e026      	b.n	8003bb6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	2101      	movs	r1, #1
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f7ff ff36 	bl	80039e4 <SPI_WaitFlagStateUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d01a      	beq.n	8003bb4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b82:	f043 0220 	orr.w	r2, r3, #32
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e013      	b.n	8003bb6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2200      	movs	r2, #0
 8003b96:	2101      	movs	r1, #1
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f7ff ff23 	bl	80039e4 <SPI_WaitFlagStateUntilTimeout>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d007      	beq.n	8003bb4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba8:	f043 0220 	orr.w	r2, r3, #32
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e000      	b.n	8003bb6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
	...

08003bc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b088      	sub	sp, #32
 8003bc4:	af02      	add	r7, sp, #8
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	2102      	movs	r1, #2
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f7ff ff04 	bl	80039e4 <SPI_WaitFlagStateUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d007      	beq.n	8003bf2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be6:	f043 0220 	orr.w	r2, r3, #32
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e032      	b.n	8003c58 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c60 <SPI_EndRxTxTransaction+0xa0>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a1b      	ldr	r2, [pc, #108]	@ (8003c64 <SPI_EndRxTxTransaction+0xa4>)
 8003bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfc:	0d5b      	lsrs	r3, r3, #21
 8003bfe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c02:	fb02 f303 	mul.w	r3, r2, r3
 8003c06:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c10:	d112      	bne.n	8003c38 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2180      	movs	r1, #128	@ 0x80
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f7ff fee1 	bl	80039e4 <SPI_WaitFlagStateUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d016      	beq.n	8003c56 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c2c:	f043 0220 	orr.w	r2, r3, #32
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e00f      	b.n	8003c58 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00a      	beq.n	8003c54 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	3b01      	subs	r3, #1
 8003c42:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c4e:	2b80      	cmp	r3, #128	@ 0x80
 8003c50:	d0f2      	beq.n	8003c38 <SPI_EndRxTxTransaction+0x78>
 8003c52:	e000      	b.n	8003c56 <SPI_EndRxTxTransaction+0x96>
        break;
 8003c54:	bf00      	nop
  }

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	2000003c 	.word	0x2000003c
 8003c64:	165e9f81 	.word	0x165e9f81

08003c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e041      	b.n	8003cfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d106      	bne.n	8003c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f839 	bl	8003d06 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	3304      	adds	r3, #4
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	4610      	mov	r0, r2
 8003ca8:	f000 fca8 	bl	80045fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
	...

08003d1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d001      	beq.n	8003d34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e044      	b.n	8003dbe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0201 	orr.w	r2, r2, #1
 8003d4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a1e      	ldr	r2, [pc, #120]	@ (8003dcc <HAL_TIM_Base_Start_IT+0xb0>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d018      	beq.n	8003d88 <HAL_TIM_Base_Start_IT+0x6c>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d5e:	d013      	beq.n	8003d88 <HAL_TIM_Base_Start_IT+0x6c>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a1a      	ldr	r2, [pc, #104]	@ (8003dd0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d00e      	beq.n	8003d88 <HAL_TIM_Base_Start_IT+0x6c>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a19      	ldr	r2, [pc, #100]	@ (8003dd4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d009      	beq.n	8003d88 <HAL_TIM_Base_Start_IT+0x6c>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a17      	ldr	r2, [pc, #92]	@ (8003dd8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d004      	beq.n	8003d88 <HAL_TIM_Base_Start_IT+0x6c>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a16      	ldr	r2, [pc, #88]	@ (8003ddc <HAL_TIM_Base_Start_IT+0xc0>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d111      	bne.n	8003dac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2b06      	cmp	r3, #6
 8003d98:	d010      	beq.n	8003dbc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f042 0201 	orr.w	r2, r2, #1
 8003da8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003daa:	e007      	b.n	8003dbc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0201 	orr.w	r2, r2, #1
 8003dba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	40010000 	.word	0x40010000
 8003dd0:	40000400 	.word	0x40000400
 8003dd4:	40000800 	.word	0x40000800
 8003dd8:	40000c00 	.word	0x40000c00
 8003ddc:	40014000 	.word	0x40014000

08003de0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e041      	b.n	8003e76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d106      	bne.n	8003e0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7fe f80a 	bl	8001e20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3304      	adds	r3, #4
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	4610      	mov	r0, r2
 8003e20:	f000 fbec 	bl	80045fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3708      	adds	r7, #8
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
	...

08003e80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d109      	bne.n	8003ea4 <HAL_TIM_PWM_Start+0x24>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	bf14      	ite	ne
 8003e9c:	2301      	movne	r3, #1
 8003e9e:	2300      	moveq	r3, #0
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	e022      	b.n	8003eea <HAL_TIM_PWM_Start+0x6a>
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	2b04      	cmp	r3, #4
 8003ea8:	d109      	bne.n	8003ebe <HAL_TIM_PWM_Start+0x3e>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	bf14      	ite	ne
 8003eb6:	2301      	movne	r3, #1
 8003eb8:	2300      	moveq	r3, #0
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	e015      	b.n	8003eea <HAL_TIM_PWM_Start+0x6a>
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d109      	bne.n	8003ed8 <HAL_TIM_PWM_Start+0x58>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	bf14      	ite	ne
 8003ed0:	2301      	movne	r3, #1
 8003ed2:	2300      	moveq	r3, #0
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	e008      	b.n	8003eea <HAL_TIM_PWM_Start+0x6a>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	bf14      	ite	ne
 8003ee4:	2301      	movne	r3, #1
 8003ee6:	2300      	moveq	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e068      	b.n	8003fc4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d104      	bne.n	8003f02 <HAL_TIM_PWM_Start+0x82>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f00:	e013      	b.n	8003f2a <HAL_TIM_PWM_Start+0xaa>
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d104      	bne.n	8003f12 <HAL_TIM_PWM_Start+0x92>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f10:	e00b      	b.n	8003f2a <HAL_TIM_PWM_Start+0xaa>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	d104      	bne.n	8003f22 <HAL_TIM_PWM_Start+0xa2>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f20:	e003      	b.n	8003f2a <HAL_TIM_PWM_Start+0xaa>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2202      	movs	r2, #2
 8003f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	6839      	ldr	r1, [r7, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f000 fd7a 	bl	8004a2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a23      	ldr	r2, [pc, #140]	@ (8003fcc <HAL_TIM_PWM_Start+0x14c>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d107      	bne.n	8003f52 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a1d      	ldr	r2, [pc, #116]	@ (8003fcc <HAL_TIM_PWM_Start+0x14c>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d018      	beq.n	8003f8e <HAL_TIM_PWM_Start+0x10e>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f64:	d013      	beq.n	8003f8e <HAL_TIM_PWM_Start+0x10e>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a19      	ldr	r2, [pc, #100]	@ (8003fd0 <HAL_TIM_PWM_Start+0x150>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d00e      	beq.n	8003f8e <HAL_TIM_PWM_Start+0x10e>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a17      	ldr	r2, [pc, #92]	@ (8003fd4 <HAL_TIM_PWM_Start+0x154>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d009      	beq.n	8003f8e <HAL_TIM_PWM_Start+0x10e>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a16      	ldr	r2, [pc, #88]	@ (8003fd8 <HAL_TIM_PWM_Start+0x158>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d004      	beq.n	8003f8e <HAL_TIM_PWM_Start+0x10e>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a14      	ldr	r2, [pc, #80]	@ (8003fdc <HAL_TIM_PWM_Start+0x15c>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d111      	bne.n	8003fb2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2b06      	cmp	r3, #6
 8003f9e:	d010      	beq.n	8003fc2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb0:	e007      	b.n	8003fc2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f042 0201 	orr.w	r2, r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	40010000 	.word	0x40010000
 8003fd0:	40000400 	.word	0x40000400
 8003fd4:	40000800 	.word	0x40000800
 8003fd8:	40000c00 	.word	0x40000c00
 8003fdc:	40014000 	.word	0x40014000

08003fe0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e097      	b.n	8004124 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d106      	bne.n	800400e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7fd fdfd 	bl	8001c08 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2202      	movs	r2, #2
 8004012:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004024:	f023 0307 	bic.w	r3, r3, #7
 8004028:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	3304      	adds	r3, #4
 8004032:	4619      	mov	r1, r3
 8004034:	4610      	mov	r0, r2
 8004036:	f000 fae1 	bl	80045fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	697a      	ldr	r2, [r7, #20]
 8004058:	4313      	orrs	r3, r2
 800405a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004062:	f023 0303 	bic.w	r3, r3, #3
 8004066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	689a      	ldr	r2, [r3, #8]
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	021b      	lsls	r3, r3, #8
 8004072:	4313      	orrs	r3, r2
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	4313      	orrs	r3, r2
 8004078:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004080:	f023 030c 	bic.w	r3, r3, #12
 8004084:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800408c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004090:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	021b      	lsls	r3, r3, #8
 800409c:	4313      	orrs	r3, r2
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	011a      	lsls	r2, r3, #4
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	031b      	lsls	r3, r3, #12
 80040b0:	4313      	orrs	r3, r2
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80040be:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80040c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	4313      	orrs	r3, r2
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3718      	adds	r7, #24
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800413c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004144:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800414c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004154:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d110      	bne.n	800417e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d102      	bne.n	8004168 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004162:	7b7b      	ldrb	r3, [r7, #13]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d001      	beq.n	800416c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e069      	b.n	8004240 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800417c:	e031      	b.n	80041e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	2b04      	cmp	r3, #4
 8004182:	d110      	bne.n	80041a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004184:	7bbb      	ldrb	r3, [r7, #14]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d102      	bne.n	8004190 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800418a:	7b3b      	ldrb	r3, [r7, #12]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d001      	beq.n	8004194 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e055      	b.n	8004240 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041a4:	e01d      	b.n	80041e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d108      	bne.n	80041be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041ac:	7bbb      	ldrb	r3, [r7, #14]
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d105      	bne.n	80041be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041b2:	7b7b      	ldrb	r3, [r7, #13]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d102      	bne.n	80041be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041b8:	7b3b      	ldrb	r3, [r7, #12]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d001      	beq.n	80041c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e03e      	b.n	8004240 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2202      	movs	r2, #2
 80041c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2202      	movs	r2, #2
 80041ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2202      	movs	r2, #2
 80041d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2202      	movs	r2, #2
 80041de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <HAL_TIM_Encoder_Start+0xc4>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	2b04      	cmp	r3, #4
 80041ec:	d008      	beq.n	8004200 <HAL_TIM_Encoder_Start+0xd4>
 80041ee:	e00f      	b.n	8004210 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2201      	movs	r2, #1
 80041f6:	2100      	movs	r1, #0
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 fc17 	bl	8004a2c <TIM_CCxChannelCmd>
      break;
 80041fe:	e016      	b.n	800422e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2201      	movs	r2, #1
 8004206:	2104      	movs	r1, #4
 8004208:	4618      	mov	r0, r3
 800420a:	f000 fc0f 	bl	8004a2c <TIM_CCxChannelCmd>
      break;
 800420e:	e00e      	b.n	800422e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2201      	movs	r2, #1
 8004216:	2100      	movs	r1, #0
 8004218:	4618      	mov	r0, r3
 800421a:	f000 fc07 	bl	8004a2c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2201      	movs	r2, #1
 8004224:	2104      	movs	r1, #4
 8004226:	4618      	mov	r0, r3
 8004228:	f000 fc00 	bl	8004a2c <TIM_CCxChannelCmd>
      break;
 800422c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f042 0201 	orr.w	r2, r2, #1
 800423c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d020      	beq.n	80042ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d01b      	beq.n	80042ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f06f 0202 	mvn.w	r2, #2
 800427c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f994 	bl	80045c0 <HAL_TIM_IC_CaptureCallback>
 8004298:	e005      	b.n	80042a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 f986 	bl	80045ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 f997 	bl	80045d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	f003 0304 	and.w	r3, r3, #4
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d020      	beq.n	80042f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f003 0304 	and.w	r3, r3, #4
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d01b      	beq.n	80042f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0204 	mvn.w	r2, #4
 80042c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2202      	movs	r2, #2
 80042ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f96e 	bl	80045c0 <HAL_TIM_IC_CaptureCallback>
 80042e4:	e005      	b.n	80042f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f960 	bl	80045ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 f971 	bl	80045d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f003 0308 	and.w	r3, r3, #8
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d020      	beq.n	8004344 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f003 0308 	and.w	r3, r3, #8
 8004308:	2b00      	cmp	r3, #0
 800430a:	d01b      	beq.n	8004344 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f06f 0208 	mvn.w	r2, #8
 8004314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2204      	movs	r2, #4
 800431a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f003 0303 	and.w	r3, r3, #3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f948 	bl	80045c0 <HAL_TIM_IC_CaptureCallback>
 8004330:	e005      	b.n	800433e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f93a 	bl	80045ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f94b 	bl	80045d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f003 0310 	and.w	r3, r3, #16
 800434a:	2b00      	cmp	r3, #0
 800434c:	d020      	beq.n	8004390 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f003 0310 	and.w	r3, r3, #16
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01b      	beq.n	8004390 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0210 	mvn.w	r2, #16
 8004360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2208      	movs	r2, #8
 8004366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f922 	bl	80045c0 <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f914 	bl	80045ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f925 	bl	80045d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00c      	beq.n	80043b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d007      	beq.n	80043b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f06f 0201 	mvn.w	r2, #1
 80043ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7fd f872 	bl	8001498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00c      	beq.n	80043d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d007      	beq.n	80043d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80043d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fbc8 	bl	8004b68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00c      	beq.n	80043fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d007      	beq.n	80043fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f8f6 	bl	80045e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f003 0320 	and.w	r3, r3, #32
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00c      	beq.n	8004420 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f003 0320 	and.w	r3, r3, #32
 800440c:	2b00      	cmp	r3, #0
 800440e:	d007      	beq.n	8004420 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f06f 0220 	mvn.w	r2, #32
 8004418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 fb9a 	bl	8004b54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004420:	bf00      	nop
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b086      	sub	sp, #24
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004434:	2300      	movs	r3, #0
 8004436:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800443e:	2b01      	cmp	r3, #1
 8004440:	d101      	bne.n	8004446 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004442:	2302      	movs	r3, #2
 8004444:	e0ae      	b.n	80045a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b0c      	cmp	r3, #12
 8004452:	f200 809f 	bhi.w	8004594 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004456:	a201      	add	r2, pc, #4	@ (adr r2, 800445c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445c:	08004491 	.word	0x08004491
 8004460:	08004595 	.word	0x08004595
 8004464:	08004595 	.word	0x08004595
 8004468:	08004595 	.word	0x08004595
 800446c:	080044d1 	.word	0x080044d1
 8004470:	08004595 	.word	0x08004595
 8004474:	08004595 	.word	0x08004595
 8004478:	08004595 	.word	0x08004595
 800447c:	08004513 	.word	0x08004513
 8004480:	08004595 	.word	0x08004595
 8004484:	08004595 	.word	0x08004595
 8004488:	08004595 	.word	0x08004595
 800448c:	08004553 	.word	0x08004553
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68b9      	ldr	r1, [r7, #8]
 8004496:	4618      	mov	r0, r3
 8004498:	f000 f93c 	bl	8004714 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699a      	ldr	r2, [r3, #24]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0208 	orr.w	r2, r2, #8
 80044aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699a      	ldr	r2, [r3, #24]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0204 	bic.w	r2, r2, #4
 80044ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6999      	ldr	r1, [r3, #24]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	691a      	ldr	r2, [r3, #16]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	619a      	str	r2, [r3, #24]
      break;
 80044ce:	e064      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68b9      	ldr	r1, [r7, #8]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 f982 	bl	80047e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	699a      	ldr	r2, [r3, #24]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	699a      	ldr	r2, [r3, #24]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6999      	ldr	r1, [r3, #24]
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	021a      	lsls	r2, r3, #8
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	619a      	str	r2, [r3, #24]
      break;
 8004510:	e043      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68b9      	ldr	r1, [r7, #8]
 8004518:	4618      	mov	r0, r3
 800451a:	f000 f9cd 	bl	80048b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	69da      	ldr	r2, [r3, #28]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f042 0208 	orr.w	r2, r2, #8
 800452c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69da      	ldr	r2, [r3, #28]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f022 0204 	bic.w	r2, r2, #4
 800453c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	69d9      	ldr	r1, [r3, #28]
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	691a      	ldr	r2, [r3, #16]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	430a      	orrs	r2, r1
 800454e:	61da      	str	r2, [r3, #28]
      break;
 8004550:	e023      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68b9      	ldr	r1, [r7, #8]
 8004558:	4618      	mov	r0, r3
 800455a:	f000 fa17 	bl	800498c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	69da      	ldr	r2, [r3, #28]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800456c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	69da      	ldr	r2, [r3, #28]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800457c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	69d9      	ldr	r1, [r3, #28]
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	021a      	lsls	r2, r3, #8
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	430a      	orrs	r2, r1
 8004590:	61da      	str	r2, [r3, #28]
      break;
 8004592:	e002      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	75fb      	strb	r3, [r7, #23]
      break;
 8004598:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3718      	adds	r7, #24
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a3a      	ldr	r2, [pc, #232]	@ (80046f8 <TIM_Base_SetConfig+0xfc>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d00f      	beq.n	8004634 <TIM_Base_SetConfig+0x38>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800461a:	d00b      	beq.n	8004634 <TIM_Base_SetConfig+0x38>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a37      	ldr	r2, [pc, #220]	@ (80046fc <TIM_Base_SetConfig+0x100>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d007      	beq.n	8004634 <TIM_Base_SetConfig+0x38>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a36      	ldr	r2, [pc, #216]	@ (8004700 <TIM_Base_SetConfig+0x104>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d003      	beq.n	8004634 <TIM_Base_SetConfig+0x38>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a35      	ldr	r2, [pc, #212]	@ (8004704 <TIM_Base_SetConfig+0x108>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d108      	bne.n	8004646 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800463a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	4313      	orrs	r3, r2
 8004644:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a2b      	ldr	r2, [pc, #172]	@ (80046f8 <TIM_Base_SetConfig+0xfc>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d01b      	beq.n	8004686 <TIM_Base_SetConfig+0x8a>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004654:	d017      	beq.n	8004686 <TIM_Base_SetConfig+0x8a>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a28      	ldr	r2, [pc, #160]	@ (80046fc <TIM_Base_SetConfig+0x100>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d013      	beq.n	8004686 <TIM_Base_SetConfig+0x8a>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a27      	ldr	r2, [pc, #156]	@ (8004700 <TIM_Base_SetConfig+0x104>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d00f      	beq.n	8004686 <TIM_Base_SetConfig+0x8a>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a26      	ldr	r2, [pc, #152]	@ (8004704 <TIM_Base_SetConfig+0x108>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d00b      	beq.n	8004686 <TIM_Base_SetConfig+0x8a>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a25      	ldr	r2, [pc, #148]	@ (8004708 <TIM_Base_SetConfig+0x10c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d007      	beq.n	8004686 <TIM_Base_SetConfig+0x8a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a24      	ldr	r2, [pc, #144]	@ (800470c <TIM_Base_SetConfig+0x110>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d003      	beq.n	8004686 <TIM_Base_SetConfig+0x8a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a23      	ldr	r2, [pc, #140]	@ (8004710 <TIM_Base_SetConfig+0x114>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d108      	bne.n	8004698 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800468c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	68fa      	ldr	r2, [r7, #12]
 8004694:	4313      	orrs	r3, r2
 8004696:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a0e      	ldr	r2, [pc, #56]	@ (80046f8 <TIM_Base_SetConfig+0xfc>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d103      	bne.n	80046cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d105      	bne.n	80046ea <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f023 0201 	bic.w	r2, r3, #1
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	611a      	str	r2, [r3, #16]
  }
}
 80046ea:	bf00      	nop
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	40010000 	.word	0x40010000
 80046fc:	40000400 	.word	0x40000400
 8004700:	40000800 	.word	0x40000800
 8004704:	40000c00 	.word	0x40000c00
 8004708:	40014000 	.word	0x40014000
 800470c:	40014400 	.word	0x40014400
 8004710:	40014800 	.word	0x40014800

08004714 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004714:	b480      	push	{r7}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	f023 0201 	bic.w	r2, r3, #1
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0303 	bic.w	r3, r3, #3
 800474a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f023 0302 	bic.w	r3, r3, #2
 800475c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	4313      	orrs	r3, r2
 8004766:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a1c      	ldr	r2, [pc, #112]	@ (80047dc <TIM_OC1_SetConfig+0xc8>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d10c      	bne.n	800478a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f023 0308 	bic.w	r3, r3, #8
 8004776:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	4313      	orrs	r3, r2
 8004780:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f023 0304 	bic.w	r3, r3, #4
 8004788:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a13      	ldr	r2, [pc, #76]	@ (80047dc <TIM_OC1_SetConfig+0xc8>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d111      	bne.n	80047b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	621a      	str	r2, [r3, #32]
}
 80047d0:	bf00      	nop
 80047d2:	371c      	adds	r7, #28
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	40010000 	.word	0x40010000

080047e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a1b      	ldr	r3, [r3, #32]
 80047f4:	f023 0210 	bic.w	r2, r3, #16
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800480e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	021b      	lsls	r3, r3, #8
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	4313      	orrs	r3, r2
 8004822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f023 0320 	bic.w	r3, r3, #32
 800482a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	4313      	orrs	r3, r2
 8004836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a1e      	ldr	r2, [pc, #120]	@ (80048b4 <TIM_OC2_SetConfig+0xd4>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d10d      	bne.n	800485c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	011b      	lsls	r3, r3, #4
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	4313      	orrs	r3, r2
 8004852:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800485a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a15      	ldr	r2, [pc, #84]	@ (80048b4 <TIM_OC2_SetConfig+0xd4>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d113      	bne.n	800488c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800486a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004872:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	695b      	ldr	r3, [r3, #20]
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	4313      	orrs	r3, r2
 800487e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	621a      	str	r2, [r3, #32]
}
 80048a6:	bf00      	nop
 80048a8:	371c      	adds	r7, #28
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	40010000 	.word	0x40010000

080048b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 0303 	bic.w	r3, r3, #3
 80048ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004900:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	4313      	orrs	r3, r2
 800490c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a1d      	ldr	r2, [pc, #116]	@ (8004988 <TIM_OC3_SetConfig+0xd0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d10d      	bne.n	8004932 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800491c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	021b      	lsls	r3, r3, #8
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	4313      	orrs	r3, r2
 8004928:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004930:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a14      	ldr	r2, [pc, #80]	@ (8004988 <TIM_OC3_SetConfig+0xd0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d113      	bne.n	8004962 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	011b      	lsls	r3, r3, #4
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	4313      	orrs	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	621a      	str	r2, [r3, #32]
}
 800497c:	bf00      	nop
 800497e:	371c      	adds	r7, #28
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr
 8004988:	40010000 	.word	0x40010000

0800498c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	021b      	lsls	r3, r3, #8
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	031b      	lsls	r3, r3, #12
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a10      	ldr	r2, [pc, #64]	@ (8004a28 <TIM_OC4_SetConfig+0x9c>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d109      	bne.n	8004a00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	019b      	lsls	r3, r3, #6
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	621a      	str	r2, [r3, #32]
}
 8004a1a:	bf00      	nop
 8004a1c:	371c      	adds	r7, #28
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	40010000 	.word	0x40010000

08004a2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	f003 031f 	and.w	r3, r3, #31
 8004a3e:	2201      	movs	r2, #1
 8004a40:	fa02 f303 	lsl.w	r3, r2, r3
 8004a44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6a1a      	ldr	r2, [r3, #32]
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	43db      	mvns	r3, r3
 8004a4e:	401a      	ands	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a1a      	ldr	r2, [r3, #32]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f003 031f 	and.w	r3, r3, #31
 8004a5e:	6879      	ldr	r1, [r7, #4]
 8004a60:	fa01 f303 	lsl.w	r3, r1, r3
 8004a64:	431a      	orrs	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	621a      	str	r2, [r3, #32]
}
 8004a6a:	bf00      	nop
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
	...

08004a78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e050      	b.n	8004b32 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a1c      	ldr	r2, [pc, #112]	@ (8004b40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d018      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004adc:	d013      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a18      	ldr	r2, [pc, #96]	@ (8004b44 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d00e      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a16      	ldr	r2, [pc, #88]	@ (8004b48 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d009      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a15      	ldr	r2, [pc, #84]	@ (8004b4c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d004      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a13      	ldr	r2, [pc, #76]	@ (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d10c      	bne.n	8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40010000 	.word	0x40010000
 8004b44:	40000400 	.word	0x40000400
 8004b48:	40000800 	.word	0x40000800
 8004b4c:	40000c00 	.word	0x40000c00
 8004b50:	40014000 	.word	0x40014000

08004b54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e042      	b.n	8004c14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d106      	bne.n	8004ba8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fd fa00 	bl	8001fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2224      	movs	r2, #36	@ 0x24
 8004bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 f973 	bl	8004eac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	691a      	ldr	r2, [r3, #16]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004bd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695a      	ldr	r2, [r3, #20]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004be4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bf4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2220      	movs	r2, #32
 8004c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3708      	adds	r7, #8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b08a      	sub	sp, #40	@ 0x28
 8004c20:	af02      	add	r7, sp, #8
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	603b      	str	r3, [r7, #0]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d175      	bne.n	8004d28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d002      	beq.n	8004c48 <HAL_UART_Transmit+0x2c>
 8004c42:	88fb      	ldrh	r3, [r7, #6]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e06e      	b.n	8004d2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2221      	movs	r2, #33	@ 0x21
 8004c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c5a:	f7fd fa4d 	bl	80020f8 <HAL_GetTick>
 8004c5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	88fa      	ldrh	r2, [r7, #6]
 8004c64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	88fa      	ldrh	r2, [r7, #6]
 8004c6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c74:	d108      	bne.n	8004c88 <HAL_UART_Transmit+0x6c>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d104      	bne.n	8004c88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	61bb      	str	r3, [r7, #24]
 8004c86:	e003      	b.n	8004c90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c90:	e02e      	b.n	8004cf0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2180      	movs	r1, #128	@ 0x80
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 f848 	bl	8004d32 <UART_WaitOnFlagUntilTimeout>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e03a      	b.n	8004d2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10b      	bne.n	8004cd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	881b      	ldrh	r3, [r3, #0]
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	3302      	adds	r3, #2
 8004cce:	61bb      	str	r3, [r7, #24]
 8004cd0:	e007      	b.n	8004ce2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	781a      	ldrb	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1cb      	bne.n	8004c92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	2200      	movs	r2, #0
 8004d02:	2140      	movs	r1, #64	@ 0x40
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 f814 	bl	8004d32 <UART_WaitOnFlagUntilTimeout>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d005      	beq.n	8004d1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2220      	movs	r2, #32
 8004d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e006      	b.n	8004d2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d24:	2300      	movs	r3, #0
 8004d26:	e000      	b.n	8004d2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d28:	2302      	movs	r3, #2
  }
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3720      	adds	r7, #32
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b086      	sub	sp, #24
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	603b      	str	r3, [r7, #0]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d42:	e03b      	b.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4a:	d037      	beq.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d4c:	f7fd f9d4 	bl	80020f8 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	6a3a      	ldr	r2, [r7, #32]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d302      	bcc.n	8004d62 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e03a      	b.n	8004ddc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d023      	beq.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b80      	cmp	r3, #128	@ 0x80
 8004d78:	d020      	beq.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b40      	cmp	r3, #64	@ 0x40
 8004d7e:	d01d      	beq.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0308 	and.w	r3, r3, #8
 8004d8a:	2b08      	cmp	r3, #8
 8004d8c:	d116      	bne.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d8e:	2300      	movs	r3, #0
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	617b      	str	r3, [r7, #20]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	617b      	str	r3, [r7, #20]
 8004da2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f000 f81d 	bl	8004de4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2208      	movs	r2, #8
 8004dae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e00f      	b.n	8004ddc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	bf0c      	ite	eq
 8004dcc:	2301      	moveq	r3, #1
 8004dce:	2300      	movne	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	79fb      	ldrb	r3, [r7, #7]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d0b4      	beq.n	8004d44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3718      	adds	r7, #24
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b095      	sub	sp, #84	@ 0x54
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	330c      	adds	r3, #12
 8004df2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004df6:	e853 3f00 	ldrex	r3, [r3]
 8004dfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	330c      	adds	r3, #12
 8004e0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e0c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e14:	e841 2300 	strex	r3, r2, [r1]
 8004e18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1e5      	bne.n	8004dec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	3314      	adds	r3, #20
 8004e26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e28:	6a3b      	ldr	r3, [r7, #32]
 8004e2a:	e853 3f00 	ldrex	r3, [r3]
 8004e2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	f023 0301 	bic.w	r3, r3, #1
 8004e36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	3314      	adds	r3, #20
 8004e3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e48:	e841 2300 	strex	r3, r2, [r1]
 8004e4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1e5      	bne.n	8004e20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d119      	bne.n	8004e90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	330c      	adds	r3, #12
 8004e62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	e853 3f00 	ldrex	r3, [r3]
 8004e6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	f023 0310 	bic.w	r3, r3, #16
 8004e72:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	330c      	adds	r3, #12
 8004e7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e7c:	61ba      	str	r2, [r7, #24]
 8004e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e80:	6979      	ldr	r1, [r7, #20]
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	e841 2300 	strex	r3, r2, [r1]
 8004e88:	613b      	str	r3, [r7, #16]
   return(result);
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1e5      	bne.n	8004e5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e9e:	bf00      	nop
 8004ea0:	3754      	adds	r7, #84	@ 0x54
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
	...

08004eac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004eb0:	b0c0      	sub	sp, #256	@ 0x100
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec8:	68d9      	ldr	r1, [r3, #12]
 8004eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	ea40 0301 	orr.w	r3, r0, r1
 8004ed4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	431a      	orrs	r2, r3
 8004eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f04:	f021 010c 	bic.w	r1, r1, #12
 8004f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f12:	430b      	orrs	r3, r1
 8004f14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f26:	6999      	ldr	r1, [r3, #24]
 8004f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	ea40 0301 	orr.w	r3, r0, r1
 8004f32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	4b8f      	ldr	r3, [pc, #572]	@ (8005178 <UART_SetConfig+0x2cc>)
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d005      	beq.n	8004f4c <UART_SetConfig+0xa0>
 8004f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	4b8d      	ldr	r3, [pc, #564]	@ (800517c <UART_SetConfig+0x2d0>)
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d104      	bne.n	8004f56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f4c:	f7fd ffc8 	bl	8002ee0 <HAL_RCC_GetPCLK2Freq>
 8004f50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f54:	e003      	b.n	8004f5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f56:	f7fd ffaf 	bl	8002eb8 <HAL_RCC_GetPCLK1Freq>
 8004f5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f62:	69db      	ldr	r3, [r3, #28]
 8004f64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f68:	f040 810c 	bne.w	8005184 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f70:	2200      	movs	r2, #0
 8004f72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f7e:	4622      	mov	r2, r4
 8004f80:	462b      	mov	r3, r5
 8004f82:	1891      	adds	r1, r2, r2
 8004f84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004f86:	415b      	adcs	r3, r3
 8004f88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f8e:	4621      	mov	r1, r4
 8004f90:	eb12 0801 	adds.w	r8, r2, r1
 8004f94:	4629      	mov	r1, r5
 8004f96:	eb43 0901 	adc.w	r9, r3, r1
 8004f9a:	f04f 0200 	mov.w	r2, #0
 8004f9e:	f04f 0300 	mov.w	r3, #0
 8004fa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004faa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fae:	4690      	mov	r8, r2
 8004fb0:	4699      	mov	r9, r3
 8004fb2:	4623      	mov	r3, r4
 8004fb4:	eb18 0303 	adds.w	r3, r8, r3
 8004fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004fbc:	462b      	mov	r3, r5
 8004fbe:	eb49 0303 	adc.w	r3, r9, r3
 8004fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004fd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004fd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004fda:	460b      	mov	r3, r1
 8004fdc:	18db      	adds	r3, r3, r3
 8004fde:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	eb42 0303 	adc.w	r3, r2, r3
 8004fe6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004fe8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004fec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ff0:	f7fb fdc4 	bl	8000b7c <__aeabi_uldivmod>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4b61      	ldr	r3, [pc, #388]	@ (8005180 <UART_SetConfig+0x2d4>)
 8004ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	011c      	lsls	r4, r3, #4
 8005002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005006:	2200      	movs	r2, #0
 8005008:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800500c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005010:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005014:	4642      	mov	r2, r8
 8005016:	464b      	mov	r3, r9
 8005018:	1891      	adds	r1, r2, r2
 800501a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800501c:	415b      	adcs	r3, r3
 800501e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005020:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005024:	4641      	mov	r1, r8
 8005026:	eb12 0a01 	adds.w	sl, r2, r1
 800502a:	4649      	mov	r1, r9
 800502c:	eb43 0b01 	adc.w	fp, r3, r1
 8005030:	f04f 0200 	mov.w	r2, #0
 8005034:	f04f 0300 	mov.w	r3, #0
 8005038:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800503c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005040:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005044:	4692      	mov	sl, r2
 8005046:	469b      	mov	fp, r3
 8005048:	4643      	mov	r3, r8
 800504a:	eb1a 0303 	adds.w	r3, sl, r3
 800504e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005052:	464b      	mov	r3, r9
 8005054:	eb4b 0303 	adc.w	r3, fp, r3
 8005058:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800505c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005068:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800506c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005070:	460b      	mov	r3, r1
 8005072:	18db      	adds	r3, r3, r3
 8005074:	643b      	str	r3, [r7, #64]	@ 0x40
 8005076:	4613      	mov	r3, r2
 8005078:	eb42 0303 	adc.w	r3, r2, r3
 800507c:	647b      	str	r3, [r7, #68]	@ 0x44
 800507e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005082:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005086:	f7fb fd79 	bl	8000b7c <__aeabi_uldivmod>
 800508a:	4602      	mov	r2, r0
 800508c:	460b      	mov	r3, r1
 800508e:	4611      	mov	r1, r2
 8005090:	4b3b      	ldr	r3, [pc, #236]	@ (8005180 <UART_SetConfig+0x2d4>)
 8005092:	fba3 2301 	umull	r2, r3, r3, r1
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	2264      	movs	r2, #100	@ 0x64
 800509a:	fb02 f303 	mul.w	r3, r2, r3
 800509e:	1acb      	subs	r3, r1, r3
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80050a6:	4b36      	ldr	r3, [pc, #216]	@ (8005180 <UART_SetConfig+0x2d4>)
 80050a8:	fba3 2302 	umull	r2, r3, r3, r2
 80050ac:	095b      	lsrs	r3, r3, #5
 80050ae:	005b      	lsls	r3, r3, #1
 80050b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80050b4:	441c      	add	r4, r3
 80050b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050ba:	2200      	movs	r2, #0
 80050bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80050c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	1891      	adds	r1, r2, r2
 80050ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80050d0:	415b      	adcs	r3, r3
 80050d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80050d8:	4641      	mov	r1, r8
 80050da:	1851      	adds	r1, r2, r1
 80050dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80050de:	4649      	mov	r1, r9
 80050e0:	414b      	adcs	r3, r1
 80050e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80050e4:	f04f 0200 	mov.w	r2, #0
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80050f0:	4659      	mov	r1, fp
 80050f2:	00cb      	lsls	r3, r1, #3
 80050f4:	4651      	mov	r1, sl
 80050f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050fa:	4651      	mov	r1, sl
 80050fc:	00ca      	lsls	r2, r1, #3
 80050fe:	4610      	mov	r0, r2
 8005100:	4619      	mov	r1, r3
 8005102:	4603      	mov	r3, r0
 8005104:	4642      	mov	r2, r8
 8005106:	189b      	adds	r3, r3, r2
 8005108:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800510c:	464b      	mov	r3, r9
 800510e:	460a      	mov	r2, r1
 8005110:	eb42 0303 	adc.w	r3, r2, r3
 8005114:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005124:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005128:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800512c:	460b      	mov	r3, r1
 800512e:	18db      	adds	r3, r3, r3
 8005130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005132:	4613      	mov	r3, r2
 8005134:	eb42 0303 	adc.w	r3, r2, r3
 8005138:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800513a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800513e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005142:	f7fb fd1b 	bl	8000b7c <__aeabi_uldivmod>
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	4b0d      	ldr	r3, [pc, #52]	@ (8005180 <UART_SetConfig+0x2d4>)
 800514c:	fba3 1302 	umull	r1, r3, r3, r2
 8005150:	095b      	lsrs	r3, r3, #5
 8005152:	2164      	movs	r1, #100	@ 0x64
 8005154:	fb01 f303 	mul.w	r3, r1, r3
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	00db      	lsls	r3, r3, #3
 800515c:	3332      	adds	r3, #50	@ 0x32
 800515e:	4a08      	ldr	r2, [pc, #32]	@ (8005180 <UART_SetConfig+0x2d4>)
 8005160:	fba2 2303 	umull	r2, r3, r2, r3
 8005164:	095b      	lsrs	r3, r3, #5
 8005166:	f003 0207 	and.w	r2, r3, #7
 800516a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4422      	add	r2, r4
 8005172:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005174:	e106      	b.n	8005384 <UART_SetConfig+0x4d8>
 8005176:	bf00      	nop
 8005178:	40011000 	.word	0x40011000
 800517c:	40011400 	.word	0x40011400
 8005180:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005184:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005188:	2200      	movs	r2, #0
 800518a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800518e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005192:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005196:	4642      	mov	r2, r8
 8005198:	464b      	mov	r3, r9
 800519a:	1891      	adds	r1, r2, r2
 800519c:	6239      	str	r1, [r7, #32]
 800519e:	415b      	adcs	r3, r3
 80051a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80051a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051a6:	4641      	mov	r1, r8
 80051a8:	1854      	adds	r4, r2, r1
 80051aa:	4649      	mov	r1, r9
 80051ac:	eb43 0501 	adc.w	r5, r3, r1
 80051b0:	f04f 0200 	mov.w	r2, #0
 80051b4:	f04f 0300 	mov.w	r3, #0
 80051b8:	00eb      	lsls	r3, r5, #3
 80051ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051be:	00e2      	lsls	r2, r4, #3
 80051c0:	4614      	mov	r4, r2
 80051c2:	461d      	mov	r5, r3
 80051c4:	4643      	mov	r3, r8
 80051c6:	18e3      	adds	r3, r4, r3
 80051c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051cc:	464b      	mov	r3, r9
 80051ce:	eb45 0303 	adc.w	r3, r5, r3
 80051d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80051e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051e6:	f04f 0200 	mov.w	r2, #0
 80051ea:	f04f 0300 	mov.w	r3, #0
 80051ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80051f2:	4629      	mov	r1, r5
 80051f4:	008b      	lsls	r3, r1, #2
 80051f6:	4621      	mov	r1, r4
 80051f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051fc:	4621      	mov	r1, r4
 80051fe:	008a      	lsls	r2, r1, #2
 8005200:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005204:	f7fb fcba 	bl	8000b7c <__aeabi_uldivmod>
 8005208:	4602      	mov	r2, r0
 800520a:	460b      	mov	r3, r1
 800520c:	4b60      	ldr	r3, [pc, #384]	@ (8005390 <UART_SetConfig+0x4e4>)
 800520e:	fba3 2302 	umull	r2, r3, r3, r2
 8005212:	095b      	lsrs	r3, r3, #5
 8005214:	011c      	lsls	r4, r3, #4
 8005216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800521a:	2200      	movs	r2, #0
 800521c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005220:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005224:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005228:	4642      	mov	r2, r8
 800522a:	464b      	mov	r3, r9
 800522c:	1891      	adds	r1, r2, r2
 800522e:	61b9      	str	r1, [r7, #24]
 8005230:	415b      	adcs	r3, r3
 8005232:	61fb      	str	r3, [r7, #28]
 8005234:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005238:	4641      	mov	r1, r8
 800523a:	1851      	adds	r1, r2, r1
 800523c:	6139      	str	r1, [r7, #16]
 800523e:	4649      	mov	r1, r9
 8005240:	414b      	adcs	r3, r1
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	f04f 0200 	mov.w	r2, #0
 8005248:	f04f 0300 	mov.w	r3, #0
 800524c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005250:	4659      	mov	r1, fp
 8005252:	00cb      	lsls	r3, r1, #3
 8005254:	4651      	mov	r1, sl
 8005256:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800525a:	4651      	mov	r1, sl
 800525c:	00ca      	lsls	r2, r1, #3
 800525e:	4610      	mov	r0, r2
 8005260:	4619      	mov	r1, r3
 8005262:	4603      	mov	r3, r0
 8005264:	4642      	mov	r2, r8
 8005266:	189b      	adds	r3, r3, r2
 8005268:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800526c:	464b      	mov	r3, r9
 800526e:	460a      	mov	r2, r1
 8005270:	eb42 0303 	adc.w	r3, r2, r3
 8005274:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005282:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005284:	f04f 0200 	mov.w	r2, #0
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005290:	4649      	mov	r1, r9
 8005292:	008b      	lsls	r3, r1, #2
 8005294:	4641      	mov	r1, r8
 8005296:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800529a:	4641      	mov	r1, r8
 800529c:	008a      	lsls	r2, r1, #2
 800529e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80052a2:	f7fb fc6b 	bl	8000b7c <__aeabi_uldivmod>
 80052a6:	4602      	mov	r2, r0
 80052a8:	460b      	mov	r3, r1
 80052aa:	4611      	mov	r1, r2
 80052ac:	4b38      	ldr	r3, [pc, #224]	@ (8005390 <UART_SetConfig+0x4e4>)
 80052ae:	fba3 2301 	umull	r2, r3, r3, r1
 80052b2:	095b      	lsrs	r3, r3, #5
 80052b4:	2264      	movs	r2, #100	@ 0x64
 80052b6:	fb02 f303 	mul.w	r3, r2, r3
 80052ba:	1acb      	subs	r3, r1, r3
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	3332      	adds	r3, #50	@ 0x32
 80052c0:	4a33      	ldr	r2, [pc, #204]	@ (8005390 <UART_SetConfig+0x4e4>)
 80052c2:	fba2 2303 	umull	r2, r3, r2, r3
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052cc:	441c      	add	r4, r3
 80052ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052d2:	2200      	movs	r2, #0
 80052d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80052d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80052d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80052dc:	4642      	mov	r2, r8
 80052de:	464b      	mov	r3, r9
 80052e0:	1891      	adds	r1, r2, r2
 80052e2:	60b9      	str	r1, [r7, #8]
 80052e4:	415b      	adcs	r3, r3
 80052e6:	60fb      	str	r3, [r7, #12]
 80052e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052ec:	4641      	mov	r1, r8
 80052ee:	1851      	adds	r1, r2, r1
 80052f0:	6039      	str	r1, [r7, #0]
 80052f2:	4649      	mov	r1, r9
 80052f4:	414b      	adcs	r3, r1
 80052f6:	607b      	str	r3, [r7, #4]
 80052f8:	f04f 0200 	mov.w	r2, #0
 80052fc:	f04f 0300 	mov.w	r3, #0
 8005300:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005304:	4659      	mov	r1, fp
 8005306:	00cb      	lsls	r3, r1, #3
 8005308:	4651      	mov	r1, sl
 800530a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800530e:	4651      	mov	r1, sl
 8005310:	00ca      	lsls	r2, r1, #3
 8005312:	4610      	mov	r0, r2
 8005314:	4619      	mov	r1, r3
 8005316:	4603      	mov	r3, r0
 8005318:	4642      	mov	r2, r8
 800531a:	189b      	adds	r3, r3, r2
 800531c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800531e:	464b      	mov	r3, r9
 8005320:	460a      	mov	r2, r1
 8005322:	eb42 0303 	adc.w	r3, r2, r3
 8005326:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	663b      	str	r3, [r7, #96]	@ 0x60
 8005332:	667a      	str	r2, [r7, #100]	@ 0x64
 8005334:	f04f 0200 	mov.w	r2, #0
 8005338:	f04f 0300 	mov.w	r3, #0
 800533c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005340:	4649      	mov	r1, r9
 8005342:	008b      	lsls	r3, r1, #2
 8005344:	4641      	mov	r1, r8
 8005346:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800534a:	4641      	mov	r1, r8
 800534c:	008a      	lsls	r2, r1, #2
 800534e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005352:	f7fb fc13 	bl	8000b7c <__aeabi_uldivmod>
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	4b0d      	ldr	r3, [pc, #52]	@ (8005390 <UART_SetConfig+0x4e4>)
 800535c:	fba3 1302 	umull	r1, r3, r3, r2
 8005360:	095b      	lsrs	r3, r3, #5
 8005362:	2164      	movs	r1, #100	@ 0x64
 8005364:	fb01 f303 	mul.w	r3, r1, r3
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	3332      	adds	r3, #50	@ 0x32
 800536e:	4a08      	ldr	r2, [pc, #32]	@ (8005390 <UART_SetConfig+0x4e4>)
 8005370:	fba2 2303 	umull	r2, r3, r2, r3
 8005374:	095b      	lsrs	r3, r3, #5
 8005376:	f003 020f 	and.w	r2, r3, #15
 800537a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4422      	add	r2, r4
 8005382:	609a      	str	r2, [r3, #8]
}
 8005384:	bf00      	nop
 8005386:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800538a:	46bd      	mov	sp, r7
 800538c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005390:	51eb851f 	.word	0x51eb851f

08005394 <CANSPI_Initialize>:
    return l_EcuStatus;
}

/* Initialize CAN */
ecu_status_t CANSPI_Initialize(Can_t *p_CAN)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b08c      	sub	sp, #48	@ 0x30
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 800539c:	2300      	movs	r3, #0
 800539e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (NULL == p_CAN)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d103      	bne.n	80053b0 <CANSPI_Initialize+0x1c>
    {
        l_EcuStatus = ECU_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80053ae:	e19b      	b.n	80056e8 <CANSPI_Initialize+0x354>
        RXF5 RXF5reg;
        RXM0 RXM0reg;
        RXM1 RXM1reg;

        /* Intialize Rx Mask values */
        RXM0reg.RXM0SIDH = 0x00;
 80053b0:	2300      	movs	r3, #0
 80053b2:	743b      	strb	r3, [r7, #16]
        RXM0reg.RXM0SIDL = 0x00;
 80053b4:	2300      	movs	r3, #0
 80053b6:	747b      	strb	r3, [r7, #17]
        RXM0reg.RXM0EID8 = 0x00;
 80053b8:	2300      	movs	r3, #0
 80053ba:	74bb      	strb	r3, [r7, #18]
        RXM0reg.RXM0EID0 = 0x00;
 80053bc:	2300      	movs	r3, #0
 80053be:	74fb      	strb	r3, [r7, #19]

        RXM1reg.RXM1SIDH = 0x00;
 80053c0:	2300      	movs	r3, #0
 80053c2:	733b      	strb	r3, [r7, #12]
        RXM1reg.RXM1SIDL = 0x00;
 80053c4:	2300      	movs	r3, #0
 80053c6:	737b      	strb	r3, [r7, #13]
        RXM1reg.RXM1EID8 = 0x00;
 80053c8:	2300      	movs	r3, #0
 80053ca:	73bb      	strb	r3, [r7, #14]
        RXM1reg.RXM1EID0 = 0x00;
 80053cc:	2300      	movs	r3, #0
 80053ce:	73fb      	strb	r3, [r7, #15]

        /* Intialize Rx Filter values */
        RXF0reg.RXF0SIDH = 0x00;
 80053d0:	2300      	movs	r3, #0
 80053d2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        RXF0reg.RXF0SIDL = 0x00; // Starndard Filter
 80053d6:	2300      	movs	r3, #0
 80053d8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
        RXF0reg.RXF0EID8 = 0x00;
 80053dc:	2300      	movs	r3, #0
 80053de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        RXF0reg.RXF0EID0 = 0x00;
 80053e2:	2300      	movs	r3, #0
 80053e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        RXF1reg.RXF1SIDH = 0x00;
 80053e8:	2300      	movs	r3, #0
 80053ea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        RXF1reg.RXF1SIDL = 0x08; // Exntended Filter
 80053ee:	2308      	movs	r3, #8
 80053f0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        RXF1reg.RXF1EID8 = 0x00;
 80053f4:	2300      	movs	r3, #0
 80053f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        RXF1reg.RXF1EID0 = 0x00;
 80053fa:	2300      	movs	r3, #0
 80053fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        RXF2reg.RXF2SIDH = 0x00;
 8005400:	2300      	movs	r3, #0
 8005402:	f887 3020 	strb.w	r3, [r7, #32]
        RXF2reg.RXF2SIDL = 0x00;
 8005406:	2300      	movs	r3, #0
 8005408:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        RXF2reg.RXF2EID8 = 0x00;
 800540c:	2300      	movs	r3, #0
 800540e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        RXF2reg.RXF2EID0 = 0x00;
 8005412:	2300      	movs	r3, #0
 8005414:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        RXF3reg.RXF3SIDH = 0x00;
 8005418:	2300      	movs	r3, #0
 800541a:	773b      	strb	r3, [r7, #28]
        RXF3reg.RXF3SIDL = 0x00;
 800541c:	2300      	movs	r3, #0
 800541e:	777b      	strb	r3, [r7, #29]
        RXF3reg.RXF3EID8 = 0x00;
 8005420:	2300      	movs	r3, #0
 8005422:	77bb      	strb	r3, [r7, #30]
        RXF3reg.RXF3EID0 = 0x00;
 8005424:	2300      	movs	r3, #0
 8005426:	77fb      	strb	r3, [r7, #31]

        RXF4reg.RXF4SIDH = 0x00;
 8005428:	2300      	movs	r3, #0
 800542a:	763b      	strb	r3, [r7, #24]
        RXF4reg.RXF4SIDL = 0x00;
 800542c:	2300      	movs	r3, #0
 800542e:	767b      	strb	r3, [r7, #25]
        RXF4reg.RXF4EID8 = 0x00;
 8005430:	2300      	movs	r3, #0
 8005432:	76bb      	strb	r3, [r7, #26]
        RXF4reg.RXF4EID0 = 0x00;
 8005434:	2300      	movs	r3, #0
 8005436:	76fb      	strb	r3, [r7, #27]

        RXF5reg.RXF5SIDH = 0x00;
 8005438:	2300      	movs	r3, #0
 800543a:	753b      	strb	r3, [r7, #20]
        RXF5reg.RXF5SIDL = 0x08;
 800543c:	2308      	movs	r3, #8
 800543e:	757b      	strb	r3, [r7, #21]
        RXF5reg.RXF5EID8 = 0x00;
 8005440:	2300      	movs	r3, #0
 8005442:	75bb      	strb	r3, [r7, #22]
        RXF5reg.RXF5EID0 = 0x00;
 8005444:	2300      	movs	r3, #0
 8005446:	75fb      	strb	r3, [r7, #23]

        /* Intialize MCP2515, check SPI */
        l_EcuStatus |= MCP2515_Initialize(p_CAN->UsedSPI);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f000 fa6f 	bl	8005930 <MCP2515_Initialize>
 8005452:	4603      	mov	r3, r0
 8005454:	461a      	mov	r2, r3
 8005456:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800545a:	4313      	orrs	r3, r2
 800545c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        
        if (l_EcuStatus == ECU_OK)
 8005460:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005464:	2b00      	cmp	r3, #0
 8005466:	f040 813f 	bne.w	80056e8 <CANSPI_Initialize+0x354>
        {
            l_EcuStatus |= MCP2515_Reset(p_CAN->UsedSPI);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fb00 	bl	8005a74 <MCP2515_Reset>
 8005474:	4603      	mov	r3, r0
 8005476:	461a      	mov	r2, r3
 8005478:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800547c:	4313      	orrs	r3, r2
 800547e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            /* Change mode as configuration mode */
            l_EcuStatus |= MCP2515_SetConfigMode(p_CAN->UsedSPI);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4618      	mov	r0, r3
 8005488:	f000 fa7e 	bl	8005988 <MCP2515_SetConfigMode>
 800548c:	4603      	mov	r3, r0
 800548e:	461a      	mov	r2, r3
 8005490:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005494:	4313      	orrs	r3, r2
 8005496:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (l_EcuStatus == ECU_OK)
 800549a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f040 8122 	bne.w	80056e8 <CANSPI_Initialize+0x354>
            {
                /* enable interrupt on receiving */
                l_EcuStatus |= MCP2515_WriteByte(p_CAN->UsedSPI, MCP2515_CANINTE, CAN_RX_INTERRUPT);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2203      	movs	r2, #3
 80054aa:	212b      	movs	r1, #43	@ 0x2b
 80054ac:	4618      	mov	r0, r3
 80054ae:	f000 fb87 	bl	8005bc0 <MCP2515_WriteByte>
 80054b2:	4603      	mov	r3, r0
 80054b4:	461a      	mov	r2, r3
 80054b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80054ba:	4313      	orrs	r3, r2
 80054bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

                /* Configure filter & mask */
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXM0SIDH, MCP2515_RXM0EID0, 
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6818      	ldr	r0, [r3, #0]
 80054c4:	f107 0310 	add.w	r3, r7, #16
 80054c8:	2223      	movs	r2, #35	@ 0x23
 80054ca:	2120      	movs	r1, #32
 80054cc:	f000 fbb8 	bl	8005c40 <MCP2515_WriteByteSequence>
 80054d0:	4603      	mov	r3, r0
 80054d2:	461a      	mov	r2, r3
 80054d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80054d8:	4313      	orrs	r3, r2
 80054da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXM0reg.RXM0SIDH));
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXM1SIDH, MCP2515_RXM1EID0, 
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6818      	ldr	r0, [r3, #0]
 80054e2:	f107 030c 	add.w	r3, r7, #12
 80054e6:	2227      	movs	r2, #39	@ 0x27
 80054e8:	2124      	movs	r1, #36	@ 0x24
 80054ea:	f000 fba9 	bl	8005c40 <MCP2515_WriteByteSequence>
 80054ee:	4603      	mov	r3, r0
 80054f0:	461a      	mov	r2, r3
 80054f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80054f6:	4313      	orrs	r3, r2
 80054f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXM1reg.RXM1SIDH));
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXF0SIDH, MCP2515_RXF0EID0, 
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6818      	ldr	r0, [r3, #0]
 8005500:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005504:	2203      	movs	r2, #3
 8005506:	2100      	movs	r1, #0
 8005508:	f000 fb9a 	bl	8005c40 <MCP2515_WriteByteSequence>
 800550c:	4603      	mov	r3, r0
 800550e:	461a      	mov	r2, r3
 8005510:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005514:	4313      	orrs	r3, r2
 8005516:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXF0reg.RXF0SIDH));
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXF1SIDH, MCP2515_RXF1EID0, 
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6818      	ldr	r0, [r3, #0]
 800551e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005522:	2207      	movs	r2, #7
 8005524:	2104      	movs	r1, #4
 8005526:	f000 fb8b 	bl	8005c40 <MCP2515_WriteByteSequence>
 800552a:	4603      	mov	r3, r0
 800552c:	461a      	mov	r2, r3
 800552e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005532:	4313      	orrs	r3, r2
 8005534:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXF1reg.RXF1SIDH));
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXF2SIDH, MCP2515_RXF2EID0, 
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6818      	ldr	r0, [r3, #0]
 800553c:	f107 0320 	add.w	r3, r7, #32
 8005540:	220b      	movs	r2, #11
 8005542:	2108      	movs	r1, #8
 8005544:	f000 fb7c 	bl	8005c40 <MCP2515_WriteByteSequence>
 8005548:	4603      	mov	r3, r0
 800554a:	461a      	mov	r2, r3
 800554c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005550:	4313      	orrs	r3, r2
 8005552:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXF2reg.RXF2SIDH));
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXF3SIDH, MCP2515_RXF3EID0, 
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6818      	ldr	r0, [r3, #0]
 800555a:	f107 031c 	add.w	r3, r7, #28
 800555e:	2213      	movs	r2, #19
 8005560:	2110      	movs	r1, #16
 8005562:	f000 fb6d 	bl	8005c40 <MCP2515_WriteByteSequence>
 8005566:	4603      	mov	r3, r0
 8005568:	461a      	mov	r2, r3
 800556a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800556e:	4313      	orrs	r3, r2
 8005570:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXF3reg.RXF3SIDH));
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXF4SIDH, MCP2515_RXF4EID0, 
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6818      	ldr	r0, [r3, #0]
 8005578:	f107 0318 	add.w	r3, r7, #24
 800557c:	2217      	movs	r2, #23
 800557e:	2114      	movs	r1, #20
 8005580:	f000 fb5e 	bl	8005c40 <MCP2515_WriteByteSequence>
 8005584:	4603      	mov	r3, r0
 8005586:	461a      	mov	r2, r3
 8005588:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800558c:	4313      	orrs	r3, r2
 800558e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXF4reg.RXF4SIDH));
                l_EcuStatus |= MCP2515_WriteByteSequence(p_CAN->UsedSPI, MCP2515_RXF5SIDH, MCP2515_RXF5EID0, 
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6818      	ldr	r0, [r3, #0]
 8005596:	f107 0314 	add.w	r3, r7, #20
 800559a:	221b      	movs	r2, #27
 800559c:	2118      	movs	r1, #24
 800559e:	f000 fb4f 	bl	8005c40 <MCP2515_WriteByteSequence>
 80055a2:	4603      	mov	r3, r0
 80055a4:	461a      	mov	r2, r3
 80055a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80055aa:	4313      	orrs	r3, r2
 80055ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                                                           &(RXF5reg.RXF5SIDH));

                /* Accept All (Standard + Extended) */
                // Enable BUKT, Accept Filter 0
                l_EcuStatus |= MCP2515_WriteByte(p_CAN->UsedSPI, MCP2515_RXB0CTRL, 0x04); 
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2204      	movs	r2, #4
 80055b6:	2160      	movs	r1, #96	@ 0x60
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fb01 	bl	8005bc0 <MCP2515_WriteByte>
 80055be:	4603      	mov	r3, r0
 80055c0:	461a      	mov	r2, r3
 80055c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80055c6:	4313      	orrs	r3, r2
 80055c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                // Accept Filter 1
                l_EcuStatus |= MCP2515_WriteByte(p_CAN->UsedSPI, MCP2515_RXB1CTRL, 0x01); 
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2201      	movs	r2, #1
 80055d2:	2170      	movs	r1, #112	@ 0x70
 80055d4:	4618      	mov	r0, r3
 80055d6:	f000 faf3 	bl	8005bc0 <MCP2515_WriteByte>
 80055da:	4603      	mov	r3, r0
 80055dc:	461a      	mov	r2, r3
 80055de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                
                
                uint8_t l_CNF_val[3] = {0, 0, 0};
 80055e8:	4a42      	ldr	r2, [pc, #264]	@ (80056f4 <CANSPI_Initialize+0x360>)
 80055ea:	f107 0308 	add.w	r3, r7, #8
 80055ee:	6812      	ldr	r2, [r2, #0]
 80055f0:	4611      	mov	r1, r2
 80055f2:	8019      	strh	r1, [r3, #0]
 80055f4:	3302      	adds	r3, #2
 80055f6:	0c12      	lsrs	r2, r2, #16
 80055f8:	701a      	strb	r2, [r3, #0]

                switch (p_CAN->Speed)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	791b      	ldrb	r3, [r3, #4]
 80055fe:	2b05      	cmp	r3, #5
 8005600:	d838      	bhi.n	8005674 <CANSPI_Initialize+0x2e0>
 8005602:	a201      	add	r2, pc, #4	@ (adr r2, 8005608 <CANSPI_Initialize+0x274>)
 8005604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005608:	08005621 	.word	0x08005621
 800560c:	0800562f 	.word	0x0800562f
 8005610:	0800563d 	.word	0x0800563d
 8005614:	0800564b 	.word	0x0800564b
 8005618:	08005659 	.word	0x08005659
 800561c:	08005667 	.word	0x08005667
                {
                case MCP_8MHz_1000kBPS:
                    l_CNF_val[0] = 0x00;
 8005620:	2300      	movs	r3, #0
 8005622:	723b      	strb	r3, [r7, #8]
                    l_CNF_val[1] = 0xC0;
 8005624:	23c0      	movs	r3, #192	@ 0xc0
 8005626:	727b      	strb	r3, [r7, #9]
                    l_CNF_val[2] = 0x80;
 8005628:	2380      	movs	r3, #128	@ 0x80
 800562a:	72bb      	strb	r3, [r7, #10]
                    break;
 800562c:	e026      	b.n	800567c <CANSPI_Initialize+0x2e8>

                case MCP_8MHz_500kBPS:
                    l_CNF_val[0] = 0x00;
 800562e:	2300      	movs	r3, #0
 8005630:	723b      	strb	r3, [r7, #8]
                    l_CNF_val[1] = 0xD1;
 8005632:	23d1      	movs	r3, #209	@ 0xd1
 8005634:	727b      	strb	r3, [r7, #9]
                    l_CNF_val[2] = 0x81;
 8005636:	2381      	movs	r3, #129	@ 0x81
 8005638:	72bb      	strb	r3, [r7, #10]
                    break;
 800563a:	e01f      	b.n	800567c <CANSPI_Initialize+0x2e8>

                case MCP_8MHz_250kBPS:
                    l_CNF_val[0] = 0x80;
 800563c:	2380      	movs	r3, #128	@ 0x80
 800563e:	723b      	strb	r3, [r7, #8]
                    l_CNF_val[1] = 0xE5;
 8005640:	23e5      	movs	r3, #229	@ 0xe5
 8005642:	727b      	strb	r3, [r7, #9]
                    l_CNF_val[2] = 0x83;
 8005644:	2383      	movs	r3, #131	@ 0x83
 8005646:	72bb      	strb	r3, [r7, #10]
                    break;
 8005648:	e018      	b.n	800567c <CANSPI_Initialize+0x2e8>

                case MCP_8MHz_200kBPS:
                    l_CNF_val[0] = 0x80;
 800564a:	2380      	movs	r3, #128	@ 0x80
 800564c:	723b      	strb	r3, [r7, #8]
                    l_CNF_val[1] = 0xF6;
 800564e:	23f6      	movs	r3, #246	@ 0xf6
 8005650:	727b      	strb	r3, [r7, #9]
                    l_CNF_val[2] = 0x84;
 8005652:	2384      	movs	r3, #132	@ 0x84
 8005654:	72bb      	strb	r3, [r7, #10]
                    break;
 8005656:	e011      	b.n	800567c <CANSPI_Initialize+0x2e8>

                case MCP_8MHz_125kBPS:
                    l_CNF_val[0] = 0x81;
 8005658:	2381      	movs	r3, #129	@ 0x81
 800565a:	723b      	strb	r3, [r7, #8]
                    l_CNF_val[1] = 0xE5;
 800565c:	23e5      	movs	r3, #229	@ 0xe5
 800565e:	727b      	strb	r3, [r7, #9]
                    l_CNF_val[2] = 0x83;
 8005660:	2383      	movs	r3, #131	@ 0x83
 8005662:	72bb      	strb	r3, [r7, #10]
                    break;
 8005664:	e00a      	b.n	800567c <CANSPI_Initialize+0x2e8>

                case MCP_8MHz_100kBPS:
                    l_CNF_val[0] = 0x81;
 8005666:	2381      	movs	r3, #129	@ 0x81
 8005668:	723b      	strb	r3, [r7, #8]
                    l_CNF_val[1] = 0xF6;
 800566a:	23f6      	movs	r3, #246	@ 0xf6
 800566c:	727b      	strb	r3, [r7, #9]
                    l_CNF_val[2] = 0x84;
 800566e:	2384      	movs	r3, #132	@ 0x84
 8005670:	72bb      	strb	r3, [r7, #10]
                    break;
 8005672:	e003      	b.n	800567c <CANSPI_Initialize+0x2e8>
                
                default:
                    l_EcuStatus = ECU_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    break;
 800567a:	bf00      	nop
                }

                l_EcuStatus |= MCP2515_WriteByte(p_CAN->UsedSPI, MCP2515_CNF1, l_CNF_val[0]);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	7a3a      	ldrb	r2, [r7, #8]
 8005682:	212a      	movs	r1, #42	@ 0x2a
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fa9b 	bl	8005bc0 <MCP2515_WriteByte>
 800568a:	4603      	mov	r3, r0
 800568c:	461a      	mov	r2, r3
 800568e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005692:	4313      	orrs	r3, r2
 8005694:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                l_EcuStatus |= MCP2515_WriteByte(p_CAN->UsedSPI, MCP2515_CNF2, l_CNF_val[1]);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	7a7a      	ldrb	r2, [r7, #9]
 800569e:	2129      	movs	r1, #41	@ 0x29
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 fa8d 	bl	8005bc0 <MCP2515_WriteByte>
 80056a6:	4603      	mov	r3, r0
 80056a8:	461a      	mov	r2, r3
 80056aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80056ae:	4313      	orrs	r3, r2
 80056b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                l_EcuStatus |= MCP2515_WriteByte(p_CAN->UsedSPI, MCP2515_CNF3, l_CNF_val[2]);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	7aba      	ldrb	r2, [r7, #10]
 80056ba:	2128      	movs	r1, #40	@ 0x28
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fa7f 	bl	8005bc0 <MCP2515_WriteByte>
 80056c2:	4603      	mov	r3, r0
 80056c4:	461a      	mov	r2, r3
 80056c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80056ca:	4313      	orrs	r3, r2
 80056cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

                l_EcuStatus |= MCP2515_SetNormalMode(p_CAN->UsedSPI);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4618      	mov	r0, r3
 80056d6:	f000 f992 	bl	80059fe <MCP2515_SetNormalMode>
 80056da:	4603      	mov	r3, r0
 80056dc:	461a      	mov	r2, r3
 80056de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80056e2:	4313      	orrs	r3, r2
 80056e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }
        }
    }
    return l_EcuStatus;
 80056e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3730      	adds	r7, #48	@ 0x30
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	0800bca4 	.word	0x0800bca4

080056f8 <CANSPI_Receive>:
    return l_EcuStatus;
}

/* Receive CAN message */
ecu_status_t CANSPI_Receive(Can_t *p_CAN, uCAN_MSG *tempCanMsg)
{
 80056f8:	b590      	push	{r4, r7, lr}
 80056fa:	b08b      	sub	sp, #44	@ 0x2c
 80056fc:	af02      	add	r7, sp, #8
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005702:	2300      	movs	r3, #0
 8005704:	77fb      	strb	r3, [r7, #31]
    if ((NULL == p_CAN) || (NULL == tempCanMsg))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d002      	beq.n	8005712 <CANSPI_Receive+0x1a>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d102      	bne.n	8005718 <CANSPI_Receive+0x20>
    {
        l_EcuStatus = ECU_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	77fb      	strb	r3, [r7, #31]
 8005716:	e0a8      	b.n	800586a <CANSPI_Receive+0x172>
    else
    {
        rx_reg_t rxReg;
        ctrl_rx_status_t rxStatus;

        l_EcuStatus |= MCP2515_GetRxStatus(p_CAN->UsedSPI, &rxStatus.ctrl_rx_status);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f107 020c 	add.w	r2, r7, #12
 8005720:	4611      	mov	r1, r2
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fad4 	bl	8005cd0 <MCP2515_GetRxStatus>
 8005728:	4603      	mov	r3, r0
 800572a:	461a      	mov	r2, r3
 800572c:	7ffb      	ldrb	r3, [r7, #31]
 800572e:	4313      	orrs	r3, r2
 8005730:	77fb      	strb	r3, [r7, #31]

        /* Check receive buffer */
        if (rxStatus.rxBuffer != 0)
 8005732:	7b3b      	ldrb	r3, [r7, #12]
 8005734:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	f000 8093 	beq.w	8005866 <CANSPI_Receive+0x16e>
        {
            /* finding buffer which has a message */
            if ((rxStatus.rxBuffer == MSG_IN_RXB0) | (rxStatus.rxBuffer == MSG_IN_BOTH_BUFFERS))
 8005740:	7b3b      	ldrb	r3, [r7, #12]
 8005742:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b40      	cmp	r3, #64	@ 0x40
 800574a:	bf0c      	ite	eq
 800574c:	2301      	moveq	r3, #1
 800574e:	2300      	movne	r3, #0
 8005750:	b2da      	uxtb	r2, r3
 8005752:	7b3b      	ldrb	r3, [r7, #12]
 8005754:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2bc0      	cmp	r3, #192	@ 0xc0
 800575c:	bf0c      	ite	eq
 800575e:	2301      	moveq	r3, #1
 8005760:	2300      	movne	r3, #0
 8005762:	b2db      	uxtb	r3, r3
 8005764:	4313      	orrs	r3, r2
 8005766:	b2db      	uxtb	r3, r3
 8005768:	2b00      	cmp	r3, #0
 800576a:	d019      	beq.n	80057a0 <CANSPI_Receive+0xa8>
            {
                l_EcuStatus |= MCP2515_ReadRxSequence(p_CAN->UsedSPI, MCP2515_READ_RXB0SIDH, rxReg.rx_reg_array, 
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6818      	ldr	r0, [r3, #0]
 8005770:	f107 0210 	add.w	r2, r7, #16
 8005774:	230d      	movs	r3, #13
 8005776:	2190      	movs	r1, #144	@ 0x90
 8005778:	f000 f9e8 	bl	8005b4c <MCP2515_ReadRxSequence>
 800577c:	4603      	mov	r3, r0
 800577e:	461a      	mov	r2, r3
 8005780:	7ffb      	ldrb	r3, [r7, #31]
 8005782:	4313      	orrs	r3, r2
 8005784:	77fb      	strb	r3, [r7, #31]
                                                      sizeof(rxReg.rx_reg_array));
                #if CAN_RX_INTERRUPT == CAN_RX_INTERRUP_ENABLE
                l_EcuStatus |= MCP2515_BitModify(p_CAN->UsedSPI, MCP2515_CANINTF, 0xFF, 0x00);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6818      	ldr	r0, [r3, #0]
 800578a:	2300      	movs	r3, #0
 800578c:	22ff      	movs	r2, #255	@ 0xff
 800578e:	212c      	movs	r1, #44	@ 0x2c
 8005790:	f000 fad6 	bl	8005d40 <MCP2515_BitModify>
 8005794:	4603      	mov	r3, r0
 8005796:	461a      	mov	r2, r3
 8005798:	7ffb      	ldrb	r3, [r7, #31]
 800579a:	4313      	orrs	r3, r2
 800579c:	77fb      	strb	r3, [r7, #31]
 800579e:	e01e      	b.n	80057de <CANSPI_Receive+0xe6>
                #endif
            }
            else if (rxStatus.rxBuffer == MSG_IN_RXB1)
 80057a0:	7b3b      	ldrb	r3, [r7, #12]
 80057a2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b80      	cmp	r3, #128	@ 0x80
 80057aa:	d118      	bne.n	80057de <CANSPI_Receive+0xe6>
            {
                l_EcuStatus |= MCP2515_ReadRxSequence(p_CAN->UsedSPI, MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, 
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6818      	ldr	r0, [r3, #0]
 80057b0:	f107 0210 	add.w	r2, r7, #16
 80057b4:	230d      	movs	r3, #13
 80057b6:	2194      	movs	r1, #148	@ 0x94
 80057b8:	f000 f9c8 	bl	8005b4c <MCP2515_ReadRxSequence>
 80057bc:	4603      	mov	r3, r0
 80057be:	461a      	mov	r2, r3
 80057c0:	7ffb      	ldrb	r3, [r7, #31]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	77fb      	strb	r3, [r7, #31]
                                                      sizeof(rxReg.rx_reg_array));
                #if CAN_RX_INTERRUPT == CAN_RX_INTERRUP_ENABLE
                l_EcuStatus |= MCP2515_BitModify(p_CAN->UsedSPI, MCP2515_CANINTF, 0xFF, 0x00);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6818      	ldr	r0, [r3, #0]
 80057ca:	2300      	movs	r3, #0
 80057cc:	22ff      	movs	r2, #255	@ 0xff
 80057ce:	212c      	movs	r1, #44	@ 0x2c
 80057d0:	f000 fab6 	bl	8005d40 <MCP2515_BitModify>
 80057d4:	4603      	mov	r3, r0
 80057d6:	461a      	mov	r2, r3
 80057d8:	7ffb      	ldrb	r3, [r7, #31]
 80057da:	4313      	orrs	r3, r2
 80057dc:	77fb      	strb	r3, [r7, #31]
                #endif
            }

            /* if the message is extended CAN type */
            if (rxStatus.msgType == dEXTENDED_CAN_MSG_ID_2_0B)
 80057de:	7b3b      	ldrb	r3, [r7, #12]
 80057e0:	f003 0318 	and.w	r3, r3, #24
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	2b10      	cmp	r3, #16
 80057e8:	d112      	bne.n	8005810 <CANSPI_Receive+0x118>
            {
                tempCanMsg->frame.idType = (uint8_t)dEXTENDED_CAN_MSG_ID_2_0B;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2202      	movs	r2, #2
 80057ee:	701a      	strb	r2, [r3, #0]
                l_EcuStatus |= convertReg2ExtendedCANid(rxReg.RXBnEID8, rxReg.RXBnEID0, rxReg.RXBnSIDH, 
 80057f0:	7cb8      	ldrb	r0, [r7, #18]
 80057f2:	7cf9      	ldrb	r1, [r7, #19]
 80057f4:	7c3a      	ldrb	r2, [r7, #16]
 80057f6:	7c7c      	ldrb	r4, [r7, #17]
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	3304      	adds	r3, #4
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	4623      	mov	r3, r4
 8005800:	f000 f838 	bl	8005874 <convertReg2ExtendedCANid>
 8005804:	4603      	mov	r3, r0
 8005806:	461a      	mov	r2, r3
 8005808:	7ffb      	ldrb	r3, [r7, #31]
 800580a:	4313      	orrs	r3, r2
 800580c:	77fb      	strb	r3, [r7, #31]
 800580e:	e00e      	b.n	800582e <CANSPI_Receive+0x136>
                                                        rxReg.RXBnSIDL, &tempCanMsg->frame.id);
            }
            else
            {
                /* Standard type */
                tempCanMsg->frame.idType = (uint8_t)dSTANDARD_CAN_MSG_ID_2_0B;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	2201      	movs	r2, #1
 8005814:	701a      	strb	r2, [r3, #0]
                l_EcuStatus |= convertReg2StandardCANid(rxReg.RXBnSIDH, rxReg.RXBnSIDL, &tempCanMsg->frame.id);
 8005816:	7c38      	ldrb	r0, [r7, #16]
 8005818:	7c79      	ldrb	r1, [r7, #17]
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	3304      	adds	r3, #4
 800581e:	461a      	mov	r2, r3
 8005820:	f000 f867 	bl	80058f2 <convertReg2StandardCANid>
 8005824:	4603      	mov	r3, r0
 8005826:	461a      	mov	r2, r3
 8005828:	7ffb      	ldrb	r3, [r7, #31]
 800582a:	4313      	orrs	r3, r2
 800582c:	77fb      	strb	r3, [r7, #31]
            }

            tempCanMsg->frame.dlc = rxReg.RXBnDLC;
 800582e:	7d3a      	ldrb	r2, [r7, #20]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	721a      	strb	r2, [r3, #8]
            tempCanMsg->frame.data[0] = rxReg.RXBnD0;
 8005834:	7d7a      	ldrb	r2, [r7, #21]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	725a      	strb	r2, [r3, #9]
            tempCanMsg->frame.data[1] = rxReg.RXBnD1;
 800583a:	7dba      	ldrb	r2, [r7, #22]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	729a      	strb	r2, [r3, #10]
            tempCanMsg->frame.data[2] = rxReg.RXBnD2;
 8005840:	7dfa      	ldrb	r2, [r7, #23]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	72da      	strb	r2, [r3, #11]
            tempCanMsg->frame.data[3] = rxReg.RXBnD3;
 8005846:	7e3a      	ldrb	r2, [r7, #24]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	731a      	strb	r2, [r3, #12]
            tempCanMsg->frame.data[4] = rxReg.RXBnD4;
 800584c:	7e7a      	ldrb	r2, [r7, #25]
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	735a      	strb	r2, [r3, #13]
            tempCanMsg->frame.data[5] = rxReg.RXBnD5;
 8005852:	7eba      	ldrb	r2, [r7, #26]
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	739a      	strb	r2, [r3, #14]
            tempCanMsg->frame.data[6] = rxReg.RXBnD6;
 8005858:	7efa      	ldrb	r2, [r7, #27]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	73da      	strb	r2, [r3, #15]
            tempCanMsg->frame.data[7] = rxReg.RXBnD7;
 800585e:	7f3a      	ldrb	r2, [r7, #28]
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	741a      	strb	r2, [r3, #16]
 8005864:	e001      	b.n	800586a <CANSPI_Receive+0x172>
        }
        else
        {
            l_EcuStatus = ECU_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	77fb      	strb	r3, [r7, #31]
        }
    }
    return l_EcuStatus;
 800586a:	7ffb      	ldrb	r3, [r7, #31]
}
 800586c:	4618      	mov	r0, r3
 800586e:	3724      	adds	r7, #36	@ 0x24
 8005870:	46bd      	mov	sp, r7
 8005872:	bd90      	pop	{r4, r7, pc}

08005874 <convertReg2ExtendedCANid>:
}

/* convert register value to extended CAN ID */
static ecu_status_t convertReg2ExtendedCANid(uint8_t tempRXBn_EIDH, uint8_t tempRXBn_EIDL, uint8_t tempRXBn_SIDH, 
                                             uint8_t tempRXBn_SIDL, uint32_t *p_ConvID)
{
 8005874:	b490      	push	{r4, r7}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	4604      	mov	r4, r0
 800587c:	4608      	mov	r0, r1
 800587e:	4611      	mov	r1, r2
 8005880:	461a      	mov	r2, r3
 8005882:	4623      	mov	r3, r4
 8005884:	71fb      	strb	r3, [r7, #7]
 8005886:	4603      	mov	r3, r0
 8005888:	71bb      	strb	r3, [r7, #6]
 800588a:	460b      	mov	r3, r1
 800588c:	717b      	strb	r3, [r7, #5]
 800588e:	4613      	mov	r3, r2
 8005890:	713b      	strb	r3, [r7, #4]
    uint32_t returnValue = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	617b      	str	r3, [r7, #20]
    uint32_t ConvertedID = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	613b      	str	r3, [r7, #16]
    uint8_t CAN_standardLo_ID_lo2bits;
    uint8_t CAN_standardLo_ID_hi3bits;

    CAN_standardLo_ID_lo2bits = (tempRXBn_SIDL & 0x03);
 800589a:	793b      	ldrb	r3, [r7, #4]
 800589c:	f003 0303 	and.w	r3, r3, #3
 80058a0:	73fb      	strb	r3, [r7, #15]
    CAN_standardLo_ID_hi3bits = (tempRXBn_SIDL >> 5);
 80058a2:	793b      	ldrb	r3, [r7, #4]
 80058a4:	095b      	lsrs	r3, r3, #5
 80058a6:	73bb      	strb	r3, [r7, #14]
    ConvertedID = (tempRXBn_SIDH << 3);
 80058a8:	797b      	ldrb	r3, [r7, #5]
 80058aa:	00db      	lsls	r3, r3, #3
 80058ac:	613b      	str	r3, [r7, #16]
    ConvertedID = ConvertedID + CAN_standardLo_ID_hi3bits;
 80058ae:	7bbb      	ldrb	r3, [r7, #14]
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	4413      	add	r3, r2
 80058b4:	613b      	str	r3, [r7, #16]
    ConvertedID = (ConvertedID << 2);
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	613b      	str	r3, [r7, #16]
    ConvertedID = ConvertedID + CAN_standardLo_ID_lo2bits;
 80058bc:	7bfb      	ldrb	r3, [r7, #15]
 80058be:	693a      	ldr	r2, [r7, #16]
 80058c0:	4413      	add	r3, r2
 80058c2:	613b      	str	r3, [r7, #16]
    ConvertedID = (ConvertedID << 8);
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	021b      	lsls	r3, r3, #8
 80058c8:	613b      	str	r3, [r7, #16]
    ConvertedID = ConvertedID + tempRXBn_EIDH;
 80058ca:	79fb      	ldrb	r3, [r7, #7]
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	4413      	add	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]
    ConvertedID = (ConvertedID << 8);
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	021b      	lsls	r3, r3, #8
 80058d6:	613b      	str	r3, [r7, #16]
    ConvertedID = ConvertedID + tempRXBn_EIDL;
 80058d8:	79bb      	ldrb	r3, [r7, #6]
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	4413      	add	r3, r2
 80058de:	613b      	str	r3, [r7, #16]
    returnValue = ConvertedID;
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	617b      	str	r3, [r7, #20]
    return (returnValue);
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	b2db      	uxtb	r3, r3
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3718      	adds	r7, #24
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bc90      	pop	{r4, r7}
 80058f0:	4770      	bx	lr

080058f2 <convertReg2StandardCANid>:

/* convert register value to standard CAN ID */
static ecu_status_t convertReg2StandardCANid(uint8_t tempRXBn_SIDH, uint8_t tempRXBn_SIDL, uint32_t *p_ConvID)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b085      	sub	sp, #20
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	4603      	mov	r3, r0
 80058fa:	603a      	str	r2, [r7, #0]
 80058fc:	71fb      	strb	r3, [r7, #7]
 80058fe:	460b      	mov	r3, r1
 8005900:	71bb      	strb	r3, [r7, #6]
	ecu_status_t l_EcuStatus = ECU_OK;
 8005902:	2300      	movs	r3, #0
 8005904:	73fb      	strb	r3, [r7, #15]
    uint32_t ConvertedID;

    ConvertedID = (tempRXBn_SIDH << 3);
 8005906:	79fb      	ldrb	r3, [r7, #7]
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	60bb      	str	r3, [r7, #8]
    ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 800590c:	79bb      	ldrb	r3, [r7, #6]
 800590e:	095b      	lsrs	r3, r3, #5
 8005910:	b2db      	uxtb	r3, r3
 8005912:	461a      	mov	r2, r3
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	4413      	add	r3, r2
 8005918:	60bb      	str	r3, [r7, #8]
    *p_ConvID = ConvertedID;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	601a      	str	r2, [r3, #0]

    return (l_EcuStatus);
 8005920:	7bfb      	ldrb	r3, [r7, #15]
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
	...

08005930 <MCP2515_Initialize>:
static ecu_status_t SPI_Rx(SPI_HandleTypeDef *p_UsedSPI, uint8_t *p_Buffer);
static ecu_status_t SPI_RxBuffer(SPI_HandleTypeDef *p_UsedSPI, uint8_t *buffer, uint8_t length);

/* initialize MCP2515 */
ecu_status_t MCP2515_Initialize(SPI_HandleTypeDef *p_UsedSPI)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005938:	2300      	movs	r3, #0
 800593a:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d102      	bne.n	8005948 <MCP2515_Initialize+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	73fb      	strb	r3, [r7, #15]
 8005946:	e018      	b.n	800597a <MCP2515_Initialize+0x4a>
    }
    else
    {
        MCP2515_CS_HIGH();
 8005948:	2201      	movs	r2, #1
 800594a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800594e:	480d      	ldr	r0, [pc, #52]	@ (8005984 <MCP2515_Initialize+0x54>)
 8005950:	f7fc fe44 	bl	80025dc <HAL_GPIO_WritePin>

        uint8_t loop = 10;
 8005954:	230a      	movs	r3, #10
 8005956:	73bb      	strb	r3, [r7, #14]

        do
        {
            /* check SPI Ready */
            if (HAL_SPI_GetState(p_UsedSPI) == HAL_SPI_STATE_READY)
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f7fe f835 	bl	80039c8 <HAL_SPI_GetState>
 800595e:	4603      	mov	r3, r0
 8005960:	2b01      	cmp	r3, #1
 8005962:	d102      	bne.n	800596a <MCP2515_Initialize+0x3a>
            {
                l_EcuStatus = ECU_OK;
 8005964:	2300      	movs	r3, #0
 8005966:	73fb      	strb	r3, [r7, #15]
                break;
 8005968:	e007      	b.n	800597a <MCP2515_Initialize+0x4a>
            }
            else
            {
                loop--;
 800596a:	7bbb      	ldrb	r3, [r7, #14]
 800596c:	3b01      	subs	r3, #1
 800596e:	73bb      	strb	r3, [r7, #14]
                l_EcuStatus = ECU_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	73fb      	strb	r3, [r7, #15]
            }
        } while (loop > 0);
 8005974:	7bbb      	ldrb	r3, [r7, #14]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1ee      	bne.n	8005958 <MCP2515_Initialize+0x28>
    }
    return l_EcuStatus;
 800597a:	7bfb      	ldrb	r3, [r7, #15]
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	40020400 	.word	0x40020400

08005988 <MCP2515_SetConfigMode>:

/* change mode as configuration mode */
ecu_status_t MCP2515_SetConfigMode(SPI_HandleTypeDef *p_UsedSPI)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005990:	2300      	movs	r3, #0
 8005992:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d102      	bne.n	80059a0 <MCP2515_SetConfigMode+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	73fb      	strb	r3, [r7, #15]
 800599e:	e029      	b.n	80059f4 <MCP2515_SetConfigMode+0x6c>
    }
    else
    {
        /* configure CANCTRL Register */
        l_EcuStatus |= MCP2515_WriteByte(p_UsedSPI, MCP2515_CANCTRL, 0x80);
 80059a0:	2280      	movs	r2, #128	@ 0x80
 80059a2:	210f      	movs	r1, #15
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 f90b 	bl	8005bc0 <MCP2515_WriteByte>
 80059aa:	4603      	mov	r3, r0
 80059ac:	461a      	mov	r2, r3
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	73fb      	strb	r3, [r7, #15]

        uint8_t loop = 10;
 80059b4:	230a      	movs	r3, #10
 80059b6:	73bb      	strb	r3, [r7, #14]

        do
        {
            /* confirm mode configuration */
            uint8_t temp = 0;
 80059b8:	2300      	movs	r3, #0
 80059ba:	737b      	strb	r3, [r7, #13]
            l_EcuStatus |= MCP2515_ReadByte(p_UsedSPI, MCP2515_CANSTAT, &temp);
 80059bc:	f107 030d 	add.w	r3, r7, #13
 80059c0:	461a      	mov	r2, r3
 80059c2:	210e      	movs	r1, #14
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 f87d 	bl	8005ac4 <MCP2515_ReadByte>
 80059ca:	4603      	mov	r3, r0
 80059cc:	461a      	mov	r2, r3
 80059ce:	7bfb      	ldrb	r3, [r7, #15]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	73fb      	strb	r3, [r7, #15]
            if ((temp & 0xE0) == 0x80)
 80059d4:	7b7b      	ldrb	r3, [r7, #13]
 80059d6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80059da:	2b80      	cmp	r3, #128	@ 0x80
 80059dc:	d102      	bne.n	80059e4 <MCP2515_SetConfigMode+0x5c>
            {
                l_EcuStatus = ECU_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	73fb      	strb	r3, [r7, #15]
 80059e2:	e001      	b.n	80059e8 <MCP2515_SetConfigMode+0x60>
            }
            else
            {
                l_EcuStatus = ECU_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	73fb      	strb	r3, [r7, #15]
            }

            loop--;
 80059e8:	7bbb      	ldrb	r3, [r7, #14]
 80059ea:	3b01      	subs	r3, #1
 80059ec:	73bb      	strb	r3, [r7, #14]
        } while (loop > 0);
 80059ee:	7bbb      	ldrb	r3, [r7, #14]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1e1      	bne.n	80059b8 <MCP2515_SetConfigMode+0x30>
    }
    return l_EcuStatus;    
 80059f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3710      	adds	r7, #16
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}

080059fe <MCP2515_SetNormalMode>:

/* change mode as normal mode */
ecu_status_t MCP2515_SetNormalMode(SPI_HandleTypeDef *p_UsedSPI)
{
 80059fe:	b580      	push	{r7, lr}
 8005a00:	b084      	sub	sp, #16
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d102      	bne.n	8005a16 <MCP2515_SetNormalMode+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	73fb      	strb	r3, [r7, #15]
 8005a14:	e029      	b.n	8005a6a <MCP2515_SetNormalMode+0x6c>
    }
    else
    {
        /* configure CANCTRL Register */
        l_EcuStatus |= MCP2515_WriteByte(p_UsedSPI, MCP2515_CANCTRL, 0x00);
 8005a16:	2200      	movs	r2, #0
 8005a18:	210f      	movs	r1, #15
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f8d0 	bl	8005bc0 <MCP2515_WriteByte>
 8005a20:	4603      	mov	r3, r0
 8005a22:	461a      	mov	r2, r3
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	73fb      	strb	r3, [r7, #15]

        uint8_t loop = 10;
 8005a2a:	230a      	movs	r3, #10
 8005a2c:	73bb      	strb	r3, [r7, #14]

        do
        {
            /* confirm mode configuration */
            uint8_t temp = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	737b      	strb	r3, [r7, #13]
            l_EcuStatus |= MCP2515_ReadByte(p_UsedSPI, MCP2515_CANSTAT, &temp);
 8005a32:	f107 030d 	add.w	r3, r7, #13
 8005a36:	461a      	mov	r2, r3
 8005a38:	210e      	movs	r1, #14
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f842 	bl	8005ac4 <MCP2515_ReadByte>
 8005a40:	4603      	mov	r3, r0
 8005a42:	461a      	mov	r2, r3
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	73fb      	strb	r3, [r7, #15]
            if ((temp & 0xE0) == 0x00)
 8005a4a:	7b7b      	ldrb	r3, [r7, #13]
 8005a4c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d102      	bne.n	8005a5a <MCP2515_SetNormalMode+0x5c>
            {
                l_EcuStatus = ECU_OK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	73fb      	strb	r3, [r7, #15]
 8005a58:	e001      	b.n	8005a5e <MCP2515_SetNormalMode+0x60>
            }
            else
            {
                l_EcuStatus = ECU_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	73fb      	strb	r3, [r7, #15]
            }

            loop--;
 8005a5e:	7bbb      	ldrb	r3, [r7, #14]
 8005a60:	3b01      	subs	r3, #1
 8005a62:	73bb      	strb	r3, [r7, #14]
        } while (loop > 0);
 8005a64:	7bbb      	ldrb	r3, [r7, #14]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1e1      	bne.n	8005a2e <MCP2515_SetNormalMode+0x30>
    }
    return l_EcuStatus;    
 8005a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <MCP2515_Reset>:
    return l_EcuStatus;    
}

/* MCP2515 SPI-Reset */
ecu_status_t MCP2515_Reset(SPI_HandleTypeDef *p_UsedSPI)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d102      	bne.n	8005a8c <MCP2515_Reset+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	73fb      	strb	r3, [r7, #15]
 8005a8a:	e014      	b.n	8005ab6 <MCP2515_Reset+0x42>
    }
    else
    {
        MCP2515_CS_LOW();
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005a92:	480b      	ldr	r0, [pc, #44]	@ (8005ac0 <MCP2515_Reset+0x4c>)
 8005a94:	f7fc fda2 	bl	80025dc <HAL_GPIO_WritePin>

        l_EcuStatus |= SPI_Tx(p_UsedSPI, MCP2515_RESET);
 8005a98:	21c0      	movs	r1, #192	@ 0xc0
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f9a0 	bl	8005de0 <SPI_Tx>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	7bfb      	ldrb	r3, [r7, #15]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	73fb      	strb	r3, [r7, #15]

        MCP2515_CS_HIGH();
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005ab0:	4803      	ldr	r0, [pc, #12]	@ (8005ac0 <MCP2515_Reset+0x4c>)
 8005ab2:	f7fc fd93 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 8005ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	40020400 	.word	0x40020400

08005ac4 <MCP2515_ReadByte>:

/* read single byte */
ecu_status_t MCP2515_ReadByte (SPI_HandleTypeDef *p_UsedSPI,uint8_t address, uint8_t *buffer)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b086      	sub	sp, #24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	460b      	mov	r3, r1
 8005ace:	607a      	str	r2, [r7, #4]
 8005ad0:	72fb      	strb	r3, [r7, #11]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	75fb      	strb	r3, [r7, #23]
    if (NULL == p_UsedSPI)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d102      	bne.n	8005ae2 <MCP2515_ReadByte+0x1e>
    {
        l_EcuStatus = ECU_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	75fb      	strb	r3, [r7, #23]
 8005ae0:	e02c      	b.n	8005b3c <MCP2515_ReadByte+0x78>
    }
    else
    {
        uint8_t retVal;

        MCP2515_CS_LOW();
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005ae8:	4817      	ldr	r0, [pc, #92]	@ (8005b48 <MCP2515_ReadByte+0x84>)
 8005aea:	f7fc fd77 	bl	80025dc <HAL_GPIO_WritePin>

        l_EcuStatus |= SPI_Tx(p_UsedSPI, MCP2515_READ);
 8005aee:	2103      	movs	r1, #3
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 f975 	bl	8005de0 <SPI_Tx>
 8005af6:	4603      	mov	r3, r0
 8005af8:	461a      	mov	r2, r3
 8005afa:	7dfb      	ldrb	r3, [r7, #23]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	75fb      	strb	r3, [r7, #23]
        l_EcuStatus |= SPI_Tx(p_UsedSPI, address);
 8005b00:	7afb      	ldrb	r3, [r7, #11]
 8005b02:	4619      	mov	r1, r3
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 f96b 	bl	8005de0 <SPI_Tx>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	7dfb      	ldrb	r3, [r7, #23]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	75fb      	strb	r3, [r7, #23]
        l_EcuStatus |= SPI_Rx(p_UsedSPI, &retVal);
 8005b14:	f107 0316 	add.w	r3, r7, #22
 8005b18:	4619      	mov	r1, r3
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f000 f9a0 	bl	8005e60 <SPI_Rx>
 8005b20:	4603      	mov	r3, r0
 8005b22:	461a      	mov	r2, r3
 8005b24:	7dfb      	ldrb	r3, [r7, #23]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	75fb      	strb	r3, [r7, #23]

        MCP2515_CS_HIGH();
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005b30:	4805      	ldr	r0, [pc, #20]	@ (8005b48 <MCP2515_ReadByte+0x84>)
 8005b32:	f7fc fd53 	bl	80025dc <HAL_GPIO_WritePin>

        *buffer = retVal;
 8005b36:	7dba      	ldrb	r2, [r7, #22]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	701a      	strb	r2, [r3, #0]
    }
    return l_EcuStatus;
 8005b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3718      	adds	r7, #24
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	40020400 	.word	0x40020400

08005b4c <MCP2515_ReadRxSequence>:

/* read buffer */
ecu_status_t MCP2515_ReadRxSequence(SPI_HandleTypeDef *p_UsedSPI, uint8_t instruction, uint8_t *data, uint8_t length)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	607a      	str	r2, [r7, #4]
 8005b56:	461a      	mov	r2, r3
 8005b58:	460b      	mov	r3, r1
 8005b5a:	72fb      	strb	r3, [r7, #11]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	72bb      	strb	r3, [r7, #10]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005b60:	2300      	movs	r3, #0
 8005b62:	75fb      	strb	r3, [r7, #23]
    if (NULL == p_UsedSPI)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d102      	bne.n	8005b70 <MCP2515_ReadRxSequence+0x24>
    {
        l_EcuStatus = ECU_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	75fb      	strb	r3, [r7, #23]
 8005b6e:	e020      	b.n	8005bb2 <MCP2515_ReadRxSequence+0x66>
    }
    else
    {
        MCP2515_CS_LOW();
 8005b70:	2200      	movs	r2, #0
 8005b72:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005b76:	4811      	ldr	r0, [pc, #68]	@ (8005bbc <MCP2515_ReadRxSequence+0x70>)
 8005b78:	f7fc fd30 	bl	80025dc <HAL_GPIO_WritePin>

        l_EcuStatus |= SPI_Tx(p_UsedSPI, instruction);
 8005b7c:	7afb      	ldrb	r3, [r7, #11]
 8005b7e:	4619      	mov	r1, r3
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f000 f92d 	bl	8005de0 <SPI_Tx>
 8005b86:	4603      	mov	r3, r0
 8005b88:	461a      	mov	r2, r3
 8005b8a:	7dfb      	ldrb	r3, [r7, #23]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	75fb      	strb	r3, [r7, #23]
        l_EcuStatus |= SPI_RxBuffer(p_UsedSPI, data, length);
 8005b90:	7abb      	ldrb	r3, [r7, #10]
 8005b92:	461a      	mov	r2, r3
 8005b94:	6879      	ldr	r1, [r7, #4]
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f000 f987 	bl	8005eaa <SPI_RxBuffer>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	7dfb      	ldrb	r3, [r7, #23]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	75fb      	strb	r3, [r7, #23]

        MCP2515_CS_HIGH();
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005bac:	4803      	ldr	r0, [pc, #12]	@ (8005bbc <MCP2515_ReadRxSequence+0x70>)
 8005bae:	f7fc fd15 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 8005bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3718      	adds	r7, #24
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	40020400 	.word	0x40020400

08005bc0 <MCP2515_WriteByte>:

/* write single byte */
ecu_status_t MCP2515_WriteByte(SPI_HandleTypeDef *p_UsedSPI, uint8_t address, uint8_t data)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	460b      	mov	r3, r1
 8005bca:	70fb      	strb	r3, [r7, #3]
 8005bcc:	4613      	mov	r3, r2
 8005bce:	70bb      	strb	r3, [r7, #2]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d102      	bne.n	8005be0 <MCP2515_WriteByte+0x20>
    {
        l_EcuStatus = ECU_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	73fb      	strb	r3, [r7, #15]
 8005bde:	e028      	b.n	8005c32 <MCP2515_WriteByte+0x72>
    }
    else
    {
        MCP2515_CS_LOW();
 8005be0:	2200      	movs	r2, #0
 8005be2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005be6:	4815      	ldr	r0, [pc, #84]	@ (8005c3c <MCP2515_WriteByte+0x7c>)
 8005be8:	f7fc fcf8 	bl	80025dc <HAL_GPIO_WritePin>

        l_EcuStatus |= SPI_Tx(p_UsedSPI, MCP2515_WRITE);
 8005bec:	2102      	movs	r1, #2
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f8f6 	bl	8005de0 <SPI_Tx>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	7bfb      	ldrb	r3, [r7, #15]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	73fb      	strb	r3, [r7, #15]
        l_EcuStatus |= SPI_Tx(p_UsedSPI, address);
 8005bfe:	78fb      	ldrb	r3, [r7, #3]
 8005c00:	4619      	mov	r1, r3
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 f8ec 	bl	8005de0 <SPI_Tx>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	73fb      	strb	r3, [r7, #15]
        l_EcuStatus |= SPI_Tx(p_UsedSPI, data);
 8005c12:	78bb      	ldrb	r3, [r7, #2]
 8005c14:	4619      	mov	r1, r3
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f8e2 	bl	8005de0 <SPI_Tx>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	461a      	mov	r2, r3
 8005c20:	7bfb      	ldrb	r3, [r7, #15]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	73fb      	strb	r3, [r7, #15]

        MCP2515_CS_HIGH();
 8005c26:	2201      	movs	r2, #1
 8005c28:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005c2c:	4803      	ldr	r0, [pc, #12]	@ (8005c3c <MCP2515_WriteByte+0x7c>)
 8005c2e:	f7fc fcd5 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 8005c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3710      	adds	r7, #16
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	40020400 	.word	0x40020400

08005c40 <MCP2515_WriteByteSequence>:
/* write buffer */
ecu_status_t MCP2515_WriteByteSequence(SPI_HandleTypeDef *p_UsedSPI, 
                                       uint8_t startAddress, 
                                       uint8_t endAddress, 
                                       uint8_t *data)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b086      	sub	sp, #24
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	607b      	str	r3, [r7, #4]
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	72fb      	strb	r3, [r7, #11]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	72bb      	strb	r3, [r7, #10]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005c52:	2300      	movs	r3, #0
 8005c54:	75fb      	strb	r3, [r7, #23]
    if (NULL == p_UsedSPI)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d102      	bne.n	8005c62 <MCP2515_WriteByteSequence+0x22>
    {
        l_EcuStatus = ECU_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	75fb      	strb	r3, [r7, #23]
 8005c60:	e02e      	b.n	8005cc0 <MCP2515_WriteByteSequence+0x80>
    }
    else
    {
        MCP2515_CS_LOW();
 8005c62:	2200      	movs	r2, #0
 8005c64:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005c68:	4818      	ldr	r0, [pc, #96]	@ (8005ccc <MCP2515_WriteByteSequence+0x8c>)
 8005c6a:	f7fc fcb7 	bl	80025dc <HAL_GPIO_WritePin>

        l_EcuStatus |= SPI_Tx(p_UsedSPI, MCP2515_WRITE);
 8005c6e:	2102      	movs	r1, #2
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	f000 f8b5 	bl	8005de0 <SPI_Tx>
 8005c76:	4603      	mov	r3, r0
 8005c78:	461a      	mov	r2, r3
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	75fb      	strb	r3, [r7, #23]
        l_EcuStatus |= SPI_Tx(p_UsedSPI, startAddress);
 8005c80:	7afb      	ldrb	r3, [r7, #11]
 8005c82:	4619      	mov	r1, r3
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f8ab 	bl	8005de0 <SPI_Tx>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	7dfb      	ldrb	r3, [r7, #23]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	75fb      	strb	r3, [r7, #23]
        l_EcuStatus |= SPI_TxBuffer(p_UsedSPI, data, (endAddress - startAddress + 1));
 8005c94:	7aba      	ldrb	r2, [r7, #10]
 8005c96:	7afb      	ldrb	r3, [r7, #11]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	6879      	ldr	r1, [r7, #4]
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 f8ba 	bl	8005e1e <SPI_TxBuffer>
 8005caa:	4603      	mov	r3, r0
 8005cac:	461a      	mov	r2, r3
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	75fb      	strb	r3, [r7, #23]

        MCP2515_CS_HIGH();
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005cba:	4804      	ldr	r0, [pc, #16]	@ (8005ccc <MCP2515_WriteByteSequence+0x8c>)
 8005cbc:	f7fc fc8e 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 8005cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3718      	adds	r7, #24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	40020400 	.word	0x40020400

08005cd0 <MCP2515_GetRxStatus>:
    return l_EcuStatus;
}

/* read RX STATUS register */
ecu_status_t MCP2515_GetRxStatus(SPI_HandleTypeDef *p_UsedSPI, uint8_t *p_Buffer)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d102      	bne.n	8005cea <MCP2515_GetRxStatus+0x1a>
    {
        l_EcuStatus = ECU_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	73fb      	strb	r3, [r7, #15]
 8005ce8:	e022      	b.n	8005d30 <MCP2515_GetRxStatus+0x60>
    }
    else
    {
        uint8_t retVal;

        MCP2515_CS_LOW();
 8005cea:	2200      	movs	r2, #0
 8005cec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005cf0:	4812      	ldr	r0, [pc, #72]	@ (8005d3c <MCP2515_GetRxStatus+0x6c>)
 8005cf2:	f7fc fc73 	bl	80025dc <HAL_GPIO_WritePin>

        l_EcuStatus |= SPI_Tx(p_UsedSPI, MCP2515_RX_STATUS);
 8005cf6:	21b0      	movs	r1, #176	@ 0xb0
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f871 	bl	8005de0 <SPI_Tx>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	461a      	mov	r2, r3
 8005d02:	7bfb      	ldrb	r3, [r7, #15]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	73fb      	strb	r3, [r7, #15]
        l_EcuStatus |= SPI_Rx(p_UsedSPI, &retVal);
 8005d08:	f107 030e 	add.w	r3, r7, #14
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f8a6 	bl	8005e60 <SPI_Rx>
 8005d14:	4603      	mov	r3, r0
 8005d16:	461a      	mov	r2, r3
 8005d18:	7bfb      	ldrb	r3, [r7, #15]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	73fb      	strb	r3, [r7, #15]

        MCP2515_CS_HIGH();
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005d24:	4805      	ldr	r0, [pc, #20]	@ (8005d3c <MCP2515_GetRxStatus+0x6c>)
 8005d26:	f7fc fc59 	bl	80025dc <HAL_GPIO_WritePin>

        *p_Buffer = retVal;
 8005d2a:	7bba      	ldrb	r2, [r7, #14]
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	701a      	strb	r2, [r3, #0]
    }
    return l_EcuStatus;
 8005d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40020400 	.word	0x40020400

08005d40 <MCP2515_BitModify>:

/* Use when changing register value */
ecu_status_t MCP2515_BitModify(SPI_HandleTypeDef *p_UsedSPI, uint8_t address, uint8_t mask, uint8_t data)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	4608      	mov	r0, r1
 8005d4a:	4611      	mov	r1, r2
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	4603      	mov	r3, r0
 8005d50:	70fb      	strb	r3, [r7, #3]
 8005d52:	460b      	mov	r3, r1
 8005d54:	70bb      	strb	r3, [r7, #2]
 8005d56:	4613      	mov	r3, r2
 8005d58:	707b      	strb	r3, [r7, #1]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d102      	bne.n	8005d6a <MCP2515_BitModify+0x2a>
    {
        l_EcuStatus = ECU_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	73fb      	strb	r3, [r7, #15]
 8005d68:	e032      	b.n	8005dd0 <MCP2515_BitModify+0x90>
    }
    else
    {
        MCP2515_CS_LOW();
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005d70:	481a      	ldr	r0, [pc, #104]	@ (8005ddc <MCP2515_BitModify+0x9c>)
 8005d72:	f7fc fc33 	bl	80025dc <HAL_GPIO_WritePin>

        l_EcuStatus |= SPI_Tx(p_UsedSPI, MCP2515_BIT_MOD);
 8005d76:	2105      	movs	r1, #5
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f831 	bl	8005de0 <SPI_Tx>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	461a      	mov	r2, r3
 8005d82:	7bfb      	ldrb	r3, [r7, #15]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	73fb      	strb	r3, [r7, #15]
        l_EcuStatus |= SPI_Tx(p_UsedSPI, address);
 8005d88:	78fb      	ldrb	r3, [r7, #3]
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f827 	bl	8005de0 <SPI_Tx>
 8005d92:	4603      	mov	r3, r0
 8005d94:	461a      	mov	r2, r3
 8005d96:	7bfb      	ldrb	r3, [r7, #15]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	73fb      	strb	r3, [r7, #15]
        l_EcuStatus |= SPI_Tx(p_UsedSPI, mask);
 8005d9c:	78bb      	ldrb	r3, [r7, #2]
 8005d9e:	4619      	mov	r1, r3
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f81d 	bl	8005de0 <SPI_Tx>
 8005da6:	4603      	mov	r3, r0
 8005da8:	461a      	mov	r2, r3
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	73fb      	strb	r3, [r7, #15]
        l_EcuStatus |= SPI_Tx(p_UsedSPI, data);
 8005db0:	787b      	ldrb	r3, [r7, #1]
 8005db2:	4619      	mov	r1, r3
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 f813 	bl	8005de0 <SPI_Tx>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	7bfb      	ldrb	r3, [r7, #15]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	73fb      	strb	r3, [r7, #15]

        MCP2515_CS_HIGH();
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005dca:	4804      	ldr	r0, [pc, #16]	@ (8005ddc <MCP2515_BitModify+0x9c>)
 8005dcc:	f7fc fc06 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 8005dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3710      	adds	r7, #16
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	40020400 	.word	0x40020400

08005de0 <SPI_Tx>:

/* SPI Tx wrapper function  */
static ecu_status_t SPI_Tx(SPI_HandleTypeDef *p_UsedSPI, uint8_t data)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	460b      	mov	r3, r1
 8005dea:	70fb      	strb	r3, [r7, #3]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005dec:	2300      	movs	r3, #0
 8005dee:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d102      	bne.n	8005dfc <SPI_Tx+0x1c>
    {
        l_EcuStatus = ECU_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	73fb      	strb	r3, [r7, #15]
 8005dfa:	e00b      	b.n	8005e14 <SPI_Tx+0x34>
    }
    else
    {
        if (HAL_SPI_Transmit(p_UsedSPI, &data, 1, SPI_TIMEOUT) != HAL_OK)
 8005dfc:	1cf9      	adds	r1, r7, #3
 8005dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8005e02:	2201      	movs	r2, #1
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f7fd f989 	bl	800311c <HAL_SPI_Transmit>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <SPI_Tx+0x34>
        {
            l_EcuStatus = ECU_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	73fb      	strb	r3, [r7, #15]
        }
    }
    return l_EcuStatus;
 8005e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3710      	adds	r7, #16
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}

08005e1e <SPI_TxBuffer>:

/* SPI Tx wrapper function */
static ecu_status_t SPI_TxBuffer(SPI_HandleTypeDef *p_UsedSPI, uint8_t *buffer, uint8_t length)
{
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	b086      	sub	sp, #24
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	60f8      	str	r0, [r7, #12]
 8005e26:	60b9      	str	r1, [r7, #8]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	71fb      	strb	r3, [r7, #7]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	75fb      	strb	r3, [r7, #23]
    if (NULL == p_UsedSPI)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d102      	bne.n	8005e3c <SPI_TxBuffer+0x1e>
    {
        l_EcuStatus = ECU_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	75fb      	strb	r3, [r7, #23]
 8005e3a:	e00c      	b.n	8005e56 <SPI_TxBuffer+0x38>
    }
    else
    {
        if (HAL_SPI_Transmit(p_UsedSPI, buffer, length, SPI_TIMEOUT) != HAL_OK)
 8005e3c:	79fb      	ldrb	r3, [r7, #7]
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	f04f 33ff 	mov.w	r3, #4294967295
 8005e44:	68b9      	ldr	r1, [r7, #8]
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f7fd f968 	bl	800311c <HAL_SPI_Transmit>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <SPI_TxBuffer+0x38>
        {
            l_EcuStatus = ECU_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	75fb      	strb	r3, [r7, #23]
        }
    }
    return l_EcuStatus;
 8005e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3718      	adds	r7, #24
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <SPI_Rx>:

/* SPI Rx wrapper function */
static ecu_status_t SPI_Rx(SPI_HandleTypeDef *p_UsedSPI, uint8_t *p_Buffer)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_UsedSPI)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d102      	bne.n	8005e7a <SPI_Rx+0x1a>
    {
        l_EcuStatus = ECU_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	73fb      	strb	r3, [r7, #15]
 8005e78:	e012      	b.n	8005ea0 <SPI_Rx+0x40>
    }
    else
    {
        uint8_t retVal = 0;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	73bb      	strb	r3, [r7, #14]
        if (HAL_SPI_Receive(p_UsedSPI, &retVal, 1, SPI_TIMEOUT) != HAL_OK)
 8005e7e:	f107 010e 	add.w	r1, r7, #14
 8005e82:	f04f 33ff 	mov.w	r3, #4294967295
 8005e86:	2201      	movs	r2, #1
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f7fd fa8b 	bl	80033a4 <HAL_SPI_Receive>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d002      	beq.n	8005e9a <SPI_Rx+0x3a>
        {
            l_EcuStatus = ECU_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	73fb      	strb	r3, [r7, #15]
 8005e98:	e002      	b.n	8005ea0 <SPI_Rx+0x40>
        }
        else
        {
            *p_Buffer = retVal;
 8005e9a:	7bba      	ldrb	r2, [r7, #14]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	701a      	strb	r2, [r3, #0]
        }
    }
    return l_EcuStatus;
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <SPI_RxBuffer>:

/* SPI Rx wrapper function */
static ecu_status_t SPI_RxBuffer(SPI_HandleTypeDef *p_UsedSPI, uint8_t *buffer, uint8_t length)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b086      	sub	sp, #24
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	60f8      	str	r0, [r7, #12]
 8005eb2:	60b9      	str	r1, [r7, #8]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	71fb      	strb	r3, [r7, #7]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	75fb      	strb	r3, [r7, #23]
    if (NULL == p_UsedSPI)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d102      	bne.n	8005ec8 <SPI_RxBuffer+0x1e>
    {
        l_EcuStatus = ECU_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	75fb      	strb	r3, [r7, #23]
 8005ec6:	e00c      	b.n	8005ee2 <SPI_RxBuffer+0x38>
    }
    else
    {
        if (HAL_SPI_Receive(p_UsedSPI, buffer, length, SPI_TIMEOUT) != HAL_OK)
 8005ec8:	79fb      	ldrb	r3, [r7, #7]
 8005eca:	b29a      	uxth	r2, r3
 8005ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8005ed0:	68b9      	ldr	r1, [r7, #8]
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f7fd fa66 	bl	80033a4 <HAL_SPI_Receive>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d001      	beq.n	8005ee2 <SPI_RxBuffer+0x38>
        {
            l_EcuStatus = ECU_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	75fb      	strb	r3, [r7, #23]
        }
    }
    return l_EcuStatus;
 8005ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3718      	adds	r7, #24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <encoder_init>:
 * @brief initialize the parameters of the encoder
 * @param p_Encoder pointer to the encoder wanted to be initialized
 * @return ecu_status_t status of operation
 */
ecu_status_t encoder_init(encoder_t *p_Encoder)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	73fb      	strb	r3, [r7, #15]
    if (p_Encoder == NULL)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d102      	bne.n	8005f04 <encoder_init+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	73fb      	strb	r3, [r7, #15]
 8005f02:	e01b      	b.n	8005f3c <encoder_init+0x50>
    }
    else
    {
        p_Encoder->Speed = 0.0f;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f04f 0200 	mov.w	r2, #0
 8005f0a:	605a      	str	r2, [r3, #4]
        p_Encoder->Position = 0.0f;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f04f 0200 	mov.w	r2, #0
 8005f12:	609a      	str	r2, [r3, #8]
        p_Encoder->LastCount = 0.0f;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	611a      	str	r2, [r3, #16]
        __HAL_TIM_SET_COUNTER(p_Encoder->SelectedTimer, 22000);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8005f24:	625a      	str	r2, [r3, #36]	@ 0x24
        if (HAL_TIM_Encoder_Start(p_Encoder->SelectedTimer, TIM_CHANNEL_ALL) != HAL_OK)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	213c      	movs	r1, #60	@ 0x3c
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7fe f8fd 	bl	800412c <HAL_TIM_Encoder_Start>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <encoder_init+0x50>
        {
            l_EcuStatus = ECU_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	73fb      	strb	r3, [r7, #15]
        }
    }
    return l_EcuStatus;
 8005f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
	...

08005f48 <encoder_periodic_update>:
 * @param p_Encoder pointer to the encoder to be updated
 * @param p_PeriodTime the period time which this function would be called every (ms)
 * @return ecu_status_t status of operation
 */
ecu_status_t encoder_periodic_update(encoder_t *p_Encoder, float_t p_PeriodTime)
{
 8005f48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f4c:	b086      	sub	sp, #24
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	ed87 0a00 	vstr	s0, [r7]
    ecu_status_t l_EcuStatus = ECU_OK;
 8005f56:	2300      	movs	r3, #0
 8005f58:	75fb      	strb	r3, [r7, #23]
    if (p_Encoder == NULL)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d102      	bne.n	8005f66 <encoder_periodic_update+0x1e>
    {
        l_EcuStatus = ECU_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	75fb      	strb	r3, [r7, #23]
 8005f64:	e093      	b.n	800608e <encoder_periodic_update+0x146>
    }
    else
    {
        uint32_t l_CurrentCount = __HAL_TIM_GET_COUNTER(p_Encoder->SelectedTimer);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6e:	613b      	str	r3, [r7, #16]
        __HAL_TIM_SET_COUNTER(p_Encoder->SelectedTimer, 22000);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8005f7a:	625a      	str	r2, [r3, #36]	@ 0x24
        float_t l_MovedCycles = 0;
 8005f7c:	f04f 0300 	mov.w	r3, #0
 8005f80:	60fb      	str	r3, [r7, #12]
        float_t l_Revolutions = 0;
 8005f82:	f04f 0300 	mov.w	r3, #0
 8005f86:	60bb      	str	r3, [r7, #8]

        l_MovedCycles = (float_t)((float_t)l_CurrentCount - 22000.0);
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	ee07 3a90 	vmov	s15, r3
 8005f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f92:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80060a8 <encoder_periodic_update+0x160>
 8005f96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f9a:	edc7 7a03 	vstr	s15, [r7, #12]

        l_Revolutions = (float_t)((float_t)l_MovedCycles / ((float_t)ENCODER_PULSES_NUMBER * (float_t)40.0));
 8005f9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005fa2:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80060ac <encoder_periodic_update+0x164>
 8005fa6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005faa:	edc7 7a02 	vstr	s15, [r7, #8]

        p_Encoder->Speed = (((l_Revolutions) * 60)  / (p_PeriodTime / 1000.0));
 8005fae:	edd7 7a02 	vldr	s15, [r7, #8]
 8005fb2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80060b0 <encoder_periodic_update+0x168>
 8005fb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fba:	ee17 0a90 	vmov	r0, s15
 8005fbe:	f7fa fa73 	bl	80004a8 <__aeabi_f2d>
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	460d      	mov	r5, r1
 8005fc6:	6838      	ldr	r0, [r7, #0]
 8005fc8:	f7fa fa6e 	bl	80004a8 <__aeabi_f2d>
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	4b38      	ldr	r3, [pc, #224]	@ (80060b4 <encoder_periodic_update+0x16c>)
 8005fd2:	f7fa fbeb 	bl	80007ac <__aeabi_ddiv>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	4620      	mov	r0, r4
 8005fdc:	4629      	mov	r1, r5
 8005fde:	f7fa fbe5 	bl	80007ac <__aeabi_ddiv>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	4619      	mov	r1, r3
 8005fea:	f7fa fd77 	bl	8000adc <__aeabi_d2f>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	605a      	str	r2, [r3, #4]

        if (p_Encoder->Speed < 0)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	edd3 7a01 	vldr	s15, [r3, #4]
 8005ffa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006002:	d512      	bpl.n	800602a <encoder_periodic_update+0xe2>
            p_Encoder->Speed *= -1.0;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	4618      	mov	r0, r3
 800600a:	f7fa fa4d 	bl	80004a8 <__aeabi_f2d>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4610      	mov	r0, r2
 8006014:	4619      	mov	r1, r3
 8006016:	f7fa fd61 	bl	8000adc <__aeabi_d2f>
 800601a:	4603      	mov	r3, r0
 800601c:	ee07 3a90 	vmov	s15, r3
 8006020:	eef1 7a67 	vneg.f32	s15, s15
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	edc3 7a01 	vstr	s15, [r3, #4]

        p_Encoder->Position += l_Revolutions * 2 *  M_PI * p_Encoder->WheelRadius;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	4618      	mov	r0, r3
 8006030:	f7fa fa3a 	bl	80004a8 <__aeabi_f2d>
 8006034:	4604      	mov	r4, r0
 8006036:	460d      	mov	r5, r1
 8006038:	edd7 7a02 	vldr	s15, [r7, #8]
 800603c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006040:	ee17 0a90 	vmov	r0, s15
 8006044:	f7fa fa30 	bl	80004a8 <__aeabi_f2d>
 8006048:	a315      	add	r3, pc, #84	@ (adr r3, 80060a0 <encoder_periodic_update+0x158>)
 800604a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604e:	f7fa fa83 	bl	8000558 <__aeabi_dmul>
 8006052:	4602      	mov	r2, r0
 8006054:	460b      	mov	r3, r1
 8006056:	4690      	mov	r8, r2
 8006058:	4699      	mov	r9, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	4618      	mov	r0, r3
 8006060:	f7fa fa22 	bl	80004a8 <__aeabi_f2d>
 8006064:	4602      	mov	r2, r0
 8006066:	460b      	mov	r3, r1
 8006068:	4640      	mov	r0, r8
 800606a:	4649      	mov	r1, r9
 800606c:	f7fa fa74 	bl	8000558 <__aeabi_dmul>
 8006070:	4602      	mov	r2, r0
 8006072:	460b      	mov	r3, r1
 8006074:	4620      	mov	r0, r4
 8006076:	4629      	mov	r1, r5
 8006078:	f7fa f8b8 	bl	80001ec <__adddf3>
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	4610      	mov	r0, r2
 8006082:	4619      	mov	r1, r3
 8006084:	f7fa fd2a 	bl	8000adc <__aeabi_d2f>
 8006088:	4602      	mov	r2, r0
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	609a      	str	r2, [r3, #8]

    }
    return l_EcuStatus;
 800608e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006090:	4618      	mov	r0, r3
 8006092:	3718      	adds	r7, #24
 8006094:	46bd      	mov	sp, r7
 8006096:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800609a:	bf00      	nop
 800609c:	f3af 8000 	nop.w
 80060a0:	54442d18 	.word	0x54442d18
 80060a4:	400921fb 	.word	0x400921fb
 80060a8:	46abe000 	.word	0x46abe000
 80060ac:	43dc0000 	.word	0x43dc0000
 80060b0:	42700000 	.word	0x42700000
 80060b4:	408f4000 	.word	0x408f4000

080060b8 <monitoring_send_data>:
 * 
 * @param p_MonitorOBJ object to the data and size of the data
 * @return ecu_status_t 
 */
ecu_status_t monitoring_send_data(monitoring_t *p_MonitorOBJ)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 80060c0:	2300      	movs	r3, #0
 80060c2:	73fb      	strb	r3, [r7, #15]
    if ((NULL == p_MonitorOBJ)              ||
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d007      	beq.n	80060da <monitoring_send_data+0x22>
        (NULL == p_MonitorOBJ->UsedUART)    || 
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
    if ((NULL == p_MonitorOBJ)              ||
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <monitoring_send_data+0x22>
        (NULL == p_MonitorOBJ->MonitorUpdateData_CALLBACK))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
        (NULL == p_MonitorOBJ->UsedUART)    || 
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d102      	bne.n	80060e0 <monitoring_send_data+0x28>
    {
        l_EcuStatus = ECU_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	73fb      	strb	r3, [r7, #15]
 80060de:	e00d      	b.n	80060fc <monitoring_send_data+0x44>
    }
    else
    {
        /* update the data before sending */
        p_MonitorOBJ->MonitorUpdateData_CALLBACK();
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	4798      	blx	r3

        /* Send the data */
        HAL_UART_Transmit(p_MonitorOBJ->UsedUART, p_MonitorOBJ->Data.SendData, p_MonitorOBJ->Size, HAL_MAX_DELAY);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6818      	ldr	r0, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6899      	ldr	r1, [r3, #8]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	7b1b      	ldrb	r3, [r3, #12]
 80060f2:	461a      	mov	r2, r3
 80060f4:	f04f 33ff 	mov.w	r3, #4294967295
 80060f8:	f7fe fd90 	bl	8004c1c <HAL_UART_Transmit>
    }
    return l_EcuStatus;
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
	...

08006108 <motor_init>:
 * 
 * @param p_Motor object of motor 
 * @return ecu_status_t status of the operation
 */
ecu_status_t motor_init(motor_t *p_Motor)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_Motor)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d102      	bne.n	8006120 <motor_init+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	73fb      	strb	r3, [r7, #15]
 800611e:	e02d      	b.n	800617c <motor_init+0x74>
    else
    {
        /* GPIO initializtion is DONE by CubeMX */

        /* start generating pwm with zero duty cycle */
        __HAL_TIM_SetCompare(p_Motor->SelectedTimer, p_Motor->SelectedChannel, ZERO);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	7c1b      	ldrb	r3, [r3, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d105      	bne.n	8006134 <motor_init+0x2c>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2200      	movs	r2, #0
 8006130:	635a      	str	r2, [r3, #52]	@ 0x34
 8006132:	e018      	b.n	8006166 <motor_init+0x5e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	7c1b      	ldrb	r3, [r3, #16]
 8006138:	2b04      	cmp	r3, #4
 800613a:	d105      	bne.n	8006148 <motor_init+0x40>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	2300      	movs	r3, #0
 8006144:	6393      	str	r3, [r2, #56]	@ 0x38
 8006146:	e00e      	b.n	8006166 <motor_init+0x5e>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	7c1b      	ldrb	r3, [r3, #16]
 800614c:	2b08      	cmp	r3, #8
 800614e:	d105      	bne.n	800615c <motor_init+0x54>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	2300      	movs	r3, #0
 8006158:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800615a:	e004      	b.n	8006166 <motor_init+0x5e>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	2300      	movs	r3, #0
 8006164:	6413      	str	r3, [r2, #64]	@ 0x40
        HAL_TIM_PWM_Start(p_Motor->SelectedTimer, p_Motor->SelectedChannel);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68da      	ldr	r2, [r3, #12]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	7c1b      	ldrb	r3, [r3, #16]
 800616e:	4619      	mov	r1, r3
 8006170:	4610      	mov	r0, r2
 8006172:	f7fd fe85 	bl	8003e80 <HAL_TIM_PWM_Start>

        /* restore the max speed of motor from flash memory */
        MaxClibratedSpeed = DEFUALT_MOTOR_MAX_SPEED;
 8006176:	4b04      	ldr	r3, [pc, #16]	@ (8006188 <motor_init+0x80>)
 8006178:	4a04      	ldr	r2, [pc, #16]	@ (800618c <motor_init+0x84>)
 800617a:	601a      	str	r2, [r3, #0]
    }
    return l_EcuStatus;
 800617c:	7bfb      	ldrb	r3, [r7, #15]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	200001a8 	.word	0x200001a8
 800618c:	43430000 	.word	0x43430000

08006190 <motor_move_forward>:
  * @param p_Motor object of motor 
  * @param p_Speed speed of motor
  * @return ecu_status_t status of the operation
 */
ecu_status_t motor_move_forward(motor_t *p_Motor , float_t p_Speed)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	ed87 0a00 	vstr	s0, [r7]
    ecu_status_t l_EcuStatus = ECU_OK;
 800619c:	2300      	movs	r3, #0
 800619e:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_Motor)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d102      	bne.n	80061ac <motor_move_forward+0x1c>
    {
        l_EcuStatus = ECU_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	73fb      	strb	r3, [r7, #15]
 80061aa:	e016      	b.n	80061da <motor_move_forward+0x4a>
    }
    else
    {
    	l_EcuStatus = motor_change_speed(p_Motor , p_Speed);
 80061ac:	ed97 0a00 	vldr	s0, [r7]
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f86b 	bl	800628c <motor_change_speed>
 80061b6:	4603      	mov	r3, r0
 80061b8:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(p_Motor->GpioxMotor[0] , p_Motor->GpioPinMotor[0] , GPIO_PIN_SET);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6818      	ldr	r0, [r3, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	891b      	ldrh	r3, [r3, #8]
 80061c2:	2201      	movs	r2, #1
 80061c4:	4619      	mov	r1, r3
 80061c6:	f7fc fa09 	bl	80025dc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(p_Motor->GpioxMotor[1] , p_Motor->GpioPinMotor[1] , GPIO_PIN_RESET);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6858      	ldr	r0, [r3, #4]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	895b      	ldrh	r3, [r3, #10]
 80061d2:	2200      	movs	r2, #0
 80061d4:	4619      	mov	r1, r3
 80061d6:	f7fc fa01 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 80061da:	7bfb      	ldrb	r3, [r7, #15]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <motor_move_backward>:
  * @param p_Motor object of motor 
  * @param p_Speed speed of motor
  * @return ecu_status_t status of the operation
 */
ecu_status_t motor_move_backward(motor_t *p_Motor , float_t p_Speed)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	ed87 0a00 	vstr	s0, [r7]
    ecu_status_t l_EcuStatus = ECU_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_Motor)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d102      	bne.n	8006200 <motor_move_backward+0x1c>
    {
        l_EcuStatus = ECU_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	73fb      	strb	r3, [r7, #15]
 80061fe:	e016      	b.n	800622e <motor_move_backward+0x4a>
    }
    else
    {
    	l_EcuStatus = motor_change_speed(p_Motor , p_Speed);
 8006200:	ed97 0a00 	vldr	s0, [r7]
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f841 	bl	800628c <motor_change_speed>
 800620a:	4603      	mov	r3, r0
 800620c:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(p_Motor->GpioxMotor[0] , p_Motor->GpioPinMotor[0] , GPIO_PIN_RESET);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6818      	ldr	r0, [r3, #0]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	891b      	ldrh	r3, [r3, #8]
 8006216:	2200      	movs	r2, #0
 8006218:	4619      	mov	r1, r3
 800621a:	f7fc f9df 	bl	80025dc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(p_Motor->GpioxMotor[1] , p_Motor->GpioPinMotor[1] , GPIO_PIN_SET);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6858      	ldr	r0, [r3, #4]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	895b      	ldrh	r3, [r3, #10]
 8006226:	2201      	movs	r2, #1
 8006228:	4619      	mov	r1, r3
 800622a:	f7fc f9d7 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 800622e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006230:	4618      	mov	r0, r3
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <motor_stop>:
  * @brief This function stops the motor
  * @param p_Motor object of motor
  * @return ecu_status_t status of the operation
 */
ecu_status_t motor_stop(motor_t *p_Motor)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
    ecu_status_t l_EcuStatus = ECU_OK;
 8006240:	2300      	movs	r3, #0
 8006242:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_Motor)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d102      	bne.n	8006250 <motor_stop+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	73fb      	strb	r3, [r7, #15]
 800624e:	e016      	b.n	800627e <motor_stop+0x46>
    }
    else
    {
    	l_EcuStatus = motor_change_speed(p_Motor , ZERO);
 8006250:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8006288 <motor_stop+0x50>
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 f819 	bl	800628c <motor_change_speed>
 800625a:	4603      	mov	r3, r0
 800625c:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(p_Motor->GpioxMotor[0] , p_Motor->GpioPinMotor[0] , GPIO_PIN_RESET);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6818      	ldr	r0, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	891b      	ldrh	r3, [r3, #8]
 8006266:	2200      	movs	r2, #0
 8006268:	4619      	mov	r1, r3
 800626a:	f7fc f9b7 	bl	80025dc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(p_Motor->GpioxMotor[1] , p_Motor->GpioPinMotor[1] , GPIO_PIN_RESET);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6858      	ldr	r0, [r3, #4]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	895b      	ldrh	r3, [r3, #10]
 8006276:	2200      	movs	r2, #0
 8006278:	4619      	mov	r1, r3
 800627a:	f7fc f9af 	bl	80025dc <HAL_GPIO_WritePin>
    }
    return l_EcuStatus;
 800627e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006280:	4618      	mov	r0, r3
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}
 8006288:	00000000 	.word	0x00000000

0800628c <motor_change_speed>:
  * @param p_Motor pin of motor
  * @param p_Speed speed of motor
  * @return ecu_status_t status of the operation
 */
ecu_status_t motor_change_speed(motor_t *p_Motor , float_t p_Speed)
{
 800628c:	b480      	push	{r7}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	ed87 0a00 	vstr	s0, [r7]
    ecu_status_t l_EcuStatus = ECU_OK;
 8006298:	2300      	movs	r3, #0
 800629a:	75fb      	strb	r3, [r7, #23]
    if (NULL == p_Motor)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d102      	bne.n	80062a8 <motor_change_speed+0x1c>
    {
        l_EcuStatus = ECU_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	75fb      	strb	r3, [r7, #23]
 80062a6:	e036      	b.n	8006316 <motor_change_speed+0x8a>
    }
    else
    {
        // get the value of duty cycle in percentage
        float_t l_PwmDutyCycle = (float_t)((float_t)(p_Speed) / (float_t)MaxClibratedSpeed);
 80062a8:	4b1e      	ldr	r3, [pc, #120]	@ (8006324 <motor_change_speed+0x98>)
 80062aa:	ed93 7a00 	vldr	s14, [r3]
 80062ae:	edd7 6a00 	vldr	s13, [r7]
 80062b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062b6:	edc7 7a04 	vstr	s15, [r7, #16]
        // get the value of CCRx Register
        uint32_t l_PwmCCR = (uint32_t)(l_PwmDutyCycle * TIMER_AUTO_RELOAD_VAL);
 80062ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80062be:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8006328 <motor_change_speed+0x9c>
 80062c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062ca:	ee17 3a90 	vmov	r3, s15
 80062ce:	60fb      	str	r3, [r7, #12]
        // change the output duty cycle of the timer
        __HAL_TIM_SetCompare(p_Motor->SelectedTimer, p_Motor->SelectedChannel, l_PwmCCR);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	7c1b      	ldrb	r3, [r3, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d105      	bne.n	80062e4 <motor_change_speed+0x58>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80062e2:	e018      	b.n	8006316 <motor_change_speed+0x8a>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	7c1b      	ldrb	r3, [r3, #16]
 80062e8:	2b04      	cmp	r3, #4
 80062ea:	d105      	bne.n	80062f8 <motor_change_speed+0x6c>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6393      	str	r3, [r2, #56]	@ 0x38
 80062f6:	e00e      	b.n	8006316 <motor_change_speed+0x8a>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	7c1b      	ldrb	r3, [r3, #16]
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d105      	bne.n	800630c <motor_change_speed+0x80>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800630a:	e004      	b.n	8006316 <motor_change_speed+0x8a>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6413      	str	r3, [r2, #64]	@ 0x40
    }
    return l_EcuStatus;
 8006316:	7dfb      	ldrb	r3, [r7, #23]
}
 8006318:	4618      	mov	r0, r3
 800631a:	371c      	adds	r7, #28
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr
 8006324:	200001a8 	.word	0x200001a8
 8006328:	45833800 	.word	0x45833800
 800632c:	00000000 	.word	0x00000000

08006330 <robot_move>:
  * @param p_Angle angle of robot of motor
  * @param p_Speed speed of motor
  * @return ecu_status_t status of the operation
 */
ecu_status_t robot_move(robot_t *p_Robot , float_t p_Angle , float_t p_Speed)
{
 8006330:	b5b0      	push	{r4, r5, r7, lr}
 8006332:	b08c      	sub	sp, #48	@ 0x30
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	ed87 0a02 	vstr	s0, [r7, #8]
 800633c:	edc7 0a01 	vstr	s1, [r7, #4]
	ecu_status_t l_EcuStatus = ECU_OK;
 8006340:	2300      	movs	r3, #0
 8006342:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (NULL == p_Robot)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d103      	bne.n	8006354 <robot_move+0x24>
    {
        l_EcuStatus = ECU_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006352:	e241      	b.n	80067d8 <robot_move+0x4a8>
    }
    else
    {
    	float_t l_AngularVelocityFrontLeft  = 0;   // Wfl
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	62bb      	str	r3, [r7, #40]	@ 0x28
    	float_t l_AngularVelocityFrontRight = 0;   // Wfr
 800635a:	f04f 0300 	mov.w	r3, #0
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24
    	float_t l_AngularVelocityRearLeft   = 0;   // Wrl
 8006360:	f04f 0300 	mov.w	r3, #0
 8006364:	623b      	str	r3, [r7, #32]
    	float_t l_AngularVelocityRearRight  = 0;   // Wrr
 8006366:	f04f 0300 	mov.w	r3, #0
 800636a:	61fb      	str	r3, [r7, #28]
    	float_t l_LinearVelocityXAxis       = 0;   // Vx
 800636c:	f04f 0300 	mov.w	r3, #0
 8006370:	61bb      	str	r3, [r7, #24]
    	float_t l_LinearVelocityYAxis       = 0;   // Vy
 8006372:	f04f 0300 	mov.w	r3, #0
 8006376:	617b      	str	r3, [r7, #20]
    	float_t l_AngularVelocityRobotBase  = 0;   // Wz
 8006378:	f04f 0300 	mov.w	r3, #0
 800637c:	613b      	str	r3, [r7, #16]

    	p_Speed = roundf(100 * p_Speed) / 100.0;
 800637e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006382:	ed9f 7add 	vldr	s14, [pc, #884]	@ 80066f8 <robot_move+0x3c8>
 8006386:	ee67 7a87 	vmul.f32	s15, s15, s14
 800638a:	eeb0 0a67 	vmov.f32	s0, s15
 800638e:	f004 fc53 	bl	800ac38 <roundf>
 8006392:	eeb0 7a40 	vmov.f32	s14, s0
 8006396:	eddf 6ad8 	vldr	s13, [pc, #864]	@ 80066f8 <robot_move+0x3c8>
 800639a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800639e:	edc7 7a01 	vstr	s15, [r7, #4]
		// convert velocity and angle to x and y velocity
    	l_LinearVelocityXAxis = p_Speed * cos(DEGREE_TO_RADIAN(p_Angle));
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7fa f880 	bl	80004a8 <__aeabi_f2d>
 80063a8:	4604      	mov	r4, r0
 80063aa:	460d      	mov	r5, r1
 80063ac:	68b8      	ldr	r0, [r7, #8]
 80063ae:	f7fa f87b 	bl	80004a8 <__aeabi_f2d>
 80063b2:	a3cb      	add	r3, pc, #812	@ (adr r3, 80066e0 <robot_move+0x3b0>)
 80063b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b8:	f7fa f8ce 	bl	8000558 <__aeabi_dmul>
 80063bc:	4602      	mov	r2, r0
 80063be:	460b      	mov	r3, r1
 80063c0:	4610      	mov	r0, r2
 80063c2:	4619      	mov	r1, r3
 80063c4:	f04f 0200 	mov.w	r2, #0
 80063c8:	4bcc      	ldr	r3, [pc, #816]	@ (80066fc <robot_move+0x3cc>)
 80063ca:	f7fa f9ef 	bl	80007ac <__aeabi_ddiv>
 80063ce:	4602      	mov	r2, r0
 80063d0:	460b      	mov	r3, r1
 80063d2:	ec43 2b17 	vmov	d7, r2, r3
 80063d6:	eeb0 0a47 	vmov.f32	s0, s14
 80063da:	eef0 0a67 	vmov.f32	s1, s15
 80063de:	f004 fb83 	bl	800aae8 <cos>
 80063e2:	ec53 2b10 	vmov	r2, r3, d0
 80063e6:	4620      	mov	r0, r4
 80063e8:	4629      	mov	r1, r5
 80063ea:	f7fa f8b5 	bl	8000558 <__aeabi_dmul>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	4610      	mov	r0, r2
 80063f4:	4619      	mov	r1, r3
 80063f6:	f7fa fb71 	bl	8000adc <__aeabi_d2f>
 80063fa:	4603      	mov	r3, r0
 80063fc:	61bb      	str	r3, [r7, #24]
    	l_LinearVelocityYAxis = p_Speed * sin(DEGREE_TO_RADIAN(p_Angle));
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7fa f852 	bl	80004a8 <__aeabi_f2d>
 8006404:	4604      	mov	r4, r0
 8006406:	460d      	mov	r5, r1
 8006408:	68b8      	ldr	r0, [r7, #8]
 800640a:	f7fa f84d 	bl	80004a8 <__aeabi_f2d>
 800640e:	a3b4      	add	r3, pc, #720	@ (adr r3, 80066e0 <robot_move+0x3b0>)
 8006410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006414:	f7fa f8a0 	bl	8000558 <__aeabi_dmul>
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	4610      	mov	r0, r2
 800641e:	4619      	mov	r1, r3
 8006420:	f04f 0200 	mov.w	r2, #0
 8006424:	4bb5      	ldr	r3, [pc, #724]	@ (80066fc <robot_move+0x3cc>)
 8006426:	f7fa f9c1 	bl	80007ac <__aeabi_ddiv>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	ec43 2b17 	vmov	d7, r2, r3
 8006432:	eeb0 0a47 	vmov.f32	s0, s14
 8006436:	eef0 0a67 	vmov.f32	s1, s15
 800643a:	f004 fba9 	bl	800ab90 <sin>
 800643e:	ec53 2b10 	vmov	r2, r3, d0
 8006442:	4620      	mov	r0, r4
 8006444:	4629      	mov	r1, r5
 8006446:	f7fa f887 	bl	8000558 <__aeabi_dmul>
 800644a:	4602      	mov	r2, r0
 800644c:	460b      	mov	r3, r1
 800644e:	4610      	mov	r0, r2
 8006450:	4619      	mov	r1, r3
 8006452:	f7fa fb43 	bl	8000adc <__aeabi_d2f>
 8006456:	4603      	mov	r3, r0
 8006458:	617b      	str	r3, [r7, #20]

		// calculate the speed of each wheel
    	l_AngularVelocityFrontLeft  = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis - l_LinearVelocityYAxis -
 800645a:	ed97 7a06 	vldr	s14, [r7, #24]
 800645e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006462:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006466:	ee17 0a90 	vmov	r0, s15
 800646a:	f7fa f81d 	bl	80004a8 <__aeabi_f2d>
 800646e:	4604      	mov	r4, r0
 8006470:	460d      	mov	r5, r1
    								  ((ROBOT_LENGHT_X + ROBOT_LENGHT_Y) * l_AngularVelocityRobotBase)));
 8006472:	6938      	ldr	r0, [r7, #16]
 8006474:	f7fa f818 	bl	80004a8 <__aeabi_f2d>
 8006478:	f04f 0200 	mov.w	r2, #0
 800647c:	4ba0      	ldr	r3, [pc, #640]	@ (8006700 <robot_move+0x3d0>)
 800647e:	f7fa f86b 	bl	8000558 <__aeabi_dmul>
 8006482:	4602      	mov	r2, r0
 8006484:	460b      	mov	r3, r1
    	l_AngularVelocityFrontLeft  = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis - l_LinearVelocityYAxis -
 8006486:	4620      	mov	r0, r4
 8006488:	4629      	mov	r1, r5
 800648a:	f7f9 fead 	bl	80001e8 <__aeabi_dsub>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	4610      	mov	r0, r2
 8006494:	4619      	mov	r1, r3
 8006496:	a394      	add	r3, pc, #592	@ (adr r3, 80066e8 <robot_move+0x3b8>)
 8006498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649c:	f7fa f85c 	bl	8000558 <__aeabi_dmul>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4610      	mov	r0, r2
 80064a6:	4619      	mov	r1, r3
 80064a8:	f7fa fb18 	bl	8000adc <__aeabi_d2f>
 80064ac:	4603      	mov	r3, r0
 80064ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    	l_AngularVelocityFrontRight = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis + l_LinearVelocityYAxis +
 80064b0:	ed97 7a06 	vldr	s14, [r7, #24]
 80064b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80064b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064bc:	ee17 0a90 	vmov	r0, s15
 80064c0:	f7f9 fff2 	bl	80004a8 <__aeabi_f2d>
 80064c4:	4604      	mov	r4, r0
 80064c6:	460d      	mov	r5, r1
    								  ((ROBOT_LENGHT_X + ROBOT_LENGHT_Y) * l_AngularVelocityRobotBase)));
 80064c8:	6938      	ldr	r0, [r7, #16]
 80064ca:	f7f9 ffed 	bl	80004a8 <__aeabi_f2d>
 80064ce:	f04f 0200 	mov.w	r2, #0
 80064d2:	4b8b      	ldr	r3, [pc, #556]	@ (8006700 <robot_move+0x3d0>)
 80064d4:	f7fa f840 	bl	8000558 <__aeabi_dmul>
 80064d8:	4602      	mov	r2, r0
 80064da:	460b      	mov	r3, r1
    	l_AngularVelocityFrontRight = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis + l_LinearVelocityYAxis +
 80064dc:	4620      	mov	r0, r4
 80064de:	4629      	mov	r1, r5
 80064e0:	f7f9 fe84 	bl	80001ec <__adddf3>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4610      	mov	r0, r2
 80064ea:	4619      	mov	r1, r3
 80064ec:	a37e      	add	r3, pc, #504	@ (adr r3, 80066e8 <robot_move+0x3b8>)
 80064ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f2:	f7fa f831 	bl	8000558 <__aeabi_dmul>
 80064f6:	4602      	mov	r2, r0
 80064f8:	460b      	mov	r3, r1
 80064fa:	4610      	mov	r0, r2
 80064fc:	4619      	mov	r1, r3
 80064fe:	f7fa faed 	bl	8000adc <__aeabi_d2f>
 8006502:	4603      	mov	r3, r0
 8006504:	627b      	str	r3, [r7, #36]	@ 0x24
    	l_AngularVelocityRearLeft   = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis + l_LinearVelocityYAxis -
 8006506:	ed97 7a06 	vldr	s14, [r7, #24]
 800650a:	edd7 7a05 	vldr	s15, [r7, #20]
 800650e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006512:	ee17 0a90 	vmov	r0, s15
 8006516:	f7f9 ffc7 	bl	80004a8 <__aeabi_f2d>
 800651a:	4604      	mov	r4, r0
 800651c:	460d      	mov	r5, r1
    								  ((ROBOT_LENGHT_X + ROBOT_LENGHT_Y) * l_AngularVelocityRobotBase)));
 800651e:	6938      	ldr	r0, [r7, #16]
 8006520:	f7f9 ffc2 	bl	80004a8 <__aeabi_f2d>
 8006524:	f04f 0200 	mov.w	r2, #0
 8006528:	4b75      	ldr	r3, [pc, #468]	@ (8006700 <robot_move+0x3d0>)
 800652a:	f7fa f815 	bl	8000558 <__aeabi_dmul>
 800652e:	4602      	mov	r2, r0
 8006530:	460b      	mov	r3, r1
    	l_AngularVelocityRearLeft   = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis + l_LinearVelocityYAxis -
 8006532:	4620      	mov	r0, r4
 8006534:	4629      	mov	r1, r5
 8006536:	f7f9 fe57 	bl	80001e8 <__aeabi_dsub>
 800653a:	4602      	mov	r2, r0
 800653c:	460b      	mov	r3, r1
 800653e:	4610      	mov	r0, r2
 8006540:	4619      	mov	r1, r3
 8006542:	a369      	add	r3, pc, #420	@ (adr r3, 80066e8 <robot_move+0x3b8>)
 8006544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006548:	f7fa f806 	bl	8000558 <__aeabi_dmul>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	4610      	mov	r0, r2
 8006552:	4619      	mov	r1, r3
 8006554:	f7fa fac2 	bl	8000adc <__aeabi_d2f>
 8006558:	4603      	mov	r3, r0
 800655a:	623b      	str	r3, [r7, #32]
    	l_AngularVelocityRearRight  = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis - l_LinearVelocityYAxis +
 800655c:	ed97 7a06 	vldr	s14, [r7, #24]
 8006560:	edd7 7a05 	vldr	s15, [r7, #20]
 8006564:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006568:	ee17 0a90 	vmov	r0, s15
 800656c:	f7f9 ff9c 	bl	80004a8 <__aeabi_f2d>
 8006570:	4604      	mov	r4, r0
 8006572:	460d      	mov	r5, r1
    								  ((ROBOT_LENGHT_X + ROBOT_LENGHT_Y) * l_AngularVelocityRobotBase)));
 8006574:	6938      	ldr	r0, [r7, #16]
 8006576:	f7f9 ff97 	bl	80004a8 <__aeabi_f2d>
 800657a:	f04f 0200 	mov.w	r2, #0
 800657e:	4b60      	ldr	r3, [pc, #384]	@ (8006700 <robot_move+0x3d0>)
 8006580:	f7f9 ffea 	bl	8000558 <__aeabi_dmul>
 8006584:	4602      	mov	r2, r0
 8006586:	460b      	mov	r3, r1
    	l_AngularVelocityRearRight  = ((1.0 / RADIUS_WHEEL) * (l_LinearVelocityXAxis - l_LinearVelocityYAxis +
 8006588:	4620      	mov	r0, r4
 800658a:	4629      	mov	r1, r5
 800658c:	f7f9 fe2e 	bl	80001ec <__adddf3>
 8006590:	4602      	mov	r2, r0
 8006592:	460b      	mov	r3, r1
 8006594:	4610      	mov	r0, r2
 8006596:	4619      	mov	r1, r3
 8006598:	a353      	add	r3, pc, #332	@ (adr r3, 80066e8 <robot_move+0x3b8>)
 800659a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659e:	f7f9 ffdb 	bl	8000558 <__aeabi_dmul>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	4610      	mov	r0, r2
 80065a8:	4619      	mov	r1, r3
 80065aa:	f7fa fa97 	bl	8000adc <__aeabi_d2f>
 80065ae:	4603      	mov	r3, r0
 80065b0:	61fb      	str	r3, [r7, #28]

		// store the speed of each wheel
    	p_Robot->FL.Speed = fabs(RPS_TO_RPM(l_AngularVelocityFrontLeft ));
 80065b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065b4:	f7f9 ff78 	bl	80004a8 <__aeabi_f2d>
 80065b8:	a34d      	add	r3, pc, #308	@ (adr r3, 80066f0 <robot_move+0x3c0>)
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	f7f9 ffcb 	bl	8000558 <__aeabi_dmul>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
 80065c6:	4610      	mov	r0, r2
 80065c8:	4619      	mov	r1, r3
 80065ca:	f7fa fa87 	bl	8000adc <__aeabi_d2f>
 80065ce:	ee07 0a90 	vmov	s15, r0
 80065d2:	eef0 7ae7 	vabs.f32	s15, s15
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	edc3 7a05 	vstr	s15, [r3, #20]
    	p_Robot->FR.Speed = fabs(RPS_TO_RPM(l_AngularVelocityFrontRight));
 80065dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065de:	f7f9 ff63 	bl	80004a8 <__aeabi_f2d>
 80065e2:	a343      	add	r3, pc, #268	@ (adr r3, 80066f0 <robot_move+0x3c0>)
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	f7f9 ffb6 	bl	8000558 <__aeabi_dmul>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	4610      	mov	r0, r2
 80065f2:	4619      	mov	r1, r3
 80065f4:	f7fa fa72 	bl	8000adc <__aeabi_d2f>
 80065f8:	ee07 0a90 	vmov	s15, r0
 80065fc:	eef0 7ae7 	vabs.f32	s15, s15
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    	p_Robot->RL.Speed = fabs(RPS_TO_RPM(l_AngularVelocityRearLeft  ));
 8006606:	6a38      	ldr	r0, [r7, #32]
 8006608:	f7f9 ff4e 	bl	80004a8 <__aeabi_f2d>
 800660c:	a338      	add	r3, pc, #224	@ (adr r3, 80066f0 <robot_move+0x3c0>)
 800660e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006612:	f7f9 ffa1 	bl	8000558 <__aeabi_dmul>
 8006616:	4602      	mov	r2, r0
 8006618:	460b      	mov	r3, r1
 800661a:	4610      	mov	r0, r2
 800661c:	4619      	mov	r1, r3
 800661e:	f7fa fa5d 	bl	8000adc <__aeabi_d2f>
 8006622:	ee07 0a90 	vmov	s15, r0
 8006626:	eef0 7ae7 	vabs.f32	s15, s15
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
    	p_Robot->RR.Speed = fabs(RPS_TO_RPM(l_AngularVelocityRearRight ));
 8006630:	69f8      	ldr	r0, [r7, #28]
 8006632:	f7f9 ff39 	bl	80004a8 <__aeabi_f2d>
 8006636:	a32e      	add	r3, pc, #184	@ (adr r3, 80066f0 <robot_move+0x3c0>)
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	f7f9 ff8c 	bl	8000558 <__aeabi_dmul>
 8006640:	4602      	mov	r2, r0
 8006642:	460b      	mov	r3, r1
 8006644:	4610      	mov	r0, r2
 8006646:	4619      	mov	r1, r3
 8006648:	f7fa fa48 	bl	8000adc <__aeabi_d2f>
 800664c:	ee07 0a90 	vmov	s15, r0
 8006650:	eef0 7ae7 	vabs.f32	s15, s15
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

		// determine the direction of Front Left motor rotation then store and move it 
    	if(l_AngularVelocityFrontLeft < 0)
 800665a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800665e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006666:	d50f      	bpl.n	8006688 <robot_move+0x358>
    	{
    		p_Robot->FL.Direction = BACWARD;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2201      	movs	r2, #1
 800666c:	761a      	strb	r2, [r3, #24]
    		l_EcuStatus = motor_move_backward(&p_Robot->FL.Motor , p_Robot->FL.Speed);
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	edd3 7a05 	vldr	s15, [r3, #20]
 8006676:	eeb0 0a67 	vmov.f32	s0, s15
 800667a:	4610      	mov	r0, r2
 800667c:	f7ff fdb2 	bl	80061e4 <motor_move_backward>
 8006680:	4603      	mov	r3, r0
 8006682:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006686:	e00e      	b.n	80066a6 <robot_move+0x376>
    	}
    	else
    	{
    		p_Robot->FL.Direction = FORWARD;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	761a      	strb	r2, [r3, #24]
    		l_EcuStatus = motor_move_forward(&p_Robot->FL.Motor , p_Robot->FL.Speed);
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	edd3 7a05 	vldr	s15, [r3, #20]
 8006696:	eeb0 0a67 	vmov.f32	s0, s15
 800669a:	4610      	mov	r0, r2
 800669c:	f7ff fd78 	bl	8006190 <motor_move_forward>
 80066a0:	4603      	mov	r3, r0
 80066a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    	}
		// determine the direction of Front Right motor rotation then store and move it 
    	if(l_AngularVelocityFrontRight < 0)
 80066a6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80066aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80066ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066b2:	d527      	bpl.n	8006704 <robot_move+0x3d4>
    	{
    	    p_Robot->FR.Direction = BACWARD;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    	    l_EcuStatus = motor_move_backward(&p_Robot->FR.Motor , p_Robot->FR.Speed);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80066c8:	eeb0 0a67 	vmov.f32	s0, s15
 80066cc:	4610      	mov	r0, r2
 80066ce:	f7ff fd89 	bl	80061e4 <motor_move_backward>
 80066d2:	4603      	mov	r3, r0
 80066d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80066d8:	e026      	b.n	8006728 <robot_move+0x3f8>
 80066da:	bf00      	nop
 80066dc:	f3af 8000 	nop.w
 80066e0:	54442d18 	.word	0x54442d18
 80066e4:	400921fb 	.word	0x400921fb
 80066e8:	aaaaaaab 	.word	0xaaaaaaab
 80066ec:	4040aaaa 	.word	0x4040aaaa
 80066f0:	66ed2bfb 	.word	0x66ed2bfb
 80066f4:	4023193d 	.word	0x4023193d
 80066f8:	42c80000 	.word	0x42c80000
 80066fc:	40668000 	.word	0x40668000
 8006700:	3fd00000 	.word	0x3fd00000
    	}
    	else
    	{
    	    p_Robot->FR.Direction = FORWARD;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    	    l_EcuStatus = motor_move_forward(&p_Robot->FR.Motor , p_Robot->FR.Speed);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8006718:	eeb0 0a67 	vmov.f32	s0, s15
 800671c:	4610      	mov	r0, r2
 800671e:	f7ff fd37 	bl	8006190 <motor_move_forward>
 8006722:	4603      	mov	r3, r0
 8006724:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    	}
		// determine the direction of Rear Left motor rotation then store and move it 
    	if(l_AngularVelocityRearLeft < 0)
 8006728:	edd7 7a08 	vldr	s15, [r7, #32]
 800672c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006734:	d512      	bpl.n	800675c <robot_move+0x42c>
    	{
    	    p_Robot->RL.Direction = BACWARD;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    	    l_EcuStatus = motor_move_backward(&p_Robot->RL.Motor , p_Robot->RL.Speed);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800674a:	eeb0 0a67 	vmov.f32	s0, s15
 800674e:	4610      	mov	r0, r2
 8006750:	f7ff fd48 	bl	80061e4 <motor_move_backward>
 8006754:	4603      	mov	r3, r0
 8006756:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800675a:	e011      	b.n	8006780 <robot_move+0x450>
    	}
    	else
    	{
    	    p_Robot->RL.Direction = FORWARD;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    	    l_EcuStatus = motor_move_forward(&p_Robot->RL.Motor , p_Robot->RL.Speed);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8006770:	eeb0 0a67 	vmov.f32	s0, s15
 8006774:	4610      	mov	r0, r2
 8006776:	f7ff fd0b 	bl	8006190 <motor_move_forward>
 800677a:	4603      	mov	r3, r0
 800677c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    	}
		// determine the direction of Rear Right motor rotation then store and move it 
    	if(l_AngularVelocityRearRight < 0)
 8006780:	edd7 7a07 	vldr	s15, [r7, #28]
 8006784:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800678c:	d512      	bpl.n	80067b4 <robot_move+0x484>
    	{
    	    p_Robot->RR.Direction = BACWARD;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    	    l_EcuStatus = motor_move_backward(&p_Robot->RR.Motor , p_Robot->RR.Speed);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f103 0290 	add.w	r2, r3, #144	@ 0x90
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 80067a2:	eeb0 0a67 	vmov.f32	s0, s15
 80067a6:	4610      	mov	r0, r2
 80067a8:	f7ff fd1c 	bl	80061e4 <motor_move_backward>
 80067ac:	4603      	mov	r3, r0
 80067ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80067b2:	e011      	b.n	80067d8 <robot_move+0x4a8>
    	}
    	else
    	{
    	    p_Robot->RR.Direction = FORWARD;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    	    l_EcuStatus = motor_move_forward(&p_Robot->RR.Motor , p_Robot->RR.Speed);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f103 0290 	add.w	r2, r3, #144	@ 0x90
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 80067c8:	eeb0 0a67 	vmov.f32	s0, s15
 80067cc:	4610      	mov	r0, r2
 80067ce:	f7ff fcdf 	bl	8006190 <motor_move_forward>
 80067d2:	4603      	mov	r3, r0
 80067d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    	}
    }
	return l_EcuStatus;
 80067d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3730      	adds	r7, #48	@ 0x30
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bdb0      	pop	{r4, r5, r7, pc}

080067e4 <robot_stop>:
  *
  * @param p_Robot pointer to robot object
  * @return ecu_status_t status of the operation
 */
ecu_status_t robot_stop(robot_t *p_Robot)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
	ecu_status_t l_EcuStatus = ECU_OK;
 80067ec:	2300      	movs	r3, #0
 80067ee:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_Robot)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d102      	bne.n	80067fc <robot_stop+0x18>
    {
        l_EcuStatus = ECU_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	73fb      	strb	r3, [r7, #15]
 80067fa:	e04c      	b.n	8006896 <robot_stop+0xb2>
    }
    else
    {
		// store the speed of each wheel
    	p_Robot->FL.Speed = 0.0f;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f04f 0200 	mov.w	r2, #0
 8006802:	615a      	str	r2, [r3, #20]
    	p_Robot->FR.Speed = 0.0f;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f04f 0200 	mov.w	r2, #0
 800680a:	645a      	str	r2, [r3, #68]	@ 0x44
    	p_Robot->RL.Speed = 0.0f;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f04f 0200 	mov.w	r2, #0
 8006812:	675a      	str	r2, [r3, #116]	@ 0x74
    	p_Robot->RR.Speed = 0.0f;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f04f 0200 	mov.w	r2, #0
 800681a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

		// determine the direction of Front Left motor rotation then store and move it
		p_Robot->FL.Direction = STOPED;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2202      	movs	r2, #2
 8006822:	761a      	strb	r2, [r3, #24]
    	l_EcuStatus = motor_stop(&p_Robot->FL.Motor);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4618      	mov	r0, r3
 8006828:	f7ff fd06 	bl	8006238 <motor_stop>
 800682c:	4603      	mov	r3, r0
 800682e:	73fb      	strb	r3, [r7, #15]
		p_Robot->FR.Direction = STOPED;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    	l_EcuStatus = motor_stop(&p_Robot->FR.Motor);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3330      	adds	r3, #48	@ 0x30
 800683c:	4618      	mov	r0, r3
 800683e:	f7ff fcfb 	bl	8006238 <motor_stop>
 8006842:	4603      	mov	r3, r0
 8006844:	73fb      	strb	r3, [r7, #15]
		p_Robot->RL.Direction = STOPED;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2202      	movs	r2, #2
 800684a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    	l_EcuStatus = motor_stop(&p_Robot->RL.Motor);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	3360      	adds	r3, #96	@ 0x60
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff fcf0 	bl	8006238 <motor_stop>
 8006858:	4603      	mov	r3, r0
 800685a:	73fb      	strb	r3, [r7, #15]
		p_Robot->RR.Direction = STOPED;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2202      	movs	r2, #2
 8006860:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    	l_EcuStatus = motor_stop(&p_Robot->RR.Motor);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	3390      	adds	r3, #144	@ 0x90
 8006868:	4618      	mov	r0, r3
 800686a:	f7ff fce5 	bl	8006238 <motor_stop>
 800686e:	4603      	mov	r3, r0
 8006870:	73fb      	strb	r3, [r7, #15]
		p_Robot->FL.Encoder.Speed = 0.0f;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f04f 0200 	mov.w	r2, #0
 8006878:	621a      	str	r2, [r3, #32]
		p_Robot->FR.Encoder.Speed = 0.0f;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f04f 0200 	mov.w	r2, #0
 8006880:	651a      	str	r2, [r3, #80]	@ 0x50
		p_Robot->RL.Encoder.Speed = 0.0f;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f04f 0200 	mov.w	r2, #0
 8006888:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		p_Robot->RR.Encoder.Speed = 0.0f;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f04f 0200 	mov.w	r2, #0
 8006892:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	}
	return l_EcuStatus;
 8006896:	7bfb      	ldrb	r3, [r7, #15]
}
 8006898:	4618      	mov	r0, r3
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <robot_init>:
 * @param p_Robot pointer to the robot object needed to be initialized
 * @param p_TimeStep value which the speed will be modifed every time (in ms)
 * @return ecu_status_t status of the operation
 */
ecu_status_t robot_init(robot_t *p_Robot, float_t p_TimeStep)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	ed87 0a00 	vstr	s0, [r7]
	ecu_status_t l_EcuStatus = ECU_OK;
 80068ac:	2300      	movs	r3, #0
 80068ae:	73fb      	strb	r3, [r7, #15]
    if (NULL == p_Robot)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d102      	bne.n	80068bc <robot_init+0x1c>
    {
        l_EcuStatus = ECU_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	73fb      	strb	r3, [r7, #15]
 80068ba:	e110      	b.n	8006ade <robot_init+0x23e>
    }
    else
    {
		/* initialize wheels of the robot (front left) */
		l_EcuStatus |= motor_init(&p_Robot->FL.Motor);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4618      	mov	r0, r3
 80068c0:	f7ff fc22 	bl	8006108 <motor_init>
 80068c4:	4603      	mov	r3, r0
 80068c6:	461a      	mov	r2, r3
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= encoder_init(&p_Robot->FL.Encoder);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	331c      	adds	r3, #28
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7ff fb0a 	bl	8005eec <encoder_init>
 80068d8:	4603      	mov	r3, r0
 80068da:	461a      	mov	r2, r3
 80068dc:	7bfb      	ldrb	r3, [r7, #15]
 80068de:	4313      	orrs	r3, r2
 80068e0:	73fb      	strb	r3, [r7, #15]
		p_Robot->FL.Speed = 0.0;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f04f 0200 	mov.w	r2, #0
 80068e8:	615a      	str	r2, [r3, #20]
		p_Robot->FL.Direction = STOPED;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2202      	movs	r2, #2
 80068ee:	761a      	strb	r2, [r3, #24]
		/* initialize wheels of the robot (front right) */
		l_EcuStatus |= motor_init(&p_Robot->FR.Motor);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3330      	adds	r3, #48	@ 0x30
 80068f4:	4618      	mov	r0, r3
 80068f6:	f7ff fc07 	bl	8006108 <motor_init>
 80068fa:	4603      	mov	r3, r0
 80068fc:	461a      	mov	r2, r3
 80068fe:	7bfb      	ldrb	r3, [r7, #15]
 8006900:	4313      	orrs	r3, r2
 8006902:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= encoder_init(&p_Robot->FR.Encoder);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	334c      	adds	r3, #76	@ 0x4c
 8006908:	4618      	mov	r0, r3
 800690a:	f7ff faef 	bl	8005eec <encoder_init>
 800690e:	4603      	mov	r3, r0
 8006910:	461a      	mov	r2, r3
 8006912:	7bfb      	ldrb	r3, [r7, #15]
 8006914:	4313      	orrs	r3, r2
 8006916:	73fb      	strb	r3, [r7, #15]
		p_Robot->FR.Speed = 0.0;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f04f 0200 	mov.w	r2, #0
 800691e:	645a      	str	r2, [r3, #68]	@ 0x44
		p_Robot->FR.Direction = STOPED;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2202      	movs	r2, #2
 8006924:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
		/* initialize wheels of the robot (rear left) */
		l_EcuStatus |= motor_init(&p_Robot->RL.Motor);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3360      	adds	r3, #96	@ 0x60
 800692c:	4618      	mov	r0, r3
 800692e:	f7ff fbeb 	bl	8006108 <motor_init>
 8006932:	4603      	mov	r3, r0
 8006934:	461a      	mov	r2, r3
 8006936:	7bfb      	ldrb	r3, [r7, #15]
 8006938:	4313      	orrs	r3, r2
 800693a:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= encoder_init(&p_Robot->RL.Encoder);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	337c      	adds	r3, #124	@ 0x7c
 8006940:	4618      	mov	r0, r3
 8006942:	f7ff fad3 	bl	8005eec <encoder_init>
 8006946:	4603      	mov	r3, r0
 8006948:	461a      	mov	r2, r3
 800694a:	7bfb      	ldrb	r3, [r7, #15]
 800694c:	4313      	orrs	r3, r2
 800694e:	73fb      	strb	r3, [r7, #15]
		p_Robot->RL.Speed = 0.0;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f04f 0200 	mov.w	r2, #0
 8006956:	675a      	str	r2, [r3, #116]	@ 0x74
		p_Robot->RL.Direction = STOPED;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
		/* initialize wheels of the robot (rear right) */
		l_EcuStatus |= motor_init(&p_Robot->RR.Motor);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	3390      	adds	r3, #144	@ 0x90
 8006964:	4618      	mov	r0, r3
 8006966:	f7ff fbcf 	bl	8006108 <motor_init>
 800696a:	4603      	mov	r3, r0
 800696c:	461a      	mov	r2, r3
 800696e:	7bfb      	ldrb	r3, [r7, #15]
 8006970:	4313      	orrs	r3, r2
 8006972:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= encoder_init(&p_Robot->RR.Encoder);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	33ac      	adds	r3, #172	@ 0xac
 8006978:	4618      	mov	r0, r3
 800697a:	f7ff fab7 	bl	8005eec <encoder_init>
 800697e:	4603      	mov	r3, r0
 8006980:	461a      	mov	r2, r3
 8006982:	7bfb      	ldrb	r3, [r7, #15]
 8006984:	4313      	orrs	r3, r2
 8006986:	73fb      	strb	r3, [r7, #15]
		p_Robot->RR.Speed = 0.0;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f04f 0200 	mov.w	r2, #0
 800698e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		p_Robot->RR.Direction = STOPED;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2202      	movs	r2, #2
 8006996:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

		/* restore the PID constants from flash */
		Kp = DEFUALT_Kp_VALUE;
 800699a:	4b53      	ldr	r3, [pc, #332]	@ (8006ae8 <robot_init+0x248>)
 800699c:	4a53      	ldr	r2, [pc, #332]	@ (8006aec <robot_init+0x24c>)
 800699e:	601a      	str	r2, [r3, #0]
		Ki = DEFUALT_Ki_VALUE;
 80069a0:	4b53      	ldr	r3, [pc, #332]	@ (8006af0 <robot_init+0x250>)
 80069a2:	4a54      	ldr	r2, [pc, #336]	@ (8006af4 <robot_init+0x254>)
 80069a4:	601a      	str	r2, [r3, #0]
		Kd = DEFUALT_Kd_VALUE;
 80069a6:	4b54      	ldr	r3, [pc, #336]	@ (8006af8 <robot_init+0x258>)
 80069a8:	4a54      	ldr	r2, [pc, #336]	@ (8006afc <robot_init+0x25c>)
 80069aa:	601a      	str	r2, [r3, #0]
		N  = DEFUALT_N_VALUE;
 80069ac:	4b54      	ldr	r3, [pc, #336]	@ (8006b00 <robot_init+0x260>)
 80069ae:	4a55      	ldr	r2, [pc, #340]	@ (8006b04 <robot_init+0x264>)
 80069b0:	601a      	str	r2, [r3, #0]

		// initialize the controller
		PID_Init(&p_Robot->PID_FL, Kp, Ki, Kd, N, p_TimeStep / 1000.0 , PID_ROBOT_MIN_OUT, PID_ROBOT_MAX_OUT);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	33c0      	adds	r3, #192	@ 0xc0
 80069b6:	4a4c      	ldr	r2, [pc, #304]	@ (8006ae8 <robot_init+0x248>)
 80069b8:	ed92 7a00 	vldr	s14, [r2]
 80069bc:	4a4c      	ldr	r2, [pc, #304]	@ (8006af0 <robot_init+0x250>)
 80069be:	edd2 6a00 	vldr	s13, [r2]
 80069c2:	4a4d      	ldr	r2, [pc, #308]	@ (8006af8 <robot_init+0x258>)
 80069c4:	ed92 6a00 	vldr	s12, [r2]
 80069c8:	4a4d      	ldr	r2, [pc, #308]	@ (8006b00 <robot_init+0x260>)
 80069ca:	edd2 5a00 	vldr	s11, [r2]
 80069ce:	edd7 7a00 	vldr	s15, [r7]
 80069d2:	eddf 4a4d 	vldr	s9, [pc, #308]	@ 8006b08 <robot_init+0x268>
 80069d6:	ee87 5aa4 	vdiv.f32	s10, s15, s9
 80069da:	ed9f 3a4c 	vldr	s6, [pc, #304]	@ 8006b0c <robot_init+0x26c>
 80069de:	eddf 2a4c 	vldr	s5, [pc, #304]	@ 8006b10 <robot_init+0x270>
 80069e2:	eeb0 2a45 	vmov.f32	s4, s10
 80069e6:	eef0 1a65 	vmov.f32	s3, s11
 80069ea:	eeb0 1a46 	vmov.f32	s2, s12
 80069ee:	eef0 0a66 	vmov.f32	s1, s13
 80069f2:	eeb0 0a47 	vmov.f32	s0, s14
 80069f6:	4618      	mov	r0, r3
 80069f8:	f003 fdde 	bl	800a5b8 <PID_Init>
		PID_Init(&p_Robot->PID_FR, Kp, Ki, Kd, N, p_TimeStep / 1000.0 , PID_ROBOT_MIN_OUT, PID_ROBOT_MAX_OUT);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	33e8      	adds	r3, #232	@ 0xe8
 8006a00:	4a39      	ldr	r2, [pc, #228]	@ (8006ae8 <robot_init+0x248>)
 8006a02:	ed92 7a00 	vldr	s14, [r2]
 8006a06:	4a3a      	ldr	r2, [pc, #232]	@ (8006af0 <robot_init+0x250>)
 8006a08:	edd2 6a00 	vldr	s13, [r2]
 8006a0c:	4a3a      	ldr	r2, [pc, #232]	@ (8006af8 <robot_init+0x258>)
 8006a0e:	ed92 6a00 	vldr	s12, [r2]
 8006a12:	4a3b      	ldr	r2, [pc, #236]	@ (8006b00 <robot_init+0x260>)
 8006a14:	edd2 5a00 	vldr	s11, [r2]
 8006a18:	edd7 7a00 	vldr	s15, [r7]
 8006a1c:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8006b08 <robot_init+0x268>
 8006a20:	ee87 5aa4 	vdiv.f32	s10, s15, s9
 8006a24:	ed9f 3a39 	vldr	s6, [pc, #228]	@ 8006b0c <robot_init+0x26c>
 8006a28:	eddf 2a39 	vldr	s5, [pc, #228]	@ 8006b10 <robot_init+0x270>
 8006a2c:	eeb0 2a45 	vmov.f32	s4, s10
 8006a30:	eef0 1a65 	vmov.f32	s3, s11
 8006a34:	eeb0 1a46 	vmov.f32	s2, s12
 8006a38:	eef0 0a66 	vmov.f32	s1, s13
 8006a3c:	eeb0 0a47 	vmov.f32	s0, s14
 8006a40:	4618      	mov	r0, r3
 8006a42:	f003 fdb9 	bl	800a5b8 <PID_Init>
		PID_Init(&p_Robot->PID_RL, Kp, Ki, Kd, N, p_TimeStep / 1000.0 , PID_ROBOT_MIN_OUT, PID_ROBOT_MAX_OUT);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8006a4c:	4a26      	ldr	r2, [pc, #152]	@ (8006ae8 <robot_init+0x248>)
 8006a4e:	ed92 7a00 	vldr	s14, [r2]
 8006a52:	4a27      	ldr	r2, [pc, #156]	@ (8006af0 <robot_init+0x250>)
 8006a54:	edd2 6a00 	vldr	s13, [r2]
 8006a58:	4a27      	ldr	r2, [pc, #156]	@ (8006af8 <robot_init+0x258>)
 8006a5a:	ed92 6a00 	vldr	s12, [r2]
 8006a5e:	4a28      	ldr	r2, [pc, #160]	@ (8006b00 <robot_init+0x260>)
 8006a60:	edd2 5a00 	vldr	s11, [r2]
 8006a64:	edd7 7a00 	vldr	s15, [r7]
 8006a68:	eddf 4a27 	vldr	s9, [pc, #156]	@ 8006b08 <robot_init+0x268>
 8006a6c:	ee87 5aa4 	vdiv.f32	s10, s15, s9
 8006a70:	ed9f 3a26 	vldr	s6, [pc, #152]	@ 8006b0c <robot_init+0x26c>
 8006a74:	eddf 2a26 	vldr	s5, [pc, #152]	@ 8006b10 <robot_init+0x270>
 8006a78:	eeb0 2a45 	vmov.f32	s4, s10
 8006a7c:	eef0 1a65 	vmov.f32	s3, s11
 8006a80:	eeb0 1a46 	vmov.f32	s2, s12
 8006a84:	eef0 0a66 	vmov.f32	s1, s13
 8006a88:	eeb0 0a47 	vmov.f32	s0, s14
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f003 fd93 	bl	800a5b8 <PID_Init>
		PID_Init(&p_Robot->PID_RR, Kp, Ki, Kd, N, p_TimeStep / 1000.0 , PID_ROBOT_MIN_OUT, PID_ROBOT_MAX_OUT);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8006a98:	4a13      	ldr	r2, [pc, #76]	@ (8006ae8 <robot_init+0x248>)
 8006a9a:	ed92 7a00 	vldr	s14, [r2]
 8006a9e:	4a14      	ldr	r2, [pc, #80]	@ (8006af0 <robot_init+0x250>)
 8006aa0:	edd2 6a00 	vldr	s13, [r2]
 8006aa4:	4a14      	ldr	r2, [pc, #80]	@ (8006af8 <robot_init+0x258>)
 8006aa6:	ed92 6a00 	vldr	s12, [r2]
 8006aaa:	4a15      	ldr	r2, [pc, #84]	@ (8006b00 <robot_init+0x260>)
 8006aac:	edd2 5a00 	vldr	s11, [r2]
 8006ab0:	edd7 7a00 	vldr	s15, [r7]
 8006ab4:	eddf 4a14 	vldr	s9, [pc, #80]	@ 8006b08 <robot_init+0x268>
 8006ab8:	ee87 5aa4 	vdiv.f32	s10, s15, s9
 8006abc:	ed9f 3a13 	vldr	s6, [pc, #76]	@ 8006b0c <robot_init+0x26c>
 8006ac0:	eddf 2a13 	vldr	s5, [pc, #76]	@ 8006b10 <robot_init+0x270>
 8006ac4:	eeb0 2a45 	vmov.f32	s4, s10
 8006ac8:	eef0 1a65 	vmov.f32	s3, s11
 8006acc:	eeb0 1a46 	vmov.f32	s2, s12
 8006ad0:	eef0 0a66 	vmov.f32	s1, s13
 8006ad4:	eeb0 0a47 	vmov.f32	s0, s14
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f003 fd6d 	bl	800a5b8 <PID_Init>
	}
	return l_EcuStatus;
 8006ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	200001ac 	.word	0x200001ac
 8006aec:	3f59999a 	.word	0x3f59999a
 8006af0:	200001b0 	.word	0x200001b0
 8006af4:	41180000 	.word	0x41180000
 8006af8:	200001b4 	.word	0x200001b4
 8006afc:	3d8f5c29 	.word	0x3d8f5c29
 8006b00:	200001b8 	.word	0x200001b8
 8006b04:	3f4ccccd 	.word	0x3f4ccccd
 8006b08:	447a0000 	.word	0x447a0000
 8006b0c:	437f0000 	.word	0x437f0000
 8006b10:	00000000 	.word	0x00000000

08006b14 <robot_PID>:
 * @param p_Robot pointer to the robot object needed to be controlled
 * @param p_TimeStep this functions should be called with time step - time is in (ms)
 * @return ecu_status_t status of the operation
 */
ecu_status_t robot_PID(robot_t *p_Robot, float_t p_TimeStep)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	ed87 0a00 	vstr	s0, [r7]
	ecu_status_t l_EcuStatus = ECU_OK;
 8006b20:	2300      	movs	r3, #0
 8006b22:	73fb      	strb	r3, [r7, #15]
	static float_t l_FilterdSpeed_RR = 0;
	static float_t l_PID_Out_FL = 0;
	static float_t l_PID_Out_FR = 0;
	static float_t l_PID_Out_RL = 0;
	static float_t l_PID_Out_RR = 0;
    if (NULL == p_Robot)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d102      	bne.n	8006b30 <robot_PID+0x1c>
    {
        l_EcuStatus = ECU_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	73fb      	strb	r3, [r7, #15]
 8006b2e:	e146      	b.n	8006dbe <robot_PID+0x2aa>
    }
    else
    {
		// Update the speed come from each encoder
		l_EcuStatus |= encoder_periodic_update(&p_Robot->FL.Encoder, p_TimeStep);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	331c      	adds	r3, #28
 8006b34:	ed97 0a00 	vldr	s0, [r7]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7ff fa05 	bl	8005f48 <encoder_periodic_update>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	461a      	mov	r2, r3
 8006b42:	7bfb      	ldrb	r3, [r7, #15]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= encoder_periodic_update(&p_Robot->FR.Encoder, p_TimeStep);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	334c      	adds	r3, #76	@ 0x4c
 8006b4c:	ed97 0a00 	vldr	s0, [r7]
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7ff f9f9 	bl	8005f48 <encoder_periodic_update>
 8006b56:	4603      	mov	r3, r0
 8006b58:	461a      	mov	r2, r3
 8006b5a:	7bfb      	ldrb	r3, [r7, #15]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= encoder_periodic_update(&p_Robot->RL.Encoder, p_TimeStep);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	337c      	adds	r3, #124	@ 0x7c
 8006b64:	ed97 0a00 	vldr	s0, [r7]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7ff f9ed 	bl	8005f48 <encoder_periodic_update>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	461a      	mov	r2, r3
 8006b72:	7bfb      	ldrb	r3, [r7, #15]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= encoder_periodic_update(&p_Robot->RR.Encoder, p_TimeStep);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	33ac      	adds	r3, #172	@ 0xac
 8006b7c:	ed97 0a00 	vldr	s0, [r7]
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7ff f9e1 	bl	8005f48 <encoder_periodic_update>
 8006b86:	4603      	mov	r3, r0
 8006b88:	461a      	mov	r2, r3
 8006b8a:	7bfb      	ldrb	r3, [r7, #15]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	73fb      	strb	r3, [r7, #15]

		// Filter the final speed using low pass filter
		l_FilterdSpeed_FL = ENCODER_READ_FILTER_CONST * p_Robot->FL.Encoder.Speed + 
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	edd3 7a08 	vldr	s15, [r3, #32]
 8006b96:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006b9a:	ee27 7a87 	vmul.f32	s14, s15, s14
							(1 - ENCODER_READ_FILTER_CONST) * l_FilterdSpeed_FL;
 8006b9e:	4b8a      	ldr	r3, [pc, #552]	@ (8006dc8 <robot_PID+0x2b4>)
 8006ba0:	edd3 7a00 	vldr	s15, [r3]
 8006ba4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006ba8:	ee67 7aa6 	vmul.f32	s15, s15, s13
		l_FilterdSpeed_FL = ENCODER_READ_FILTER_CONST * p_Robot->FL.Encoder.Speed + 
 8006bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bb0:	4b85      	ldr	r3, [pc, #532]	@ (8006dc8 <robot_PID+0x2b4>)
 8006bb2:	edc3 7a00 	vstr	s15, [r3]
		l_FilterdSpeed_FR = ENCODER_READ_FILTER_CONST * p_Robot->FR.Encoder.Speed + 
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8006bbc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006bc0:	ee27 7a87 	vmul.f32	s14, s15, s14
							(1 - ENCODER_READ_FILTER_CONST) * l_FilterdSpeed_FR;
 8006bc4:	4b81      	ldr	r3, [pc, #516]	@ (8006dcc <robot_PID+0x2b8>)
 8006bc6:	edd3 7a00 	vldr	s15, [r3]
 8006bca:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006bce:	ee67 7aa6 	vmul.f32	s15, s15, s13
		l_FilterdSpeed_FR = ENCODER_READ_FILTER_CONST * p_Robot->FR.Encoder.Speed + 
 8006bd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bd6:	4b7d      	ldr	r3, [pc, #500]	@ (8006dcc <robot_PID+0x2b8>)
 8006bd8:	edc3 7a00 	vstr	s15, [r3]
		l_FilterdSpeed_RL = ENCODER_READ_FILTER_CONST * p_Robot->RL.Encoder.Speed + 
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8006be2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006be6:	ee27 7a87 	vmul.f32	s14, s15, s14
							(1 - ENCODER_READ_FILTER_CONST) * l_FilterdSpeed_RL;
 8006bea:	4b79      	ldr	r3, [pc, #484]	@ (8006dd0 <robot_PID+0x2bc>)
 8006bec:	edd3 7a00 	vldr	s15, [r3]
 8006bf0:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006bf4:	ee67 7aa6 	vmul.f32	s15, s15, s13
		l_FilterdSpeed_RL = ENCODER_READ_FILTER_CONST * p_Robot->RL.Encoder.Speed + 
 8006bf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bfc:	4b74      	ldr	r3, [pc, #464]	@ (8006dd0 <robot_PID+0x2bc>)
 8006bfe:	edc3 7a00 	vstr	s15, [r3]
		l_FilterdSpeed_RR = ENCODER_READ_FILTER_CONST * p_Robot->RR.Encoder.Speed + 
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8006c08:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006c0c:	ee27 7a87 	vmul.f32	s14, s15, s14
							(1 - ENCODER_READ_FILTER_CONST) * l_FilterdSpeed_RR;
 8006c10:	4b70      	ldr	r3, [pc, #448]	@ (8006dd4 <robot_PID+0x2c0>)
 8006c12:	edd3 7a00 	vldr	s15, [r3]
 8006c16:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006c1a:	ee67 7aa6 	vmul.f32	s15, s15, s13
		l_FilterdSpeed_RR = ENCODER_READ_FILTER_CONST * p_Robot->RR.Encoder.Speed + 
 8006c1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c22:	4b6c      	ldr	r3, [pc, #432]	@ (8006dd4 <robot_PID+0x2c0>)
 8006c24:	edc3 7a00 	vstr	s15, [r3]
		
		// PID output 
		l_PID_Out_FL = PID_Compute(&p_Robot->PID_FL, p_Robot->FL.Speed, l_FilterdSpeed_FL);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	edd3 7a05 	vldr	s15, [r3, #20]
 8006c34:	4b64      	ldr	r3, [pc, #400]	@ (8006dc8 <robot_PID+0x2b4>)
 8006c36:	ed93 7a00 	vldr	s14, [r3]
 8006c3a:	eef0 0a47 	vmov.f32	s1, s14
 8006c3e:	eeb0 0a67 	vmov.f32	s0, s15
 8006c42:	4610      	mov	r0, r2
 8006c44:	f003 fcf1 	bl	800a62a <PID_Compute>
 8006c48:	eef0 7a40 	vmov.f32	s15, s0
 8006c4c:	4b62      	ldr	r3, [pc, #392]	@ (8006dd8 <robot_PID+0x2c4>)
 8006c4e:	edc3 7a00 	vstr	s15, [r3]
		l_PID_Out_FR = PID_Compute(&p_Robot->PID_FR, p_Robot->FR.Speed, l_FilterdSpeed_FR);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f103 02e8 	add.w	r2, r3, #232	@ 0xe8
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8006c5e:	4b5b      	ldr	r3, [pc, #364]	@ (8006dcc <robot_PID+0x2b8>)
 8006c60:	ed93 7a00 	vldr	s14, [r3]
 8006c64:	eef0 0a47 	vmov.f32	s1, s14
 8006c68:	eeb0 0a67 	vmov.f32	s0, s15
 8006c6c:	4610      	mov	r0, r2
 8006c6e:	f003 fcdc 	bl	800a62a <PID_Compute>
 8006c72:	eef0 7a40 	vmov.f32	s15, s0
 8006c76:	4b59      	ldr	r3, [pc, #356]	@ (8006ddc <robot_PID+0x2c8>)
 8006c78:	edc3 7a00 	vstr	s15, [r3]
		l_PID_Out_RL = PID_Compute(&p_Robot->PID_RL, p_Robot->RL.Speed, l_FilterdSpeed_RL);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8006c88:	4b51      	ldr	r3, [pc, #324]	@ (8006dd0 <robot_PID+0x2bc>)
 8006c8a:	ed93 7a00 	vldr	s14, [r3]
 8006c8e:	eef0 0a47 	vmov.f32	s1, s14
 8006c92:	eeb0 0a67 	vmov.f32	s0, s15
 8006c96:	4610      	mov	r0, r2
 8006c98:	f003 fcc7 	bl	800a62a <PID_Compute>
 8006c9c:	eef0 7a40 	vmov.f32	s15, s0
 8006ca0:	4b4f      	ldr	r3, [pc, #316]	@ (8006de0 <robot_PID+0x2cc>)
 8006ca2:	edc3 7a00 	vstr	s15, [r3]
		l_PID_Out_RR = PID_Compute(&p_Robot->PID_RR, p_Robot->RR.Speed, l_FilterdSpeed_RR);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8006cb2:	4b48      	ldr	r3, [pc, #288]	@ (8006dd4 <robot_PID+0x2c0>)
 8006cb4:	ed93 7a00 	vldr	s14, [r3]
 8006cb8:	eef0 0a47 	vmov.f32	s1, s14
 8006cbc:	eeb0 0a67 	vmov.f32	s0, s15
 8006cc0:	4610      	mov	r0, r2
 8006cc2:	f003 fcb2 	bl	800a62a <PID_Compute>
 8006cc6:	eef0 7a40 	vmov.f32	s15, s0
 8006cca:	4b46      	ldr	r3, [pc, #280]	@ (8006de4 <robot_PID+0x2d0>)
 8006ccc:	edc3 7a00 	vstr	s15, [r3]

		// Map PID output from (0 - 255) to be (0 - MaxClibratedSpeed of motors)
		l_PID_Out_FL *= (MaxClibratedSpeed / PID_ROBOT_MAX_OUT);
 8006cd0:	4b45      	ldr	r3, [pc, #276]	@ (8006de8 <robot_PID+0x2d4>)
 8006cd2:	edd3 7a00 	vldr	s15, [r3]
 8006cd6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8006dec <robot_PID+0x2d8>
 8006cda:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006cde:	4b3e      	ldr	r3, [pc, #248]	@ (8006dd8 <robot_PID+0x2c4>)
 8006ce0:	edd3 7a00 	vldr	s15, [r3]
 8006ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ce8:	4b3b      	ldr	r3, [pc, #236]	@ (8006dd8 <robot_PID+0x2c4>)
 8006cea:	edc3 7a00 	vstr	s15, [r3]
		l_PID_Out_FR *= (MaxClibratedSpeed / PID_ROBOT_MAX_OUT);
 8006cee:	4b3e      	ldr	r3, [pc, #248]	@ (8006de8 <robot_PID+0x2d4>)
 8006cf0:	edd3 7a00 	vldr	s15, [r3]
 8006cf4:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006dec <robot_PID+0x2d8>
 8006cf8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006cfc:	4b37      	ldr	r3, [pc, #220]	@ (8006ddc <robot_PID+0x2c8>)
 8006cfe:	edd3 7a00 	vldr	s15, [r3]
 8006d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d06:	4b35      	ldr	r3, [pc, #212]	@ (8006ddc <robot_PID+0x2c8>)
 8006d08:	edc3 7a00 	vstr	s15, [r3]
		l_PID_Out_RL *= (MaxClibratedSpeed / PID_ROBOT_MAX_OUT);
 8006d0c:	4b36      	ldr	r3, [pc, #216]	@ (8006de8 <robot_PID+0x2d4>)
 8006d0e:	edd3 7a00 	vldr	s15, [r3]
 8006d12:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8006dec <robot_PID+0x2d8>
 8006d16:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006d1a:	4b31      	ldr	r3, [pc, #196]	@ (8006de0 <robot_PID+0x2cc>)
 8006d1c:	edd3 7a00 	vldr	s15, [r3]
 8006d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d24:	4b2e      	ldr	r3, [pc, #184]	@ (8006de0 <robot_PID+0x2cc>)
 8006d26:	edc3 7a00 	vstr	s15, [r3]
		l_PID_Out_RR *= (MaxClibratedSpeed / PID_ROBOT_MAX_OUT);
 8006d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8006de8 <robot_PID+0x2d4>)
 8006d2c:	edd3 7a00 	vldr	s15, [r3]
 8006d30:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8006dec <robot_PID+0x2d8>
 8006d34:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006d38:	4b2a      	ldr	r3, [pc, #168]	@ (8006de4 <robot_PID+0x2d0>)
 8006d3a:	edd3 7a00 	vldr	s15, [r3]
 8006d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d42:	4b28      	ldr	r3, [pc, #160]	@ (8006de4 <robot_PID+0x2d0>)
 8006d44:	edc3 7a00 	vstr	s15, [r3]

		// change the speed of the motor according to the PID output
		l_EcuStatus |= motor_change_speed(&p_Robot->FL.Motor, l_PID_Out_FL);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a23      	ldr	r2, [pc, #140]	@ (8006dd8 <robot_PID+0x2c4>)
 8006d4c:	edd2 7a00 	vldr	s15, [r2]
 8006d50:	eeb0 0a67 	vmov.f32	s0, s15
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7ff fa99 	bl	800628c <motor_change_speed>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	7bfb      	ldrb	r3, [r7, #15]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= motor_change_speed(&p_Robot->FR.Motor, l_PID_Out_FR);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	3330      	adds	r3, #48	@ 0x30
 8006d68:	4a1c      	ldr	r2, [pc, #112]	@ (8006ddc <robot_PID+0x2c8>)
 8006d6a:	edd2 7a00 	vldr	s15, [r2]
 8006d6e:	eeb0 0a67 	vmov.f32	s0, s15
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7ff fa8a 	bl	800628c <motor_change_speed>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	7bfb      	ldrb	r3, [r7, #15]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= motor_change_speed(&p_Robot->RL.Motor, l_PID_Out_RL);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	3360      	adds	r3, #96	@ 0x60
 8006d86:	4a16      	ldr	r2, [pc, #88]	@ (8006de0 <robot_PID+0x2cc>)
 8006d88:	edd2 7a00 	vldr	s15, [r2]
 8006d8c:	eeb0 0a67 	vmov.f32	s0, s15
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff fa7b 	bl	800628c <motor_change_speed>
 8006d96:	4603      	mov	r3, r0
 8006d98:	461a      	mov	r2, r3
 8006d9a:	7bfb      	ldrb	r3, [r7, #15]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	73fb      	strb	r3, [r7, #15]
		l_EcuStatus |= motor_change_speed(&p_Robot->RR.Motor, l_PID_Out_RR);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	3390      	adds	r3, #144	@ 0x90
 8006da4:	4a0f      	ldr	r2, [pc, #60]	@ (8006de4 <robot_PID+0x2d0>)
 8006da6:	edd2 7a00 	vldr	s15, [r2]
 8006daa:	eeb0 0a67 	vmov.f32	s0, s15
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7ff fa6c 	bl	800628c <motor_change_speed>
 8006db4:	4603      	mov	r3, r0
 8006db6:	461a      	mov	r2, r3
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	73fb      	strb	r3, [r7, #15]

	}
	return l_EcuStatus;
 8006dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3710      	adds	r7, #16
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	2000051c 	.word	0x2000051c
 8006dcc:	20000520 	.word	0x20000520
 8006dd0:	20000524 	.word	0x20000524
 8006dd4:	20000528 	.word	0x20000528
 8006dd8:	2000052c 	.word	0x2000052c
 8006ddc:	20000530 	.word	0x20000530
 8006de0:	20000534 	.word	0x20000534
 8006de4:	20000538 	.word	0x20000538
 8006de8:	200001a8 	.word	0x200001a8
 8006dec:	437f0000 	.word	0x437f0000

08006df0 <__NVIC_SetPriority>:
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	4603      	mov	r3, r0
 8006df8:	6039      	str	r1, [r7, #0]
 8006dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	db0a      	blt.n	8006e1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	490c      	ldr	r1, [pc, #48]	@ (8006e3c <__NVIC_SetPriority+0x4c>)
 8006e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e0e:	0112      	lsls	r2, r2, #4
 8006e10:	b2d2      	uxtb	r2, r2
 8006e12:	440b      	add	r3, r1
 8006e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006e18:	e00a      	b.n	8006e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	b2da      	uxtb	r2, r3
 8006e1e:	4908      	ldr	r1, [pc, #32]	@ (8006e40 <__NVIC_SetPriority+0x50>)
 8006e20:	79fb      	ldrb	r3, [r7, #7]
 8006e22:	f003 030f 	and.w	r3, r3, #15
 8006e26:	3b04      	subs	r3, #4
 8006e28:	0112      	lsls	r2, r2, #4
 8006e2a:	b2d2      	uxtb	r2, r2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	761a      	strb	r2, [r3, #24]
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	e000e100 	.word	0xe000e100
 8006e40:	e000ed00 	.word	0xe000ed00

08006e44 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006e44:	b580      	push	{r7, lr}
 8006e46:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006e48:	4b05      	ldr	r3, [pc, #20]	@ (8006e60 <SysTick_Handler+0x1c>)
 8006e4a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006e4c:	f002 fa3a 	bl	80092c4 <xTaskGetSchedulerState>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d001      	beq.n	8006e5a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006e56:	f003 f92f 	bl	800a0b8 <xPortSysTickHandler>
  }
}
 8006e5a:	bf00      	nop
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	e000e010 	.word	0xe000e010

08006e64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006e64:	b580      	push	{r7, lr}
 8006e66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006e68:	2100      	movs	r1, #0
 8006e6a:	f06f 0004 	mvn.w	r0, #4
 8006e6e:	f7ff ffbf 	bl	8006df0 <__NVIC_SetPriority>
#endif
}
 8006e72:	bf00      	nop
 8006e74:	bd80      	pop	{r7, pc}
	...

08006e78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e7e:	f3ef 8305 	mrs	r3, IPSR
 8006e82:	603b      	str	r3, [r7, #0]
  return(result);
 8006e84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006e8a:	f06f 0305 	mvn.w	r3, #5
 8006e8e:	607b      	str	r3, [r7, #4]
 8006e90:	e00c      	b.n	8006eac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006e92:	4b0a      	ldr	r3, [pc, #40]	@ (8006ebc <osKernelInitialize+0x44>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d105      	bne.n	8006ea6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006e9a:	4b08      	ldr	r3, [pc, #32]	@ (8006ebc <osKernelInitialize+0x44>)
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	607b      	str	r3, [r7, #4]
 8006ea4:	e002      	b.n	8006eac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eaa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006eac:	687b      	ldr	r3, [r7, #4]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	2000053c 	.word	0x2000053c

08006ec0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ec6:	f3ef 8305 	mrs	r3, IPSR
 8006eca:	603b      	str	r3, [r7, #0]
  return(result);
 8006ecc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d003      	beq.n	8006eda <osKernelStart+0x1a>
    stat = osErrorISR;
 8006ed2:	f06f 0305 	mvn.w	r3, #5
 8006ed6:	607b      	str	r3, [r7, #4]
 8006ed8:	e010      	b.n	8006efc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006eda:	4b0b      	ldr	r3, [pc, #44]	@ (8006f08 <osKernelStart+0x48>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d109      	bne.n	8006ef6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006ee2:	f7ff ffbf 	bl	8006e64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006ee6:	4b08      	ldr	r3, [pc, #32]	@ (8006f08 <osKernelStart+0x48>)
 8006ee8:	2202      	movs	r2, #2
 8006eea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006eec:	f001 fd9c 	bl	8008a28 <vTaskStartScheduler>
      stat = osOK;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	607b      	str	r3, [r7, #4]
 8006ef4:	e002      	b.n	8006efc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8006efa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006efc:	687b      	ldr	r3, [r7, #4]
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	2000053c 	.word	0x2000053c

08006f0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b08e      	sub	sp, #56	@ 0x38
 8006f10:	af04      	add	r7, sp, #16
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f1c:	f3ef 8305 	mrs	r3, IPSR
 8006f20:	617b      	str	r3, [r7, #20]
  return(result);
 8006f22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d17e      	bne.n	8007026 <osThreadNew+0x11a>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d07b      	beq.n	8007026 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006f2e:	2380      	movs	r3, #128	@ 0x80
 8006f30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006f32:	2318      	movs	r3, #24
 8006f34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d045      	beq.n	8006fd2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d002      	beq.n	8006f54 <osThreadNew+0x48>
        name = attr->name;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d002      	beq.n	8006f62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d008      	beq.n	8006f7a <osThreadNew+0x6e>
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	2b38      	cmp	r3, #56	@ 0x38
 8006f6c:	d805      	bhi.n	8006f7a <osThreadNew+0x6e>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <osThreadNew+0x72>
        return (NULL);
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	e054      	b.n	8007028 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	089b      	lsrs	r3, r3, #2
 8006f8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00e      	beq.n	8006fb4 <osThreadNew+0xa8>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	2b5b      	cmp	r3, #91	@ 0x5b
 8006f9c:	d90a      	bls.n	8006fb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d006      	beq.n	8006fb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d002      	beq.n	8006fb4 <osThreadNew+0xa8>
        mem = 1;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	61bb      	str	r3, [r7, #24]
 8006fb2:	e010      	b.n	8006fd6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d10c      	bne.n	8006fd6 <osThreadNew+0xca>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d108      	bne.n	8006fd6 <osThreadNew+0xca>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	691b      	ldr	r3, [r3, #16]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d104      	bne.n	8006fd6 <osThreadNew+0xca>
          mem = 0;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	61bb      	str	r3, [r7, #24]
 8006fd0:	e001      	b.n	8006fd6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006fd6:	69bb      	ldr	r3, [r7, #24]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d110      	bne.n	8006ffe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006fe4:	9202      	str	r2, [sp, #8]
 8006fe6:	9301      	str	r3, [sp, #4]
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	9300      	str	r3, [sp, #0]
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	6a3a      	ldr	r2, [r7, #32]
 8006ff0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f001 fb3c 	bl	8008670 <xTaskCreateStatic>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	613b      	str	r3, [r7, #16]
 8006ffc:	e013      	b.n	8007026 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006ffe:	69bb      	ldr	r3, [r7, #24]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d110      	bne.n	8007026 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007004:	6a3b      	ldr	r3, [r7, #32]
 8007006:	b29a      	uxth	r2, r3
 8007008:	f107 0310 	add.w	r3, r7, #16
 800700c:	9301      	str	r3, [sp, #4]
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	9300      	str	r3, [sp, #0]
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	f001 fb8a 	bl	8008730 <xTaskCreate>
 800701c:	4603      	mov	r3, r0
 800701e:	2b01      	cmp	r3, #1
 8007020:	d001      	beq.n	8007026 <osThreadNew+0x11a>
            hTask = NULL;
 8007022:	2300      	movs	r3, #0
 8007024:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007026:	693b      	ldr	r3, [r7, #16]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3728      	adds	r7, #40	@ 0x28
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007038:	f3ef 8305 	mrs	r3, IPSR
 800703c:	60bb      	str	r3, [r7, #8]
  return(result);
 800703e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007040:	2b00      	cmp	r3, #0
 8007042:	d003      	beq.n	800704c <osDelay+0x1c>
    stat = osErrorISR;
 8007044:	f06f 0305 	mvn.w	r3, #5
 8007048:	60fb      	str	r3, [r7, #12]
 800704a:	e007      	b.n	800705c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800704c:	2300      	movs	r3, #0
 800704e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d002      	beq.n	800705c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f001 fcb0 	bl	80089bc <vTaskDelay>
    }
  }

  return (stat);
 800705c:	68fb      	ldr	r3, [r7, #12]
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007066:	b580      	push	{r7, lr}
 8007068:	b088      	sub	sp, #32
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800706e:	2300      	movs	r3, #0
 8007070:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007072:	f3ef 8305 	mrs	r3, IPSR
 8007076:	60bb      	str	r3, [r7, #8]
  return(result);
 8007078:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800707a:	2b00      	cmp	r3, #0
 800707c:	d174      	bne.n	8007168 <osMutexNew+0x102>
    if (attr != NULL) {
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d003      	beq.n	800708c <osMutexNew+0x26>
      type = attr->attr_bits;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	e001      	b.n	8007090 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	2b00      	cmp	r3, #0
 8007098:	d002      	beq.n	80070a0 <osMutexNew+0x3a>
      rmtx = 1U;
 800709a:	2301      	movs	r3, #1
 800709c:	617b      	str	r3, [r7, #20]
 800709e:	e001      	b.n	80070a4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	f003 0308 	and.w	r3, r3, #8
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d15c      	bne.n	8007168 <osMutexNew+0x102>
      mem = -1;
 80070ae:	f04f 33ff 	mov.w	r3, #4294967295
 80070b2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d015      	beq.n	80070e6 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d006      	beq.n	80070d0 <osMutexNew+0x6a>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	2b4f      	cmp	r3, #79	@ 0x4f
 80070c8:	d902      	bls.n	80070d0 <osMutexNew+0x6a>
          mem = 1;
 80070ca:	2301      	movs	r3, #1
 80070cc:	613b      	str	r3, [r7, #16]
 80070ce:	e00c      	b.n	80070ea <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d108      	bne.n	80070ea <osMutexNew+0x84>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d104      	bne.n	80070ea <osMutexNew+0x84>
            mem = 0;
 80070e0:	2300      	movs	r3, #0
 80070e2:	613b      	str	r3, [r7, #16]
 80070e4:	e001      	b.n	80070ea <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80070e6:	2300      	movs	r3, #0
 80070e8:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d112      	bne.n	8007116 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d007      	beq.n	8007106 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	4619      	mov	r1, r3
 80070fc:	2004      	movs	r0, #4
 80070fe:	f000 fbb6 	bl	800786e <xQueueCreateMutexStatic>
 8007102:	61f8      	str	r0, [r7, #28]
 8007104:	e016      	b.n	8007134 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	4619      	mov	r1, r3
 800710c:	2001      	movs	r0, #1
 800710e:	f000 fbae 	bl	800786e <xQueueCreateMutexStatic>
 8007112:	61f8      	str	r0, [r7, #28]
 8007114:	e00e      	b.n	8007134 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d10b      	bne.n	8007134 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d004      	beq.n	800712c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007122:	2004      	movs	r0, #4
 8007124:	f000 fb8b 	bl	800783e <xQueueCreateMutex>
 8007128:	61f8      	str	r0, [r7, #28]
 800712a:	e003      	b.n	8007134 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800712c:	2001      	movs	r0, #1
 800712e:	f000 fb86 	bl	800783e <xQueueCreateMutex>
 8007132:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00c      	beq.n	8007154 <osMutexNew+0xee>
        if (attr != NULL) {
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <osMutexNew+0xe2>
          name = attr->name;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	60fb      	str	r3, [r7, #12]
 8007146:	e001      	b.n	800714c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8007148:	2300      	movs	r3, #0
 800714a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800714c:	68f9      	ldr	r1, [r7, #12]
 800714e:	69f8      	ldr	r0, [r7, #28]
 8007150:	f001 fa06 	bl	8008560 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d006      	beq.n	8007168 <osMutexNew+0x102>
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d003      	beq.n	8007168 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	f043 0301 	orr.w	r3, r3, #1
 8007166:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007168:	69fb      	ldr	r3, [r7, #28]
}
 800716a:	4618      	mov	r0, r3
 800716c:	3720      	adds	r7, #32
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007172:	b580      	push	{r7, lr}
 8007174:	b08a      	sub	sp, #40	@ 0x28
 8007176:	af02      	add	r7, sp, #8
 8007178:	60f8      	str	r0, [r7, #12]
 800717a:	60b9      	str	r1, [r7, #8]
 800717c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800717e:	2300      	movs	r3, #0
 8007180:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007182:	f3ef 8305 	mrs	r3, IPSR
 8007186:	613b      	str	r3, [r7, #16]
  return(result);
 8007188:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800718a:	2b00      	cmp	r3, #0
 800718c:	d175      	bne.n	800727a <osSemaphoreNew+0x108>
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d072      	beq.n	800727a <osSemaphoreNew+0x108>
 8007194:	68ba      	ldr	r2, [r7, #8]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	429a      	cmp	r2, r3
 800719a:	d86e      	bhi.n	800727a <osSemaphoreNew+0x108>
    mem = -1;
 800719c:	f04f 33ff 	mov.w	r3, #4294967295
 80071a0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d015      	beq.n	80071d4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d006      	beq.n	80071be <osSemaphoreNew+0x4c>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	2b4f      	cmp	r3, #79	@ 0x4f
 80071b6:	d902      	bls.n	80071be <osSemaphoreNew+0x4c>
        mem = 1;
 80071b8:	2301      	movs	r3, #1
 80071ba:	61bb      	str	r3, [r7, #24]
 80071bc:	e00c      	b.n	80071d8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d108      	bne.n	80071d8 <osSemaphoreNew+0x66>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d104      	bne.n	80071d8 <osSemaphoreNew+0x66>
          mem = 0;
 80071ce:	2300      	movs	r3, #0
 80071d0:	61bb      	str	r3, [r7, #24]
 80071d2:	e001      	b.n	80071d8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80071d4:	2300      	movs	r3, #0
 80071d6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80071d8:	69bb      	ldr	r3, [r7, #24]
 80071da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071de:	d04c      	beq.n	800727a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	d128      	bne.n	8007238 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d10a      	bne.n	8007202 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	2203      	movs	r2, #3
 80071f2:	9200      	str	r2, [sp, #0]
 80071f4:	2200      	movs	r2, #0
 80071f6:	2100      	movs	r1, #0
 80071f8:	2001      	movs	r0, #1
 80071fa:	f000 fa2b 	bl	8007654 <xQueueGenericCreateStatic>
 80071fe:	61f8      	str	r0, [r7, #28]
 8007200:	e005      	b.n	800720e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007202:	2203      	movs	r2, #3
 8007204:	2100      	movs	r1, #0
 8007206:	2001      	movs	r0, #1
 8007208:	f000 faa1 	bl	800774e <xQueueGenericCreate>
 800720c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d022      	beq.n	800725a <osSemaphoreNew+0xe8>
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d01f      	beq.n	800725a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800721a:	2300      	movs	r3, #0
 800721c:	2200      	movs	r2, #0
 800721e:	2100      	movs	r1, #0
 8007220:	69f8      	ldr	r0, [r7, #28]
 8007222:	f000 fbad 	bl	8007980 <xQueueGenericSend>
 8007226:	4603      	mov	r3, r0
 8007228:	2b01      	cmp	r3, #1
 800722a:	d016      	beq.n	800725a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800722c:	69f8      	ldr	r0, [r7, #28]
 800722e:	f001 f84b 	bl	80082c8 <vQueueDelete>
            hSemaphore = NULL;
 8007232:	2300      	movs	r3, #0
 8007234:	61fb      	str	r3, [r7, #28]
 8007236:	e010      	b.n	800725a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007238:	69bb      	ldr	r3, [r7, #24]
 800723a:	2b01      	cmp	r3, #1
 800723c:	d108      	bne.n	8007250 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	461a      	mov	r2, r3
 8007244:	68b9      	ldr	r1, [r7, #8]
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f000 fb2c 	bl	80078a4 <xQueueCreateCountingSemaphoreStatic>
 800724c:	61f8      	str	r0, [r7, #28]
 800724e:	e004      	b.n	800725a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007250:	68b9      	ldr	r1, [r7, #8]
 8007252:	68f8      	ldr	r0, [r7, #12]
 8007254:	f000 fb5f 	bl	8007916 <xQueueCreateCountingSemaphore>
 8007258:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d00c      	beq.n	800727a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <osSemaphoreNew+0xfc>
          name = attr->name;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	617b      	str	r3, [r7, #20]
 800726c:	e001      	b.n	8007272 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800726e:	2300      	movs	r3, #0
 8007270:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007272:	6979      	ldr	r1, [r7, #20]
 8007274:	69f8      	ldr	r0, [r7, #28]
 8007276:	f001 f973 	bl	8008560 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800727a:	69fb      	ldr	r3, [r7, #28]
}
 800727c:	4618      	mov	r0, r3
 800727e:	3720      	adds	r7, #32
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007284:	b580      	push	{r7, lr}
 8007286:	b086      	sub	sp, #24
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007292:	2300      	movs	r3, #0
 8007294:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d103      	bne.n	80072a4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800729c:	f06f 0303 	mvn.w	r3, #3
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	e039      	b.n	8007318 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072a4:	f3ef 8305 	mrs	r3, IPSR
 80072a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80072aa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d022      	beq.n	80072f6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d003      	beq.n	80072be <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80072b6:	f06f 0303 	mvn.w	r3, #3
 80072ba:	617b      	str	r3, [r7, #20]
 80072bc:	e02c      	b.n	8007318 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80072be:	2300      	movs	r3, #0
 80072c0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80072c2:	f107 0308 	add.w	r3, r7, #8
 80072c6:	461a      	mov	r2, r3
 80072c8:	2100      	movs	r1, #0
 80072ca:	6938      	ldr	r0, [r7, #16]
 80072cc:	f000 ff7a 	bl	80081c4 <xQueueReceiveFromISR>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d003      	beq.n	80072de <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80072d6:	f06f 0302 	mvn.w	r3, #2
 80072da:	617b      	str	r3, [r7, #20]
 80072dc:	e01c      	b.n	8007318 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d019      	beq.n	8007318 <osSemaphoreAcquire+0x94>
 80072e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007324 <osSemaphoreAcquire+0xa0>)
 80072e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072ea:	601a      	str	r2, [r3, #0]
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	f3bf 8f6f 	isb	sy
 80072f4:	e010      	b.n	8007318 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80072f6:	6839      	ldr	r1, [r7, #0]
 80072f8:	6938      	ldr	r0, [r7, #16]
 80072fa:	f000 fe53 	bl	8007fa4 <xQueueSemaphoreTake>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b01      	cmp	r3, #1
 8007302:	d009      	beq.n	8007318 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d003      	beq.n	8007312 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800730a:	f06f 0301 	mvn.w	r3, #1
 800730e:	617b      	str	r3, [r7, #20]
 8007310:	e002      	b.n	8007318 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007312:	f06f 0302 	mvn.w	r3, #2
 8007316:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007318:	697b      	ldr	r3, [r7, #20]
}
 800731a:	4618      	mov	r0, r3
 800731c:	3718      	adds	r7, #24
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	e000ed04 	.word	0xe000ed04

08007328 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007328:	b580      	push	{r7, lr}
 800732a:	b086      	sub	sp, #24
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007334:	2300      	movs	r3, #0
 8007336:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d103      	bne.n	8007346 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800733e:	f06f 0303 	mvn.w	r3, #3
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	e02c      	b.n	80073a0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007346:	f3ef 8305 	mrs	r3, IPSR
 800734a:	60fb      	str	r3, [r7, #12]
  return(result);
 800734c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800734e:	2b00      	cmp	r3, #0
 8007350:	d01a      	beq.n	8007388 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007352:	2300      	movs	r3, #0
 8007354:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007356:	f107 0308 	add.w	r3, r7, #8
 800735a:	4619      	mov	r1, r3
 800735c:	6938      	ldr	r0, [r7, #16]
 800735e:	f000 fcaf 	bl	8007cc0 <xQueueGiveFromISR>
 8007362:	4603      	mov	r3, r0
 8007364:	2b01      	cmp	r3, #1
 8007366:	d003      	beq.n	8007370 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007368:	f06f 0302 	mvn.w	r3, #2
 800736c:	617b      	str	r3, [r7, #20]
 800736e:	e017      	b.n	80073a0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d014      	beq.n	80073a0 <osSemaphoreRelease+0x78>
 8007376:	4b0d      	ldr	r3, [pc, #52]	@ (80073ac <osSemaphoreRelease+0x84>)
 8007378:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800737c:	601a      	str	r2, [r3, #0]
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	f3bf 8f6f 	isb	sy
 8007386:	e00b      	b.n	80073a0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007388:	2300      	movs	r3, #0
 800738a:	2200      	movs	r2, #0
 800738c:	2100      	movs	r1, #0
 800738e:	6938      	ldr	r0, [r7, #16]
 8007390:	f000 faf6 	bl	8007980 <xQueueGenericSend>
 8007394:	4603      	mov	r3, r0
 8007396:	2b01      	cmp	r3, #1
 8007398:	d002      	beq.n	80073a0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800739a:	f06f 0302 	mvn.w	r3, #2
 800739e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80073a0:	697b      	ldr	r3, [r7, #20]
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3718      	adds	r7, #24
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	e000ed04 	.word	0xe000ed04

080073b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	4a07      	ldr	r2, [pc, #28]	@ (80073dc <vApplicationGetIdleTaskMemory+0x2c>)
 80073c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	4a06      	ldr	r2, [pc, #24]	@ (80073e0 <vApplicationGetIdleTaskMemory+0x30>)
 80073c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2280      	movs	r2, #128	@ 0x80
 80073cc:	601a      	str	r2, [r3, #0]
}
 80073ce:	bf00      	nop
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	20000540 	.word	0x20000540
 80073e0:	2000059c 	.word	0x2000059c

080073e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	4a07      	ldr	r2, [pc, #28]	@ (8007410 <vApplicationGetTimerTaskMemory+0x2c>)
 80073f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	4a06      	ldr	r2, [pc, #24]	@ (8007414 <vApplicationGetTimerTaskMemory+0x30>)
 80073fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007402:	601a      	str	r2, [r3, #0]
}
 8007404:	bf00      	nop
 8007406:	3714      	adds	r7, #20
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr
 8007410:	2000079c 	.word	0x2000079c
 8007414:	200007f8 	.word	0x200007f8

08007418 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f103 0208 	add.w	r2, r3, #8
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f04f 32ff 	mov.w	r2, #4294967295
 8007430:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f103 0208 	add.w	r2, r3, #8
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f103 0208 	add.w	r2, r3, #8
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800744c:	bf00      	nop
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007466:	bf00      	nop
 8007468:	370c      	adds	r7, #12
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr

08007472 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007472:	b480      	push	{r7}
 8007474:	b085      	sub	sp, #20
 8007476:	af00      	add	r7, sp, #0
 8007478:	6078      	str	r0, [r7, #4]
 800747a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	689a      	ldr	r2, [r3, #8]
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	683a      	ldr	r2, [r7, #0]
 8007496:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	1c5a      	adds	r2, r3, #1
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	601a      	str	r2, [r3, #0]
}
 80074ae:	bf00      	nop
 80074b0:	3714      	adds	r7, #20
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr

080074ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80074ba:	b480      	push	{r7}
 80074bc:	b085      	sub	sp, #20
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
 80074c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d0:	d103      	bne.n	80074da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	60fb      	str	r3, [r7, #12]
 80074d8:	e00c      	b.n	80074f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	3308      	adds	r3, #8
 80074de:	60fb      	str	r3, [r7, #12]
 80074e0:	e002      	b.n	80074e8 <vListInsert+0x2e>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	60fb      	str	r3, [r7, #12]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d2f6      	bcs.n	80074e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	685a      	ldr	r2, [r3, #4]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	683a      	ldr	r2, [r7, #0]
 8007502:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	68fa      	ldr	r2, [r7, #12]
 8007508:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	683a      	ldr	r2, [r7, #0]
 800750e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	1c5a      	adds	r2, r3, #1
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	601a      	str	r2, [r3, #0]
}
 8007520:	bf00      	nop
 8007522:	3714      	adds	r7, #20
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	691b      	ldr	r3, [r3, #16]
 8007538:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	6892      	ldr	r2, [r2, #8]
 8007542:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	6852      	ldr	r2, [r2, #4]
 800754c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	429a      	cmp	r2, r3
 8007556:	d103      	bne.n	8007560 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	689a      	ldr	r2, [r3, #8]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	1e5a      	subs	r2, r3, #1
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d10b      	bne.n	80075ac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007598:	f383 8811 	msr	BASEPRI, r3
 800759c:	f3bf 8f6f 	isb	sy
 80075a0:	f3bf 8f4f 	dsb	sy
 80075a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80075a6:	bf00      	nop
 80075a8:	bf00      	nop
 80075aa:	e7fd      	b.n	80075a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80075ac:	f002 fcf4 	bl	8009f98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b8:	68f9      	ldr	r1, [r7, #12]
 80075ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80075bc:	fb01 f303 	mul.w	r3, r1, r3
 80075c0:	441a      	add	r2, r3
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075dc:	3b01      	subs	r3, #1
 80075de:	68f9      	ldr	r1, [r7, #12]
 80075e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80075e2:	fb01 f303 	mul.w	r3, r1, r3
 80075e6:	441a      	add	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	22ff      	movs	r2, #255	@ 0xff
 80075f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	22ff      	movs	r2, #255	@ 0xff
 80075f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d114      	bne.n	800762c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d01a      	beq.n	8007640 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	3310      	adds	r3, #16
 800760e:	4618      	mov	r0, r3
 8007610:	f001 fc98 	bl	8008f44 <xTaskRemoveFromEventList>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d012      	beq.n	8007640 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800761a:	4b0d      	ldr	r3, [pc, #52]	@ (8007650 <xQueueGenericReset+0xd0>)
 800761c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007620:	601a      	str	r2, [r3, #0]
 8007622:	f3bf 8f4f 	dsb	sy
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	e009      	b.n	8007640 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	3310      	adds	r3, #16
 8007630:	4618      	mov	r0, r3
 8007632:	f7ff fef1 	bl	8007418 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	3324      	adds	r3, #36	@ 0x24
 800763a:	4618      	mov	r0, r3
 800763c:	f7ff feec 	bl	8007418 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007640:	f002 fcdc 	bl	8009ffc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007644:	2301      	movs	r3, #1
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	e000ed04 	.word	0xe000ed04

08007654 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08e      	sub	sp, #56	@ 0x38
 8007658:	af02      	add	r7, sp, #8
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
 8007660:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d10b      	bne.n	8007680 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800766c:	f383 8811 	msr	BASEPRI, r3
 8007670:	f3bf 8f6f 	isb	sy
 8007674:	f3bf 8f4f 	dsb	sy
 8007678:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800767a:	bf00      	nop
 800767c:	bf00      	nop
 800767e:	e7fd      	b.n	800767c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d10b      	bne.n	800769e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800768a:	f383 8811 	msr	BASEPRI, r3
 800768e:	f3bf 8f6f 	isb	sy
 8007692:	f3bf 8f4f 	dsb	sy
 8007696:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007698:	bf00      	nop
 800769a:	bf00      	nop
 800769c:	e7fd      	b.n	800769a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d002      	beq.n	80076aa <xQueueGenericCreateStatic+0x56>
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d001      	beq.n	80076ae <xQueueGenericCreateStatic+0x5a>
 80076aa:	2301      	movs	r3, #1
 80076ac:	e000      	b.n	80076b0 <xQueueGenericCreateStatic+0x5c>
 80076ae:	2300      	movs	r3, #0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10b      	bne.n	80076cc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80076b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	623b      	str	r3, [r7, #32]
}
 80076c6:	bf00      	nop
 80076c8:	bf00      	nop
 80076ca:	e7fd      	b.n	80076c8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d102      	bne.n	80076d8 <xQueueGenericCreateStatic+0x84>
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d101      	bne.n	80076dc <xQueueGenericCreateStatic+0x88>
 80076d8:	2301      	movs	r3, #1
 80076da:	e000      	b.n	80076de <xQueueGenericCreateStatic+0x8a>
 80076dc:	2300      	movs	r3, #0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d10b      	bne.n	80076fa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80076e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e6:	f383 8811 	msr	BASEPRI, r3
 80076ea:	f3bf 8f6f 	isb	sy
 80076ee:	f3bf 8f4f 	dsb	sy
 80076f2:	61fb      	str	r3, [r7, #28]
}
 80076f4:	bf00      	nop
 80076f6:	bf00      	nop
 80076f8:	e7fd      	b.n	80076f6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80076fa:	2350      	movs	r3, #80	@ 0x50
 80076fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	2b50      	cmp	r3, #80	@ 0x50
 8007702:	d00b      	beq.n	800771c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007708:	f383 8811 	msr	BASEPRI, r3
 800770c:	f3bf 8f6f 	isb	sy
 8007710:	f3bf 8f4f 	dsb	sy
 8007714:	61bb      	str	r3, [r7, #24]
}
 8007716:	bf00      	nop
 8007718:	bf00      	nop
 800771a:	e7fd      	b.n	8007718 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800771c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00d      	beq.n	8007744 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800772a:	2201      	movs	r2, #1
 800772c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007730:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007736:	9300      	str	r3, [sp, #0]
 8007738:	4613      	mov	r3, r2
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	68b9      	ldr	r1, [r7, #8]
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 f840 	bl	80077c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007746:	4618      	mov	r0, r3
 8007748:	3730      	adds	r7, #48	@ 0x30
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800774e:	b580      	push	{r7, lr}
 8007750:	b08a      	sub	sp, #40	@ 0x28
 8007752:	af02      	add	r7, sp, #8
 8007754:	60f8      	str	r0, [r7, #12]
 8007756:	60b9      	str	r1, [r7, #8]
 8007758:	4613      	mov	r3, r2
 800775a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d10b      	bne.n	800777a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	613b      	str	r3, [r7, #16]
}
 8007774:	bf00      	nop
 8007776:	bf00      	nop
 8007778:	e7fd      	b.n	8007776 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	fb02 f303 	mul.w	r3, r2, r3
 8007782:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	3350      	adds	r3, #80	@ 0x50
 8007788:	4618      	mov	r0, r3
 800778a:	f002 fd27 	bl	800a1dc <pvPortMalloc>
 800778e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007790:	69bb      	ldr	r3, [r7, #24]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d011      	beq.n	80077ba <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	3350      	adds	r3, #80	@ 0x50
 800779e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80077a8:	79fa      	ldrb	r2, [r7, #7]
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	4613      	mov	r3, r2
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	68b9      	ldr	r1, [r7, #8]
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f805 	bl	80077c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80077ba:	69bb      	ldr	r3, [r7, #24]
	}
 80077bc:	4618      	mov	r0, r3
 80077be:	3720      	adds	r7, #32
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
 80077d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d103      	bne.n	80077e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	69ba      	ldr	r2, [r7, #24]
 80077dc:	601a      	str	r2, [r3, #0]
 80077de:	e002      	b.n	80077e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80077f2:	2101      	movs	r1, #1
 80077f4:	69b8      	ldr	r0, [r7, #24]
 80077f6:	f7ff fec3 	bl	8007580 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80077fa:	69bb      	ldr	r3, [r7, #24]
 80077fc:	78fa      	ldrb	r2, [r7, #3]
 80077fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007802:	bf00      	nop
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800780a:	b580      	push	{r7, lr}
 800780c:	b082      	sub	sp, #8
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d00e      	beq.n	8007836 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800782a:	2300      	movs	r3, #0
 800782c:	2200      	movs	r2, #0
 800782e:	2100      	movs	r1, #0
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f8a5 	bl	8007980 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007836:	bf00      	nop
 8007838:	3708      	adds	r7, #8
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800783e:	b580      	push	{r7, lr}
 8007840:	b086      	sub	sp, #24
 8007842:	af00      	add	r7, sp, #0
 8007844:	4603      	mov	r3, r0
 8007846:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007848:	2301      	movs	r3, #1
 800784a:	617b      	str	r3, [r7, #20]
 800784c:	2300      	movs	r3, #0
 800784e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007850:	79fb      	ldrb	r3, [r7, #7]
 8007852:	461a      	mov	r2, r3
 8007854:	6939      	ldr	r1, [r7, #16]
 8007856:	6978      	ldr	r0, [r7, #20]
 8007858:	f7ff ff79 	bl	800774e <xQueueGenericCreate>
 800785c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f7ff ffd3 	bl	800780a <prvInitialiseMutex>

		return xNewQueue;
 8007864:	68fb      	ldr	r3, [r7, #12]
	}
 8007866:	4618      	mov	r0, r3
 8007868:	3718      	adds	r7, #24
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}

0800786e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800786e:	b580      	push	{r7, lr}
 8007870:	b088      	sub	sp, #32
 8007872:	af02      	add	r7, sp, #8
 8007874:	4603      	mov	r3, r0
 8007876:	6039      	str	r1, [r7, #0]
 8007878:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800787a:	2301      	movs	r3, #1
 800787c:	617b      	str	r3, [r7, #20]
 800787e:	2300      	movs	r3, #0
 8007880:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007882:	79fb      	ldrb	r3, [r7, #7]
 8007884:	9300      	str	r3, [sp, #0]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	2200      	movs	r2, #0
 800788a:	6939      	ldr	r1, [r7, #16]
 800788c:	6978      	ldr	r0, [r7, #20]
 800788e:	f7ff fee1 	bl	8007654 <xQueueGenericCreateStatic>
 8007892:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f7ff ffb8 	bl	800780a <prvInitialiseMutex>

		return xNewQueue;
 800789a:	68fb      	ldr	r3, [r7, #12]
	}
 800789c:	4618      	mov	r0, r3
 800789e:	3718      	adds	r7, #24
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b08a      	sub	sp, #40	@ 0x28
 80078a8:	af02      	add	r7, sp, #8
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10b      	bne.n	80078ce <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80078b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ba:	f383 8811 	msr	BASEPRI, r3
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	61bb      	str	r3, [r7, #24]
}
 80078c8:	bf00      	nop
 80078ca:	bf00      	nop
 80078cc:	e7fd      	b.n	80078ca <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d90b      	bls.n	80078ee <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80078d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	617b      	str	r3, [r7, #20]
}
 80078e8:	bf00      	nop
 80078ea:	bf00      	nop
 80078ec:	e7fd      	b.n	80078ea <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80078ee:	2302      	movs	r3, #2
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	2100      	movs	r1, #0
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f7ff feab 	bl	8007654 <xQueueGenericCreateStatic>
 80078fe:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d002      	beq.n	800790c <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	68ba      	ldr	r2, [r7, #8]
 800790a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800790c:	69fb      	ldr	r3, [r7, #28]
	}
 800790e:	4618      	mov	r0, r3
 8007910:	3720      	adds	r7, #32
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007916:	b580      	push	{r7, lr}
 8007918:	b086      	sub	sp, #24
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
 800791e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d10b      	bne.n	800793e <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792a:	f383 8811 	msr	BASEPRI, r3
 800792e:	f3bf 8f6f 	isb	sy
 8007932:	f3bf 8f4f 	dsb	sy
 8007936:	613b      	str	r3, [r7, #16]
}
 8007938:	bf00      	nop
 800793a:	bf00      	nop
 800793c:	e7fd      	b.n	800793a <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	429a      	cmp	r2, r3
 8007944:	d90b      	bls.n	800795e <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794a:	f383 8811 	msr	BASEPRI, r3
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	f3bf 8f4f 	dsb	sy
 8007956:	60fb      	str	r3, [r7, #12]
}
 8007958:	bf00      	nop
 800795a:	bf00      	nop
 800795c:	e7fd      	b.n	800795a <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800795e:	2202      	movs	r2, #2
 8007960:	2100      	movs	r1, #0
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f7ff fef3 	bl	800774e <xQueueGenericCreate>
 8007968:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d002      	beq.n	8007976 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	683a      	ldr	r2, [r7, #0]
 8007974:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007976:	697b      	ldr	r3, [r7, #20]
	}
 8007978:	4618      	mov	r0, r3
 800797a:	3718      	adds	r7, #24
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b08e      	sub	sp, #56	@ 0x38
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
 800798c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800798e:	2300      	movs	r3, #0
 8007990:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10b      	bne.n	80079b4 <xQueueGenericSend+0x34>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079ae:	bf00      	nop
 80079b0:	bf00      	nop
 80079b2:	e7fd      	b.n	80079b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d103      	bne.n	80079c2 <xQueueGenericSend+0x42>
 80079ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d101      	bne.n	80079c6 <xQueueGenericSend+0x46>
 80079c2:	2301      	movs	r3, #1
 80079c4:	e000      	b.n	80079c8 <xQueueGenericSend+0x48>
 80079c6:	2300      	movs	r3, #0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d10b      	bne.n	80079e4 <xQueueGenericSend+0x64>
	__asm volatile
 80079cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d0:	f383 8811 	msr	BASEPRI, r3
 80079d4:	f3bf 8f6f 	isb	sy
 80079d8:	f3bf 8f4f 	dsb	sy
 80079dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079de:	bf00      	nop
 80079e0:	bf00      	nop
 80079e2:	e7fd      	b.n	80079e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	d103      	bne.n	80079f2 <xQueueGenericSend+0x72>
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d101      	bne.n	80079f6 <xQueueGenericSend+0x76>
 80079f2:	2301      	movs	r3, #1
 80079f4:	e000      	b.n	80079f8 <xQueueGenericSend+0x78>
 80079f6:	2300      	movs	r3, #0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d10b      	bne.n	8007a14 <xQueueGenericSend+0x94>
	__asm volatile
 80079fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a00:	f383 8811 	msr	BASEPRI, r3
 8007a04:	f3bf 8f6f 	isb	sy
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	623b      	str	r3, [r7, #32]
}
 8007a0e:	bf00      	nop
 8007a10:	bf00      	nop
 8007a12:	e7fd      	b.n	8007a10 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a14:	f001 fc56 	bl	80092c4 <xTaskGetSchedulerState>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d102      	bne.n	8007a24 <xQueueGenericSend+0xa4>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d101      	bne.n	8007a28 <xQueueGenericSend+0xa8>
 8007a24:	2301      	movs	r3, #1
 8007a26:	e000      	b.n	8007a2a <xQueueGenericSend+0xaa>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d10b      	bne.n	8007a46 <xQueueGenericSend+0xc6>
	__asm volatile
 8007a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a32:	f383 8811 	msr	BASEPRI, r3
 8007a36:	f3bf 8f6f 	isb	sy
 8007a3a:	f3bf 8f4f 	dsb	sy
 8007a3e:	61fb      	str	r3, [r7, #28]
}
 8007a40:	bf00      	nop
 8007a42:	bf00      	nop
 8007a44:	e7fd      	b.n	8007a42 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a46:	f002 faa7 	bl	8009f98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d302      	bcc.n	8007a5c <xQueueGenericSend+0xdc>
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d129      	bne.n	8007ab0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a5c:	683a      	ldr	r2, [r7, #0]
 8007a5e:	68b9      	ldr	r1, [r7, #8]
 8007a60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a62:	f000 fc6d 	bl	8008340 <prvCopyDataToQueue>
 8007a66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d010      	beq.n	8007a92 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a72:	3324      	adds	r3, #36	@ 0x24
 8007a74:	4618      	mov	r0, r3
 8007a76:	f001 fa65 	bl	8008f44 <xTaskRemoveFromEventList>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d013      	beq.n	8007aa8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a80:	4b3f      	ldr	r3, [pc, #252]	@ (8007b80 <xQueueGenericSend+0x200>)
 8007a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	f3bf 8f4f 	dsb	sy
 8007a8c:	f3bf 8f6f 	isb	sy
 8007a90:	e00a      	b.n	8007aa8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d007      	beq.n	8007aa8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a98:	4b39      	ldr	r3, [pc, #228]	@ (8007b80 <xQueueGenericSend+0x200>)
 8007a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a9e:	601a      	str	r2, [r3, #0]
 8007aa0:	f3bf 8f4f 	dsb	sy
 8007aa4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007aa8:	f002 faa8 	bl	8009ffc <vPortExitCritical>
				return pdPASS;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e063      	b.n	8007b78 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d103      	bne.n	8007abe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ab6:	f002 faa1 	bl	8009ffc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007aba:	2300      	movs	r3, #0
 8007abc:	e05c      	b.n	8007b78 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d106      	bne.n	8007ad2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ac4:	f107 0314 	add.w	r3, r7, #20
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f001 fa9f 	bl	800900c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ad2:	f002 fa93 	bl	8009ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ad6:	f001 f80f 	bl	8008af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ada:	f002 fa5d 	bl	8009f98 <vPortEnterCritical>
 8007ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ae4:	b25b      	sxtb	r3, r3
 8007ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aea:	d103      	bne.n	8007af4 <xQueueGenericSend+0x174>
 8007aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aee:	2200      	movs	r2, #0
 8007af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007afa:	b25b      	sxtb	r3, r3
 8007afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b00:	d103      	bne.n	8007b0a <xQueueGenericSend+0x18a>
 8007b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b0a:	f002 fa77 	bl	8009ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b0e:	1d3a      	adds	r2, r7, #4
 8007b10:	f107 0314 	add.w	r3, r7, #20
 8007b14:	4611      	mov	r1, r2
 8007b16:	4618      	mov	r0, r3
 8007b18:	f001 fa8e 	bl	8009038 <xTaskCheckForTimeOut>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d124      	bne.n	8007b6c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b24:	f000 fd04 	bl	8008530 <prvIsQueueFull>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d018      	beq.n	8007b60 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b30:	3310      	adds	r3, #16
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	4611      	mov	r1, r2
 8007b36:	4618      	mov	r0, r3
 8007b38:	f001 f9b2 	bl	8008ea0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b3e:	f000 fc8f 	bl	8008460 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b42:	f000 ffe7 	bl	8008b14 <xTaskResumeAll>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f47f af7c 	bne.w	8007a46 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8007b80 <xQueueGenericSend+0x200>)
 8007b50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b54:	601a      	str	r2, [r3, #0]
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	e772      	b.n	8007a46 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007b60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b62:	f000 fc7d 	bl	8008460 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b66:	f000 ffd5 	bl	8008b14 <xTaskResumeAll>
 8007b6a:	e76c      	b.n	8007a46 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007b6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b6e:	f000 fc77 	bl	8008460 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b72:	f000 ffcf 	bl	8008b14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3738      	adds	r7, #56	@ 0x38
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	e000ed04 	.word	0xe000ed04

08007b84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b090      	sub	sp, #64	@ 0x40
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	60f8      	str	r0, [r7, #12]
 8007b8c:	60b9      	str	r1, [r7, #8]
 8007b8e:	607a      	str	r2, [r7, #4]
 8007b90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10b      	bne.n	8007bb4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba0:	f383 8811 	msr	BASEPRI, r3
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	f3bf 8f4f 	dsb	sy
 8007bac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007bae:	bf00      	nop
 8007bb0:	bf00      	nop
 8007bb2:	e7fd      	b.n	8007bb0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d103      	bne.n	8007bc2 <xQueueGenericSendFromISR+0x3e>
 8007bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d101      	bne.n	8007bc6 <xQueueGenericSendFromISR+0x42>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e000      	b.n	8007bc8 <xQueueGenericSendFromISR+0x44>
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10b      	bne.n	8007be4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd0:	f383 8811 	msr	BASEPRI, r3
 8007bd4:	f3bf 8f6f 	isb	sy
 8007bd8:	f3bf 8f4f 	dsb	sy
 8007bdc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007bde:	bf00      	nop
 8007be0:	bf00      	nop
 8007be2:	e7fd      	b.n	8007be0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	2b02      	cmp	r3, #2
 8007be8:	d103      	bne.n	8007bf2 <xQueueGenericSendFromISR+0x6e>
 8007bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d101      	bne.n	8007bf6 <xQueueGenericSendFromISR+0x72>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e000      	b.n	8007bf8 <xQueueGenericSendFromISR+0x74>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d10b      	bne.n	8007c14 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c00:	f383 8811 	msr	BASEPRI, r3
 8007c04:	f3bf 8f6f 	isb	sy
 8007c08:	f3bf 8f4f 	dsb	sy
 8007c0c:	623b      	str	r3, [r7, #32]
}
 8007c0e:	bf00      	nop
 8007c10:	bf00      	nop
 8007c12:	e7fd      	b.n	8007c10 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c14:	f002 faa0 	bl	800a158 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c18:	f3ef 8211 	mrs	r2, BASEPRI
 8007c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	61fa      	str	r2, [r7, #28]
 8007c2e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c30:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c32:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d302      	bcc.n	8007c46 <xQueueGenericSendFromISR+0xc2>
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d12f      	bne.n	8007ca6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c56:	683a      	ldr	r2, [r7, #0]
 8007c58:	68b9      	ldr	r1, [r7, #8]
 8007c5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007c5c:	f000 fb70 	bl	8008340 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007c60:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c68:	d112      	bne.n	8007c90 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d016      	beq.n	8007ca0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c74:	3324      	adds	r3, #36	@ 0x24
 8007c76:	4618      	mov	r0, r3
 8007c78:	f001 f964 	bl	8008f44 <xTaskRemoveFromEventList>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00e      	beq.n	8007ca0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00b      	beq.n	8007ca0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	601a      	str	r2, [r3, #0]
 8007c8e:	e007      	b.n	8007ca0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c94:	3301      	adds	r3, #1
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	b25a      	sxtb	r2, r3
 8007c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007ca4:	e001      	b.n	8007caa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007cb4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007cb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3740      	adds	r7, #64	@ 0x40
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08e      	sub	sp, #56	@ 0x38
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d10b      	bne.n	8007cec <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	623b      	str	r3, [r7, #32]
}
 8007ce6:	bf00      	nop
 8007ce8:	bf00      	nop
 8007cea:	e7fd      	b.n	8007ce8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00b      	beq.n	8007d0c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf8:	f383 8811 	msr	BASEPRI, r3
 8007cfc:	f3bf 8f6f 	isb	sy
 8007d00:	f3bf 8f4f 	dsb	sy
 8007d04:	61fb      	str	r3, [r7, #28]
}
 8007d06:	bf00      	nop
 8007d08:	bf00      	nop
 8007d0a:	e7fd      	b.n	8007d08 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d103      	bne.n	8007d1c <xQueueGiveFromISR+0x5c>
 8007d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d101      	bne.n	8007d20 <xQueueGiveFromISR+0x60>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e000      	b.n	8007d22 <xQueueGiveFromISR+0x62>
 8007d20:	2300      	movs	r3, #0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d10b      	bne.n	8007d3e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	61bb      	str	r3, [r7, #24]
}
 8007d38:	bf00      	nop
 8007d3a:	bf00      	nop
 8007d3c:	e7fd      	b.n	8007d3a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d3e:	f002 fa0b 	bl	800a158 <vPortValidateInterruptPriority>
	__asm volatile
 8007d42:	f3ef 8211 	mrs	r2, BASEPRI
 8007d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d4a:	f383 8811 	msr	BASEPRI, r3
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f3bf 8f4f 	dsb	sy
 8007d56:	617a      	str	r2, [r7, #20]
 8007d58:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007d5a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d62:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d22b      	bcs.n	8007dc6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7a:	1c5a      	adds	r2, r3, #1
 8007d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d80:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d88:	d112      	bne.n	8007db0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d016      	beq.n	8007dc0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d94:	3324      	adds	r3, #36	@ 0x24
 8007d96:	4618      	mov	r0, r3
 8007d98:	f001 f8d4 	bl	8008f44 <xTaskRemoveFromEventList>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00e      	beq.n	8007dc0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d00b      	beq.n	8007dc0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	2201      	movs	r2, #1
 8007dac:	601a      	str	r2, [r3, #0]
 8007dae:	e007      	b.n	8007dc0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007db0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007db4:	3301      	adds	r3, #1
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	b25a      	sxtb	r2, r3
 8007dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc4:	e001      	b.n	8007dca <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dcc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f383 8811 	msr	BASEPRI, r3
}
 8007dd4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3738      	adds	r7, #56	@ 0x38
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b08c      	sub	sp, #48	@ 0x30
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007dec:	2300      	movs	r3, #0
 8007dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d10b      	bne.n	8007e12 <xQueueReceive+0x32>
	__asm volatile
 8007dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dfe:	f383 8811 	msr	BASEPRI, r3
 8007e02:	f3bf 8f6f 	isb	sy
 8007e06:	f3bf 8f4f 	dsb	sy
 8007e0a:	623b      	str	r3, [r7, #32]
}
 8007e0c:	bf00      	nop
 8007e0e:	bf00      	nop
 8007e10:	e7fd      	b.n	8007e0e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d103      	bne.n	8007e20 <xQueueReceive+0x40>
 8007e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d101      	bne.n	8007e24 <xQueueReceive+0x44>
 8007e20:	2301      	movs	r3, #1
 8007e22:	e000      	b.n	8007e26 <xQueueReceive+0x46>
 8007e24:	2300      	movs	r3, #0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d10b      	bne.n	8007e42 <xQueueReceive+0x62>
	__asm volatile
 8007e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2e:	f383 8811 	msr	BASEPRI, r3
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	f3bf 8f4f 	dsb	sy
 8007e3a:	61fb      	str	r3, [r7, #28]
}
 8007e3c:	bf00      	nop
 8007e3e:	bf00      	nop
 8007e40:	e7fd      	b.n	8007e3e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e42:	f001 fa3f 	bl	80092c4 <xTaskGetSchedulerState>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d102      	bne.n	8007e52 <xQueueReceive+0x72>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d101      	bne.n	8007e56 <xQueueReceive+0x76>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e000      	b.n	8007e58 <xQueueReceive+0x78>
 8007e56:	2300      	movs	r3, #0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10b      	bne.n	8007e74 <xQueueReceive+0x94>
	__asm volatile
 8007e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e60:	f383 8811 	msr	BASEPRI, r3
 8007e64:	f3bf 8f6f 	isb	sy
 8007e68:	f3bf 8f4f 	dsb	sy
 8007e6c:	61bb      	str	r3, [r7, #24]
}
 8007e6e:	bf00      	nop
 8007e70:	bf00      	nop
 8007e72:	e7fd      	b.n	8007e70 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e74:	f002 f890 	bl	8009f98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d01f      	beq.n	8007ec4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e84:	68b9      	ldr	r1, [r7, #8]
 8007e86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e88:	f000 fac4 	bl	8008414 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8e:	1e5a      	subs	r2, r3, #1
 8007e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e92:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e96:	691b      	ldr	r3, [r3, #16]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00f      	beq.n	8007ebc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9e:	3310      	adds	r3, #16
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f001 f84f 	bl	8008f44 <xTaskRemoveFromEventList>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d007      	beq.n	8007ebc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007eac:	4b3c      	ldr	r3, [pc, #240]	@ (8007fa0 <xQueueReceive+0x1c0>)
 8007eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ebc:	f002 f89e 	bl	8009ffc <vPortExitCritical>
				return pdPASS;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e069      	b.n	8007f98 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d103      	bne.n	8007ed2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007eca:	f002 f897 	bl	8009ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	e062      	b.n	8007f98 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d106      	bne.n	8007ee6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ed8:	f107 0310 	add.w	r3, r7, #16
 8007edc:	4618      	mov	r0, r3
 8007ede:	f001 f895 	bl	800900c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ee6:	f002 f889 	bl	8009ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007eea:	f000 fe05 	bl	8008af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007eee:	f002 f853 	bl	8009f98 <vPortEnterCritical>
 8007ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ef8:	b25b      	sxtb	r3, r3
 8007efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007efe:	d103      	bne.n	8007f08 <xQueueReceive+0x128>
 8007f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f02:	2200      	movs	r2, #0
 8007f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f0e:	b25b      	sxtb	r3, r3
 8007f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f14:	d103      	bne.n	8007f1e <xQueueReceive+0x13e>
 8007f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f1e:	f002 f86d 	bl	8009ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f22:	1d3a      	adds	r2, r7, #4
 8007f24:	f107 0310 	add.w	r3, r7, #16
 8007f28:	4611      	mov	r1, r2
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f001 f884 	bl	8009038 <xTaskCheckForTimeOut>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d123      	bne.n	8007f7e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f38:	f000 fae4 	bl	8008504 <prvIsQueueEmpty>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d017      	beq.n	8007f72 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f44:	3324      	adds	r3, #36	@ 0x24
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	4611      	mov	r1, r2
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f000 ffa8 	bl	8008ea0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f52:	f000 fa85 	bl	8008460 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f56:	f000 fddd 	bl	8008b14 <xTaskResumeAll>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d189      	bne.n	8007e74 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007f60:	4b0f      	ldr	r3, [pc, #60]	@ (8007fa0 <xQueueReceive+0x1c0>)
 8007f62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f66:	601a      	str	r2, [r3, #0]
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	f3bf 8f6f 	isb	sy
 8007f70:	e780      	b.n	8007e74 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f74:	f000 fa74 	bl	8008460 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f78:	f000 fdcc 	bl	8008b14 <xTaskResumeAll>
 8007f7c:	e77a      	b.n	8007e74 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007f7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f80:	f000 fa6e 	bl	8008460 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f84:	f000 fdc6 	bl	8008b14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f8a:	f000 fabb 	bl	8008504 <prvIsQueueEmpty>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f43f af6f 	beq.w	8007e74 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f96:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3730      	adds	r7, #48	@ 0x30
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	e000ed04 	.word	0xe000ed04

08007fa4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b08e      	sub	sp, #56	@ 0x38
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d10b      	bne.n	8007fd8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	623b      	str	r3, [r7, #32]
}
 8007fd2:	bf00      	nop
 8007fd4:	bf00      	nop
 8007fd6:	e7fd      	b.n	8007fd4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00b      	beq.n	8007ff8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe4:	f383 8811 	msr	BASEPRI, r3
 8007fe8:	f3bf 8f6f 	isb	sy
 8007fec:	f3bf 8f4f 	dsb	sy
 8007ff0:	61fb      	str	r3, [r7, #28]
}
 8007ff2:	bf00      	nop
 8007ff4:	bf00      	nop
 8007ff6:	e7fd      	b.n	8007ff4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ff8:	f001 f964 	bl	80092c4 <xTaskGetSchedulerState>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d102      	bne.n	8008008 <xQueueSemaphoreTake+0x64>
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <xQueueSemaphoreTake+0x68>
 8008008:	2301      	movs	r3, #1
 800800a:	e000      	b.n	800800e <xQueueSemaphoreTake+0x6a>
 800800c:	2300      	movs	r3, #0
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10b      	bne.n	800802a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008016:	f383 8811 	msr	BASEPRI, r3
 800801a:	f3bf 8f6f 	isb	sy
 800801e:	f3bf 8f4f 	dsb	sy
 8008022:	61bb      	str	r3, [r7, #24]
}
 8008024:	bf00      	nop
 8008026:	bf00      	nop
 8008028:	e7fd      	b.n	8008026 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800802a:	f001 ffb5 	bl	8009f98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800802e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008032:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008036:	2b00      	cmp	r3, #0
 8008038:	d024      	beq.n	8008084 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800803a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800803c:	1e5a      	subs	r2, r3, #1
 800803e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008040:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d104      	bne.n	8008054 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800804a:	f001 fab5 	bl	80095b8 <pvTaskIncrementMutexHeldCount>
 800804e:	4602      	mov	r2, r0
 8008050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008052:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00f      	beq.n	800807c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800805c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800805e:	3310      	adds	r3, #16
 8008060:	4618      	mov	r0, r3
 8008062:	f000 ff6f 	bl	8008f44 <xTaskRemoveFromEventList>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d007      	beq.n	800807c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800806c:	4b54      	ldr	r3, [pc, #336]	@ (80081c0 <xQueueSemaphoreTake+0x21c>)
 800806e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	f3bf 8f4f 	dsb	sy
 8008078:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800807c:	f001 ffbe 	bl	8009ffc <vPortExitCritical>
				return pdPASS;
 8008080:	2301      	movs	r3, #1
 8008082:	e098      	b.n	80081b6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d112      	bne.n	80080b0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800808a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00b      	beq.n	80080a8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	617b      	str	r3, [r7, #20]
}
 80080a2:	bf00      	nop
 80080a4:	bf00      	nop
 80080a6:	e7fd      	b.n	80080a4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80080a8:	f001 ffa8 	bl	8009ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080ac:	2300      	movs	r3, #0
 80080ae:	e082      	b.n	80081b6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d106      	bne.n	80080c4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080b6:	f107 030c 	add.w	r3, r7, #12
 80080ba:	4618      	mov	r0, r3
 80080bc:	f000 ffa6 	bl	800900c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080c0:	2301      	movs	r3, #1
 80080c2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080c4:	f001 ff9a 	bl	8009ffc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080c8:	f000 fd16 	bl	8008af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080cc:	f001 ff64 	bl	8009f98 <vPortEnterCritical>
 80080d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080d6:	b25b      	sxtb	r3, r3
 80080d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080dc:	d103      	bne.n	80080e6 <xQueueSemaphoreTake+0x142>
 80080de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080ec:	b25b      	sxtb	r3, r3
 80080ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f2:	d103      	bne.n	80080fc <xQueueSemaphoreTake+0x158>
 80080f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080fc:	f001 ff7e 	bl	8009ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008100:	463a      	mov	r2, r7
 8008102:	f107 030c 	add.w	r3, r7, #12
 8008106:	4611      	mov	r1, r2
 8008108:	4618      	mov	r0, r3
 800810a:	f000 ff95 	bl	8009038 <xTaskCheckForTimeOut>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d132      	bne.n	800817a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008114:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008116:	f000 f9f5 	bl	8008504 <prvIsQueueEmpty>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d026      	beq.n	800816e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d109      	bne.n	800813c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008128:	f001 ff36 	bl	8009f98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800812c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	4618      	mov	r0, r3
 8008132:	f001 f8e5 	bl	8009300 <xTaskPriorityInherit>
 8008136:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008138:	f001 ff60 	bl	8009ffc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800813c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813e:	3324      	adds	r3, #36	@ 0x24
 8008140:	683a      	ldr	r2, [r7, #0]
 8008142:	4611      	mov	r1, r2
 8008144:	4618      	mov	r0, r3
 8008146:	f000 feab 	bl	8008ea0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800814a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800814c:	f000 f988 	bl	8008460 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008150:	f000 fce0 	bl	8008b14 <xTaskResumeAll>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	f47f af67 	bne.w	800802a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800815c:	4b18      	ldr	r3, [pc, #96]	@ (80081c0 <xQueueSemaphoreTake+0x21c>)
 800815e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008162:	601a      	str	r2, [r3, #0]
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	f3bf 8f6f 	isb	sy
 800816c:	e75d      	b.n	800802a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800816e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008170:	f000 f976 	bl	8008460 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008174:	f000 fcce 	bl	8008b14 <xTaskResumeAll>
 8008178:	e757      	b.n	800802a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800817a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800817c:	f000 f970 	bl	8008460 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008180:	f000 fcc8 	bl	8008b14 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008184:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008186:	f000 f9bd 	bl	8008504 <prvIsQueueEmpty>
 800818a:	4603      	mov	r3, r0
 800818c:	2b00      	cmp	r3, #0
 800818e:	f43f af4c 	beq.w	800802a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008194:	2b00      	cmp	r3, #0
 8008196:	d00d      	beq.n	80081b4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008198:	f001 fefe 	bl	8009f98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800819c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800819e:	f000 f8b7 	bl	8008310 <prvGetDisinheritPriorityAfterTimeout>
 80081a2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80081a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80081aa:	4618      	mov	r0, r3
 80081ac:	f001 f980 	bl	80094b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80081b0:	f001 ff24 	bl	8009ffc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3738      	adds	r7, #56	@ 0x38
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	e000ed04 	.word	0xe000ed04

080081c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b08e      	sub	sp, #56	@ 0x38
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80081d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10b      	bne.n	80081f2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80081da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081de:	f383 8811 	msr	BASEPRI, r3
 80081e2:	f3bf 8f6f 	isb	sy
 80081e6:	f3bf 8f4f 	dsb	sy
 80081ea:	623b      	str	r3, [r7, #32]
}
 80081ec:	bf00      	nop
 80081ee:	bf00      	nop
 80081f0:	e7fd      	b.n	80081ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d103      	bne.n	8008200 <xQueueReceiveFromISR+0x3c>
 80081f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d101      	bne.n	8008204 <xQueueReceiveFromISR+0x40>
 8008200:	2301      	movs	r3, #1
 8008202:	e000      	b.n	8008206 <xQueueReceiveFromISR+0x42>
 8008204:	2300      	movs	r3, #0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10b      	bne.n	8008222 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	61fb      	str	r3, [r7, #28]
}
 800821c:	bf00      	nop
 800821e:	bf00      	nop
 8008220:	e7fd      	b.n	800821e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008222:	f001 ff99 	bl	800a158 <vPortValidateInterruptPriority>
	__asm volatile
 8008226:	f3ef 8211 	mrs	r2, BASEPRI
 800822a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822e:	f383 8811 	msr	BASEPRI, r3
 8008232:	f3bf 8f6f 	isb	sy
 8008236:	f3bf 8f4f 	dsb	sy
 800823a:	61ba      	str	r2, [r7, #24]
 800823c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800823e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008240:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008246:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824a:	2b00      	cmp	r3, #0
 800824c:	d02f      	beq.n	80082ae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800824e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008250:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008258:	68b9      	ldr	r1, [r7, #8]
 800825a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800825c:	f000 f8da 	bl	8008414 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008262:	1e5a      	subs	r2, r3, #1
 8008264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008266:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008268:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800826c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008270:	d112      	bne.n	8008298 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d016      	beq.n	80082a8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	3310      	adds	r3, #16
 800827e:	4618      	mov	r0, r3
 8008280:	f000 fe60 	bl	8008f44 <xTaskRemoveFromEventList>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00e      	beq.n	80082a8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d00b      	beq.n	80082a8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2201      	movs	r2, #1
 8008294:	601a      	str	r2, [r3, #0]
 8008296:	e007      	b.n	80082a8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008298:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800829c:	3301      	adds	r3, #1
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	b25a      	sxtb	r2, r3
 80082a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80082a8:	2301      	movs	r3, #1
 80082aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ac:	e001      	b.n	80082b2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80082ae:	2300      	movs	r3, #0
 80082b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80082b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	f383 8811 	msr	BASEPRI, r3
}
 80082bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80082be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3738      	adds	r7, #56	@ 0x38
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}

080082c8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d10b      	bne.n	80082f2 <vQueueDelete+0x2a>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	60bb      	str	r3, [r7, #8]
}
 80082ec:	bf00      	nop
 80082ee:	bf00      	nop
 80082f0:	e7fd      	b.n	80082ee <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f000 f95e 	bl	80085b4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d102      	bne.n	8008308 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f002 f838 	bl	800a378 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008308:	bf00      	nop
 800830a:	3710      	adds	r7, #16
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008310:	b480      	push	{r7}
 8008312:	b085      	sub	sp, #20
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800831c:	2b00      	cmp	r3, #0
 800831e:	d006      	beq.n	800832e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800832a:	60fb      	str	r3, [r7, #12]
 800832c:	e001      	b.n	8008332 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800832e:	2300      	movs	r3, #0
 8008330:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008332:	68fb      	ldr	r3, [r7, #12]
	}
 8008334:	4618      	mov	r0, r3
 8008336:	3714      	adds	r7, #20
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr

08008340 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b086      	sub	sp, #24
 8008344:	af00      	add	r7, sp, #0
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	60b9      	str	r1, [r7, #8]
 800834a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800834c:	2300      	movs	r3, #0
 800834e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008354:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800835a:	2b00      	cmp	r3, #0
 800835c:	d10d      	bne.n	800837a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d14d      	bne.n	8008402 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	4618      	mov	r0, r3
 800836c:	f001 f830 	bl	80093d0 <xTaskPriorityDisinherit>
 8008370:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2200      	movs	r2, #0
 8008376:	609a      	str	r2, [r3, #8]
 8008378:	e043      	b.n	8008402 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d119      	bne.n	80083b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6858      	ldr	r0, [r3, #4]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008388:	461a      	mov	r2, r3
 800838a:	68b9      	ldr	r1, [r7, #8]
 800838c:	f002 fb9e 	bl	800aacc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008398:	441a      	add	r2, r3
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	685a      	ldr	r2, [r3, #4]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d32b      	bcc.n	8008402 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681a      	ldr	r2, [r3, #0]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	605a      	str	r2, [r3, #4]
 80083b2:	e026      	b.n	8008402 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	68d8      	ldr	r0, [r3, #12]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083bc:	461a      	mov	r2, r3
 80083be:	68b9      	ldr	r1, [r7, #8]
 80083c0:	f002 fb84 	bl	800aacc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	68da      	ldr	r2, [r3, #12]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083cc:	425b      	negs	r3, r3
 80083ce:	441a      	add	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	68da      	ldr	r2, [r3, #12]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d207      	bcs.n	80083f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	689a      	ldr	r2, [r3, #8]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083e8:	425b      	negs	r3, r3
 80083ea:	441a      	add	r2, r3
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b02      	cmp	r3, #2
 80083f4:	d105      	bne.n	8008402 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d002      	beq.n	8008402 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	3b01      	subs	r3, #1
 8008400:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	1c5a      	adds	r2, r3, #1
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800840a:	697b      	ldr	r3, [r7, #20]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3718      	adds	r7, #24
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008422:	2b00      	cmp	r3, #0
 8008424:	d018      	beq.n	8008458 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	68da      	ldr	r2, [r3, #12]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842e:	441a      	add	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	68da      	ldr	r2, [r3, #12]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	689b      	ldr	r3, [r3, #8]
 800843c:	429a      	cmp	r2, r3
 800843e:	d303      	bcc.n	8008448 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	68d9      	ldr	r1, [r3, #12]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008450:	461a      	mov	r2, r3
 8008452:	6838      	ldr	r0, [r7, #0]
 8008454:	f002 fb3a 	bl	800aacc <memcpy>
	}
}
 8008458:	bf00      	nop
 800845a:	3708      	adds	r7, #8
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008468:	f001 fd96 	bl	8009f98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008472:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008474:	e011      	b.n	800849a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800847a:	2b00      	cmp	r3, #0
 800847c:	d012      	beq.n	80084a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	3324      	adds	r3, #36	@ 0x24
 8008482:	4618      	mov	r0, r3
 8008484:	f000 fd5e 	bl	8008f44 <xTaskRemoveFromEventList>
 8008488:	4603      	mov	r3, r0
 800848a:	2b00      	cmp	r3, #0
 800848c:	d001      	beq.n	8008492 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800848e:	f000 fe37 	bl	8009100 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008492:	7bfb      	ldrb	r3, [r7, #15]
 8008494:	3b01      	subs	r3, #1
 8008496:	b2db      	uxtb	r3, r3
 8008498:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800849a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	dce9      	bgt.n	8008476 <prvUnlockQueue+0x16>
 80084a2:	e000      	b.n	80084a6 <prvUnlockQueue+0x46>
					break;
 80084a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	22ff      	movs	r2, #255	@ 0xff
 80084aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80084ae:	f001 fda5 	bl	8009ffc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80084b2:	f001 fd71 	bl	8009f98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084be:	e011      	b.n	80084e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d012      	beq.n	80084ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	3310      	adds	r3, #16
 80084cc:	4618      	mov	r0, r3
 80084ce:	f000 fd39 	bl	8008f44 <xTaskRemoveFromEventList>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d001      	beq.n	80084dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80084d8:	f000 fe12 	bl	8009100 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80084dc:	7bbb      	ldrb	r3, [r7, #14]
 80084de:	3b01      	subs	r3, #1
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	dce9      	bgt.n	80084c0 <prvUnlockQueue+0x60>
 80084ec:	e000      	b.n	80084f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80084ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	22ff      	movs	r2, #255	@ 0xff
 80084f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80084f8:	f001 fd80 	bl	8009ffc <vPortExitCritical>
}
 80084fc:	bf00      	nop
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800850c:	f001 fd44 	bl	8009f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008514:	2b00      	cmp	r3, #0
 8008516:	d102      	bne.n	800851e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008518:	2301      	movs	r3, #1
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	e001      	b.n	8008522 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800851e:	2300      	movs	r3, #0
 8008520:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008522:	f001 fd6b 	bl	8009ffc <vPortExitCritical>

	return xReturn;
 8008526:	68fb      	ldr	r3, [r7, #12]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3710      	adds	r7, #16
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008538:	f001 fd2e 	bl	8009f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008544:	429a      	cmp	r2, r3
 8008546:	d102      	bne.n	800854e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008548:	2301      	movs	r3, #1
 800854a:	60fb      	str	r3, [r7, #12]
 800854c:	e001      	b.n	8008552 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800854e:	2300      	movs	r3, #0
 8008550:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008552:	f001 fd53 	bl	8009ffc <vPortExitCritical>

	return xReturn;
 8008556:	68fb      	ldr	r3, [r7, #12]
}
 8008558:	4618      	mov	r0, r3
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008560:	b480      	push	{r7}
 8008562:	b085      	sub	sp, #20
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800856a:	2300      	movs	r3, #0
 800856c:	60fb      	str	r3, [r7, #12]
 800856e:	e014      	b.n	800859a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008570:	4a0f      	ldr	r2, [pc, #60]	@ (80085b0 <vQueueAddToRegistry+0x50>)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d10b      	bne.n	8008594 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800857c:	490c      	ldr	r1, [pc, #48]	@ (80085b0 <vQueueAddToRegistry+0x50>)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	683a      	ldr	r2, [r7, #0]
 8008582:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008586:	4a0a      	ldr	r2, [pc, #40]	@ (80085b0 <vQueueAddToRegistry+0x50>)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	00db      	lsls	r3, r3, #3
 800858c:	4413      	add	r3, r2
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008592:	e006      	b.n	80085a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	3301      	adds	r3, #1
 8008598:	60fb      	str	r3, [r7, #12]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2b07      	cmp	r3, #7
 800859e:	d9e7      	bls.n	8008570 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80085a0:	bf00      	nop
 80085a2:	bf00      	nop
 80085a4:	3714      	adds	r7, #20
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr
 80085ae:	bf00      	nop
 80085b0:	20000bf8 	.word	0x20000bf8

080085b4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80085b4:	b480      	push	{r7}
 80085b6:	b085      	sub	sp, #20
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085bc:	2300      	movs	r3, #0
 80085be:	60fb      	str	r3, [r7, #12]
 80085c0:	e016      	b.n	80085f0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80085c2:	4a10      	ldr	r2, [pc, #64]	@ (8008604 <vQueueUnregisterQueue+0x50>)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	00db      	lsls	r3, r3, #3
 80085c8:	4413      	add	r3, r2
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d10b      	bne.n	80085ea <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80085d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008604 <vQueueUnregisterQueue+0x50>)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2100      	movs	r1, #0
 80085d8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80085dc:	4a09      	ldr	r2, [pc, #36]	@ (8008604 <vQueueUnregisterQueue+0x50>)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	00db      	lsls	r3, r3, #3
 80085e2:	4413      	add	r3, r2
 80085e4:	2200      	movs	r2, #0
 80085e6:	605a      	str	r2, [r3, #4]
				break;
 80085e8:	e006      	b.n	80085f8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	3301      	adds	r3, #1
 80085ee:	60fb      	str	r3, [r7, #12]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2b07      	cmp	r3, #7
 80085f4:	d9e5      	bls.n	80085c2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80085f6:	bf00      	nop
 80085f8:	bf00      	nop
 80085fa:	3714      	adds	r7, #20
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr
 8008604:	20000bf8 	.word	0x20000bf8

08008608 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008608:	b580      	push	{r7, lr}
 800860a:	b086      	sub	sp, #24
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008618:	f001 fcbe 	bl	8009f98 <vPortEnterCritical>
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008622:	b25b      	sxtb	r3, r3
 8008624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008628:	d103      	bne.n	8008632 <vQueueWaitForMessageRestricted+0x2a>
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008638:	b25b      	sxtb	r3, r3
 800863a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800863e:	d103      	bne.n	8008648 <vQueueWaitForMessageRestricted+0x40>
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	2200      	movs	r2, #0
 8008644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008648:	f001 fcd8 	bl	8009ffc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008650:	2b00      	cmp	r3, #0
 8008652:	d106      	bne.n	8008662 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	3324      	adds	r3, #36	@ 0x24
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	68b9      	ldr	r1, [r7, #8]
 800865c:	4618      	mov	r0, r3
 800865e:	f000 fc45 	bl	8008eec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008662:	6978      	ldr	r0, [r7, #20]
 8008664:	f7ff fefc 	bl	8008460 <prvUnlockQueue>
	}
 8008668:	bf00      	nop
 800866a:	3718      	adds	r7, #24
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}

08008670 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008670:	b580      	push	{r7, lr}
 8008672:	b08e      	sub	sp, #56	@ 0x38
 8008674:	af04      	add	r7, sp, #16
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]
 800867c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800867e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008680:	2b00      	cmp	r3, #0
 8008682:	d10b      	bne.n	800869c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008688:	f383 8811 	msr	BASEPRI, r3
 800868c:	f3bf 8f6f 	isb	sy
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	623b      	str	r3, [r7, #32]
}
 8008696:	bf00      	nop
 8008698:	bf00      	nop
 800869a:	e7fd      	b.n	8008698 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d10b      	bne.n	80086ba <xTaskCreateStatic+0x4a>
	__asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	61fb      	str	r3, [r7, #28]
}
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop
 80086b8:	e7fd      	b.n	80086b6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80086ba:	235c      	movs	r3, #92	@ 0x5c
 80086bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	2b5c      	cmp	r3, #92	@ 0x5c
 80086c2:	d00b      	beq.n	80086dc <xTaskCreateStatic+0x6c>
	__asm volatile
 80086c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c8:	f383 8811 	msr	BASEPRI, r3
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	61bb      	str	r3, [r7, #24]
}
 80086d6:	bf00      	nop
 80086d8:	bf00      	nop
 80086da:	e7fd      	b.n	80086d8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80086dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80086de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d01e      	beq.n	8008722 <xTaskCreateStatic+0xb2>
 80086e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d01b      	beq.n	8008722 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80086ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086f2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80086f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f6:	2202      	movs	r2, #2
 80086f8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80086fc:	2300      	movs	r3, #0
 80086fe:	9303      	str	r3, [sp, #12]
 8008700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008702:	9302      	str	r3, [sp, #8]
 8008704:	f107 0314 	add.w	r3, r7, #20
 8008708:	9301      	str	r3, [sp, #4]
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	68b9      	ldr	r1, [r7, #8]
 8008714:	68f8      	ldr	r0, [r7, #12]
 8008716:	f000 f850 	bl	80087ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800871a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800871c:	f000 f8de 	bl	80088dc <prvAddNewTaskToReadyList>
 8008720:	e001      	b.n	8008726 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008722:	2300      	movs	r3, #0
 8008724:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008726:	697b      	ldr	r3, [r7, #20]
	}
 8008728:	4618      	mov	r0, r3
 800872a:	3728      	adds	r7, #40	@ 0x28
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008730:	b580      	push	{r7, lr}
 8008732:	b08c      	sub	sp, #48	@ 0x30
 8008734:	af04      	add	r7, sp, #16
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	603b      	str	r3, [r7, #0]
 800873c:	4613      	mov	r3, r2
 800873e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008740:	88fb      	ldrh	r3, [r7, #6]
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	4618      	mov	r0, r3
 8008746:	f001 fd49 	bl	800a1dc <pvPortMalloc>
 800874a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00e      	beq.n	8008770 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008752:	205c      	movs	r0, #92	@ 0x5c
 8008754:	f001 fd42 	bl	800a1dc <pvPortMalloc>
 8008758:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800875a:	69fb      	ldr	r3, [r7, #28]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d003      	beq.n	8008768 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	697a      	ldr	r2, [r7, #20]
 8008764:	631a      	str	r2, [r3, #48]	@ 0x30
 8008766:	e005      	b.n	8008774 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008768:	6978      	ldr	r0, [r7, #20]
 800876a:	f001 fe05 	bl	800a378 <vPortFree>
 800876e:	e001      	b.n	8008774 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008770:	2300      	movs	r3, #0
 8008772:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d017      	beq.n	80087aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800877a:	69fb      	ldr	r3, [r7, #28]
 800877c:	2200      	movs	r2, #0
 800877e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008782:	88fa      	ldrh	r2, [r7, #6]
 8008784:	2300      	movs	r3, #0
 8008786:	9303      	str	r3, [sp, #12]
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	9302      	str	r3, [sp, #8]
 800878c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878e:	9301      	str	r3, [sp, #4]
 8008790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008792:	9300      	str	r3, [sp, #0]
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	68b9      	ldr	r1, [r7, #8]
 8008798:	68f8      	ldr	r0, [r7, #12]
 800879a:	f000 f80e 	bl	80087ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800879e:	69f8      	ldr	r0, [r7, #28]
 80087a0:	f000 f89c 	bl	80088dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80087a4:	2301      	movs	r3, #1
 80087a6:	61bb      	str	r3, [r7, #24]
 80087a8:	e002      	b.n	80087b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80087aa:	f04f 33ff 	mov.w	r3, #4294967295
 80087ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80087b0:	69bb      	ldr	r3, [r7, #24]
	}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3720      	adds	r7, #32
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}

080087ba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80087ba:	b580      	push	{r7, lr}
 80087bc:	b088      	sub	sp, #32
 80087be:	af00      	add	r7, sp, #0
 80087c0:	60f8      	str	r0, [r7, #12]
 80087c2:	60b9      	str	r1, [r7, #8]
 80087c4:	607a      	str	r2, [r7, #4]
 80087c6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80087c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ca:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	461a      	mov	r2, r3
 80087d2:	21a5      	movs	r1, #165	@ 0xa5
 80087d4:	f002 f936 	bl	800aa44 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80087d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80087e2:	3b01      	subs	r3, #1
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	4413      	add	r3, r2
 80087e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087ea:	69bb      	ldr	r3, [r7, #24]
 80087ec:	f023 0307 	bic.w	r3, r3, #7
 80087f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80087f2:	69bb      	ldr	r3, [r7, #24]
 80087f4:	f003 0307 	and.w	r3, r3, #7
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d00b      	beq.n	8008814 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80087fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008800:	f383 8811 	msr	BASEPRI, r3
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	617b      	str	r3, [r7, #20]
}
 800880e:	bf00      	nop
 8008810:	bf00      	nop
 8008812:	e7fd      	b.n	8008810 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d01f      	beq.n	800885a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800881a:	2300      	movs	r3, #0
 800881c:	61fb      	str	r3, [r7, #28]
 800881e:	e012      	b.n	8008846 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008820:	68ba      	ldr	r2, [r7, #8]
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	4413      	add	r3, r2
 8008826:	7819      	ldrb	r1, [r3, #0]
 8008828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	4413      	add	r3, r2
 800882e:	3334      	adds	r3, #52	@ 0x34
 8008830:	460a      	mov	r2, r1
 8008832:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	4413      	add	r3, r2
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d006      	beq.n	800884e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008840:	69fb      	ldr	r3, [r7, #28]
 8008842:	3301      	adds	r3, #1
 8008844:	61fb      	str	r3, [r7, #28]
 8008846:	69fb      	ldr	r3, [r7, #28]
 8008848:	2b0f      	cmp	r3, #15
 800884a:	d9e9      	bls.n	8008820 <prvInitialiseNewTask+0x66>
 800884c:	e000      	b.n	8008850 <prvInitialiseNewTask+0x96>
			{
				break;
 800884e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	2200      	movs	r2, #0
 8008854:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008858:	e003      	b.n	8008862 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	2200      	movs	r2, #0
 800885e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008864:	2b37      	cmp	r3, #55	@ 0x37
 8008866:	d901      	bls.n	800886c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008868:	2337      	movs	r3, #55	@ 0x37
 800886a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008870:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008874:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008876:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887a:	2200      	movs	r2, #0
 800887c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800887e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008880:	3304      	adds	r3, #4
 8008882:	4618      	mov	r0, r3
 8008884:	f7fe fde8 	bl	8007458 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888a:	3318      	adds	r3, #24
 800888c:	4618      	mov	r0, r3
 800888e:	f7fe fde3 	bl	8007458 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008896:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800889a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800889e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80088a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088a6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80088a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088aa:	2200      	movs	r2, #0
 80088ac:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80088ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b0:	2200      	movs	r2, #0
 80088b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80088b6:	683a      	ldr	r2, [r7, #0]
 80088b8:	68f9      	ldr	r1, [r7, #12]
 80088ba:	69b8      	ldr	r0, [r7, #24]
 80088bc:	f001 fa3e 	bl	8009d3c <pxPortInitialiseStack>
 80088c0:	4602      	mov	r2, r0
 80088c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80088c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d002      	beq.n	80088d2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80088cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088d2:	bf00      	nop
 80088d4:	3720      	adds	r7, #32
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
	...

080088dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80088e4:	f001 fb58 	bl	8009f98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80088e8:	4b2d      	ldr	r3, [pc, #180]	@ (80089a0 <prvAddNewTaskToReadyList+0xc4>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	3301      	adds	r3, #1
 80088ee:	4a2c      	ldr	r2, [pc, #176]	@ (80089a0 <prvAddNewTaskToReadyList+0xc4>)
 80088f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80088f2:	4b2c      	ldr	r3, [pc, #176]	@ (80089a4 <prvAddNewTaskToReadyList+0xc8>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d109      	bne.n	800890e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80088fa:	4a2a      	ldr	r2, [pc, #168]	@ (80089a4 <prvAddNewTaskToReadyList+0xc8>)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008900:	4b27      	ldr	r3, [pc, #156]	@ (80089a0 <prvAddNewTaskToReadyList+0xc4>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2b01      	cmp	r3, #1
 8008906:	d110      	bne.n	800892a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008908:	f000 fc1e 	bl	8009148 <prvInitialiseTaskLists>
 800890c:	e00d      	b.n	800892a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800890e:	4b26      	ldr	r3, [pc, #152]	@ (80089a8 <prvAddNewTaskToReadyList+0xcc>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d109      	bne.n	800892a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008916:	4b23      	ldr	r3, [pc, #140]	@ (80089a4 <prvAddNewTaskToReadyList+0xc8>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008920:	429a      	cmp	r2, r3
 8008922:	d802      	bhi.n	800892a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008924:	4a1f      	ldr	r2, [pc, #124]	@ (80089a4 <prvAddNewTaskToReadyList+0xc8>)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800892a:	4b20      	ldr	r3, [pc, #128]	@ (80089ac <prvAddNewTaskToReadyList+0xd0>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3301      	adds	r3, #1
 8008930:	4a1e      	ldr	r2, [pc, #120]	@ (80089ac <prvAddNewTaskToReadyList+0xd0>)
 8008932:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008934:	4b1d      	ldr	r3, [pc, #116]	@ (80089ac <prvAddNewTaskToReadyList+0xd0>)
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008940:	4b1b      	ldr	r3, [pc, #108]	@ (80089b0 <prvAddNewTaskToReadyList+0xd4>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	429a      	cmp	r2, r3
 8008946:	d903      	bls.n	8008950 <prvAddNewTaskToReadyList+0x74>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800894c:	4a18      	ldr	r2, [pc, #96]	@ (80089b0 <prvAddNewTaskToReadyList+0xd4>)
 800894e:	6013      	str	r3, [r2, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008954:	4613      	mov	r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	4413      	add	r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4a15      	ldr	r2, [pc, #84]	@ (80089b4 <prvAddNewTaskToReadyList+0xd8>)
 800895e:	441a      	add	r2, r3
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	3304      	adds	r3, #4
 8008964:	4619      	mov	r1, r3
 8008966:	4610      	mov	r0, r2
 8008968:	f7fe fd83 	bl	8007472 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800896c:	f001 fb46 	bl	8009ffc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008970:	4b0d      	ldr	r3, [pc, #52]	@ (80089a8 <prvAddNewTaskToReadyList+0xcc>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00e      	beq.n	8008996 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008978:	4b0a      	ldr	r3, [pc, #40]	@ (80089a4 <prvAddNewTaskToReadyList+0xc8>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008982:	429a      	cmp	r2, r3
 8008984:	d207      	bcs.n	8008996 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008986:	4b0c      	ldr	r3, [pc, #48]	@ (80089b8 <prvAddNewTaskToReadyList+0xdc>)
 8008988:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800898c:	601a      	str	r2, [r3, #0]
 800898e:	f3bf 8f4f 	dsb	sy
 8008992:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008996:	bf00      	nop
 8008998:	3708      	adds	r7, #8
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}
 800899e:	bf00      	nop
 80089a0:	2000110c 	.word	0x2000110c
 80089a4:	20000c38 	.word	0x20000c38
 80089a8:	20001118 	.word	0x20001118
 80089ac:	20001128 	.word	0x20001128
 80089b0:	20001114 	.word	0x20001114
 80089b4:	20000c3c 	.word	0x20000c3c
 80089b8:	e000ed04 	.word	0xe000ed04

080089bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80089c4:	2300      	movs	r3, #0
 80089c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d018      	beq.n	8008a00 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80089ce:	4b14      	ldr	r3, [pc, #80]	@ (8008a20 <vTaskDelay+0x64>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00b      	beq.n	80089ee <vTaskDelay+0x32>
	__asm volatile
 80089d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089da:	f383 8811 	msr	BASEPRI, r3
 80089de:	f3bf 8f6f 	isb	sy
 80089e2:	f3bf 8f4f 	dsb	sy
 80089e6:	60bb      	str	r3, [r7, #8]
}
 80089e8:	bf00      	nop
 80089ea:	bf00      	nop
 80089ec:	e7fd      	b.n	80089ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80089ee:	f000 f883 	bl	8008af8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80089f2:	2100      	movs	r1, #0
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 fdf3 	bl	80095e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80089fa:	f000 f88b 	bl	8008b14 <xTaskResumeAll>
 80089fe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d107      	bne.n	8008a16 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008a06:	4b07      	ldr	r3, [pc, #28]	@ (8008a24 <vTaskDelay+0x68>)
 8008a08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a0c:	601a      	str	r2, [r3, #0]
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a16:	bf00      	nop
 8008a18:	3710      	adds	r7, #16
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	20001134 	.word	0x20001134
 8008a24:	e000ed04 	.word	0xe000ed04

08008a28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b08a      	sub	sp, #40	@ 0x28
 8008a2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008a32:	2300      	movs	r3, #0
 8008a34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008a36:	463a      	mov	r2, r7
 8008a38:	1d39      	adds	r1, r7, #4
 8008a3a:	f107 0308 	add.w	r3, r7, #8
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7fe fcb6 	bl	80073b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008a44:	6839      	ldr	r1, [r7, #0]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	9202      	str	r2, [sp, #8]
 8008a4c:	9301      	str	r3, [sp, #4]
 8008a4e:	2300      	movs	r3, #0
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	2300      	movs	r3, #0
 8008a54:	460a      	mov	r2, r1
 8008a56:	4922      	ldr	r1, [pc, #136]	@ (8008ae0 <vTaskStartScheduler+0xb8>)
 8008a58:	4822      	ldr	r0, [pc, #136]	@ (8008ae4 <vTaskStartScheduler+0xbc>)
 8008a5a:	f7ff fe09 	bl	8008670 <xTaskCreateStatic>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	4a21      	ldr	r2, [pc, #132]	@ (8008ae8 <vTaskStartScheduler+0xc0>)
 8008a62:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008a64:	4b20      	ldr	r3, [pc, #128]	@ (8008ae8 <vTaskStartScheduler+0xc0>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	617b      	str	r3, [r7, #20]
 8008a70:	e001      	b.n	8008a76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008a72:	2300      	movs	r3, #0
 8008a74:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d102      	bne.n	8008a82 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008a7c:	f000 fe04 	bl	8009688 <xTimerCreateTimerTask>
 8008a80:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	2b01      	cmp	r3, #1
 8008a86:	d116      	bne.n	8008ab6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8c:	f383 8811 	msr	BASEPRI, r3
 8008a90:	f3bf 8f6f 	isb	sy
 8008a94:	f3bf 8f4f 	dsb	sy
 8008a98:	613b      	str	r3, [r7, #16]
}
 8008a9a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a9c:	4b13      	ldr	r3, [pc, #76]	@ (8008aec <vTaskStartScheduler+0xc4>)
 8008a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008aa4:	4b12      	ldr	r3, [pc, #72]	@ (8008af0 <vTaskStartScheduler+0xc8>)
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008aaa:	4b12      	ldr	r3, [pc, #72]	@ (8008af4 <vTaskStartScheduler+0xcc>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008ab0:	f001 f9ce 	bl	8009e50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008ab4:	e00f      	b.n	8008ad6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008abc:	d10b      	bne.n	8008ad6 <vTaskStartScheduler+0xae>
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	60fb      	str	r3, [r7, #12]
}
 8008ad0:	bf00      	nop
 8008ad2:	bf00      	nop
 8008ad4:	e7fd      	b.n	8008ad2 <vTaskStartScheduler+0xaa>
}
 8008ad6:	bf00      	nop
 8008ad8:	3718      	adds	r7, #24
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
 8008ade:	bf00      	nop
 8008ae0:	0800bca8 	.word	0x0800bca8
 8008ae4:	08009119 	.word	0x08009119
 8008ae8:	20001130 	.word	0x20001130
 8008aec:	2000112c 	.word	0x2000112c
 8008af0:	20001118 	.word	0x20001118
 8008af4:	20001110 	.word	0x20001110

08008af8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008af8:	b480      	push	{r7}
 8008afa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008afc:	4b04      	ldr	r3, [pc, #16]	@ (8008b10 <vTaskSuspendAll+0x18>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	3301      	adds	r3, #1
 8008b02:	4a03      	ldr	r2, [pc, #12]	@ (8008b10 <vTaskSuspendAll+0x18>)
 8008b04:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008b06:	bf00      	nop
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr
 8008b10:	20001134 	.word	0x20001134

08008b14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008b22:	4b42      	ldr	r3, [pc, #264]	@ (8008c2c <xTaskResumeAll+0x118>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d10b      	bne.n	8008b42 <xTaskResumeAll+0x2e>
	__asm volatile
 8008b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2e:	f383 8811 	msr	BASEPRI, r3
 8008b32:	f3bf 8f6f 	isb	sy
 8008b36:	f3bf 8f4f 	dsb	sy
 8008b3a:	603b      	str	r3, [r7, #0]
}
 8008b3c:	bf00      	nop
 8008b3e:	bf00      	nop
 8008b40:	e7fd      	b.n	8008b3e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008b42:	f001 fa29 	bl	8009f98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008b46:	4b39      	ldr	r3, [pc, #228]	@ (8008c2c <xTaskResumeAll+0x118>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	3b01      	subs	r3, #1
 8008b4c:	4a37      	ldr	r2, [pc, #220]	@ (8008c2c <xTaskResumeAll+0x118>)
 8008b4e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b50:	4b36      	ldr	r3, [pc, #216]	@ (8008c2c <xTaskResumeAll+0x118>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d162      	bne.n	8008c1e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008b58:	4b35      	ldr	r3, [pc, #212]	@ (8008c30 <xTaskResumeAll+0x11c>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d05e      	beq.n	8008c1e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b60:	e02f      	b.n	8008bc2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b62:	4b34      	ldr	r3, [pc, #208]	@ (8008c34 <xTaskResumeAll+0x120>)
 8008b64:	68db      	ldr	r3, [r3, #12]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	3318      	adds	r3, #24
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f7fe fcdc 	bl	800752c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	3304      	adds	r3, #4
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7fe fcd7 	bl	800752c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b82:	4b2d      	ldr	r3, [pc, #180]	@ (8008c38 <xTaskResumeAll+0x124>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d903      	bls.n	8008b92 <xTaskResumeAll+0x7e>
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b8e:	4a2a      	ldr	r2, [pc, #168]	@ (8008c38 <xTaskResumeAll+0x124>)
 8008b90:	6013      	str	r3, [r2, #0]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b96:	4613      	mov	r3, r2
 8008b98:	009b      	lsls	r3, r3, #2
 8008b9a:	4413      	add	r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	4a27      	ldr	r2, [pc, #156]	@ (8008c3c <xTaskResumeAll+0x128>)
 8008ba0:	441a      	add	r2, r3
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	3304      	adds	r3, #4
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	4610      	mov	r0, r2
 8008baa:	f7fe fc62 	bl	8007472 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bb2:	4b23      	ldr	r3, [pc, #140]	@ (8008c40 <xTaskResumeAll+0x12c>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d302      	bcc.n	8008bc2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008bbc:	4b21      	ldr	r3, [pc, #132]	@ (8008c44 <xTaskResumeAll+0x130>)
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8008c34 <xTaskResumeAll+0x120>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1cb      	bne.n	8008b62 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d001      	beq.n	8008bd4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008bd0:	f000 fb58 	bl	8009284 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8008c48 <xTaskResumeAll+0x134>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d010      	beq.n	8008c02 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008be0:	f000 f846 	bl	8008c70 <xTaskIncrementTick>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d002      	beq.n	8008bf0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008bea:	4b16      	ldr	r3, [pc, #88]	@ (8008c44 <xTaskResumeAll+0x130>)
 8008bec:	2201      	movs	r2, #1
 8008bee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1f1      	bne.n	8008be0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008bfc:	4b12      	ldr	r3, [pc, #72]	@ (8008c48 <xTaskResumeAll+0x134>)
 8008bfe:	2200      	movs	r2, #0
 8008c00:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008c02:	4b10      	ldr	r3, [pc, #64]	@ (8008c44 <xTaskResumeAll+0x130>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d009      	beq.n	8008c1e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8008c4c <xTaskResumeAll+0x138>)
 8008c10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c14:	601a      	str	r2, [r3, #0]
 8008c16:	f3bf 8f4f 	dsb	sy
 8008c1a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c1e:	f001 f9ed 	bl	8009ffc <vPortExitCritical>

	return xAlreadyYielded;
 8008c22:	68bb      	ldr	r3, [r7, #8]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3710      	adds	r7, #16
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	20001134 	.word	0x20001134
 8008c30:	2000110c 	.word	0x2000110c
 8008c34:	200010cc 	.word	0x200010cc
 8008c38:	20001114 	.word	0x20001114
 8008c3c:	20000c3c 	.word	0x20000c3c
 8008c40:	20000c38 	.word	0x20000c38
 8008c44:	20001120 	.word	0x20001120
 8008c48:	2000111c 	.word	0x2000111c
 8008c4c:	e000ed04 	.word	0xe000ed04

08008c50 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008c56:	4b05      	ldr	r3, [pc, #20]	@ (8008c6c <xTaskGetTickCount+0x1c>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008c5c:	687b      	ldr	r3, [r7, #4]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	370c      	adds	r7, #12
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	20001110 	.word	0x20001110

08008c70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b086      	sub	sp, #24
 8008c74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008c76:	2300      	movs	r3, #0
 8008c78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c7a:	4b4f      	ldr	r3, [pc, #316]	@ (8008db8 <xTaskIncrementTick+0x148>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	f040 8090 	bne.w	8008da4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c84:	4b4d      	ldr	r3, [pc, #308]	@ (8008dbc <xTaskIncrementTick+0x14c>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	3301      	adds	r3, #1
 8008c8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008c8c:	4a4b      	ldr	r2, [pc, #300]	@ (8008dbc <xTaskIncrementTick+0x14c>)
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d121      	bne.n	8008cdc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c98:	4b49      	ldr	r3, [pc, #292]	@ (8008dc0 <xTaskIncrementTick+0x150>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00b      	beq.n	8008cba <xTaskIncrementTick+0x4a>
	__asm volatile
 8008ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca6:	f383 8811 	msr	BASEPRI, r3
 8008caa:	f3bf 8f6f 	isb	sy
 8008cae:	f3bf 8f4f 	dsb	sy
 8008cb2:	603b      	str	r3, [r7, #0]
}
 8008cb4:	bf00      	nop
 8008cb6:	bf00      	nop
 8008cb8:	e7fd      	b.n	8008cb6 <xTaskIncrementTick+0x46>
 8008cba:	4b41      	ldr	r3, [pc, #260]	@ (8008dc0 <xTaskIncrementTick+0x150>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	60fb      	str	r3, [r7, #12]
 8008cc0:	4b40      	ldr	r3, [pc, #256]	@ (8008dc4 <xTaskIncrementTick+0x154>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a3e      	ldr	r2, [pc, #248]	@ (8008dc0 <xTaskIncrementTick+0x150>)
 8008cc6:	6013      	str	r3, [r2, #0]
 8008cc8:	4a3e      	ldr	r2, [pc, #248]	@ (8008dc4 <xTaskIncrementTick+0x154>)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6013      	str	r3, [r2, #0]
 8008cce:	4b3e      	ldr	r3, [pc, #248]	@ (8008dc8 <xTaskIncrementTick+0x158>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	4a3c      	ldr	r2, [pc, #240]	@ (8008dc8 <xTaskIncrementTick+0x158>)
 8008cd6:	6013      	str	r3, [r2, #0]
 8008cd8:	f000 fad4 	bl	8009284 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8008dcc <xTaskIncrementTick+0x15c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	693a      	ldr	r2, [r7, #16]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d349      	bcc.n	8008d7a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ce6:	4b36      	ldr	r3, [pc, #216]	@ (8008dc0 <xTaskIncrementTick+0x150>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d104      	bne.n	8008cfa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cf0:	4b36      	ldr	r3, [pc, #216]	@ (8008dcc <xTaskIncrementTick+0x15c>)
 8008cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf6:	601a      	str	r2, [r3, #0]
					break;
 8008cf8:	e03f      	b.n	8008d7a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cfa:	4b31      	ldr	r3, [pc, #196]	@ (8008dc0 <xTaskIncrementTick+0x150>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	d203      	bcs.n	8008d1a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008d12:	4a2e      	ldr	r2, [pc, #184]	@ (8008dcc <xTaskIncrementTick+0x15c>)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008d18:	e02f      	b.n	8008d7a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	3304      	adds	r3, #4
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7fe fc04 	bl	800752c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d004      	beq.n	8008d36 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	3318      	adds	r3, #24
 8008d30:	4618      	mov	r0, r3
 8008d32:	f7fe fbfb 	bl	800752c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d3a:	4b25      	ldr	r3, [pc, #148]	@ (8008dd0 <xTaskIncrementTick+0x160>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d903      	bls.n	8008d4a <xTaskIncrementTick+0xda>
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d46:	4a22      	ldr	r2, [pc, #136]	@ (8008dd0 <xTaskIncrementTick+0x160>)
 8008d48:	6013      	str	r3, [r2, #0]
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d4e:	4613      	mov	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	4413      	add	r3, r2
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	4a1f      	ldr	r2, [pc, #124]	@ (8008dd4 <xTaskIncrementTick+0x164>)
 8008d58:	441a      	add	r2, r3
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	3304      	adds	r3, #4
 8008d5e:	4619      	mov	r1, r3
 8008d60:	4610      	mov	r0, r2
 8008d62:	f7fe fb86 	bl	8007472 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8008dd8 <xTaskIncrementTick+0x168>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d3b8      	bcc.n	8008ce6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008d74:	2301      	movs	r3, #1
 8008d76:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d78:	e7b5      	b.n	8008ce6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008d7a:	4b17      	ldr	r3, [pc, #92]	@ (8008dd8 <xTaskIncrementTick+0x168>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d80:	4914      	ldr	r1, [pc, #80]	@ (8008dd4 <xTaskIncrementTick+0x164>)
 8008d82:	4613      	mov	r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	440b      	add	r3, r1
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d901      	bls.n	8008d96 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008d92:	2301      	movs	r3, #1
 8008d94:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008d96:	4b11      	ldr	r3, [pc, #68]	@ (8008ddc <xTaskIncrementTick+0x16c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d007      	beq.n	8008dae <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	617b      	str	r3, [r7, #20]
 8008da2:	e004      	b.n	8008dae <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008da4:	4b0e      	ldr	r3, [pc, #56]	@ (8008de0 <xTaskIncrementTick+0x170>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	3301      	adds	r3, #1
 8008daa:	4a0d      	ldr	r2, [pc, #52]	@ (8008de0 <xTaskIncrementTick+0x170>)
 8008dac:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008dae:	697b      	ldr	r3, [r7, #20]
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3718      	adds	r7, #24
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}
 8008db8:	20001134 	.word	0x20001134
 8008dbc:	20001110 	.word	0x20001110
 8008dc0:	200010c4 	.word	0x200010c4
 8008dc4:	200010c8 	.word	0x200010c8
 8008dc8:	20001124 	.word	0x20001124
 8008dcc:	2000112c 	.word	0x2000112c
 8008dd0:	20001114 	.word	0x20001114
 8008dd4:	20000c3c 	.word	0x20000c3c
 8008dd8:	20000c38 	.word	0x20000c38
 8008ddc:	20001120 	.word	0x20001120
 8008de0:	2000111c 	.word	0x2000111c

08008de4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008dea:	4b28      	ldr	r3, [pc, #160]	@ (8008e8c <vTaskSwitchContext+0xa8>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d003      	beq.n	8008dfa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008df2:	4b27      	ldr	r3, [pc, #156]	@ (8008e90 <vTaskSwitchContext+0xac>)
 8008df4:	2201      	movs	r2, #1
 8008df6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008df8:	e042      	b.n	8008e80 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008dfa:	4b25      	ldr	r3, [pc, #148]	@ (8008e90 <vTaskSwitchContext+0xac>)
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e00:	4b24      	ldr	r3, [pc, #144]	@ (8008e94 <vTaskSwitchContext+0xb0>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	60fb      	str	r3, [r7, #12]
 8008e06:	e011      	b.n	8008e2c <vTaskSwitchContext+0x48>
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d10b      	bne.n	8008e26 <vTaskSwitchContext+0x42>
	__asm volatile
 8008e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e12:	f383 8811 	msr	BASEPRI, r3
 8008e16:	f3bf 8f6f 	isb	sy
 8008e1a:	f3bf 8f4f 	dsb	sy
 8008e1e:	607b      	str	r3, [r7, #4]
}
 8008e20:	bf00      	nop
 8008e22:	bf00      	nop
 8008e24:	e7fd      	b.n	8008e22 <vTaskSwitchContext+0x3e>
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	3b01      	subs	r3, #1
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	491a      	ldr	r1, [pc, #104]	@ (8008e98 <vTaskSwitchContext+0xb4>)
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	4613      	mov	r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	4413      	add	r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	440b      	add	r3, r1
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d0e3      	beq.n	8008e08 <vTaskSwitchContext+0x24>
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	4613      	mov	r3, r2
 8008e44:	009b      	lsls	r3, r3, #2
 8008e46:	4413      	add	r3, r2
 8008e48:	009b      	lsls	r3, r3, #2
 8008e4a:	4a13      	ldr	r2, [pc, #76]	@ (8008e98 <vTaskSwitchContext+0xb4>)
 8008e4c:	4413      	add	r3, r2
 8008e4e:	60bb      	str	r3, [r7, #8]
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	685a      	ldr	r2, [r3, #4]
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	605a      	str	r2, [r3, #4]
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	685a      	ldr	r2, [r3, #4]
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	3308      	adds	r3, #8
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d104      	bne.n	8008e70 <vTaskSwitchContext+0x8c>
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	685a      	ldr	r2, [r3, #4]
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	605a      	str	r2, [r3, #4]
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	4a09      	ldr	r2, [pc, #36]	@ (8008e9c <vTaskSwitchContext+0xb8>)
 8008e78:	6013      	str	r3, [r2, #0]
 8008e7a:	4a06      	ldr	r2, [pc, #24]	@ (8008e94 <vTaskSwitchContext+0xb0>)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6013      	str	r3, [r2, #0]
}
 8008e80:	bf00      	nop
 8008e82:	3714      	adds	r7, #20
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr
 8008e8c:	20001134 	.word	0x20001134
 8008e90:	20001120 	.word	0x20001120
 8008e94:	20001114 	.word	0x20001114
 8008e98:	20000c3c 	.word	0x20000c3c
 8008e9c:	20000c38 	.word	0x20000c38

08008ea0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b084      	sub	sp, #16
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d10b      	bne.n	8008ec8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb4:	f383 8811 	msr	BASEPRI, r3
 8008eb8:	f3bf 8f6f 	isb	sy
 8008ebc:	f3bf 8f4f 	dsb	sy
 8008ec0:	60fb      	str	r3, [r7, #12]
}
 8008ec2:	bf00      	nop
 8008ec4:	bf00      	nop
 8008ec6:	e7fd      	b.n	8008ec4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ec8:	4b07      	ldr	r3, [pc, #28]	@ (8008ee8 <vTaskPlaceOnEventList+0x48>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	3318      	adds	r3, #24
 8008ece:	4619      	mov	r1, r3
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f7fe faf2 	bl	80074ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ed6:	2101      	movs	r1, #1
 8008ed8:	6838      	ldr	r0, [r7, #0]
 8008eda:	f000 fb81 	bl	80095e0 <prvAddCurrentTaskToDelayedList>
}
 8008ede:	bf00      	nop
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	20000c38 	.word	0x20000c38

08008eec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b086      	sub	sp, #24
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10b      	bne.n	8008f16 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	617b      	str	r3, [r7, #20]
}
 8008f10:	bf00      	nop
 8008f12:	bf00      	nop
 8008f14:	e7fd      	b.n	8008f12 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f16:	4b0a      	ldr	r3, [pc, #40]	@ (8008f40 <vTaskPlaceOnEventListRestricted+0x54>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	3318      	adds	r3, #24
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f7fe faa7 	bl	8007472 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d002      	beq.n	8008f30 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f2e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008f30:	6879      	ldr	r1, [r7, #4]
 8008f32:	68b8      	ldr	r0, [r7, #8]
 8008f34:	f000 fb54 	bl	80095e0 <prvAddCurrentTaskToDelayedList>
	}
 8008f38:	bf00      	nop
 8008f3a:	3718      	adds	r7, #24
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	20000c38 	.word	0x20000c38

08008f44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b086      	sub	sp, #24
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d10b      	bne.n	8008f72 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f5e:	f383 8811 	msr	BASEPRI, r3
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	60fb      	str	r3, [r7, #12]
}
 8008f6c:	bf00      	nop
 8008f6e:	bf00      	nop
 8008f70:	e7fd      	b.n	8008f6e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	3318      	adds	r3, #24
 8008f76:	4618      	mov	r0, r3
 8008f78:	f7fe fad8 	bl	800752c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8008ff4 <xTaskRemoveFromEventList+0xb0>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d11d      	bne.n	8008fc0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	3304      	adds	r3, #4
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f7fe facf 	bl	800752c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f92:	4b19      	ldr	r3, [pc, #100]	@ (8008ff8 <xTaskRemoveFromEventList+0xb4>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d903      	bls.n	8008fa2 <xTaskRemoveFromEventList+0x5e>
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f9e:	4a16      	ldr	r2, [pc, #88]	@ (8008ff8 <xTaskRemoveFromEventList+0xb4>)
 8008fa0:	6013      	str	r3, [r2, #0]
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	4413      	add	r3, r2
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4a13      	ldr	r2, [pc, #76]	@ (8008ffc <xTaskRemoveFromEventList+0xb8>)
 8008fb0:	441a      	add	r2, r3
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	3304      	adds	r3, #4
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	4610      	mov	r0, r2
 8008fba:	f7fe fa5a 	bl	8007472 <vListInsertEnd>
 8008fbe:	e005      	b.n	8008fcc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	3318      	adds	r3, #24
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	480e      	ldr	r0, [pc, #56]	@ (8009000 <xTaskRemoveFromEventList+0xbc>)
 8008fc8:	f7fe fa53 	bl	8007472 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8009004 <xTaskRemoveFromEventList+0xc0>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd6:	429a      	cmp	r2, r3
 8008fd8:	d905      	bls.n	8008fe6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008fde:	4b0a      	ldr	r3, [pc, #40]	@ (8009008 <xTaskRemoveFromEventList+0xc4>)
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	601a      	str	r2, [r3, #0]
 8008fe4:	e001      	b.n	8008fea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008fea:	697b      	ldr	r3, [r7, #20]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3718      	adds	r7, #24
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	20001134 	.word	0x20001134
 8008ff8:	20001114 	.word	0x20001114
 8008ffc:	20000c3c 	.word	0x20000c3c
 8009000:	200010cc 	.word	0x200010cc
 8009004:	20000c38 	.word	0x20000c38
 8009008:	20001120 	.word	0x20001120

0800900c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009014:	4b06      	ldr	r3, [pc, #24]	@ (8009030 <vTaskInternalSetTimeOutState+0x24>)
 8009016:	681a      	ldr	r2, [r3, #0]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800901c:	4b05      	ldr	r3, [pc, #20]	@ (8009034 <vTaskInternalSetTimeOutState+0x28>)
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	605a      	str	r2, [r3, #4]
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr
 8009030:	20001124 	.word	0x20001124
 8009034:	20001110 	.word	0x20001110

08009038 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b088      	sub	sp, #32
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d10b      	bne.n	8009060 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800904c:	f383 8811 	msr	BASEPRI, r3
 8009050:	f3bf 8f6f 	isb	sy
 8009054:	f3bf 8f4f 	dsb	sy
 8009058:	613b      	str	r3, [r7, #16]
}
 800905a:	bf00      	nop
 800905c:	bf00      	nop
 800905e:	e7fd      	b.n	800905c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d10b      	bne.n	800907e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906a:	f383 8811 	msr	BASEPRI, r3
 800906e:	f3bf 8f6f 	isb	sy
 8009072:	f3bf 8f4f 	dsb	sy
 8009076:	60fb      	str	r3, [r7, #12]
}
 8009078:	bf00      	nop
 800907a:	bf00      	nop
 800907c:	e7fd      	b.n	800907a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800907e:	f000 ff8b 	bl	8009f98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009082:	4b1d      	ldr	r3, [pc, #116]	@ (80090f8 <xTaskCheckForTimeOut+0xc0>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	69ba      	ldr	r2, [r7, #24]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800909a:	d102      	bne.n	80090a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800909c:	2300      	movs	r3, #0
 800909e:	61fb      	str	r3, [r7, #28]
 80090a0:	e023      	b.n	80090ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	4b15      	ldr	r3, [pc, #84]	@ (80090fc <xTaskCheckForTimeOut+0xc4>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d007      	beq.n	80090be <xTaskCheckForTimeOut+0x86>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	69ba      	ldr	r2, [r7, #24]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d302      	bcc.n	80090be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80090b8:	2301      	movs	r3, #1
 80090ba:	61fb      	str	r3, [r7, #28]
 80090bc:	e015      	b.n	80090ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d20b      	bcs.n	80090e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	1ad2      	subs	r2, r2, r3
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f7ff ff99 	bl	800900c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80090da:	2300      	movs	r3, #0
 80090dc:	61fb      	str	r3, [r7, #28]
 80090de:	e004      	b.n	80090ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	2200      	movs	r2, #0
 80090e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80090e6:	2301      	movs	r3, #1
 80090e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80090ea:	f000 ff87 	bl	8009ffc <vPortExitCritical>

	return xReturn;
 80090ee:	69fb      	ldr	r3, [r7, #28]
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3720      	adds	r7, #32
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}
 80090f8:	20001110 	.word	0x20001110
 80090fc:	20001124 	.word	0x20001124

08009100 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009100:	b480      	push	{r7}
 8009102:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009104:	4b03      	ldr	r3, [pc, #12]	@ (8009114 <vTaskMissedYield+0x14>)
 8009106:	2201      	movs	r2, #1
 8009108:	601a      	str	r2, [r3, #0]
}
 800910a:	bf00      	nop
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr
 8009114:	20001120 	.word	0x20001120

08009118 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009120:	f000 f852 	bl	80091c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009124:	4b06      	ldr	r3, [pc, #24]	@ (8009140 <prvIdleTask+0x28>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d9f9      	bls.n	8009120 <prvIdleTask+0x8>
			{
				taskYIELD();
 800912c:	4b05      	ldr	r3, [pc, #20]	@ (8009144 <prvIdleTask+0x2c>)
 800912e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009132:	601a      	str	r2, [r3, #0]
 8009134:	f3bf 8f4f 	dsb	sy
 8009138:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800913c:	e7f0      	b.n	8009120 <prvIdleTask+0x8>
 800913e:	bf00      	nop
 8009140:	20000c3c 	.word	0x20000c3c
 8009144:	e000ed04 	.word	0xe000ed04

08009148 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800914e:	2300      	movs	r3, #0
 8009150:	607b      	str	r3, [r7, #4]
 8009152:	e00c      	b.n	800916e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	4613      	mov	r3, r2
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	4413      	add	r3, r2
 800915c:	009b      	lsls	r3, r3, #2
 800915e:	4a12      	ldr	r2, [pc, #72]	@ (80091a8 <prvInitialiseTaskLists+0x60>)
 8009160:	4413      	add	r3, r2
 8009162:	4618      	mov	r0, r3
 8009164:	f7fe f958 	bl	8007418 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	3301      	adds	r3, #1
 800916c:	607b      	str	r3, [r7, #4]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2b37      	cmp	r3, #55	@ 0x37
 8009172:	d9ef      	bls.n	8009154 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009174:	480d      	ldr	r0, [pc, #52]	@ (80091ac <prvInitialiseTaskLists+0x64>)
 8009176:	f7fe f94f 	bl	8007418 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800917a:	480d      	ldr	r0, [pc, #52]	@ (80091b0 <prvInitialiseTaskLists+0x68>)
 800917c:	f7fe f94c 	bl	8007418 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009180:	480c      	ldr	r0, [pc, #48]	@ (80091b4 <prvInitialiseTaskLists+0x6c>)
 8009182:	f7fe f949 	bl	8007418 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009186:	480c      	ldr	r0, [pc, #48]	@ (80091b8 <prvInitialiseTaskLists+0x70>)
 8009188:	f7fe f946 	bl	8007418 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800918c:	480b      	ldr	r0, [pc, #44]	@ (80091bc <prvInitialiseTaskLists+0x74>)
 800918e:	f7fe f943 	bl	8007418 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009192:	4b0b      	ldr	r3, [pc, #44]	@ (80091c0 <prvInitialiseTaskLists+0x78>)
 8009194:	4a05      	ldr	r2, [pc, #20]	@ (80091ac <prvInitialiseTaskLists+0x64>)
 8009196:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009198:	4b0a      	ldr	r3, [pc, #40]	@ (80091c4 <prvInitialiseTaskLists+0x7c>)
 800919a:	4a05      	ldr	r2, [pc, #20]	@ (80091b0 <prvInitialiseTaskLists+0x68>)
 800919c:	601a      	str	r2, [r3, #0]
}
 800919e:	bf00      	nop
 80091a0:	3708      	adds	r7, #8
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	20000c3c 	.word	0x20000c3c
 80091ac:	2000109c 	.word	0x2000109c
 80091b0:	200010b0 	.word	0x200010b0
 80091b4:	200010cc 	.word	0x200010cc
 80091b8:	200010e0 	.word	0x200010e0
 80091bc:	200010f8 	.word	0x200010f8
 80091c0:	200010c4 	.word	0x200010c4
 80091c4:	200010c8 	.word	0x200010c8

080091c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80091ce:	e019      	b.n	8009204 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80091d0:	f000 fee2 	bl	8009f98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091d4:	4b10      	ldr	r3, [pc, #64]	@ (8009218 <prvCheckTasksWaitingTermination+0x50>)
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	68db      	ldr	r3, [r3, #12]
 80091da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	3304      	adds	r3, #4
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7fe f9a3 	bl	800752c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80091e6:	4b0d      	ldr	r3, [pc, #52]	@ (800921c <prvCheckTasksWaitingTermination+0x54>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	3b01      	subs	r3, #1
 80091ec:	4a0b      	ldr	r2, [pc, #44]	@ (800921c <prvCheckTasksWaitingTermination+0x54>)
 80091ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80091f0:	4b0b      	ldr	r3, [pc, #44]	@ (8009220 <prvCheckTasksWaitingTermination+0x58>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	3b01      	subs	r3, #1
 80091f6:	4a0a      	ldr	r2, [pc, #40]	@ (8009220 <prvCheckTasksWaitingTermination+0x58>)
 80091f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80091fa:	f000 feff 	bl	8009ffc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f810 	bl	8009224 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009204:	4b06      	ldr	r3, [pc, #24]	@ (8009220 <prvCheckTasksWaitingTermination+0x58>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1e1      	bne.n	80091d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800920c:	bf00      	nop
 800920e:	bf00      	nop
 8009210:	3708      	adds	r7, #8
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	200010e0 	.word	0x200010e0
 800921c:	2000110c 	.word	0x2000110c
 8009220:	200010f4 	.word	0x200010f4

08009224 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009232:	2b00      	cmp	r3, #0
 8009234:	d108      	bne.n	8009248 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800923a:	4618      	mov	r0, r3
 800923c:	f001 f89c 	bl	800a378 <vPortFree>
				vPortFree( pxTCB );
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f001 f899 	bl	800a378 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009246:	e019      	b.n	800927c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800924e:	2b01      	cmp	r3, #1
 8009250:	d103      	bne.n	800925a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f001 f890 	bl	800a378 <vPortFree>
	}
 8009258:	e010      	b.n	800927c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009260:	2b02      	cmp	r3, #2
 8009262:	d00b      	beq.n	800927c <prvDeleteTCB+0x58>
	__asm volatile
 8009264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	60fb      	str	r3, [r7, #12]
}
 8009276:	bf00      	nop
 8009278:	bf00      	nop
 800927a:	e7fd      	b.n	8009278 <prvDeleteTCB+0x54>
	}
 800927c:	bf00      	nop
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800928a:	4b0c      	ldr	r3, [pc, #48]	@ (80092bc <prvResetNextTaskUnblockTime+0x38>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d104      	bne.n	800929e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009294:	4b0a      	ldr	r3, [pc, #40]	@ (80092c0 <prvResetNextTaskUnblockTime+0x3c>)
 8009296:	f04f 32ff 	mov.w	r2, #4294967295
 800929a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800929c:	e008      	b.n	80092b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800929e:	4b07      	ldr	r3, [pc, #28]	@ (80092bc <prvResetNextTaskUnblockTime+0x38>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	4a04      	ldr	r2, [pc, #16]	@ (80092c0 <prvResetNextTaskUnblockTime+0x3c>)
 80092ae:	6013      	str	r3, [r2, #0]
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr
 80092bc:	200010c4 	.word	0x200010c4
 80092c0:	2000112c 	.word	0x2000112c

080092c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80092ca:	4b0b      	ldr	r3, [pc, #44]	@ (80092f8 <xTaskGetSchedulerState+0x34>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d102      	bne.n	80092d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80092d2:	2301      	movs	r3, #1
 80092d4:	607b      	str	r3, [r7, #4]
 80092d6:	e008      	b.n	80092ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092d8:	4b08      	ldr	r3, [pc, #32]	@ (80092fc <xTaskGetSchedulerState+0x38>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d102      	bne.n	80092e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80092e0:	2302      	movs	r3, #2
 80092e2:	607b      	str	r3, [r7, #4]
 80092e4:	e001      	b.n	80092ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80092e6:	2300      	movs	r3, #0
 80092e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80092ea:	687b      	ldr	r3, [r7, #4]
	}
 80092ec:	4618      	mov	r0, r3
 80092ee:	370c      	adds	r7, #12
 80092f0:	46bd      	mov	sp, r7
 80092f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f6:	4770      	bx	lr
 80092f8:	20001118 	.word	0x20001118
 80092fc:	20001134 	.word	0x20001134

08009300 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009300:	b580      	push	{r7, lr}
 8009302:	b084      	sub	sp, #16
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800930c:	2300      	movs	r3, #0
 800930e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d051      	beq.n	80093ba <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800931a:	4b2a      	ldr	r3, [pc, #168]	@ (80093c4 <xTaskPriorityInherit+0xc4>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009320:	429a      	cmp	r2, r3
 8009322:	d241      	bcs.n	80093a8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	699b      	ldr	r3, [r3, #24]
 8009328:	2b00      	cmp	r3, #0
 800932a:	db06      	blt.n	800933a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800932c:	4b25      	ldr	r3, [pc, #148]	@ (80093c4 <xTaskPriorityInherit+0xc4>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009332:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	6959      	ldr	r1, [r3, #20]
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009342:	4613      	mov	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4413      	add	r3, r2
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	4a1f      	ldr	r2, [pc, #124]	@ (80093c8 <xTaskPriorityInherit+0xc8>)
 800934c:	4413      	add	r3, r2
 800934e:	4299      	cmp	r1, r3
 8009350:	d122      	bne.n	8009398 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	3304      	adds	r3, #4
 8009356:	4618      	mov	r0, r3
 8009358:	f7fe f8e8 	bl	800752c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800935c:	4b19      	ldr	r3, [pc, #100]	@ (80093c4 <xTaskPriorityInherit+0xc4>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800936a:	4b18      	ldr	r3, [pc, #96]	@ (80093cc <xTaskPriorityInherit+0xcc>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	429a      	cmp	r2, r3
 8009370:	d903      	bls.n	800937a <xTaskPriorityInherit+0x7a>
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009376:	4a15      	ldr	r2, [pc, #84]	@ (80093cc <xTaskPriorityInherit+0xcc>)
 8009378:	6013      	str	r3, [r2, #0]
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800937e:	4613      	mov	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	4413      	add	r3, r2
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	4a10      	ldr	r2, [pc, #64]	@ (80093c8 <xTaskPriorityInherit+0xc8>)
 8009388:	441a      	add	r2, r3
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	3304      	adds	r3, #4
 800938e:	4619      	mov	r1, r3
 8009390:	4610      	mov	r0, r2
 8009392:	f7fe f86e 	bl	8007472 <vListInsertEnd>
 8009396:	e004      	b.n	80093a2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009398:	4b0a      	ldr	r3, [pc, #40]	@ (80093c4 <xTaskPriorityInherit+0xc4>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80093a2:	2301      	movs	r3, #1
 80093a4:	60fb      	str	r3, [r7, #12]
 80093a6:	e008      	b.n	80093ba <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093ac:	4b05      	ldr	r3, [pc, #20]	@ (80093c4 <xTaskPriorityInherit+0xc4>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d201      	bcs.n	80093ba <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80093b6:	2301      	movs	r3, #1
 80093b8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80093ba:	68fb      	ldr	r3, [r7, #12]
	}
 80093bc:	4618      	mov	r0, r3
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	20000c38 	.word	0x20000c38
 80093c8:	20000c3c 	.word	0x20000c3c
 80093cc:	20001114 	.word	0x20001114

080093d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b086      	sub	sp, #24
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80093dc:	2300      	movs	r3, #0
 80093de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d058      	beq.n	8009498 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80093e6:	4b2f      	ldr	r3, [pc, #188]	@ (80094a4 <xTaskPriorityDisinherit+0xd4>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	693a      	ldr	r2, [r7, #16]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d00b      	beq.n	8009408 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80093f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f4:	f383 8811 	msr	BASEPRI, r3
 80093f8:	f3bf 8f6f 	isb	sy
 80093fc:	f3bf 8f4f 	dsb	sy
 8009400:	60fb      	str	r3, [r7, #12]
}
 8009402:	bf00      	nop
 8009404:	bf00      	nop
 8009406:	e7fd      	b.n	8009404 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800940c:	2b00      	cmp	r3, #0
 800940e:	d10b      	bne.n	8009428 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009414:	f383 8811 	msr	BASEPRI, r3
 8009418:	f3bf 8f6f 	isb	sy
 800941c:	f3bf 8f4f 	dsb	sy
 8009420:	60bb      	str	r3, [r7, #8]
}
 8009422:	bf00      	nop
 8009424:	bf00      	nop
 8009426:	e7fd      	b.n	8009424 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800942c:	1e5a      	subs	r2, r3, #1
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800943a:	429a      	cmp	r2, r3
 800943c:	d02c      	beq.n	8009498 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009442:	2b00      	cmp	r3, #0
 8009444:	d128      	bne.n	8009498 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	3304      	adds	r3, #4
 800944a:	4618      	mov	r0, r3
 800944c:	f7fe f86e 	bl	800752c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800945c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009468:	4b0f      	ldr	r3, [pc, #60]	@ (80094a8 <xTaskPriorityDisinherit+0xd8>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	429a      	cmp	r2, r3
 800946e:	d903      	bls.n	8009478 <xTaskPriorityDisinherit+0xa8>
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009474:	4a0c      	ldr	r2, [pc, #48]	@ (80094a8 <xTaskPriorityDisinherit+0xd8>)
 8009476:	6013      	str	r3, [r2, #0]
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800947c:	4613      	mov	r3, r2
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	4413      	add	r3, r2
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	4a09      	ldr	r2, [pc, #36]	@ (80094ac <xTaskPriorityDisinherit+0xdc>)
 8009486:	441a      	add	r2, r3
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	3304      	adds	r3, #4
 800948c:	4619      	mov	r1, r3
 800948e:	4610      	mov	r0, r2
 8009490:	f7fd ffef 	bl	8007472 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009494:	2301      	movs	r3, #1
 8009496:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009498:	697b      	ldr	r3, [r7, #20]
	}
 800949a:	4618      	mov	r0, r3
 800949c:	3718      	adds	r7, #24
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
 80094a2:	bf00      	nop
 80094a4:	20000c38 	.word	0x20000c38
 80094a8:	20001114 	.word	0x20001114
 80094ac:	20000c3c 	.word	0x20000c3c

080094b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b088      	sub	sp, #32
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80094be:	2301      	movs	r3, #1
 80094c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d06c      	beq.n	80095a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d10b      	bne.n	80094e8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80094d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d4:	f383 8811 	msr	BASEPRI, r3
 80094d8:	f3bf 8f6f 	isb	sy
 80094dc:	f3bf 8f4f 	dsb	sy
 80094e0:	60fb      	str	r3, [r7, #12]
}
 80094e2:	bf00      	nop
 80094e4:	bf00      	nop
 80094e6:	e7fd      	b.n	80094e4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094ec:	683a      	ldr	r2, [r7, #0]
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d902      	bls.n	80094f8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	61fb      	str	r3, [r7, #28]
 80094f6:	e002      	b.n	80094fe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80094f8:	69bb      	ldr	r3, [r7, #24]
 80094fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094fc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009502:	69fa      	ldr	r2, [r7, #28]
 8009504:	429a      	cmp	r2, r3
 8009506:	d04c      	beq.n	80095a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009508:	69bb      	ldr	r3, [r7, #24]
 800950a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800950c:	697a      	ldr	r2, [r7, #20]
 800950e:	429a      	cmp	r2, r3
 8009510:	d147      	bne.n	80095a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009512:	4b26      	ldr	r3, [pc, #152]	@ (80095ac <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	69ba      	ldr	r2, [r7, #24]
 8009518:	429a      	cmp	r2, r3
 800951a:	d10b      	bne.n	8009534 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800951c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009520:	f383 8811 	msr	BASEPRI, r3
 8009524:	f3bf 8f6f 	isb	sy
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	60bb      	str	r3, [r7, #8]
}
 800952e:	bf00      	nop
 8009530:	bf00      	nop
 8009532:	e7fd      	b.n	8009530 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009534:	69bb      	ldr	r3, [r7, #24]
 8009536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009538:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800953a:	69bb      	ldr	r3, [r7, #24]
 800953c:	69fa      	ldr	r2, [r7, #28]
 800953e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	699b      	ldr	r3, [r3, #24]
 8009544:	2b00      	cmp	r3, #0
 8009546:	db04      	blt.n	8009552 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	6959      	ldr	r1, [r3, #20]
 8009556:	693a      	ldr	r2, [r7, #16]
 8009558:	4613      	mov	r3, r2
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	4413      	add	r3, r2
 800955e:	009b      	lsls	r3, r3, #2
 8009560:	4a13      	ldr	r2, [pc, #76]	@ (80095b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009562:	4413      	add	r3, r2
 8009564:	4299      	cmp	r1, r3
 8009566:	d11c      	bne.n	80095a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	3304      	adds	r3, #4
 800956c:	4618      	mov	r0, r3
 800956e:	f7fd ffdd 	bl	800752c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009576:	4b0f      	ldr	r3, [pc, #60]	@ (80095b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	429a      	cmp	r2, r3
 800957c:	d903      	bls.n	8009586 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009582:	4a0c      	ldr	r2, [pc, #48]	@ (80095b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009584:	6013      	str	r3, [r2, #0]
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800958a:	4613      	mov	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4413      	add	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4a07      	ldr	r2, [pc, #28]	@ (80095b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009594:	441a      	add	r2, r3
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	3304      	adds	r3, #4
 800959a:	4619      	mov	r1, r3
 800959c:	4610      	mov	r0, r2
 800959e:	f7fd ff68 	bl	8007472 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80095a2:	bf00      	nop
 80095a4:	3720      	adds	r7, #32
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	20000c38 	.word	0x20000c38
 80095b0:	20000c3c 	.word	0x20000c3c
 80095b4:	20001114 	.word	0x20001114

080095b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80095b8:	b480      	push	{r7}
 80095ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80095bc:	4b07      	ldr	r3, [pc, #28]	@ (80095dc <pvTaskIncrementMutexHeldCount+0x24>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d004      	beq.n	80095ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80095c4:	4b05      	ldr	r3, [pc, #20]	@ (80095dc <pvTaskIncrementMutexHeldCount+0x24>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80095ca:	3201      	adds	r2, #1
 80095cc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80095ce:	4b03      	ldr	r3, [pc, #12]	@ (80095dc <pvTaskIncrementMutexHeldCount+0x24>)
 80095d0:	681b      	ldr	r3, [r3, #0]
	}
 80095d2:	4618      	mov	r0, r3
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr
 80095dc:	20000c38 	.word	0x20000c38

080095e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80095ea:	4b21      	ldr	r3, [pc, #132]	@ (8009670 <prvAddCurrentTaskToDelayedList+0x90>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095f0:	4b20      	ldr	r3, [pc, #128]	@ (8009674 <prvAddCurrentTaskToDelayedList+0x94>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	3304      	adds	r3, #4
 80095f6:	4618      	mov	r0, r3
 80095f8:	f7fd ff98 	bl	800752c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009602:	d10a      	bne.n	800961a <prvAddCurrentTaskToDelayedList+0x3a>
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d007      	beq.n	800961a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800960a:	4b1a      	ldr	r3, [pc, #104]	@ (8009674 <prvAddCurrentTaskToDelayedList+0x94>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	3304      	adds	r3, #4
 8009610:	4619      	mov	r1, r3
 8009612:	4819      	ldr	r0, [pc, #100]	@ (8009678 <prvAddCurrentTaskToDelayedList+0x98>)
 8009614:	f7fd ff2d 	bl	8007472 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009618:	e026      	b.n	8009668 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800961a:	68fa      	ldr	r2, [r7, #12]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	4413      	add	r3, r2
 8009620:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009622:	4b14      	ldr	r3, [pc, #80]	@ (8009674 <prvAddCurrentTaskToDelayedList+0x94>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68ba      	ldr	r2, [r7, #8]
 8009628:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800962a:	68ba      	ldr	r2, [r7, #8]
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	429a      	cmp	r2, r3
 8009630:	d209      	bcs.n	8009646 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009632:	4b12      	ldr	r3, [pc, #72]	@ (800967c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	4b0f      	ldr	r3, [pc, #60]	@ (8009674 <prvAddCurrentTaskToDelayedList+0x94>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	3304      	adds	r3, #4
 800963c:	4619      	mov	r1, r3
 800963e:	4610      	mov	r0, r2
 8009640:	f7fd ff3b 	bl	80074ba <vListInsert>
}
 8009644:	e010      	b.n	8009668 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009646:	4b0e      	ldr	r3, [pc, #56]	@ (8009680 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009648:	681a      	ldr	r2, [r3, #0]
 800964a:	4b0a      	ldr	r3, [pc, #40]	@ (8009674 <prvAddCurrentTaskToDelayedList+0x94>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3304      	adds	r3, #4
 8009650:	4619      	mov	r1, r3
 8009652:	4610      	mov	r0, r2
 8009654:	f7fd ff31 	bl	80074ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009658:	4b0a      	ldr	r3, [pc, #40]	@ (8009684 <prvAddCurrentTaskToDelayedList+0xa4>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	68ba      	ldr	r2, [r7, #8]
 800965e:	429a      	cmp	r2, r3
 8009660:	d202      	bcs.n	8009668 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009662:	4a08      	ldr	r2, [pc, #32]	@ (8009684 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	6013      	str	r3, [r2, #0]
}
 8009668:	bf00      	nop
 800966a:	3710      	adds	r7, #16
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	20001110 	.word	0x20001110
 8009674:	20000c38 	.word	0x20000c38
 8009678:	200010f8 	.word	0x200010f8
 800967c:	200010c8 	.word	0x200010c8
 8009680:	200010c4 	.word	0x200010c4
 8009684:	2000112c 	.word	0x2000112c

08009688 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b08a      	sub	sp, #40	@ 0x28
 800968c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800968e:	2300      	movs	r3, #0
 8009690:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009692:	f000 fb13 	bl	8009cbc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009696:	4b1d      	ldr	r3, [pc, #116]	@ (800970c <xTimerCreateTimerTask+0x84>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d021      	beq.n	80096e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800969e:	2300      	movs	r3, #0
 80096a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80096a2:	2300      	movs	r3, #0
 80096a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80096a6:	1d3a      	adds	r2, r7, #4
 80096a8:	f107 0108 	add.w	r1, r7, #8
 80096ac:	f107 030c 	add.w	r3, r7, #12
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7fd fe97 	bl	80073e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80096b6:	6879      	ldr	r1, [r7, #4]
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	68fa      	ldr	r2, [r7, #12]
 80096bc:	9202      	str	r2, [sp, #8]
 80096be:	9301      	str	r3, [sp, #4]
 80096c0:	2302      	movs	r3, #2
 80096c2:	9300      	str	r3, [sp, #0]
 80096c4:	2300      	movs	r3, #0
 80096c6:	460a      	mov	r2, r1
 80096c8:	4911      	ldr	r1, [pc, #68]	@ (8009710 <xTimerCreateTimerTask+0x88>)
 80096ca:	4812      	ldr	r0, [pc, #72]	@ (8009714 <xTimerCreateTimerTask+0x8c>)
 80096cc:	f7fe ffd0 	bl	8008670 <xTaskCreateStatic>
 80096d0:	4603      	mov	r3, r0
 80096d2:	4a11      	ldr	r2, [pc, #68]	@ (8009718 <xTimerCreateTimerTask+0x90>)
 80096d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80096d6:	4b10      	ldr	r3, [pc, #64]	@ (8009718 <xTimerCreateTimerTask+0x90>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80096de:	2301      	movs	r3, #1
 80096e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d10b      	bne.n	8009700 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80096e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ec:	f383 8811 	msr	BASEPRI, r3
 80096f0:	f3bf 8f6f 	isb	sy
 80096f4:	f3bf 8f4f 	dsb	sy
 80096f8:	613b      	str	r3, [r7, #16]
}
 80096fa:	bf00      	nop
 80096fc:	bf00      	nop
 80096fe:	e7fd      	b.n	80096fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009700:	697b      	ldr	r3, [r7, #20]
}
 8009702:	4618      	mov	r0, r3
 8009704:	3718      	adds	r7, #24
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	20001168 	.word	0x20001168
 8009710:	0800bcb0 	.word	0x0800bcb0
 8009714:	08009855 	.word	0x08009855
 8009718:	2000116c 	.word	0x2000116c

0800971c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b08a      	sub	sp, #40	@ 0x28
 8009720:	af00      	add	r7, sp, #0
 8009722:	60f8      	str	r0, [r7, #12]
 8009724:	60b9      	str	r1, [r7, #8]
 8009726:	607a      	str	r2, [r7, #4]
 8009728:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800972a:	2300      	movs	r3, #0
 800972c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10b      	bne.n	800974c <xTimerGenericCommand+0x30>
	__asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009738:	f383 8811 	msr	BASEPRI, r3
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	623b      	str	r3, [r7, #32]
}
 8009746:	bf00      	nop
 8009748:	bf00      	nop
 800974a:	e7fd      	b.n	8009748 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800974c:	4b19      	ldr	r3, [pc, #100]	@ (80097b4 <xTimerGenericCommand+0x98>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d02a      	beq.n	80097aa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	2b05      	cmp	r3, #5
 8009764:	dc18      	bgt.n	8009798 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009766:	f7ff fdad 	bl	80092c4 <xTaskGetSchedulerState>
 800976a:	4603      	mov	r3, r0
 800976c:	2b02      	cmp	r3, #2
 800976e:	d109      	bne.n	8009784 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009770:	4b10      	ldr	r3, [pc, #64]	@ (80097b4 <xTimerGenericCommand+0x98>)
 8009772:	6818      	ldr	r0, [r3, #0]
 8009774:	f107 0110 	add.w	r1, r7, #16
 8009778:	2300      	movs	r3, #0
 800977a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800977c:	f7fe f900 	bl	8007980 <xQueueGenericSend>
 8009780:	6278      	str	r0, [r7, #36]	@ 0x24
 8009782:	e012      	b.n	80097aa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009784:	4b0b      	ldr	r3, [pc, #44]	@ (80097b4 <xTimerGenericCommand+0x98>)
 8009786:	6818      	ldr	r0, [r3, #0]
 8009788:	f107 0110 	add.w	r1, r7, #16
 800978c:	2300      	movs	r3, #0
 800978e:	2200      	movs	r2, #0
 8009790:	f7fe f8f6 	bl	8007980 <xQueueGenericSend>
 8009794:	6278      	str	r0, [r7, #36]	@ 0x24
 8009796:	e008      	b.n	80097aa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009798:	4b06      	ldr	r3, [pc, #24]	@ (80097b4 <xTimerGenericCommand+0x98>)
 800979a:	6818      	ldr	r0, [r3, #0]
 800979c:	f107 0110 	add.w	r1, r7, #16
 80097a0:	2300      	movs	r3, #0
 80097a2:	683a      	ldr	r2, [r7, #0]
 80097a4:	f7fe f9ee 	bl	8007b84 <xQueueGenericSendFromISR>
 80097a8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80097aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3728      	adds	r7, #40	@ 0x28
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}
 80097b4:	20001168 	.word	0x20001168

080097b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b088      	sub	sp, #32
 80097bc:	af02      	add	r7, sp, #8
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097c2:	4b23      	ldr	r3, [pc, #140]	@ (8009850 <prvProcessExpiredTimer+0x98>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	3304      	adds	r3, #4
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7fd feab 	bl	800752c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097dc:	f003 0304 	and.w	r3, r3, #4
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d023      	beq.n	800982c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	699a      	ldr	r2, [r3, #24]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	18d1      	adds	r1, r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	683a      	ldr	r2, [r7, #0]
 80097f0:	6978      	ldr	r0, [r7, #20]
 80097f2:	f000 f8d5 	bl	80099a0 <prvInsertTimerInActiveList>
 80097f6:	4603      	mov	r3, r0
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d020      	beq.n	800983e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80097fc:	2300      	movs	r3, #0
 80097fe:	9300      	str	r3, [sp, #0]
 8009800:	2300      	movs	r3, #0
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	2100      	movs	r1, #0
 8009806:	6978      	ldr	r0, [r7, #20]
 8009808:	f7ff ff88 	bl	800971c <xTimerGenericCommand>
 800980c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d114      	bne.n	800983e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009818:	f383 8811 	msr	BASEPRI, r3
 800981c:	f3bf 8f6f 	isb	sy
 8009820:	f3bf 8f4f 	dsb	sy
 8009824:	60fb      	str	r3, [r7, #12]
}
 8009826:	bf00      	nop
 8009828:	bf00      	nop
 800982a:	e7fd      	b.n	8009828 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009832:	f023 0301 	bic.w	r3, r3, #1
 8009836:	b2da      	uxtb	r2, r3
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	6a1b      	ldr	r3, [r3, #32]
 8009842:	6978      	ldr	r0, [r7, #20]
 8009844:	4798      	blx	r3
}
 8009846:	bf00      	nop
 8009848:	3718      	adds	r7, #24
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	20001160 	.word	0x20001160

08009854 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b084      	sub	sp, #16
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800985c:	f107 0308 	add.w	r3, r7, #8
 8009860:	4618      	mov	r0, r3
 8009862:	f000 f859 	bl	8009918 <prvGetNextExpireTime>
 8009866:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	4619      	mov	r1, r3
 800986c:	68f8      	ldr	r0, [r7, #12]
 800986e:	f000 f805 	bl	800987c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009872:	f000 f8d7 	bl	8009a24 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009876:	bf00      	nop
 8009878:	e7f0      	b.n	800985c <prvTimerTask+0x8>
	...

0800987c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009886:	f7ff f937 	bl	8008af8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800988a:	f107 0308 	add.w	r3, r7, #8
 800988e:	4618      	mov	r0, r3
 8009890:	f000 f866 	bl	8009960 <prvSampleTimeNow>
 8009894:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d130      	bne.n	80098fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d10a      	bne.n	80098b8 <prvProcessTimerOrBlockTask+0x3c>
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d806      	bhi.n	80098b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80098aa:	f7ff f933 	bl	8008b14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80098ae:	68f9      	ldr	r1, [r7, #12]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f7ff ff81 	bl	80097b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80098b6:	e024      	b.n	8009902 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d008      	beq.n	80098d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80098be:	4b13      	ldr	r3, [pc, #76]	@ (800990c <prvProcessTimerOrBlockTask+0x90>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d101      	bne.n	80098cc <prvProcessTimerOrBlockTask+0x50>
 80098c8:	2301      	movs	r3, #1
 80098ca:	e000      	b.n	80098ce <prvProcessTimerOrBlockTask+0x52>
 80098cc:	2300      	movs	r3, #0
 80098ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80098d0:	4b0f      	ldr	r3, [pc, #60]	@ (8009910 <prvProcessTimerOrBlockTask+0x94>)
 80098d2:	6818      	ldr	r0, [r3, #0]
 80098d4:	687a      	ldr	r2, [r7, #4]
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	1ad3      	subs	r3, r2, r3
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	4619      	mov	r1, r3
 80098de:	f7fe fe93 	bl	8008608 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80098e2:	f7ff f917 	bl	8008b14 <xTaskResumeAll>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10a      	bne.n	8009902 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80098ec:	4b09      	ldr	r3, [pc, #36]	@ (8009914 <prvProcessTimerOrBlockTask+0x98>)
 80098ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098f2:	601a      	str	r2, [r3, #0]
 80098f4:	f3bf 8f4f 	dsb	sy
 80098f8:	f3bf 8f6f 	isb	sy
}
 80098fc:	e001      	b.n	8009902 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80098fe:	f7ff f909 	bl	8008b14 <xTaskResumeAll>
}
 8009902:	bf00      	nop
 8009904:	3710      	adds	r7, #16
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop
 800990c:	20001164 	.word	0x20001164
 8009910:	20001168 	.word	0x20001168
 8009914:	e000ed04 	.word	0xe000ed04

08009918 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009918:	b480      	push	{r7}
 800991a:	b085      	sub	sp, #20
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009920:	4b0e      	ldr	r3, [pc, #56]	@ (800995c <prvGetNextExpireTime+0x44>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d101      	bne.n	800992e <prvGetNextExpireTime+0x16>
 800992a:	2201      	movs	r2, #1
 800992c:	e000      	b.n	8009930 <prvGetNextExpireTime+0x18>
 800992e:	2200      	movs	r2, #0
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d105      	bne.n	8009948 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800993c:	4b07      	ldr	r3, [pc, #28]	@ (800995c <prvGetNextExpireTime+0x44>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	68db      	ldr	r3, [r3, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	60fb      	str	r3, [r7, #12]
 8009946:	e001      	b.n	800994c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009948:	2300      	movs	r3, #0
 800994a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800994c:	68fb      	ldr	r3, [r7, #12]
}
 800994e:	4618      	mov	r0, r3
 8009950:	3714      	adds	r7, #20
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop
 800995c:	20001160 	.word	0x20001160

08009960 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009968:	f7ff f972 	bl	8008c50 <xTaskGetTickCount>
 800996c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800996e:	4b0b      	ldr	r3, [pc, #44]	@ (800999c <prvSampleTimeNow+0x3c>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	68fa      	ldr	r2, [r7, #12]
 8009974:	429a      	cmp	r2, r3
 8009976:	d205      	bcs.n	8009984 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009978:	f000 f93a 	bl	8009bf0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	601a      	str	r2, [r3, #0]
 8009982:	e002      	b.n	800998a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2200      	movs	r2, #0
 8009988:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800998a:	4a04      	ldr	r2, [pc, #16]	@ (800999c <prvSampleTimeNow+0x3c>)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009990:	68fb      	ldr	r3, [r7, #12]
}
 8009992:	4618      	mov	r0, r3
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	20001170 	.word	0x20001170

080099a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b086      	sub	sp, #24
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	60b9      	str	r1, [r7, #8]
 80099aa:	607a      	str	r2, [r7, #4]
 80099ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80099ae:	2300      	movs	r3, #0
 80099b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	68ba      	ldr	r2, [r7, #8]
 80099b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	68fa      	ldr	r2, [r7, #12]
 80099bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80099be:	68ba      	ldr	r2, [r7, #8]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d812      	bhi.n	80099ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	1ad2      	subs	r2, r2, r3
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	699b      	ldr	r3, [r3, #24]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d302      	bcc.n	80099da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80099d4:	2301      	movs	r3, #1
 80099d6:	617b      	str	r3, [r7, #20]
 80099d8:	e01b      	b.n	8009a12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80099da:	4b10      	ldr	r3, [pc, #64]	@ (8009a1c <prvInsertTimerInActiveList+0x7c>)
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	3304      	adds	r3, #4
 80099e2:	4619      	mov	r1, r3
 80099e4:	4610      	mov	r0, r2
 80099e6:	f7fd fd68 	bl	80074ba <vListInsert>
 80099ea:	e012      	b.n	8009a12 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d206      	bcs.n	8009a02 <prvInsertTimerInActiveList+0x62>
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d302      	bcc.n	8009a02 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80099fc:	2301      	movs	r3, #1
 80099fe:	617b      	str	r3, [r7, #20]
 8009a00:	e007      	b.n	8009a12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a02:	4b07      	ldr	r3, [pc, #28]	@ (8009a20 <prvInsertTimerInActiveList+0x80>)
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	3304      	adds	r3, #4
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	4610      	mov	r0, r2
 8009a0e:	f7fd fd54 	bl	80074ba <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a12:	697b      	ldr	r3, [r7, #20]
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3718      	adds	r7, #24
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	20001164 	.word	0x20001164
 8009a20:	20001160 	.word	0x20001160

08009a24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b08e      	sub	sp, #56	@ 0x38
 8009a28:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a2a:	e0ce      	b.n	8009bca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	da19      	bge.n	8009a66 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a32:	1d3b      	adds	r3, r7, #4
 8009a34:	3304      	adds	r3, #4
 8009a36:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d10b      	bne.n	8009a56 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a42:	f383 8811 	msr	BASEPRI, r3
 8009a46:	f3bf 8f6f 	isb	sy
 8009a4a:	f3bf 8f4f 	dsb	sy
 8009a4e:	61fb      	str	r3, [r7, #28]
}
 8009a50:	bf00      	nop
 8009a52:	bf00      	nop
 8009a54:	e7fd      	b.n	8009a52 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a5c:	6850      	ldr	r0, [r2, #4]
 8009a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a60:	6892      	ldr	r2, [r2, #8]
 8009a62:	4611      	mov	r1, r2
 8009a64:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	f2c0 80ae 	blt.w	8009bca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a74:	695b      	ldr	r3, [r3, #20]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d004      	beq.n	8009a84 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a7c:	3304      	adds	r3, #4
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7fd fd54 	bl	800752c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a84:	463b      	mov	r3, r7
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7ff ff6a 	bl	8009960 <prvSampleTimeNow>
 8009a8c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2b09      	cmp	r3, #9
 8009a92:	f200 8097 	bhi.w	8009bc4 <prvProcessReceivedCommands+0x1a0>
 8009a96:	a201      	add	r2, pc, #4	@ (adr r2, 8009a9c <prvProcessReceivedCommands+0x78>)
 8009a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a9c:	08009ac5 	.word	0x08009ac5
 8009aa0:	08009ac5 	.word	0x08009ac5
 8009aa4:	08009ac5 	.word	0x08009ac5
 8009aa8:	08009b3b 	.word	0x08009b3b
 8009aac:	08009b4f 	.word	0x08009b4f
 8009ab0:	08009b9b 	.word	0x08009b9b
 8009ab4:	08009ac5 	.word	0x08009ac5
 8009ab8:	08009ac5 	.word	0x08009ac5
 8009abc:	08009b3b 	.word	0x08009b3b
 8009ac0:	08009b4f 	.word	0x08009b4f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009aca:	f043 0301 	orr.w	r3, r3, #1
 8009ace:	b2da      	uxtb	r2, r3
 8009ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009ad6:	68ba      	ldr	r2, [r7, #8]
 8009ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ada:	699b      	ldr	r3, [r3, #24]
 8009adc:	18d1      	adds	r1, r2, r3
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ae2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ae4:	f7ff ff5c 	bl	80099a0 <prvInsertTimerInActiveList>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d06c      	beq.n	8009bc8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af0:	6a1b      	ldr	r3, [r3, #32]
 8009af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009af4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009afc:	f003 0304 	and.w	r3, r3, #4
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d061      	beq.n	8009bc8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	441a      	add	r2, r3
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	2300      	movs	r3, #0
 8009b12:	2100      	movs	r1, #0
 8009b14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b16:	f7ff fe01 	bl	800971c <xTimerGenericCommand>
 8009b1a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009b1c:	6a3b      	ldr	r3, [r7, #32]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d152      	bne.n	8009bc8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b26:	f383 8811 	msr	BASEPRI, r3
 8009b2a:	f3bf 8f6f 	isb	sy
 8009b2e:	f3bf 8f4f 	dsb	sy
 8009b32:	61bb      	str	r3, [r7, #24]
}
 8009b34:	bf00      	nop
 8009b36:	bf00      	nop
 8009b38:	e7fd      	b.n	8009b36 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b40:	f023 0301 	bic.w	r3, r3, #1
 8009b44:	b2da      	uxtb	r2, r3
 8009b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009b4c:	e03d      	b.n	8009bca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b54:	f043 0301 	orr.w	r3, r3, #1
 8009b58:	b2da      	uxtb	r2, r3
 8009b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b60:	68ba      	ldr	r2, [r7, #8]
 8009b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b64:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b68:	699b      	ldr	r3, [r3, #24]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d10b      	bne.n	8009b86 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	617b      	str	r3, [r7, #20]
}
 8009b80:	bf00      	nop
 8009b82:	bf00      	nop
 8009b84:	e7fd      	b.n	8009b82 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b88:	699a      	ldr	r2, [r3, #24]
 8009b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8c:	18d1      	adds	r1, r2, r3
 8009b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b94:	f7ff ff04 	bl	80099a0 <prvInsertTimerInActiveList>
					break;
 8009b98:	e017      	b.n	8009bca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ba0:	f003 0302 	and.w	r3, r3, #2
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d103      	bne.n	8009bb0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009ba8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009baa:	f000 fbe5 	bl	800a378 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009bae:	e00c      	b.n	8009bca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bb6:	f023 0301 	bic.w	r3, r3, #1
 8009bba:	b2da      	uxtb	r2, r3
 8009bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009bc2:	e002      	b.n	8009bca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009bc4:	bf00      	nop
 8009bc6:	e000      	b.n	8009bca <prvProcessReceivedCommands+0x1a6>
					break;
 8009bc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bca:	4b08      	ldr	r3, [pc, #32]	@ (8009bec <prvProcessReceivedCommands+0x1c8>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	1d39      	adds	r1, r7, #4
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f7fe f904 	bl	8007de0 <xQueueReceive>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	f47f af26 	bne.w	8009a2c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009be0:	bf00      	nop
 8009be2:	bf00      	nop
 8009be4:	3730      	adds	r7, #48	@ 0x30
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	20001168 	.word	0x20001168

08009bf0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b088      	sub	sp, #32
 8009bf4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009bf6:	e049      	b.n	8009c8c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bf8:	4b2e      	ldr	r3, [pc, #184]	@ (8009cb4 <prvSwitchTimerLists+0xc4>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	68db      	ldr	r3, [r3, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c02:	4b2c      	ldr	r3, [pc, #176]	@ (8009cb4 <prvSwitchTimerLists+0xc4>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	3304      	adds	r3, #4
 8009c10:	4618      	mov	r0, r3
 8009c12:	f7fd fc8b 	bl	800752c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	6a1b      	ldr	r3, [r3, #32]
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c24:	f003 0304 	and.w	r3, r3, #4
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d02f      	beq.n	8009c8c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	699b      	ldr	r3, [r3, #24]
 8009c30:	693a      	ldr	r2, [r7, #16]
 8009c32:	4413      	add	r3, r2
 8009c34:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c36:	68ba      	ldr	r2, [r7, #8]
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d90e      	bls.n	8009c5c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	68ba      	ldr	r2, [r7, #8]
 8009c42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	68fa      	ldr	r2, [r7, #12]
 8009c48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8009cb4 <prvSwitchTimerLists+0xc4>)
 8009c4c:	681a      	ldr	r2, [r3, #0]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	3304      	adds	r3, #4
 8009c52:	4619      	mov	r1, r3
 8009c54:	4610      	mov	r0, r2
 8009c56:	f7fd fc30 	bl	80074ba <vListInsert>
 8009c5a:	e017      	b.n	8009c8c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	9300      	str	r3, [sp, #0]
 8009c60:	2300      	movs	r3, #0
 8009c62:	693a      	ldr	r2, [r7, #16]
 8009c64:	2100      	movs	r1, #0
 8009c66:	68f8      	ldr	r0, [r7, #12]
 8009c68:	f7ff fd58 	bl	800971c <xTimerGenericCommand>
 8009c6c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d10b      	bne.n	8009c8c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c78:	f383 8811 	msr	BASEPRI, r3
 8009c7c:	f3bf 8f6f 	isb	sy
 8009c80:	f3bf 8f4f 	dsb	sy
 8009c84:	603b      	str	r3, [r7, #0]
}
 8009c86:	bf00      	nop
 8009c88:	bf00      	nop
 8009c8a:	e7fd      	b.n	8009c88 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c8c:	4b09      	ldr	r3, [pc, #36]	@ (8009cb4 <prvSwitchTimerLists+0xc4>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1b0      	bne.n	8009bf8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009c96:	4b07      	ldr	r3, [pc, #28]	@ (8009cb4 <prvSwitchTimerLists+0xc4>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009c9c:	4b06      	ldr	r3, [pc, #24]	@ (8009cb8 <prvSwitchTimerLists+0xc8>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a04      	ldr	r2, [pc, #16]	@ (8009cb4 <prvSwitchTimerLists+0xc4>)
 8009ca2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009ca4:	4a04      	ldr	r2, [pc, #16]	@ (8009cb8 <prvSwitchTimerLists+0xc8>)
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	6013      	str	r3, [r2, #0]
}
 8009caa:	bf00      	nop
 8009cac:	3718      	adds	r7, #24
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	20001160 	.word	0x20001160
 8009cb8:	20001164 	.word	0x20001164

08009cbc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009cc2:	f000 f969 	bl	8009f98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009cc6:	4b15      	ldr	r3, [pc, #84]	@ (8009d1c <prvCheckForValidListAndQueue+0x60>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d120      	bne.n	8009d10 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009cce:	4814      	ldr	r0, [pc, #80]	@ (8009d20 <prvCheckForValidListAndQueue+0x64>)
 8009cd0:	f7fd fba2 	bl	8007418 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009cd4:	4813      	ldr	r0, [pc, #76]	@ (8009d24 <prvCheckForValidListAndQueue+0x68>)
 8009cd6:	f7fd fb9f 	bl	8007418 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009cda:	4b13      	ldr	r3, [pc, #76]	@ (8009d28 <prvCheckForValidListAndQueue+0x6c>)
 8009cdc:	4a10      	ldr	r2, [pc, #64]	@ (8009d20 <prvCheckForValidListAndQueue+0x64>)
 8009cde:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009ce0:	4b12      	ldr	r3, [pc, #72]	@ (8009d2c <prvCheckForValidListAndQueue+0x70>)
 8009ce2:	4a10      	ldr	r2, [pc, #64]	@ (8009d24 <prvCheckForValidListAndQueue+0x68>)
 8009ce4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	9300      	str	r3, [sp, #0]
 8009cea:	4b11      	ldr	r3, [pc, #68]	@ (8009d30 <prvCheckForValidListAndQueue+0x74>)
 8009cec:	4a11      	ldr	r2, [pc, #68]	@ (8009d34 <prvCheckForValidListAndQueue+0x78>)
 8009cee:	2110      	movs	r1, #16
 8009cf0:	200a      	movs	r0, #10
 8009cf2:	f7fd fcaf 	bl	8007654 <xQueueGenericCreateStatic>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	4a08      	ldr	r2, [pc, #32]	@ (8009d1c <prvCheckForValidListAndQueue+0x60>)
 8009cfa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009cfc:	4b07      	ldr	r3, [pc, #28]	@ (8009d1c <prvCheckForValidListAndQueue+0x60>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d005      	beq.n	8009d10 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d04:	4b05      	ldr	r3, [pc, #20]	@ (8009d1c <prvCheckForValidListAndQueue+0x60>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	490b      	ldr	r1, [pc, #44]	@ (8009d38 <prvCheckForValidListAndQueue+0x7c>)
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f7fe fc28 	bl	8008560 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d10:	f000 f974 	bl	8009ffc <vPortExitCritical>
}
 8009d14:	bf00      	nop
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	20001168 	.word	0x20001168
 8009d20:	20001138 	.word	0x20001138
 8009d24:	2000114c 	.word	0x2000114c
 8009d28:	20001160 	.word	0x20001160
 8009d2c:	20001164 	.word	0x20001164
 8009d30:	20001214 	.word	0x20001214
 8009d34:	20001174 	.word	0x20001174
 8009d38:	0800bcb8 	.word	0x0800bcb8

08009d3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b085      	sub	sp, #20
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	3b04      	subs	r3, #4
 8009d4c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009d54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	3b04      	subs	r3, #4
 8009d5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	f023 0201 	bic.w	r2, r3, #1
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	3b04      	subs	r3, #4
 8009d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8009da0 <pxPortInitialiseStack+0x64>)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	3b14      	subs	r3, #20
 8009d76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	3b04      	subs	r3, #4
 8009d82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f06f 0202 	mvn.w	r2, #2
 8009d8a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	3b20      	subs	r3, #32
 8009d90:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d92:	68fb      	ldr	r3, [r7, #12]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3714      	adds	r7, #20
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	08009da5 	.word	0x08009da5

08009da4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009daa:	2300      	movs	r3, #0
 8009dac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009dae:	4b13      	ldr	r3, [pc, #76]	@ (8009dfc <prvTaskExitError+0x58>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009db6:	d00b      	beq.n	8009dd0 <prvTaskExitError+0x2c>
	__asm volatile
 8009db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dbc:	f383 8811 	msr	BASEPRI, r3
 8009dc0:	f3bf 8f6f 	isb	sy
 8009dc4:	f3bf 8f4f 	dsb	sy
 8009dc8:	60fb      	str	r3, [r7, #12]
}
 8009dca:	bf00      	nop
 8009dcc:	bf00      	nop
 8009dce:	e7fd      	b.n	8009dcc <prvTaskExitError+0x28>
	__asm volatile
 8009dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd4:	f383 8811 	msr	BASEPRI, r3
 8009dd8:	f3bf 8f6f 	isb	sy
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	60bb      	str	r3, [r7, #8]
}
 8009de2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009de4:	bf00      	nop
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d0fc      	beq.n	8009de6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009dec:	bf00      	nop
 8009dee:	bf00      	nop
 8009df0:	3714      	adds	r7, #20
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr
 8009dfa:	bf00      	nop
 8009dfc:	200001bc 	.word	0x200001bc

08009e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e00:	4b07      	ldr	r3, [pc, #28]	@ (8009e20 <pxCurrentTCBConst2>)
 8009e02:	6819      	ldr	r1, [r3, #0]
 8009e04:	6808      	ldr	r0, [r1, #0]
 8009e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0a:	f380 8809 	msr	PSP, r0
 8009e0e:	f3bf 8f6f 	isb	sy
 8009e12:	f04f 0000 	mov.w	r0, #0
 8009e16:	f380 8811 	msr	BASEPRI, r0
 8009e1a:	4770      	bx	lr
 8009e1c:	f3af 8000 	nop.w

08009e20 <pxCurrentTCBConst2>:
 8009e20:	20000c38 	.word	0x20000c38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009e24:	bf00      	nop
 8009e26:	bf00      	nop

08009e28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009e28:	4808      	ldr	r0, [pc, #32]	@ (8009e4c <prvPortStartFirstTask+0x24>)
 8009e2a:	6800      	ldr	r0, [r0, #0]
 8009e2c:	6800      	ldr	r0, [r0, #0]
 8009e2e:	f380 8808 	msr	MSP, r0
 8009e32:	f04f 0000 	mov.w	r0, #0
 8009e36:	f380 8814 	msr	CONTROL, r0
 8009e3a:	b662      	cpsie	i
 8009e3c:	b661      	cpsie	f
 8009e3e:	f3bf 8f4f 	dsb	sy
 8009e42:	f3bf 8f6f 	isb	sy
 8009e46:	df00      	svc	0
 8009e48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e4a:	bf00      	nop
 8009e4c:	e000ed08 	.word	0xe000ed08

08009e50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b086      	sub	sp, #24
 8009e54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009e56:	4b47      	ldr	r3, [pc, #284]	@ (8009f74 <xPortStartScheduler+0x124>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a47      	ldr	r2, [pc, #284]	@ (8009f78 <xPortStartScheduler+0x128>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d10b      	bne.n	8009e78 <xPortStartScheduler+0x28>
	__asm volatile
 8009e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e64:	f383 8811 	msr	BASEPRI, r3
 8009e68:	f3bf 8f6f 	isb	sy
 8009e6c:	f3bf 8f4f 	dsb	sy
 8009e70:	613b      	str	r3, [r7, #16]
}
 8009e72:	bf00      	nop
 8009e74:	bf00      	nop
 8009e76:	e7fd      	b.n	8009e74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009e78:	4b3e      	ldr	r3, [pc, #248]	@ (8009f74 <xPortStartScheduler+0x124>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a3f      	ldr	r2, [pc, #252]	@ (8009f7c <xPortStartScheduler+0x12c>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d10b      	bne.n	8009e9a <xPortStartScheduler+0x4a>
	__asm volatile
 8009e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e86:	f383 8811 	msr	BASEPRI, r3
 8009e8a:	f3bf 8f6f 	isb	sy
 8009e8e:	f3bf 8f4f 	dsb	sy
 8009e92:	60fb      	str	r3, [r7, #12]
}
 8009e94:	bf00      	nop
 8009e96:	bf00      	nop
 8009e98:	e7fd      	b.n	8009e96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e9a:	4b39      	ldr	r3, [pc, #228]	@ (8009f80 <xPortStartScheduler+0x130>)
 8009e9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	22ff      	movs	r2, #255	@ 0xff
 8009eaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	781b      	ldrb	r3, [r3, #0]
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009eb4:	78fb      	ldrb	r3, [r7, #3]
 8009eb6:	b2db      	uxtb	r3, r3
 8009eb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009ebc:	b2da      	uxtb	r2, r3
 8009ebe:	4b31      	ldr	r3, [pc, #196]	@ (8009f84 <xPortStartScheduler+0x134>)
 8009ec0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ec2:	4b31      	ldr	r3, [pc, #196]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009ec4:	2207      	movs	r2, #7
 8009ec6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ec8:	e009      	b.n	8009ede <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009eca:	4b2f      	ldr	r3, [pc, #188]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3b01      	subs	r3, #1
 8009ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009ed2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ed4:	78fb      	ldrb	r3, [r7, #3]
 8009ed6:	b2db      	uxtb	r3, r3
 8009ed8:	005b      	lsls	r3, r3, #1
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ede:	78fb      	ldrb	r3, [r7, #3]
 8009ee0:	b2db      	uxtb	r3, r3
 8009ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ee6:	2b80      	cmp	r3, #128	@ 0x80
 8009ee8:	d0ef      	beq.n	8009eca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009eea:	4b27      	ldr	r3, [pc, #156]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f1c3 0307 	rsb	r3, r3, #7
 8009ef2:	2b04      	cmp	r3, #4
 8009ef4:	d00b      	beq.n	8009f0e <xPortStartScheduler+0xbe>
	__asm volatile
 8009ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009efa:	f383 8811 	msr	BASEPRI, r3
 8009efe:	f3bf 8f6f 	isb	sy
 8009f02:	f3bf 8f4f 	dsb	sy
 8009f06:	60bb      	str	r3, [r7, #8]
}
 8009f08:	bf00      	nop
 8009f0a:	bf00      	nop
 8009f0c:	e7fd      	b.n	8009f0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	021b      	lsls	r3, r3, #8
 8009f14:	4a1c      	ldr	r2, [pc, #112]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009f16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f18:	4b1b      	ldr	r3, [pc, #108]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009f20:	4a19      	ldr	r2, [pc, #100]	@ (8009f88 <xPortStartScheduler+0x138>)
 8009f22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	b2da      	uxtb	r2, r3
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009f2c:	4b17      	ldr	r3, [pc, #92]	@ (8009f8c <xPortStartScheduler+0x13c>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a16      	ldr	r2, [pc, #88]	@ (8009f8c <xPortStartScheduler+0x13c>)
 8009f32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009f36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009f38:	4b14      	ldr	r3, [pc, #80]	@ (8009f8c <xPortStartScheduler+0x13c>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a13      	ldr	r2, [pc, #76]	@ (8009f8c <xPortStartScheduler+0x13c>)
 8009f3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009f42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f44:	f000 f8da 	bl	800a0fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f48:	4b11      	ldr	r3, [pc, #68]	@ (8009f90 <xPortStartScheduler+0x140>)
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009f4e:	f000 f8f9 	bl	800a144 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009f52:	4b10      	ldr	r3, [pc, #64]	@ (8009f94 <xPortStartScheduler+0x144>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4a0f      	ldr	r2, [pc, #60]	@ (8009f94 <xPortStartScheduler+0x144>)
 8009f58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009f5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f5e:	f7ff ff63 	bl	8009e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f62:	f7fe ff3f 	bl	8008de4 <vTaskSwitchContext>
	prvTaskExitError();
 8009f66:	f7ff ff1d 	bl	8009da4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f6a:	2300      	movs	r3, #0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3718      	adds	r7, #24
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}
 8009f74:	e000ed00 	.word	0xe000ed00
 8009f78:	410fc271 	.word	0x410fc271
 8009f7c:	410fc270 	.word	0x410fc270
 8009f80:	e000e400 	.word	0xe000e400
 8009f84:	20001264 	.word	0x20001264
 8009f88:	20001268 	.word	0x20001268
 8009f8c:	e000ed20 	.word	0xe000ed20
 8009f90:	200001bc 	.word	0x200001bc
 8009f94:	e000ef34 	.word	0xe000ef34

08009f98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa2:	f383 8811 	msr	BASEPRI, r3
 8009fa6:	f3bf 8f6f 	isb	sy
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	607b      	str	r3, [r7, #4]
}
 8009fb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009fb2:	4b10      	ldr	r3, [pc, #64]	@ (8009ff4 <vPortEnterCritical+0x5c>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8009ff4 <vPortEnterCritical+0x5c>)
 8009fba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8009ff4 <vPortEnterCritical+0x5c>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d110      	bne.n	8009fe6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ff8 <vPortEnterCritical+0x60>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00b      	beq.n	8009fe6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd2:	f383 8811 	msr	BASEPRI, r3
 8009fd6:	f3bf 8f6f 	isb	sy
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	603b      	str	r3, [r7, #0]
}
 8009fe0:	bf00      	nop
 8009fe2:	bf00      	nop
 8009fe4:	e7fd      	b.n	8009fe2 <vPortEnterCritical+0x4a>
	}
}
 8009fe6:	bf00      	nop
 8009fe8:	370c      	adds	r7, #12
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr
 8009ff2:	bf00      	nop
 8009ff4:	200001bc 	.word	0x200001bc
 8009ff8:	e000ed04 	.word	0xe000ed04

08009ffc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b083      	sub	sp, #12
 800a000:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a002:	4b12      	ldr	r3, [pc, #72]	@ (800a04c <vPortExitCritical+0x50>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d10b      	bne.n	800a022 <vPortExitCritical+0x26>
	__asm volatile
 800a00a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00e:	f383 8811 	msr	BASEPRI, r3
 800a012:	f3bf 8f6f 	isb	sy
 800a016:	f3bf 8f4f 	dsb	sy
 800a01a:	607b      	str	r3, [r7, #4]
}
 800a01c:	bf00      	nop
 800a01e:	bf00      	nop
 800a020:	e7fd      	b.n	800a01e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a022:	4b0a      	ldr	r3, [pc, #40]	@ (800a04c <vPortExitCritical+0x50>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	3b01      	subs	r3, #1
 800a028:	4a08      	ldr	r2, [pc, #32]	@ (800a04c <vPortExitCritical+0x50>)
 800a02a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a02c:	4b07      	ldr	r3, [pc, #28]	@ (800a04c <vPortExitCritical+0x50>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d105      	bne.n	800a040 <vPortExitCritical+0x44>
 800a034:	2300      	movs	r3, #0
 800a036:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	f383 8811 	msr	BASEPRI, r3
}
 800a03e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a040:	bf00      	nop
 800a042:	370c      	adds	r7, #12
 800a044:	46bd      	mov	sp, r7
 800a046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04a:	4770      	bx	lr
 800a04c:	200001bc 	.word	0x200001bc

0800a050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a050:	f3ef 8009 	mrs	r0, PSP
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	4b15      	ldr	r3, [pc, #84]	@ (800a0b0 <pxCurrentTCBConst>)
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	f01e 0f10 	tst.w	lr, #16
 800a060:	bf08      	it	eq
 800a062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a06a:	6010      	str	r0, [r2, #0]
 800a06c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a070:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a074:	f380 8811 	msr	BASEPRI, r0
 800a078:	f3bf 8f4f 	dsb	sy
 800a07c:	f3bf 8f6f 	isb	sy
 800a080:	f7fe feb0 	bl	8008de4 <vTaskSwitchContext>
 800a084:	f04f 0000 	mov.w	r0, #0
 800a088:	f380 8811 	msr	BASEPRI, r0
 800a08c:	bc09      	pop	{r0, r3}
 800a08e:	6819      	ldr	r1, [r3, #0]
 800a090:	6808      	ldr	r0, [r1, #0]
 800a092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a096:	f01e 0f10 	tst.w	lr, #16
 800a09a:	bf08      	it	eq
 800a09c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a0a0:	f380 8809 	msr	PSP, r0
 800a0a4:	f3bf 8f6f 	isb	sy
 800a0a8:	4770      	bx	lr
 800a0aa:	bf00      	nop
 800a0ac:	f3af 8000 	nop.w

0800a0b0 <pxCurrentTCBConst>:
 800a0b0:	20000c38 	.word	0x20000c38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a0b4:	bf00      	nop
 800a0b6:	bf00      	nop

0800a0b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	607b      	str	r3, [r7, #4]
}
 800a0d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a0d2:	f7fe fdcd 	bl	8008c70 <xTaskIncrementTick>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d003      	beq.n	800a0e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a0dc:	4b06      	ldr	r3, [pc, #24]	@ (800a0f8 <xPortSysTickHandler+0x40>)
 800a0de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0e2:	601a      	str	r2, [r3, #0]
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	f383 8811 	msr	BASEPRI, r3
}
 800a0ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0f0:	bf00      	nop
 800a0f2:	3708      	adds	r7, #8
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	e000ed04 	.word	0xe000ed04

0800a0fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a100:	4b0b      	ldr	r3, [pc, #44]	@ (800a130 <vPortSetupTimerInterrupt+0x34>)
 800a102:	2200      	movs	r2, #0
 800a104:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a106:	4b0b      	ldr	r3, [pc, #44]	@ (800a134 <vPortSetupTimerInterrupt+0x38>)
 800a108:	2200      	movs	r2, #0
 800a10a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a10c:	4b0a      	ldr	r3, [pc, #40]	@ (800a138 <vPortSetupTimerInterrupt+0x3c>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a0a      	ldr	r2, [pc, #40]	@ (800a13c <vPortSetupTimerInterrupt+0x40>)
 800a112:	fba2 2303 	umull	r2, r3, r2, r3
 800a116:	099b      	lsrs	r3, r3, #6
 800a118:	4a09      	ldr	r2, [pc, #36]	@ (800a140 <vPortSetupTimerInterrupt+0x44>)
 800a11a:	3b01      	subs	r3, #1
 800a11c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a11e:	4b04      	ldr	r3, [pc, #16]	@ (800a130 <vPortSetupTimerInterrupt+0x34>)
 800a120:	2207      	movs	r2, #7
 800a122:	601a      	str	r2, [r3, #0]
}
 800a124:	bf00      	nop
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr
 800a12e:	bf00      	nop
 800a130:	e000e010 	.word	0xe000e010
 800a134:	e000e018 	.word	0xe000e018
 800a138:	2000003c 	.word	0x2000003c
 800a13c:	10624dd3 	.word	0x10624dd3
 800a140:	e000e014 	.word	0xe000e014

0800a144 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a144:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a154 <vPortEnableVFP+0x10>
 800a148:	6801      	ldr	r1, [r0, #0]
 800a14a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a14e:	6001      	str	r1, [r0, #0]
 800a150:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a152:	bf00      	nop
 800a154:	e000ed88 	.word	0xe000ed88

0800a158 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a158:	b480      	push	{r7}
 800a15a:	b085      	sub	sp, #20
 800a15c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a15e:	f3ef 8305 	mrs	r3, IPSR
 800a162:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2b0f      	cmp	r3, #15
 800a168:	d915      	bls.n	800a196 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a16a:	4a18      	ldr	r2, [pc, #96]	@ (800a1cc <vPortValidateInterruptPriority+0x74>)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	4413      	add	r3, r2
 800a170:	781b      	ldrb	r3, [r3, #0]
 800a172:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a174:	4b16      	ldr	r3, [pc, #88]	@ (800a1d0 <vPortValidateInterruptPriority+0x78>)
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	7afa      	ldrb	r2, [r7, #11]
 800a17a:	429a      	cmp	r2, r3
 800a17c:	d20b      	bcs.n	800a196 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a17e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a182:	f383 8811 	msr	BASEPRI, r3
 800a186:	f3bf 8f6f 	isb	sy
 800a18a:	f3bf 8f4f 	dsb	sy
 800a18e:	607b      	str	r3, [r7, #4]
}
 800a190:	bf00      	nop
 800a192:	bf00      	nop
 800a194:	e7fd      	b.n	800a192 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a196:	4b0f      	ldr	r3, [pc, #60]	@ (800a1d4 <vPortValidateInterruptPriority+0x7c>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a19e:	4b0e      	ldr	r3, [pc, #56]	@ (800a1d8 <vPortValidateInterruptPriority+0x80>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d90b      	bls.n	800a1be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a1a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1aa:	f383 8811 	msr	BASEPRI, r3
 800a1ae:	f3bf 8f6f 	isb	sy
 800a1b2:	f3bf 8f4f 	dsb	sy
 800a1b6:	603b      	str	r3, [r7, #0]
}
 800a1b8:	bf00      	nop
 800a1ba:	bf00      	nop
 800a1bc:	e7fd      	b.n	800a1ba <vPortValidateInterruptPriority+0x62>
	}
 800a1be:	bf00      	nop
 800a1c0:	3714      	adds	r7, #20
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr
 800a1ca:	bf00      	nop
 800a1cc:	e000e3f0 	.word	0xe000e3f0
 800a1d0:	20001264 	.word	0x20001264
 800a1d4:	e000ed0c 	.word	0xe000ed0c
 800a1d8:	20001268 	.word	0x20001268

0800a1dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b08a      	sub	sp, #40	@ 0x28
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a1e8:	f7fe fc86 	bl	8008af8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a1ec:	4b5c      	ldr	r3, [pc, #368]	@ (800a360 <pvPortMalloc+0x184>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d101      	bne.n	800a1f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a1f4:	f000 f924 	bl	800a440 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a1f8:	4b5a      	ldr	r3, [pc, #360]	@ (800a364 <pvPortMalloc+0x188>)
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4013      	ands	r3, r2
 800a200:	2b00      	cmp	r3, #0
 800a202:	f040 8095 	bne.w	800a330 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d01e      	beq.n	800a24a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a20c:	2208      	movs	r2, #8
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4413      	add	r3, r2
 800a212:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f003 0307 	and.w	r3, r3, #7
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d015      	beq.n	800a24a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f023 0307 	bic.w	r3, r3, #7
 800a224:	3308      	adds	r3, #8
 800a226:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f003 0307 	and.w	r3, r3, #7
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00b      	beq.n	800a24a <pvPortMalloc+0x6e>
	__asm volatile
 800a232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a236:	f383 8811 	msr	BASEPRI, r3
 800a23a:	f3bf 8f6f 	isb	sy
 800a23e:	f3bf 8f4f 	dsb	sy
 800a242:	617b      	str	r3, [r7, #20]
}
 800a244:	bf00      	nop
 800a246:	bf00      	nop
 800a248:	e7fd      	b.n	800a246 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d06f      	beq.n	800a330 <pvPortMalloc+0x154>
 800a250:	4b45      	ldr	r3, [pc, #276]	@ (800a368 <pvPortMalloc+0x18c>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	687a      	ldr	r2, [r7, #4]
 800a256:	429a      	cmp	r2, r3
 800a258:	d86a      	bhi.n	800a330 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a25a:	4b44      	ldr	r3, [pc, #272]	@ (800a36c <pvPortMalloc+0x190>)
 800a25c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a25e:	4b43      	ldr	r3, [pc, #268]	@ (800a36c <pvPortMalloc+0x190>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a264:	e004      	b.n	800a270 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a268:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	429a      	cmp	r2, r3
 800a278:	d903      	bls.n	800a282 <pvPortMalloc+0xa6>
 800a27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d1f1      	bne.n	800a266 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a282:	4b37      	ldr	r3, [pc, #220]	@ (800a360 <pvPortMalloc+0x184>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a288:	429a      	cmp	r2, r3
 800a28a:	d051      	beq.n	800a330 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a28c:	6a3b      	ldr	r3, [r7, #32]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2208      	movs	r2, #8
 800a292:	4413      	add	r3, r2
 800a294:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	6a3b      	ldr	r3, [r7, #32]
 800a29c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a0:	685a      	ldr	r2, [r3, #4]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	1ad2      	subs	r2, r2, r3
 800a2a6:	2308      	movs	r3, #8
 800a2a8:	005b      	lsls	r3, r3, #1
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d920      	bls.n	800a2f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a2ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	f003 0307 	and.w	r3, r3, #7
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d00b      	beq.n	800a2d8 <pvPortMalloc+0xfc>
	__asm volatile
 800a2c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c4:	f383 8811 	msr	BASEPRI, r3
 800a2c8:	f3bf 8f6f 	isb	sy
 800a2cc:	f3bf 8f4f 	dsb	sy
 800a2d0:	613b      	str	r3, [r7, #16]
}
 800a2d2:	bf00      	nop
 800a2d4:	bf00      	nop
 800a2d6:	e7fd      	b.n	800a2d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2da:	685a      	ldr	r2, [r3, #4]
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	1ad2      	subs	r2, r2, r3
 800a2e0:	69bb      	ldr	r3, [r7, #24]
 800a2e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a2e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a2ea:	69b8      	ldr	r0, [r7, #24]
 800a2ec:	f000 f90a 	bl	800a504 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2f0:	4b1d      	ldr	r3, [pc, #116]	@ (800a368 <pvPortMalloc+0x18c>)
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	1ad3      	subs	r3, r2, r3
 800a2fa:	4a1b      	ldr	r2, [pc, #108]	@ (800a368 <pvPortMalloc+0x18c>)
 800a2fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a2fe:	4b1a      	ldr	r3, [pc, #104]	@ (800a368 <pvPortMalloc+0x18c>)
 800a300:	681a      	ldr	r2, [r3, #0]
 800a302:	4b1b      	ldr	r3, [pc, #108]	@ (800a370 <pvPortMalloc+0x194>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	429a      	cmp	r2, r3
 800a308:	d203      	bcs.n	800a312 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a30a:	4b17      	ldr	r3, [pc, #92]	@ (800a368 <pvPortMalloc+0x18c>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a18      	ldr	r2, [pc, #96]	@ (800a370 <pvPortMalloc+0x194>)
 800a310:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a314:	685a      	ldr	r2, [r3, #4]
 800a316:	4b13      	ldr	r3, [pc, #76]	@ (800a364 <pvPortMalloc+0x188>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	431a      	orrs	r2, r3
 800a31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a31e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a322:	2200      	movs	r2, #0
 800a324:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a326:	4b13      	ldr	r3, [pc, #76]	@ (800a374 <pvPortMalloc+0x198>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	3301      	adds	r3, #1
 800a32c:	4a11      	ldr	r2, [pc, #68]	@ (800a374 <pvPortMalloc+0x198>)
 800a32e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a330:	f7fe fbf0 	bl	8008b14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a334:	69fb      	ldr	r3, [r7, #28]
 800a336:	f003 0307 	and.w	r3, r3, #7
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d00b      	beq.n	800a356 <pvPortMalloc+0x17a>
	__asm volatile
 800a33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a342:	f383 8811 	msr	BASEPRI, r3
 800a346:	f3bf 8f6f 	isb	sy
 800a34a:	f3bf 8f4f 	dsb	sy
 800a34e:	60fb      	str	r3, [r7, #12]
}
 800a350:	bf00      	nop
 800a352:	bf00      	nop
 800a354:	e7fd      	b.n	800a352 <pvPortMalloc+0x176>
	return pvReturn;
 800a356:	69fb      	ldr	r3, [r7, #28]
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3728      	adds	r7, #40	@ 0x28
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	20004e74 	.word	0x20004e74
 800a364:	20004e88 	.word	0x20004e88
 800a368:	20004e78 	.word	0x20004e78
 800a36c:	20004e6c 	.word	0x20004e6c
 800a370:	20004e7c 	.word	0x20004e7c
 800a374:	20004e80 	.word	0x20004e80

0800a378 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d04f      	beq.n	800a42a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a38a:	2308      	movs	r3, #8
 800a38c:	425b      	negs	r3, r3
 800a38e:	697a      	ldr	r2, [r7, #20]
 800a390:	4413      	add	r3, r2
 800a392:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	685a      	ldr	r2, [r3, #4]
 800a39c:	4b25      	ldr	r3, [pc, #148]	@ (800a434 <vPortFree+0xbc>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d10b      	bne.n	800a3be <vPortFree+0x46>
	__asm volatile
 800a3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3aa:	f383 8811 	msr	BASEPRI, r3
 800a3ae:	f3bf 8f6f 	isb	sy
 800a3b2:	f3bf 8f4f 	dsb	sy
 800a3b6:	60fb      	str	r3, [r7, #12]
}
 800a3b8:	bf00      	nop
 800a3ba:	bf00      	nop
 800a3bc:	e7fd      	b.n	800a3ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d00b      	beq.n	800a3de <vPortFree+0x66>
	__asm volatile
 800a3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ca:	f383 8811 	msr	BASEPRI, r3
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	60bb      	str	r3, [r7, #8]
}
 800a3d8:	bf00      	nop
 800a3da:	bf00      	nop
 800a3dc:	e7fd      	b.n	800a3da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	685a      	ldr	r2, [r3, #4]
 800a3e2:	4b14      	ldr	r3, [pc, #80]	@ (800a434 <vPortFree+0xbc>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4013      	ands	r3, r2
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d01e      	beq.n	800a42a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d11a      	bne.n	800a42a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	685a      	ldr	r2, [r3, #4]
 800a3f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a434 <vPortFree+0xbc>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	43db      	mvns	r3, r3
 800a3fe:	401a      	ands	r2, r3
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a404:	f7fe fb78 	bl	8008af8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	685a      	ldr	r2, [r3, #4]
 800a40c:	4b0a      	ldr	r3, [pc, #40]	@ (800a438 <vPortFree+0xc0>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4413      	add	r3, r2
 800a412:	4a09      	ldr	r2, [pc, #36]	@ (800a438 <vPortFree+0xc0>)
 800a414:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a416:	6938      	ldr	r0, [r7, #16]
 800a418:	f000 f874 	bl	800a504 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a41c:	4b07      	ldr	r3, [pc, #28]	@ (800a43c <vPortFree+0xc4>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	3301      	adds	r3, #1
 800a422:	4a06      	ldr	r2, [pc, #24]	@ (800a43c <vPortFree+0xc4>)
 800a424:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a426:	f7fe fb75 	bl	8008b14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a42a:	bf00      	nop
 800a42c:	3718      	adds	r7, #24
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}
 800a432:	bf00      	nop
 800a434:	20004e88 	.word	0x20004e88
 800a438:	20004e78 	.word	0x20004e78
 800a43c:	20004e84 	.word	0x20004e84

0800a440 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a440:	b480      	push	{r7}
 800a442:	b085      	sub	sp, #20
 800a444:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a446:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a44a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a44c:	4b27      	ldr	r3, [pc, #156]	@ (800a4ec <prvHeapInit+0xac>)
 800a44e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f003 0307 	and.w	r3, r3, #7
 800a456:	2b00      	cmp	r3, #0
 800a458:	d00c      	beq.n	800a474 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	3307      	adds	r3, #7
 800a45e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	f023 0307 	bic.w	r3, r3, #7
 800a466:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a468:	68ba      	ldr	r2, [r7, #8]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	1ad3      	subs	r3, r2, r3
 800a46e:	4a1f      	ldr	r2, [pc, #124]	@ (800a4ec <prvHeapInit+0xac>)
 800a470:	4413      	add	r3, r2
 800a472:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a478:	4a1d      	ldr	r2, [pc, #116]	@ (800a4f0 <prvHeapInit+0xb0>)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a47e:	4b1c      	ldr	r3, [pc, #112]	@ (800a4f0 <prvHeapInit+0xb0>)
 800a480:	2200      	movs	r2, #0
 800a482:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	68ba      	ldr	r2, [r7, #8]
 800a488:	4413      	add	r3, r2
 800a48a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a48c:	2208      	movs	r2, #8
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	1a9b      	subs	r3, r3, r2
 800a492:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f023 0307 	bic.w	r3, r3, #7
 800a49a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	4a15      	ldr	r2, [pc, #84]	@ (800a4f4 <prvHeapInit+0xb4>)
 800a4a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a4a2:	4b14      	ldr	r3, [pc, #80]	@ (800a4f4 <prvHeapInit+0xb4>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a4aa:	4b12      	ldr	r3, [pc, #72]	@ (800a4f4 <prvHeapInit+0xb4>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	68fa      	ldr	r2, [r7, #12]
 800a4ba:	1ad2      	subs	r2, r2, r3
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a4c0:	4b0c      	ldr	r3, [pc, #48]	@ (800a4f4 <prvHeapInit+0xb4>)
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685b      	ldr	r3, [r3, #4]
 800a4cc:	4a0a      	ldr	r2, [pc, #40]	@ (800a4f8 <prvHeapInit+0xb8>)
 800a4ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	4a09      	ldr	r2, [pc, #36]	@ (800a4fc <prvHeapInit+0xbc>)
 800a4d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a4d8:	4b09      	ldr	r3, [pc, #36]	@ (800a500 <prvHeapInit+0xc0>)
 800a4da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a4de:	601a      	str	r2, [r3, #0]
}
 800a4e0:	bf00      	nop
 800a4e2:	3714      	adds	r7, #20
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr
 800a4ec:	2000126c 	.word	0x2000126c
 800a4f0:	20004e6c 	.word	0x20004e6c
 800a4f4:	20004e74 	.word	0x20004e74
 800a4f8:	20004e7c 	.word	0x20004e7c
 800a4fc:	20004e78 	.word	0x20004e78
 800a500:	20004e88 	.word	0x20004e88

0800a504 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a504:	b480      	push	{r7}
 800a506:	b085      	sub	sp, #20
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a50c:	4b28      	ldr	r3, [pc, #160]	@ (800a5b0 <prvInsertBlockIntoFreeList+0xac>)
 800a50e:	60fb      	str	r3, [r7, #12]
 800a510:	e002      	b.n	800a518 <prvInsertBlockIntoFreeList+0x14>
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	60fb      	str	r3, [r7, #12]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	429a      	cmp	r2, r3
 800a520:	d8f7      	bhi.n	800a512 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	68ba      	ldr	r2, [r7, #8]
 800a52c:	4413      	add	r3, r2
 800a52e:	687a      	ldr	r2, [r7, #4]
 800a530:	429a      	cmp	r2, r3
 800a532:	d108      	bne.n	800a546 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	685a      	ldr	r2, [r3, #4]
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	441a      	add	r2, r3
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	68ba      	ldr	r2, [r7, #8]
 800a550:	441a      	add	r2, r3
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	429a      	cmp	r2, r3
 800a558:	d118      	bne.n	800a58c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	4b15      	ldr	r3, [pc, #84]	@ (800a5b4 <prvInsertBlockIntoFreeList+0xb0>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	429a      	cmp	r2, r3
 800a564:	d00d      	beq.n	800a582 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	685a      	ldr	r2, [r3, #4]
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	441a      	add	r2, r3
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	601a      	str	r2, [r3, #0]
 800a580:	e008      	b.n	800a594 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a582:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b4 <prvInsertBlockIntoFreeList+0xb0>)
 800a584:	681a      	ldr	r2, [r3, #0]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	601a      	str	r2, [r3, #0]
 800a58a:	e003      	b.n	800a594 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681a      	ldr	r2, [r3, #0]
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a594:	68fa      	ldr	r2, [r7, #12]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d002      	beq.n	800a5a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a5a2:	bf00      	nop
 800a5a4:	3714      	adds	r7, #20
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ac:	4770      	bx	lr
 800a5ae:	bf00      	nop
 800a5b0:	20004e6c 	.word	0x20004e6c
 800a5b4:	20004e74 	.word	0x20004e74

0800a5b8 <PID_Init>:
#include "../inc/PID.h"

void PID_Init(PID_Controller *pid, float Kp, float Ki, float Kd, float N, float dt, float outputMin, float outputMax) {
 800a5b8:	b480      	push	{r7}
 800a5ba:	b089      	sub	sp, #36	@ 0x24
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	61f8      	str	r0, [r7, #28]
 800a5c0:	ed87 0a06 	vstr	s0, [r7, #24]
 800a5c4:	edc7 0a05 	vstr	s1, [r7, #20]
 800a5c8:	ed87 1a04 	vstr	s2, [r7, #16]
 800a5cc:	edc7 1a03 	vstr	s3, [r7, #12]
 800a5d0:	ed87 2a02 	vstr	s4, [r7, #8]
 800a5d4:	edc7 2a01 	vstr	s5, [r7, #4]
 800a5d8:	ed87 3a00 	vstr	s6, [r7]
    pid->Kp = Kp;
 800a5dc:	69fb      	ldr	r3, [r7, #28]
 800a5de:	69ba      	ldr	r2, [r7, #24]
 800a5e0:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 800a5e2:	69fb      	ldr	r3, [r7, #28]
 800a5e4:	697a      	ldr	r2, [r7, #20]
 800a5e6:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	693a      	ldr	r2, [r7, #16]
 800a5ec:	609a      	str	r2, [r3, #8]
    pid->N = N;
 800a5ee:	69fb      	ldr	r3, [r7, #28]
 800a5f0:	68fa      	ldr	r2, [r7, #12]
 800a5f2:	60da      	str	r2, [r3, #12]
    pid->prevError = 0.0f;
 800a5f4:	69fb      	ldr	r3, [r7, #28]
 800a5f6:	f04f 0200 	mov.w	r2, #0
 800a5fa:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 800a5fc:	69fb      	ldr	r3, [r7, #28]
 800a5fe:	f04f 0200 	mov.w	r2, #0
 800a602:	615a      	str	r2, [r3, #20]
    pid->prevD = 0.0f;
 800a604:	69fb      	ldr	r3, [r7, #28]
 800a606:	f04f 0200 	mov.w	r2, #0
 800a60a:	619a      	str	r2, [r3, #24]
    pid->dt = dt;
 800a60c:	69fb      	ldr	r3, [r7, #28]
 800a60e:	68ba      	ldr	r2, [r7, #8]
 800a610:	61da      	str	r2, [r3, #28]
	pid->outputMin = outputMin;
 800a612:	69fb      	ldr	r3, [r7, #28]
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	621a      	str	r2, [r3, #32]
    pid->outputMax = outputMax;
 800a618:	69fb      	ldr	r3, [r7, #28]
 800a61a:	683a      	ldr	r2, [r7, #0]
 800a61c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800a61e:	bf00      	nop
 800a620:	3724      	adds	r7, #36	@ 0x24
 800a622:	46bd      	mov	sp, r7
 800a624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a628:	4770      	bx	lr

0800a62a <PID_Compute>:

float PID_Compute(PID_Controller *pid, float setpoint, float measuredValue) {
 800a62a:	b480      	push	{r7}
 800a62c:	b08b      	sub	sp, #44	@ 0x2c
 800a62e:	af00      	add	r7, sp, #0
 800a630:	60f8      	str	r0, [r7, #12]
 800a632:	ed87 0a02 	vstr	s0, [r7, #8]
 800a636:	edc7 0a01 	vstr	s1, [r7, #4]
    // Calculate error
    float error = setpoint - measuredValue;
 800a63a:	ed97 7a02 	vldr	s14, [r7, #8]
 800a63e:	edd7 7a01 	vldr	s15, [r7, #4]
 800a642:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a646:	edc7 7a08 	vstr	s15, [r7, #32]

    // Proportional term
    float Pout = pid->Kp * error;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	edd3 7a00 	vldr	s15, [r3]
 800a650:	ed97 7a08 	vldr	s14, [r7, #32]
 800a654:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a658:	edc7 7a07 	vstr	s15, [r7, #28]

    // Integral term
    pid->integral += error * pid->dt;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	ed93 7a05 	vldr	s14, [r3, #20]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	edd3 6a07 	vldr	s13, [r3, #28]
 800a668:	edd7 7a08 	vldr	s15, [r7, #32]
 800a66c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a670:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	edc3 7a05 	vstr	s15, [r3, #20]
    float Iout = pid->Ki * pid->integral;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	ed93 7a01 	vldr	s14, [r3, #4]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	edd3 7a05 	vldr	s15, [r3, #20]
 800a686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a68a:	edc7 7a06 	vstr	s15, [r7, #24]

    // Derivative term with filtering
    float derivative = (error - pid->prevError) / pid->dt;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	edd3 7a04 	vldr	s15, [r3, #16]
 800a694:	ed97 7a08 	vldr	s14, [r7, #32]
 800a698:	ee77 6a67 	vsub.f32	s13, s14, s15
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	ed93 7a07 	vldr	s14, [r3, #28]
 800a6a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a6a6:	edc7 7a05 	vstr	s15, [r7, #20]
    float Dout = pid->Kd * ((pid->N * derivative - pid->prevD) / (1.0f + pid->N * pid->dt));
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	ed93 7a02 	vldr	s14, [r3, #8]
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	edd3 6a03 	vldr	s13, [r3, #12]
 800a6b6:	edd7 7a05 	vldr	s15, [r7, #20]
 800a6ba:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	edd3 7a06 	vldr	s15, [r3, #24]
 800a6c4:	ee36 6ae7 	vsub.f32	s12, s13, s15
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	edd3 6a03 	vldr	s13, [r3, #12]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	edd3 7a07 	vldr	s15, [r3, #28]
 800a6d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a6d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6dc:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800a6e0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800a6e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6e8:	edc7 7a04 	vstr	s15, [r7, #16]

    // Update previous values
    pid->prevError = error;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	6a3a      	ldr	r2, [r7, #32]
 800a6f0:	611a      	str	r2, [r3, #16]
    pid->prevD = Dout;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	693a      	ldr	r2, [r7, #16]
 800a6f6:	619a      	str	r2, [r3, #24]

    // Total output
    float output = Pout + Iout + Dout;
 800a6f8:	ed97 7a07 	vldr	s14, [r7, #28]
 800a6fc:	edd7 7a06 	vldr	s15, [r7, #24]
 800a700:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a704:	ed97 7a04 	vldr	s14, [r7, #16]
 800a708:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a70c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Apply output limits
    if (output > pid->outputMax) {
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800a716:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800a71a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a722:	dd03      	ble.n	800a72c <PID_Compute+0x102>
        output = pid->outputMax;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a728:	627b      	str	r3, [r7, #36]	@ 0x24
 800a72a:	e00c      	b.n	800a746 <PID_Compute+0x11c>
    } else if (output < pid->outputMin) {
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	edd3 7a08 	vldr	s15, [r3, #32]
 800a732:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800a736:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a73a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a73e:	d502      	bpl.n	800a746 <PID_Compute+0x11c>
        output = pid->outputMin;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	6a1b      	ldr	r3, [r3, #32]
 800a744:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Anti-windup: Adjust integral term if output is saturated
    if (output == pid->outputMax && error > 0) {
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800a74c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800a750:	eeb4 7a67 	vcmp.f32	s14, s15
 800a754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a758:	d116      	bne.n	800a788 <PID_Compute+0x15e>
 800a75a:	edd7 7a08 	vldr	s15, [r7, #32]
 800a75e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a766:	dd0f      	ble.n	800a788 <PID_Compute+0x15e>
        pid->integral -= error * pid->dt;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	ed93 7a05 	vldr	s14, [r3, #20]
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	edd3 6a07 	vldr	s13, [r3, #28]
 800a774:	edd7 7a08 	vldr	s15, [r7, #32]
 800a778:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a77c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	edc3 7a05 	vstr	s15, [r3, #20]
 800a786:	e01f      	b.n	800a7c8 <PID_Compute+0x19e>
    } else if (output == pid->outputMin && error < 0) {
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	edd3 7a08 	vldr	s15, [r3, #32]
 800a78e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800a792:	eeb4 7a67 	vcmp.f32	s14, s15
 800a796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a79a:	d115      	bne.n	800a7c8 <PID_Compute+0x19e>
 800a79c:	edd7 7a08 	vldr	s15, [r7, #32]
 800a7a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a7a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7a8:	d50e      	bpl.n	800a7c8 <PID_Compute+0x19e>
        pid->integral -= error * pid->dt;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	ed93 7a05 	vldr	s14, [r3, #20]
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	edd3 6a07 	vldr	s13, [r3, #28]
 800a7b6:	edd7 7a08 	vldr	s15, [r7, #32]
 800a7ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a7be:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    return output;
 800a7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ca:	ee07 3a90 	vmov	s15, r3
 800a7ce:	eeb0 0a67 	vmov.f32	s0, s15
 800a7d2:	372c      	adds	r7, #44	@ 0x2c
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr

0800a7dc <list_create>:
#include <stdlib.h>
#include "../inc/my_list.h"

// Create a new list
List *list_create() {
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
    List *list = (List *)malloc(sizeof(List));
 800a7e2:	200c      	movs	r0, #12
 800a7e4:	f000 f878 	bl	800a8d8 <malloc>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	607b      	str	r3, [r7, #4]
    if (!list) return NULL;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d101      	bne.n	800a7f6 <list_create+0x1a>
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	e00a      	b.n	800a80c <list_create+0x30>
    list->head = list->tail = NULL;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	605a      	str	r2, [r3, #4]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685a      	ldr	r2, [r3, #4]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	601a      	str	r2, [r3, #0]
    list->size = 0;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2200      	movs	r2, #0
 800a808:	609a      	str	r2, [r3, #8]
    return list;
 800a80a:	687b      	ldr	r3, [r7, #4]
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3708      	adds	r7, #8
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <list_append>:
    }
    free(list);
}

// Append an element to the end of the list
void list_append(List *list, void *data) {
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
    if (!list) return;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d029      	beq.n	800a878 <list_append+0x64>

    Node *new_node = (Node *)malloc(sizeof(Node));
 800a824:	200c      	movs	r0, #12
 800a826:	f000 f857 	bl	800a8d8 <malloc>
 800a82a:	4603      	mov	r3, r0
 800a82c:	60fb      	str	r3, [r7, #12]
    if (!new_node) return;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d023      	beq.n	800a87c <list_append+0x68>

    new_node->data = data;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	683a      	ldr	r2, [r7, #0]
 800a838:	601a      	str	r2, [r3, #0]
    new_node->next = NULL;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2200      	movs	r2, #0
 800a83e:	609a      	str	r2, [r3, #8]
    new_node->prev = list->tail;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	685a      	ldr	r2, [r3, #4]
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	605a      	str	r2, [r3, #4]

    if (list->tail) list->tail->next = new_node;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d003      	beq.n	800a858 <list_append+0x44>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	68fa      	ldr	r2, [r7, #12]
 800a856:	609a      	str	r2, [r3, #8]
    list->tail = new_node;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	68fa      	ldr	r2, [r7, #12]
 800a85c:	605a      	str	r2, [r3, #4]

    if (!list->head) list->head = new_node;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d102      	bne.n	800a86c <list_append+0x58>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	68fa      	ldr	r2, [r7, #12]
 800a86a:	601a      	str	r2, [r3, #0]
    list->size++;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	1c5a      	adds	r2, r3, #1
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	609a      	str	r2, [r3, #8]
 800a876:	e002      	b.n	800a87e <list_append+0x6a>
    if (!list) return;
 800a878:	bf00      	nop
 800a87a:	e000      	b.n	800a87e <list_append+0x6a>
    if (!new_node) return;
 800a87c:	bf00      	nop
}
 800a87e:	3710      	adds	r7, #16
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <list_find>:
size_t list_size(const List *list) {
    return list ? list->size : 0;
}

// Find data based on a callback function
void *list_find(List *list, const void *data, int (*callback)(void *, const void *)) {
 800a884:	b580      	push	{r7, lr}
 800a886:	b086      	sub	sp, #24
 800a888:	af00      	add	r7, sp, #0
 800a88a:	60f8      	str	r0, [r7, #12]
 800a88c:	60b9      	str	r1, [r7, #8]
 800a88e:	607a      	str	r2, [r7, #4]
    if (!list || !callback) return NULL;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d002      	beq.n	800a89c <list_find+0x18>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d101      	bne.n	800a8a0 <list_find+0x1c>
 800a89c:	2300      	movs	r3, #0
 800a89e:	e016      	b.n	800a8ce <list_find+0x4a>

    Node *current = list->head;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	617b      	str	r3, [r7, #20]
    while (current) {
 800a8a6:	e00e      	b.n	800a8c6 <list_find+0x42>
        if (callback(current->data, data)) {
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	68b9      	ldr	r1, [r7, #8]
 800a8b0:	4610      	mov	r0, r2
 800a8b2:	4798      	blx	r3
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d002      	beq.n	800a8c0 <list_find+0x3c>
            return current->data;
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	e006      	b.n	800a8ce <list_find+0x4a>
        }
        current = current->next;
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	617b      	str	r3, [r7, #20]
    while (current) {
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d1ed      	bne.n	800a8a8 <list_find+0x24>
    }
    return NULL;
 800a8cc:	2300      	movs	r3, #0
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3718      	adds	r7, #24
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
	...

0800a8d8 <malloc>:
 800a8d8:	4b02      	ldr	r3, [pc, #8]	@ (800a8e4 <malloc+0xc>)
 800a8da:	4601      	mov	r1, r0
 800a8dc:	6818      	ldr	r0, [r3, #0]
 800a8de:	f000 b825 	b.w	800a92c <_malloc_r>
 800a8e2:	bf00      	nop
 800a8e4:	200001c0 	.word	0x200001c0

0800a8e8 <sbrk_aligned>:
 800a8e8:	b570      	push	{r4, r5, r6, lr}
 800a8ea:	4e0f      	ldr	r6, [pc, #60]	@ (800a928 <sbrk_aligned+0x40>)
 800a8ec:	460c      	mov	r4, r1
 800a8ee:	6831      	ldr	r1, [r6, #0]
 800a8f0:	4605      	mov	r5, r0
 800a8f2:	b911      	cbnz	r1, 800a8fa <sbrk_aligned+0x12>
 800a8f4:	f000 f8ae 	bl	800aa54 <_sbrk_r>
 800a8f8:	6030      	str	r0, [r6, #0]
 800a8fa:	4621      	mov	r1, r4
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	f000 f8a9 	bl	800aa54 <_sbrk_r>
 800a902:	1c43      	adds	r3, r0, #1
 800a904:	d103      	bne.n	800a90e <sbrk_aligned+0x26>
 800a906:	f04f 34ff 	mov.w	r4, #4294967295
 800a90a:	4620      	mov	r0, r4
 800a90c:	bd70      	pop	{r4, r5, r6, pc}
 800a90e:	1cc4      	adds	r4, r0, #3
 800a910:	f024 0403 	bic.w	r4, r4, #3
 800a914:	42a0      	cmp	r0, r4
 800a916:	d0f8      	beq.n	800a90a <sbrk_aligned+0x22>
 800a918:	1a21      	subs	r1, r4, r0
 800a91a:	4628      	mov	r0, r5
 800a91c:	f000 f89a 	bl	800aa54 <_sbrk_r>
 800a920:	3001      	adds	r0, #1
 800a922:	d1f2      	bne.n	800a90a <sbrk_aligned+0x22>
 800a924:	e7ef      	b.n	800a906 <sbrk_aligned+0x1e>
 800a926:	bf00      	nop
 800a928:	20004e8c 	.word	0x20004e8c

0800a92c <_malloc_r>:
 800a92c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a930:	1ccd      	adds	r5, r1, #3
 800a932:	f025 0503 	bic.w	r5, r5, #3
 800a936:	3508      	adds	r5, #8
 800a938:	2d0c      	cmp	r5, #12
 800a93a:	bf38      	it	cc
 800a93c:	250c      	movcc	r5, #12
 800a93e:	2d00      	cmp	r5, #0
 800a940:	4606      	mov	r6, r0
 800a942:	db01      	blt.n	800a948 <_malloc_r+0x1c>
 800a944:	42a9      	cmp	r1, r5
 800a946:	d904      	bls.n	800a952 <_malloc_r+0x26>
 800a948:	230c      	movs	r3, #12
 800a94a:	6033      	str	r3, [r6, #0]
 800a94c:	2000      	movs	r0, #0
 800a94e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a952:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa28 <_malloc_r+0xfc>
 800a956:	f000 f869 	bl	800aa2c <__malloc_lock>
 800a95a:	f8d8 3000 	ldr.w	r3, [r8]
 800a95e:	461c      	mov	r4, r3
 800a960:	bb44      	cbnz	r4, 800a9b4 <_malloc_r+0x88>
 800a962:	4629      	mov	r1, r5
 800a964:	4630      	mov	r0, r6
 800a966:	f7ff ffbf 	bl	800a8e8 <sbrk_aligned>
 800a96a:	1c43      	adds	r3, r0, #1
 800a96c:	4604      	mov	r4, r0
 800a96e:	d158      	bne.n	800aa22 <_malloc_r+0xf6>
 800a970:	f8d8 4000 	ldr.w	r4, [r8]
 800a974:	4627      	mov	r7, r4
 800a976:	2f00      	cmp	r7, #0
 800a978:	d143      	bne.n	800aa02 <_malloc_r+0xd6>
 800a97a:	2c00      	cmp	r4, #0
 800a97c:	d04b      	beq.n	800aa16 <_malloc_r+0xea>
 800a97e:	6823      	ldr	r3, [r4, #0]
 800a980:	4639      	mov	r1, r7
 800a982:	4630      	mov	r0, r6
 800a984:	eb04 0903 	add.w	r9, r4, r3
 800a988:	f000 f864 	bl	800aa54 <_sbrk_r>
 800a98c:	4581      	cmp	r9, r0
 800a98e:	d142      	bne.n	800aa16 <_malloc_r+0xea>
 800a990:	6821      	ldr	r1, [r4, #0]
 800a992:	1a6d      	subs	r5, r5, r1
 800a994:	4629      	mov	r1, r5
 800a996:	4630      	mov	r0, r6
 800a998:	f7ff ffa6 	bl	800a8e8 <sbrk_aligned>
 800a99c:	3001      	adds	r0, #1
 800a99e:	d03a      	beq.n	800aa16 <_malloc_r+0xea>
 800a9a0:	6823      	ldr	r3, [r4, #0]
 800a9a2:	442b      	add	r3, r5
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	f8d8 3000 	ldr.w	r3, [r8]
 800a9aa:	685a      	ldr	r2, [r3, #4]
 800a9ac:	bb62      	cbnz	r2, 800aa08 <_malloc_r+0xdc>
 800a9ae:	f8c8 7000 	str.w	r7, [r8]
 800a9b2:	e00f      	b.n	800a9d4 <_malloc_r+0xa8>
 800a9b4:	6822      	ldr	r2, [r4, #0]
 800a9b6:	1b52      	subs	r2, r2, r5
 800a9b8:	d420      	bmi.n	800a9fc <_malloc_r+0xd0>
 800a9ba:	2a0b      	cmp	r2, #11
 800a9bc:	d917      	bls.n	800a9ee <_malloc_r+0xc2>
 800a9be:	1961      	adds	r1, r4, r5
 800a9c0:	42a3      	cmp	r3, r4
 800a9c2:	6025      	str	r5, [r4, #0]
 800a9c4:	bf18      	it	ne
 800a9c6:	6059      	strne	r1, [r3, #4]
 800a9c8:	6863      	ldr	r3, [r4, #4]
 800a9ca:	bf08      	it	eq
 800a9cc:	f8c8 1000 	streq.w	r1, [r8]
 800a9d0:	5162      	str	r2, [r4, r5]
 800a9d2:	604b      	str	r3, [r1, #4]
 800a9d4:	4630      	mov	r0, r6
 800a9d6:	f000 f82f 	bl	800aa38 <__malloc_unlock>
 800a9da:	f104 000b 	add.w	r0, r4, #11
 800a9de:	1d23      	adds	r3, r4, #4
 800a9e0:	f020 0007 	bic.w	r0, r0, #7
 800a9e4:	1ac2      	subs	r2, r0, r3
 800a9e6:	bf1c      	itt	ne
 800a9e8:	1a1b      	subne	r3, r3, r0
 800a9ea:	50a3      	strne	r3, [r4, r2]
 800a9ec:	e7af      	b.n	800a94e <_malloc_r+0x22>
 800a9ee:	6862      	ldr	r2, [r4, #4]
 800a9f0:	42a3      	cmp	r3, r4
 800a9f2:	bf0c      	ite	eq
 800a9f4:	f8c8 2000 	streq.w	r2, [r8]
 800a9f8:	605a      	strne	r2, [r3, #4]
 800a9fa:	e7eb      	b.n	800a9d4 <_malloc_r+0xa8>
 800a9fc:	4623      	mov	r3, r4
 800a9fe:	6864      	ldr	r4, [r4, #4]
 800aa00:	e7ae      	b.n	800a960 <_malloc_r+0x34>
 800aa02:	463c      	mov	r4, r7
 800aa04:	687f      	ldr	r7, [r7, #4]
 800aa06:	e7b6      	b.n	800a976 <_malloc_r+0x4a>
 800aa08:	461a      	mov	r2, r3
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	42a3      	cmp	r3, r4
 800aa0e:	d1fb      	bne.n	800aa08 <_malloc_r+0xdc>
 800aa10:	2300      	movs	r3, #0
 800aa12:	6053      	str	r3, [r2, #4]
 800aa14:	e7de      	b.n	800a9d4 <_malloc_r+0xa8>
 800aa16:	230c      	movs	r3, #12
 800aa18:	6033      	str	r3, [r6, #0]
 800aa1a:	4630      	mov	r0, r6
 800aa1c:	f000 f80c 	bl	800aa38 <__malloc_unlock>
 800aa20:	e794      	b.n	800a94c <_malloc_r+0x20>
 800aa22:	6005      	str	r5, [r0, #0]
 800aa24:	e7d6      	b.n	800a9d4 <_malloc_r+0xa8>
 800aa26:	bf00      	nop
 800aa28:	20004e90 	.word	0x20004e90

0800aa2c <__malloc_lock>:
 800aa2c:	4801      	ldr	r0, [pc, #4]	@ (800aa34 <__malloc_lock+0x8>)
 800aa2e:	f000 b84b 	b.w	800aac8 <__retarget_lock_acquire_recursive>
 800aa32:	bf00      	nop
 800aa34:	20004fd0 	.word	0x20004fd0

0800aa38 <__malloc_unlock>:
 800aa38:	4801      	ldr	r0, [pc, #4]	@ (800aa40 <__malloc_unlock+0x8>)
 800aa3a:	f000 b846 	b.w	800aaca <__retarget_lock_release_recursive>
 800aa3e:	bf00      	nop
 800aa40:	20004fd0 	.word	0x20004fd0

0800aa44 <memset>:
 800aa44:	4402      	add	r2, r0
 800aa46:	4603      	mov	r3, r0
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	d100      	bne.n	800aa4e <memset+0xa>
 800aa4c:	4770      	bx	lr
 800aa4e:	f803 1b01 	strb.w	r1, [r3], #1
 800aa52:	e7f9      	b.n	800aa48 <memset+0x4>

0800aa54 <_sbrk_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	4d06      	ldr	r5, [pc, #24]	@ (800aa70 <_sbrk_r+0x1c>)
 800aa58:	2300      	movs	r3, #0
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	4608      	mov	r0, r1
 800aa5e:	602b      	str	r3, [r5, #0]
 800aa60:	f7f6 fe82 	bl	8001768 <_sbrk>
 800aa64:	1c43      	adds	r3, r0, #1
 800aa66:	d102      	bne.n	800aa6e <_sbrk_r+0x1a>
 800aa68:	682b      	ldr	r3, [r5, #0]
 800aa6a:	b103      	cbz	r3, 800aa6e <_sbrk_r+0x1a>
 800aa6c:	6023      	str	r3, [r4, #0]
 800aa6e:	bd38      	pop	{r3, r4, r5, pc}
 800aa70:	20004fcc 	.word	0x20004fcc

0800aa74 <__errno>:
 800aa74:	4b01      	ldr	r3, [pc, #4]	@ (800aa7c <__errno+0x8>)
 800aa76:	6818      	ldr	r0, [r3, #0]
 800aa78:	4770      	bx	lr
 800aa7a:	bf00      	nop
 800aa7c:	200001c0 	.word	0x200001c0

0800aa80 <__libc_init_array>:
 800aa80:	b570      	push	{r4, r5, r6, lr}
 800aa82:	4d0d      	ldr	r5, [pc, #52]	@ (800aab8 <__libc_init_array+0x38>)
 800aa84:	4c0d      	ldr	r4, [pc, #52]	@ (800aabc <__libc_init_array+0x3c>)
 800aa86:	1b64      	subs	r4, r4, r5
 800aa88:	10a4      	asrs	r4, r4, #2
 800aa8a:	2600      	movs	r6, #0
 800aa8c:	42a6      	cmp	r6, r4
 800aa8e:	d109      	bne.n	800aaa4 <__libc_init_array+0x24>
 800aa90:	4d0b      	ldr	r5, [pc, #44]	@ (800aac0 <__libc_init_array+0x40>)
 800aa92:	4c0c      	ldr	r4, [pc, #48]	@ (800aac4 <__libc_init_array+0x44>)
 800aa94:	f001 f8d0 	bl	800bc38 <_init>
 800aa98:	1b64      	subs	r4, r4, r5
 800aa9a:	10a4      	asrs	r4, r4, #2
 800aa9c:	2600      	movs	r6, #0
 800aa9e:	42a6      	cmp	r6, r4
 800aaa0:	d105      	bne.n	800aaae <__libc_init_array+0x2e>
 800aaa2:	bd70      	pop	{r4, r5, r6, pc}
 800aaa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaa8:	4798      	blx	r3
 800aaaa:	3601      	adds	r6, #1
 800aaac:	e7ee      	b.n	800aa8c <__libc_init_array+0xc>
 800aaae:	f855 3b04 	ldr.w	r3, [r5], #4
 800aab2:	4798      	blx	r3
 800aab4:	3601      	adds	r6, #1
 800aab6:	e7f2      	b.n	800aa9e <__libc_init_array+0x1e>
 800aab8:	0800bf68 	.word	0x0800bf68
 800aabc:	0800bf68 	.word	0x0800bf68
 800aac0:	0800bf68 	.word	0x0800bf68
 800aac4:	0800bf6c 	.word	0x0800bf6c

0800aac8 <__retarget_lock_acquire_recursive>:
 800aac8:	4770      	bx	lr

0800aaca <__retarget_lock_release_recursive>:
 800aaca:	4770      	bx	lr

0800aacc <memcpy>:
 800aacc:	440a      	add	r2, r1
 800aace:	4291      	cmp	r1, r2
 800aad0:	f100 33ff 	add.w	r3, r0, #4294967295
 800aad4:	d100      	bne.n	800aad8 <memcpy+0xc>
 800aad6:	4770      	bx	lr
 800aad8:	b510      	push	{r4, lr}
 800aada:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aade:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aae2:	4291      	cmp	r1, r2
 800aae4:	d1f9      	bne.n	800aada <memcpy+0xe>
 800aae6:	bd10      	pop	{r4, pc}

0800aae8 <cos>:
 800aae8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aaea:	ec53 2b10 	vmov	r2, r3, d0
 800aaee:	4826      	ldr	r0, [pc, #152]	@ (800ab88 <cos+0xa0>)
 800aaf0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800aaf4:	4281      	cmp	r1, r0
 800aaf6:	d806      	bhi.n	800ab06 <cos+0x1e>
 800aaf8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ab80 <cos+0x98>
 800aafc:	b005      	add	sp, #20
 800aafe:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab02:	f000 b8bd 	b.w	800ac80 <__kernel_cos>
 800ab06:	4821      	ldr	r0, [pc, #132]	@ (800ab8c <cos+0xa4>)
 800ab08:	4281      	cmp	r1, r0
 800ab0a:	d908      	bls.n	800ab1e <cos+0x36>
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	4619      	mov	r1, r3
 800ab10:	f7f5 fb6a 	bl	80001e8 <__aeabi_dsub>
 800ab14:	ec41 0b10 	vmov	d0, r0, r1
 800ab18:	b005      	add	sp, #20
 800ab1a:	f85d fb04 	ldr.w	pc, [sp], #4
 800ab1e:	4668      	mov	r0, sp
 800ab20:	f000 fa32 	bl	800af88 <__ieee754_rem_pio2>
 800ab24:	f000 0003 	and.w	r0, r0, #3
 800ab28:	2801      	cmp	r0, #1
 800ab2a:	d00b      	beq.n	800ab44 <cos+0x5c>
 800ab2c:	2802      	cmp	r0, #2
 800ab2e:	d015      	beq.n	800ab5c <cos+0x74>
 800ab30:	b9d8      	cbnz	r0, 800ab6a <cos+0x82>
 800ab32:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ab36:	ed9d 0b00 	vldr	d0, [sp]
 800ab3a:	f000 f8a1 	bl	800ac80 <__kernel_cos>
 800ab3e:	ec51 0b10 	vmov	r0, r1, d0
 800ab42:	e7e7      	b.n	800ab14 <cos+0x2c>
 800ab44:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ab48:	ed9d 0b00 	vldr	d0, [sp]
 800ab4c:	f000 f960 	bl	800ae10 <__kernel_sin>
 800ab50:	ec53 2b10 	vmov	r2, r3, d0
 800ab54:	4610      	mov	r0, r2
 800ab56:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ab5a:	e7db      	b.n	800ab14 <cos+0x2c>
 800ab5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ab60:	ed9d 0b00 	vldr	d0, [sp]
 800ab64:	f000 f88c 	bl	800ac80 <__kernel_cos>
 800ab68:	e7f2      	b.n	800ab50 <cos+0x68>
 800ab6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ab6e:	ed9d 0b00 	vldr	d0, [sp]
 800ab72:	2001      	movs	r0, #1
 800ab74:	f000 f94c 	bl	800ae10 <__kernel_sin>
 800ab78:	e7e1      	b.n	800ab3e <cos+0x56>
 800ab7a:	bf00      	nop
 800ab7c:	f3af 8000 	nop.w
	...
 800ab88:	3fe921fb 	.word	0x3fe921fb
 800ab8c:	7fefffff 	.word	0x7fefffff

0800ab90 <sin>:
 800ab90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab92:	ec53 2b10 	vmov	r2, r3, d0
 800ab96:	4826      	ldr	r0, [pc, #152]	@ (800ac30 <sin+0xa0>)
 800ab98:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ab9c:	4281      	cmp	r1, r0
 800ab9e:	d807      	bhi.n	800abb0 <sin+0x20>
 800aba0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ac28 <sin+0x98>
 800aba4:	2000      	movs	r0, #0
 800aba6:	b005      	add	sp, #20
 800aba8:	f85d eb04 	ldr.w	lr, [sp], #4
 800abac:	f000 b930 	b.w	800ae10 <__kernel_sin>
 800abb0:	4820      	ldr	r0, [pc, #128]	@ (800ac34 <sin+0xa4>)
 800abb2:	4281      	cmp	r1, r0
 800abb4:	d908      	bls.n	800abc8 <sin+0x38>
 800abb6:	4610      	mov	r0, r2
 800abb8:	4619      	mov	r1, r3
 800abba:	f7f5 fb15 	bl	80001e8 <__aeabi_dsub>
 800abbe:	ec41 0b10 	vmov	d0, r0, r1
 800abc2:	b005      	add	sp, #20
 800abc4:	f85d fb04 	ldr.w	pc, [sp], #4
 800abc8:	4668      	mov	r0, sp
 800abca:	f000 f9dd 	bl	800af88 <__ieee754_rem_pio2>
 800abce:	f000 0003 	and.w	r0, r0, #3
 800abd2:	2801      	cmp	r0, #1
 800abd4:	d00c      	beq.n	800abf0 <sin+0x60>
 800abd6:	2802      	cmp	r0, #2
 800abd8:	d011      	beq.n	800abfe <sin+0x6e>
 800abda:	b9e8      	cbnz	r0, 800ac18 <sin+0x88>
 800abdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800abe0:	ed9d 0b00 	vldr	d0, [sp]
 800abe4:	2001      	movs	r0, #1
 800abe6:	f000 f913 	bl	800ae10 <__kernel_sin>
 800abea:	ec51 0b10 	vmov	r0, r1, d0
 800abee:	e7e6      	b.n	800abbe <sin+0x2e>
 800abf0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800abf4:	ed9d 0b00 	vldr	d0, [sp]
 800abf8:	f000 f842 	bl	800ac80 <__kernel_cos>
 800abfc:	e7f5      	b.n	800abea <sin+0x5a>
 800abfe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac02:	ed9d 0b00 	vldr	d0, [sp]
 800ac06:	2001      	movs	r0, #1
 800ac08:	f000 f902 	bl	800ae10 <__kernel_sin>
 800ac0c:	ec53 2b10 	vmov	r2, r3, d0
 800ac10:	4610      	mov	r0, r2
 800ac12:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ac16:	e7d2      	b.n	800abbe <sin+0x2e>
 800ac18:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac1c:	ed9d 0b00 	vldr	d0, [sp]
 800ac20:	f000 f82e 	bl	800ac80 <__kernel_cos>
 800ac24:	e7f2      	b.n	800ac0c <sin+0x7c>
 800ac26:	bf00      	nop
	...
 800ac30:	3fe921fb 	.word	0x3fe921fb
 800ac34:	7fefffff 	.word	0x7fefffff

0800ac38 <roundf>:
 800ac38:	ee10 0a10 	vmov	r0, s0
 800ac3c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800ac40:	3a7f      	subs	r2, #127	@ 0x7f
 800ac42:	2a16      	cmp	r2, #22
 800ac44:	dc15      	bgt.n	800ac72 <roundf+0x3a>
 800ac46:	2a00      	cmp	r2, #0
 800ac48:	da08      	bge.n	800ac5c <roundf+0x24>
 800ac4a:	3201      	adds	r2, #1
 800ac4c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800ac50:	d101      	bne.n	800ac56 <roundf+0x1e>
 800ac52:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800ac56:	ee00 3a10 	vmov	s0, r3
 800ac5a:	4770      	bx	lr
 800ac5c:	4907      	ldr	r1, [pc, #28]	@ (800ac7c <roundf+0x44>)
 800ac5e:	4111      	asrs	r1, r2
 800ac60:	4201      	tst	r1, r0
 800ac62:	d0fa      	beq.n	800ac5a <roundf+0x22>
 800ac64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800ac68:	4113      	asrs	r3, r2
 800ac6a:	4403      	add	r3, r0
 800ac6c:	ea23 0301 	bic.w	r3, r3, r1
 800ac70:	e7f1      	b.n	800ac56 <roundf+0x1e>
 800ac72:	2a80      	cmp	r2, #128	@ 0x80
 800ac74:	d1f1      	bne.n	800ac5a <roundf+0x22>
 800ac76:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ac7a:	4770      	bx	lr
 800ac7c:	007fffff 	.word	0x007fffff

0800ac80 <__kernel_cos>:
 800ac80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac84:	ec57 6b10 	vmov	r6, r7, d0
 800ac88:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ac8c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800ac90:	ed8d 1b00 	vstr	d1, [sp]
 800ac94:	d206      	bcs.n	800aca4 <__kernel_cos+0x24>
 800ac96:	4630      	mov	r0, r6
 800ac98:	4639      	mov	r1, r7
 800ac9a:	f7f5 fef7 	bl	8000a8c <__aeabi_d2iz>
 800ac9e:	2800      	cmp	r0, #0
 800aca0:	f000 8088 	beq.w	800adb4 <__kernel_cos+0x134>
 800aca4:	4632      	mov	r2, r6
 800aca6:	463b      	mov	r3, r7
 800aca8:	4630      	mov	r0, r6
 800acaa:	4639      	mov	r1, r7
 800acac:	f7f5 fc54 	bl	8000558 <__aeabi_dmul>
 800acb0:	4b51      	ldr	r3, [pc, #324]	@ (800adf8 <__kernel_cos+0x178>)
 800acb2:	2200      	movs	r2, #0
 800acb4:	4604      	mov	r4, r0
 800acb6:	460d      	mov	r5, r1
 800acb8:	f7f5 fc4e 	bl	8000558 <__aeabi_dmul>
 800acbc:	a340      	add	r3, pc, #256	@ (adr r3, 800adc0 <__kernel_cos+0x140>)
 800acbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc2:	4682      	mov	sl, r0
 800acc4:	468b      	mov	fp, r1
 800acc6:	4620      	mov	r0, r4
 800acc8:	4629      	mov	r1, r5
 800acca:	f7f5 fc45 	bl	8000558 <__aeabi_dmul>
 800acce:	a33e      	add	r3, pc, #248	@ (adr r3, 800adc8 <__kernel_cos+0x148>)
 800acd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd4:	f7f5 fa8a 	bl	80001ec <__adddf3>
 800acd8:	4622      	mov	r2, r4
 800acda:	462b      	mov	r3, r5
 800acdc:	f7f5 fc3c 	bl	8000558 <__aeabi_dmul>
 800ace0:	a33b      	add	r3, pc, #236	@ (adr r3, 800add0 <__kernel_cos+0x150>)
 800ace2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace6:	f7f5 fa7f 	bl	80001e8 <__aeabi_dsub>
 800acea:	4622      	mov	r2, r4
 800acec:	462b      	mov	r3, r5
 800acee:	f7f5 fc33 	bl	8000558 <__aeabi_dmul>
 800acf2:	a339      	add	r3, pc, #228	@ (adr r3, 800add8 <__kernel_cos+0x158>)
 800acf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf8:	f7f5 fa78 	bl	80001ec <__adddf3>
 800acfc:	4622      	mov	r2, r4
 800acfe:	462b      	mov	r3, r5
 800ad00:	f7f5 fc2a 	bl	8000558 <__aeabi_dmul>
 800ad04:	a336      	add	r3, pc, #216	@ (adr r3, 800ade0 <__kernel_cos+0x160>)
 800ad06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0a:	f7f5 fa6d 	bl	80001e8 <__aeabi_dsub>
 800ad0e:	4622      	mov	r2, r4
 800ad10:	462b      	mov	r3, r5
 800ad12:	f7f5 fc21 	bl	8000558 <__aeabi_dmul>
 800ad16:	a334      	add	r3, pc, #208	@ (adr r3, 800ade8 <__kernel_cos+0x168>)
 800ad18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1c:	f7f5 fa66 	bl	80001ec <__adddf3>
 800ad20:	4622      	mov	r2, r4
 800ad22:	462b      	mov	r3, r5
 800ad24:	f7f5 fc18 	bl	8000558 <__aeabi_dmul>
 800ad28:	4622      	mov	r2, r4
 800ad2a:	462b      	mov	r3, r5
 800ad2c:	f7f5 fc14 	bl	8000558 <__aeabi_dmul>
 800ad30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad34:	4604      	mov	r4, r0
 800ad36:	460d      	mov	r5, r1
 800ad38:	4630      	mov	r0, r6
 800ad3a:	4639      	mov	r1, r7
 800ad3c:	f7f5 fc0c 	bl	8000558 <__aeabi_dmul>
 800ad40:	460b      	mov	r3, r1
 800ad42:	4602      	mov	r2, r0
 800ad44:	4629      	mov	r1, r5
 800ad46:	4620      	mov	r0, r4
 800ad48:	f7f5 fa4e 	bl	80001e8 <__aeabi_dsub>
 800ad4c:	4b2b      	ldr	r3, [pc, #172]	@ (800adfc <__kernel_cos+0x17c>)
 800ad4e:	4598      	cmp	r8, r3
 800ad50:	4606      	mov	r6, r0
 800ad52:	460f      	mov	r7, r1
 800ad54:	d810      	bhi.n	800ad78 <__kernel_cos+0xf8>
 800ad56:	4602      	mov	r2, r0
 800ad58:	460b      	mov	r3, r1
 800ad5a:	4650      	mov	r0, sl
 800ad5c:	4659      	mov	r1, fp
 800ad5e:	f7f5 fa43 	bl	80001e8 <__aeabi_dsub>
 800ad62:	460b      	mov	r3, r1
 800ad64:	4926      	ldr	r1, [pc, #152]	@ (800ae00 <__kernel_cos+0x180>)
 800ad66:	4602      	mov	r2, r0
 800ad68:	2000      	movs	r0, #0
 800ad6a:	f7f5 fa3d 	bl	80001e8 <__aeabi_dsub>
 800ad6e:	ec41 0b10 	vmov	d0, r0, r1
 800ad72:	b003      	add	sp, #12
 800ad74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad78:	4b22      	ldr	r3, [pc, #136]	@ (800ae04 <__kernel_cos+0x184>)
 800ad7a:	4921      	ldr	r1, [pc, #132]	@ (800ae00 <__kernel_cos+0x180>)
 800ad7c:	4598      	cmp	r8, r3
 800ad7e:	bf8c      	ite	hi
 800ad80:	4d21      	ldrhi	r5, [pc, #132]	@ (800ae08 <__kernel_cos+0x188>)
 800ad82:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800ad86:	2400      	movs	r4, #0
 800ad88:	4622      	mov	r2, r4
 800ad8a:	462b      	mov	r3, r5
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	f7f5 fa2b 	bl	80001e8 <__aeabi_dsub>
 800ad92:	4622      	mov	r2, r4
 800ad94:	4680      	mov	r8, r0
 800ad96:	4689      	mov	r9, r1
 800ad98:	462b      	mov	r3, r5
 800ad9a:	4650      	mov	r0, sl
 800ad9c:	4659      	mov	r1, fp
 800ad9e:	f7f5 fa23 	bl	80001e8 <__aeabi_dsub>
 800ada2:	4632      	mov	r2, r6
 800ada4:	463b      	mov	r3, r7
 800ada6:	f7f5 fa1f 	bl	80001e8 <__aeabi_dsub>
 800adaa:	4602      	mov	r2, r0
 800adac:	460b      	mov	r3, r1
 800adae:	4640      	mov	r0, r8
 800adb0:	4649      	mov	r1, r9
 800adb2:	e7da      	b.n	800ad6a <__kernel_cos+0xea>
 800adb4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800adf0 <__kernel_cos+0x170>
 800adb8:	e7db      	b.n	800ad72 <__kernel_cos+0xf2>
 800adba:	bf00      	nop
 800adbc:	f3af 8000 	nop.w
 800adc0:	be8838d4 	.word	0xbe8838d4
 800adc4:	bda8fae9 	.word	0xbda8fae9
 800adc8:	bdb4b1c4 	.word	0xbdb4b1c4
 800adcc:	3e21ee9e 	.word	0x3e21ee9e
 800add0:	809c52ad 	.word	0x809c52ad
 800add4:	3e927e4f 	.word	0x3e927e4f
 800add8:	19cb1590 	.word	0x19cb1590
 800addc:	3efa01a0 	.word	0x3efa01a0
 800ade0:	16c15177 	.word	0x16c15177
 800ade4:	3f56c16c 	.word	0x3f56c16c
 800ade8:	5555554c 	.word	0x5555554c
 800adec:	3fa55555 	.word	0x3fa55555
 800adf0:	00000000 	.word	0x00000000
 800adf4:	3ff00000 	.word	0x3ff00000
 800adf8:	3fe00000 	.word	0x3fe00000
 800adfc:	3fd33332 	.word	0x3fd33332
 800ae00:	3ff00000 	.word	0x3ff00000
 800ae04:	3fe90000 	.word	0x3fe90000
 800ae08:	3fd20000 	.word	0x3fd20000
 800ae0c:	00000000 	.word	0x00000000

0800ae10 <__kernel_sin>:
 800ae10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae14:	ec55 4b10 	vmov	r4, r5, d0
 800ae18:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ae1c:	b085      	sub	sp, #20
 800ae1e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800ae22:	ed8d 1b02 	vstr	d1, [sp, #8]
 800ae26:	4680      	mov	r8, r0
 800ae28:	d205      	bcs.n	800ae36 <__kernel_sin+0x26>
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	4629      	mov	r1, r5
 800ae2e:	f7f5 fe2d 	bl	8000a8c <__aeabi_d2iz>
 800ae32:	2800      	cmp	r0, #0
 800ae34:	d052      	beq.n	800aedc <__kernel_sin+0xcc>
 800ae36:	4622      	mov	r2, r4
 800ae38:	462b      	mov	r3, r5
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	4629      	mov	r1, r5
 800ae3e:	f7f5 fb8b 	bl	8000558 <__aeabi_dmul>
 800ae42:	4682      	mov	sl, r0
 800ae44:	468b      	mov	fp, r1
 800ae46:	4602      	mov	r2, r0
 800ae48:	460b      	mov	r3, r1
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	4629      	mov	r1, r5
 800ae4e:	f7f5 fb83 	bl	8000558 <__aeabi_dmul>
 800ae52:	a342      	add	r3, pc, #264	@ (adr r3, 800af5c <__kernel_sin+0x14c>)
 800ae54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae58:	e9cd 0100 	strd	r0, r1, [sp]
 800ae5c:	4650      	mov	r0, sl
 800ae5e:	4659      	mov	r1, fp
 800ae60:	f7f5 fb7a 	bl	8000558 <__aeabi_dmul>
 800ae64:	a33f      	add	r3, pc, #252	@ (adr r3, 800af64 <__kernel_sin+0x154>)
 800ae66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae6a:	f7f5 f9bd 	bl	80001e8 <__aeabi_dsub>
 800ae6e:	4652      	mov	r2, sl
 800ae70:	465b      	mov	r3, fp
 800ae72:	f7f5 fb71 	bl	8000558 <__aeabi_dmul>
 800ae76:	a33d      	add	r3, pc, #244	@ (adr r3, 800af6c <__kernel_sin+0x15c>)
 800ae78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7c:	f7f5 f9b6 	bl	80001ec <__adddf3>
 800ae80:	4652      	mov	r2, sl
 800ae82:	465b      	mov	r3, fp
 800ae84:	f7f5 fb68 	bl	8000558 <__aeabi_dmul>
 800ae88:	a33a      	add	r3, pc, #232	@ (adr r3, 800af74 <__kernel_sin+0x164>)
 800ae8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae8e:	f7f5 f9ab 	bl	80001e8 <__aeabi_dsub>
 800ae92:	4652      	mov	r2, sl
 800ae94:	465b      	mov	r3, fp
 800ae96:	f7f5 fb5f 	bl	8000558 <__aeabi_dmul>
 800ae9a:	a338      	add	r3, pc, #224	@ (adr r3, 800af7c <__kernel_sin+0x16c>)
 800ae9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea0:	f7f5 f9a4 	bl	80001ec <__adddf3>
 800aea4:	4606      	mov	r6, r0
 800aea6:	460f      	mov	r7, r1
 800aea8:	f1b8 0f00 	cmp.w	r8, #0
 800aeac:	d11b      	bne.n	800aee6 <__kernel_sin+0xd6>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	4650      	mov	r0, sl
 800aeb4:	4659      	mov	r1, fp
 800aeb6:	f7f5 fb4f 	bl	8000558 <__aeabi_dmul>
 800aeba:	a325      	add	r3, pc, #148	@ (adr r3, 800af50 <__kernel_sin+0x140>)
 800aebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec0:	f7f5 f992 	bl	80001e8 <__aeabi_dsub>
 800aec4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aec8:	f7f5 fb46 	bl	8000558 <__aeabi_dmul>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	4620      	mov	r0, r4
 800aed2:	4629      	mov	r1, r5
 800aed4:	f7f5 f98a 	bl	80001ec <__adddf3>
 800aed8:	4604      	mov	r4, r0
 800aeda:	460d      	mov	r5, r1
 800aedc:	ec45 4b10 	vmov	d0, r4, r5
 800aee0:	b005      	add	sp, #20
 800aee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aeea:	4b1b      	ldr	r3, [pc, #108]	@ (800af58 <__kernel_sin+0x148>)
 800aeec:	2200      	movs	r2, #0
 800aeee:	f7f5 fb33 	bl	8000558 <__aeabi_dmul>
 800aef2:	4632      	mov	r2, r6
 800aef4:	4680      	mov	r8, r0
 800aef6:	4689      	mov	r9, r1
 800aef8:	463b      	mov	r3, r7
 800aefa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aefe:	f7f5 fb2b 	bl	8000558 <__aeabi_dmul>
 800af02:	4602      	mov	r2, r0
 800af04:	460b      	mov	r3, r1
 800af06:	4640      	mov	r0, r8
 800af08:	4649      	mov	r1, r9
 800af0a:	f7f5 f96d 	bl	80001e8 <__aeabi_dsub>
 800af0e:	4652      	mov	r2, sl
 800af10:	465b      	mov	r3, fp
 800af12:	f7f5 fb21 	bl	8000558 <__aeabi_dmul>
 800af16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af1a:	f7f5 f965 	bl	80001e8 <__aeabi_dsub>
 800af1e:	a30c      	add	r3, pc, #48	@ (adr r3, 800af50 <__kernel_sin+0x140>)
 800af20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af24:	4606      	mov	r6, r0
 800af26:	460f      	mov	r7, r1
 800af28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af2c:	f7f5 fb14 	bl	8000558 <__aeabi_dmul>
 800af30:	4602      	mov	r2, r0
 800af32:	460b      	mov	r3, r1
 800af34:	4630      	mov	r0, r6
 800af36:	4639      	mov	r1, r7
 800af38:	f7f5 f958 	bl	80001ec <__adddf3>
 800af3c:	4602      	mov	r2, r0
 800af3e:	460b      	mov	r3, r1
 800af40:	4620      	mov	r0, r4
 800af42:	4629      	mov	r1, r5
 800af44:	f7f5 f950 	bl	80001e8 <__aeabi_dsub>
 800af48:	e7c6      	b.n	800aed8 <__kernel_sin+0xc8>
 800af4a:	bf00      	nop
 800af4c:	f3af 8000 	nop.w
 800af50:	55555549 	.word	0x55555549
 800af54:	3fc55555 	.word	0x3fc55555
 800af58:	3fe00000 	.word	0x3fe00000
 800af5c:	5acfd57c 	.word	0x5acfd57c
 800af60:	3de5d93a 	.word	0x3de5d93a
 800af64:	8a2b9ceb 	.word	0x8a2b9ceb
 800af68:	3e5ae5e6 	.word	0x3e5ae5e6
 800af6c:	57b1fe7d 	.word	0x57b1fe7d
 800af70:	3ec71de3 	.word	0x3ec71de3
 800af74:	19c161d5 	.word	0x19c161d5
 800af78:	3f2a01a0 	.word	0x3f2a01a0
 800af7c:	1110f8a6 	.word	0x1110f8a6
 800af80:	3f811111 	.word	0x3f811111
 800af84:	00000000 	.word	0x00000000

0800af88 <__ieee754_rem_pio2>:
 800af88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8c:	ec57 6b10 	vmov	r6, r7, d0
 800af90:	4bc5      	ldr	r3, [pc, #788]	@ (800b2a8 <__ieee754_rem_pio2+0x320>)
 800af92:	b08d      	sub	sp, #52	@ 0x34
 800af94:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800af98:	4598      	cmp	r8, r3
 800af9a:	4604      	mov	r4, r0
 800af9c:	9704      	str	r7, [sp, #16]
 800af9e:	d807      	bhi.n	800afb0 <__ieee754_rem_pio2+0x28>
 800afa0:	2200      	movs	r2, #0
 800afa2:	2300      	movs	r3, #0
 800afa4:	ed80 0b00 	vstr	d0, [r0]
 800afa8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800afac:	2500      	movs	r5, #0
 800afae:	e028      	b.n	800b002 <__ieee754_rem_pio2+0x7a>
 800afb0:	4bbe      	ldr	r3, [pc, #760]	@ (800b2ac <__ieee754_rem_pio2+0x324>)
 800afb2:	4598      	cmp	r8, r3
 800afb4:	d878      	bhi.n	800b0a8 <__ieee754_rem_pio2+0x120>
 800afb6:	9b04      	ldr	r3, [sp, #16]
 800afb8:	4dbd      	ldr	r5, [pc, #756]	@ (800b2b0 <__ieee754_rem_pio2+0x328>)
 800afba:	2b00      	cmp	r3, #0
 800afbc:	4630      	mov	r0, r6
 800afbe:	a3ac      	add	r3, pc, #688	@ (adr r3, 800b270 <__ieee754_rem_pio2+0x2e8>)
 800afc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc4:	4639      	mov	r1, r7
 800afc6:	dd38      	ble.n	800b03a <__ieee754_rem_pio2+0xb2>
 800afc8:	f7f5 f90e 	bl	80001e8 <__aeabi_dsub>
 800afcc:	45a8      	cmp	r8, r5
 800afce:	4606      	mov	r6, r0
 800afd0:	460f      	mov	r7, r1
 800afd2:	d01a      	beq.n	800b00a <__ieee754_rem_pio2+0x82>
 800afd4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800b278 <__ieee754_rem_pio2+0x2f0>)
 800afd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afda:	f7f5 f905 	bl	80001e8 <__aeabi_dsub>
 800afde:	4602      	mov	r2, r0
 800afe0:	460b      	mov	r3, r1
 800afe2:	4680      	mov	r8, r0
 800afe4:	4689      	mov	r9, r1
 800afe6:	4630      	mov	r0, r6
 800afe8:	4639      	mov	r1, r7
 800afea:	f7f5 f8fd 	bl	80001e8 <__aeabi_dsub>
 800afee:	a3a2      	add	r3, pc, #648	@ (adr r3, 800b278 <__ieee754_rem_pio2+0x2f0>)
 800aff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff4:	f7f5 f8f8 	bl	80001e8 <__aeabi_dsub>
 800aff8:	e9c4 8900 	strd	r8, r9, [r4]
 800affc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b000:	2501      	movs	r5, #1
 800b002:	4628      	mov	r0, r5
 800b004:	b00d      	add	sp, #52	@ 0x34
 800b006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b00a:	a39d      	add	r3, pc, #628	@ (adr r3, 800b280 <__ieee754_rem_pio2+0x2f8>)
 800b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b010:	f7f5 f8ea 	bl	80001e8 <__aeabi_dsub>
 800b014:	a39c      	add	r3, pc, #624	@ (adr r3, 800b288 <__ieee754_rem_pio2+0x300>)
 800b016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01a:	4606      	mov	r6, r0
 800b01c:	460f      	mov	r7, r1
 800b01e:	f7f5 f8e3 	bl	80001e8 <__aeabi_dsub>
 800b022:	4602      	mov	r2, r0
 800b024:	460b      	mov	r3, r1
 800b026:	4680      	mov	r8, r0
 800b028:	4689      	mov	r9, r1
 800b02a:	4630      	mov	r0, r6
 800b02c:	4639      	mov	r1, r7
 800b02e:	f7f5 f8db 	bl	80001e8 <__aeabi_dsub>
 800b032:	a395      	add	r3, pc, #596	@ (adr r3, 800b288 <__ieee754_rem_pio2+0x300>)
 800b034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b038:	e7dc      	b.n	800aff4 <__ieee754_rem_pio2+0x6c>
 800b03a:	f7f5 f8d7 	bl	80001ec <__adddf3>
 800b03e:	45a8      	cmp	r8, r5
 800b040:	4606      	mov	r6, r0
 800b042:	460f      	mov	r7, r1
 800b044:	d018      	beq.n	800b078 <__ieee754_rem_pio2+0xf0>
 800b046:	a38c      	add	r3, pc, #560	@ (adr r3, 800b278 <__ieee754_rem_pio2+0x2f0>)
 800b048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b04c:	f7f5 f8ce 	bl	80001ec <__adddf3>
 800b050:	4602      	mov	r2, r0
 800b052:	460b      	mov	r3, r1
 800b054:	4680      	mov	r8, r0
 800b056:	4689      	mov	r9, r1
 800b058:	4630      	mov	r0, r6
 800b05a:	4639      	mov	r1, r7
 800b05c:	f7f5 f8c4 	bl	80001e8 <__aeabi_dsub>
 800b060:	a385      	add	r3, pc, #532	@ (adr r3, 800b278 <__ieee754_rem_pio2+0x2f0>)
 800b062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b066:	f7f5 f8c1 	bl	80001ec <__adddf3>
 800b06a:	f04f 35ff 	mov.w	r5, #4294967295
 800b06e:	e9c4 8900 	strd	r8, r9, [r4]
 800b072:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b076:	e7c4      	b.n	800b002 <__ieee754_rem_pio2+0x7a>
 800b078:	a381      	add	r3, pc, #516	@ (adr r3, 800b280 <__ieee754_rem_pio2+0x2f8>)
 800b07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b07e:	f7f5 f8b5 	bl	80001ec <__adddf3>
 800b082:	a381      	add	r3, pc, #516	@ (adr r3, 800b288 <__ieee754_rem_pio2+0x300>)
 800b084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b088:	4606      	mov	r6, r0
 800b08a:	460f      	mov	r7, r1
 800b08c:	f7f5 f8ae 	bl	80001ec <__adddf3>
 800b090:	4602      	mov	r2, r0
 800b092:	460b      	mov	r3, r1
 800b094:	4680      	mov	r8, r0
 800b096:	4689      	mov	r9, r1
 800b098:	4630      	mov	r0, r6
 800b09a:	4639      	mov	r1, r7
 800b09c:	f7f5 f8a4 	bl	80001e8 <__aeabi_dsub>
 800b0a0:	a379      	add	r3, pc, #484	@ (adr r3, 800b288 <__ieee754_rem_pio2+0x300>)
 800b0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a6:	e7de      	b.n	800b066 <__ieee754_rem_pio2+0xde>
 800b0a8:	4b82      	ldr	r3, [pc, #520]	@ (800b2b4 <__ieee754_rem_pio2+0x32c>)
 800b0aa:	4598      	cmp	r8, r3
 800b0ac:	f200 80d1 	bhi.w	800b252 <__ieee754_rem_pio2+0x2ca>
 800b0b0:	f000 f966 	bl	800b380 <fabs>
 800b0b4:	ec57 6b10 	vmov	r6, r7, d0
 800b0b8:	a375      	add	r3, pc, #468	@ (adr r3, 800b290 <__ieee754_rem_pio2+0x308>)
 800b0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0be:	4630      	mov	r0, r6
 800b0c0:	4639      	mov	r1, r7
 800b0c2:	f7f5 fa49 	bl	8000558 <__aeabi_dmul>
 800b0c6:	4b7c      	ldr	r3, [pc, #496]	@ (800b2b8 <__ieee754_rem_pio2+0x330>)
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	f7f5 f88f 	bl	80001ec <__adddf3>
 800b0ce:	f7f5 fcdd 	bl	8000a8c <__aeabi_d2iz>
 800b0d2:	4605      	mov	r5, r0
 800b0d4:	f7f5 f9d6 	bl	8000484 <__aeabi_i2d>
 800b0d8:	4602      	mov	r2, r0
 800b0da:	460b      	mov	r3, r1
 800b0dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b0e0:	a363      	add	r3, pc, #396	@ (adr r3, 800b270 <__ieee754_rem_pio2+0x2e8>)
 800b0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e6:	f7f5 fa37 	bl	8000558 <__aeabi_dmul>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	4630      	mov	r0, r6
 800b0f0:	4639      	mov	r1, r7
 800b0f2:	f7f5 f879 	bl	80001e8 <__aeabi_dsub>
 800b0f6:	a360      	add	r3, pc, #384	@ (adr r3, 800b278 <__ieee754_rem_pio2+0x2f0>)
 800b0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0fc:	4682      	mov	sl, r0
 800b0fe:	468b      	mov	fp, r1
 800b100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b104:	f7f5 fa28 	bl	8000558 <__aeabi_dmul>
 800b108:	2d1f      	cmp	r5, #31
 800b10a:	4606      	mov	r6, r0
 800b10c:	460f      	mov	r7, r1
 800b10e:	dc0c      	bgt.n	800b12a <__ieee754_rem_pio2+0x1a2>
 800b110:	4b6a      	ldr	r3, [pc, #424]	@ (800b2bc <__ieee754_rem_pio2+0x334>)
 800b112:	1e6a      	subs	r2, r5, #1
 800b114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b118:	4543      	cmp	r3, r8
 800b11a:	d006      	beq.n	800b12a <__ieee754_rem_pio2+0x1a2>
 800b11c:	4632      	mov	r2, r6
 800b11e:	463b      	mov	r3, r7
 800b120:	4650      	mov	r0, sl
 800b122:	4659      	mov	r1, fp
 800b124:	f7f5 f860 	bl	80001e8 <__aeabi_dsub>
 800b128:	e00e      	b.n	800b148 <__ieee754_rem_pio2+0x1c0>
 800b12a:	463b      	mov	r3, r7
 800b12c:	4632      	mov	r2, r6
 800b12e:	4650      	mov	r0, sl
 800b130:	4659      	mov	r1, fp
 800b132:	f7f5 f859 	bl	80001e8 <__aeabi_dsub>
 800b136:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b13a:	9305      	str	r3, [sp, #20]
 800b13c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b140:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800b144:	2b10      	cmp	r3, #16
 800b146:	dc02      	bgt.n	800b14e <__ieee754_rem_pio2+0x1c6>
 800b148:	e9c4 0100 	strd	r0, r1, [r4]
 800b14c:	e039      	b.n	800b1c2 <__ieee754_rem_pio2+0x23a>
 800b14e:	a34c      	add	r3, pc, #304	@ (adr r3, 800b280 <__ieee754_rem_pio2+0x2f8>)
 800b150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b154:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b158:	f7f5 f9fe 	bl	8000558 <__aeabi_dmul>
 800b15c:	4606      	mov	r6, r0
 800b15e:	460f      	mov	r7, r1
 800b160:	4602      	mov	r2, r0
 800b162:	460b      	mov	r3, r1
 800b164:	4650      	mov	r0, sl
 800b166:	4659      	mov	r1, fp
 800b168:	f7f5 f83e 	bl	80001e8 <__aeabi_dsub>
 800b16c:	4602      	mov	r2, r0
 800b16e:	460b      	mov	r3, r1
 800b170:	4680      	mov	r8, r0
 800b172:	4689      	mov	r9, r1
 800b174:	4650      	mov	r0, sl
 800b176:	4659      	mov	r1, fp
 800b178:	f7f5 f836 	bl	80001e8 <__aeabi_dsub>
 800b17c:	4632      	mov	r2, r6
 800b17e:	463b      	mov	r3, r7
 800b180:	f7f5 f832 	bl	80001e8 <__aeabi_dsub>
 800b184:	a340      	add	r3, pc, #256	@ (adr r3, 800b288 <__ieee754_rem_pio2+0x300>)
 800b186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18a:	4606      	mov	r6, r0
 800b18c:	460f      	mov	r7, r1
 800b18e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b192:	f7f5 f9e1 	bl	8000558 <__aeabi_dmul>
 800b196:	4632      	mov	r2, r6
 800b198:	463b      	mov	r3, r7
 800b19a:	f7f5 f825 	bl	80001e8 <__aeabi_dsub>
 800b19e:	4602      	mov	r2, r0
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	4606      	mov	r6, r0
 800b1a4:	460f      	mov	r7, r1
 800b1a6:	4640      	mov	r0, r8
 800b1a8:	4649      	mov	r1, r9
 800b1aa:	f7f5 f81d 	bl	80001e8 <__aeabi_dsub>
 800b1ae:	9a05      	ldr	r2, [sp, #20]
 800b1b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b1b4:	1ad3      	subs	r3, r2, r3
 800b1b6:	2b31      	cmp	r3, #49	@ 0x31
 800b1b8:	dc20      	bgt.n	800b1fc <__ieee754_rem_pio2+0x274>
 800b1ba:	e9c4 0100 	strd	r0, r1, [r4]
 800b1be:	46c2      	mov	sl, r8
 800b1c0:	46cb      	mov	fp, r9
 800b1c2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b1c6:	4650      	mov	r0, sl
 800b1c8:	4642      	mov	r2, r8
 800b1ca:	464b      	mov	r3, r9
 800b1cc:	4659      	mov	r1, fp
 800b1ce:	f7f5 f80b 	bl	80001e8 <__aeabi_dsub>
 800b1d2:	463b      	mov	r3, r7
 800b1d4:	4632      	mov	r2, r6
 800b1d6:	f7f5 f807 	bl	80001e8 <__aeabi_dsub>
 800b1da:	9b04      	ldr	r3, [sp, #16]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b1e2:	f6bf af0e 	bge.w	800b002 <__ieee754_rem_pio2+0x7a>
 800b1e6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800b1ea:	6063      	str	r3, [r4, #4]
 800b1ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b1f0:	f8c4 8000 	str.w	r8, [r4]
 800b1f4:	60a0      	str	r0, [r4, #8]
 800b1f6:	60e3      	str	r3, [r4, #12]
 800b1f8:	426d      	negs	r5, r5
 800b1fa:	e702      	b.n	800b002 <__ieee754_rem_pio2+0x7a>
 800b1fc:	a326      	add	r3, pc, #152	@ (adr r3, 800b298 <__ieee754_rem_pio2+0x310>)
 800b1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b206:	f7f5 f9a7 	bl	8000558 <__aeabi_dmul>
 800b20a:	4606      	mov	r6, r0
 800b20c:	460f      	mov	r7, r1
 800b20e:	4602      	mov	r2, r0
 800b210:	460b      	mov	r3, r1
 800b212:	4640      	mov	r0, r8
 800b214:	4649      	mov	r1, r9
 800b216:	f7f4 ffe7 	bl	80001e8 <__aeabi_dsub>
 800b21a:	4602      	mov	r2, r0
 800b21c:	460b      	mov	r3, r1
 800b21e:	4682      	mov	sl, r0
 800b220:	468b      	mov	fp, r1
 800b222:	4640      	mov	r0, r8
 800b224:	4649      	mov	r1, r9
 800b226:	f7f4 ffdf 	bl	80001e8 <__aeabi_dsub>
 800b22a:	4632      	mov	r2, r6
 800b22c:	463b      	mov	r3, r7
 800b22e:	f7f4 ffdb 	bl	80001e8 <__aeabi_dsub>
 800b232:	a31b      	add	r3, pc, #108	@ (adr r3, 800b2a0 <__ieee754_rem_pio2+0x318>)
 800b234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b238:	4606      	mov	r6, r0
 800b23a:	460f      	mov	r7, r1
 800b23c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b240:	f7f5 f98a 	bl	8000558 <__aeabi_dmul>
 800b244:	4632      	mov	r2, r6
 800b246:	463b      	mov	r3, r7
 800b248:	f7f4 ffce 	bl	80001e8 <__aeabi_dsub>
 800b24c:	4606      	mov	r6, r0
 800b24e:	460f      	mov	r7, r1
 800b250:	e764      	b.n	800b11c <__ieee754_rem_pio2+0x194>
 800b252:	4b1b      	ldr	r3, [pc, #108]	@ (800b2c0 <__ieee754_rem_pio2+0x338>)
 800b254:	4598      	cmp	r8, r3
 800b256:	d935      	bls.n	800b2c4 <__ieee754_rem_pio2+0x33c>
 800b258:	4632      	mov	r2, r6
 800b25a:	463b      	mov	r3, r7
 800b25c:	4630      	mov	r0, r6
 800b25e:	4639      	mov	r1, r7
 800b260:	f7f4 ffc2 	bl	80001e8 <__aeabi_dsub>
 800b264:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b268:	e9c4 0100 	strd	r0, r1, [r4]
 800b26c:	e69e      	b.n	800afac <__ieee754_rem_pio2+0x24>
 800b26e:	bf00      	nop
 800b270:	54400000 	.word	0x54400000
 800b274:	3ff921fb 	.word	0x3ff921fb
 800b278:	1a626331 	.word	0x1a626331
 800b27c:	3dd0b461 	.word	0x3dd0b461
 800b280:	1a600000 	.word	0x1a600000
 800b284:	3dd0b461 	.word	0x3dd0b461
 800b288:	2e037073 	.word	0x2e037073
 800b28c:	3ba3198a 	.word	0x3ba3198a
 800b290:	6dc9c883 	.word	0x6dc9c883
 800b294:	3fe45f30 	.word	0x3fe45f30
 800b298:	2e000000 	.word	0x2e000000
 800b29c:	3ba3198a 	.word	0x3ba3198a
 800b2a0:	252049c1 	.word	0x252049c1
 800b2a4:	397b839a 	.word	0x397b839a
 800b2a8:	3fe921fb 	.word	0x3fe921fb
 800b2ac:	4002d97b 	.word	0x4002d97b
 800b2b0:	3ff921fb 	.word	0x3ff921fb
 800b2b4:	413921fb 	.word	0x413921fb
 800b2b8:	3fe00000 	.word	0x3fe00000
 800b2bc:	0800bd88 	.word	0x0800bd88
 800b2c0:	7fefffff 	.word	0x7fefffff
 800b2c4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800b2c8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800b2cc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	460f      	mov	r7, r1
 800b2d4:	f7f5 fbda 	bl	8000a8c <__aeabi_d2iz>
 800b2d8:	f7f5 f8d4 	bl	8000484 <__aeabi_i2d>
 800b2dc:	4602      	mov	r2, r0
 800b2de:	460b      	mov	r3, r1
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	4639      	mov	r1, r7
 800b2e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b2e8:	f7f4 ff7e 	bl	80001e8 <__aeabi_dsub>
 800b2ec:	4b22      	ldr	r3, [pc, #136]	@ (800b378 <__ieee754_rem_pio2+0x3f0>)
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	f7f5 f932 	bl	8000558 <__aeabi_dmul>
 800b2f4:	460f      	mov	r7, r1
 800b2f6:	4606      	mov	r6, r0
 800b2f8:	f7f5 fbc8 	bl	8000a8c <__aeabi_d2iz>
 800b2fc:	f7f5 f8c2 	bl	8000484 <__aeabi_i2d>
 800b300:	4602      	mov	r2, r0
 800b302:	460b      	mov	r3, r1
 800b304:	4630      	mov	r0, r6
 800b306:	4639      	mov	r1, r7
 800b308:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b30c:	f7f4 ff6c 	bl	80001e8 <__aeabi_dsub>
 800b310:	4b19      	ldr	r3, [pc, #100]	@ (800b378 <__ieee754_rem_pio2+0x3f0>)
 800b312:	2200      	movs	r2, #0
 800b314:	f7f5 f920 	bl	8000558 <__aeabi_dmul>
 800b318:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800b31c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800b320:	f04f 0803 	mov.w	r8, #3
 800b324:	2600      	movs	r6, #0
 800b326:	2700      	movs	r7, #0
 800b328:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800b32c:	4632      	mov	r2, r6
 800b32e:	463b      	mov	r3, r7
 800b330:	46c2      	mov	sl, r8
 800b332:	f108 38ff 	add.w	r8, r8, #4294967295
 800b336:	f7f5 fb77 	bl	8000a28 <__aeabi_dcmpeq>
 800b33a:	2800      	cmp	r0, #0
 800b33c:	d1f4      	bne.n	800b328 <__ieee754_rem_pio2+0x3a0>
 800b33e:	4b0f      	ldr	r3, [pc, #60]	@ (800b37c <__ieee754_rem_pio2+0x3f4>)
 800b340:	9301      	str	r3, [sp, #4]
 800b342:	2302      	movs	r3, #2
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	462a      	mov	r2, r5
 800b348:	4653      	mov	r3, sl
 800b34a:	4621      	mov	r1, r4
 800b34c:	a806      	add	r0, sp, #24
 800b34e:	f000 f81f 	bl	800b390 <__kernel_rem_pio2>
 800b352:	9b04      	ldr	r3, [sp, #16]
 800b354:	2b00      	cmp	r3, #0
 800b356:	4605      	mov	r5, r0
 800b358:	f6bf ae53 	bge.w	800b002 <__ieee754_rem_pio2+0x7a>
 800b35c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800b360:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b364:	e9c4 2300 	strd	r2, r3, [r4]
 800b368:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800b36c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b370:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b374:	e740      	b.n	800b1f8 <__ieee754_rem_pio2+0x270>
 800b376:	bf00      	nop
 800b378:	41700000 	.word	0x41700000
 800b37c:	0800be08 	.word	0x0800be08

0800b380 <fabs>:
 800b380:	ec51 0b10 	vmov	r0, r1, d0
 800b384:	4602      	mov	r2, r0
 800b386:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b38a:	ec43 2b10 	vmov	d0, r2, r3
 800b38e:	4770      	bx	lr

0800b390 <__kernel_rem_pio2>:
 800b390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b394:	ed2d 8b02 	vpush	{d8}
 800b398:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800b39c:	f112 0f14 	cmn.w	r2, #20
 800b3a0:	9306      	str	r3, [sp, #24]
 800b3a2:	9104      	str	r1, [sp, #16]
 800b3a4:	4bbe      	ldr	r3, [pc, #760]	@ (800b6a0 <__kernel_rem_pio2+0x310>)
 800b3a6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800b3a8:	9008      	str	r0, [sp, #32]
 800b3aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b3ae:	9300      	str	r3, [sp, #0]
 800b3b0:	9b06      	ldr	r3, [sp, #24]
 800b3b2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b3b6:	bfa8      	it	ge
 800b3b8:	1ed4      	subge	r4, r2, #3
 800b3ba:	9305      	str	r3, [sp, #20]
 800b3bc:	bfb2      	itee	lt
 800b3be:	2400      	movlt	r4, #0
 800b3c0:	2318      	movge	r3, #24
 800b3c2:	fb94 f4f3 	sdivge	r4, r4, r3
 800b3c6:	f06f 0317 	mvn.w	r3, #23
 800b3ca:	fb04 3303 	mla	r3, r4, r3, r3
 800b3ce:	eb03 0b02 	add.w	fp, r3, r2
 800b3d2:	9b00      	ldr	r3, [sp, #0]
 800b3d4:	9a05      	ldr	r2, [sp, #20]
 800b3d6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800b690 <__kernel_rem_pio2+0x300>
 800b3da:	eb03 0802 	add.w	r8, r3, r2
 800b3de:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800b3e0:	1aa7      	subs	r7, r4, r2
 800b3e2:	ae20      	add	r6, sp, #128	@ 0x80
 800b3e4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b3e8:	2500      	movs	r5, #0
 800b3ea:	4545      	cmp	r5, r8
 800b3ec:	dd13      	ble.n	800b416 <__kernel_rem_pio2+0x86>
 800b3ee:	9b06      	ldr	r3, [sp, #24]
 800b3f0:	aa20      	add	r2, sp, #128	@ 0x80
 800b3f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800b3f6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800b3fa:	f04f 0800 	mov.w	r8, #0
 800b3fe:	9b00      	ldr	r3, [sp, #0]
 800b400:	4598      	cmp	r8, r3
 800b402:	dc31      	bgt.n	800b468 <__kernel_rem_pio2+0xd8>
 800b404:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800b690 <__kernel_rem_pio2+0x300>
 800b408:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b40c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b410:	462f      	mov	r7, r5
 800b412:	2600      	movs	r6, #0
 800b414:	e01b      	b.n	800b44e <__kernel_rem_pio2+0xbe>
 800b416:	42ef      	cmn	r7, r5
 800b418:	d407      	bmi.n	800b42a <__kernel_rem_pio2+0x9a>
 800b41a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b41e:	f7f5 f831 	bl	8000484 <__aeabi_i2d>
 800b422:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b426:	3501      	adds	r5, #1
 800b428:	e7df      	b.n	800b3ea <__kernel_rem_pio2+0x5a>
 800b42a:	ec51 0b18 	vmov	r0, r1, d8
 800b42e:	e7f8      	b.n	800b422 <__kernel_rem_pio2+0x92>
 800b430:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b434:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b438:	f7f5 f88e 	bl	8000558 <__aeabi_dmul>
 800b43c:	4602      	mov	r2, r0
 800b43e:	460b      	mov	r3, r1
 800b440:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b444:	f7f4 fed2 	bl	80001ec <__adddf3>
 800b448:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b44c:	3601      	adds	r6, #1
 800b44e:	9b05      	ldr	r3, [sp, #20]
 800b450:	429e      	cmp	r6, r3
 800b452:	f1a7 0708 	sub.w	r7, r7, #8
 800b456:	ddeb      	ble.n	800b430 <__kernel_rem_pio2+0xa0>
 800b458:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b45c:	f108 0801 	add.w	r8, r8, #1
 800b460:	ecaa 7b02 	vstmia	sl!, {d7}
 800b464:	3508      	adds	r5, #8
 800b466:	e7ca      	b.n	800b3fe <__kernel_rem_pio2+0x6e>
 800b468:	9b00      	ldr	r3, [sp, #0]
 800b46a:	f8dd 8000 	ldr.w	r8, [sp]
 800b46e:	aa0c      	add	r2, sp, #48	@ 0x30
 800b470:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b474:	930a      	str	r3, [sp, #40]	@ 0x28
 800b476:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800b478:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b47e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800b482:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b484:	ab98      	add	r3, sp, #608	@ 0x260
 800b486:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b48a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800b48e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b492:	ac0c      	add	r4, sp, #48	@ 0x30
 800b494:	ab70      	add	r3, sp, #448	@ 0x1c0
 800b496:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800b49a:	46a1      	mov	r9, r4
 800b49c:	46c2      	mov	sl, r8
 800b49e:	f1ba 0f00 	cmp.w	sl, #0
 800b4a2:	f1a5 0508 	sub.w	r5, r5, #8
 800b4a6:	dc77      	bgt.n	800b598 <__kernel_rem_pio2+0x208>
 800b4a8:	4658      	mov	r0, fp
 800b4aa:	ed9d 0b02 	vldr	d0, [sp, #8]
 800b4ae:	f000 fac7 	bl	800ba40 <scalbn>
 800b4b2:	ec57 6b10 	vmov	r6, r7, d0
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800b4bc:	4630      	mov	r0, r6
 800b4be:	4639      	mov	r1, r7
 800b4c0:	f7f5 f84a 	bl	8000558 <__aeabi_dmul>
 800b4c4:	ec41 0b10 	vmov	d0, r0, r1
 800b4c8:	f000 fb3a 	bl	800bb40 <floor>
 800b4cc:	4b75      	ldr	r3, [pc, #468]	@ (800b6a4 <__kernel_rem_pio2+0x314>)
 800b4ce:	ec51 0b10 	vmov	r0, r1, d0
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	f7f5 f840 	bl	8000558 <__aeabi_dmul>
 800b4d8:	4602      	mov	r2, r0
 800b4da:	460b      	mov	r3, r1
 800b4dc:	4630      	mov	r0, r6
 800b4de:	4639      	mov	r1, r7
 800b4e0:	f7f4 fe82 	bl	80001e8 <__aeabi_dsub>
 800b4e4:	460f      	mov	r7, r1
 800b4e6:	4606      	mov	r6, r0
 800b4e8:	f7f5 fad0 	bl	8000a8c <__aeabi_d2iz>
 800b4ec:	9002      	str	r0, [sp, #8]
 800b4ee:	f7f4 ffc9 	bl	8000484 <__aeabi_i2d>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	460b      	mov	r3, r1
 800b4f6:	4630      	mov	r0, r6
 800b4f8:	4639      	mov	r1, r7
 800b4fa:	f7f4 fe75 	bl	80001e8 <__aeabi_dsub>
 800b4fe:	f1bb 0f00 	cmp.w	fp, #0
 800b502:	4606      	mov	r6, r0
 800b504:	460f      	mov	r7, r1
 800b506:	dd6c      	ble.n	800b5e2 <__kernel_rem_pio2+0x252>
 800b508:	f108 31ff 	add.w	r1, r8, #4294967295
 800b50c:	ab0c      	add	r3, sp, #48	@ 0x30
 800b50e:	9d02      	ldr	r5, [sp, #8]
 800b510:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b514:	f1cb 0018 	rsb	r0, fp, #24
 800b518:	fa43 f200 	asr.w	r2, r3, r0
 800b51c:	4415      	add	r5, r2
 800b51e:	4082      	lsls	r2, r0
 800b520:	1a9b      	subs	r3, r3, r2
 800b522:	aa0c      	add	r2, sp, #48	@ 0x30
 800b524:	9502      	str	r5, [sp, #8]
 800b526:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800b52a:	f1cb 0217 	rsb	r2, fp, #23
 800b52e:	fa43 f902 	asr.w	r9, r3, r2
 800b532:	f1b9 0f00 	cmp.w	r9, #0
 800b536:	dd64      	ble.n	800b602 <__kernel_rem_pio2+0x272>
 800b538:	9b02      	ldr	r3, [sp, #8]
 800b53a:	2200      	movs	r2, #0
 800b53c:	3301      	adds	r3, #1
 800b53e:	9302      	str	r3, [sp, #8]
 800b540:	4615      	mov	r5, r2
 800b542:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800b546:	4590      	cmp	r8, r2
 800b548:	f300 80b8 	bgt.w	800b6bc <__kernel_rem_pio2+0x32c>
 800b54c:	f1bb 0f00 	cmp.w	fp, #0
 800b550:	dd07      	ble.n	800b562 <__kernel_rem_pio2+0x1d2>
 800b552:	f1bb 0f01 	cmp.w	fp, #1
 800b556:	f000 80bf 	beq.w	800b6d8 <__kernel_rem_pio2+0x348>
 800b55a:	f1bb 0f02 	cmp.w	fp, #2
 800b55e:	f000 80c6 	beq.w	800b6ee <__kernel_rem_pio2+0x35e>
 800b562:	f1b9 0f02 	cmp.w	r9, #2
 800b566:	d14c      	bne.n	800b602 <__kernel_rem_pio2+0x272>
 800b568:	4632      	mov	r2, r6
 800b56a:	463b      	mov	r3, r7
 800b56c:	494e      	ldr	r1, [pc, #312]	@ (800b6a8 <__kernel_rem_pio2+0x318>)
 800b56e:	2000      	movs	r0, #0
 800b570:	f7f4 fe3a 	bl	80001e8 <__aeabi_dsub>
 800b574:	4606      	mov	r6, r0
 800b576:	460f      	mov	r7, r1
 800b578:	2d00      	cmp	r5, #0
 800b57a:	d042      	beq.n	800b602 <__kernel_rem_pio2+0x272>
 800b57c:	4658      	mov	r0, fp
 800b57e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800b698 <__kernel_rem_pio2+0x308>
 800b582:	f000 fa5d 	bl	800ba40 <scalbn>
 800b586:	4630      	mov	r0, r6
 800b588:	4639      	mov	r1, r7
 800b58a:	ec53 2b10 	vmov	r2, r3, d0
 800b58e:	f7f4 fe2b 	bl	80001e8 <__aeabi_dsub>
 800b592:	4606      	mov	r6, r0
 800b594:	460f      	mov	r7, r1
 800b596:	e034      	b.n	800b602 <__kernel_rem_pio2+0x272>
 800b598:	4b44      	ldr	r3, [pc, #272]	@ (800b6ac <__kernel_rem_pio2+0x31c>)
 800b59a:	2200      	movs	r2, #0
 800b59c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5a0:	f7f4 ffda 	bl	8000558 <__aeabi_dmul>
 800b5a4:	f7f5 fa72 	bl	8000a8c <__aeabi_d2iz>
 800b5a8:	f7f4 ff6c 	bl	8000484 <__aeabi_i2d>
 800b5ac:	4b40      	ldr	r3, [pc, #256]	@ (800b6b0 <__kernel_rem_pio2+0x320>)
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	4606      	mov	r6, r0
 800b5b2:	460f      	mov	r7, r1
 800b5b4:	f7f4 ffd0 	bl	8000558 <__aeabi_dmul>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5c0:	f7f4 fe12 	bl	80001e8 <__aeabi_dsub>
 800b5c4:	f7f5 fa62 	bl	8000a8c <__aeabi_d2iz>
 800b5c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5cc:	f849 0b04 	str.w	r0, [r9], #4
 800b5d0:	4639      	mov	r1, r7
 800b5d2:	4630      	mov	r0, r6
 800b5d4:	f7f4 fe0a 	bl	80001ec <__adddf3>
 800b5d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b5dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5e0:	e75d      	b.n	800b49e <__kernel_rem_pio2+0x10e>
 800b5e2:	d107      	bne.n	800b5f4 <__kernel_rem_pio2+0x264>
 800b5e4:	f108 33ff 	add.w	r3, r8, #4294967295
 800b5e8:	aa0c      	add	r2, sp, #48	@ 0x30
 800b5ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5ee:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800b5f2:	e79e      	b.n	800b532 <__kernel_rem_pio2+0x1a2>
 800b5f4:	4b2f      	ldr	r3, [pc, #188]	@ (800b6b4 <__kernel_rem_pio2+0x324>)
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f7f5 fa34 	bl	8000a64 <__aeabi_dcmpge>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	d143      	bne.n	800b688 <__kernel_rem_pio2+0x2f8>
 800b600:	4681      	mov	r9, r0
 800b602:	2200      	movs	r2, #0
 800b604:	2300      	movs	r3, #0
 800b606:	4630      	mov	r0, r6
 800b608:	4639      	mov	r1, r7
 800b60a:	f7f5 fa0d 	bl	8000a28 <__aeabi_dcmpeq>
 800b60e:	2800      	cmp	r0, #0
 800b610:	f000 80bf 	beq.w	800b792 <__kernel_rem_pio2+0x402>
 800b614:	f108 33ff 	add.w	r3, r8, #4294967295
 800b618:	2200      	movs	r2, #0
 800b61a:	9900      	ldr	r1, [sp, #0]
 800b61c:	428b      	cmp	r3, r1
 800b61e:	da6e      	bge.n	800b6fe <__kernel_rem_pio2+0x36e>
 800b620:	2a00      	cmp	r2, #0
 800b622:	f000 8089 	beq.w	800b738 <__kernel_rem_pio2+0x3a8>
 800b626:	f108 38ff 	add.w	r8, r8, #4294967295
 800b62a:	ab0c      	add	r3, sp, #48	@ 0x30
 800b62c:	f1ab 0b18 	sub.w	fp, fp, #24
 800b630:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d0f6      	beq.n	800b626 <__kernel_rem_pio2+0x296>
 800b638:	4658      	mov	r0, fp
 800b63a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800b698 <__kernel_rem_pio2+0x308>
 800b63e:	f000 f9ff 	bl	800ba40 <scalbn>
 800b642:	f108 0301 	add.w	r3, r8, #1
 800b646:	00da      	lsls	r2, r3, #3
 800b648:	9205      	str	r2, [sp, #20]
 800b64a:	ec55 4b10 	vmov	r4, r5, d0
 800b64e:	aa70      	add	r2, sp, #448	@ 0x1c0
 800b650:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800b6ac <__kernel_rem_pio2+0x31c>
 800b654:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800b658:	4646      	mov	r6, r8
 800b65a:	f04f 0a00 	mov.w	sl, #0
 800b65e:	2e00      	cmp	r6, #0
 800b660:	f280 80cf 	bge.w	800b802 <__kernel_rem_pio2+0x472>
 800b664:	4644      	mov	r4, r8
 800b666:	2c00      	cmp	r4, #0
 800b668:	f2c0 80fd 	blt.w	800b866 <__kernel_rem_pio2+0x4d6>
 800b66c:	4b12      	ldr	r3, [pc, #72]	@ (800b6b8 <__kernel_rem_pio2+0x328>)
 800b66e:	461f      	mov	r7, r3
 800b670:	ab70      	add	r3, sp, #448	@ 0x1c0
 800b672:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b676:	9306      	str	r3, [sp, #24]
 800b678:	f04f 0a00 	mov.w	sl, #0
 800b67c:	f04f 0b00 	mov.w	fp, #0
 800b680:	2600      	movs	r6, #0
 800b682:	eba8 0504 	sub.w	r5, r8, r4
 800b686:	e0e2      	b.n	800b84e <__kernel_rem_pio2+0x4be>
 800b688:	f04f 0902 	mov.w	r9, #2
 800b68c:	e754      	b.n	800b538 <__kernel_rem_pio2+0x1a8>
 800b68e:	bf00      	nop
	...
 800b69c:	3ff00000 	.word	0x3ff00000
 800b6a0:	0800bf50 	.word	0x0800bf50
 800b6a4:	40200000 	.word	0x40200000
 800b6a8:	3ff00000 	.word	0x3ff00000
 800b6ac:	3e700000 	.word	0x3e700000
 800b6b0:	41700000 	.word	0x41700000
 800b6b4:	3fe00000 	.word	0x3fe00000
 800b6b8:	0800bf10 	.word	0x0800bf10
 800b6bc:	f854 3b04 	ldr.w	r3, [r4], #4
 800b6c0:	b945      	cbnz	r5, 800b6d4 <__kernel_rem_pio2+0x344>
 800b6c2:	b123      	cbz	r3, 800b6ce <__kernel_rem_pio2+0x33e>
 800b6c4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800b6c8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	3201      	adds	r2, #1
 800b6d0:	461d      	mov	r5, r3
 800b6d2:	e738      	b.n	800b546 <__kernel_rem_pio2+0x1b6>
 800b6d4:	1acb      	subs	r3, r1, r3
 800b6d6:	e7f7      	b.n	800b6c8 <__kernel_rem_pio2+0x338>
 800b6d8:	f108 32ff 	add.w	r2, r8, #4294967295
 800b6dc:	ab0c      	add	r3, sp, #48	@ 0x30
 800b6de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6e2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b6e6:	a90c      	add	r1, sp, #48	@ 0x30
 800b6e8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b6ec:	e739      	b.n	800b562 <__kernel_rem_pio2+0x1d2>
 800b6ee:	f108 32ff 	add.w	r2, r8, #4294967295
 800b6f2:	ab0c      	add	r3, sp, #48	@ 0x30
 800b6f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6f8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b6fc:	e7f3      	b.n	800b6e6 <__kernel_rem_pio2+0x356>
 800b6fe:	a90c      	add	r1, sp, #48	@ 0x30
 800b700:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b704:	3b01      	subs	r3, #1
 800b706:	430a      	orrs	r2, r1
 800b708:	e787      	b.n	800b61a <__kernel_rem_pio2+0x28a>
 800b70a:	3401      	adds	r4, #1
 800b70c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b710:	2a00      	cmp	r2, #0
 800b712:	d0fa      	beq.n	800b70a <__kernel_rem_pio2+0x37a>
 800b714:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b716:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b71a:	eb0d 0503 	add.w	r5, sp, r3
 800b71e:	9b06      	ldr	r3, [sp, #24]
 800b720:	aa20      	add	r2, sp, #128	@ 0x80
 800b722:	4443      	add	r3, r8
 800b724:	f108 0701 	add.w	r7, r8, #1
 800b728:	3d98      	subs	r5, #152	@ 0x98
 800b72a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800b72e:	4444      	add	r4, r8
 800b730:	42bc      	cmp	r4, r7
 800b732:	da04      	bge.n	800b73e <__kernel_rem_pio2+0x3ae>
 800b734:	46a0      	mov	r8, r4
 800b736:	e6a2      	b.n	800b47e <__kernel_rem_pio2+0xee>
 800b738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b73a:	2401      	movs	r4, #1
 800b73c:	e7e6      	b.n	800b70c <__kernel_rem_pio2+0x37c>
 800b73e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b740:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800b744:	f7f4 fe9e 	bl	8000484 <__aeabi_i2d>
 800b748:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800ba10 <__kernel_rem_pio2+0x680>
 800b74c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b750:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b754:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b758:	46b2      	mov	sl, r6
 800b75a:	f04f 0800 	mov.w	r8, #0
 800b75e:	9b05      	ldr	r3, [sp, #20]
 800b760:	4598      	cmp	r8, r3
 800b762:	dd05      	ble.n	800b770 <__kernel_rem_pio2+0x3e0>
 800b764:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b768:	3701      	adds	r7, #1
 800b76a:	eca5 7b02 	vstmia	r5!, {d7}
 800b76e:	e7df      	b.n	800b730 <__kernel_rem_pio2+0x3a0>
 800b770:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800b774:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b778:	f7f4 feee 	bl	8000558 <__aeabi_dmul>
 800b77c:	4602      	mov	r2, r0
 800b77e:	460b      	mov	r3, r1
 800b780:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b784:	f7f4 fd32 	bl	80001ec <__adddf3>
 800b788:	f108 0801 	add.w	r8, r8, #1
 800b78c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b790:	e7e5      	b.n	800b75e <__kernel_rem_pio2+0x3ce>
 800b792:	f1cb 0000 	rsb	r0, fp, #0
 800b796:	ec47 6b10 	vmov	d0, r6, r7
 800b79a:	f000 f951 	bl	800ba40 <scalbn>
 800b79e:	ec55 4b10 	vmov	r4, r5, d0
 800b7a2:	4b9d      	ldr	r3, [pc, #628]	@ (800ba18 <__kernel_rem_pio2+0x688>)
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	4629      	mov	r1, r5
 800b7aa:	f7f5 f95b 	bl	8000a64 <__aeabi_dcmpge>
 800b7ae:	b300      	cbz	r0, 800b7f2 <__kernel_rem_pio2+0x462>
 800b7b0:	4b9a      	ldr	r3, [pc, #616]	@ (800ba1c <__kernel_rem_pio2+0x68c>)
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	4629      	mov	r1, r5
 800b7b8:	f7f4 fece 	bl	8000558 <__aeabi_dmul>
 800b7bc:	f7f5 f966 	bl	8000a8c <__aeabi_d2iz>
 800b7c0:	4606      	mov	r6, r0
 800b7c2:	f7f4 fe5f 	bl	8000484 <__aeabi_i2d>
 800b7c6:	4b94      	ldr	r3, [pc, #592]	@ (800ba18 <__kernel_rem_pio2+0x688>)
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	f7f4 fec5 	bl	8000558 <__aeabi_dmul>
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	4629      	mov	r1, r5
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f7f4 fd07 	bl	80001e8 <__aeabi_dsub>
 800b7da:	f7f5 f957 	bl	8000a8c <__aeabi_d2iz>
 800b7de:	ab0c      	add	r3, sp, #48	@ 0x30
 800b7e0:	f10b 0b18 	add.w	fp, fp, #24
 800b7e4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b7e8:	f108 0801 	add.w	r8, r8, #1
 800b7ec:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800b7f0:	e722      	b.n	800b638 <__kernel_rem_pio2+0x2a8>
 800b7f2:	4620      	mov	r0, r4
 800b7f4:	4629      	mov	r1, r5
 800b7f6:	f7f5 f949 	bl	8000a8c <__aeabi_d2iz>
 800b7fa:	ab0c      	add	r3, sp, #48	@ 0x30
 800b7fc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b800:	e71a      	b.n	800b638 <__kernel_rem_pio2+0x2a8>
 800b802:	ab0c      	add	r3, sp, #48	@ 0x30
 800b804:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b808:	f7f4 fe3c 	bl	8000484 <__aeabi_i2d>
 800b80c:	4622      	mov	r2, r4
 800b80e:	462b      	mov	r3, r5
 800b810:	f7f4 fea2 	bl	8000558 <__aeabi_dmul>
 800b814:	4652      	mov	r2, sl
 800b816:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800b81a:	465b      	mov	r3, fp
 800b81c:	4620      	mov	r0, r4
 800b81e:	4629      	mov	r1, r5
 800b820:	f7f4 fe9a 	bl	8000558 <__aeabi_dmul>
 800b824:	3e01      	subs	r6, #1
 800b826:	4604      	mov	r4, r0
 800b828:	460d      	mov	r5, r1
 800b82a:	e718      	b.n	800b65e <__kernel_rem_pio2+0x2ce>
 800b82c:	9906      	ldr	r1, [sp, #24]
 800b82e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800b832:	9106      	str	r1, [sp, #24]
 800b834:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800b838:	f7f4 fe8e 	bl	8000558 <__aeabi_dmul>
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	4650      	mov	r0, sl
 800b842:	4659      	mov	r1, fp
 800b844:	f7f4 fcd2 	bl	80001ec <__adddf3>
 800b848:	3601      	adds	r6, #1
 800b84a:	4682      	mov	sl, r0
 800b84c:	468b      	mov	fp, r1
 800b84e:	9b00      	ldr	r3, [sp, #0]
 800b850:	429e      	cmp	r6, r3
 800b852:	dc01      	bgt.n	800b858 <__kernel_rem_pio2+0x4c8>
 800b854:	42b5      	cmp	r5, r6
 800b856:	dae9      	bge.n	800b82c <__kernel_rem_pio2+0x49c>
 800b858:	ab48      	add	r3, sp, #288	@ 0x120
 800b85a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b85e:	e9c5 ab00 	strd	sl, fp, [r5]
 800b862:	3c01      	subs	r4, #1
 800b864:	e6ff      	b.n	800b666 <__kernel_rem_pio2+0x2d6>
 800b866:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b868:	2b02      	cmp	r3, #2
 800b86a:	dc0b      	bgt.n	800b884 <__kernel_rem_pio2+0x4f4>
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	dc39      	bgt.n	800b8e4 <__kernel_rem_pio2+0x554>
 800b870:	d05d      	beq.n	800b92e <__kernel_rem_pio2+0x59e>
 800b872:	9b02      	ldr	r3, [sp, #8]
 800b874:	f003 0007 	and.w	r0, r3, #7
 800b878:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800b87c:	ecbd 8b02 	vpop	{d8}
 800b880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b884:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b886:	2b03      	cmp	r3, #3
 800b888:	d1f3      	bne.n	800b872 <__kernel_rem_pio2+0x4e2>
 800b88a:	9b05      	ldr	r3, [sp, #20]
 800b88c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b890:	eb0d 0403 	add.w	r4, sp, r3
 800b894:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800b898:	4625      	mov	r5, r4
 800b89a:	46c2      	mov	sl, r8
 800b89c:	f1ba 0f00 	cmp.w	sl, #0
 800b8a0:	f1a5 0508 	sub.w	r5, r5, #8
 800b8a4:	dc6b      	bgt.n	800b97e <__kernel_rem_pio2+0x5ee>
 800b8a6:	4645      	mov	r5, r8
 800b8a8:	2d01      	cmp	r5, #1
 800b8aa:	f1a4 0408 	sub.w	r4, r4, #8
 800b8ae:	f300 8087 	bgt.w	800b9c0 <__kernel_rem_pio2+0x630>
 800b8b2:	9c05      	ldr	r4, [sp, #20]
 800b8b4:	ab48      	add	r3, sp, #288	@ 0x120
 800b8b6:	441c      	add	r4, r3
 800b8b8:	2000      	movs	r0, #0
 800b8ba:	2100      	movs	r1, #0
 800b8bc:	f1b8 0f01 	cmp.w	r8, #1
 800b8c0:	f300 809c 	bgt.w	800b9fc <__kernel_rem_pio2+0x66c>
 800b8c4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800b8c8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800b8cc:	f1b9 0f00 	cmp.w	r9, #0
 800b8d0:	f040 80a6 	bne.w	800ba20 <__kernel_rem_pio2+0x690>
 800b8d4:	9b04      	ldr	r3, [sp, #16]
 800b8d6:	e9c3 7800 	strd	r7, r8, [r3]
 800b8da:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b8de:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b8e2:	e7c6      	b.n	800b872 <__kernel_rem_pio2+0x4e2>
 800b8e4:	9d05      	ldr	r5, [sp, #20]
 800b8e6:	ab48      	add	r3, sp, #288	@ 0x120
 800b8e8:	441d      	add	r5, r3
 800b8ea:	4644      	mov	r4, r8
 800b8ec:	2000      	movs	r0, #0
 800b8ee:	2100      	movs	r1, #0
 800b8f0:	2c00      	cmp	r4, #0
 800b8f2:	da35      	bge.n	800b960 <__kernel_rem_pio2+0x5d0>
 800b8f4:	f1b9 0f00 	cmp.w	r9, #0
 800b8f8:	d038      	beq.n	800b96c <__kernel_rem_pio2+0x5dc>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b900:	9c04      	ldr	r4, [sp, #16]
 800b902:	e9c4 2300 	strd	r2, r3, [r4]
 800b906:	4602      	mov	r2, r0
 800b908:	460b      	mov	r3, r1
 800b90a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800b90e:	f7f4 fc6b 	bl	80001e8 <__aeabi_dsub>
 800b912:	ad4a      	add	r5, sp, #296	@ 0x128
 800b914:	2401      	movs	r4, #1
 800b916:	45a0      	cmp	r8, r4
 800b918:	da2b      	bge.n	800b972 <__kernel_rem_pio2+0x5e2>
 800b91a:	f1b9 0f00 	cmp.w	r9, #0
 800b91e:	d002      	beq.n	800b926 <__kernel_rem_pio2+0x596>
 800b920:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b924:	4619      	mov	r1, r3
 800b926:	9b04      	ldr	r3, [sp, #16]
 800b928:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b92c:	e7a1      	b.n	800b872 <__kernel_rem_pio2+0x4e2>
 800b92e:	9c05      	ldr	r4, [sp, #20]
 800b930:	ab48      	add	r3, sp, #288	@ 0x120
 800b932:	441c      	add	r4, r3
 800b934:	2000      	movs	r0, #0
 800b936:	2100      	movs	r1, #0
 800b938:	f1b8 0f00 	cmp.w	r8, #0
 800b93c:	da09      	bge.n	800b952 <__kernel_rem_pio2+0x5c2>
 800b93e:	f1b9 0f00 	cmp.w	r9, #0
 800b942:	d002      	beq.n	800b94a <__kernel_rem_pio2+0x5ba>
 800b944:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b948:	4619      	mov	r1, r3
 800b94a:	9b04      	ldr	r3, [sp, #16]
 800b94c:	e9c3 0100 	strd	r0, r1, [r3]
 800b950:	e78f      	b.n	800b872 <__kernel_rem_pio2+0x4e2>
 800b952:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b956:	f7f4 fc49 	bl	80001ec <__adddf3>
 800b95a:	f108 38ff 	add.w	r8, r8, #4294967295
 800b95e:	e7eb      	b.n	800b938 <__kernel_rem_pio2+0x5a8>
 800b960:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b964:	f7f4 fc42 	bl	80001ec <__adddf3>
 800b968:	3c01      	subs	r4, #1
 800b96a:	e7c1      	b.n	800b8f0 <__kernel_rem_pio2+0x560>
 800b96c:	4602      	mov	r2, r0
 800b96e:	460b      	mov	r3, r1
 800b970:	e7c6      	b.n	800b900 <__kernel_rem_pio2+0x570>
 800b972:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800b976:	f7f4 fc39 	bl	80001ec <__adddf3>
 800b97a:	3401      	adds	r4, #1
 800b97c:	e7cb      	b.n	800b916 <__kernel_rem_pio2+0x586>
 800b97e:	ed95 7b00 	vldr	d7, [r5]
 800b982:	ed8d 7b00 	vstr	d7, [sp]
 800b986:	ed95 7b02 	vldr	d7, [r5, #8]
 800b98a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b98e:	ec53 2b17 	vmov	r2, r3, d7
 800b992:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b996:	f7f4 fc29 	bl	80001ec <__adddf3>
 800b99a:	4602      	mov	r2, r0
 800b99c:	460b      	mov	r3, r1
 800b99e:	4606      	mov	r6, r0
 800b9a0:	460f      	mov	r7, r1
 800b9a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9a6:	f7f4 fc1f 	bl	80001e8 <__aeabi_dsub>
 800b9aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b9ae:	f7f4 fc1d 	bl	80001ec <__adddf3>
 800b9b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b9b6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800b9ba:	e9c5 6700 	strd	r6, r7, [r5]
 800b9be:	e76d      	b.n	800b89c <__kernel_rem_pio2+0x50c>
 800b9c0:	ed94 7b00 	vldr	d7, [r4]
 800b9c4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800b9c8:	ec51 0b17 	vmov	r0, r1, d7
 800b9cc:	4652      	mov	r2, sl
 800b9ce:	465b      	mov	r3, fp
 800b9d0:	ed8d 7b00 	vstr	d7, [sp]
 800b9d4:	f7f4 fc0a 	bl	80001ec <__adddf3>
 800b9d8:	4602      	mov	r2, r0
 800b9da:	460b      	mov	r3, r1
 800b9dc:	4606      	mov	r6, r0
 800b9de:	460f      	mov	r7, r1
 800b9e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9e4:	f7f4 fc00 	bl	80001e8 <__aeabi_dsub>
 800b9e8:	4652      	mov	r2, sl
 800b9ea:	465b      	mov	r3, fp
 800b9ec:	f7f4 fbfe 	bl	80001ec <__adddf3>
 800b9f0:	3d01      	subs	r5, #1
 800b9f2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b9f6:	e9c4 6700 	strd	r6, r7, [r4]
 800b9fa:	e755      	b.n	800b8a8 <__kernel_rem_pio2+0x518>
 800b9fc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ba00:	f7f4 fbf4 	bl	80001ec <__adddf3>
 800ba04:	f108 38ff 	add.w	r8, r8, #4294967295
 800ba08:	e758      	b.n	800b8bc <__kernel_rem_pio2+0x52c>
 800ba0a:	bf00      	nop
 800ba0c:	f3af 8000 	nop.w
	...
 800ba18:	41700000 	.word	0x41700000
 800ba1c:	3e700000 	.word	0x3e700000
 800ba20:	9b04      	ldr	r3, [sp, #16]
 800ba22:	9a04      	ldr	r2, [sp, #16]
 800ba24:	601f      	str	r7, [r3, #0]
 800ba26:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800ba2a:	605c      	str	r4, [r3, #4]
 800ba2c:	609d      	str	r5, [r3, #8]
 800ba2e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ba32:	60d3      	str	r3, [r2, #12]
 800ba34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ba38:	6110      	str	r0, [r2, #16]
 800ba3a:	6153      	str	r3, [r2, #20]
 800ba3c:	e719      	b.n	800b872 <__kernel_rem_pio2+0x4e2>
 800ba3e:	bf00      	nop

0800ba40 <scalbn>:
 800ba40:	b570      	push	{r4, r5, r6, lr}
 800ba42:	ec55 4b10 	vmov	r4, r5, d0
 800ba46:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ba4a:	4606      	mov	r6, r0
 800ba4c:	462b      	mov	r3, r5
 800ba4e:	b991      	cbnz	r1, 800ba76 <scalbn+0x36>
 800ba50:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ba54:	4323      	orrs	r3, r4
 800ba56:	d03d      	beq.n	800bad4 <scalbn+0x94>
 800ba58:	4b35      	ldr	r3, [pc, #212]	@ (800bb30 <scalbn+0xf0>)
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	4629      	mov	r1, r5
 800ba5e:	2200      	movs	r2, #0
 800ba60:	f7f4 fd7a 	bl	8000558 <__aeabi_dmul>
 800ba64:	4b33      	ldr	r3, [pc, #204]	@ (800bb34 <scalbn+0xf4>)
 800ba66:	429e      	cmp	r6, r3
 800ba68:	4604      	mov	r4, r0
 800ba6a:	460d      	mov	r5, r1
 800ba6c:	da0f      	bge.n	800ba8e <scalbn+0x4e>
 800ba6e:	a328      	add	r3, pc, #160	@ (adr r3, 800bb10 <scalbn+0xd0>)
 800ba70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba74:	e01e      	b.n	800bab4 <scalbn+0x74>
 800ba76:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ba7a:	4291      	cmp	r1, r2
 800ba7c:	d10b      	bne.n	800ba96 <scalbn+0x56>
 800ba7e:	4622      	mov	r2, r4
 800ba80:	4620      	mov	r0, r4
 800ba82:	4629      	mov	r1, r5
 800ba84:	f7f4 fbb2 	bl	80001ec <__adddf3>
 800ba88:	4604      	mov	r4, r0
 800ba8a:	460d      	mov	r5, r1
 800ba8c:	e022      	b.n	800bad4 <scalbn+0x94>
 800ba8e:	460b      	mov	r3, r1
 800ba90:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ba94:	3936      	subs	r1, #54	@ 0x36
 800ba96:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ba9a:	4296      	cmp	r6, r2
 800ba9c:	dd0d      	ble.n	800baba <scalbn+0x7a>
 800ba9e:	2d00      	cmp	r5, #0
 800baa0:	a11d      	add	r1, pc, #116	@ (adr r1, 800bb18 <scalbn+0xd8>)
 800baa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baa6:	da02      	bge.n	800baae <scalbn+0x6e>
 800baa8:	a11d      	add	r1, pc, #116	@ (adr r1, 800bb20 <scalbn+0xe0>)
 800baaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baae:	a31a      	add	r3, pc, #104	@ (adr r3, 800bb18 <scalbn+0xd8>)
 800bab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab4:	f7f4 fd50 	bl	8000558 <__aeabi_dmul>
 800bab8:	e7e6      	b.n	800ba88 <scalbn+0x48>
 800baba:	1872      	adds	r2, r6, r1
 800babc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bac0:	428a      	cmp	r2, r1
 800bac2:	dcec      	bgt.n	800ba9e <scalbn+0x5e>
 800bac4:	2a00      	cmp	r2, #0
 800bac6:	dd08      	ble.n	800bada <scalbn+0x9a>
 800bac8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bacc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bad0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bad4:	ec45 4b10 	vmov	d0, r4, r5
 800bad8:	bd70      	pop	{r4, r5, r6, pc}
 800bada:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bade:	da08      	bge.n	800baf2 <scalbn+0xb2>
 800bae0:	2d00      	cmp	r5, #0
 800bae2:	a10b      	add	r1, pc, #44	@ (adr r1, 800bb10 <scalbn+0xd0>)
 800bae4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bae8:	dac1      	bge.n	800ba6e <scalbn+0x2e>
 800baea:	a10f      	add	r1, pc, #60	@ (adr r1, 800bb28 <scalbn+0xe8>)
 800baec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baf0:	e7bd      	b.n	800ba6e <scalbn+0x2e>
 800baf2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800baf6:	3236      	adds	r2, #54	@ 0x36
 800baf8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bafc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bb00:	4620      	mov	r0, r4
 800bb02:	4b0d      	ldr	r3, [pc, #52]	@ (800bb38 <scalbn+0xf8>)
 800bb04:	4629      	mov	r1, r5
 800bb06:	2200      	movs	r2, #0
 800bb08:	e7d4      	b.n	800bab4 <scalbn+0x74>
 800bb0a:	bf00      	nop
 800bb0c:	f3af 8000 	nop.w
 800bb10:	c2f8f359 	.word	0xc2f8f359
 800bb14:	01a56e1f 	.word	0x01a56e1f
 800bb18:	8800759c 	.word	0x8800759c
 800bb1c:	7e37e43c 	.word	0x7e37e43c
 800bb20:	8800759c 	.word	0x8800759c
 800bb24:	fe37e43c 	.word	0xfe37e43c
 800bb28:	c2f8f359 	.word	0xc2f8f359
 800bb2c:	81a56e1f 	.word	0x81a56e1f
 800bb30:	43500000 	.word	0x43500000
 800bb34:	ffff3cb0 	.word	0xffff3cb0
 800bb38:	3c900000 	.word	0x3c900000
 800bb3c:	00000000 	.word	0x00000000

0800bb40 <floor>:
 800bb40:	ec51 0b10 	vmov	r0, r1, d0
 800bb44:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bb48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb4c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800bb50:	2e13      	cmp	r6, #19
 800bb52:	460c      	mov	r4, r1
 800bb54:	4605      	mov	r5, r0
 800bb56:	4680      	mov	r8, r0
 800bb58:	dc34      	bgt.n	800bbc4 <floor+0x84>
 800bb5a:	2e00      	cmp	r6, #0
 800bb5c:	da17      	bge.n	800bb8e <floor+0x4e>
 800bb5e:	a332      	add	r3, pc, #200	@ (adr r3, 800bc28 <floor+0xe8>)
 800bb60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb64:	f7f4 fb42 	bl	80001ec <__adddf3>
 800bb68:	2200      	movs	r2, #0
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	f7f4 ff84 	bl	8000a78 <__aeabi_dcmpgt>
 800bb70:	b150      	cbz	r0, 800bb88 <floor+0x48>
 800bb72:	2c00      	cmp	r4, #0
 800bb74:	da55      	bge.n	800bc22 <floor+0xe2>
 800bb76:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800bb7a:	432c      	orrs	r4, r5
 800bb7c:	2500      	movs	r5, #0
 800bb7e:	42ac      	cmp	r4, r5
 800bb80:	4c2b      	ldr	r4, [pc, #172]	@ (800bc30 <floor+0xf0>)
 800bb82:	bf08      	it	eq
 800bb84:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800bb88:	4621      	mov	r1, r4
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	e023      	b.n	800bbd6 <floor+0x96>
 800bb8e:	4f29      	ldr	r7, [pc, #164]	@ (800bc34 <floor+0xf4>)
 800bb90:	4137      	asrs	r7, r6
 800bb92:	ea01 0307 	and.w	r3, r1, r7
 800bb96:	4303      	orrs	r3, r0
 800bb98:	d01d      	beq.n	800bbd6 <floor+0x96>
 800bb9a:	a323      	add	r3, pc, #140	@ (adr r3, 800bc28 <floor+0xe8>)
 800bb9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba0:	f7f4 fb24 	bl	80001ec <__adddf3>
 800bba4:	2200      	movs	r2, #0
 800bba6:	2300      	movs	r3, #0
 800bba8:	f7f4 ff66 	bl	8000a78 <__aeabi_dcmpgt>
 800bbac:	2800      	cmp	r0, #0
 800bbae:	d0eb      	beq.n	800bb88 <floor+0x48>
 800bbb0:	2c00      	cmp	r4, #0
 800bbb2:	bfbe      	ittt	lt
 800bbb4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800bbb8:	4133      	asrlt	r3, r6
 800bbba:	18e4      	addlt	r4, r4, r3
 800bbbc:	ea24 0407 	bic.w	r4, r4, r7
 800bbc0:	2500      	movs	r5, #0
 800bbc2:	e7e1      	b.n	800bb88 <floor+0x48>
 800bbc4:	2e33      	cmp	r6, #51	@ 0x33
 800bbc6:	dd0a      	ble.n	800bbde <floor+0x9e>
 800bbc8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800bbcc:	d103      	bne.n	800bbd6 <floor+0x96>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	f7f4 fb0b 	bl	80001ec <__adddf3>
 800bbd6:	ec41 0b10 	vmov	d0, r0, r1
 800bbda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbde:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800bbe2:	f04f 37ff 	mov.w	r7, #4294967295
 800bbe6:	40df      	lsrs	r7, r3
 800bbe8:	4207      	tst	r7, r0
 800bbea:	d0f4      	beq.n	800bbd6 <floor+0x96>
 800bbec:	a30e      	add	r3, pc, #56	@ (adr r3, 800bc28 <floor+0xe8>)
 800bbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf2:	f7f4 fafb 	bl	80001ec <__adddf3>
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	f7f4 ff3d 	bl	8000a78 <__aeabi_dcmpgt>
 800bbfe:	2800      	cmp	r0, #0
 800bc00:	d0c2      	beq.n	800bb88 <floor+0x48>
 800bc02:	2c00      	cmp	r4, #0
 800bc04:	da0a      	bge.n	800bc1c <floor+0xdc>
 800bc06:	2e14      	cmp	r6, #20
 800bc08:	d101      	bne.n	800bc0e <floor+0xce>
 800bc0a:	3401      	adds	r4, #1
 800bc0c:	e006      	b.n	800bc1c <floor+0xdc>
 800bc0e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800bc12:	2301      	movs	r3, #1
 800bc14:	40b3      	lsls	r3, r6
 800bc16:	441d      	add	r5, r3
 800bc18:	4545      	cmp	r5, r8
 800bc1a:	d3f6      	bcc.n	800bc0a <floor+0xca>
 800bc1c:	ea25 0507 	bic.w	r5, r5, r7
 800bc20:	e7b2      	b.n	800bb88 <floor+0x48>
 800bc22:	2500      	movs	r5, #0
 800bc24:	462c      	mov	r4, r5
 800bc26:	e7af      	b.n	800bb88 <floor+0x48>
 800bc28:	8800759c 	.word	0x8800759c
 800bc2c:	7e37e43c 	.word	0x7e37e43c
 800bc30:	bff00000 	.word	0xbff00000
 800bc34:	000fffff 	.word	0x000fffff

0800bc38 <_init>:
 800bc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc3a:	bf00      	nop
 800bc3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc3e:	bc08      	pop	{r3}
 800bc40:	469e      	mov	lr, r3
 800bc42:	4770      	bx	lr

0800bc44 <_fini>:
 800bc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc46:	bf00      	nop
 800bc48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc4a:	bc08      	pop	{r3}
 800bc4c:	469e      	mov	lr, r3
 800bc4e:	4770      	bx	lr
