$date
	Sun Oct 23 01:12:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1032148
b11000 !
1"
#1032150
b11000 &
b11000 %
1$
#1032151
0"
#1032154
b1100 &
b1100 %
#1032158
b110 &
b110 %
#1032162
b11 &
b11 %
#1032166
b1010 &
b1010 %
#1032170
b101 &
b101 %
#1032174
b10000 &
b10000 %
#1032178
b1000 &
b1000 %
#1032182
b100 &
b100 %
#1032186
b10 &
b10 %
#1032190
b1 &
1#
b1 %
#1032194
b0 &
b0 %
0#
0$
#2015411
b10010 !
1"
#2015414
b10010 &
b10010 %
1$
#2015415
0"
#2015418
b1001 &
b1001 %
#2015422
b11100 &
b11100 %
#2015426
b1110 &
b1110 %
#2015430
b111 &
b111 %
#2015434
b10110 &
b10110 %
#2015438
b1011 &
b1011 %
#2015442
b100010 &
b100010 %
#2015446
b10001 &
b10001 %
#2015450
b110100 &
b110100 %
#2015454
b11010 &
b11010 %
#2015458
b1101 &
b1101 %
#2015462
b101000 &
b101000 %
#2015466
b10100 &
b10100 %
#2015470
b1010 &
b1010 %
#2015474
b101 &
b101 %
#2015478
b10000 &
b10000 %
#2015482
b1000 &
b1000 %
#2015486
b100 &
b100 %
#2015490
b10 &
b10 %
#2015494
b1 &
1#
b1 %
#2015498
b0 &
b0 %
0#
0$
#3000619
b11000 !
1"
#3000622
b11000 &
b11000 %
1$
#3000623
0"
#3000626
b1100 &
b1100 %
#3000630
b110 &
b110 %
#3000634
b11 &
b11 %
#3000638
b1010 &
b1010 %
#3000642
b101 &
b101 %
#3000646
b10000 &
b10000 %
#3000650
b1000 &
b1000 %
#3000654
b100 &
b100 %
#3000658
b10 &
b10 %
#3000662
b1 &
1#
b1 %
#3000666
b0 &
b0 %
0#
0$
#4500012
