
---------- Begin Simulation Statistics ----------
host_inst_rate                                 122301                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322708                       # Number of bytes of host memory used
host_seconds                                   163.53                       # Real time elapsed on the host
host_tick_rate                              607042890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.099271                       # Number of seconds simulated
sim_ticks                                 99270567000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4721086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 86320.135423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 84566.439048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1825413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   249954885500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.613349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2895673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            315623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 218185556500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.546495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580049                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 133057.261020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 136497.567227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   77746022900                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  74292349900                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23888.202437                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 45410.942383                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.281767                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            190573                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           18241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4552446403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    828341000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6288401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 94167.523013                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 93613.150489                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2808423                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    327700908400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.553396                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3479978                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             355652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 292477906400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.496839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999745                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000791                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.738837                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.810292                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6288401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 94167.523013                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 93613.150489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2808423                       # number of overall hits
system.cpu.dcache.overall_miss_latency   327700908400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.553396                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3479978                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            355652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 292477906400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.496839                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599049                       # number of replacements
system.cpu.dcache.sampled_refs                2600073                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.333692                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3332688                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500958553000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13741744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69269.531250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66130.952381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13741616                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8866500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108201.700787                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13741744                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69269.531250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66130.952381                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13741616                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8866500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184401                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.413118                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13741744                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69269.531250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66130.952381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13741616                       # number of overall hits
system.cpu.icache.overall_miss_latency        8866500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8332500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.413118                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13741616                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 84319.256770                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    118094009623                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1400558                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     85543.063584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 113401.227880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        14835                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            443968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.259176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       5190                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2421                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       314008000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.138277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2769                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       172657.505268                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  161742.597394                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1421311                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           200086912500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.449142                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1158866                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     46249                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      179957240000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.431217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1112615                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    138380.175221                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 123140.721219                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         72545945240                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    64556646240                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   14558.949782                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.769391                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       458                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            6667999                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600202                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        172269.101315                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   161622.587378                       # average overall mshr miss latency
system.l2.demand_hits                         1436146                       # number of demand (read+write) hits
system.l2.demand_miss_latency            200530881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.447679                       # miss rate for demand accesses
system.l2.demand_misses                       1164056                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      48670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       180271248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.428961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1115384                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.585427                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.210420                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9591.641415                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3447.528501                       # Average occupied blocks per context
system.l2.overall_accesses                    2600202                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       172269.101315                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  118589.879108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1436146                       # number of overall hits
system.l2.overall_miss_latency           200530881000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.447679                       # miss rate for overall accesses
system.l2.overall_misses                      1164056                       # number of overall misses
system.l2.overall_mshr_hits                     48670                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      298365257623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.967595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2515942                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.938477                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1314391                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      4568163                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted         1518145                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      7977340                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1481789                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       409238                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2504469                       # number of replacements
system.l2.sampled_refs                        2515418                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13039.169916                       # Cycle average of tags in use
system.l2.total_refs                          1935339                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501465042500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509822                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                120345885                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1433144                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1565787                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       150554                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1622948                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1690069                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25064                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       473155                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     60936093                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.167151                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.887580                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     57227409     93.91%     93.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1777140      2.92%     96.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       701334      1.15%     97.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       241957      0.40%     98.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       293096      0.48%     98.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        55939      0.09%     98.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       119940      0.20%     99.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        46123      0.08%     99.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       473155      0.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     60936093                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       150545                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8100131                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.819520                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.819520                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     48744534                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        41658                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27351415                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7657922                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4436429                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1359275                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        97207                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5089897                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4967890                       # DTB hits
system.switch_cpus_1.dtb.data_misses           122007                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4074156                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3954308                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           119848                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1015741                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1013582                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2159                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1690069                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3723794                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8362007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       186399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28006555                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        758101                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021613                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3723794                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1458208                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.358162                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     62295368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.449577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.711370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       57657167     92.55%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          76208      0.12%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         652445      1.05%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          86590      0.14%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         730460      1.17%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         125632      0.20%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         328312      0.53%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         262617      0.42%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2375937      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     62295368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15899881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205922                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255451                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.178377                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6760323                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1015741                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8210858                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12282928                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.802008                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6585171                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.157080                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12405995                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       150659                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      39702336                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6524071                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2245478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1799482                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18310369                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5744582                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1106475                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13948249                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       193805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1359275                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       636696                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1493579                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        53970                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         8098                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3517523                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1005674                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         8098                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       130045                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127885                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127885                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4935588     32.78%     32.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     32.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     32.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1411985      9.38%     42.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       178109      1.18%     43.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37536      0.25%     43.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1408760      9.36%     52.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     52.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     52.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5917580     39.31%     92.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1165144      7.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15054725                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       483301                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.032103                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          541      0.11%      0.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          636      0.13%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       142646     29.51%     29.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       257096     53.20%     82.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        82365     17.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     62295368                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.241667                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.705736                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     52631726     84.49%     84.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      6831720     10.97%     95.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1545705      2.48%     97.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       443724      0.71%     98.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       535983      0.86%     99.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       205091      0.33%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        84078      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        12160      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5181      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     62295368                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.192527                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18054918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15054725                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8021013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       333279                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7552301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3723806                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3723794                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       824666                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       269473                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6524071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1799482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78195249                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     45867463                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       141485                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8293311                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2657194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        68158                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37475581                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24938086                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16880432                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3944672                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1359275                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2830646                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9540424                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5036466                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                359025                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
