============================================================
  Generated by:           Encounter(R) RTL Compiler v07.20-p004_1
  Generated on:           Dec 06 2010  10:51:28 AM
  Module:                 emc_top
  Technology libraries:   D_CELLS_MOSLP_slow_1_62V_125C V 2.1.0
                          ROM4096X8_slow_1_62V_125C V 1.1.0 
                          SPRAM128X8_slow_1_62V_125C V 1.2.0 
  Operating conditions:   slow_1_62V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                  Instance                   Cells  Cell Area  Net Area   Wireload     
---------------------------------------------------------------------------------------
emc_top                                       6654     268456      9702        30k (S) 
  CORE_INSTANCE                               4709     226165      6581        30k (S) 
    mem_ctrl                                    87     140239        73        30k (S) 
    reg_ctrl                                  1286      36760      1397         5k (S) 
    fsm                                       2133      31802      3236         5k (S) 
    alu                                       1057      13611      1112         2k (S) 
      rem_338_53_Y_div_337_53                  431       4992       439         1k (S) 
      csa_tree_mul_309_43                      304       3977       261       0_5k (S) 
      final_adder_mul_309_43                    44        821        22       0_1k (S) 
    pcau                                       127       2701       101       0_5k (S) 
  TIMERS_INSTANCE                             1040      22216      1110         5k (S) 
    dut_timer2                                 681      14428       793         2k (S) 
      top_acg                                  602      12577       712         2k (S) 
        final_adder_sub_107_39_Y_sub_119_51     48       1599        24       0_5k (S) 
        inc_add_99_50                           45        621        22       0_1k (S) 
        inc_add_278_55                          45        621        22       0_1k (S) 
        dec_sub_139_62                          56        590        45       0_1k (S) 
      top_pdcf                                  50       1064        51       0_5k (S) 
      top_pdf                                   29        787        27       0_1k (S) 
    dut_timer1                                 177       3831       157       0_5k (S) 
      inc_add_140_57                            45        621        22       0_1k (S) 
      dec_sub_167_61                            56        590        45       0_1k (S) 
    dut_timer0                                 177       3831       157       0_5k (S) 
      inc_add_140_57                            45        621        22       0_1k (S) 
      dec_sub_167_61                            56        590        45       0_1k (S) 
  SERIAL_INSTANCE                              342       8946       405         1k (S) 
    serial_rx_block                            180       5085       205         1k (S) 
      serial_rx_input_shifter_reg               57       1857        67       0_5k (S) 
      serial_rx_control                         70       1706        68       0_5k (S) 
      serial_rx_detector                        51       1479        52       0_5k (S) 
    serial_tx_block                            155       3766       189       0_5k (S) 
      serial_tx_control                         97       2155       103       0_5k (S) 
      serial_tx_output_shifter_reg              57       1589        72       0_5k (S) 
    serial_outputs_logic_control                 5         71         2       0_1k (S) 
  INTERRUPT_INSTANCE                           212       4243       235       0_5k (S) 
  BAUD_RATE_INSTANCE                           146       3446       177       0_5k (S) 
  BUS_CONTROL_INSTANCE                          75       1218        61       0_5k (S) 
  PORTS_INSTANCE                                57        941        17       0_5k (S) 

 (S) = wireload was automatically selected
