Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 21:21:06 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 Delay1No5_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.025ns (29.454%)  route 2.455ns (70.546%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 6.614 - 4.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.167ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.967ns (routing 1.060ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21545, routed)       2.204     3.141    Delay1No5_instance/clk
    SLICE_X101Y262       FDCE                                         r  Delay1No5_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y262       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.220 r  Delay1No5_instance/Y_reg[0]/Q
                         net (fo=5, routed)           1.027     4.247    Delay1No4_instance/Y_reg[33]_0[0]
    SLICE_X105Y337       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.396 r  Delay1No4_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     4.405    Sum10_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X105Y337       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.595 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.621    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X105Y338       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.636 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.662    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X105Y339       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.714 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.299     5.013    Delay1No5_instance/CO[0]
    SLICE_X106Y342       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.068     5.081 f  Delay1No5_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.211     5.292    Delay1No4_instance/Y_reg[23]_0[0]
    SLICE_X107Y342       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.417 f  Delay1No4_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.096     5.513    Delay1No4_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X107Y342       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     5.550 r  Delay1No4_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.291     5.841    Delay1No5_instance/Y_reg[23]_0
    SLICE_X105Y339       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.940 r  Delay1No5_instance/shiftedFracY_d1[18]_i_2__0/O
                         net (fo=5, routed)           0.254     6.194    Delay1No5_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X112Y339       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     6.283 r  Delay1No5_instance/shiftedFracY_d1[6]_i_1__0/O
                         net (fo=2, routed)           0.144     6.427    Delay1No5_instance/level4__0[2]
    SLICE_X111Y341       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.549 r  Delay1No5_instance/shiftedFracY_d1[22]_i_1__0/O
                         net (fo=1, routed)           0.072     6.621    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY[11]
    SLICE_X111Y341       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21545, routed)       1.967     6.614    Sum10_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X111Y341       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.402     7.015    
                         clock uncertainty           -0.035     6.980    
    SLICE_X111Y341       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.005    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  0.384    




