<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ad9238_vga_test.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="video_pll_m0/dcm_sp_inst/CLKIN" logResource="video_pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="video_pll_m0/dcm_sp_inst/CLKIN" logResource="video_pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="adc_pll_m0/dcm_sp_inst/CLKIN" logResource="adc_pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="adc_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *         1.3 HIGH 50%;</twConstName><twItemCnt>3089</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>973</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.546</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/v_data_7 (SLICE_X14Y26.B2), 4 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.838</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>5.227</twTotPathDel><twClkSkew dest = "0.681" src = "0.711">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y18.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>wav_display_m0/q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>2.519</twRouteDel><twTotDel>5.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.939</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>5.126</twTotPathDel><twClkSkew dest = "0.681" src = "0.711">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y18.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>wav_display_m0/q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>2.418</twRouteDel><twTotDel>5.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.257</twSlack><twSrc BELType="FF">wav_display_m0/timing_gen_xy_m0/y_cnt_0</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>3.802</twTotPathDel><twClkSkew dest = "0.681" src = "0.717">0.036</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wav_display_m0/timing_gen_xy_m0/y_cnt_0</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>wav_display_m0/timing_gen_xy_m0/y_cnt&lt;3&gt;</twComp><twBEL>wav_display_m0/timing_gen_xy_m0/y_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>wav_display_m0/timing_gen_xy_m0/y_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>2.669</twRouteDel><twTotDel>3.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/v_data_4 (SLICE_X14Y26.A1), 4 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.849</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_4</twDest><twTotPathDel>5.216</twTotPathDel><twClkSkew dest = "0.681" src = "0.711">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y18.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>wav_display_m0/q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT191</twBEL><twBEL>wav_display_m0/v_data_4</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>5.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.950</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_4</twDest><twTotPathDel>5.115</twTotPathDel><twClkSkew dest = "0.681" src = "0.711">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y18.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>wav_display_m0/q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT191</twBEL><twBEL>wav_display_m0/v_data_4</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>5.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.268</twSlack><twSrc BELType="FF">wav_display_m0/timing_gen_xy_m0/y_cnt_0</twSrc><twDest BELType="FF">wav_display_m0/v_data_4</twDest><twTotPathDel>3.791</twTotPathDel><twClkSkew dest = "0.681" src = "0.717">0.036</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wav_display_m0/timing_gen_xy_m0/y_cnt_0</twSrc><twDest BELType='FF'>wav_display_m0/v_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>wav_display_m0/timing_gen_xy_m0/y_cnt&lt;3&gt;</twComp><twBEL>wav_display_m0/timing_gen_xy_m0/y_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>wav_display_m0/timing_gen_xy_m0/y_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>wav_display_m0/GND_11_o_GND_11_o_equal_16_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT191</twBEL><twBEL>wav_display_m0/v_data_4</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>2.658</twRouteDel><twTotDel>3.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/v_data_7 (SLICE_X14Y26.B4), 3 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.972</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>5.093</twTotPathDel><twClkSkew dest = "0.681" src = "0.711">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y18.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>wav_display_m0/q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N10</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>2.786</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>5.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.821</twSlack><twSrc BELType="FF">wav_display_m0/region_active</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "0.681" src = "0.741">0.060</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wav_display_m0/region_active</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>wav_display_m0/region_active</twComp><twBEL>wav_display_m0/region_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>wav_display_m0/region_active</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N10</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>1.116</twLogDel><twRouteDel>2.098</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.040</twSlack><twSrc BELType="FF">wav_display_m0/timing_gen_xy_m0/y_cnt_1</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>3.019</twTotPathDel><twClkSkew dest = "0.681" src = "0.717">0.036</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wav_display_m0/timing_gen_xy_m0/y_cnt_1</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>wav_display_m0/timing_gen_xy_m0/y_cnt&lt;3&gt;</twComp><twBEL>wav_display_m0/timing_gen_xy_m0/y_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>wav_display_m0/timing_gen_xy_m0/y_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N10</twComp><twBEL>wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>1.808</twRouteDel><twTotDel>3.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *
        1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5 (SLICE_X8Y26.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">grid_display_m0/v_data_7</twSrc><twDest BELType="FF">wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "0.098" src = "0.093">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>grid_display_m0/v_data_7</twSrc><twDest BELType='FF'>wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>grid_display_m0/v_data&lt;14&gt;</twComp><twBEL>grid_display_m0/v_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>grid_display_m0/v_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y26.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>wav_display_m0/timing_gen_xy_m0/i_data_d1&lt;3&gt;</twComp><twBEL>wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y18.ADDRBRDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">wav_display_m0/rdaddress_6</twSrc><twDest BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.363</twTotPathDel><twClkSkew dest = "0.070" src = "0.061">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wav_display_m0/rdaddress_6</twSrc><twDest BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>wav_display_m0/rdaddress&lt;7&gt;</twComp><twBEL>wav_display_m0/rdaddress_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y18.ADDRBRDADDR9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>wav_display_m0/rdaddress&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y18.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y14.ADDRBRDADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">wav_display_m1/rdaddress_3</twSrc><twDest BELType="RAM">wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.363</twTotPathDel><twClkSkew dest = "0.075" src = "0.072">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wav_display_m1/rdaddress_3</twSrc><twDest BELType='RAM'>wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>wav_display_m1/rdaddress&lt;3&gt;</twComp><twBEL>wav_display_m1/rdaddress_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y14.ADDRBRDADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>wav_display_m1/rdaddress&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y14.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *
        1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y14.CLKBRDCLK" clockNet="video_clk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y18.CLKBRDCLK" clockNet="video_clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="video_pll_m0/clkout1_buf/I0" logResource="video_pll_m0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="video_pll_m0/clkfx"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_adc_pll_m0_clkfx = PERIOD TIMEGRP &quot;adc_pll_m0_clkfx&quot; TS_sys_clk_pin * 1.3         HIGH 50%;</twConstName><twItemCnt>1588</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>314</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.398</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9238_sample_m1/state_FSM_FFd1 (SLICE_X11Y42.D4), 10 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.986</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType="FF">ad9238_sample_m1/state_FSM_FFd1</twDest><twTotPathDel>4.100</twTotPathDel><twClkSkew dest = "0.709" src = "0.718">0.009</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType='FF'>ad9238_sample_m1/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ad9238_sample_m1/state_FSM_FFd1</twComp><twBEL>ad9238_sample_m1/state_FSM_FFd1-In5</twBEL><twBEL>ad9238_sample_m1/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>2.684</twRouteDel><twTotDel>4.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.069</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_3</twSrc><twDest BELType="FF">ad9238_sample_m1/state_FSM_FFd1</twDest><twTotPathDel>4.017</twTotPathDel><twClkSkew dest = "0.709" src = "0.718">0.009</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_3</twSrc><twDest BELType='FF'>ad9238_sample_m1/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ad9238_sample_m1/state_FSM_FFd1</twComp><twBEL>ad9238_sample_m1/state_FSM_FFd1-In5</twBEL><twBEL>ad9238_sample_m1/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>4.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.160</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_4</twSrc><twDest BELType="FF">ad9238_sample_m1/state_FSM_FFd1</twDest><twTotPathDel>3.931</twTotPathDel><twClkSkew dest = "0.621" src = "0.625">0.004</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_4</twSrc><twDest BELType='FF'>ad9238_sample_m1/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ad9238_sample_m1/state_FSM_FFd1</twComp><twBEL>ad9238_sample_m1/state_FSM_FFd1-In5</twBEL><twBEL>ad9238_sample_m1/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>2.515</twRouteDel><twTotDel>3.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="95" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9238_sample_m1/sample_cnt_9 (SLICE_X16Y33.CIN), 95 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.219</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType="FF">ad9238_sample_m1/sample_cnt_9</twDest><twTotPathDel>3.847</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType='FF'>ad9238_sample_m1/sample_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_lut&lt;0&gt;</twBEL><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;9&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_xor&lt;9&gt;</twBEL><twBEL>ad9238_sample_m1/sample_cnt_9</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>1.934</twRouteDel><twTotDel>3.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.302</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_3</twSrc><twDest BELType="FF">ad9238_sample_m1/sample_cnt_9</twDest><twTotPathDel>3.764</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_3</twSrc><twDest BELType='FF'>ad9238_sample_m1/sample_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_lut&lt;0&gt;</twBEL><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;9&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_xor&lt;9&gt;</twBEL><twBEL>ad9238_sample_m1/sample_cnt_9</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>1.851</twRouteDel><twTotDel>3.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.319</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType="FF">ad9238_sample_m1/sample_cnt_9</twDest><twTotPathDel>3.747</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType='FF'>ad9238_sample_m1/sample_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_lut&lt;3&gt;</twBEL><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;9&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_xor&lt;9&gt;</twBEL><twBEL>ad9238_sample_m1/sample_cnt_9</twBEL></twPathDel><twLogDel>1.751</twLogDel><twRouteDel>1.996</twRouteDel><twTotDel>3.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="54" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9238_sample_m1/sample_cnt_7 (SLICE_X16Y32.CIN), 54 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.305</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType="FF">ad9238_sample_m1/sample_cnt_7</twDest><twTotPathDel>3.761</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType='FF'>ad9238_sample_m1/sample_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_lut&lt;0&gt;</twBEL><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twBEL><twBEL>ad9238_sample_m1/sample_cnt_7</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>1.931</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.388</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_3</twSrc><twDest BELType="FF">ad9238_sample_m1/sample_cnt_7</twDest><twTotPathDel>3.678</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_3</twSrc><twDest BELType='FF'>ad9238_sample_m1/sample_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_lut&lt;0&gt;</twBEL><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twBEL><twBEL>ad9238_sample_m1/sample_cnt_7</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>3.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.405</twSlack><twSrc BELType="FF">ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType="FF">ad9238_sample_m1/sample_cnt_7</twDest><twTotPathDel>3.661</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/sample_cnt_1</twSrc><twDest BELType='FF'>ad9238_sample_m1/sample_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X16Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;3&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_lut&lt;3&gt;</twBEL><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ad9238_sample_m1/sample_cnt&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/Mcount_sample_cnt_cy&lt;7&gt;</twBEL><twBEL>ad9238_sample_m1/sample_cnt_7</twBEL></twPathDel><twLogDel>1.668</twLogDel><twRouteDel>1.993</twRouteDel><twTotDel>3.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP &quot;adc_pll_m0_clkfx&quot; TS_sys_clk_pin * 1.3
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y14.WEAWEL0), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">ad9238_sample_m1/adc_buf_wr</twSrc><twDest BELType="RAM">wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew dest = "0.076" src = "0.074">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/adc_buf_wr</twSrc><twDest BELType='RAM'>wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X17Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp><twBEL>ad9238_sample_m1/adc_buf_wr</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y14.WEAWEL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>ad9238_sample_m1/adc_buf_wr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y14.CLKAWRCLK</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9238_sample_m1/adc_data_offset_6 (SLICE_X10Y53.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">ad9238_sample_m1/adc_data_reve_6</twSrc><twDest BELType="FF">ad9238_sample_m1/adc_data_offset_6</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/adc_data_reve_6</twSrc><twDest BELType='FF'>ad9238_sample_m1/adc_data_offset_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ad9238_sample_m1/adc_data_reve&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/adc_data_reve_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>ad9238_sample_m1/adc_data_reve&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ad9238_sample_m1/adc_data_reve&lt;7&gt;</twComp><twBEL>ad9238_sample_m1/adc_data_reve&lt;6&gt;_rt</twBEL><twBEL>ad9238_sample_m1/adc_data_offset_6</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9238_sample_m1/adc_data_offset_10 (SLICE_X10Y54.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">ad9238_sample_m1/adc_data_reve_10</twSrc><twDest BELType="FF">ad9238_sample_m1/adc_data_offset_10</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9238_sample_m1/adc_data_reve_10</twSrc><twDest BELType='FF'>ad9238_sample_m1/adc_data_offset_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ad9238_sample_m1/adc_data_reve&lt;11&gt;</twComp><twBEL>ad9238_sample_m1/adc_data_reve_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>ad9238_sample_m1/adc_data_reve&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ad9238_sample_m1/adc_data_reve&lt;11&gt;</twComp><twBEL>ad9238_sample_m1/adc_data_reve&lt;10&gt;_rt</twBEL><twBEL>ad9238_sample_m1/adc_data_offset_10</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ad9238_clk_ch1_OBUF</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP &quot;adc_pll_m0_clkfx&quot; TS_sys_clk_pin * 1.3
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y14.CLKAWRCLK" clockNet="ad9238_clk_ch1_OBUF"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y18.CLKAWRCLK" clockNet="ad9238_clk_ch1_OBUF"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="adc_pll_m0/clkout1_buf/I0" logResource="adc_pll_m0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="adc_pll_m0/clkfx"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="7.210" errors="0" errorRollup="0" items="0" itemsRollup="4677"/><twConstRollup name="TS_video_pll_m0_clkfx" fullName="TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *         1.3 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="5.546" actualRollup="N/A" errors="0" errorRollup="0" items="3089" itemsRollup="0"/><twConstRollup name="TS_adc_pll_m0_clkfx" fullName="TS_adc_pll_m0_clkfx = PERIOD TIMEGRP &quot;adc_pll_m0_clkfx&quot; TS_sys_clk_pin * 1.3         HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="4.398" actualRollup="N/A" errors="0" errorRollup="0" items="1588" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>5.546</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>4677</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1243</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>8.000</twMinPer><twFootnote number="1" /><twMaxFreq>125.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 17 13:55:25 2020 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 218 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
