// Seed: 254601069
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_18 = 0;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  ;
  wire id_12;
  parameter id_13 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd31,
    parameter id_15 = 32'd82,
    parameter id_19 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  inout wire _id_19;
  output wire id_18;
  output logic [7:0] id_17;
  output wire id_16;
  input wire _id_15;
  inout wire id_14;
  input wire _id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input tri id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  final $signed(1);
  ;
  wire id_22;
  wire id_23 = id_22;
  assign id_5 = id_23;
  always @(posedge -1) assign id_18 = 1;
  assign id_18 = id_14 == id_7;
  wire id_24;
  ;
  wire [id_13  ==  -1 : (  id_19  )] id_25;
  module_0 modCall_1 (
      id_23,
      id_11,
      id_23,
      id_22,
      id_9,
      id_22,
      id_25,
      id_14,
      id_21,
      id_12
  );
endmodule
