#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555d1cef6550 .scope module, "fifo_tb" "fifo_tb" 2 2;
 .timescale -9 -9;
P_0x555d1cedac40 .param/l "height" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x555d1cedac80 .param/l "width" 0 2 3, +C4<00000000000000000000000000000100>;
v0x555d1cf16a10_0 .var "clk", 0 0;
v0x555d1cf16ad0_0 .var "data_in", 3 0;
v0x555d1cf16ba0_0 .net "data_out", 3 0, v0x555d1cf15dc0_0;  1 drivers
v0x555d1cf16ca0_0 .net "empty", 0 0, L_0x555d1cef6990;  1 drivers
v0x555d1cf16d70_0 .net "full", 0 0, L_0x555d1cee87d0;  1 drivers
v0x555d1cf16e10_0 .var/i "i", 31 0;
v0x555d1cf16eb0_0 .var "read", 0 0;
v0x555d1cf16f80_0 .var "rst", 0 0;
v0x555d1cf17050_0 .var "write", 0 0;
S_0x555d1ceb3030 .scope module, "fifo_i" "fifo" 2 16, 3 1 0, S_0x555d1cef6550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "data_out"
    .port_info 1 /OUTPUT 1 "full"
    .port_info 2 /OUTPUT 1 "empty"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /INPUT 4 "data_in"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "read"
P_0x555d1ceb31b0 .param/l "height" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x555d1ceb31f0 .param/l "ptr_width" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x555d1ceb3230 .param/l "width" 0 3 11, +C4<00000000000000000000000000000100>;
L_0x555d1cef6aa0 .functor NOT 1, v0x555d1cf16150_0, C4<0>, C4<0>, C4<0>;
L_0x555d1cef6990 .functor AND 1, v0x555d1cf16090_0, L_0x555d1cef6aa0, C4<1>, C4<1>;
L_0x555d1cee86c0 .functor NOT 1, v0x555d1cf16390_0, C4<0>, C4<0>, C4<0>;
L_0x555d1cee87d0 .functor AND 1, v0x555d1cf162d0_0, L_0x555d1cee86c0, C4<1>, C4<1>;
v0x555d1cedef70_0 .net *"_s0", 0 0, L_0x555d1cef6aa0;  1 drivers
v0x555d1cf15b30_0 .net *"_s4", 0 0, L_0x555d1cee86c0;  1 drivers
v0x555d1cf15c10_0 .net "clk", 0 0, v0x555d1cf16a10_0;  1 drivers
v0x555d1cf15ce0_0 .net "data_in", 3 0, v0x555d1cf16ad0_0;  1 drivers
v0x555d1cf15dc0_0 .var "data_out", 3 0;
v0x555d1cf15ef0_0 .var "diff", 2 0;
v0x555d1cf15fd0_0 .net "empty", 0 0, L_0x555d1cef6990;  alias, 1 drivers
v0x555d1cf16090_0 .var "empty_r", 0 0;
v0x555d1cf16150_0 .var "empty_r_r", 0 0;
v0x555d1cf16210_0 .net "full", 0 0, L_0x555d1cee87d0;  alias, 1 drivers
v0x555d1cf162d0_0 .var "full_r", 0 0;
v0x555d1cf16390_0 .var "full_r_r", 0 0;
v0x555d1cf16450 .array "memory", 0 7, 3 0;
v0x555d1cf16510_0 .net "read", 0 0, v0x555d1cf16eb0_0;  1 drivers
v0x555d1cf165d0_0 .var "read_ptr", 7 0;
v0x555d1cf166b0_0 .net "rst", 0 0, v0x555d1cf16f80_0;  1 drivers
v0x555d1cf16770_0 .net "write", 0 0, v0x555d1cf17050_0;  1 drivers
v0x555d1cf16830_0 .var "write_ptr", 7 0;
E_0x555d1ceea610 .event posedge, v0x555d1cf15c10_0;
E_0x555d1cee95a0 .event posedge, v0x555d1cf166b0_0, v0x555d1cf15c10_0;
    .scope S_0x555d1ceb3030;
T_0 ;
    %wait E_0x555d1cee95a0;
    %load/vec4 v0x555d1cf166b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d1cf16830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555d1cf15dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d1cf165d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf16090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf162d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555d1cf16770_0;
    %load/vec4 v0x555d1cf16210_0;
    %nor/r;
    %and;
    %load/vec4 v0x555d1cf16510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555d1cf15ce0_0;
    %ix/getv 3, v0x555d1cf16830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d1cf16450, 0, 4;
    %load/vec4 v0x555d1cf16830_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d1cf16830_0, 0;
    %load/vec4 v0x555d1cf15ef0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf162d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x555d1cf15ef0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf162d0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x555d1cf16770_0;
    %nor/r;
    %load/vec4 v0x555d1cf15fd0_0;
    %nor/r;
    %and;
    %load/vec4 v0x555d1cf16510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %ix/getv 4, v0x555d1cf165d0_0;
    %load/vec4a v0x555d1cf16450, 4;
    %assign/vec4 v0x555d1cf15dc0_0, 0;
    %load/vec4 v0x555d1cf165d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d1cf165d0_0, 0;
    %load/vec4 v0x555d1cf15ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf16090_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x555d1cf15ef0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf16090_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x555d1cf16770_0;
    %load/vec4 v0x555d1cf16510_0;
    %and;
    %load/vec4 v0x555d1cf15fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x555d1cf15ce0_0;
    %ix/getv 3, v0x555d1cf16830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d1cf16450, 0, 4;
    %load/vec4 v0x555d1cf16830_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d1cf16830_0, 0;
    %load/vec4 v0x555d1cf15ef0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf162d0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x555d1cf15ef0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf162d0_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x555d1cf16770_0;
    %load/vec4 v0x555d1cf16510_0;
    %and;
    %load/vec4 v0x555d1cf16210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %ix/getv 4, v0x555d1cf165d0_0;
    %load/vec4a v0x555d1cf16450, 4;
    %assign/vec4 v0x555d1cf15dc0_0, 0;
    %load/vec4 v0x555d1cf165d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d1cf165d0_0, 0;
    %load/vec4 v0x555d1cf15ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf16090_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x555d1cf15ef0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf16090_0, 0;
T_0.17 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x555d1cf16770_0;
    %load/vec4 v0x555d1cf16510_0;
    %and;
    %load/vec4 v0x555d1cf16210_0;
    %nor/r;
    %and;
    %load/vec4 v0x555d1cf15fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %ix/getv 4, v0x555d1cf165d0_0;
    %load/vec4a v0x555d1cf16450, 4;
    %assign/vec4 v0x555d1cf15dc0_0, 0;
    %load/vec4 v0x555d1cf15ce0_0;
    %ix/getv 3, v0x555d1cf16830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d1cf16450, 0, 4;
    %load/vec4 v0x555d1cf165d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d1cf165d0_0, 0;
    %load/vec4 v0x555d1cf15ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf16090_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x555d1cf15ef0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf16090_0, 0;
T_0.21 ;
    %load/vec4 v0x555d1cf16830_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555d1cf16830_0, 0;
    %load/vec4 v0x555d1cf15ef0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf162d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x555d1cf15ef0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d1cf15ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf162d0_0, 0;
T_0.23 ;
T_0.18 ;
T_0.15 ;
T_0.11 ;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555d1ceb3030;
T_1 ;
    %wait E_0x555d1ceea610;
    %load/vec4 v0x555d1cf166b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d1cf16390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d1cf16150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555d1cf162d0_0;
    %assign/vec4 v0x555d1cf16390_0, 0;
    %load/vec4 v0x555d1cf16090_0;
    %assign/vec4 v0x555d1cf16150_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555d1cef6550;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf16a10_0, 0, 1;
T_2.0 ;
    %delay 3, 0;
    %load/vec4 v0x555d1cf16a10_0;
    %inv;
    %store/vec4 v0x555d1cf16a10_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x555d1cef6550;
T_3 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf16f80_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf16f80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555d1cef6550;
T_4 ;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf17050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555d1cf16ad0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d1cf16e10_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x555d1cf16e10_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x555d1ceea610;
    %load/vec4 v0x555d1cf16e10_0;
    %pad/s 4;
    %store/vec4 v0x555d1cf16ad0_0, 0, 4;
    %load/vec4 v0x555d1cf16e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555d1cf16e10_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf17050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf16eb0_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf16eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf17050_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf16f80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf16f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf17050_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555d1cf16ad0_0, 0, 4;
    %delay 1, 0;
    %load/vec4 v0x555d1cf16ad0_0;
    %inv;
    %store/vec4 v0x555d1cf16ad0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf17050_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf17050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf16eb0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d1cf16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d1cf17050_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555d1cef6550;
T_5 ;
    %vpi_call 2 55 "$dumpfile", "fifo_tb.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo.v";
