# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:20:21 on Jan 18,2025
# vlog -reportprogress 300 -sv -mfcu "+initmem+0" ../rtl/SPI_core.sv ../rtl/button_handler.sv ../rtl/data_former.sv ../rtl/transmitter.sv ./src/button_handler_tb.sv ./src/data_former_tb.sv ./src/top_tb.sv ./src/transmitter_tb.sv 
# -- Compiling module SPI_core
# -- Compiling module button_handler
# -- Compiling module data_former
# -- Compiling module transmitter
# -- Compiling module button_handler_tb
# -- Compiling module data_former_tb
# -- Compiling module top_tb
# -- Compiling module transmitter_tb
# 
# Top level modules:
# 	button_handler_tb
# 	data_former_tb
# 	top_tb
# 	transmitter_tb
# End time: 20:20:21 on Jan 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.top_tb 
# Start time: 20:20:21 on Jan 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./src/top_tb.sv(20): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 11, found 8.
# ** Warning: ./src/top_tb.sv(20): (vopt-2718) [TFMPC] - Missing connection for port 'SCK_LN'.
# ** Warning: ./src/top_tb.sv(20): (vopt-2718) [TFMPC] - Missing connection for port 'SCK_HN'.
# ** Warning: ./src/top_tb.sv(20): (vopt-2718) [TFMPC] - Missing connection for port 'SCK_LP'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.SPI_core(fast)
# Loading work.button_handler(fast)
# Loading work.data_former(fast)
# Loading work.transmitter(fast)
add wave -position insertpoint  \
sim:/top_tb/a_rst \
sim:/top_tb/button_0 \
sim:/top_tb/button_1 \
sim:/top_tb/clk_100 \
sim:/top_tb/CS \
sim:/top_tb/MOSI \
sim:/top_tb/P_CLK_DIV \
sim:/top_tb/P_CS_POLAR \
sim:/top_tb/P_DATA_WIDTH \
sim:/top_tb/s_rst \
sim:/top_tb/SCK_HP
run -all
# ** Note: $finish    : ./src/top_tb.sv(53)
#    Time: 285 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at ./src/top_tb.sv line 53
do run.do
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:21:03 on Jan 18,2025
# vlog -reportprogress 300 -sv -mfcu "+initmem+0" ../rtl/SPI_core.sv ../rtl/button_handler.sv ../rtl/data_former.sv ../rtl/transmitter.sv ./src/button_handler_tb.sv ./src/data_former_tb.sv ./src/top_tb.sv ./src/transmitter_tb.sv 
# -- Compiling module SPI_core
# -- Compiling module button_handler
# -- Compiling module data_former
# -- Compiling module transmitter
# -- Compiling module button_handler_tb
# -- Compiling module data_former_tb
# -- Compiling module top_tb
# -- Compiling module transmitter_tb
# 
# Top level modules:
# 	button_handler_tb
# 	data_former_tb
# 	top_tb
# 	transmitter_tb
# End time: 20:21:03 on Jan 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Warning: Invalid arguments '-all' to restart ignored.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.top_tb(fast)
# Loading work.SPI_core(fast)
# Loading work.button_handler(fast)
# Loading work.data_former(fast)
# Loading work.transmitter(fast)
# End time: 20:21:11 on Jan 18,2025, Elapsed time: 0:00:50
# Errors: 0, Warnings: 4
