<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1879226.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1879226.v</a>
defines: 
time_elapsed: 0.010s
ram usage: 9540 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpawdkpq8u/run.sh
+ cat /tmpfs/tmp/tmpawdkpq8u/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests  <a href="../../../../third_party/tests/ivtest/ivltests/pr1879226.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1879226.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpawdkpq8u/scr.ys

-- Executing script file `/tmpfs/tmp/tmpawdkpq8u/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/ivtest/ivltests/pr1879226.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1879226.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/ivtest/ivltests/pr1879226.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1879226.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\test&#39;.
FAILED assigning logical left shift
FAILED assigning logical right shift
FAILED assigning arithmetic left shift
FAILED assigning arithmetic right shift (0)
FAILED assigning arithmetic right shift (1)
PASSED
Successfully finished Verilog frontend.

</pre>
</body>