#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Sep 17 00:52:24 2017
# Process ID: 6648
# Current directory: C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log CarryLookAheadAdder_16bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CarryLookAheadAdder_16bit.tcl
# Log file: C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.runs/synth_1/CarryLookAheadAdder_16bit.vds
# Journal file: C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CarryLookAheadAdder_16bit.tcl -notrace
Command: synth_design -top CarryLookAheadAdder_16bit -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12168 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 322.965 ; gain = 112.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CarryLookAheadAdder_16bit' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'CarryLookAheadAdder4bit' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:53]
INFO: [Synth 8-638] synthesizing module 'PGenerator' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:41]
INFO: [Synth 8-256] done synthesizing module 'PGenerator' (1#1) [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:41]
INFO: [Synth 8-638] synthesizing module 'PartialAdder' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:33]
INFO: [Synth 8-256] done synthesizing module 'PartialAdder' (2#1) [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:33]
WARNING: [Synth 8-689] width (4) of port connection 'C' does not match port width (1) of module 'PartialAdder' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:72]
INFO: [Synth 8-256] done synthesizing module 'CarryLookAheadAdder4bit' (3#1) [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'C0' does not match port width (4) of module 'CarryLookAheadAdder4bit' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:28]
WARNING: [Synth 8-689] width (1) of port connection 'C0' does not match port width (4) of module 'CarryLookAheadAdder4bit' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:29]
WARNING: [Synth 8-689] width (1) of port connection 'C0' does not match port width (4) of module 'CarryLookAheadAdder4bit' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'C0' does not match port width (4) of module 'CarryLookAheadAdder4bit' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:31]
WARNING: [Synth 8-689] width (16) of port connection 'Cout' does not match port width (1) of module 'CarryLookAheadAdder4bit' [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:31]
INFO: [Synth 8-256] done synthesizing module 'CarryLookAheadAdder_16bit' (4#1) [C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.srcs/sources_1/new/16_bit_CarryLookAheadAdder.v:23]
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[15] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[14] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[13] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[12] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[11] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[10] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[9] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[8] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[7] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[6] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[5] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[4] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[3] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[2] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[1] driven by constant 0
WARNING: [Synth 8-3331] design CarryLookAheadAdder4bit has unconnected port C0[3]
WARNING: [Synth 8-3331] design CarryLookAheadAdder4bit has unconnected port C0[2]
WARNING: [Synth 8-3331] design CarryLookAheadAdder4bit has unconnected port C0[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 360.254 ; gain = 149.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 360.254 ; gain = 149.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 360.254 ; gain = 149.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 362.875 ; gain = 152.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[15] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[14] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[13] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[12] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[11] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[10] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[9] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[8] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[7] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[6] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[5] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[4] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[3] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[2] driven by constant 0
WARNING: [Synth 8-3917] design CarryLookAheadAdder_16bit has port Cout[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |     7|
|3     |LUT4 |     6|
|4     |LUT5 |    17|
|5     |LUT6 |     4|
|6     |IBUF |    33|
|7     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   103|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 505.758 ; gain = 257.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 505.758 ; gain = 295.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 568.469 ; gain = 329.160
INFO: [Common 17-1381] The checkpoint 'C:/vlsi/code_samples/16_bit_CarryLookAheadAdder/project_1/project_1.runs/synth_1/CarryLookAheadAdder_16bit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 568.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 00:53:07 2017...
