ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x8 (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x16d0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xec8
load:0x403cb700,len:0x3160
entry 0x403c8950
[0;32mI (27) boot: ESP-IDF v5.4.2 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jul 31 2025 11:44:49[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (27) boot: chip revision: v0.2[0m
[0;32mI (30) boot: efuse block revision: v1.3[0m
[0;32mI (33) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (38) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (42) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (45) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (49) boot: Enabling RNG early entropy source...[0m
[0;32mI (54) boot: Partition Table:[0m
[0;32mI (56) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (63) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (69) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (76) boot:  2 factory          factory app      00 00 00010000 00160000[0m
[0;32mI (82) boot: End of partition table[0m
[0;32mI (85) esp_image: segment 0: paddr=00010020 vaddr=3c050020 size=6f390h (455568) map[0m
[0;32mI (160) esp_image: segment 1: paddr=0007f3b8 vaddr=3fca2f00 size=00c60h (  3168) load[0m
[0;32mI (161) esp_image: segment 2: paddr=00080020 vaddr=42000020 size=4a6c0h (304832) map[0m
[0;32mI (209) esp_image: segment 3: paddr=000ca6e8 vaddr=3fca3b60 size=027cch ( 10188) load[0m
[0;32mI (212) esp_image: segment 4: paddr=000ccebc vaddr=40374000 size=1ee68h (126568) load[0m
[0;32mI (237) esp_image: segment 5: paddr=000ebd2c vaddr=600fe000 size=0001ch (    28) load[0m
[0;32mI (249) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (249) boot: Disabling RNG early entropy source...[0m
[0;32mI (259) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (259) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (259) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (264) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (269) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (275) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (280) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (286) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (291) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (297) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (303) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (309) MSPI Timing: PSRAM timing tuning index: 5[0m
[0;32mI (313) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (318) esp_psram: Speed: 80MHz[0m
[0;32mI (348) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (369) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (369) cpu_start: Multicore app[0m
[0;32mI (628) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (636) cpu_start: Pro cpu start user code[0m
[0;32mI (636) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (637) app_init: Application information:[0m
[0;32mI (639) app_init: Project name:     display_lvgl_demos[0m
[0;32mI (645) app_init: App version:      1[0m
[0;32mI (650) app_init: Compile time:     Jul 31 2025 11:49:02[0m
[0;32mI (656) app_init: ELF file SHA256:  488421596...[0m
[0;32mI (661) app_init: ESP-IDF:          v5.4.2[0m
[0;32mI (666) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (670) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (675) efuse_init: Chip rev:         v0.2[0m
[0;32mI (680) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (687) heap_init: At 3FCA6F50 len 000427C0 (265 KiB): RAM[0m
[0;32mI (693) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (700) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (706) heap_init: At 600FE01C len 00001FCC (7 KiB): RTCRAM[0m
[0;32mI (712) esp_psram: Adding pool of 7424K of PSRAM memory to heap allocator[0m
[0;32mI (719) esp_psram: Adding pool of 3K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (732) spi_flash: detected chip: gd[0m
[0;32mI (736) spi_flash: flash io: qio[0m
[0;33mW (740) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (753) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (760) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (768) main_task: Started on CPU0[0m
[0;32mI (772) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (781) main_task: Calling app_main()[0m
[0;32mI (785) gpio: GPIO[4]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (794) gpio: GPIO[8]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (803) gpio: GPIO[16]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (813) app_main: Encoder initialized[0m
[0;32mI (817) LVGL: Starting LVGL task[0m
[0;32mI (821) bsp_sub_board: Initialize I80 panel (NEW LCD)[0m
[0;32mI (827) bsp_sub_board: st7701_reg_init[0m
[0;32mI (831) gpio: GPIO[15]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (840) gpio: GPIO[7]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (850) gpio: GPIO[6]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (859) st7701: st7701 register init[0m
[0;32mI (1064) bsp_sub_board: Initialize Intel 8080 bus[0m
[0;32mI (1064) gpio: GPIO[10]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1067) bsp_sub_board: GPIO_LCD4_PIN_NUM_RD=1 always...[0m
[0;32mI (1073) bsp_sub_board: Install SSD1963 panel driver[0m
[0;32mI (1079) ssd1963: LCD panel create success[0m
[0;33mW (1369) ssd1963: The 36h command has been used and will be overwritten by external initialization sequence[0m
[0;33mW (1369) ssd1963: The F0h command has been used and will be overwritten by external initialization sequence[0m
[0;32mI (1394) LVGL PORT: Register io panel event callback for LVGL flush ready notification[0m
[0;33mW (1468) S3-LCD-BOARD: This board doesn't support to change brightness of LCD[0m
[0;32mI (1468) app_main: ++Display LVGL demo[0m
[0;32mI (1472) main: line1_x1=28, line1_x2=209[0m
[0;32mI (1480) Main_Menu_main: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è –≥–ª–∞–≤–Ω–æ–≥–æ –º–µ–Ω—é[0m
[0;32mI (1511) Main_Menu_main: –ì–ª–∞–≤–Ω–æ–µ –º–µ–Ω—é —É—Å–ø–µ—à–Ω–æ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–æ[0m
[0;32mI (1728) app_main: Encoder driver initialized[0m
[0;32mI (14200) app_main: Encoder (1): RIGHT rotation[0m
[0;32mI (14960) app_main: Encoder (2): RIGHT rotation[0m
[0;32mI (15780) app_main: Encoder (3): RIGHT rotation[0m
[0;32mI (16590) app_main: Encoder (4): RIGHT rotation[0m
[0;32mI (17300) app_main: Encoder (5): RIGHT rotation[0m
[0;32mI (17300) ARC_MENU: –°–ø–∏—Å–æ–∫ —Å–¥–≤–∏–Ω—É—Ç –≤–Ω–∏–∑: –Ω–æ–≤—ã–π idx 3[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x4204640c  PS      : 0x00060a30  A0      : 0x82011098  A1      : 0x3fcb52a0  
A2      : 0x00000006  A3      : 0xffffffff  A4      : 0x00000060  A5      : 0x000000ff  
A6      : 0x3fcb90d8  A7      : 0x00000000  A8      : 0x00000000  A9      : 0x3fcb90d8  
A10     : 0x0000ffbf  A11     : 0x00000040  A12     : 0x3fcb90d8  A13     : 0x00000000  
A14     : 0x00000000  A15     : 0x01000000  SAR     : 0x00000008  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000004  LBEG    : 0x400570e8  LEND    : 0x400570f3  LCOUNT  : 0x00000000  


Backtrace: 0x42046409:0x3fcb52a0 0x42011095:0x3fcb52d0 0x42011a3d:0x3fcb52f0 0x42012d1b:0x3fcb5320 0x42012b21:0x3fcb5420 0x42012d39:0x3fcb5560 0x420130c4:0x3fcb5660 0x42013230:0x3fcb5690 0x42013a75:0x3fcb56c0 0x4201c76e:0x3fcb5750 0x4201c8d1:0x3fcb5780 0x4200c111:0x3fcb57a0




ELF file SHA256: 488421596

Rebooting...
ÔøΩÔøΩÔøΩESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x40375f38
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x16d0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xec8
load:0x403cb700,len:0x3160
entry 0x403c8950
[0;32mI (31) boot: ESP-IDF v5.4.2 2nd stage bootloader[0m
[0;32mI (31) boot: compile time Jul 31 2025 11:44:49[0m
[0;32mI (31) boot: Multicore bootloader[0m
[0;32mI (31) boot: chip revision: v0.2[0m
[0;32mI (34) boot: efuse block revision: v1.3[0m
[0;32mI (38) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (42) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (46) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (50) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (54) boot: Enabling RNG early entropy source...[0m
[0;32mI (58) boot: Partition Table:[0m
[0;32mI (61) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (67) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (73) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (80) boot:  2 factory          factory app      00 00 00010000 00160000[0m
[0;32mI (87) boot: End of partition table[0m
[0;32mI (90) esp_image: segment 0: paddr=00010020 vaddr=3c050020 size=6f390h (455568) map[0m
[0;32mI (165) esp_image: segment 1: paddr=0007f3b8 vaddr=3fca2f00 size=00c60h (  3168) load[0m
[0;32mI (166) esp_image: segment 2: paddr=00080020 vaddr=42000020 size=4a6c0h (304832) map[0m
[0;32mI (214) esp_image: segment 3: paddr=000ca6e8 vaddr=3fca3b60 size=027cch ( 10188) load[0m
[0;32mI (216) esp_image: segment 4: paddr=000ccebc vaddr=40374000 size=1ee68h (126568) load[0m
[0;32mI (242) esp_image: segment 5: paddr=000ebd2c vaddr=600fe000 size=0001ch (    28) load[0m
[0;32mI (253) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (253) boot: Disabling RNG early entropy source...[0m
[0;32mI (263) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (263) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (264) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (268) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (274) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (279) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (284) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (290) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (296) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (301) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (307) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (313) MSPI Timing: PSRAM timing tuning index: 5[0m
[0;32mI (318) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (323) esp_psram: Speed: 80MHz[0m
[0;32mI (352) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (373) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (374) cpu_start: Multicore app[0m
[0;32mI (632) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (641) cpu_start: Pro cpu start user code[0m
[0;32mI (641) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (641) app_init: Application information:[0m
[0;32mI (644) app_init: Project name:     display_lvgl_demos[0m
[0;32mI (650) app_init: App version:      1[0m
[0;32mI (654) app_init: Compile time:     Jul 31 2025 11:49:02[0m
[0;32mI (660) app_init: ELF file SHA256:  488421596...[0m
[0;32mI (665) app_init: ESP-IDF:          v5.4.2[0m
[0;32mI (670) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (675) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (680) efuse_init: Chip rev:         v0.2[0m
[0;32mI (685) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (692) heap_init: At 3FCA6F50 len 000427C0 (265 KiB): RAM[0m
[0;32mI (698) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (704) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (710) heap_init: At 600FE01C len 00001FCC (7 KiB): RTCRAM[0m
[0;32mI (716) esp_psram: Adding pool of 7424K of PSRAM memory to heap allocator[0m
[0;32mI (724) esp_psram: Adding pool of 3K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (736) spi_flash: detected chip: gd[0m
[0;32mI (740) spi_flash: flash io: qio[0m
[0;33mW (744) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (757) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (764) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (772) main_task: Started on CPU0[0m
[0;32mI (776) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (785) main_task: Calling app_main()[0m
[0;32mI (789) gpio: GPIO[4]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (798) gpio: GPIO[8]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (807) gpio: GPIO[16]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (817) app_main: Encoder initialized[0m
[0;32mI (821) LVGL: Starting LVGL task[0m
[0;32mI (825) bsp_sub_board: Initialize I80 panel (NEW LCD)[0m
[0;32mI (831) bsp_sub_board: st7701_reg_init[0m
[0;32mI (835) gpio: GPIO[15]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (844) gpio: GPIO[7]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (854) gpio: GPIO[6]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (863) st7701: st7701 register init[0m
[0;32mI (1068) bsp_sub_board: Initialize Intel 8080 bus[0m
[0;32mI (1068) gpio: GPIO[10]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1071) bsp_sub_board: GPIO_LCD4_PIN_NUM_RD=1 always...[0m
[0;32mI (1077) bsp_sub_board: Install SSD1963 panel driver[0m
[0;32mI (1083) ssd1963: LCD panel create success[0m
[0;33mW (1373) ssd1963: The 36h command has been used and will be overwritten by external initialization sequence[0m
[0;33mW (1373) ssd1963: The F0h command has been used and will be overwritten by external initialization sequence[0m
[0;32mI (1398) LVGL PORT: Register io panel event callback for LVGL flush ready notification[0m
[0;33mW (1472) S3-LCD-BOARD: This board doesn't support to change brightness of LCD[0m
[0;32mI (1472) app_main: ++Display LVGL demo[0m
[0;32mI (1476) main: line1_x1=28, line1_x2=209[0m
[0;32mI (1484) Main_Menu_main: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è –≥–ª–∞–≤–Ω–æ–≥–æ –º–µ–Ω—é[0m
[0;32mI (1515) Main_Menu_main: –ì–ª–∞–≤–Ω–æ–µ –º–µ–Ω—é —É—Å–ø–µ—à–Ω–æ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–æ[0m
[0;32mI (1732) app_main: Encoder driver initialized[0m
[0;32mI (2494) app_main: Encoder (1): RIGHT rotation[0m
[0;32mI (3154) app_main: Encoder (2): RIGHT rotation[0m
[0;32mI (3774) app_main: Encoder (3): RIGHT rotation[0m
[0;32mI (4334) app_main: Encoder (4): RIGHT rotation[0m
[0;32mI (4835) app_main: Encoder (5): RIGHT rotation[0m
[0;32mI (4836) ARC_MENU: –°–ø–∏—Å–æ–∫ —Å–¥–≤–∏–Ω—É—Ç –≤–Ω–∏–∑: –Ω–æ–≤—ã–π idx 3[0m
[0;32mI (5634) app_main: Encoder (6): RIGHT rotation[0m
[0;32mI (6354) app_main: Encoder (7): LEFT rotation[0m
[0;32mI (6509) app_main: Encoder (8): LEFT rotation[0m
[0;32mI (7144) app_main: Encoder (9): LEFT rotation[0m
[0;32mI (7784) app_main: Encoder (10): LEFT rotation[0m
[0;32mI (7994) app_main: Encoder (11): LEFT rotation[0m
[0;32mI (8379) app_main: Encoder (12): LEFT rotation[0m
[0;32mI (9044) app_main: Encoder (13): LEFT rotation[0m
[0;32mI (9198) app_main: Encoder (14): LEFT rotation[0m
[0;32mI (10414) app_main: Encoder (15): RIGHT rotation[0m
[0;32mI (11024) app_main: Encoder (16): RIGHT rotation[0m
[0;32mI (11534) app_main: Encoder (17): RIGHT rotation[0m
[0;32mI (12434) app_main: Encoder (18): RIGHT rotation[0m
[0;32mI (12610) app_main: Encoder (19): RIGHT rotation[0m
[0;32mI (12610) ARC_MENU: –°–ø–∏—Å–æ–∫ —Å–¥–≤–∏–Ω—É—Ç –≤–Ω–∏–∑: –Ω–æ–≤—ã–π idx 3[0m
[0;32mI (12616) app_main: Encoder (20): RIGHT rotation[0m
[0;32mI (13013) app_main: Encoder (21): RIGHT rotation[0m
[0;32mI (13514) app_main: Encoder (22): RIGHT rotation[0m
[0;32mI (13686) app_main: Encoder (23): RIGHT rotation[0m
[0;32mI (13851) app_main: Encoder (24): RIGHT rotation[0m
[0;32mI (14014) app_main: Encoder (25): LEFT rotation[0m
[0;32mI (14200) app_main: Encoder (26): LEFT rotation[0m
[0;32mI (14201) app_main: Encoder (27): LEFT rotation[0m
[0;32mI (14520) app_main: Encoder (28): LEFT rotation[0m
[0;32mI (14691) app_main: Encoder (29): LEFT rotation[0m
[0;32mI (14855) app_main: Encoder (30): LEFT rotation[0m
[0;32mI (14858) app_main: Encoder (31): LEFT rotation[0m
[0;32mI (14858) app_main: Encoder (32): LEFT rotation[0m
[0;32mI (15248) app_main: Encoder (33): LEFT rotation[0m
[0;32mI (15639) app_main: Encoder (34): LEFT rotation[0m
[0;32mI (15641) app_main: Encoder (35): LEFT rotation[0m
[0;32mI (15641) app_main: Encoder (36): LEFT rotation[0m
[0;32mI (15804) app_main: Encoder (37): LEFT rotation[0m
[0;32mI (15968) app_main: Encoder (38): LEFT rotation[0m
[0;32mI (15969) app_main: Encoder (39): LEFT rotation[0m
[0;32mI (16474) app_main: Encoder (40): RIGHT rotation[0m
[0;32mI (16636) app_main: Encoder (41): RIGHT rotation[0m
[0;32mI (16828) app_main: Encoder (42): RIGHT rotation[0m
[0;32mI (16829) app_main: Encoder (43): RIGHT rotation[0m
[0;32mI (17013) app_main: Encoder (44): RIGHT rotation[0m
[0;32mI (17202) app_main: Encoder (45): RIGHT rotation[0m
[0;32mI (17202) ARC_MENU: –°–ø–∏—Å–æ–∫ —Å–¥–≤–∏–Ω—É—Ç –≤–Ω–∏–∑: –Ω–æ–≤—ã–π idx 3[0m
[0;32mI (17206) app_main: Encoder (46): RIGHT rotation[0m
[0;32mI (18149) app_main: Encoder (47): RIGHT rotation[0m
[0;32mI (18298) app_main: Encoder (48): RIGHT rotation[0m
[0;32mI (18301) app_main: Encoder (49): RIGHT rotation[0m
[0;32mI (18301) app_main: Encoder (50): RIGHT rotation[0m
[0;32mI (18303) app_main: Encoder (51): RIGHT rotation[0m
[0;32mI (18308) app_main: Encoder (52): RIGHT rotation[0m
[0;32mI (18313) app_main: Encoder (53): RIGHT rotation[0m
[0;32mI (18319) app_main: Encoder (54): RIGHT rotation[0m
[0;32mI (18559) app_main: Encoder (55): RIGHT rotation[0m
[0;32mI (18644) app_main: Encoder (56): RIGHT rotation[0m
[0;32mI (18815) app_main: Encoder (57): RIGHT rotation[0m
[0;32mI (18818) app_main: Encoder (58): RIGHT rotation[0m
[0;32mI (18824) app_main: Encoder (59): RIGHT rotation[0m
[0;32mI (19074) app_main: Encoder (60): LEFT rotation[0m
[0;32mI (19454) app_main: Encoder (61): LEFT rotation[0m
[0;32mI (20064) app_main: Encoder (62): LEFT rotation[0m
[0;32mI (20219) app_main: Encoder (63): LEFT rotation[0m
[0;32mI (20382) app_main: Encoder (64): LEFT rotation[0m
[0;32mI (20596) app_main: Encoder (65): LEFT rotation[0m
[0;32mI (21200) app_main: Encoder (66): LEFT rotation[0m
[0;32mI (21202) app_main: Encoder (67): LEFT rotation[0m
[0;32mI (21203) app_main: Encoder (68): LEFT rotation[0m
[0;32mI (21205) app_main: Encoder (69): LEFT rotation[0m
[0;32mI (21385) app_main: Encoder (70): LEFT rotation[0m
[0;32mI (21548) app_main: Encoder (71): LEFT rotation[0m
[0;32mI (21549) app_main: Encoder (72): LEFT rotation[0m
[0;32mI (23614) app_main: Encoder (73): RIGHT rotation[0m
[0;32mI (23768) app_main: Encoder (74): RIGHT rotation[0m
[0;32mI (23921) app_main: Encoder (75): RIGHT rotation[0m
[0;32mI (24083) app_main: Encoder (76): RIGHT rotation[0m
[0;32mI (24154) app_main: Encoder (77): RIGHT rotation[0m
[0;32mI (24319) ARC_MENU: –°–ø–∏—Å–æ–∫ —Å–¥–≤–∏–Ω—É—Ç –≤–Ω–∏–∑: –Ω–æ–≤—ã–π idx 3[0m
[0;32mI (24323) app_main: Encoder (78): RIGHT rotation[0m
[0;32mI (24326) app_main: Encoder (79): RIGHT rotation[0m
[0;32mI (24520) app_main: Encoder (80): RIGHT rotation[0m
[0;32mI (25312) app_main: Encoder (81): RIGHT rotation[0m
[0;32mI (25315) app_main: Encoder (82): RIGHT rotation[0m
[0;32mI (25315) app_main: Encoder (83): RIGHT rotation[0m
[0;32mI (25317) app_main: Encoder (84): RIGHT rotation[0m
[0;32mI (25574) app_main: Encoder (85): RIGHT rotation[0m
[0;32mI (26044) app_main: Encoder (86): LEFT rotation[0m
[0;32mI (26273) app_main: Encoder (87): LEFT rotation[0m
[0;32mI (26471) app_main: Encoder (88): LEFT rotation[0m
[0;32mI (26723) app_main: Encoder (89): LEFT rotation[0m
[0;32mI (26724) app_main: Encoder (90): LEFT rotation[0m
[0;32mI (26724) app_main: Encoder (91): LEFT rotation[0m
[0;32mI (26900) app_main: Encoder (92): LEFT rotation[0m
[0;32mI (26915) app_main: Encoder (93): LEFT rotation[0m
[0;32mI (27297) app_main: Encoder (94): LEFT rotation[0m
[0;32mI (27489) app_main: Encoder (95): LEFT rotation[0m
[0;32mI (27489) app_main: Encoder (96): LEFT rotation[0m
[0;32mI (27680) app_main: Encoder (97): LEFT rotation[0m
[0;32mI (27994) app_main: Encoder (98): LEFT rotation[0m
[0;32mI (27995) app_main: Encoder (99): LEFT rotation[0m
[0;32mI (27995) app_main: Encoder (100): LEFT rotation[0m
[0;32mI (28325) app_main: Encoder (101): RIGHT rotation[0m
[0;32mI (28754) app_main: Encoder (102): RIGHT rotation[0m
[0;32mI (29124) app_main: Encoder (103): RIGHT rotation[0m
[0;32mI (29464) app_main: Encoder (104): RIGHT rotation[0m
[0;32mI (29724) app_main: Encoder (105): RIGHT rotation[0m
[0;32mI (29724) ARC_MENU: –°–ø–∏—Å–æ–∫ —Å–¥–≤–∏–Ω—É—Ç –≤–Ω–∏–∑: –Ω–æ–≤—ã–π idx 3[0m
[0;32mI (30623) app_main: Encoder (106): RIGHT rotation[0m
[0;32mI (30804) app_main: Encoder (107): RIGHT rotation[0m
[0;32mI (30804) app_main: Encoder (108): RIGHT rotation[0m
[0;32mI (30804) app_main: Encoder (109): RIGHT rotation[0m
[0;32mI (31134) app_main: Encoder (110): RIGHT rotation[0m
[0;32mI (31135) app_main: Encoder (111): RIGHT rotation[0m
[0;32mI (31298) app_main: Encoder (112): RIGHT rotation[0m
[0;32mI (31324) app_main: Encoder (113): RIGHT rotation[0m
[0;32mI (31496) app_main: Encoder (114): RIGHT rotation[0m
