
ReflowOvenController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cc8  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000159c  08007d88  08007d88  00017d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009324  08009324  00019324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009328  08009328  00019328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a4  20000000  0800932c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000027b8  200000a4  080093d0  000200a4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000285c  080093d0  0002285c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  9 .debug_line   00015f18  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000c7c7c  00000000  00000000  00035fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00008d31  00000000  00000000  000fdc60  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00003200  00000000  00000000  00106998  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00003a70  00000000  00000000  00109b98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00035532  00000000  00000000  0010d608  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000167dd  00000000  00000000  00142b3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00159317  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000aec4  00000000  00000000  00159394  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000014d  00000000  00000000  00164258  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000a4 	.word	0x200000a4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007d70 	.word	0x08007d70

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000a8 	.word	0x200000a8
 8000104:	08007d70 	.word	0x08007d70

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_cdrcmple>:
 8000258:	4684      	mov	ip, r0
 800025a:	1c10      	adds	r0, r2, #0
 800025c:	4662      	mov	r2, ip
 800025e:	468c      	mov	ip, r1
 8000260:	1c19      	adds	r1, r3, #0
 8000262:	4663      	mov	r3, ip
 8000264:	e000      	b.n	8000268 <__aeabi_cdcmpeq>
 8000266:	46c0      	nop			; (mov r8, r8)

08000268 <__aeabi_cdcmpeq>:
 8000268:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800026a:	f000 feef 	bl	800104c <__ledf2>
 800026e:	2800      	cmp	r0, #0
 8000270:	d401      	bmi.n	8000276 <__aeabi_cdcmpeq+0xe>
 8000272:	2100      	movs	r1, #0
 8000274:	42c8      	cmn	r0, r1
 8000276:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000278 <__aeabi_dcmpeq>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 fe49 	bl	8000f10 <__eqdf2>
 800027e:	4240      	negs	r0, r0
 8000280:	3001      	adds	r0, #1
 8000282:	bd10      	pop	{r4, pc}

08000284 <__aeabi_dcmplt>:
 8000284:	b510      	push	{r4, lr}
 8000286:	f000 fee1 	bl	800104c <__ledf2>
 800028a:	2800      	cmp	r0, #0
 800028c:	db01      	blt.n	8000292 <__aeabi_dcmplt+0xe>
 800028e:	2000      	movs	r0, #0
 8000290:	bd10      	pop	{r4, pc}
 8000292:	2001      	movs	r0, #1
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__aeabi_dcmple>:
 8000298:	b510      	push	{r4, lr}
 800029a:	f000 fed7 	bl	800104c <__ledf2>
 800029e:	2800      	cmp	r0, #0
 80002a0:	dd01      	ble.n	80002a6 <__aeabi_dcmple+0xe>
 80002a2:	2000      	movs	r0, #0
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	2001      	movs	r0, #1
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	46c0      	nop			; (mov r8, r8)

080002ac <__aeabi_dcmpgt>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	f000 fe69 	bl	8000f84 <__gedf2>
 80002b2:	2800      	cmp	r0, #0
 80002b4:	dc01      	bgt.n	80002ba <__aeabi_dcmpgt+0xe>
 80002b6:	2000      	movs	r0, #0
 80002b8:	bd10      	pop	{r4, pc}
 80002ba:	2001      	movs	r0, #1
 80002bc:	bd10      	pop	{r4, pc}
 80002be:	46c0      	nop			; (mov r8, r8)

080002c0 <__aeabi_dcmpge>:
 80002c0:	b510      	push	{r4, lr}
 80002c2:	f000 fe5f 	bl	8000f84 <__gedf2>
 80002c6:	2800      	cmp	r0, #0
 80002c8:	da01      	bge.n	80002ce <__aeabi_dcmpge+0xe>
 80002ca:	2000      	movs	r0, #0
 80002cc:	bd10      	pop	{r4, pc}
 80002ce:	2001      	movs	r0, #1
 80002d0:	bd10      	pop	{r4, pc}
 80002d2:	46c0      	nop			; (mov r8, r8)

080002d4 <__aeabi_f2uiz>:
 80002d4:	219e      	movs	r1, #158	; 0x9e
 80002d6:	b510      	push	{r4, lr}
 80002d8:	05c9      	lsls	r1, r1, #23
 80002da:	1c04      	adds	r4, r0, #0
 80002dc:	f001 fa0a 	bl	80016f4 <__aeabi_fcmpge>
 80002e0:	2800      	cmp	r0, #0
 80002e2:	d103      	bne.n	80002ec <__aeabi_f2uiz+0x18>
 80002e4:	1c20      	adds	r0, r4, #0
 80002e6:	f000 fda3 	bl	8000e30 <__aeabi_f2iz>
 80002ea:	bd10      	pop	{r4, pc}
 80002ec:	219e      	movs	r1, #158	; 0x9e
 80002ee:	1c20      	adds	r0, r4, #0
 80002f0:	05c9      	lsls	r1, r1, #23
 80002f2:	f000 fc01 	bl	8000af8 <__aeabi_fsub>
 80002f6:	f000 fd9b 	bl	8000e30 <__aeabi_f2iz>
 80002fa:	2380      	movs	r3, #128	; 0x80
 80002fc:	061b      	lsls	r3, r3, #24
 80002fe:	469c      	mov	ip, r3
 8000300:	4460      	add	r0, ip
 8000302:	e7f2      	b.n	80002ea <__aeabi_f2uiz+0x16>

08000304 <__aeabi_fadd>:
 8000304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000306:	46c6      	mov	lr, r8
 8000308:	024e      	lsls	r6, r1, #9
 800030a:	0247      	lsls	r7, r0, #9
 800030c:	0a76      	lsrs	r6, r6, #9
 800030e:	0a7b      	lsrs	r3, r7, #9
 8000310:	0044      	lsls	r4, r0, #1
 8000312:	0fc5      	lsrs	r5, r0, #31
 8000314:	00f7      	lsls	r7, r6, #3
 8000316:	0048      	lsls	r0, r1, #1
 8000318:	4698      	mov	r8, r3
 800031a:	b500      	push	{lr}
 800031c:	0e24      	lsrs	r4, r4, #24
 800031e:	002a      	movs	r2, r5
 8000320:	00db      	lsls	r3, r3, #3
 8000322:	0e00      	lsrs	r0, r0, #24
 8000324:	0fc9      	lsrs	r1, r1, #31
 8000326:	46bc      	mov	ip, r7
 8000328:	428d      	cmp	r5, r1
 800032a:	d067      	beq.n	80003fc <__aeabi_fadd+0xf8>
 800032c:	1a22      	subs	r2, r4, r0
 800032e:	2a00      	cmp	r2, #0
 8000330:	dc00      	bgt.n	8000334 <__aeabi_fadd+0x30>
 8000332:	e0a5      	b.n	8000480 <__aeabi_fadd+0x17c>
 8000334:	2800      	cmp	r0, #0
 8000336:	d13a      	bne.n	80003ae <__aeabi_fadd+0xaa>
 8000338:	2f00      	cmp	r7, #0
 800033a:	d100      	bne.n	800033e <__aeabi_fadd+0x3a>
 800033c:	e093      	b.n	8000466 <__aeabi_fadd+0x162>
 800033e:	1e51      	subs	r1, r2, #1
 8000340:	2900      	cmp	r1, #0
 8000342:	d000      	beq.n	8000346 <__aeabi_fadd+0x42>
 8000344:	e0bc      	b.n	80004c0 <__aeabi_fadd+0x1bc>
 8000346:	2401      	movs	r4, #1
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	015a      	lsls	r2, r3, #5
 800034c:	d546      	bpl.n	80003dc <__aeabi_fadd+0xd8>
 800034e:	019b      	lsls	r3, r3, #6
 8000350:	099e      	lsrs	r6, r3, #6
 8000352:	0030      	movs	r0, r6
 8000354:	f001 f9d8 	bl	8001708 <__clzsi2>
 8000358:	3805      	subs	r0, #5
 800035a:	4086      	lsls	r6, r0
 800035c:	4284      	cmp	r4, r0
 800035e:	dd00      	ble.n	8000362 <__aeabi_fadd+0x5e>
 8000360:	e09d      	b.n	800049e <__aeabi_fadd+0x19a>
 8000362:	1b04      	subs	r4, r0, r4
 8000364:	0032      	movs	r2, r6
 8000366:	2020      	movs	r0, #32
 8000368:	3401      	adds	r4, #1
 800036a:	40e2      	lsrs	r2, r4
 800036c:	1b04      	subs	r4, r0, r4
 800036e:	40a6      	lsls	r6, r4
 8000370:	0033      	movs	r3, r6
 8000372:	1e5e      	subs	r6, r3, #1
 8000374:	41b3      	sbcs	r3, r6
 8000376:	2400      	movs	r4, #0
 8000378:	4313      	orrs	r3, r2
 800037a:	075a      	lsls	r2, r3, #29
 800037c:	d004      	beq.n	8000388 <__aeabi_fadd+0x84>
 800037e:	220f      	movs	r2, #15
 8000380:	401a      	ands	r2, r3
 8000382:	2a04      	cmp	r2, #4
 8000384:	d000      	beq.n	8000388 <__aeabi_fadd+0x84>
 8000386:	3304      	adds	r3, #4
 8000388:	015a      	lsls	r2, r3, #5
 800038a:	d529      	bpl.n	80003e0 <__aeabi_fadd+0xdc>
 800038c:	3401      	adds	r4, #1
 800038e:	2cff      	cmp	r4, #255	; 0xff
 8000390:	d100      	bne.n	8000394 <__aeabi_fadd+0x90>
 8000392:	e081      	b.n	8000498 <__aeabi_fadd+0x194>
 8000394:	002a      	movs	r2, r5
 8000396:	019b      	lsls	r3, r3, #6
 8000398:	0a5b      	lsrs	r3, r3, #9
 800039a:	b2e4      	uxtb	r4, r4
 800039c:	025b      	lsls	r3, r3, #9
 800039e:	05e4      	lsls	r4, r4, #23
 80003a0:	0a58      	lsrs	r0, r3, #9
 80003a2:	07d2      	lsls	r2, r2, #31
 80003a4:	4320      	orrs	r0, r4
 80003a6:	4310      	orrs	r0, r2
 80003a8:	bc04      	pop	{r2}
 80003aa:	4690      	mov	r8, r2
 80003ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003ae:	2cff      	cmp	r4, #255	; 0xff
 80003b0:	d0e3      	beq.n	800037a <__aeabi_fadd+0x76>
 80003b2:	2180      	movs	r1, #128	; 0x80
 80003b4:	0038      	movs	r0, r7
 80003b6:	04c9      	lsls	r1, r1, #19
 80003b8:	4308      	orrs	r0, r1
 80003ba:	4684      	mov	ip, r0
 80003bc:	2a1b      	cmp	r2, #27
 80003be:	dd00      	ble.n	80003c2 <__aeabi_fadd+0xbe>
 80003c0:	e082      	b.n	80004c8 <__aeabi_fadd+0x1c4>
 80003c2:	2020      	movs	r0, #32
 80003c4:	4661      	mov	r1, ip
 80003c6:	40d1      	lsrs	r1, r2
 80003c8:	1a82      	subs	r2, r0, r2
 80003ca:	4660      	mov	r0, ip
 80003cc:	4090      	lsls	r0, r2
 80003ce:	0002      	movs	r2, r0
 80003d0:	1e50      	subs	r0, r2, #1
 80003d2:	4182      	sbcs	r2, r0
 80003d4:	430a      	orrs	r2, r1
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	015a      	lsls	r2, r3, #5
 80003da:	d4b8      	bmi.n	800034e <__aeabi_fadd+0x4a>
 80003dc:	075a      	lsls	r2, r3, #29
 80003de:	d1ce      	bne.n	800037e <__aeabi_fadd+0x7a>
 80003e0:	08de      	lsrs	r6, r3, #3
 80003e2:	002a      	movs	r2, r5
 80003e4:	2cff      	cmp	r4, #255	; 0xff
 80003e6:	d13a      	bne.n	800045e <__aeabi_fadd+0x15a>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d100      	bne.n	80003ee <__aeabi_fadd+0xea>
 80003ec:	e0ae      	b.n	800054c <__aeabi_fadd+0x248>
 80003ee:	2380      	movs	r3, #128	; 0x80
 80003f0:	03db      	lsls	r3, r3, #15
 80003f2:	4333      	orrs	r3, r6
 80003f4:	025b      	lsls	r3, r3, #9
 80003f6:	0a5b      	lsrs	r3, r3, #9
 80003f8:	24ff      	movs	r4, #255	; 0xff
 80003fa:	e7cf      	b.n	800039c <__aeabi_fadd+0x98>
 80003fc:	1a21      	subs	r1, r4, r0
 80003fe:	2900      	cmp	r1, #0
 8000400:	dd52      	ble.n	80004a8 <__aeabi_fadd+0x1a4>
 8000402:	2800      	cmp	r0, #0
 8000404:	d031      	beq.n	800046a <__aeabi_fadd+0x166>
 8000406:	2cff      	cmp	r4, #255	; 0xff
 8000408:	d0b7      	beq.n	800037a <__aeabi_fadd+0x76>
 800040a:	2080      	movs	r0, #128	; 0x80
 800040c:	003e      	movs	r6, r7
 800040e:	04c0      	lsls	r0, r0, #19
 8000410:	4306      	orrs	r6, r0
 8000412:	46b4      	mov	ip, r6
 8000414:	291b      	cmp	r1, #27
 8000416:	dd00      	ble.n	800041a <__aeabi_fadd+0x116>
 8000418:	e0aa      	b.n	8000570 <__aeabi_fadd+0x26c>
 800041a:	2620      	movs	r6, #32
 800041c:	4660      	mov	r0, ip
 800041e:	40c8      	lsrs	r0, r1
 8000420:	1a71      	subs	r1, r6, r1
 8000422:	4666      	mov	r6, ip
 8000424:	408e      	lsls	r6, r1
 8000426:	0031      	movs	r1, r6
 8000428:	1e4e      	subs	r6, r1, #1
 800042a:	41b1      	sbcs	r1, r6
 800042c:	4301      	orrs	r1, r0
 800042e:	185b      	adds	r3, r3, r1
 8000430:	0159      	lsls	r1, r3, #5
 8000432:	d5d3      	bpl.n	80003dc <__aeabi_fadd+0xd8>
 8000434:	3401      	adds	r4, #1
 8000436:	2cff      	cmp	r4, #255	; 0xff
 8000438:	d100      	bne.n	800043c <__aeabi_fadd+0x138>
 800043a:	e087      	b.n	800054c <__aeabi_fadd+0x248>
 800043c:	2201      	movs	r2, #1
 800043e:	4978      	ldr	r1, [pc, #480]	; (8000620 <__aeabi_fadd+0x31c>)
 8000440:	401a      	ands	r2, r3
 8000442:	085b      	lsrs	r3, r3, #1
 8000444:	400b      	ands	r3, r1
 8000446:	4313      	orrs	r3, r2
 8000448:	e797      	b.n	800037a <__aeabi_fadd+0x76>
 800044a:	2c00      	cmp	r4, #0
 800044c:	d000      	beq.n	8000450 <__aeabi_fadd+0x14c>
 800044e:	e0a7      	b.n	80005a0 <__aeabi_fadd+0x29c>
 8000450:	2b00      	cmp	r3, #0
 8000452:	d000      	beq.n	8000456 <__aeabi_fadd+0x152>
 8000454:	e0b6      	b.n	80005c4 <__aeabi_fadd+0x2c0>
 8000456:	1e3b      	subs	r3, r7, #0
 8000458:	d162      	bne.n	8000520 <__aeabi_fadd+0x21c>
 800045a:	2600      	movs	r6, #0
 800045c:	2200      	movs	r2, #0
 800045e:	0273      	lsls	r3, r6, #9
 8000460:	0a5b      	lsrs	r3, r3, #9
 8000462:	b2e4      	uxtb	r4, r4
 8000464:	e79a      	b.n	800039c <__aeabi_fadd+0x98>
 8000466:	0014      	movs	r4, r2
 8000468:	e787      	b.n	800037a <__aeabi_fadd+0x76>
 800046a:	2f00      	cmp	r7, #0
 800046c:	d04d      	beq.n	800050a <__aeabi_fadd+0x206>
 800046e:	1e48      	subs	r0, r1, #1
 8000470:	2800      	cmp	r0, #0
 8000472:	d157      	bne.n	8000524 <__aeabi_fadd+0x220>
 8000474:	4463      	add	r3, ip
 8000476:	2401      	movs	r4, #1
 8000478:	015a      	lsls	r2, r3, #5
 800047a:	d5af      	bpl.n	80003dc <__aeabi_fadd+0xd8>
 800047c:	2402      	movs	r4, #2
 800047e:	e7dd      	b.n	800043c <__aeabi_fadd+0x138>
 8000480:	2a00      	cmp	r2, #0
 8000482:	d124      	bne.n	80004ce <__aeabi_fadd+0x1ca>
 8000484:	1c62      	adds	r2, r4, #1
 8000486:	b2d2      	uxtb	r2, r2
 8000488:	2a01      	cmp	r2, #1
 800048a:	ddde      	ble.n	800044a <__aeabi_fadd+0x146>
 800048c:	1bde      	subs	r6, r3, r7
 800048e:	0172      	lsls	r2, r6, #5
 8000490:	d535      	bpl.n	80004fe <__aeabi_fadd+0x1fa>
 8000492:	1afe      	subs	r6, r7, r3
 8000494:	000d      	movs	r5, r1
 8000496:	e75c      	b.n	8000352 <__aeabi_fadd+0x4e>
 8000498:	002a      	movs	r2, r5
 800049a:	2300      	movs	r3, #0
 800049c:	e77e      	b.n	800039c <__aeabi_fadd+0x98>
 800049e:	0033      	movs	r3, r6
 80004a0:	4a60      	ldr	r2, [pc, #384]	; (8000624 <__aeabi_fadd+0x320>)
 80004a2:	1a24      	subs	r4, r4, r0
 80004a4:	4013      	ands	r3, r2
 80004a6:	e768      	b.n	800037a <__aeabi_fadd+0x76>
 80004a8:	2900      	cmp	r1, #0
 80004aa:	d163      	bne.n	8000574 <__aeabi_fadd+0x270>
 80004ac:	1c61      	adds	r1, r4, #1
 80004ae:	b2c8      	uxtb	r0, r1
 80004b0:	2801      	cmp	r0, #1
 80004b2:	dd4e      	ble.n	8000552 <__aeabi_fadd+0x24e>
 80004b4:	29ff      	cmp	r1, #255	; 0xff
 80004b6:	d049      	beq.n	800054c <__aeabi_fadd+0x248>
 80004b8:	4463      	add	r3, ip
 80004ba:	085b      	lsrs	r3, r3, #1
 80004bc:	000c      	movs	r4, r1
 80004be:	e75c      	b.n	800037a <__aeabi_fadd+0x76>
 80004c0:	2aff      	cmp	r2, #255	; 0xff
 80004c2:	d041      	beq.n	8000548 <__aeabi_fadd+0x244>
 80004c4:	000a      	movs	r2, r1
 80004c6:	e779      	b.n	80003bc <__aeabi_fadd+0xb8>
 80004c8:	2201      	movs	r2, #1
 80004ca:	1a9b      	subs	r3, r3, r2
 80004cc:	e784      	b.n	80003d8 <__aeabi_fadd+0xd4>
 80004ce:	2c00      	cmp	r4, #0
 80004d0:	d01d      	beq.n	800050e <__aeabi_fadd+0x20a>
 80004d2:	28ff      	cmp	r0, #255	; 0xff
 80004d4:	d022      	beq.n	800051c <__aeabi_fadd+0x218>
 80004d6:	2480      	movs	r4, #128	; 0x80
 80004d8:	04e4      	lsls	r4, r4, #19
 80004da:	4252      	negs	r2, r2
 80004dc:	4323      	orrs	r3, r4
 80004de:	2a1b      	cmp	r2, #27
 80004e0:	dd00      	ble.n	80004e4 <__aeabi_fadd+0x1e0>
 80004e2:	e08a      	b.n	80005fa <__aeabi_fadd+0x2f6>
 80004e4:	001c      	movs	r4, r3
 80004e6:	2520      	movs	r5, #32
 80004e8:	40d4      	lsrs	r4, r2
 80004ea:	1aaa      	subs	r2, r5, r2
 80004ec:	4093      	lsls	r3, r2
 80004ee:	1e5a      	subs	r2, r3, #1
 80004f0:	4193      	sbcs	r3, r2
 80004f2:	4323      	orrs	r3, r4
 80004f4:	4662      	mov	r2, ip
 80004f6:	0004      	movs	r4, r0
 80004f8:	1ad3      	subs	r3, r2, r3
 80004fa:	000d      	movs	r5, r1
 80004fc:	e725      	b.n	800034a <__aeabi_fadd+0x46>
 80004fe:	2e00      	cmp	r6, #0
 8000500:	d000      	beq.n	8000504 <__aeabi_fadd+0x200>
 8000502:	e726      	b.n	8000352 <__aeabi_fadd+0x4e>
 8000504:	2200      	movs	r2, #0
 8000506:	2400      	movs	r4, #0
 8000508:	e7a9      	b.n	800045e <__aeabi_fadd+0x15a>
 800050a:	000c      	movs	r4, r1
 800050c:	e735      	b.n	800037a <__aeabi_fadd+0x76>
 800050e:	2b00      	cmp	r3, #0
 8000510:	d04d      	beq.n	80005ae <__aeabi_fadd+0x2aa>
 8000512:	43d2      	mvns	r2, r2
 8000514:	2a00      	cmp	r2, #0
 8000516:	d0ed      	beq.n	80004f4 <__aeabi_fadd+0x1f0>
 8000518:	28ff      	cmp	r0, #255	; 0xff
 800051a:	d1e0      	bne.n	80004de <__aeabi_fadd+0x1da>
 800051c:	4663      	mov	r3, ip
 800051e:	24ff      	movs	r4, #255	; 0xff
 8000520:	000d      	movs	r5, r1
 8000522:	e72a      	b.n	800037a <__aeabi_fadd+0x76>
 8000524:	29ff      	cmp	r1, #255	; 0xff
 8000526:	d00f      	beq.n	8000548 <__aeabi_fadd+0x244>
 8000528:	0001      	movs	r1, r0
 800052a:	e773      	b.n	8000414 <__aeabi_fadd+0x110>
 800052c:	2b00      	cmp	r3, #0
 800052e:	d061      	beq.n	80005f4 <__aeabi_fadd+0x2f0>
 8000530:	24ff      	movs	r4, #255	; 0xff
 8000532:	2f00      	cmp	r7, #0
 8000534:	d100      	bne.n	8000538 <__aeabi_fadd+0x234>
 8000536:	e720      	b.n	800037a <__aeabi_fadd+0x76>
 8000538:	2280      	movs	r2, #128	; 0x80
 800053a:	4641      	mov	r1, r8
 800053c:	03d2      	lsls	r2, r2, #15
 800053e:	4211      	tst	r1, r2
 8000540:	d002      	beq.n	8000548 <__aeabi_fadd+0x244>
 8000542:	4216      	tst	r6, r2
 8000544:	d100      	bne.n	8000548 <__aeabi_fadd+0x244>
 8000546:	003b      	movs	r3, r7
 8000548:	24ff      	movs	r4, #255	; 0xff
 800054a:	e716      	b.n	800037a <__aeabi_fadd+0x76>
 800054c:	24ff      	movs	r4, #255	; 0xff
 800054e:	2300      	movs	r3, #0
 8000550:	e724      	b.n	800039c <__aeabi_fadd+0x98>
 8000552:	2c00      	cmp	r4, #0
 8000554:	d1ea      	bne.n	800052c <__aeabi_fadd+0x228>
 8000556:	2b00      	cmp	r3, #0
 8000558:	d058      	beq.n	800060c <__aeabi_fadd+0x308>
 800055a:	2f00      	cmp	r7, #0
 800055c:	d100      	bne.n	8000560 <__aeabi_fadd+0x25c>
 800055e:	e70c      	b.n	800037a <__aeabi_fadd+0x76>
 8000560:	4463      	add	r3, ip
 8000562:	015a      	lsls	r2, r3, #5
 8000564:	d400      	bmi.n	8000568 <__aeabi_fadd+0x264>
 8000566:	e739      	b.n	80003dc <__aeabi_fadd+0xd8>
 8000568:	4a2e      	ldr	r2, [pc, #184]	; (8000624 <__aeabi_fadd+0x320>)
 800056a:	000c      	movs	r4, r1
 800056c:	4013      	ands	r3, r2
 800056e:	e704      	b.n	800037a <__aeabi_fadd+0x76>
 8000570:	2101      	movs	r1, #1
 8000572:	e75c      	b.n	800042e <__aeabi_fadd+0x12a>
 8000574:	2c00      	cmp	r4, #0
 8000576:	d11e      	bne.n	80005b6 <__aeabi_fadd+0x2b2>
 8000578:	2b00      	cmp	r3, #0
 800057a:	d040      	beq.n	80005fe <__aeabi_fadd+0x2fa>
 800057c:	43c9      	mvns	r1, r1
 800057e:	2900      	cmp	r1, #0
 8000580:	d00b      	beq.n	800059a <__aeabi_fadd+0x296>
 8000582:	28ff      	cmp	r0, #255	; 0xff
 8000584:	d036      	beq.n	80005f4 <__aeabi_fadd+0x2f0>
 8000586:	291b      	cmp	r1, #27
 8000588:	dc47      	bgt.n	800061a <__aeabi_fadd+0x316>
 800058a:	001c      	movs	r4, r3
 800058c:	2620      	movs	r6, #32
 800058e:	40cc      	lsrs	r4, r1
 8000590:	1a71      	subs	r1, r6, r1
 8000592:	408b      	lsls	r3, r1
 8000594:	1e59      	subs	r1, r3, #1
 8000596:	418b      	sbcs	r3, r1
 8000598:	4323      	orrs	r3, r4
 800059a:	4463      	add	r3, ip
 800059c:	0004      	movs	r4, r0
 800059e:	e747      	b.n	8000430 <__aeabi_fadd+0x12c>
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d118      	bne.n	80005d6 <__aeabi_fadd+0x2d2>
 80005a4:	1e3b      	subs	r3, r7, #0
 80005a6:	d02d      	beq.n	8000604 <__aeabi_fadd+0x300>
 80005a8:	000d      	movs	r5, r1
 80005aa:	24ff      	movs	r4, #255	; 0xff
 80005ac:	e6e5      	b.n	800037a <__aeabi_fadd+0x76>
 80005ae:	003b      	movs	r3, r7
 80005b0:	0004      	movs	r4, r0
 80005b2:	000d      	movs	r5, r1
 80005b4:	e6e1      	b.n	800037a <__aeabi_fadd+0x76>
 80005b6:	28ff      	cmp	r0, #255	; 0xff
 80005b8:	d01c      	beq.n	80005f4 <__aeabi_fadd+0x2f0>
 80005ba:	2480      	movs	r4, #128	; 0x80
 80005bc:	04e4      	lsls	r4, r4, #19
 80005be:	4249      	negs	r1, r1
 80005c0:	4323      	orrs	r3, r4
 80005c2:	e7e0      	b.n	8000586 <__aeabi_fadd+0x282>
 80005c4:	2f00      	cmp	r7, #0
 80005c6:	d100      	bne.n	80005ca <__aeabi_fadd+0x2c6>
 80005c8:	e6d7      	b.n	800037a <__aeabi_fadd+0x76>
 80005ca:	1bde      	subs	r6, r3, r7
 80005cc:	0172      	lsls	r2, r6, #5
 80005ce:	d51f      	bpl.n	8000610 <__aeabi_fadd+0x30c>
 80005d0:	1afb      	subs	r3, r7, r3
 80005d2:	000d      	movs	r5, r1
 80005d4:	e6d1      	b.n	800037a <__aeabi_fadd+0x76>
 80005d6:	24ff      	movs	r4, #255	; 0xff
 80005d8:	2f00      	cmp	r7, #0
 80005da:	d100      	bne.n	80005de <__aeabi_fadd+0x2da>
 80005dc:	e6cd      	b.n	800037a <__aeabi_fadd+0x76>
 80005de:	2280      	movs	r2, #128	; 0x80
 80005e0:	4640      	mov	r0, r8
 80005e2:	03d2      	lsls	r2, r2, #15
 80005e4:	4210      	tst	r0, r2
 80005e6:	d0af      	beq.n	8000548 <__aeabi_fadd+0x244>
 80005e8:	4216      	tst	r6, r2
 80005ea:	d1ad      	bne.n	8000548 <__aeabi_fadd+0x244>
 80005ec:	003b      	movs	r3, r7
 80005ee:	000d      	movs	r5, r1
 80005f0:	24ff      	movs	r4, #255	; 0xff
 80005f2:	e6c2      	b.n	800037a <__aeabi_fadd+0x76>
 80005f4:	4663      	mov	r3, ip
 80005f6:	24ff      	movs	r4, #255	; 0xff
 80005f8:	e6bf      	b.n	800037a <__aeabi_fadd+0x76>
 80005fa:	2301      	movs	r3, #1
 80005fc:	e77a      	b.n	80004f4 <__aeabi_fadd+0x1f0>
 80005fe:	003b      	movs	r3, r7
 8000600:	0004      	movs	r4, r0
 8000602:	e6ba      	b.n	800037a <__aeabi_fadd+0x76>
 8000604:	2680      	movs	r6, #128	; 0x80
 8000606:	2200      	movs	r2, #0
 8000608:	03f6      	lsls	r6, r6, #15
 800060a:	e6f0      	b.n	80003ee <__aeabi_fadd+0xea>
 800060c:	003b      	movs	r3, r7
 800060e:	e6b4      	b.n	800037a <__aeabi_fadd+0x76>
 8000610:	1e33      	subs	r3, r6, #0
 8000612:	d000      	beq.n	8000616 <__aeabi_fadd+0x312>
 8000614:	e6e2      	b.n	80003dc <__aeabi_fadd+0xd8>
 8000616:	2200      	movs	r2, #0
 8000618:	e721      	b.n	800045e <__aeabi_fadd+0x15a>
 800061a:	2301      	movs	r3, #1
 800061c:	e7bd      	b.n	800059a <__aeabi_fadd+0x296>
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	7dffffff 	.word	0x7dffffff
 8000624:	fbffffff 	.word	0xfbffffff

08000628 <__aeabi_fdiv>:
 8000628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062a:	4657      	mov	r7, sl
 800062c:	464e      	mov	r6, r9
 800062e:	46de      	mov	lr, fp
 8000630:	4645      	mov	r5, r8
 8000632:	b5e0      	push	{r5, r6, r7, lr}
 8000634:	0244      	lsls	r4, r0, #9
 8000636:	0043      	lsls	r3, r0, #1
 8000638:	0fc6      	lsrs	r6, r0, #31
 800063a:	b083      	sub	sp, #12
 800063c:	1c0f      	adds	r7, r1, #0
 800063e:	0a64      	lsrs	r4, r4, #9
 8000640:	0e1b      	lsrs	r3, r3, #24
 8000642:	46b2      	mov	sl, r6
 8000644:	d053      	beq.n	80006ee <__aeabi_fdiv+0xc6>
 8000646:	2bff      	cmp	r3, #255	; 0xff
 8000648:	d027      	beq.n	800069a <__aeabi_fdiv+0x72>
 800064a:	2280      	movs	r2, #128	; 0x80
 800064c:	00e4      	lsls	r4, r4, #3
 800064e:	04d2      	lsls	r2, r2, #19
 8000650:	4314      	orrs	r4, r2
 8000652:	227f      	movs	r2, #127	; 0x7f
 8000654:	4252      	negs	r2, r2
 8000656:	4690      	mov	r8, r2
 8000658:	4498      	add	r8, r3
 800065a:	2300      	movs	r3, #0
 800065c:	4699      	mov	r9, r3
 800065e:	469b      	mov	fp, r3
 8000660:	027d      	lsls	r5, r7, #9
 8000662:	0078      	lsls	r0, r7, #1
 8000664:	0ffb      	lsrs	r3, r7, #31
 8000666:	0a6d      	lsrs	r5, r5, #9
 8000668:	0e00      	lsrs	r0, r0, #24
 800066a:	9300      	str	r3, [sp, #0]
 800066c:	d024      	beq.n	80006b8 <__aeabi_fdiv+0x90>
 800066e:	28ff      	cmp	r0, #255	; 0xff
 8000670:	d046      	beq.n	8000700 <__aeabi_fdiv+0xd8>
 8000672:	2380      	movs	r3, #128	; 0x80
 8000674:	2100      	movs	r1, #0
 8000676:	00ed      	lsls	r5, r5, #3
 8000678:	04db      	lsls	r3, r3, #19
 800067a:	431d      	orrs	r5, r3
 800067c:	387f      	subs	r0, #127	; 0x7f
 800067e:	4647      	mov	r7, r8
 8000680:	1a38      	subs	r0, r7, r0
 8000682:	464f      	mov	r7, r9
 8000684:	430f      	orrs	r7, r1
 8000686:	00bf      	lsls	r7, r7, #2
 8000688:	46b9      	mov	r9, r7
 800068a:	0033      	movs	r3, r6
 800068c:	9a00      	ldr	r2, [sp, #0]
 800068e:	4f87      	ldr	r7, [pc, #540]	; (80008ac <__aeabi_fdiv+0x284>)
 8000690:	4053      	eors	r3, r2
 8000692:	464a      	mov	r2, r9
 8000694:	58ba      	ldr	r2, [r7, r2]
 8000696:	9301      	str	r3, [sp, #4]
 8000698:	4697      	mov	pc, r2
 800069a:	2c00      	cmp	r4, #0
 800069c:	d14e      	bne.n	800073c <__aeabi_fdiv+0x114>
 800069e:	2308      	movs	r3, #8
 80006a0:	4699      	mov	r9, r3
 80006a2:	33f7      	adds	r3, #247	; 0xf7
 80006a4:	4698      	mov	r8, r3
 80006a6:	3bfd      	subs	r3, #253	; 0xfd
 80006a8:	469b      	mov	fp, r3
 80006aa:	027d      	lsls	r5, r7, #9
 80006ac:	0078      	lsls	r0, r7, #1
 80006ae:	0ffb      	lsrs	r3, r7, #31
 80006b0:	0a6d      	lsrs	r5, r5, #9
 80006b2:	0e00      	lsrs	r0, r0, #24
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	d1da      	bne.n	800066e <__aeabi_fdiv+0x46>
 80006b8:	2d00      	cmp	r5, #0
 80006ba:	d126      	bne.n	800070a <__aeabi_fdiv+0xe2>
 80006bc:	2000      	movs	r0, #0
 80006be:	2101      	movs	r1, #1
 80006c0:	0033      	movs	r3, r6
 80006c2:	9a00      	ldr	r2, [sp, #0]
 80006c4:	4f7a      	ldr	r7, [pc, #488]	; (80008b0 <__aeabi_fdiv+0x288>)
 80006c6:	4053      	eors	r3, r2
 80006c8:	4642      	mov	r2, r8
 80006ca:	1a10      	subs	r0, r2, r0
 80006cc:	464a      	mov	r2, r9
 80006ce:	430a      	orrs	r2, r1
 80006d0:	0092      	lsls	r2, r2, #2
 80006d2:	58ba      	ldr	r2, [r7, r2]
 80006d4:	001d      	movs	r5, r3
 80006d6:	4697      	mov	pc, r2
 80006d8:	9b00      	ldr	r3, [sp, #0]
 80006da:	002c      	movs	r4, r5
 80006dc:	469a      	mov	sl, r3
 80006de:	468b      	mov	fp, r1
 80006e0:	465b      	mov	r3, fp
 80006e2:	2b02      	cmp	r3, #2
 80006e4:	d131      	bne.n	800074a <__aeabi_fdiv+0x122>
 80006e6:	4653      	mov	r3, sl
 80006e8:	21ff      	movs	r1, #255	; 0xff
 80006ea:	2400      	movs	r4, #0
 80006ec:	e038      	b.n	8000760 <__aeabi_fdiv+0x138>
 80006ee:	2c00      	cmp	r4, #0
 80006f0:	d117      	bne.n	8000722 <__aeabi_fdiv+0xfa>
 80006f2:	2304      	movs	r3, #4
 80006f4:	4699      	mov	r9, r3
 80006f6:	2300      	movs	r3, #0
 80006f8:	4698      	mov	r8, r3
 80006fa:	3301      	adds	r3, #1
 80006fc:	469b      	mov	fp, r3
 80006fe:	e7af      	b.n	8000660 <__aeabi_fdiv+0x38>
 8000700:	20ff      	movs	r0, #255	; 0xff
 8000702:	2d00      	cmp	r5, #0
 8000704:	d10b      	bne.n	800071e <__aeabi_fdiv+0xf6>
 8000706:	2102      	movs	r1, #2
 8000708:	e7da      	b.n	80006c0 <__aeabi_fdiv+0x98>
 800070a:	0028      	movs	r0, r5
 800070c:	f000 fffc 	bl	8001708 <__clzsi2>
 8000710:	1f43      	subs	r3, r0, #5
 8000712:	409d      	lsls	r5, r3
 8000714:	2376      	movs	r3, #118	; 0x76
 8000716:	425b      	negs	r3, r3
 8000718:	1a18      	subs	r0, r3, r0
 800071a:	2100      	movs	r1, #0
 800071c:	e7af      	b.n	800067e <__aeabi_fdiv+0x56>
 800071e:	2103      	movs	r1, #3
 8000720:	e7ad      	b.n	800067e <__aeabi_fdiv+0x56>
 8000722:	0020      	movs	r0, r4
 8000724:	f000 fff0 	bl	8001708 <__clzsi2>
 8000728:	1f43      	subs	r3, r0, #5
 800072a:	409c      	lsls	r4, r3
 800072c:	2376      	movs	r3, #118	; 0x76
 800072e:	425b      	negs	r3, r3
 8000730:	1a1b      	subs	r3, r3, r0
 8000732:	4698      	mov	r8, r3
 8000734:	2300      	movs	r3, #0
 8000736:	4699      	mov	r9, r3
 8000738:	469b      	mov	fp, r3
 800073a:	e791      	b.n	8000660 <__aeabi_fdiv+0x38>
 800073c:	230c      	movs	r3, #12
 800073e:	4699      	mov	r9, r3
 8000740:	33f3      	adds	r3, #243	; 0xf3
 8000742:	4698      	mov	r8, r3
 8000744:	3bfc      	subs	r3, #252	; 0xfc
 8000746:	469b      	mov	fp, r3
 8000748:	e78a      	b.n	8000660 <__aeabi_fdiv+0x38>
 800074a:	2b03      	cmp	r3, #3
 800074c:	d100      	bne.n	8000750 <__aeabi_fdiv+0x128>
 800074e:	e0a5      	b.n	800089c <__aeabi_fdiv+0x274>
 8000750:	4655      	mov	r5, sl
 8000752:	2b01      	cmp	r3, #1
 8000754:	d000      	beq.n	8000758 <__aeabi_fdiv+0x130>
 8000756:	e081      	b.n	800085c <__aeabi_fdiv+0x234>
 8000758:	2301      	movs	r3, #1
 800075a:	2100      	movs	r1, #0
 800075c:	2400      	movs	r4, #0
 800075e:	402b      	ands	r3, r5
 8000760:	0264      	lsls	r4, r4, #9
 8000762:	05c9      	lsls	r1, r1, #23
 8000764:	0a60      	lsrs	r0, r4, #9
 8000766:	07db      	lsls	r3, r3, #31
 8000768:	4308      	orrs	r0, r1
 800076a:	4318      	orrs	r0, r3
 800076c:	b003      	add	sp, #12
 800076e:	bc3c      	pop	{r2, r3, r4, r5}
 8000770:	4690      	mov	r8, r2
 8000772:	4699      	mov	r9, r3
 8000774:	46a2      	mov	sl, r4
 8000776:	46ab      	mov	fp, r5
 8000778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800077a:	2480      	movs	r4, #128	; 0x80
 800077c:	2300      	movs	r3, #0
 800077e:	03e4      	lsls	r4, r4, #15
 8000780:	21ff      	movs	r1, #255	; 0xff
 8000782:	e7ed      	b.n	8000760 <__aeabi_fdiv+0x138>
 8000784:	21ff      	movs	r1, #255	; 0xff
 8000786:	2400      	movs	r4, #0
 8000788:	e7ea      	b.n	8000760 <__aeabi_fdiv+0x138>
 800078a:	2301      	movs	r3, #1
 800078c:	1a59      	subs	r1, r3, r1
 800078e:	291b      	cmp	r1, #27
 8000790:	dd66      	ble.n	8000860 <__aeabi_fdiv+0x238>
 8000792:	9a01      	ldr	r2, [sp, #4]
 8000794:	4013      	ands	r3, r2
 8000796:	2100      	movs	r1, #0
 8000798:	2400      	movs	r4, #0
 800079a:	e7e1      	b.n	8000760 <__aeabi_fdiv+0x138>
 800079c:	2380      	movs	r3, #128	; 0x80
 800079e:	03db      	lsls	r3, r3, #15
 80007a0:	421c      	tst	r4, r3
 80007a2:	d038      	beq.n	8000816 <__aeabi_fdiv+0x1ee>
 80007a4:	421d      	tst	r5, r3
 80007a6:	d051      	beq.n	800084c <__aeabi_fdiv+0x224>
 80007a8:	431c      	orrs	r4, r3
 80007aa:	0264      	lsls	r4, r4, #9
 80007ac:	0a64      	lsrs	r4, r4, #9
 80007ae:	0033      	movs	r3, r6
 80007b0:	21ff      	movs	r1, #255	; 0xff
 80007b2:	e7d5      	b.n	8000760 <__aeabi_fdiv+0x138>
 80007b4:	0163      	lsls	r3, r4, #5
 80007b6:	016c      	lsls	r4, r5, #5
 80007b8:	42a3      	cmp	r3, r4
 80007ba:	d23b      	bcs.n	8000834 <__aeabi_fdiv+0x20c>
 80007bc:	261b      	movs	r6, #27
 80007be:	2100      	movs	r1, #0
 80007c0:	3801      	subs	r0, #1
 80007c2:	2501      	movs	r5, #1
 80007c4:	001f      	movs	r7, r3
 80007c6:	0049      	lsls	r1, r1, #1
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	2f00      	cmp	r7, #0
 80007cc:	db01      	blt.n	80007d2 <__aeabi_fdiv+0x1aa>
 80007ce:	429c      	cmp	r4, r3
 80007d0:	d801      	bhi.n	80007d6 <__aeabi_fdiv+0x1ae>
 80007d2:	1b1b      	subs	r3, r3, r4
 80007d4:	4329      	orrs	r1, r5
 80007d6:	3e01      	subs	r6, #1
 80007d8:	2e00      	cmp	r6, #0
 80007da:	d1f3      	bne.n	80007c4 <__aeabi_fdiv+0x19c>
 80007dc:	001c      	movs	r4, r3
 80007de:	1e63      	subs	r3, r4, #1
 80007e0:	419c      	sbcs	r4, r3
 80007e2:	430c      	orrs	r4, r1
 80007e4:	0001      	movs	r1, r0
 80007e6:	317f      	adds	r1, #127	; 0x7f
 80007e8:	2900      	cmp	r1, #0
 80007ea:	ddce      	ble.n	800078a <__aeabi_fdiv+0x162>
 80007ec:	0763      	lsls	r3, r4, #29
 80007ee:	d004      	beq.n	80007fa <__aeabi_fdiv+0x1d2>
 80007f0:	230f      	movs	r3, #15
 80007f2:	4023      	ands	r3, r4
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d000      	beq.n	80007fa <__aeabi_fdiv+0x1d2>
 80007f8:	3404      	adds	r4, #4
 80007fa:	0123      	lsls	r3, r4, #4
 80007fc:	d503      	bpl.n	8000806 <__aeabi_fdiv+0x1de>
 80007fe:	0001      	movs	r1, r0
 8000800:	4b2c      	ldr	r3, [pc, #176]	; (80008b4 <__aeabi_fdiv+0x28c>)
 8000802:	3180      	adds	r1, #128	; 0x80
 8000804:	401c      	ands	r4, r3
 8000806:	29fe      	cmp	r1, #254	; 0xfe
 8000808:	dd0d      	ble.n	8000826 <__aeabi_fdiv+0x1fe>
 800080a:	2301      	movs	r3, #1
 800080c:	9a01      	ldr	r2, [sp, #4]
 800080e:	21ff      	movs	r1, #255	; 0xff
 8000810:	4013      	ands	r3, r2
 8000812:	2400      	movs	r4, #0
 8000814:	e7a4      	b.n	8000760 <__aeabi_fdiv+0x138>
 8000816:	2380      	movs	r3, #128	; 0x80
 8000818:	03db      	lsls	r3, r3, #15
 800081a:	431c      	orrs	r4, r3
 800081c:	0264      	lsls	r4, r4, #9
 800081e:	0a64      	lsrs	r4, r4, #9
 8000820:	0033      	movs	r3, r6
 8000822:	21ff      	movs	r1, #255	; 0xff
 8000824:	e79c      	b.n	8000760 <__aeabi_fdiv+0x138>
 8000826:	2301      	movs	r3, #1
 8000828:	9a01      	ldr	r2, [sp, #4]
 800082a:	01a4      	lsls	r4, r4, #6
 800082c:	0a64      	lsrs	r4, r4, #9
 800082e:	b2c9      	uxtb	r1, r1
 8000830:	4013      	ands	r3, r2
 8000832:	e795      	b.n	8000760 <__aeabi_fdiv+0x138>
 8000834:	1b1b      	subs	r3, r3, r4
 8000836:	261a      	movs	r6, #26
 8000838:	2101      	movs	r1, #1
 800083a:	e7c2      	b.n	80007c2 <__aeabi_fdiv+0x19a>
 800083c:	9b00      	ldr	r3, [sp, #0]
 800083e:	468b      	mov	fp, r1
 8000840:	469a      	mov	sl, r3
 8000842:	2400      	movs	r4, #0
 8000844:	e74c      	b.n	80006e0 <__aeabi_fdiv+0xb8>
 8000846:	0263      	lsls	r3, r4, #9
 8000848:	d5e5      	bpl.n	8000816 <__aeabi_fdiv+0x1ee>
 800084a:	2500      	movs	r5, #0
 800084c:	2480      	movs	r4, #128	; 0x80
 800084e:	03e4      	lsls	r4, r4, #15
 8000850:	432c      	orrs	r4, r5
 8000852:	0264      	lsls	r4, r4, #9
 8000854:	0a64      	lsrs	r4, r4, #9
 8000856:	9b00      	ldr	r3, [sp, #0]
 8000858:	21ff      	movs	r1, #255	; 0xff
 800085a:	e781      	b.n	8000760 <__aeabi_fdiv+0x138>
 800085c:	9501      	str	r5, [sp, #4]
 800085e:	e7c1      	b.n	80007e4 <__aeabi_fdiv+0x1bc>
 8000860:	0023      	movs	r3, r4
 8000862:	2020      	movs	r0, #32
 8000864:	40cb      	lsrs	r3, r1
 8000866:	1a41      	subs	r1, r0, r1
 8000868:	408c      	lsls	r4, r1
 800086a:	1e61      	subs	r1, r4, #1
 800086c:	418c      	sbcs	r4, r1
 800086e:	431c      	orrs	r4, r3
 8000870:	0763      	lsls	r3, r4, #29
 8000872:	d004      	beq.n	800087e <__aeabi_fdiv+0x256>
 8000874:	230f      	movs	r3, #15
 8000876:	4023      	ands	r3, r4
 8000878:	2b04      	cmp	r3, #4
 800087a:	d000      	beq.n	800087e <__aeabi_fdiv+0x256>
 800087c:	3404      	adds	r4, #4
 800087e:	0163      	lsls	r3, r4, #5
 8000880:	d505      	bpl.n	800088e <__aeabi_fdiv+0x266>
 8000882:	2301      	movs	r3, #1
 8000884:	9a01      	ldr	r2, [sp, #4]
 8000886:	2101      	movs	r1, #1
 8000888:	4013      	ands	r3, r2
 800088a:	2400      	movs	r4, #0
 800088c:	e768      	b.n	8000760 <__aeabi_fdiv+0x138>
 800088e:	2301      	movs	r3, #1
 8000890:	9a01      	ldr	r2, [sp, #4]
 8000892:	01a4      	lsls	r4, r4, #6
 8000894:	0a64      	lsrs	r4, r4, #9
 8000896:	4013      	ands	r3, r2
 8000898:	2100      	movs	r1, #0
 800089a:	e761      	b.n	8000760 <__aeabi_fdiv+0x138>
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	03db      	lsls	r3, r3, #15
 80008a0:	431c      	orrs	r4, r3
 80008a2:	0264      	lsls	r4, r4, #9
 80008a4:	0a64      	lsrs	r4, r4, #9
 80008a6:	4653      	mov	r3, sl
 80008a8:	21ff      	movs	r1, #255	; 0xff
 80008aa:	e759      	b.n	8000760 <__aeabi_fdiv+0x138>
 80008ac:	08007df8 	.word	0x08007df8
 80008b0:	08007e38 	.word	0x08007e38
 80008b4:	f7ffffff 	.word	0xf7ffffff

080008b8 <__aeabi_fmul>:
 80008b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008ba:	4657      	mov	r7, sl
 80008bc:	464e      	mov	r6, r9
 80008be:	4645      	mov	r5, r8
 80008c0:	46de      	mov	lr, fp
 80008c2:	b5e0      	push	{r5, r6, r7, lr}
 80008c4:	0247      	lsls	r7, r0, #9
 80008c6:	0046      	lsls	r6, r0, #1
 80008c8:	4688      	mov	r8, r1
 80008ca:	0a7f      	lsrs	r7, r7, #9
 80008cc:	0e36      	lsrs	r6, r6, #24
 80008ce:	0fc4      	lsrs	r4, r0, #31
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d047      	beq.n	8000964 <__aeabi_fmul+0xac>
 80008d4:	2eff      	cmp	r6, #255	; 0xff
 80008d6:	d024      	beq.n	8000922 <__aeabi_fmul+0x6a>
 80008d8:	00fb      	lsls	r3, r7, #3
 80008da:	2780      	movs	r7, #128	; 0x80
 80008dc:	04ff      	lsls	r7, r7, #19
 80008de:	431f      	orrs	r7, r3
 80008e0:	2300      	movs	r3, #0
 80008e2:	4699      	mov	r9, r3
 80008e4:	469a      	mov	sl, r3
 80008e6:	3e7f      	subs	r6, #127	; 0x7f
 80008e8:	4643      	mov	r3, r8
 80008ea:	025d      	lsls	r5, r3, #9
 80008ec:	0058      	lsls	r0, r3, #1
 80008ee:	0fdb      	lsrs	r3, r3, #31
 80008f0:	0a6d      	lsrs	r5, r5, #9
 80008f2:	0e00      	lsrs	r0, r0, #24
 80008f4:	4698      	mov	r8, r3
 80008f6:	d043      	beq.n	8000980 <__aeabi_fmul+0xc8>
 80008f8:	28ff      	cmp	r0, #255	; 0xff
 80008fa:	d03b      	beq.n	8000974 <__aeabi_fmul+0xbc>
 80008fc:	00eb      	lsls	r3, r5, #3
 80008fe:	2580      	movs	r5, #128	; 0x80
 8000900:	2200      	movs	r2, #0
 8000902:	04ed      	lsls	r5, r5, #19
 8000904:	431d      	orrs	r5, r3
 8000906:	387f      	subs	r0, #127	; 0x7f
 8000908:	1836      	adds	r6, r6, r0
 800090a:	1c73      	adds	r3, r6, #1
 800090c:	4641      	mov	r1, r8
 800090e:	469b      	mov	fp, r3
 8000910:	464b      	mov	r3, r9
 8000912:	4061      	eors	r1, r4
 8000914:	4313      	orrs	r3, r2
 8000916:	2b0f      	cmp	r3, #15
 8000918:	d864      	bhi.n	80009e4 <__aeabi_fmul+0x12c>
 800091a:	4875      	ldr	r0, [pc, #468]	; (8000af0 <__aeabi_fmul+0x238>)
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	58c3      	ldr	r3, [r0, r3]
 8000920:	469f      	mov	pc, r3
 8000922:	2f00      	cmp	r7, #0
 8000924:	d142      	bne.n	80009ac <__aeabi_fmul+0xf4>
 8000926:	2308      	movs	r3, #8
 8000928:	4699      	mov	r9, r3
 800092a:	3b06      	subs	r3, #6
 800092c:	26ff      	movs	r6, #255	; 0xff
 800092e:	469a      	mov	sl, r3
 8000930:	e7da      	b.n	80008e8 <__aeabi_fmul+0x30>
 8000932:	4641      	mov	r1, r8
 8000934:	2a02      	cmp	r2, #2
 8000936:	d028      	beq.n	800098a <__aeabi_fmul+0xd2>
 8000938:	2a03      	cmp	r2, #3
 800093a:	d100      	bne.n	800093e <__aeabi_fmul+0x86>
 800093c:	e0ce      	b.n	8000adc <__aeabi_fmul+0x224>
 800093e:	2a01      	cmp	r2, #1
 8000940:	d000      	beq.n	8000944 <__aeabi_fmul+0x8c>
 8000942:	e0ac      	b.n	8000a9e <__aeabi_fmul+0x1e6>
 8000944:	4011      	ands	r1, r2
 8000946:	2000      	movs	r0, #0
 8000948:	2200      	movs	r2, #0
 800094a:	b2cc      	uxtb	r4, r1
 800094c:	0240      	lsls	r0, r0, #9
 800094e:	05d2      	lsls	r2, r2, #23
 8000950:	0a40      	lsrs	r0, r0, #9
 8000952:	07e4      	lsls	r4, r4, #31
 8000954:	4310      	orrs	r0, r2
 8000956:	4320      	orrs	r0, r4
 8000958:	bc3c      	pop	{r2, r3, r4, r5}
 800095a:	4690      	mov	r8, r2
 800095c:	4699      	mov	r9, r3
 800095e:	46a2      	mov	sl, r4
 8000960:	46ab      	mov	fp, r5
 8000962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000964:	2f00      	cmp	r7, #0
 8000966:	d115      	bne.n	8000994 <__aeabi_fmul+0xdc>
 8000968:	2304      	movs	r3, #4
 800096a:	4699      	mov	r9, r3
 800096c:	3b03      	subs	r3, #3
 800096e:	2600      	movs	r6, #0
 8000970:	469a      	mov	sl, r3
 8000972:	e7b9      	b.n	80008e8 <__aeabi_fmul+0x30>
 8000974:	20ff      	movs	r0, #255	; 0xff
 8000976:	2202      	movs	r2, #2
 8000978:	2d00      	cmp	r5, #0
 800097a:	d0c5      	beq.n	8000908 <__aeabi_fmul+0x50>
 800097c:	2203      	movs	r2, #3
 800097e:	e7c3      	b.n	8000908 <__aeabi_fmul+0x50>
 8000980:	2d00      	cmp	r5, #0
 8000982:	d119      	bne.n	80009b8 <__aeabi_fmul+0x100>
 8000984:	2000      	movs	r0, #0
 8000986:	2201      	movs	r2, #1
 8000988:	e7be      	b.n	8000908 <__aeabi_fmul+0x50>
 800098a:	2401      	movs	r4, #1
 800098c:	22ff      	movs	r2, #255	; 0xff
 800098e:	400c      	ands	r4, r1
 8000990:	2000      	movs	r0, #0
 8000992:	e7db      	b.n	800094c <__aeabi_fmul+0x94>
 8000994:	0038      	movs	r0, r7
 8000996:	f000 feb7 	bl	8001708 <__clzsi2>
 800099a:	2676      	movs	r6, #118	; 0x76
 800099c:	1f43      	subs	r3, r0, #5
 800099e:	409f      	lsls	r7, r3
 80009a0:	2300      	movs	r3, #0
 80009a2:	4276      	negs	r6, r6
 80009a4:	1a36      	subs	r6, r6, r0
 80009a6:	4699      	mov	r9, r3
 80009a8:	469a      	mov	sl, r3
 80009aa:	e79d      	b.n	80008e8 <__aeabi_fmul+0x30>
 80009ac:	230c      	movs	r3, #12
 80009ae:	4699      	mov	r9, r3
 80009b0:	3b09      	subs	r3, #9
 80009b2:	26ff      	movs	r6, #255	; 0xff
 80009b4:	469a      	mov	sl, r3
 80009b6:	e797      	b.n	80008e8 <__aeabi_fmul+0x30>
 80009b8:	0028      	movs	r0, r5
 80009ba:	f000 fea5 	bl	8001708 <__clzsi2>
 80009be:	1f43      	subs	r3, r0, #5
 80009c0:	409d      	lsls	r5, r3
 80009c2:	2376      	movs	r3, #118	; 0x76
 80009c4:	425b      	negs	r3, r3
 80009c6:	1a18      	subs	r0, r3, r0
 80009c8:	2200      	movs	r2, #0
 80009ca:	e79d      	b.n	8000908 <__aeabi_fmul+0x50>
 80009cc:	2080      	movs	r0, #128	; 0x80
 80009ce:	2400      	movs	r4, #0
 80009d0:	03c0      	lsls	r0, r0, #15
 80009d2:	22ff      	movs	r2, #255	; 0xff
 80009d4:	e7ba      	b.n	800094c <__aeabi_fmul+0x94>
 80009d6:	003d      	movs	r5, r7
 80009d8:	4652      	mov	r2, sl
 80009da:	e7ab      	b.n	8000934 <__aeabi_fmul+0x7c>
 80009dc:	003d      	movs	r5, r7
 80009de:	0021      	movs	r1, r4
 80009e0:	4652      	mov	r2, sl
 80009e2:	e7a7      	b.n	8000934 <__aeabi_fmul+0x7c>
 80009e4:	0c3b      	lsrs	r3, r7, #16
 80009e6:	469c      	mov	ip, r3
 80009e8:	042a      	lsls	r2, r5, #16
 80009ea:	0c12      	lsrs	r2, r2, #16
 80009ec:	0c2b      	lsrs	r3, r5, #16
 80009ee:	0014      	movs	r4, r2
 80009f0:	4660      	mov	r0, ip
 80009f2:	4665      	mov	r5, ip
 80009f4:	043f      	lsls	r7, r7, #16
 80009f6:	0c3f      	lsrs	r7, r7, #16
 80009f8:	437c      	muls	r4, r7
 80009fa:	4342      	muls	r2, r0
 80009fc:	435d      	muls	r5, r3
 80009fe:	437b      	muls	r3, r7
 8000a00:	0c27      	lsrs	r7, r4, #16
 8000a02:	189b      	adds	r3, r3, r2
 8000a04:	18ff      	adds	r7, r7, r3
 8000a06:	42ba      	cmp	r2, r7
 8000a08:	d903      	bls.n	8000a12 <__aeabi_fmul+0x15a>
 8000a0a:	2380      	movs	r3, #128	; 0x80
 8000a0c:	025b      	lsls	r3, r3, #9
 8000a0e:	469c      	mov	ip, r3
 8000a10:	4465      	add	r5, ip
 8000a12:	0424      	lsls	r4, r4, #16
 8000a14:	043a      	lsls	r2, r7, #16
 8000a16:	0c24      	lsrs	r4, r4, #16
 8000a18:	1912      	adds	r2, r2, r4
 8000a1a:	0193      	lsls	r3, r2, #6
 8000a1c:	1e5c      	subs	r4, r3, #1
 8000a1e:	41a3      	sbcs	r3, r4
 8000a20:	0c3f      	lsrs	r7, r7, #16
 8000a22:	0e92      	lsrs	r2, r2, #26
 8000a24:	197d      	adds	r5, r7, r5
 8000a26:	431a      	orrs	r2, r3
 8000a28:	01ad      	lsls	r5, r5, #6
 8000a2a:	4315      	orrs	r5, r2
 8000a2c:	012b      	lsls	r3, r5, #4
 8000a2e:	d504      	bpl.n	8000a3a <__aeabi_fmul+0x182>
 8000a30:	2301      	movs	r3, #1
 8000a32:	465e      	mov	r6, fp
 8000a34:	086a      	lsrs	r2, r5, #1
 8000a36:	401d      	ands	r5, r3
 8000a38:	4315      	orrs	r5, r2
 8000a3a:	0032      	movs	r2, r6
 8000a3c:	327f      	adds	r2, #127	; 0x7f
 8000a3e:	2a00      	cmp	r2, #0
 8000a40:	dd25      	ble.n	8000a8e <__aeabi_fmul+0x1d6>
 8000a42:	076b      	lsls	r3, r5, #29
 8000a44:	d004      	beq.n	8000a50 <__aeabi_fmul+0x198>
 8000a46:	230f      	movs	r3, #15
 8000a48:	402b      	ands	r3, r5
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	d000      	beq.n	8000a50 <__aeabi_fmul+0x198>
 8000a4e:	3504      	adds	r5, #4
 8000a50:	012b      	lsls	r3, r5, #4
 8000a52:	d503      	bpl.n	8000a5c <__aeabi_fmul+0x1a4>
 8000a54:	0032      	movs	r2, r6
 8000a56:	4b27      	ldr	r3, [pc, #156]	; (8000af4 <__aeabi_fmul+0x23c>)
 8000a58:	3280      	adds	r2, #128	; 0x80
 8000a5a:	401d      	ands	r5, r3
 8000a5c:	2afe      	cmp	r2, #254	; 0xfe
 8000a5e:	dc94      	bgt.n	800098a <__aeabi_fmul+0xd2>
 8000a60:	2401      	movs	r4, #1
 8000a62:	01a8      	lsls	r0, r5, #6
 8000a64:	0a40      	lsrs	r0, r0, #9
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	400c      	ands	r4, r1
 8000a6a:	e76f      	b.n	800094c <__aeabi_fmul+0x94>
 8000a6c:	2080      	movs	r0, #128	; 0x80
 8000a6e:	03c0      	lsls	r0, r0, #15
 8000a70:	4207      	tst	r7, r0
 8000a72:	d007      	beq.n	8000a84 <__aeabi_fmul+0x1cc>
 8000a74:	4205      	tst	r5, r0
 8000a76:	d105      	bne.n	8000a84 <__aeabi_fmul+0x1cc>
 8000a78:	4328      	orrs	r0, r5
 8000a7a:	0240      	lsls	r0, r0, #9
 8000a7c:	0a40      	lsrs	r0, r0, #9
 8000a7e:	4644      	mov	r4, r8
 8000a80:	22ff      	movs	r2, #255	; 0xff
 8000a82:	e763      	b.n	800094c <__aeabi_fmul+0x94>
 8000a84:	4338      	orrs	r0, r7
 8000a86:	0240      	lsls	r0, r0, #9
 8000a88:	0a40      	lsrs	r0, r0, #9
 8000a8a:	22ff      	movs	r2, #255	; 0xff
 8000a8c:	e75e      	b.n	800094c <__aeabi_fmul+0x94>
 8000a8e:	2401      	movs	r4, #1
 8000a90:	1aa3      	subs	r3, r4, r2
 8000a92:	2b1b      	cmp	r3, #27
 8000a94:	dd05      	ble.n	8000aa2 <__aeabi_fmul+0x1ea>
 8000a96:	400c      	ands	r4, r1
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	e756      	b.n	800094c <__aeabi_fmul+0x94>
 8000a9e:	465e      	mov	r6, fp
 8000aa0:	e7cb      	b.n	8000a3a <__aeabi_fmul+0x182>
 8000aa2:	002a      	movs	r2, r5
 8000aa4:	2020      	movs	r0, #32
 8000aa6:	40da      	lsrs	r2, r3
 8000aa8:	1ac3      	subs	r3, r0, r3
 8000aaa:	409d      	lsls	r5, r3
 8000aac:	002b      	movs	r3, r5
 8000aae:	1e5d      	subs	r5, r3, #1
 8000ab0:	41ab      	sbcs	r3, r5
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	075a      	lsls	r2, r3, #29
 8000ab6:	d004      	beq.n	8000ac2 <__aeabi_fmul+0x20a>
 8000ab8:	220f      	movs	r2, #15
 8000aba:	401a      	ands	r2, r3
 8000abc:	2a04      	cmp	r2, #4
 8000abe:	d000      	beq.n	8000ac2 <__aeabi_fmul+0x20a>
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	015a      	lsls	r2, r3, #5
 8000ac4:	d504      	bpl.n	8000ad0 <__aeabi_fmul+0x218>
 8000ac6:	2401      	movs	r4, #1
 8000ac8:	2201      	movs	r2, #1
 8000aca:	400c      	ands	r4, r1
 8000acc:	2000      	movs	r0, #0
 8000ace:	e73d      	b.n	800094c <__aeabi_fmul+0x94>
 8000ad0:	2401      	movs	r4, #1
 8000ad2:	019b      	lsls	r3, r3, #6
 8000ad4:	0a58      	lsrs	r0, r3, #9
 8000ad6:	400c      	ands	r4, r1
 8000ad8:	2200      	movs	r2, #0
 8000ada:	e737      	b.n	800094c <__aeabi_fmul+0x94>
 8000adc:	2080      	movs	r0, #128	; 0x80
 8000ade:	2401      	movs	r4, #1
 8000ae0:	03c0      	lsls	r0, r0, #15
 8000ae2:	4328      	orrs	r0, r5
 8000ae4:	0240      	lsls	r0, r0, #9
 8000ae6:	0a40      	lsrs	r0, r0, #9
 8000ae8:	400c      	ands	r4, r1
 8000aea:	22ff      	movs	r2, #255	; 0xff
 8000aec:	e72e      	b.n	800094c <__aeabi_fmul+0x94>
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	08007e78 	.word	0x08007e78
 8000af4:	f7ffffff 	.word	0xf7ffffff

08000af8 <__aeabi_fsub>:
 8000af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000afa:	464f      	mov	r7, r9
 8000afc:	46d6      	mov	lr, sl
 8000afe:	4646      	mov	r6, r8
 8000b00:	0044      	lsls	r4, r0, #1
 8000b02:	b5c0      	push	{r6, r7, lr}
 8000b04:	0fc2      	lsrs	r2, r0, #31
 8000b06:	0247      	lsls	r7, r0, #9
 8000b08:	0248      	lsls	r0, r1, #9
 8000b0a:	0a40      	lsrs	r0, r0, #9
 8000b0c:	4684      	mov	ip, r0
 8000b0e:	4666      	mov	r6, ip
 8000b10:	0a7b      	lsrs	r3, r7, #9
 8000b12:	0048      	lsls	r0, r1, #1
 8000b14:	0fc9      	lsrs	r1, r1, #31
 8000b16:	469a      	mov	sl, r3
 8000b18:	0e24      	lsrs	r4, r4, #24
 8000b1a:	0015      	movs	r5, r2
 8000b1c:	00db      	lsls	r3, r3, #3
 8000b1e:	0e00      	lsrs	r0, r0, #24
 8000b20:	4689      	mov	r9, r1
 8000b22:	00f6      	lsls	r6, r6, #3
 8000b24:	28ff      	cmp	r0, #255	; 0xff
 8000b26:	d100      	bne.n	8000b2a <__aeabi_fsub+0x32>
 8000b28:	e08f      	b.n	8000c4a <__aeabi_fsub+0x152>
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	464f      	mov	r7, r9
 8000b2e:	404f      	eors	r7, r1
 8000b30:	0039      	movs	r1, r7
 8000b32:	4291      	cmp	r1, r2
 8000b34:	d066      	beq.n	8000c04 <__aeabi_fsub+0x10c>
 8000b36:	1a22      	subs	r2, r4, r0
 8000b38:	2a00      	cmp	r2, #0
 8000b3a:	dc00      	bgt.n	8000b3e <__aeabi_fsub+0x46>
 8000b3c:	e09d      	b.n	8000c7a <__aeabi_fsub+0x182>
 8000b3e:	2800      	cmp	r0, #0
 8000b40:	d13d      	bne.n	8000bbe <__aeabi_fsub+0xc6>
 8000b42:	2e00      	cmp	r6, #0
 8000b44:	d100      	bne.n	8000b48 <__aeabi_fsub+0x50>
 8000b46:	e08b      	b.n	8000c60 <__aeabi_fsub+0x168>
 8000b48:	1e51      	subs	r1, r2, #1
 8000b4a:	2900      	cmp	r1, #0
 8000b4c:	d000      	beq.n	8000b50 <__aeabi_fsub+0x58>
 8000b4e:	e0b5      	b.n	8000cbc <__aeabi_fsub+0x1c4>
 8000b50:	2401      	movs	r4, #1
 8000b52:	1b9b      	subs	r3, r3, r6
 8000b54:	015a      	lsls	r2, r3, #5
 8000b56:	d544      	bpl.n	8000be2 <__aeabi_fsub+0xea>
 8000b58:	019b      	lsls	r3, r3, #6
 8000b5a:	099f      	lsrs	r7, r3, #6
 8000b5c:	0038      	movs	r0, r7
 8000b5e:	f000 fdd3 	bl	8001708 <__clzsi2>
 8000b62:	3805      	subs	r0, #5
 8000b64:	4087      	lsls	r7, r0
 8000b66:	4284      	cmp	r4, r0
 8000b68:	dd00      	ble.n	8000b6c <__aeabi_fsub+0x74>
 8000b6a:	e096      	b.n	8000c9a <__aeabi_fsub+0x1a2>
 8000b6c:	1b04      	subs	r4, r0, r4
 8000b6e:	003a      	movs	r2, r7
 8000b70:	2020      	movs	r0, #32
 8000b72:	3401      	adds	r4, #1
 8000b74:	40e2      	lsrs	r2, r4
 8000b76:	1b04      	subs	r4, r0, r4
 8000b78:	40a7      	lsls	r7, r4
 8000b7a:	003b      	movs	r3, r7
 8000b7c:	1e5f      	subs	r7, r3, #1
 8000b7e:	41bb      	sbcs	r3, r7
 8000b80:	2400      	movs	r4, #0
 8000b82:	4313      	orrs	r3, r2
 8000b84:	075a      	lsls	r2, r3, #29
 8000b86:	d004      	beq.n	8000b92 <__aeabi_fsub+0x9a>
 8000b88:	220f      	movs	r2, #15
 8000b8a:	401a      	ands	r2, r3
 8000b8c:	2a04      	cmp	r2, #4
 8000b8e:	d000      	beq.n	8000b92 <__aeabi_fsub+0x9a>
 8000b90:	3304      	adds	r3, #4
 8000b92:	015a      	lsls	r2, r3, #5
 8000b94:	d527      	bpl.n	8000be6 <__aeabi_fsub+0xee>
 8000b96:	3401      	adds	r4, #1
 8000b98:	2cff      	cmp	r4, #255	; 0xff
 8000b9a:	d100      	bne.n	8000b9e <__aeabi_fsub+0xa6>
 8000b9c:	e079      	b.n	8000c92 <__aeabi_fsub+0x19a>
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	019b      	lsls	r3, r3, #6
 8000ba2:	0a5b      	lsrs	r3, r3, #9
 8000ba4:	b2e4      	uxtb	r4, r4
 8000ba6:	402a      	ands	r2, r5
 8000ba8:	025b      	lsls	r3, r3, #9
 8000baa:	05e4      	lsls	r4, r4, #23
 8000bac:	0a58      	lsrs	r0, r3, #9
 8000bae:	07d2      	lsls	r2, r2, #31
 8000bb0:	4320      	orrs	r0, r4
 8000bb2:	4310      	orrs	r0, r2
 8000bb4:	bc1c      	pop	{r2, r3, r4}
 8000bb6:	4690      	mov	r8, r2
 8000bb8:	4699      	mov	r9, r3
 8000bba:	46a2      	mov	sl, r4
 8000bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bbe:	2cff      	cmp	r4, #255	; 0xff
 8000bc0:	d0e0      	beq.n	8000b84 <__aeabi_fsub+0x8c>
 8000bc2:	2180      	movs	r1, #128	; 0x80
 8000bc4:	04c9      	lsls	r1, r1, #19
 8000bc6:	430e      	orrs	r6, r1
 8000bc8:	2a1b      	cmp	r2, #27
 8000bca:	dc7b      	bgt.n	8000cc4 <__aeabi_fsub+0x1cc>
 8000bcc:	0031      	movs	r1, r6
 8000bce:	2020      	movs	r0, #32
 8000bd0:	40d1      	lsrs	r1, r2
 8000bd2:	1a82      	subs	r2, r0, r2
 8000bd4:	4096      	lsls	r6, r2
 8000bd6:	1e72      	subs	r2, r6, #1
 8000bd8:	4196      	sbcs	r6, r2
 8000bda:	430e      	orrs	r6, r1
 8000bdc:	1b9b      	subs	r3, r3, r6
 8000bde:	015a      	lsls	r2, r3, #5
 8000be0:	d4ba      	bmi.n	8000b58 <__aeabi_fsub+0x60>
 8000be2:	075a      	lsls	r2, r3, #29
 8000be4:	d1d0      	bne.n	8000b88 <__aeabi_fsub+0x90>
 8000be6:	2201      	movs	r2, #1
 8000be8:	08df      	lsrs	r7, r3, #3
 8000bea:	402a      	ands	r2, r5
 8000bec:	2cff      	cmp	r4, #255	; 0xff
 8000bee:	d133      	bne.n	8000c58 <__aeabi_fsub+0x160>
 8000bf0:	2f00      	cmp	r7, #0
 8000bf2:	d100      	bne.n	8000bf6 <__aeabi_fsub+0xfe>
 8000bf4:	e0a8      	b.n	8000d48 <__aeabi_fsub+0x250>
 8000bf6:	2380      	movs	r3, #128	; 0x80
 8000bf8:	03db      	lsls	r3, r3, #15
 8000bfa:	433b      	orrs	r3, r7
 8000bfc:	025b      	lsls	r3, r3, #9
 8000bfe:	0a5b      	lsrs	r3, r3, #9
 8000c00:	24ff      	movs	r4, #255	; 0xff
 8000c02:	e7d1      	b.n	8000ba8 <__aeabi_fsub+0xb0>
 8000c04:	1a21      	subs	r1, r4, r0
 8000c06:	2900      	cmp	r1, #0
 8000c08:	dd4c      	ble.n	8000ca4 <__aeabi_fsub+0x1ac>
 8000c0a:	2800      	cmp	r0, #0
 8000c0c:	d02a      	beq.n	8000c64 <__aeabi_fsub+0x16c>
 8000c0e:	2cff      	cmp	r4, #255	; 0xff
 8000c10:	d0b8      	beq.n	8000b84 <__aeabi_fsub+0x8c>
 8000c12:	2080      	movs	r0, #128	; 0x80
 8000c14:	04c0      	lsls	r0, r0, #19
 8000c16:	4306      	orrs	r6, r0
 8000c18:	291b      	cmp	r1, #27
 8000c1a:	dd00      	ble.n	8000c1e <__aeabi_fsub+0x126>
 8000c1c:	e0af      	b.n	8000d7e <__aeabi_fsub+0x286>
 8000c1e:	0030      	movs	r0, r6
 8000c20:	2720      	movs	r7, #32
 8000c22:	40c8      	lsrs	r0, r1
 8000c24:	1a79      	subs	r1, r7, r1
 8000c26:	408e      	lsls	r6, r1
 8000c28:	1e71      	subs	r1, r6, #1
 8000c2a:	418e      	sbcs	r6, r1
 8000c2c:	4306      	orrs	r6, r0
 8000c2e:	199b      	adds	r3, r3, r6
 8000c30:	0159      	lsls	r1, r3, #5
 8000c32:	d5d6      	bpl.n	8000be2 <__aeabi_fsub+0xea>
 8000c34:	3401      	adds	r4, #1
 8000c36:	2cff      	cmp	r4, #255	; 0xff
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fsub+0x144>
 8000c3a:	e085      	b.n	8000d48 <__aeabi_fsub+0x250>
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	497a      	ldr	r1, [pc, #488]	; (8000e28 <__aeabi_fsub+0x330>)
 8000c40:	401a      	ands	r2, r3
 8000c42:	085b      	lsrs	r3, r3, #1
 8000c44:	400b      	ands	r3, r1
 8000c46:	4313      	orrs	r3, r2
 8000c48:	e79c      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d000      	beq.n	8000c50 <__aeabi_fsub+0x158>
 8000c4e:	e770      	b.n	8000b32 <__aeabi_fsub+0x3a>
 8000c50:	e76b      	b.n	8000b2a <__aeabi_fsub+0x32>
 8000c52:	1e3b      	subs	r3, r7, #0
 8000c54:	d1c5      	bne.n	8000be2 <__aeabi_fsub+0xea>
 8000c56:	2200      	movs	r2, #0
 8000c58:	027b      	lsls	r3, r7, #9
 8000c5a:	0a5b      	lsrs	r3, r3, #9
 8000c5c:	b2e4      	uxtb	r4, r4
 8000c5e:	e7a3      	b.n	8000ba8 <__aeabi_fsub+0xb0>
 8000c60:	0014      	movs	r4, r2
 8000c62:	e78f      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000c64:	2e00      	cmp	r6, #0
 8000c66:	d04d      	beq.n	8000d04 <__aeabi_fsub+0x20c>
 8000c68:	1e48      	subs	r0, r1, #1
 8000c6a:	2800      	cmp	r0, #0
 8000c6c:	d157      	bne.n	8000d1e <__aeabi_fsub+0x226>
 8000c6e:	199b      	adds	r3, r3, r6
 8000c70:	2401      	movs	r4, #1
 8000c72:	015a      	lsls	r2, r3, #5
 8000c74:	d5b5      	bpl.n	8000be2 <__aeabi_fsub+0xea>
 8000c76:	2402      	movs	r4, #2
 8000c78:	e7e0      	b.n	8000c3c <__aeabi_fsub+0x144>
 8000c7a:	2a00      	cmp	r2, #0
 8000c7c:	d125      	bne.n	8000cca <__aeabi_fsub+0x1d2>
 8000c7e:	1c62      	adds	r2, r4, #1
 8000c80:	b2d2      	uxtb	r2, r2
 8000c82:	2a01      	cmp	r2, #1
 8000c84:	dd72      	ble.n	8000d6c <__aeabi_fsub+0x274>
 8000c86:	1b9f      	subs	r7, r3, r6
 8000c88:	017a      	lsls	r2, r7, #5
 8000c8a:	d535      	bpl.n	8000cf8 <__aeabi_fsub+0x200>
 8000c8c:	1af7      	subs	r7, r6, r3
 8000c8e:	000d      	movs	r5, r1
 8000c90:	e764      	b.n	8000b5c <__aeabi_fsub+0x64>
 8000c92:	2201      	movs	r2, #1
 8000c94:	2300      	movs	r3, #0
 8000c96:	402a      	ands	r2, r5
 8000c98:	e786      	b.n	8000ba8 <__aeabi_fsub+0xb0>
 8000c9a:	003b      	movs	r3, r7
 8000c9c:	4a63      	ldr	r2, [pc, #396]	; (8000e2c <__aeabi_fsub+0x334>)
 8000c9e:	1a24      	subs	r4, r4, r0
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	e76f      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000ca4:	2900      	cmp	r1, #0
 8000ca6:	d16c      	bne.n	8000d82 <__aeabi_fsub+0x28a>
 8000ca8:	1c61      	adds	r1, r4, #1
 8000caa:	b2c8      	uxtb	r0, r1
 8000cac:	2801      	cmp	r0, #1
 8000cae:	dd4e      	ble.n	8000d4e <__aeabi_fsub+0x256>
 8000cb0:	29ff      	cmp	r1, #255	; 0xff
 8000cb2:	d049      	beq.n	8000d48 <__aeabi_fsub+0x250>
 8000cb4:	199b      	adds	r3, r3, r6
 8000cb6:	085b      	lsrs	r3, r3, #1
 8000cb8:	000c      	movs	r4, r1
 8000cba:	e763      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000cbc:	2aff      	cmp	r2, #255	; 0xff
 8000cbe:	d041      	beq.n	8000d44 <__aeabi_fsub+0x24c>
 8000cc0:	000a      	movs	r2, r1
 8000cc2:	e781      	b.n	8000bc8 <__aeabi_fsub+0xd0>
 8000cc4:	2601      	movs	r6, #1
 8000cc6:	1b9b      	subs	r3, r3, r6
 8000cc8:	e789      	b.n	8000bde <__aeabi_fsub+0xe6>
 8000cca:	2c00      	cmp	r4, #0
 8000ccc:	d01c      	beq.n	8000d08 <__aeabi_fsub+0x210>
 8000cce:	28ff      	cmp	r0, #255	; 0xff
 8000cd0:	d021      	beq.n	8000d16 <__aeabi_fsub+0x21e>
 8000cd2:	2480      	movs	r4, #128	; 0x80
 8000cd4:	04e4      	lsls	r4, r4, #19
 8000cd6:	4252      	negs	r2, r2
 8000cd8:	4323      	orrs	r3, r4
 8000cda:	2a1b      	cmp	r2, #27
 8000cdc:	dd00      	ble.n	8000ce0 <__aeabi_fsub+0x1e8>
 8000cde:	e096      	b.n	8000e0e <__aeabi_fsub+0x316>
 8000ce0:	001c      	movs	r4, r3
 8000ce2:	2520      	movs	r5, #32
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	1aaa      	subs	r2, r5, r2
 8000ce8:	4093      	lsls	r3, r2
 8000cea:	1e5a      	subs	r2, r3, #1
 8000cec:	4193      	sbcs	r3, r2
 8000cee:	4323      	orrs	r3, r4
 8000cf0:	1af3      	subs	r3, r6, r3
 8000cf2:	0004      	movs	r4, r0
 8000cf4:	000d      	movs	r5, r1
 8000cf6:	e72d      	b.n	8000b54 <__aeabi_fsub+0x5c>
 8000cf8:	2f00      	cmp	r7, #0
 8000cfa:	d000      	beq.n	8000cfe <__aeabi_fsub+0x206>
 8000cfc:	e72e      	b.n	8000b5c <__aeabi_fsub+0x64>
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2400      	movs	r4, #0
 8000d02:	e7a9      	b.n	8000c58 <__aeabi_fsub+0x160>
 8000d04:	000c      	movs	r4, r1
 8000d06:	e73d      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d058      	beq.n	8000dbe <__aeabi_fsub+0x2c6>
 8000d0c:	43d2      	mvns	r2, r2
 8000d0e:	2a00      	cmp	r2, #0
 8000d10:	d0ee      	beq.n	8000cf0 <__aeabi_fsub+0x1f8>
 8000d12:	28ff      	cmp	r0, #255	; 0xff
 8000d14:	d1e1      	bne.n	8000cda <__aeabi_fsub+0x1e2>
 8000d16:	0033      	movs	r3, r6
 8000d18:	24ff      	movs	r4, #255	; 0xff
 8000d1a:	000d      	movs	r5, r1
 8000d1c:	e732      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000d1e:	29ff      	cmp	r1, #255	; 0xff
 8000d20:	d010      	beq.n	8000d44 <__aeabi_fsub+0x24c>
 8000d22:	0001      	movs	r1, r0
 8000d24:	e778      	b.n	8000c18 <__aeabi_fsub+0x120>
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d06e      	beq.n	8000e08 <__aeabi_fsub+0x310>
 8000d2a:	24ff      	movs	r4, #255	; 0xff
 8000d2c:	2e00      	cmp	r6, #0
 8000d2e:	d100      	bne.n	8000d32 <__aeabi_fsub+0x23a>
 8000d30:	e728      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000d32:	2280      	movs	r2, #128	; 0x80
 8000d34:	4651      	mov	r1, sl
 8000d36:	03d2      	lsls	r2, r2, #15
 8000d38:	4211      	tst	r1, r2
 8000d3a:	d003      	beq.n	8000d44 <__aeabi_fsub+0x24c>
 8000d3c:	4661      	mov	r1, ip
 8000d3e:	4211      	tst	r1, r2
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fsub+0x24c>
 8000d42:	0033      	movs	r3, r6
 8000d44:	24ff      	movs	r4, #255	; 0xff
 8000d46:	e71d      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000d48:	24ff      	movs	r4, #255	; 0xff
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e72c      	b.n	8000ba8 <__aeabi_fsub+0xb0>
 8000d4e:	2c00      	cmp	r4, #0
 8000d50:	d1e9      	bne.n	8000d26 <__aeabi_fsub+0x22e>
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d063      	beq.n	8000e1e <__aeabi_fsub+0x326>
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d100      	bne.n	8000d5c <__aeabi_fsub+0x264>
 8000d5a:	e713      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000d5c:	199b      	adds	r3, r3, r6
 8000d5e:	015a      	lsls	r2, r3, #5
 8000d60:	d400      	bmi.n	8000d64 <__aeabi_fsub+0x26c>
 8000d62:	e73e      	b.n	8000be2 <__aeabi_fsub+0xea>
 8000d64:	4a31      	ldr	r2, [pc, #196]	; (8000e2c <__aeabi_fsub+0x334>)
 8000d66:	000c      	movs	r4, r1
 8000d68:	4013      	ands	r3, r2
 8000d6a:	e70b      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000d6c:	2c00      	cmp	r4, #0
 8000d6e:	d11e      	bne.n	8000dae <__aeabi_fsub+0x2b6>
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d12f      	bne.n	8000dd4 <__aeabi_fsub+0x2dc>
 8000d74:	2e00      	cmp	r6, #0
 8000d76:	d04f      	beq.n	8000e18 <__aeabi_fsub+0x320>
 8000d78:	0033      	movs	r3, r6
 8000d7a:	000d      	movs	r5, r1
 8000d7c:	e702      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000d7e:	2601      	movs	r6, #1
 8000d80:	e755      	b.n	8000c2e <__aeabi_fsub+0x136>
 8000d82:	2c00      	cmp	r4, #0
 8000d84:	d11f      	bne.n	8000dc6 <__aeabi_fsub+0x2ce>
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d043      	beq.n	8000e12 <__aeabi_fsub+0x31a>
 8000d8a:	43c9      	mvns	r1, r1
 8000d8c:	2900      	cmp	r1, #0
 8000d8e:	d00b      	beq.n	8000da8 <__aeabi_fsub+0x2b0>
 8000d90:	28ff      	cmp	r0, #255	; 0xff
 8000d92:	d039      	beq.n	8000e08 <__aeabi_fsub+0x310>
 8000d94:	291b      	cmp	r1, #27
 8000d96:	dc44      	bgt.n	8000e22 <__aeabi_fsub+0x32a>
 8000d98:	001c      	movs	r4, r3
 8000d9a:	2720      	movs	r7, #32
 8000d9c:	40cc      	lsrs	r4, r1
 8000d9e:	1a79      	subs	r1, r7, r1
 8000da0:	408b      	lsls	r3, r1
 8000da2:	1e59      	subs	r1, r3, #1
 8000da4:	418b      	sbcs	r3, r1
 8000da6:	4323      	orrs	r3, r4
 8000da8:	199b      	adds	r3, r3, r6
 8000daa:	0004      	movs	r4, r0
 8000dac:	e740      	b.n	8000c30 <__aeabi_fsub+0x138>
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d11a      	bne.n	8000de8 <__aeabi_fsub+0x2f0>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d124      	bne.n	8000e00 <__aeabi_fsub+0x308>
 8000db6:	2780      	movs	r7, #128	; 0x80
 8000db8:	2200      	movs	r2, #0
 8000dba:	03ff      	lsls	r7, r7, #15
 8000dbc:	e71b      	b.n	8000bf6 <__aeabi_fsub+0xfe>
 8000dbe:	0033      	movs	r3, r6
 8000dc0:	0004      	movs	r4, r0
 8000dc2:	000d      	movs	r5, r1
 8000dc4:	e6de      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000dc6:	28ff      	cmp	r0, #255	; 0xff
 8000dc8:	d01e      	beq.n	8000e08 <__aeabi_fsub+0x310>
 8000dca:	2480      	movs	r4, #128	; 0x80
 8000dcc:	04e4      	lsls	r4, r4, #19
 8000dce:	4249      	negs	r1, r1
 8000dd0:	4323      	orrs	r3, r4
 8000dd2:	e7df      	b.n	8000d94 <__aeabi_fsub+0x29c>
 8000dd4:	2e00      	cmp	r6, #0
 8000dd6:	d100      	bne.n	8000dda <__aeabi_fsub+0x2e2>
 8000dd8:	e6d4      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000dda:	1b9f      	subs	r7, r3, r6
 8000ddc:	017a      	lsls	r2, r7, #5
 8000dde:	d400      	bmi.n	8000de2 <__aeabi_fsub+0x2ea>
 8000de0:	e737      	b.n	8000c52 <__aeabi_fsub+0x15a>
 8000de2:	1af3      	subs	r3, r6, r3
 8000de4:	000d      	movs	r5, r1
 8000de6:	e6cd      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000de8:	24ff      	movs	r4, #255	; 0xff
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_fsub+0x2f8>
 8000dee:	e6c9      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000df0:	2280      	movs	r2, #128	; 0x80
 8000df2:	4650      	mov	r0, sl
 8000df4:	03d2      	lsls	r2, r2, #15
 8000df6:	4210      	tst	r0, r2
 8000df8:	d0a4      	beq.n	8000d44 <__aeabi_fsub+0x24c>
 8000dfa:	4660      	mov	r0, ip
 8000dfc:	4210      	tst	r0, r2
 8000dfe:	d1a1      	bne.n	8000d44 <__aeabi_fsub+0x24c>
 8000e00:	0033      	movs	r3, r6
 8000e02:	000d      	movs	r5, r1
 8000e04:	24ff      	movs	r4, #255	; 0xff
 8000e06:	e6bd      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000e08:	0033      	movs	r3, r6
 8000e0a:	24ff      	movs	r4, #255	; 0xff
 8000e0c:	e6ba      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e76e      	b.n	8000cf0 <__aeabi_fsub+0x1f8>
 8000e12:	0033      	movs	r3, r6
 8000e14:	0004      	movs	r4, r0
 8000e16:	e6b5      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000e18:	2700      	movs	r7, #0
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	e71c      	b.n	8000c58 <__aeabi_fsub+0x160>
 8000e1e:	0033      	movs	r3, r6
 8000e20:	e6b0      	b.n	8000b84 <__aeabi_fsub+0x8c>
 8000e22:	2301      	movs	r3, #1
 8000e24:	e7c0      	b.n	8000da8 <__aeabi_fsub+0x2b0>
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	7dffffff 	.word	0x7dffffff
 8000e2c:	fbffffff 	.word	0xfbffffff

08000e30 <__aeabi_f2iz>:
 8000e30:	0241      	lsls	r1, r0, #9
 8000e32:	0043      	lsls	r3, r0, #1
 8000e34:	0fc2      	lsrs	r2, r0, #31
 8000e36:	0a49      	lsrs	r1, r1, #9
 8000e38:	0e1b      	lsrs	r3, r3, #24
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	2b7e      	cmp	r3, #126	; 0x7e
 8000e3e:	dd0d      	ble.n	8000e5c <__aeabi_f2iz+0x2c>
 8000e40:	2b9d      	cmp	r3, #157	; 0x9d
 8000e42:	dc0c      	bgt.n	8000e5e <__aeabi_f2iz+0x2e>
 8000e44:	2080      	movs	r0, #128	; 0x80
 8000e46:	0400      	lsls	r0, r0, #16
 8000e48:	4301      	orrs	r1, r0
 8000e4a:	2b95      	cmp	r3, #149	; 0x95
 8000e4c:	dc0a      	bgt.n	8000e64 <__aeabi_f2iz+0x34>
 8000e4e:	2096      	movs	r0, #150	; 0x96
 8000e50:	1ac3      	subs	r3, r0, r3
 8000e52:	40d9      	lsrs	r1, r3
 8000e54:	4248      	negs	r0, r1
 8000e56:	2a00      	cmp	r2, #0
 8000e58:	d100      	bne.n	8000e5c <__aeabi_f2iz+0x2c>
 8000e5a:	0008      	movs	r0, r1
 8000e5c:	4770      	bx	lr
 8000e5e:	4b03      	ldr	r3, [pc, #12]	; (8000e6c <__aeabi_f2iz+0x3c>)
 8000e60:	18d0      	adds	r0, r2, r3
 8000e62:	e7fb      	b.n	8000e5c <__aeabi_f2iz+0x2c>
 8000e64:	3b96      	subs	r3, #150	; 0x96
 8000e66:	4099      	lsls	r1, r3
 8000e68:	e7f4      	b.n	8000e54 <__aeabi_f2iz+0x24>
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	7fffffff 	.word	0x7fffffff

08000e70 <__aeabi_i2f>:
 8000e70:	b570      	push	{r4, r5, r6, lr}
 8000e72:	2800      	cmp	r0, #0
 8000e74:	d030      	beq.n	8000ed8 <__aeabi_i2f+0x68>
 8000e76:	17c3      	asrs	r3, r0, #31
 8000e78:	18c4      	adds	r4, r0, r3
 8000e7a:	405c      	eors	r4, r3
 8000e7c:	0fc5      	lsrs	r5, r0, #31
 8000e7e:	0020      	movs	r0, r4
 8000e80:	f000 fc42 	bl	8001708 <__clzsi2>
 8000e84:	239e      	movs	r3, #158	; 0x9e
 8000e86:	1a1b      	subs	r3, r3, r0
 8000e88:	2b96      	cmp	r3, #150	; 0x96
 8000e8a:	dc0d      	bgt.n	8000ea8 <__aeabi_i2f+0x38>
 8000e8c:	2296      	movs	r2, #150	; 0x96
 8000e8e:	1ad2      	subs	r2, r2, r3
 8000e90:	4094      	lsls	r4, r2
 8000e92:	002a      	movs	r2, r5
 8000e94:	0264      	lsls	r4, r4, #9
 8000e96:	0a64      	lsrs	r4, r4, #9
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	0264      	lsls	r4, r4, #9
 8000e9c:	05db      	lsls	r3, r3, #23
 8000e9e:	0a60      	lsrs	r0, r4, #9
 8000ea0:	07d2      	lsls	r2, r2, #31
 8000ea2:	4318      	orrs	r0, r3
 8000ea4:	4310      	orrs	r0, r2
 8000ea6:	bd70      	pop	{r4, r5, r6, pc}
 8000ea8:	2b99      	cmp	r3, #153	; 0x99
 8000eaa:	dc19      	bgt.n	8000ee0 <__aeabi_i2f+0x70>
 8000eac:	2299      	movs	r2, #153	; 0x99
 8000eae:	1ad2      	subs	r2, r2, r3
 8000eb0:	2a00      	cmp	r2, #0
 8000eb2:	dd29      	ble.n	8000f08 <__aeabi_i2f+0x98>
 8000eb4:	4094      	lsls	r4, r2
 8000eb6:	0022      	movs	r2, r4
 8000eb8:	4c14      	ldr	r4, [pc, #80]	; (8000f0c <__aeabi_i2f+0x9c>)
 8000eba:	4014      	ands	r4, r2
 8000ebc:	0751      	lsls	r1, r2, #29
 8000ebe:	d004      	beq.n	8000eca <__aeabi_i2f+0x5a>
 8000ec0:	210f      	movs	r1, #15
 8000ec2:	400a      	ands	r2, r1
 8000ec4:	2a04      	cmp	r2, #4
 8000ec6:	d000      	beq.n	8000eca <__aeabi_i2f+0x5a>
 8000ec8:	3404      	adds	r4, #4
 8000eca:	0162      	lsls	r2, r4, #5
 8000ecc:	d413      	bmi.n	8000ef6 <__aeabi_i2f+0x86>
 8000ece:	01a4      	lsls	r4, r4, #6
 8000ed0:	0a64      	lsrs	r4, r4, #9
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	002a      	movs	r2, r5
 8000ed6:	e7e0      	b.n	8000e9a <__aeabi_i2f+0x2a>
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2300      	movs	r3, #0
 8000edc:	2400      	movs	r4, #0
 8000ede:	e7dc      	b.n	8000e9a <__aeabi_i2f+0x2a>
 8000ee0:	2205      	movs	r2, #5
 8000ee2:	0021      	movs	r1, r4
 8000ee4:	1a12      	subs	r2, r2, r0
 8000ee6:	40d1      	lsrs	r1, r2
 8000ee8:	22b9      	movs	r2, #185	; 0xb9
 8000eea:	1ad2      	subs	r2, r2, r3
 8000eec:	4094      	lsls	r4, r2
 8000eee:	1e62      	subs	r2, r4, #1
 8000ef0:	4194      	sbcs	r4, r2
 8000ef2:	430c      	orrs	r4, r1
 8000ef4:	e7da      	b.n	8000eac <__aeabi_i2f+0x3c>
 8000ef6:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <__aeabi_i2f+0x9c>)
 8000ef8:	002a      	movs	r2, r5
 8000efa:	401c      	ands	r4, r3
 8000efc:	239f      	movs	r3, #159	; 0x9f
 8000efe:	01a4      	lsls	r4, r4, #6
 8000f00:	1a1b      	subs	r3, r3, r0
 8000f02:	0a64      	lsrs	r4, r4, #9
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	e7c8      	b.n	8000e9a <__aeabi_i2f+0x2a>
 8000f08:	0022      	movs	r2, r4
 8000f0a:	e7d5      	b.n	8000eb8 <__aeabi_i2f+0x48>
 8000f0c:	fbffffff 	.word	0xfbffffff

08000f10 <__eqdf2>:
 8000f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f12:	464f      	mov	r7, r9
 8000f14:	4646      	mov	r6, r8
 8000f16:	46d6      	mov	lr, sl
 8000f18:	005c      	lsls	r4, r3, #1
 8000f1a:	b5c0      	push	{r6, r7, lr}
 8000f1c:	031f      	lsls	r7, r3, #12
 8000f1e:	0fdb      	lsrs	r3, r3, #31
 8000f20:	469a      	mov	sl, r3
 8000f22:	4b17      	ldr	r3, [pc, #92]	; (8000f80 <__eqdf2+0x70>)
 8000f24:	030e      	lsls	r6, r1, #12
 8000f26:	004d      	lsls	r5, r1, #1
 8000f28:	4684      	mov	ip, r0
 8000f2a:	4680      	mov	r8, r0
 8000f2c:	0b36      	lsrs	r6, r6, #12
 8000f2e:	0d6d      	lsrs	r5, r5, #21
 8000f30:	0fc9      	lsrs	r1, r1, #31
 8000f32:	4691      	mov	r9, r2
 8000f34:	0b3f      	lsrs	r7, r7, #12
 8000f36:	0d64      	lsrs	r4, r4, #21
 8000f38:	2001      	movs	r0, #1
 8000f3a:	429d      	cmp	r5, r3
 8000f3c:	d008      	beq.n	8000f50 <__eqdf2+0x40>
 8000f3e:	429c      	cmp	r4, r3
 8000f40:	d001      	beq.n	8000f46 <__eqdf2+0x36>
 8000f42:	42a5      	cmp	r5, r4
 8000f44:	d00b      	beq.n	8000f5e <__eqdf2+0x4e>
 8000f46:	bc1c      	pop	{r2, r3, r4}
 8000f48:	4690      	mov	r8, r2
 8000f4a:	4699      	mov	r9, r3
 8000f4c:	46a2      	mov	sl, r4
 8000f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f50:	4663      	mov	r3, ip
 8000f52:	4333      	orrs	r3, r6
 8000f54:	d1f7      	bne.n	8000f46 <__eqdf2+0x36>
 8000f56:	42ac      	cmp	r4, r5
 8000f58:	d1f5      	bne.n	8000f46 <__eqdf2+0x36>
 8000f5a:	433a      	orrs	r2, r7
 8000f5c:	d1f3      	bne.n	8000f46 <__eqdf2+0x36>
 8000f5e:	2001      	movs	r0, #1
 8000f60:	42be      	cmp	r6, r7
 8000f62:	d1f0      	bne.n	8000f46 <__eqdf2+0x36>
 8000f64:	45c8      	cmp	r8, r9
 8000f66:	d1ee      	bne.n	8000f46 <__eqdf2+0x36>
 8000f68:	4551      	cmp	r1, sl
 8000f6a:	d007      	beq.n	8000f7c <__eqdf2+0x6c>
 8000f6c:	2d00      	cmp	r5, #0
 8000f6e:	d1ea      	bne.n	8000f46 <__eqdf2+0x36>
 8000f70:	4663      	mov	r3, ip
 8000f72:	431e      	orrs	r6, r3
 8000f74:	0030      	movs	r0, r6
 8000f76:	1e46      	subs	r6, r0, #1
 8000f78:	41b0      	sbcs	r0, r6
 8000f7a:	e7e4      	b.n	8000f46 <__eqdf2+0x36>
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	e7e2      	b.n	8000f46 <__eqdf2+0x36>
 8000f80:	000007ff 	.word	0x000007ff

08000f84 <__gedf2>:
 8000f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f86:	4645      	mov	r5, r8
 8000f88:	46de      	mov	lr, fp
 8000f8a:	4657      	mov	r7, sl
 8000f8c:	464e      	mov	r6, r9
 8000f8e:	b5e0      	push	{r5, r6, r7, lr}
 8000f90:	031f      	lsls	r7, r3, #12
 8000f92:	0b3d      	lsrs	r5, r7, #12
 8000f94:	4f2c      	ldr	r7, [pc, #176]	; (8001048 <__gedf2+0xc4>)
 8000f96:	030e      	lsls	r6, r1, #12
 8000f98:	004c      	lsls	r4, r1, #1
 8000f9a:	46ab      	mov	fp, r5
 8000f9c:	005d      	lsls	r5, r3, #1
 8000f9e:	4684      	mov	ip, r0
 8000fa0:	0b36      	lsrs	r6, r6, #12
 8000fa2:	0d64      	lsrs	r4, r4, #21
 8000fa4:	0fc9      	lsrs	r1, r1, #31
 8000fa6:	4690      	mov	r8, r2
 8000fa8:	0d6d      	lsrs	r5, r5, #21
 8000faa:	0fdb      	lsrs	r3, r3, #31
 8000fac:	42bc      	cmp	r4, r7
 8000fae:	d02a      	beq.n	8001006 <__gedf2+0x82>
 8000fb0:	4f25      	ldr	r7, [pc, #148]	; (8001048 <__gedf2+0xc4>)
 8000fb2:	42bd      	cmp	r5, r7
 8000fb4:	d02d      	beq.n	8001012 <__gedf2+0x8e>
 8000fb6:	2c00      	cmp	r4, #0
 8000fb8:	d10f      	bne.n	8000fda <__gedf2+0x56>
 8000fba:	4330      	orrs	r0, r6
 8000fbc:	0007      	movs	r7, r0
 8000fbe:	4681      	mov	r9, r0
 8000fc0:	4278      	negs	r0, r7
 8000fc2:	4178      	adcs	r0, r7
 8000fc4:	b2c0      	uxtb	r0, r0
 8000fc6:	2d00      	cmp	r5, #0
 8000fc8:	d117      	bne.n	8000ffa <__gedf2+0x76>
 8000fca:	465f      	mov	r7, fp
 8000fcc:	433a      	orrs	r2, r7
 8000fce:	d114      	bne.n	8000ffa <__gedf2+0x76>
 8000fd0:	464b      	mov	r3, r9
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d00a      	beq.n	8000fee <__gedf2+0x6a>
 8000fd8:	e006      	b.n	8000fe8 <__gedf2+0x64>
 8000fda:	2d00      	cmp	r5, #0
 8000fdc:	d102      	bne.n	8000fe4 <__gedf2+0x60>
 8000fde:	4658      	mov	r0, fp
 8000fe0:	4302      	orrs	r2, r0
 8000fe2:	d001      	beq.n	8000fe8 <__gedf2+0x64>
 8000fe4:	4299      	cmp	r1, r3
 8000fe6:	d018      	beq.n	800101a <__gedf2+0x96>
 8000fe8:	4248      	negs	r0, r1
 8000fea:	2101      	movs	r1, #1
 8000fec:	4308      	orrs	r0, r1
 8000fee:	bc3c      	pop	{r2, r3, r4, r5}
 8000ff0:	4690      	mov	r8, r2
 8000ff2:	4699      	mov	r9, r3
 8000ff4:	46a2      	mov	sl, r4
 8000ff6:	46ab      	mov	fp, r5
 8000ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	d0f2      	beq.n	8000fe4 <__gedf2+0x60>
 8000ffe:	2001      	movs	r0, #1
 8001000:	3b01      	subs	r3, #1
 8001002:	4318      	orrs	r0, r3
 8001004:	e7f3      	b.n	8000fee <__gedf2+0x6a>
 8001006:	0037      	movs	r7, r6
 8001008:	4307      	orrs	r7, r0
 800100a:	d0d1      	beq.n	8000fb0 <__gedf2+0x2c>
 800100c:	2002      	movs	r0, #2
 800100e:	4240      	negs	r0, r0
 8001010:	e7ed      	b.n	8000fee <__gedf2+0x6a>
 8001012:	465f      	mov	r7, fp
 8001014:	4317      	orrs	r7, r2
 8001016:	d0ce      	beq.n	8000fb6 <__gedf2+0x32>
 8001018:	e7f8      	b.n	800100c <__gedf2+0x88>
 800101a:	42ac      	cmp	r4, r5
 800101c:	dce4      	bgt.n	8000fe8 <__gedf2+0x64>
 800101e:	da03      	bge.n	8001028 <__gedf2+0xa4>
 8001020:	1e48      	subs	r0, r1, #1
 8001022:	2101      	movs	r1, #1
 8001024:	4308      	orrs	r0, r1
 8001026:	e7e2      	b.n	8000fee <__gedf2+0x6a>
 8001028:	455e      	cmp	r6, fp
 800102a:	d8dd      	bhi.n	8000fe8 <__gedf2+0x64>
 800102c:	d006      	beq.n	800103c <__gedf2+0xb8>
 800102e:	2000      	movs	r0, #0
 8001030:	455e      	cmp	r6, fp
 8001032:	d2dc      	bcs.n	8000fee <__gedf2+0x6a>
 8001034:	2301      	movs	r3, #1
 8001036:	1e48      	subs	r0, r1, #1
 8001038:	4318      	orrs	r0, r3
 800103a:	e7d8      	b.n	8000fee <__gedf2+0x6a>
 800103c:	45c4      	cmp	ip, r8
 800103e:	d8d3      	bhi.n	8000fe8 <__gedf2+0x64>
 8001040:	2000      	movs	r0, #0
 8001042:	45c4      	cmp	ip, r8
 8001044:	d3f6      	bcc.n	8001034 <__gedf2+0xb0>
 8001046:	e7d2      	b.n	8000fee <__gedf2+0x6a>
 8001048:	000007ff 	.word	0x000007ff

0800104c <__ledf2>:
 800104c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800104e:	464e      	mov	r6, r9
 8001050:	4645      	mov	r5, r8
 8001052:	46de      	mov	lr, fp
 8001054:	4657      	mov	r7, sl
 8001056:	005c      	lsls	r4, r3, #1
 8001058:	b5e0      	push	{r5, r6, r7, lr}
 800105a:	031f      	lsls	r7, r3, #12
 800105c:	0fdb      	lsrs	r3, r3, #31
 800105e:	4699      	mov	r9, r3
 8001060:	4b2a      	ldr	r3, [pc, #168]	; (800110c <__ledf2+0xc0>)
 8001062:	030e      	lsls	r6, r1, #12
 8001064:	004d      	lsls	r5, r1, #1
 8001066:	0fc9      	lsrs	r1, r1, #31
 8001068:	4684      	mov	ip, r0
 800106a:	0b36      	lsrs	r6, r6, #12
 800106c:	0d6d      	lsrs	r5, r5, #21
 800106e:	468b      	mov	fp, r1
 8001070:	4690      	mov	r8, r2
 8001072:	0b3f      	lsrs	r7, r7, #12
 8001074:	0d64      	lsrs	r4, r4, #21
 8001076:	429d      	cmp	r5, r3
 8001078:	d020      	beq.n	80010bc <__ledf2+0x70>
 800107a:	4b24      	ldr	r3, [pc, #144]	; (800110c <__ledf2+0xc0>)
 800107c:	429c      	cmp	r4, r3
 800107e:	d022      	beq.n	80010c6 <__ledf2+0x7a>
 8001080:	2d00      	cmp	r5, #0
 8001082:	d112      	bne.n	80010aa <__ledf2+0x5e>
 8001084:	4330      	orrs	r0, r6
 8001086:	4243      	negs	r3, r0
 8001088:	4143      	adcs	r3, r0
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2c00      	cmp	r4, #0
 800108e:	d01f      	beq.n	80010d0 <__ledf2+0x84>
 8001090:	2b00      	cmp	r3, #0
 8001092:	d00c      	beq.n	80010ae <__ledf2+0x62>
 8001094:	464b      	mov	r3, r9
 8001096:	2001      	movs	r0, #1
 8001098:	3b01      	subs	r3, #1
 800109a:	4303      	orrs	r3, r0
 800109c:	0018      	movs	r0, r3
 800109e:	bc3c      	pop	{r2, r3, r4, r5}
 80010a0:	4690      	mov	r8, r2
 80010a2:	4699      	mov	r9, r3
 80010a4:	46a2      	mov	sl, r4
 80010a6:	46ab      	mov	fp, r5
 80010a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010aa:	2c00      	cmp	r4, #0
 80010ac:	d016      	beq.n	80010dc <__ledf2+0x90>
 80010ae:	45cb      	cmp	fp, r9
 80010b0:	d017      	beq.n	80010e2 <__ledf2+0x96>
 80010b2:	465b      	mov	r3, fp
 80010b4:	4259      	negs	r1, r3
 80010b6:	2301      	movs	r3, #1
 80010b8:	430b      	orrs	r3, r1
 80010ba:	e7ef      	b.n	800109c <__ledf2+0x50>
 80010bc:	0031      	movs	r1, r6
 80010be:	2302      	movs	r3, #2
 80010c0:	4301      	orrs	r1, r0
 80010c2:	d1eb      	bne.n	800109c <__ledf2+0x50>
 80010c4:	e7d9      	b.n	800107a <__ledf2+0x2e>
 80010c6:	0039      	movs	r1, r7
 80010c8:	2302      	movs	r3, #2
 80010ca:	4311      	orrs	r1, r2
 80010cc:	d1e6      	bne.n	800109c <__ledf2+0x50>
 80010ce:	e7d7      	b.n	8001080 <__ledf2+0x34>
 80010d0:	433a      	orrs	r2, r7
 80010d2:	d1dd      	bne.n	8001090 <__ledf2+0x44>
 80010d4:	2300      	movs	r3, #0
 80010d6:	2800      	cmp	r0, #0
 80010d8:	d0e0      	beq.n	800109c <__ledf2+0x50>
 80010da:	e7ea      	b.n	80010b2 <__ledf2+0x66>
 80010dc:	433a      	orrs	r2, r7
 80010de:	d1e6      	bne.n	80010ae <__ledf2+0x62>
 80010e0:	e7e7      	b.n	80010b2 <__ledf2+0x66>
 80010e2:	42a5      	cmp	r5, r4
 80010e4:	dce5      	bgt.n	80010b2 <__ledf2+0x66>
 80010e6:	db05      	blt.n	80010f4 <__ledf2+0xa8>
 80010e8:	42be      	cmp	r6, r7
 80010ea:	d8e2      	bhi.n	80010b2 <__ledf2+0x66>
 80010ec:	d007      	beq.n	80010fe <__ledf2+0xb2>
 80010ee:	2300      	movs	r3, #0
 80010f0:	42be      	cmp	r6, r7
 80010f2:	d2d3      	bcs.n	800109c <__ledf2+0x50>
 80010f4:	4659      	mov	r1, fp
 80010f6:	2301      	movs	r3, #1
 80010f8:	3901      	subs	r1, #1
 80010fa:	430b      	orrs	r3, r1
 80010fc:	e7ce      	b.n	800109c <__ledf2+0x50>
 80010fe:	45c4      	cmp	ip, r8
 8001100:	d8d7      	bhi.n	80010b2 <__ledf2+0x66>
 8001102:	2300      	movs	r3, #0
 8001104:	45c4      	cmp	ip, r8
 8001106:	d3f5      	bcc.n	80010f4 <__ledf2+0xa8>
 8001108:	e7c8      	b.n	800109c <__ledf2+0x50>
 800110a:	46c0      	nop			; (mov r8, r8)
 800110c:	000007ff 	.word	0x000007ff

08001110 <__aeabi_dmul>:
 8001110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001112:	4657      	mov	r7, sl
 8001114:	4645      	mov	r5, r8
 8001116:	46de      	mov	lr, fp
 8001118:	464e      	mov	r6, r9
 800111a:	b5e0      	push	{r5, r6, r7, lr}
 800111c:	030c      	lsls	r4, r1, #12
 800111e:	4698      	mov	r8, r3
 8001120:	004e      	lsls	r6, r1, #1
 8001122:	0b23      	lsrs	r3, r4, #12
 8001124:	b087      	sub	sp, #28
 8001126:	0007      	movs	r7, r0
 8001128:	4692      	mov	sl, r2
 800112a:	469b      	mov	fp, r3
 800112c:	0d76      	lsrs	r6, r6, #21
 800112e:	0fcd      	lsrs	r5, r1, #31
 8001130:	2e00      	cmp	r6, #0
 8001132:	d06b      	beq.n	800120c <__aeabi_dmul+0xfc>
 8001134:	4b6d      	ldr	r3, [pc, #436]	; (80012ec <__aeabi_dmul+0x1dc>)
 8001136:	429e      	cmp	r6, r3
 8001138:	d035      	beq.n	80011a6 <__aeabi_dmul+0x96>
 800113a:	2480      	movs	r4, #128	; 0x80
 800113c:	465b      	mov	r3, fp
 800113e:	0f42      	lsrs	r2, r0, #29
 8001140:	0424      	lsls	r4, r4, #16
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	4314      	orrs	r4, r2
 8001146:	431c      	orrs	r4, r3
 8001148:	00c3      	lsls	r3, r0, #3
 800114a:	4699      	mov	r9, r3
 800114c:	4b68      	ldr	r3, [pc, #416]	; (80012f0 <__aeabi_dmul+0x1e0>)
 800114e:	46a3      	mov	fp, r4
 8001150:	469c      	mov	ip, r3
 8001152:	2300      	movs	r3, #0
 8001154:	2700      	movs	r7, #0
 8001156:	4466      	add	r6, ip
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	4643      	mov	r3, r8
 800115c:	031c      	lsls	r4, r3, #12
 800115e:	005a      	lsls	r2, r3, #1
 8001160:	0fdb      	lsrs	r3, r3, #31
 8001162:	4650      	mov	r0, sl
 8001164:	0b24      	lsrs	r4, r4, #12
 8001166:	0d52      	lsrs	r2, r2, #21
 8001168:	4698      	mov	r8, r3
 800116a:	d100      	bne.n	800116e <__aeabi_dmul+0x5e>
 800116c:	e076      	b.n	800125c <__aeabi_dmul+0x14c>
 800116e:	4b5f      	ldr	r3, [pc, #380]	; (80012ec <__aeabi_dmul+0x1dc>)
 8001170:	429a      	cmp	r2, r3
 8001172:	d06d      	beq.n	8001250 <__aeabi_dmul+0x140>
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	0f41      	lsrs	r1, r0, #29
 8001178:	041b      	lsls	r3, r3, #16
 800117a:	430b      	orrs	r3, r1
 800117c:	495c      	ldr	r1, [pc, #368]	; (80012f0 <__aeabi_dmul+0x1e0>)
 800117e:	00e4      	lsls	r4, r4, #3
 8001180:	468c      	mov	ip, r1
 8001182:	431c      	orrs	r4, r3
 8001184:	00c3      	lsls	r3, r0, #3
 8001186:	2000      	movs	r0, #0
 8001188:	4462      	add	r2, ip
 800118a:	4641      	mov	r1, r8
 800118c:	18b6      	adds	r6, r6, r2
 800118e:	4069      	eors	r1, r5
 8001190:	1c72      	adds	r2, r6, #1
 8001192:	9101      	str	r1, [sp, #4]
 8001194:	4694      	mov	ip, r2
 8001196:	4307      	orrs	r7, r0
 8001198:	2f0f      	cmp	r7, #15
 800119a:	d900      	bls.n	800119e <__aeabi_dmul+0x8e>
 800119c:	e0b0      	b.n	8001300 <__aeabi_dmul+0x1f0>
 800119e:	4a55      	ldr	r2, [pc, #340]	; (80012f4 <__aeabi_dmul+0x1e4>)
 80011a0:	00bf      	lsls	r7, r7, #2
 80011a2:	59d2      	ldr	r2, [r2, r7]
 80011a4:	4697      	mov	pc, r2
 80011a6:	465b      	mov	r3, fp
 80011a8:	4303      	orrs	r3, r0
 80011aa:	4699      	mov	r9, r3
 80011ac:	d000      	beq.n	80011b0 <__aeabi_dmul+0xa0>
 80011ae:	e087      	b.n	80012c0 <__aeabi_dmul+0x1b0>
 80011b0:	2300      	movs	r3, #0
 80011b2:	469b      	mov	fp, r3
 80011b4:	3302      	adds	r3, #2
 80011b6:	2708      	movs	r7, #8
 80011b8:	9302      	str	r3, [sp, #8]
 80011ba:	e7ce      	b.n	800115a <__aeabi_dmul+0x4a>
 80011bc:	4642      	mov	r2, r8
 80011be:	9201      	str	r2, [sp, #4]
 80011c0:	2802      	cmp	r0, #2
 80011c2:	d067      	beq.n	8001294 <__aeabi_dmul+0x184>
 80011c4:	2803      	cmp	r0, #3
 80011c6:	d100      	bne.n	80011ca <__aeabi_dmul+0xba>
 80011c8:	e20e      	b.n	80015e8 <__aeabi_dmul+0x4d8>
 80011ca:	2801      	cmp	r0, #1
 80011cc:	d000      	beq.n	80011d0 <__aeabi_dmul+0xc0>
 80011ce:	e162      	b.n	8001496 <__aeabi_dmul+0x386>
 80011d0:	2300      	movs	r3, #0
 80011d2:	2400      	movs	r4, #0
 80011d4:	2200      	movs	r2, #0
 80011d6:	4699      	mov	r9, r3
 80011d8:	9901      	ldr	r1, [sp, #4]
 80011da:	4001      	ands	r1, r0
 80011dc:	b2cd      	uxtb	r5, r1
 80011de:	2100      	movs	r1, #0
 80011e0:	0312      	lsls	r2, r2, #12
 80011e2:	0d0b      	lsrs	r3, r1, #20
 80011e4:	0b12      	lsrs	r2, r2, #12
 80011e6:	051b      	lsls	r3, r3, #20
 80011e8:	4313      	orrs	r3, r2
 80011ea:	4a43      	ldr	r2, [pc, #268]	; (80012f8 <__aeabi_dmul+0x1e8>)
 80011ec:	0524      	lsls	r4, r4, #20
 80011ee:	4013      	ands	r3, r2
 80011f0:	431c      	orrs	r4, r3
 80011f2:	0064      	lsls	r4, r4, #1
 80011f4:	07ed      	lsls	r5, r5, #31
 80011f6:	0864      	lsrs	r4, r4, #1
 80011f8:	432c      	orrs	r4, r5
 80011fa:	4648      	mov	r0, r9
 80011fc:	0021      	movs	r1, r4
 80011fe:	b007      	add	sp, #28
 8001200:	bc3c      	pop	{r2, r3, r4, r5}
 8001202:	4690      	mov	r8, r2
 8001204:	4699      	mov	r9, r3
 8001206:	46a2      	mov	sl, r4
 8001208:	46ab      	mov	fp, r5
 800120a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800120c:	4303      	orrs	r3, r0
 800120e:	4699      	mov	r9, r3
 8001210:	d04f      	beq.n	80012b2 <__aeabi_dmul+0x1a2>
 8001212:	465b      	mov	r3, fp
 8001214:	2b00      	cmp	r3, #0
 8001216:	d100      	bne.n	800121a <__aeabi_dmul+0x10a>
 8001218:	e189      	b.n	800152e <__aeabi_dmul+0x41e>
 800121a:	4658      	mov	r0, fp
 800121c:	f000 fa74 	bl	8001708 <__clzsi2>
 8001220:	0003      	movs	r3, r0
 8001222:	3b0b      	subs	r3, #11
 8001224:	2b1c      	cmp	r3, #28
 8001226:	dd00      	ble.n	800122a <__aeabi_dmul+0x11a>
 8001228:	e17a      	b.n	8001520 <__aeabi_dmul+0x410>
 800122a:	221d      	movs	r2, #29
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	003a      	movs	r2, r7
 8001230:	0001      	movs	r1, r0
 8001232:	465c      	mov	r4, fp
 8001234:	40da      	lsrs	r2, r3
 8001236:	3908      	subs	r1, #8
 8001238:	408c      	lsls	r4, r1
 800123a:	0013      	movs	r3, r2
 800123c:	408f      	lsls	r7, r1
 800123e:	4323      	orrs	r3, r4
 8001240:	469b      	mov	fp, r3
 8001242:	46b9      	mov	r9, r7
 8001244:	2300      	movs	r3, #0
 8001246:	4e2d      	ldr	r6, [pc, #180]	; (80012fc <__aeabi_dmul+0x1ec>)
 8001248:	2700      	movs	r7, #0
 800124a:	1a36      	subs	r6, r6, r0
 800124c:	9302      	str	r3, [sp, #8]
 800124e:	e784      	b.n	800115a <__aeabi_dmul+0x4a>
 8001250:	4653      	mov	r3, sl
 8001252:	4323      	orrs	r3, r4
 8001254:	d12a      	bne.n	80012ac <__aeabi_dmul+0x19c>
 8001256:	2400      	movs	r4, #0
 8001258:	2002      	movs	r0, #2
 800125a:	e796      	b.n	800118a <__aeabi_dmul+0x7a>
 800125c:	4653      	mov	r3, sl
 800125e:	4323      	orrs	r3, r4
 8001260:	d020      	beq.n	80012a4 <__aeabi_dmul+0x194>
 8001262:	2c00      	cmp	r4, #0
 8001264:	d100      	bne.n	8001268 <__aeabi_dmul+0x158>
 8001266:	e157      	b.n	8001518 <__aeabi_dmul+0x408>
 8001268:	0020      	movs	r0, r4
 800126a:	f000 fa4d 	bl	8001708 <__clzsi2>
 800126e:	0003      	movs	r3, r0
 8001270:	3b0b      	subs	r3, #11
 8001272:	2b1c      	cmp	r3, #28
 8001274:	dd00      	ble.n	8001278 <__aeabi_dmul+0x168>
 8001276:	e149      	b.n	800150c <__aeabi_dmul+0x3fc>
 8001278:	211d      	movs	r1, #29
 800127a:	1acb      	subs	r3, r1, r3
 800127c:	4651      	mov	r1, sl
 800127e:	0002      	movs	r2, r0
 8001280:	40d9      	lsrs	r1, r3
 8001282:	4653      	mov	r3, sl
 8001284:	3a08      	subs	r2, #8
 8001286:	4094      	lsls	r4, r2
 8001288:	4093      	lsls	r3, r2
 800128a:	430c      	orrs	r4, r1
 800128c:	4a1b      	ldr	r2, [pc, #108]	; (80012fc <__aeabi_dmul+0x1ec>)
 800128e:	1a12      	subs	r2, r2, r0
 8001290:	2000      	movs	r0, #0
 8001292:	e77a      	b.n	800118a <__aeabi_dmul+0x7a>
 8001294:	2501      	movs	r5, #1
 8001296:	9b01      	ldr	r3, [sp, #4]
 8001298:	4c14      	ldr	r4, [pc, #80]	; (80012ec <__aeabi_dmul+0x1dc>)
 800129a:	401d      	ands	r5, r3
 800129c:	2300      	movs	r3, #0
 800129e:	2200      	movs	r2, #0
 80012a0:	4699      	mov	r9, r3
 80012a2:	e79c      	b.n	80011de <__aeabi_dmul+0xce>
 80012a4:	2400      	movs	r4, #0
 80012a6:	2200      	movs	r2, #0
 80012a8:	2001      	movs	r0, #1
 80012aa:	e76e      	b.n	800118a <__aeabi_dmul+0x7a>
 80012ac:	4653      	mov	r3, sl
 80012ae:	2003      	movs	r0, #3
 80012b0:	e76b      	b.n	800118a <__aeabi_dmul+0x7a>
 80012b2:	2300      	movs	r3, #0
 80012b4:	469b      	mov	fp, r3
 80012b6:	3301      	adds	r3, #1
 80012b8:	2704      	movs	r7, #4
 80012ba:	2600      	movs	r6, #0
 80012bc:	9302      	str	r3, [sp, #8]
 80012be:	e74c      	b.n	800115a <__aeabi_dmul+0x4a>
 80012c0:	2303      	movs	r3, #3
 80012c2:	4681      	mov	r9, r0
 80012c4:	270c      	movs	r7, #12
 80012c6:	9302      	str	r3, [sp, #8]
 80012c8:	e747      	b.n	800115a <__aeabi_dmul+0x4a>
 80012ca:	2280      	movs	r2, #128	; 0x80
 80012cc:	2300      	movs	r3, #0
 80012ce:	2500      	movs	r5, #0
 80012d0:	0312      	lsls	r2, r2, #12
 80012d2:	4699      	mov	r9, r3
 80012d4:	4c05      	ldr	r4, [pc, #20]	; (80012ec <__aeabi_dmul+0x1dc>)
 80012d6:	e782      	b.n	80011de <__aeabi_dmul+0xce>
 80012d8:	465c      	mov	r4, fp
 80012da:	464b      	mov	r3, r9
 80012dc:	9802      	ldr	r0, [sp, #8]
 80012de:	e76f      	b.n	80011c0 <__aeabi_dmul+0xb0>
 80012e0:	465c      	mov	r4, fp
 80012e2:	464b      	mov	r3, r9
 80012e4:	9501      	str	r5, [sp, #4]
 80012e6:	9802      	ldr	r0, [sp, #8]
 80012e8:	e76a      	b.n	80011c0 <__aeabi_dmul+0xb0>
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	000007ff 	.word	0x000007ff
 80012f0:	fffffc01 	.word	0xfffffc01
 80012f4:	08007eb8 	.word	0x08007eb8
 80012f8:	800fffff 	.word	0x800fffff
 80012fc:	fffffc0d 	.word	0xfffffc0d
 8001300:	464a      	mov	r2, r9
 8001302:	4649      	mov	r1, r9
 8001304:	0c17      	lsrs	r7, r2, #16
 8001306:	0c1a      	lsrs	r2, r3, #16
 8001308:	041b      	lsls	r3, r3, #16
 800130a:	0c1b      	lsrs	r3, r3, #16
 800130c:	0408      	lsls	r0, r1, #16
 800130e:	0019      	movs	r1, r3
 8001310:	0c00      	lsrs	r0, r0, #16
 8001312:	4341      	muls	r1, r0
 8001314:	0015      	movs	r5, r2
 8001316:	4688      	mov	r8, r1
 8001318:	0019      	movs	r1, r3
 800131a:	437d      	muls	r5, r7
 800131c:	4379      	muls	r1, r7
 800131e:	9503      	str	r5, [sp, #12]
 8001320:	4689      	mov	r9, r1
 8001322:	0029      	movs	r1, r5
 8001324:	0015      	movs	r5, r2
 8001326:	4345      	muls	r5, r0
 8001328:	444d      	add	r5, r9
 800132a:	9502      	str	r5, [sp, #8]
 800132c:	4645      	mov	r5, r8
 800132e:	0c2d      	lsrs	r5, r5, #16
 8001330:	46aa      	mov	sl, r5
 8001332:	9d02      	ldr	r5, [sp, #8]
 8001334:	4455      	add	r5, sl
 8001336:	45a9      	cmp	r9, r5
 8001338:	d906      	bls.n	8001348 <__aeabi_dmul+0x238>
 800133a:	468a      	mov	sl, r1
 800133c:	2180      	movs	r1, #128	; 0x80
 800133e:	0249      	lsls	r1, r1, #9
 8001340:	4689      	mov	r9, r1
 8001342:	44ca      	add	sl, r9
 8001344:	4651      	mov	r1, sl
 8001346:	9103      	str	r1, [sp, #12]
 8001348:	0c29      	lsrs	r1, r5, #16
 800134a:	9104      	str	r1, [sp, #16]
 800134c:	4641      	mov	r1, r8
 800134e:	0409      	lsls	r1, r1, #16
 8001350:	042d      	lsls	r5, r5, #16
 8001352:	0c09      	lsrs	r1, r1, #16
 8001354:	4688      	mov	r8, r1
 8001356:	0029      	movs	r1, r5
 8001358:	0c25      	lsrs	r5, r4, #16
 800135a:	0424      	lsls	r4, r4, #16
 800135c:	4441      	add	r1, r8
 800135e:	0c24      	lsrs	r4, r4, #16
 8001360:	9105      	str	r1, [sp, #20]
 8001362:	0021      	movs	r1, r4
 8001364:	4341      	muls	r1, r0
 8001366:	4688      	mov	r8, r1
 8001368:	0021      	movs	r1, r4
 800136a:	4379      	muls	r1, r7
 800136c:	468a      	mov	sl, r1
 800136e:	4368      	muls	r0, r5
 8001370:	4641      	mov	r1, r8
 8001372:	4450      	add	r0, sl
 8001374:	4681      	mov	r9, r0
 8001376:	0c08      	lsrs	r0, r1, #16
 8001378:	4448      	add	r0, r9
 800137a:	436f      	muls	r7, r5
 800137c:	4582      	cmp	sl, r0
 800137e:	d903      	bls.n	8001388 <__aeabi_dmul+0x278>
 8001380:	2180      	movs	r1, #128	; 0x80
 8001382:	0249      	lsls	r1, r1, #9
 8001384:	4689      	mov	r9, r1
 8001386:	444f      	add	r7, r9
 8001388:	0c01      	lsrs	r1, r0, #16
 800138a:	4689      	mov	r9, r1
 800138c:	0039      	movs	r1, r7
 800138e:	4449      	add	r1, r9
 8001390:	9102      	str	r1, [sp, #8]
 8001392:	4641      	mov	r1, r8
 8001394:	040f      	lsls	r7, r1, #16
 8001396:	9904      	ldr	r1, [sp, #16]
 8001398:	0c3f      	lsrs	r7, r7, #16
 800139a:	4688      	mov	r8, r1
 800139c:	0400      	lsls	r0, r0, #16
 800139e:	19c0      	adds	r0, r0, r7
 80013a0:	4480      	add	r8, r0
 80013a2:	4641      	mov	r1, r8
 80013a4:	9104      	str	r1, [sp, #16]
 80013a6:	4659      	mov	r1, fp
 80013a8:	0c0f      	lsrs	r7, r1, #16
 80013aa:	0409      	lsls	r1, r1, #16
 80013ac:	0c09      	lsrs	r1, r1, #16
 80013ae:	4688      	mov	r8, r1
 80013b0:	4359      	muls	r1, r3
 80013b2:	468a      	mov	sl, r1
 80013b4:	0039      	movs	r1, r7
 80013b6:	4351      	muls	r1, r2
 80013b8:	4689      	mov	r9, r1
 80013ba:	4641      	mov	r1, r8
 80013bc:	434a      	muls	r2, r1
 80013be:	4651      	mov	r1, sl
 80013c0:	0c09      	lsrs	r1, r1, #16
 80013c2:	468b      	mov	fp, r1
 80013c4:	437b      	muls	r3, r7
 80013c6:	18d2      	adds	r2, r2, r3
 80013c8:	445a      	add	r2, fp
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d903      	bls.n	80013d6 <__aeabi_dmul+0x2c6>
 80013ce:	2380      	movs	r3, #128	; 0x80
 80013d0:	025b      	lsls	r3, r3, #9
 80013d2:	469b      	mov	fp, r3
 80013d4:	44d9      	add	r9, fp
 80013d6:	4651      	mov	r1, sl
 80013d8:	0409      	lsls	r1, r1, #16
 80013da:	0c09      	lsrs	r1, r1, #16
 80013dc:	468a      	mov	sl, r1
 80013de:	4641      	mov	r1, r8
 80013e0:	4361      	muls	r1, r4
 80013e2:	437c      	muls	r4, r7
 80013e4:	0c13      	lsrs	r3, r2, #16
 80013e6:	0412      	lsls	r2, r2, #16
 80013e8:	444b      	add	r3, r9
 80013ea:	4452      	add	r2, sl
 80013ec:	46a1      	mov	r9, r4
 80013ee:	468a      	mov	sl, r1
 80013f0:	003c      	movs	r4, r7
 80013f2:	4641      	mov	r1, r8
 80013f4:	436c      	muls	r4, r5
 80013f6:	434d      	muls	r5, r1
 80013f8:	4651      	mov	r1, sl
 80013fa:	444d      	add	r5, r9
 80013fc:	0c0f      	lsrs	r7, r1, #16
 80013fe:	197d      	adds	r5, r7, r5
 8001400:	45a9      	cmp	r9, r5
 8001402:	d903      	bls.n	800140c <__aeabi_dmul+0x2fc>
 8001404:	2180      	movs	r1, #128	; 0x80
 8001406:	0249      	lsls	r1, r1, #9
 8001408:	4688      	mov	r8, r1
 800140a:	4444      	add	r4, r8
 800140c:	9f04      	ldr	r7, [sp, #16]
 800140e:	9903      	ldr	r1, [sp, #12]
 8001410:	46b8      	mov	r8, r7
 8001412:	4441      	add	r1, r8
 8001414:	468b      	mov	fp, r1
 8001416:	4583      	cmp	fp, r0
 8001418:	4180      	sbcs	r0, r0
 800141a:	4241      	negs	r1, r0
 800141c:	4688      	mov	r8, r1
 800141e:	4651      	mov	r1, sl
 8001420:	0408      	lsls	r0, r1, #16
 8001422:	042f      	lsls	r7, r5, #16
 8001424:	0c00      	lsrs	r0, r0, #16
 8001426:	183f      	adds	r7, r7, r0
 8001428:	4658      	mov	r0, fp
 800142a:	9902      	ldr	r1, [sp, #8]
 800142c:	1810      	adds	r0, r2, r0
 800142e:	4689      	mov	r9, r1
 8001430:	4290      	cmp	r0, r2
 8001432:	4192      	sbcs	r2, r2
 8001434:	444f      	add	r7, r9
 8001436:	46ba      	mov	sl, r7
 8001438:	4252      	negs	r2, r2
 800143a:	4699      	mov	r9, r3
 800143c:	4693      	mov	fp, r2
 800143e:	44c2      	add	sl, r8
 8001440:	44d1      	add	r9, sl
 8001442:	44cb      	add	fp, r9
 8001444:	428f      	cmp	r7, r1
 8001446:	41bf      	sbcs	r7, r7
 8001448:	45c2      	cmp	sl, r8
 800144a:	4189      	sbcs	r1, r1
 800144c:	4599      	cmp	r9, r3
 800144e:	419b      	sbcs	r3, r3
 8001450:	4593      	cmp	fp, r2
 8001452:	4192      	sbcs	r2, r2
 8001454:	427f      	negs	r7, r7
 8001456:	4249      	negs	r1, r1
 8001458:	0c2d      	lsrs	r5, r5, #16
 800145a:	4252      	negs	r2, r2
 800145c:	430f      	orrs	r7, r1
 800145e:	425b      	negs	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	197f      	adds	r7, r7, r5
 8001464:	18ff      	adds	r7, r7, r3
 8001466:	465b      	mov	r3, fp
 8001468:	193c      	adds	r4, r7, r4
 800146a:	0ddb      	lsrs	r3, r3, #23
 800146c:	9a05      	ldr	r2, [sp, #20]
 800146e:	0264      	lsls	r4, r4, #9
 8001470:	431c      	orrs	r4, r3
 8001472:	0243      	lsls	r3, r0, #9
 8001474:	4313      	orrs	r3, r2
 8001476:	1e5d      	subs	r5, r3, #1
 8001478:	41ab      	sbcs	r3, r5
 800147a:	465a      	mov	r2, fp
 800147c:	0dc0      	lsrs	r0, r0, #23
 800147e:	4303      	orrs	r3, r0
 8001480:	0252      	lsls	r2, r2, #9
 8001482:	4313      	orrs	r3, r2
 8001484:	01e2      	lsls	r2, r4, #7
 8001486:	d556      	bpl.n	8001536 <__aeabi_dmul+0x426>
 8001488:	2001      	movs	r0, #1
 800148a:	085a      	lsrs	r2, r3, #1
 800148c:	4003      	ands	r3, r0
 800148e:	4313      	orrs	r3, r2
 8001490:	07e2      	lsls	r2, r4, #31
 8001492:	4313      	orrs	r3, r2
 8001494:	0864      	lsrs	r4, r4, #1
 8001496:	485a      	ldr	r0, [pc, #360]	; (8001600 <__aeabi_dmul+0x4f0>)
 8001498:	4460      	add	r0, ip
 800149a:	2800      	cmp	r0, #0
 800149c:	dd4d      	ble.n	800153a <__aeabi_dmul+0x42a>
 800149e:	075a      	lsls	r2, r3, #29
 80014a0:	d009      	beq.n	80014b6 <__aeabi_dmul+0x3a6>
 80014a2:	220f      	movs	r2, #15
 80014a4:	401a      	ands	r2, r3
 80014a6:	2a04      	cmp	r2, #4
 80014a8:	d005      	beq.n	80014b6 <__aeabi_dmul+0x3a6>
 80014aa:	1d1a      	adds	r2, r3, #4
 80014ac:	429a      	cmp	r2, r3
 80014ae:	419b      	sbcs	r3, r3
 80014b0:	425b      	negs	r3, r3
 80014b2:	18e4      	adds	r4, r4, r3
 80014b4:	0013      	movs	r3, r2
 80014b6:	01e2      	lsls	r2, r4, #7
 80014b8:	d504      	bpl.n	80014c4 <__aeabi_dmul+0x3b4>
 80014ba:	2080      	movs	r0, #128	; 0x80
 80014bc:	4a51      	ldr	r2, [pc, #324]	; (8001604 <__aeabi_dmul+0x4f4>)
 80014be:	00c0      	lsls	r0, r0, #3
 80014c0:	4014      	ands	r4, r2
 80014c2:	4460      	add	r0, ip
 80014c4:	4a50      	ldr	r2, [pc, #320]	; (8001608 <__aeabi_dmul+0x4f8>)
 80014c6:	4290      	cmp	r0, r2
 80014c8:	dd00      	ble.n	80014cc <__aeabi_dmul+0x3bc>
 80014ca:	e6e3      	b.n	8001294 <__aeabi_dmul+0x184>
 80014cc:	2501      	movs	r5, #1
 80014ce:	08db      	lsrs	r3, r3, #3
 80014d0:	0762      	lsls	r2, r4, #29
 80014d2:	431a      	orrs	r2, r3
 80014d4:	0264      	lsls	r4, r4, #9
 80014d6:	9b01      	ldr	r3, [sp, #4]
 80014d8:	4691      	mov	r9, r2
 80014da:	0b22      	lsrs	r2, r4, #12
 80014dc:	0544      	lsls	r4, r0, #21
 80014de:	0d64      	lsrs	r4, r4, #21
 80014e0:	401d      	ands	r5, r3
 80014e2:	e67c      	b.n	80011de <__aeabi_dmul+0xce>
 80014e4:	2280      	movs	r2, #128	; 0x80
 80014e6:	4659      	mov	r1, fp
 80014e8:	0312      	lsls	r2, r2, #12
 80014ea:	4211      	tst	r1, r2
 80014ec:	d008      	beq.n	8001500 <__aeabi_dmul+0x3f0>
 80014ee:	4214      	tst	r4, r2
 80014f0:	d106      	bne.n	8001500 <__aeabi_dmul+0x3f0>
 80014f2:	4322      	orrs	r2, r4
 80014f4:	0312      	lsls	r2, r2, #12
 80014f6:	0b12      	lsrs	r2, r2, #12
 80014f8:	4645      	mov	r5, r8
 80014fa:	4699      	mov	r9, r3
 80014fc:	4c43      	ldr	r4, [pc, #268]	; (800160c <__aeabi_dmul+0x4fc>)
 80014fe:	e66e      	b.n	80011de <__aeabi_dmul+0xce>
 8001500:	465b      	mov	r3, fp
 8001502:	431a      	orrs	r2, r3
 8001504:	0312      	lsls	r2, r2, #12
 8001506:	0b12      	lsrs	r2, r2, #12
 8001508:	4c40      	ldr	r4, [pc, #256]	; (800160c <__aeabi_dmul+0x4fc>)
 800150a:	e668      	b.n	80011de <__aeabi_dmul+0xce>
 800150c:	0003      	movs	r3, r0
 800150e:	4654      	mov	r4, sl
 8001510:	3b28      	subs	r3, #40	; 0x28
 8001512:	409c      	lsls	r4, r3
 8001514:	2300      	movs	r3, #0
 8001516:	e6b9      	b.n	800128c <__aeabi_dmul+0x17c>
 8001518:	f000 f8f6 	bl	8001708 <__clzsi2>
 800151c:	3020      	adds	r0, #32
 800151e:	e6a6      	b.n	800126e <__aeabi_dmul+0x15e>
 8001520:	0003      	movs	r3, r0
 8001522:	3b28      	subs	r3, #40	; 0x28
 8001524:	409f      	lsls	r7, r3
 8001526:	2300      	movs	r3, #0
 8001528:	46bb      	mov	fp, r7
 800152a:	4699      	mov	r9, r3
 800152c:	e68a      	b.n	8001244 <__aeabi_dmul+0x134>
 800152e:	f000 f8eb 	bl	8001708 <__clzsi2>
 8001532:	3020      	adds	r0, #32
 8001534:	e674      	b.n	8001220 <__aeabi_dmul+0x110>
 8001536:	46b4      	mov	ip, r6
 8001538:	e7ad      	b.n	8001496 <__aeabi_dmul+0x386>
 800153a:	2501      	movs	r5, #1
 800153c:	1a2a      	subs	r2, r5, r0
 800153e:	2a38      	cmp	r2, #56	; 0x38
 8001540:	dd06      	ble.n	8001550 <__aeabi_dmul+0x440>
 8001542:	9b01      	ldr	r3, [sp, #4]
 8001544:	2400      	movs	r4, #0
 8001546:	401d      	ands	r5, r3
 8001548:	2300      	movs	r3, #0
 800154a:	2200      	movs	r2, #0
 800154c:	4699      	mov	r9, r3
 800154e:	e646      	b.n	80011de <__aeabi_dmul+0xce>
 8001550:	2a1f      	cmp	r2, #31
 8001552:	dc21      	bgt.n	8001598 <__aeabi_dmul+0x488>
 8001554:	2520      	movs	r5, #32
 8001556:	0020      	movs	r0, r4
 8001558:	1aad      	subs	r5, r5, r2
 800155a:	001e      	movs	r6, r3
 800155c:	40ab      	lsls	r3, r5
 800155e:	40a8      	lsls	r0, r5
 8001560:	40d6      	lsrs	r6, r2
 8001562:	1e5d      	subs	r5, r3, #1
 8001564:	41ab      	sbcs	r3, r5
 8001566:	4330      	orrs	r0, r6
 8001568:	4318      	orrs	r0, r3
 800156a:	40d4      	lsrs	r4, r2
 800156c:	0743      	lsls	r3, r0, #29
 800156e:	d009      	beq.n	8001584 <__aeabi_dmul+0x474>
 8001570:	230f      	movs	r3, #15
 8001572:	4003      	ands	r3, r0
 8001574:	2b04      	cmp	r3, #4
 8001576:	d005      	beq.n	8001584 <__aeabi_dmul+0x474>
 8001578:	0003      	movs	r3, r0
 800157a:	1d18      	adds	r0, r3, #4
 800157c:	4298      	cmp	r0, r3
 800157e:	419b      	sbcs	r3, r3
 8001580:	425b      	negs	r3, r3
 8001582:	18e4      	adds	r4, r4, r3
 8001584:	0223      	lsls	r3, r4, #8
 8001586:	d521      	bpl.n	80015cc <__aeabi_dmul+0x4bc>
 8001588:	2501      	movs	r5, #1
 800158a:	9b01      	ldr	r3, [sp, #4]
 800158c:	2401      	movs	r4, #1
 800158e:	401d      	ands	r5, r3
 8001590:	2300      	movs	r3, #0
 8001592:	2200      	movs	r2, #0
 8001594:	4699      	mov	r9, r3
 8001596:	e622      	b.n	80011de <__aeabi_dmul+0xce>
 8001598:	251f      	movs	r5, #31
 800159a:	0021      	movs	r1, r4
 800159c:	426d      	negs	r5, r5
 800159e:	1a28      	subs	r0, r5, r0
 80015a0:	40c1      	lsrs	r1, r0
 80015a2:	0008      	movs	r0, r1
 80015a4:	2a20      	cmp	r2, #32
 80015a6:	d01d      	beq.n	80015e4 <__aeabi_dmul+0x4d4>
 80015a8:	355f      	adds	r5, #95	; 0x5f
 80015aa:	1aaa      	subs	r2, r5, r2
 80015ac:	4094      	lsls	r4, r2
 80015ae:	4323      	orrs	r3, r4
 80015b0:	1e5c      	subs	r4, r3, #1
 80015b2:	41a3      	sbcs	r3, r4
 80015b4:	2507      	movs	r5, #7
 80015b6:	4303      	orrs	r3, r0
 80015b8:	401d      	ands	r5, r3
 80015ba:	2200      	movs	r2, #0
 80015bc:	2d00      	cmp	r5, #0
 80015be:	d009      	beq.n	80015d4 <__aeabi_dmul+0x4c4>
 80015c0:	220f      	movs	r2, #15
 80015c2:	2400      	movs	r4, #0
 80015c4:	401a      	ands	r2, r3
 80015c6:	0018      	movs	r0, r3
 80015c8:	2a04      	cmp	r2, #4
 80015ca:	d1d6      	bne.n	800157a <__aeabi_dmul+0x46a>
 80015cc:	0003      	movs	r3, r0
 80015ce:	0765      	lsls	r5, r4, #29
 80015d0:	0264      	lsls	r4, r4, #9
 80015d2:	0b22      	lsrs	r2, r4, #12
 80015d4:	08db      	lsrs	r3, r3, #3
 80015d6:	432b      	orrs	r3, r5
 80015d8:	2501      	movs	r5, #1
 80015da:	4699      	mov	r9, r3
 80015dc:	9b01      	ldr	r3, [sp, #4]
 80015de:	2400      	movs	r4, #0
 80015e0:	401d      	ands	r5, r3
 80015e2:	e5fc      	b.n	80011de <__aeabi_dmul+0xce>
 80015e4:	2400      	movs	r4, #0
 80015e6:	e7e2      	b.n	80015ae <__aeabi_dmul+0x49e>
 80015e8:	2280      	movs	r2, #128	; 0x80
 80015ea:	2501      	movs	r5, #1
 80015ec:	0312      	lsls	r2, r2, #12
 80015ee:	4322      	orrs	r2, r4
 80015f0:	9901      	ldr	r1, [sp, #4]
 80015f2:	0312      	lsls	r2, r2, #12
 80015f4:	0b12      	lsrs	r2, r2, #12
 80015f6:	400d      	ands	r5, r1
 80015f8:	4699      	mov	r9, r3
 80015fa:	4c04      	ldr	r4, [pc, #16]	; (800160c <__aeabi_dmul+0x4fc>)
 80015fc:	e5ef      	b.n	80011de <__aeabi_dmul+0xce>
 80015fe:	46c0      	nop			; (mov r8, r8)
 8001600:	000003ff 	.word	0x000003ff
 8001604:	feffffff 	.word	0xfeffffff
 8001608:	000007fe 	.word	0x000007fe
 800160c:	000007ff 	.word	0x000007ff

08001610 <__aeabi_i2d>:
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	2800      	cmp	r0, #0
 8001614:	d030      	beq.n	8001678 <__aeabi_i2d+0x68>
 8001616:	17c3      	asrs	r3, r0, #31
 8001618:	18c4      	adds	r4, r0, r3
 800161a:	405c      	eors	r4, r3
 800161c:	0fc5      	lsrs	r5, r0, #31
 800161e:	0020      	movs	r0, r4
 8001620:	f000 f872 	bl	8001708 <__clzsi2>
 8001624:	4b17      	ldr	r3, [pc, #92]	; (8001684 <__aeabi_i2d+0x74>)
 8001626:	4a18      	ldr	r2, [pc, #96]	; (8001688 <__aeabi_i2d+0x78>)
 8001628:	1a1b      	subs	r3, r3, r0
 800162a:	1ad2      	subs	r2, r2, r3
 800162c:	2a1f      	cmp	r2, #31
 800162e:	dd18      	ble.n	8001662 <__aeabi_i2d+0x52>
 8001630:	4a16      	ldr	r2, [pc, #88]	; (800168c <__aeabi_i2d+0x7c>)
 8001632:	1ad2      	subs	r2, r2, r3
 8001634:	4094      	lsls	r4, r2
 8001636:	2200      	movs	r2, #0
 8001638:	0324      	lsls	r4, r4, #12
 800163a:	055b      	lsls	r3, r3, #21
 800163c:	0b24      	lsrs	r4, r4, #12
 800163e:	0d5b      	lsrs	r3, r3, #21
 8001640:	2100      	movs	r1, #0
 8001642:	0010      	movs	r0, r2
 8001644:	0324      	lsls	r4, r4, #12
 8001646:	0d0a      	lsrs	r2, r1, #20
 8001648:	0b24      	lsrs	r4, r4, #12
 800164a:	0512      	lsls	r2, r2, #20
 800164c:	4322      	orrs	r2, r4
 800164e:	4c10      	ldr	r4, [pc, #64]	; (8001690 <__aeabi_i2d+0x80>)
 8001650:	051b      	lsls	r3, r3, #20
 8001652:	4022      	ands	r2, r4
 8001654:	4313      	orrs	r3, r2
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	07ed      	lsls	r5, r5, #31
 800165a:	085b      	lsrs	r3, r3, #1
 800165c:	432b      	orrs	r3, r5
 800165e:	0019      	movs	r1, r3
 8001660:	bd70      	pop	{r4, r5, r6, pc}
 8001662:	0021      	movs	r1, r4
 8001664:	4091      	lsls	r1, r2
 8001666:	000a      	movs	r2, r1
 8001668:	210b      	movs	r1, #11
 800166a:	1a08      	subs	r0, r1, r0
 800166c:	40c4      	lsrs	r4, r0
 800166e:	055b      	lsls	r3, r3, #21
 8001670:	0324      	lsls	r4, r4, #12
 8001672:	0b24      	lsrs	r4, r4, #12
 8001674:	0d5b      	lsrs	r3, r3, #21
 8001676:	e7e3      	b.n	8001640 <__aeabi_i2d+0x30>
 8001678:	2500      	movs	r5, #0
 800167a:	2300      	movs	r3, #0
 800167c:	2400      	movs	r4, #0
 800167e:	2200      	movs	r2, #0
 8001680:	e7de      	b.n	8001640 <__aeabi_i2d+0x30>
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	0000041e 	.word	0x0000041e
 8001688:	00000433 	.word	0x00000433
 800168c:	00000413 	.word	0x00000413
 8001690:	800fffff 	.word	0x800fffff

08001694 <__aeabi_cfrcmple>:
 8001694:	4684      	mov	ip, r0
 8001696:	1c08      	adds	r0, r1, #0
 8001698:	4661      	mov	r1, ip
 800169a:	e7ff      	b.n	800169c <__aeabi_cfcmpeq>

0800169c <__aeabi_cfcmpeq>:
 800169c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800169e:	f000 f8b7 	bl	8001810 <__lesf2>
 80016a2:	2800      	cmp	r0, #0
 80016a4:	d401      	bmi.n	80016aa <__aeabi_cfcmpeq+0xe>
 80016a6:	2100      	movs	r1, #0
 80016a8:	42c8      	cmn	r0, r1
 80016aa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080016ac <__aeabi_fcmpeq>:
 80016ac:	b510      	push	{r4, lr}
 80016ae:	f000 f849 	bl	8001744 <__eqsf2>
 80016b2:	4240      	negs	r0, r0
 80016b4:	3001      	adds	r0, #1
 80016b6:	bd10      	pop	{r4, pc}

080016b8 <__aeabi_fcmplt>:
 80016b8:	b510      	push	{r4, lr}
 80016ba:	f000 f8a9 	bl	8001810 <__lesf2>
 80016be:	2800      	cmp	r0, #0
 80016c0:	db01      	blt.n	80016c6 <__aeabi_fcmplt+0xe>
 80016c2:	2000      	movs	r0, #0
 80016c4:	bd10      	pop	{r4, pc}
 80016c6:	2001      	movs	r0, #1
 80016c8:	bd10      	pop	{r4, pc}
 80016ca:	46c0      	nop			; (mov r8, r8)

080016cc <__aeabi_fcmple>:
 80016cc:	b510      	push	{r4, lr}
 80016ce:	f000 f89f 	bl	8001810 <__lesf2>
 80016d2:	2800      	cmp	r0, #0
 80016d4:	dd01      	ble.n	80016da <__aeabi_fcmple+0xe>
 80016d6:	2000      	movs	r0, #0
 80016d8:	bd10      	pop	{r4, pc}
 80016da:	2001      	movs	r0, #1
 80016dc:	bd10      	pop	{r4, pc}
 80016de:	46c0      	nop			; (mov r8, r8)

080016e0 <__aeabi_fcmpgt>:
 80016e0:	b510      	push	{r4, lr}
 80016e2:	f000 f855 	bl	8001790 <__gesf2>
 80016e6:	2800      	cmp	r0, #0
 80016e8:	dc01      	bgt.n	80016ee <__aeabi_fcmpgt+0xe>
 80016ea:	2000      	movs	r0, #0
 80016ec:	bd10      	pop	{r4, pc}
 80016ee:	2001      	movs	r0, #1
 80016f0:	bd10      	pop	{r4, pc}
 80016f2:	46c0      	nop			; (mov r8, r8)

080016f4 <__aeabi_fcmpge>:
 80016f4:	b510      	push	{r4, lr}
 80016f6:	f000 f84b 	bl	8001790 <__gesf2>
 80016fa:	2800      	cmp	r0, #0
 80016fc:	da01      	bge.n	8001702 <__aeabi_fcmpge+0xe>
 80016fe:	2000      	movs	r0, #0
 8001700:	bd10      	pop	{r4, pc}
 8001702:	2001      	movs	r0, #1
 8001704:	bd10      	pop	{r4, pc}
 8001706:	46c0      	nop			; (mov r8, r8)

08001708 <__clzsi2>:
 8001708:	211c      	movs	r1, #28
 800170a:	2301      	movs	r3, #1
 800170c:	041b      	lsls	r3, r3, #16
 800170e:	4298      	cmp	r0, r3
 8001710:	d301      	bcc.n	8001716 <__clzsi2+0xe>
 8001712:	0c00      	lsrs	r0, r0, #16
 8001714:	3910      	subs	r1, #16
 8001716:	0a1b      	lsrs	r3, r3, #8
 8001718:	4298      	cmp	r0, r3
 800171a:	d301      	bcc.n	8001720 <__clzsi2+0x18>
 800171c:	0a00      	lsrs	r0, r0, #8
 800171e:	3908      	subs	r1, #8
 8001720:	091b      	lsrs	r3, r3, #4
 8001722:	4298      	cmp	r0, r3
 8001724:	d301      	bcc.n	800172a <__clzsi2+0x22>
 8001726:	0900      	lsrs	r0, r0, #4
 8001728:	3904      	subs	r1, #4
 800172a:	a202      	add	r2, pc, #8	; (adr r2, 8001734 <__clzsi2+0x2c>)
 800172c:	5c10      	ldrb	r0, [r2, r0]
 800172e:	1840      	adds	r0, r0, r1
 8001730:	4770      	bx	lr
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	02020304 	.word	0x02020304
 8001738:	01010101 	.word	0x01010101
	...

08001744 <__eqsf2>:
 8001744:	b570      	push	{r4, r5, r6, lr}
 8001746:	0042      	lsls	r2, r0, #1
 8001748:	0245      	lsls	r5, r0, #9
 800174a:	024e      	lsls	r6, r1, #9
 800174c:	004c      	lsls	r4, r1, #1
 800174e:	0fc3      	lsrs	r3, r0, #31
 8001750:	0a6d      	lsrs	r5, r5, #9
 8001752:	0e12      	lsrs	r2, r2, #24
 8001754:	0a76      	lsrs	r6, r6, #9
 8001756:	0e24      	lsrs	r4, r4, #24
 8001758:	0fc9      	lsrs	r1, r1, #31
 800175a:	2001      	movs	r0, #1
 800175c:	2aff      	cmp	r2, #255	; 0xff
 800175e:	d006      	beq.n	800176e <__eqsf2+0x2a>
 8001760:	2cff      	cmp	r4, #255	; 0xff
 8001762:	d003      	beq.n	800176c <__eqsf2+0x28>
 8001764:	42a2      	cmp	r2, r4
 8001766:	d101      	bne.n	800176c <__eqsf2+0x28>
 8001768:	42b5      	cmp	r5, r6
 800176a:	d006      	beq.n	800177a <__eqsf2+0x36>
 800176c:	bd70      	pop	{r4, r5, r6, pc}
 800176e:	2d00      	cmp	r5, #0
 8001770:	d1fc      	bne.n	800176c <__eqsf2+0x28>
 8001772:	2cff      	cmp	r4, #255	; 0xff
 8001774:	d1fa      	bne.n	800176c <__eqsf2+0x28>
 8001776:	2e00      	cmp	r6, #0
 8001778:	d1f8      	bne.n	800176c <__eqsf2+0x28>
 800177a:	428b      	cmp	r3, r1
 800177c:	d006      	beq.n	800178c <__eqsf2+0x48>
 800177e:	2001      	movs	r0, #1
 8001780:	2a00      	cmp	r2, #0
 8001782:	d1f3      	bne.n	800176c <__eqsf2+0x28>
 8001784:	0028      	movs	r0, r5
 8001786:	1e45      	subs	r5, r0, #1
 8001788:	41a8      	sbcs	r0, r5
 800178a:	e7ef      	b.n	800176c <__eqsf2+0x28>
 800178c:	2000      	movs	r0, #0
 800178e:	e7ed      	b.n	800176c <__eqsf2+0x28>

08001790 <__gesf2>:
 8001790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001792:	0042      	lsls	r2, r0, #1
 8001794:	0245      	lsls	r5, r0, #9
 8001796:	024c      	lsls	r4, r1, #9
 8001798:	0fc3      	lsrs	r3, r0, #31
 800179a:	0048      	lsls	r0, r1, #1
 800179c:	0a6d      	lsrs	r5, r5, #9
 800179e:	0e12      	lsrs	r2, r2, #24
 80017a0:	0a64      	lsrs	r4, r4, #9
 80017a2:	0e00      	lsrs	r0, r0, #24
 80017a4:	0fc9      	lsrs	r1, r1, #31
 80017a6:	2aff      	cmp	r2, #255	; 0xff
 80017a8:	d01e      	beq.n	80017e8 <__gesf2+0x58>
 80017aa:	28ff      	cmp	r0, #255	; 0xff
 80017ac:	d021      	beq.n	80017f2 <__gesf2+0x62>
 80017ae:	2a00      	cmp	r2, #0
 80017b0:	d10a      	bne.n	80017c8 <__gesf2+0x38>
 80017b2:	426e      	negs	r6, r5
 80017b4:	416e      	adcs	r6, r5
 80017b6:	b2f6      	uxtb	r6, r6
 80017b8:	2800      	cmp	r0, #0
 80017ba:	d10f      	bne.n	80017dc <__gesf2+0x4c>
 80017bc:	2c00      	cmp	r4, #0
 80017be:	d10d      	bne.n	80017dc <__gesf2+0x4c>
 80017c0:	2000      	movs	r0, #0
 80017c2:	2d00      	cmp	r5, #0
 80017c4:	d009      	beq.n	80017da <__gesf2+0x4a>
 80017c6:	e005      	b.n	80017d4 <__gesf2+0x44>
 80017c8:	2800      	cmp	r0, #0
 80017ca:	d101      	bne.n	80017d0 <__gesf2+0x40>
 80017cc:	2c00      	cmp	r4, #0
 80017ce:	d001      	beq.n	80017d4 <__gesf2+0x44>
 80017d0:	428b      	cmp	r3, r1
 80017d2:	d011      	beq.n	80017f8 <__gesf2+0x68>
 80017d4:	2101      	movs	r1, #1
 80017d6:	4258      	negs	r0, r3
 80017d8:	4308      	orrs	r0, r1
 80017da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017dc:	2e00      	cmp	r6, #0
 80017de:	d0f7      	beq.n	80017d0 <__gesf2+0x40>
 80017e0:	2001      	movs	r0, #1
 80017e2:	3901      	subs	r1, #1
 80017e4:	4308      	orrs	r0, r1
 80017e6:	e7f8      	b.n	80017da <__gesf2+0x4a>
 80017e8:	2d00      	cmp	r5, #0
 80017ea:	d0de      	beq.n	80017aa <__gesf2+0x1a>
 80017ec:	2002      	movs	r0, #2
 80017ee:	4240      	negs	r0, r0
 80017f0:	e7f3      	b.n	80017da <__gesf2+0x4a>
 80017f2:	2c00      	cmp	r4, #0
 80017f4:	d0db      	beq.n	80017ae <__gesf2+0x1e>
 80017f6:	e7f9      	b.n	80017ec <__gesf2+0x5c>
 80017f8:	4282      	cmp	r2, r0
 80017fa:	dceb      	bgt.n	80017d4 <__gesf2+0x44>
 80017fc:	db04      	blt.n	8001808 <__gesf2+0x78>
 80017fe:	42a5      	cmp	r5, r4
 8001800:	d8e8      	bhi.n	80017d4 <__gesf2+0x44>
 8001802:	2000      	movs	r0, #0
 8001804:	42a5      	cmp	r5, r4
 8001806:	d2e8      	bcs.n	80017da <__gesf2+0x4a>
 8001808:	2101      	movs	r1, #1
 800180a:	1e58      	subs	r0, r3, #1
 800180c:	4308      	orrs	r0, r1
 800180e:	e7e4      	b.n	80017da <__gesf2+0x4a>

08001810 <__lesf2>:
 8001810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001812:	0042      	lsls	r2, r0, #1
 8001814:	024d      	lsls	r5, r1, #9
 8001816:	004c      	lsls	r4, r1, #1
 8001818:	0246      	lsls	r6, r0, #9
 800181a:	0a76      	lsrs	r6, r6, #9
 800181c:	0e12      	lsrs	r2, r2, #24
 800181e:	0fc3      	lsrs	r3, r0, #31
 8001820:	0a6d      	lsrs	r5, r5, #9
 8001822:	0e24      	lsrs	r4, r4, #24
 8001824:	0fc9      	lsrs	r1, r1, #31
 8001826:	2aff      	cmp	r2, #255	; 0xff
 8001828:	d016      	beq.n	8001858 <__lesf2+0x48>
 800182a:	2cff      	cmp	r4, #255	; 0xff
 800182c:	d018      	beq.n	8001860 <__lesf2+0x50>
 800182e:	2a00      	cmp	r2, #0
 8001830:	d10a      	bne.n	8001848 <__lesf2+0x38>
 8001832:	4270      	negs	r0, r6
 8001834:	4170      	adcs	r0, r6
 8001836:	b2c0      	uxtb	r0, r0
 8001838:	2c00      	cmp	r4, #0
 800183a:	d015      	beq.n	8001868 <__lesf2+0x58>
 800183c:	2800      	cmp	r0, #0
 800183e:	d005      	beq.n	800184c <__lesf2+0x3c>
 8001840:	2001      	movs	r0, #1
 8001842:	3901      	subs	r1, #1
 8001844:	4308      	orrs	r0, r1
 8001846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001848:	2c00      	cmp	r4, #0
 800184a:	d013      	beq.n	8001874 <__lesf2+0x64>
 800184c:	4299      	cmp	r1, r3
 800184e:	d014      	beq.n	800187a <__lesf2+0x6a>
 8001850:	2001      	movs	r0, #1
 8001852:	425b      	negs	r3, r3
 8001854:	4318      	orrs	r0, r3
 8001856:	e7f6      	b.n	8001846 <__lesf2+0x36>
 8001858:	2002      	movs	r0, #2
 800185a:	2e00      	cmp	r6, #0
 800185c:	d1f3      	bne.n	8001846 <__lesf2+0x36>
 800185e:	e7e4      	b.n	800182a <__lesf2+0x1a>
 8001860:	2002      	movs	r0, #2
 8001862:	2d00      	cmp	r5, #0
 8001864:	d1ef      	bne.n	8001846 <__lesf2+0x36>
 8001866:	e7e2      	b.n	800182e <__lesf2+0x1e>
 8001868:	2d00      	cmp	r5, #0
 800186a:	d1e7      	bne.n	800183c <__lesf2+0x2c>
 800186c:	2000      	movs	r0, #0
 800186e:	2e00      	cmp	r6, #0
 8001870:	d0e9      	beq.n	8001846 <__lesf2+0x36>
 8001872:	e7ed      	b.n	8001850 <__lesf2+0x40>
 8001874:	2d00      	cmp	r5, #0
 8001876:	d1e9      	bne.n	800184c <__lesf2+0x3c>
 8001878:	e7ea      	b.n	8001850 <__lesf2+0x40>
 800187a:	42a2      	cmp	r2, r4
 800187c:	dc06      	bgt.n	800188c <__lesf2+0x7c>
 800187e:	dbdf      	blt.n	8001840 <__lesf2+0x30>
 8001880:	42ae      	cmp	r6, r5
 8001882:	d803      	bhi.n	800188c <__lesf2+0x7c>
 8001884:	2000      	movs	r0, #0
 8001886:	42ae      	cmp	r6, r5
 8001888:	d3da      	bcc.n	8001840 <__lesf2+0x30>
 800188a:	e7dc      	b.n	8001846 <__lesf2+0x36>
 800188c:	2001      	movs	r0, #1
 800188e:	4249      	negs	r1, r1
 8001890:	4308      	orrs	r0, r1
 8001892:	e7d8      	b.n	8001846 <__lesf2+0x36>

08001894 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001894:	480d      	ldr	r0, [pc, #52]	; (80018cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001896:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001898:	480d      	ldr	r0, [pc, #52]	; (80018d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800189a:	490e      	ldr	r1, [pc, #56]	; (80018d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800189c:	4a0e      	ldr	r2, [pc, #56]	; (80018d8 <LoopForever+0xe>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018a0:	e002      	b.n	80018a8 <LoopCopyDataInit>

080018a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018a6:	3304      	adds	r3, #4

080018a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ac:	d3f9      	bcc.n	80018a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ae:	4a0b      	ldr	r2, [pc, #44]	; (80018dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80018b0:	4c0b      	ldr	r4, [pc, #44]	; (80018e0 <LoopForever+0x16>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018b4:	e001      	b.n	80018ba <LoopFillZerobss>

080018b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018b8:	3204      	adds	r2, #4

080018ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018bc:	d3fb      	bcc.n	80018b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80018be:	f000 fd25 	bl	800230c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80018c2:	f005 fdef 	bl	80074a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018c6:	f000 f8af 	bl	8001a28 <main>

080018ca <LoopForever>:

LoopForever:
    b LoopForever
 80018ca:	e7fe      	b.n	80018ca <LoopForever>
  ldr   r0, =_estack
 80018cc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80018d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d4:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80018d8:	0800932c 	.word	0x0800932c
  ldr r2, =_sbss
 80018dc:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80018e0:	2000285c 	.word	0x2000285c

080018e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018e4:	e7fe      	b.n	80018e4 <ADC1_COMP_IRQHandler>
	...

080018e8 <start_serialport_task>:

/* USER CODE END 4 */

/* start_serialport_task function */
void start_serialport_task(void const * argument)
{
 80018e8:	b510      	push	{r4, lr}

	/* USER CODE BEGIN 5 */
	debug_cons_println("[Kernel] Started serial port thread.");
 80018ea:	4804      	ldr	r0, [pc, #16]	; (80018fc <start_serialport_task+0x14>)
	/* Infinite loop */
	for (;;)
	{
		osDelay(500);
 80018ec:	24fa      	movs	r4, #250	; 0xfa
	debug_cons_println("[Kernel] Started serial port thread.");
 80018ee:	f004 fd7d 	bl	80063ec <debug_cons_println>
		osDelay(500);
 80018f2:	0064      	lsls	r4, r4, #1
 80018f4:	0020      	movs	r0, r4
 80018f6:	f002 feef 	bl	80046d8 <osDelay>
 80018fa:	e7fb      	b.n	80018f4 <start_serialport_task+0xc>
 80018fc:	08007f20 	.word	0x08007f20

08001900 <start_util_thread>:

/* start_util_thread function */
void start_util_thread(void const * argument)
{
	/* USER CODE BEGIN start_util_thread */
	debug_cons_println("[Kernel] Started util thread.");
 8001900:	4807      	ldr	r0, [pc, #28]	; (8001920 <start_util_thread+0x20>)
{
 8001902:	b510      	push	{r4, lr}
	debug_cons_println("[Kernel] Started util thread.");
 8001904:	f004 fd72 	bl	80063ec <debug_cons_println>
	// Check the error code and print the error if the error code is set (not 0x00 > error occurred)
	if (error_code == 0xFF)
 8001908:	4b06      	ldr	r3, [pc, #24]	; (8001924 <start_util_thread+0x24>)
		debug_cons_println(
 800190a:	4807      	ldr	r0, [pc, #28]	; (8001928 <start_util_thread+0x28>)
	if (error_code == 0xFF)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2bff      	cmp	r3, #255	; 0xff
 8001910:	d000      	beq.n	8001914 <start_util_thread+0x14>
				"[Init] GPIO status error 0xFF: Initialisation error.");
	else
		debug_cons_println("[Init] GPIO initialisation status OK.");
 8001912:	4806      	ldr	r0, [pc, #24]	; (800192c <start_util_thread+0x2c>)
 8001914:	f004 fd6a 	bl	80063ec <debug_cons_println>
	// Infinite loop to stop thread from terminating and give freertos control of thread timing.
	for (;;)
	{
		osDelay(100);
 8001918:	2064      	movs	r0, #100	; 0x64
 800191a:	f002 fedd 	bl	80046d8 <osDelay>
 800191e:	e7fb      	b.n	8001918 <start_util_thread+0x18>
 8001920:	08007f45 	.word	0x08007f45
 8001924:	200000c0 	.word	0x200000c0
 8001928:	08007f63 	.word	0x08007f63
 800192c:	08007f98 	.word	0x08007f98

08001930 <start_ssr_thread>:
{
 8001930:	b510      	push	{r4, lr}
		if (ssr_counter >= 100) // 2.5s
 8001932:	4c08      	ldr	r4, [pc, #32]	; (8001954 <start_ssr_thread+0x24>)
 8001934:	8823      	ldrh	r3, [r4, #0]
 8001936:	2b63      	cmp	r3, #99	; 0x63
 8001938:	d903      	bls.n	8001942 <start_ssr_thread+0x12>
			tempctrl_ssr_tick();
 800193a:	f005 fcb1 	bl	80072a0 <tempctrl_ssr_tick>
			ssr_counter = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	8023      	strh	r3, [r4, #0]
		tempctrl_tick();
 8001942:	f005 fc93 	bl	800726c <tempctrl_tick>
		ssr_counter++;
 8001946:	8823      	ldrh	r3, [r4, #0]
		osDelay(25);
 8001948:	2019      	movs	r0, #25
		ssr_counter++;
 800194a:	3301      	adds	r3, #1
 800194c:	8023      	strh	r3, [r4, #0]
		osDelay(25);
 800194e:	f002 fec3 	bl	80046d8 <osDelay>
		if (ssr_counter >= 100) // 2.5s
 8001952:	e7ee      	b.n	8001932 <start_ssr_thread+0x2>
 8001954:	200000c2 	.word	0x200000c2

08001958 <start_display_thread>:
{
 8001958:	b510      	push	{r4, lr}
	debug_cons_println("[Kernel] Started display / menu thread.");
 800195a:	4803      	ldr	r0, [pc, #12]	; (8001968 <start_display_thread+0x10>)
 800195c:	f004 fd46 	bl	80063ec <debug_cons_println>
	roc_menu_run_task();
 8001960:	f004 fe2e 	bl	80065c0 <roc_menu_run_task>
}
 8001964:	bd10      	pop	{r4, pc}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	08007ef8 	.word	0x08007ef8

0800196c <_Error_Handler.constprop.0>:
 */
void _Error_Handler(char *file, int line)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET); // Activate Pin PB13, error signal.
 800196c:	2180      	movs	r1, #128	; 0x80
void _Error_Handler(char *file, int line)
 800196e:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET); // Activate Pin PB13, error signal.
 8001970:	2201      	movs	r2, #1
 8001972:	0189      	lsls	r1, r1, #6
 8001974:	4803      	ldr	r0, [pc, #12]	; (8001984 <_Error_Handler.constprop.0+0x18>)
 8001976:	f001 f849 	bl	8002a0c <HAL_GPIO_WritePin>
	error_code = 0xFF;
 800197a:	22ff      	movs	r2, #255	; 0xff
 800197c:	4b02      	ldr	r3, [pc, #8]	; (8001988 <_Error_Handler.constprop.0+0x1c>)
 800197e:	701a      	strb	r2, [r3, #0]
	/* USER CODE END Error_Handler_Debug */
}
 8001980:	bd10      	pop	{r4, pc}
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	48000400 	.word	0x48000400
 8001988:	200000c0 	.word	0x200000c0

0800198c <SystemClock_Config>:
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14
 800198c:	2319      	movs	r3, #25
{
 800198e:	b500      	push	{lr}
 8001990:	b099      	sub	sp, #100	; 0x64
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14
 8001992:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001994:	3b18      	subs	r3, #24
 8001996:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001998:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800199a:	9312      	str	r3, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800199c:	3301      	adds	r3, #1
 800199e:	9314      	str	r3, [sp, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019a0:	2380      	movs	r3, #128	; 0x80
 80019a2:	025b      	lsls	r3, r3, #9
 80019a4:	9315      	str	r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	02db      	lsls	r3, r3, #11
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80019aa:	2210      	movs	r2, #16
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 80019ac:	9316      	str	r3, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80019ae:	2300      	movs	r3, #0
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b0:	a80b      	add	r0, sp, #44	; 0x2c
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80019b2:	9211      	str	r2, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80019b4:	9317      	str	r3, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b6:	f001 f8db 	bl	8002b70 <HAL_RCC_OscConfig>
 80019ba:	2800      	cmp	r0, #0
 80019bc:	d001      	beq.n	80019c2 <SystemClock_Config+0x36>
		_Error_Handler(__FILE__, __LINE__);
 80019be:	f7ff ffd5 	bl	800196c <_Error_Handler.constprop.0>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80019c2:	2307      	movs	r3, #7
 80019c4:	9300      	str	r3, [sp, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019c6:	3b05      	subs	r3, #5
 80019c8:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ca:	2300      	movs	r3, #0
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80019cc:	2101      	movs	r1, #1
 80019ce:	4668      	mov	r0, sp
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d0:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019d2:	9303      	str	r3, [sp, #12]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80019d4:	f001 fb42 	bl	800305c <HAL_RCC_ClockConfig>
 80019d8:	2800      	cmp	r0, #0
 80019da:	d001      	beq.n	80019e0 <SystemClock_Config+0x54>
		_Error_Handler(__FILE__, __LINE__);
 80019dc:	f7ff ffc6 	bl	800196c <_Error_Handler.constprop.0>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 80019e0:	4b10      	ldr	r3, [pc, #64]	; (8001a24 <SystemClock_Config+0x98>)
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e2:	a804      	add	r0, sp, #16
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 80019e4:	9304      	str	r3, [sp, #16]
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80019e6:	2300      	movs	r3, #0
 80019e8:	9306      	str	r3, [sp, #24]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	9305      	str	r3, [sp, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f0:	f001 fc14 	bl	800321c <HAL_RCCEx_PeriphCLKConfig>
 80019f4:	2800      	cmp	r0, #0
 80019f6:	d001      	beq.n	80019fc <SystemClock_Config+0x70>
		_Error_Handler(__FILE__, __LINE__);
 80019f8:	f7ff ffb8 	bl	800196c <_Error_Handler.constprop.0>
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80019fc:	f001 fbdc 	bl	80031b8 <HAL_RCC_GetHCLKFreq>
 8001a00:	21fa      	movs	r1, #250	; 0xfa
 8001a02:	0089      	lsls	r1, r1, #2
 8001a04:	f7fe fb9c 	bl	8000140 <__udivsi3>
 8001a08:	f000 fe3e 	bl	8002688 <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001a0c:	2004      	movs	r0, #4
 8001a0e:	f000 fe55 	bl	80026bc <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001a12:	2001      	movs	r0, #1
 8001a14:	2200      	movs	r2, #0
 8001a16:	2103      	movs	r1, #3
 8001a18:	4240      	negs	r0, r0
 8001a1a:	f000 fdfb 	bl	8002614 <HAL_NVIC_SetPriority>
}
 8001a1e:	b019      	add	sp, #100	; 0x64
 8001a20:	bd00      	pop	{pc}
 8001a22:	46c0      	nop			; (mov r8, r8)
 8001a24:	00010001 	.word	0x00010001

08001a28 <main>:
{
 8001a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2a:	b0a5      	sub	sp, #148	; 0x94
	HAL_Init();
 8001a2c:	f000 fc9e 	bl	800236c <HAL_Init>
	SystemClock_Config();
 8001a30:	f7ff ffac 	bl	800198c <SystemClock_Config>
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	4eea      	ldr	r6, [pc, #936]	; (8001de0 <main+0x3b8>)
 8001a38:	0309      	lsls	r1, r1, #12
 8001a3a:	6972      	ldr	r2, [r6, #20]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a3c:	2580      	movs	r5, #128	; 0x80
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	6172      	str	r2, [r6, #20]
 8001a42:	6973      	ldr	r3, [r6, #20]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a44:	01ad      	lsls	r5, r5, #6
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8001a46:	400b      	ands	r3, r1
	__HAL_RCC_GPIOF_CLK_ENABLE()
 8001a48:	2180      	movs	r1, #128	; 0x80
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8001a4a:	930c      	str	r3, [sp, #48]	; 0x30
 8001a4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	__HAL_RCC_GPIOF_CLK_ENABLE()
 8001a4e:	6972      	ldr	r2, [r6, #20]
 8001a50:	03c9      	lsls	r1, r1, #15
 8001a52:	430a      	orrs	r2, r1
 8001a54:	6172      	str	r2, [r6, #20]
 8001a56:	6973      	ldr	r3, [r6, #20]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a58:	48e2      	ldr	r0, [pc, #904]	; (8001de4 <main+0x3bc>)
	__HAL_RCC_GPIOF_CLK_ENABLE()
 8001a5a:	400b      	ands	r3, r1
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8001a5c:	2180      	movs	r1, #128	; 0x80
	__HAL_RCC_GPIOF_CLK_ENABLE()
 8001a5e:	930d      	str	r3, [sp, #52]	; 0x34
 8001a60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8001a62:	6972      	ldr	r2, [r6, #20]
 8001a64:	0289      	lsls	r1, r1, #10
 8001a66:	430a      	orrs	r2, r1
 8001a68:	6172      	str	r2, [r6, #20]
 8001a6a:	6973      	ldr	r3, [r6, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6c:	2701      	movs	r7, #1
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8001a6e:	400b      	ands	r3, r1
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8001a70:	2180      	movs	r1, #128	; 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8001a72:	930e      	str	r3, [sp, #56]	; 0x38
 8001a74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8001a76:	6972      	ldr	r2, [r6, #20]
 8001a78:	02c9      	lsls	r1, r1, #11
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	6172      	str	r2, [r6, #20]
 8001a7e:	6973      	ldr	r3, [r6, #20]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a80:	2200      	movs	r2, #0
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8001a82:	400b      	ands	r3, r1
 8001a84:	930f      	str	r3, [sp, #60]	; 0x3c
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a86:	0029      	movs	r1, r5
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8001a88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a8a:	f000 ffbf 	bl	8002a0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4,
 8001a8e:	2090      	movs	r0, #144	; 0x90
 8001a90:	2200      	movs	r2, #0
 8001a92:	211e      	movs	r1, #30
 8001a94:	05c0      	lsls	r0, r0, #23
 8001a96:	f000 ffb9 	bl	8002a0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,
 8001a9a:	21ca      	movs	r1, #202	; 0xca
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	0189      	lsls	r1, r1, #6
 8001aa0:	48d1      	ldr	r0, [pc, #836]	; (8001de8 <main+0x3c0>)
 8001aa2:	f000 ffb3 	bl	8002a0c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001aa6:	951f      	str	r5, [sp, #124]	; 0x7c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2500      	movs	r5, #0
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001aaa:	ac1f      	add	r4, sp, #124	; 0x7c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aac:	0021      	movs	r1, r4
 8001aae:	48cd      	ldr	r0, [pc, #820]	; (8001de4 <main+0x3bc>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab0:	6067      	str	r7, [r4, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	60a5      	str	r5, [r4, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	60e5      	str	r5, [r4, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab6:	f000 feed 	bl	8002894 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aba:	2090      	movs	r0, #144	; 0x90
 8001abc:	0021      	movs	r1, r4
 8001abe:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ac0:	971f      	str	r7, [sp, #124]	; 0x7c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac2:	6065      	str	r5, [r4, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	60a5      	str	r5, [r4, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	f000 fee5 	bl	8002894 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aca:	2090      	movs	r0, #144	; 0x90
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4;
 8001acc:	231e      	movs	r3, #30
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ace:	0021      	movs	r1, r4
 8001ad0:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4;
 8001ad2:	931f      	str	r3, [sp, #124]	; 0x7c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad4:	6067      	str	r7, [r4, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	60a5      	str	r5, [r4, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad8:	60e5      	str	r5, [r4, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ada:	f000 fedb 	bl	8002894 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8001ade:	2330      	movs	r3, #48	; 0x30
 8001ae0:	931f      	str	r3, [sp, #124]	; 0x7c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ae2:	4bc2      	ldr	r3, [pc, #776]	; (8001dec <main+0x3c4>)
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae4:	0021      	movs	r1, r4
 8001ae6:	48bf      	ldr	r0, [pc, #764]	; (8001de4 <main+0x3bc>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ae8:	6063      	str	r3, [r4, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	60a5      	str	r5, [r4, #8]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aec:	f000 fed2 	bl	8002894 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_7 | GPIO_PIN_9;
 8001af0:	23ca      	movs	r3, #202	; 0xca
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af2:	0021      	movs	r1, r4
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_7 | GPIO_PIN_9;
 8001af4:	019b      	lsls	r3, r3, #6
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af6:	48bc      	ldr	r0, [pc, #752]	; (8001de8 <main+0x3c0>)
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_7 | GPIO_PIN_9;
 8001af8:	931f      	str	r3, [sp, #124]	; 0x7c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afa:	6067      	str	r7, [r4, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	60a5      	str	r5, [r4, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	60e5      	str	r5, [r4, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	f000 fec8 	bl	8002894 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_3 | GPIO_PIN_4
 8001b04:	4bba      	ldr	r3, [pc, #744]	; (8001df0 <main+0x3c8>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b06:	0021      	movs	r1, r4
 8001b08:	48b7      	ldr	r0, [pc, #732]	; (8001de8 <main+0x3c0>)
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_3 | GPIO_PIN_4
 8001b0a:	931f      	str	r3, [sp, #124]	; 0x7c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b0c:	6065      	str	r5, [r4, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	60a5      	str	r5, [r4, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b10:	f000 fec0 	bl	8002894 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b14:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b16:	2090      	movs	r0, #144	; 0x90
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	931f      	str	r3, [sp, #124]	; 0x7c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b1c:	4bb3      	ldr	r3, [pc, #716]	; (8001dec <main+0x3c4>)
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1e:	0021      	movs	r1, r4
 8001b20:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b22:	6063      	str	r3, [r4, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	60a5      	str	r5, [r4, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f000 feb5 	bl	8002894 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 8001b2a:	002a      	movs	r2, r5
 8001b2c:	2103      	movs	r1, #3
 8001b2e:	2007      	movs	r0, #7
 8001b30:	f000 fd70 	bl	8002614 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001b34:	2007      	movs	r0, #7
 8001b36:	f000 fd9d 	bl	8002674 <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE()
 8001b3a:	6973      	ldr	r3, [r6, #20]
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8001b3c:	002a      	movs	r2, r5
	__HAL_RCC_DMA1_CLK_ENABLE()
 8001b3e:	433b      	orrs	r3, r7
 8001b40:	6173      	str	r3, [r6, #20]
 8001b42:	6973      	ldr	r3, [r6, #20]
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8001b44:	2103      	movs	r1, #3
	__HAL_RCC_DMA1_CLK_ENABLE()
 8001b46:	403b      	ands	r3, r7
 8001b48:	930b      	str	r3, [sp, #44]	; 0x2c
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8001b4a:	200a      	movs	r0, #10
	__HAL_RCC_DMA1_CLK_ENABLE()
 8001b4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8001b4e:	f000 fd61 	bl	8002614 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001b52:	200a      	movs	r0, #10
 8001b54:	f000 fd8e 	bl	8002674 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 3, 0);
 8001b58:	002a      	movs	r2, r5
 8001b5a:	2103      	movs	r1, #3
 8001b5c:	200b      	movs	r0, #11
 8001b5e:	f000 fd59 	bl	8002614 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8001b62:	200b      	movs	r0, #11
 8001b64:	f000 fd86 	bl	8002674 <HAL_NVIC_EnableIRQ>
	hadc.Instance = ADC1;
 8001b68:	4ea2      	ldr	r6, [pc, #648]	; (8001df4 <main+0x3cc>)
 8001b6a:	4ba3      	ldr	r3, [pc, #652]	; (8001df8 <main+0x3d0>)
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001b6c:	0030      	movs	r0, r6
	hadc.Instance = ADC1;
 8001b6e:	6033      	str	r3, [r6, #0]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b70:	2304      	movs	r3, #4
 8001b72:	6173      	str	r3, [r6, #20]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b74:	23c2      	movs	r3, #194	; 0xc2
 8001b76:	33ff      	adds	r3, #255	; 0xff
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b78:	6075      	str	r5, [r6, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001b7a:	60b5      	str	r5, [r6, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b7c:	60f5      	str	r5, [r6, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001b7e:	6137      	str	r7, [r6, #16]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8001b80:	61b5      	str	r5, [r6, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001b82:	61f5      	str	r5, [r6, #28]
	hadc.Init.ContinuousConvMode = DISABLE;
 8001b84:	6235      	str	r5, [r6, #32]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001b86:	6275      	str	r5, [r6, #36]	; 0x24
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b88:	62b3      	str	r3, [r6, #40]	; 0x28
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b8a:	62f5      	str	r5, [r6, #44]	; 0x2c
	hadc.Init.DMAContinuousRequests = DISABLE;
 8001b8c:	6335      	str	r5, [r6, #48]	; 0x30
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b8e:	6377      	str	r7, [r6, #52]	; 0x34
	if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001b90:	f000 fc1a 	bl	80023c8 <HAL_ADC_Init>
 8001b94:	42a8      	cmp	r0, r5
 8001b96:	d001      	beq.n	8001b9c <main+0x174>
		_Error_Handler(__FILE__, __LINE__);
 8001b98:	f7ff fee8 	bl	800196c <_Error_Handler.constprop.0>
	sConfig.Channel = ADC_CHANNEL_10;
 8001b9c:	230a      	movs	r3, #10
 8001b9e:	931f      	str	r3, [sp, #124]	; 0x7c
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	015b      	lsls	r3, r3, #5
 8001ba4:	6063      	str	r3, [r4, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ba6:	2380      	movs	r3, #128	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001ba8:	0021      	movs	r1, r4
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001baa:	055b      	lsls	r3, r3, #21
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001bac:	0030      	movs	r0, r6
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001bae:	60a3      	str	r3, [r4, #8]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001bb0:	f000 fcb0 	bl	8002514 <HAL_ADC_ConfigChannel>
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	d001      	beq.n	8001bbc <main+0x194>
		_Error_Handler(__FILE__, __LINE__);
 8001bb8:	f7ff fed8 	bl	800196c <_Error_Handler.constprop.0>
	sConfig.Channel = ADC_CHANNEL_11;
 8001bbc:	230b      	movs	r3, #11
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001bbe:	0021      	movs	r1, r4
 8001bc0:	0030      	movs	r0, r6
	sConfig.Channel = ADC_CHANNEL_11;
 8001bc2:	931f      	str	r3, [sp, #124]	; 0x7c
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001bc4:	f000 fca6 	bl	8002514 <HAL_ADC_ConfigChannel>
 8001bc8:	2800      	cmp	r0, #0
 8001bca:	d001      	beq.n	8001bd0 <main+0x1a8>
		_Error_Handler(__FILE__, __LINE__);
 8001bcc:	f7ff fece 	bl	800196c <_Error_Handler.constprop.0>
	sConfig.Channel = ADC_CHANNEL_12;
 8001bd0:	230c      	movs	r3, #12
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001bd2:	0021      	movs	r1, r4
 8001bd4:	0030      	movs	r0, r6
	sConfig.Channel = ADC_CHANNEL_12;
 8001bd6:	931f      	str	r3, [sp, #124]	; 0x7c
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001bd8:	f000 fc9c 	bl	8002514 <HAL_ADC_ConfigChannel>
 8001bdc:	2800      	cmp	r0, #0
 8001bde:	d001      	beq.n	8001be4 <main+0x1bc>
		_Error_Handler(__FILE__, __LINE__);
 8001be0:	f7ff fec4 	bl	800196c <_Error_Handler.constprop.0>
	sConfig.Channel = ADC_CHANNEL_13;
 8001be4:	230d      	movs	r3, #13
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001be6:	0021      	movs	r1, r4
 8001be8:	0030      	movs	r0, r6
	sConfig.Channel = ADC_CHANNEL_13;
 8001bea:	931f      	str	r3, [sp, #124]	; 0x7c
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001bec:	f000 fc92 	bl	8002514 <HAL_ADC_ConfigChannel>
 8001bf0:	2800      	cmp	r0, #0
 8001bf2:	d001      	beq.n	8001bf8 <main+0x1d0>
		_Error_Handler(__FILE__, __LINE__);
 8001bf4:	f7ff feba 	bl	800196c <_Error_Handler.constprop.0>
	hi2c2.Instance = I2C2;
 8001bf8:	4d80      	ldr	r5, [pc, #512]	; (8001dfc <main+0x3d4>)
 8001bfa:	4b81      	ldr	r3, [pc, #516]	; (8001e00 <main+0x3d8>)
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bfc:	2201      	movs	r2, #1
	hi2c2.Instance = I2C2;
 8001bfe:	602b      	str	r3, [r5, #0]
	hi2c2.Init.Timing = 0x20303E5D;
 8001c00:	4b80      	ldr	r3, [pc, #512]	; (8001e04 <main+0x3dc>)
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c02:	0028      	movs	r0, r5
	hi2c2.Init.Timing = 0x20303E5D;
 8001c04:	606b      	str	r3, [r5, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8001c06:	2300      	movs	r3, #0
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c08:	60ea      	str	r2, [r5, #12]
	hi2c2.Init.OwnAddress1 = 0;
 8001c0a:	60ab      	str	r3, [r5, #8]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c0c:	612b      	str	r3, [r5, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8001c0e:	616b      	str	r3, [r5, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c10:	61ab      	str	r3, [r5, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c12:	61eb      	str	r3, [r5, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c14:	622b      	str	r3, [r5, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c16:	f000 ff0b 	bl	8002a30 <HAL_I2C_Init>
 8001c1a:	2800      	cmp	r0, #0
 8001c1c:	d001      	beq.n	8001c22 <main+0x1fa>
		_Error_Handler(__FILE__, __LINE__);
 8001c1e:	f7ff fea5 	bl	800196c <_Error_Handler.constprop.0>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c22:	2100      	movs	r1, #0
 8001c24:	0028      	movs	r0, r5
 8001c26:	f000 ff59 	bl	8002adc <HAL_I2CEx_ConfigAnalogFilter>
 8001c2a:	2800      	cmp	r0, #0
 8001c2c:	d001      	beq.n	8001c32 <main+0x20a>
		_Error_Handler(__FILE__, __LINE__);
 8001c2e:	f7ff fe9d 	bl	800196c <_Error_Handler.constprop.0>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c32:	2100      	movs	r1, #0
 8001c34:	0028      	movs	r0, r5
 8001c36:	f000 ff77 	bl	8002b28 <HAL_I2CEx_ConfigDigitalFilter>
 8001c3a:	2800      	cmp	r0, #0
 8001c3c:	d001      	beq.n	8001c42 <main+0x21a>
		_Error_Handler(__FILE__, __LINE__);
 8001c3e:	f7ff fe95 	bl	800196c <_Error_Handler.constprop.0>
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c42:	22e0      	movs	r2, #224	; 0xe0
	hspi1.Instance = SPI1;
 8001c44:	4d70      	ldr	r5, [pc, #448]	; (8001e08 <main+0x3e0>)
 8001c46:	4b71      	ldr	r3, [pc, #452]	; (8001e0c <main+0x3e4>)
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c48:	00d2      	lsls	r2, r2, #3
	hspi1.Instance = SPI1;
 8001c4a:	602b      	str	r3, [r5, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c4c:	2382      	movs	r3, #130	; 0x82
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c4e:	60ea      	str	r2, [r5, #12]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c50:	2280      	movs	r2, #128	; 0x80
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	606b      	str	r3, [r5, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c56:	2300      	movs	r3, #0
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c58:	0092      	lsls	r2, r2, #2
 8001c5a:	61aa      	str	r2, [r5, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001c5c:	3ad9      	subs	r2, #217	; 0xd9
 8001c5e:	3aff      	subs	r2, #255	; 0xff
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c60:	60ab      	str	r3, [r5, #8]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c62:	612b      	str	r3, [r5, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c64:	616b      	str	r3, [r5, #20]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001c66:	61ea      	str	r2, [r5, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c68:	622b      	str	r3, [r5, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c6a:	626b      	str	r3, [r5, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c6c:	62ab      	str	r3, [r5, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8001c6e:	3a21      	subs	r2, #33	; 0x21
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c70:	632b      	str	r3, [r5, #48]	; 0x30
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c72:	0028      	movs	r0, r5
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c74:	3308      	adds	r3, #8
	hspi1.Init.CRCPolynomial = 7;
 8001c76:	62ea      	str	r2, [r5, #44]	; 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c78:	636b      	str	r3, [r5, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c7a:	f001 fcc5 	bl	8003608 <HAL_SPI_Init>
 8001c7e:	2800      	cmp	r0, #0
 8001c80:	d001      	beq.n	8001c86 <main+0x25e>
		_Error_Handler(__FILE__, __LINE__);
 8001c82:	f7ff fe73 	bl	800196c <_Error_Handler.constprop.0>
	huart1.Instance = USART1;
 8001c86:	4862      	ldr	r0, [pc, #392]	; (8001e10 <main+0x3e8>)
 8001c88:	4b62      	ldr	r3, [pc, #392]	; (8001e14 <main+0x3ec>)
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001c8a:	220c      	movs	r2, #12
	huart1.Instance = USART1;
 8001c8c:	6003      	str	r3, [r0, #0]
	huart1.Init.BaudRate = 14400;
 8001c8e:	23e1      	movs	r3, #225	; 0xe1
 8001c90:	019b      	lsls	r3, r3, #6
 8001c92:	6043      	str	r3, [r0, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c94:	2300      	movs	r3, #0
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001c96:	6142      	str	r2, [r0, #20]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c98:	6083      	str	r3, [r0, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001c9a:	60c3      	str	r3, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001c9c:	6103      	str	r3, [r0, #16]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c9e:	6183      	str	r3, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ca0:	61c3      	str	r3, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ca2:	6203      	str	r3, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ca4:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ca6:	f002 fba9 	bl	80043fc <HAL_UART_Init>
 8001caa:	2800      	cmp	r0, #0
 8001cac:	d001      	beq.n	8001cb2 <main+0x28a>
		_Error_Handler(__FILE__, __LINE__);
 8001cae:	f7ff fe5d 	bl	800196c <_Error_Handler.constprop.0>
	huart3.Instance = USART3;
 8001cb2:	4e59      	ldr	r6, [pc, #356]	; (8001e18 <main+0x3f0>)
 8001cb4:	4b59      	ldr	r3, [pc, #356]	; (8001e1c <main+0x3f4>)
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001cb6:	220c      	movs	r2, #12
	huart3.Instance = USART3;
 8001cb8:	6033      	str	r3, [r6, #0]
	huart3.Init.BaudRate = 115200;
 8001cba:	23e1      	movs	r3, #225	; 0xe1
 8001cbc:	025b      	lsls	r3, r3, #9
 8001cbe:	6073      	str	r3, [r6, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc0:	2300      	movs	r3, #0
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cc2:	0030      	movs	r0, r6
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc4:	60b3      	str	r3, [r6, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001cc6:	60f3      	str	r3, [r6, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001cc8:	6133      	str	r3, [r6, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001cca:	6172      	str	r2, [r6, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ccc:	61b3      	str	r3, [r6, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cce:	61f3      	str	r3, [r6, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cd0:	6233      	str	r3, [r6, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cd2:	6273      	str	r3, [r6, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cd4:	f002 fb92 	bl	80043fc <HAL_UART_Init>
 8001cd8:	2800      	cmp	r0, #0
 8001cda:	d001      	beq.n	8001ce0 <main+0x2b8>
		_Error_Handler(__FILE__, __LINE__);
 8001cdc:	f7ff fe46 	bl	800196c <_Error_Handler.constprop.0>
	hrtc.Instance = RTC;
 8001ce0:	484f      	ldr	r0, [pc, #316]	; (8001e20 <main+0x3f8>)
 8001ce2:	4b50      	ldr	r3, [pc, #320]	; (8001e24 <main+0x3fc>)
	hrtc.Init.AsynchPrediv = 127;
 8001ce4:	227f      	movs	r2, #127	; 0x7f
	hrtc.Instance = RTC;
 8001ce6:	6003      	str	r3, [r0, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001ce8:	2300      	movs	r3, #0
	hrtc.Init.AsynchPrediv = 127;
 8001cea:	6082      	str	r2, [r0, #8]
	hrtc.Init.SynchPrediv = 255;
 8001cec:	3280      	adds	r2, #128	; 0x80
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001cee:	6043      	str	r3, [r0, #4]
	hrtc.Init.SynchPrediv = 255;
 8001cf0:	60c2      	str	r2, [r0, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001cf2:	6103      	str	r3, [r0, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001cf4:	6143      	str	r3, [r0, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001cf6:	6183      	str	r3, [r0, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001cf8:	f001 fb66 	bl	80033c8 <HAL_RTC_Init>
 8001cfc:	2800      	cmp	r0, #0
 8001cfe:	d001      	beq.n	8001d04 <main+0x2dc>
		_Error_Handler(__FILE__, __LINE__);
 8001d00:	f7ff fe34 	bl	800196c <_Error_Handler.constprop.0>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8001d04:	2790      	movs	r7, #144	; 0x90
 8001d06:	05ff      	lsls	r7, r7, #23
 8001d08:	2201      	movs	r2, #1
 8001d0a:	2104      	movs	r1, #4
 8001d0c:	0038      	movs	r0, r7
 8001d0e:	f000 fe7d 	bl	8002a0c <HAL_GPIO_WritePin>
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001d12:	46c0      	nop			; (mov r8, r8)
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8001d14:	2201      	movs	r2, #1
 8001d16:	0038      	movs	r0, r7
 8001d18:	2108      	movs	r1, #8
 8001d1a:	f000 fe77 	bl	8002a0c <HAL_GPIO_WritePin>
	debug_cons_init_handle(&huart3, mutex_uart3Handle);
 8001d1e:	4b42      	ldr	r3, [pc, #264]	; (8001e28 <main+0x400>)
 8001d20:	0030      	movs	r0, r6
 8001d22:	6819      	ldr	r1, [r3, #0]
 8001d24:	f004 fb12 	bl	800634c <debug_cons_init_handle>
	display_init(&hspi1, GPIOA, GPIO_PIN_1, GPIOB, GPIO_PIN_12, GPIOB,
 8001d28:	2280      	movs	r2, #128	; 0x80
 8001d2a:	9206      	str	r2, [sp, #24]
 8001d2c:	3a60      	subs	r2, #96	; 0x60
 8001d2e:	9204      	str	r2, [sp, #16]
 8001d30:	2280      	movs	r2, #128	; 0x80
 8001d32:	4b2d      	ldr	r3, [pc, #180]	; (8001de8 <main+0x3c0>)
 8001d34:	0152      	lsls	r2, r2, #5
 8001d36:	0039      	movs	r1, r7
 8001d38:	9705      	str	r7, [sp, #20]
 8001d3a:	9703      	str	r7, [sp, #12]
 8001d3c:	9301      	str	r3, [sp, #4]
 8001d3e:	0028      	movs	r0, r5
 8001d40:	9202      	str	r2, [sp, #8]
 8001d42:	9200      	str	r2, [sp, #0]
 8001d44:	2202      	movs	r2, #2
 8001d46:	f004 fb95 	bl	8006474 <display_init>
	tc_init(&hspi1);
 8001d4a:	0028      	movs	r0, r5
	osMutexDef(mutex_uart1);
 8001d4c:	2500      	movs	r5, #0
	tc_init(&hspi1);
 8001d4e:	f005 fa13 	bl	8007178 <tc_init>
	mutex_uart1Handle = osMutexCreate(osMutex(mutex_uart1));
 8001d52:	a809      	add	r0, sp, #36	; 0x24
	osMutexDef(mutex_uart1);
 8001d54:	9509      	str	r5, [sp, #36]	; 0x24
	mutex_uart1Handle = osMutexCreate(osMutex(mutex_uart1));
 8001d56:	f002 fcc7 	bl	80046e8 <osMutexCreate>
 8001d5a:	4b34      	ldr	r3, [pc, #208]	; (8001e2c <main+0x404>)
	osMutexDef(mutex_uart3);
 8001d5c:	950a      	str	r5, [sp, #40]	; 0x28
	mutex_uart1Handle = osMutexCreate(osMutex(mutex_uart1));
 8001d5e:	6018      	str	r0, [r3, #0]
	mutex_uart3Handle = osMutexCreate(osMutex(mutex_uart3));
 8001d60:	a80a      	add	r0, sp, #40	; 0x28
 8001d62:	f002 fcc1 	bl	80046e8 <osMutexCreate>
	osThreadDef(serialPortTask, start_serialport_task, osPriorityAboveNormal, 0,
 8001d66:	4e32      	ldr	r6, [pc, #200]	; (8001e30 <main+0x408>)
	mutex_uart3Handle = osMutexCreate(osMutex(mutex_uart3));
 8001d68:	4b2f      	ldr	r3, [pc, #188]	; (8001e28 <main+0x400>)
	osThreadDef(serialPortTask, start_serialport_task, osPriorityAboveNormal, 0,
 8001d6a:	0032      	movs	r2, r6
	mutex_uart3Handle = osMutexCreate(osMutex(mutex_uart3));
 8001d6c:	6018      	str	r0, [r3, #0]
	osThreadDef(serialPortTask, start_serialport_task, osPriorityAboveNormal, 0,
 8001d6e:	ab10      	add	r3, sp, #64	; 0x40
 8001d70:	469c      	mov	ip, r3
 8001d72:	ca83      	ldmia	r2!, {r0, r1, r7}
 8001d74:	c383      	stmia	r3!, {r0, r1, r7}
 8001d76:	ca03      	ldmia	r2!, {r0, r1}
 8001d78:	c303      	stmia	r3!, {r0, r1}
	serialPortTaskHandle = osThreadCreate(osThread(serialPortTask), NULL);
 8001d7a:	0029      	movs	r1, r5
 8001d7c:	4660      	mov	r0, ip
 8001d7e:	f002 fc93 	bl	80046a8 <osThreadCreate>
 8001d82:	4b2c      	ldr	r3, [pc, #176]	; (8001e34 <main+0x40c>)
 8001d84:	6018      	str	r0, [r3, #0]
	osThreadDef(ssrThread, start_ssr_thread, osPriorityLow, 0, 128);
 8001d86:	ab15      	add	r3, sp, #84	; 0x54
 8001d88:	469c      	mov	ip, r3
 8001d8a:	0033      	movs	r3, r6
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	3314      	adds	r3, #20
 8001d90:	cb83      	ldmia	r3!, {r0, r1, r7}
 8001d92:	c283      	stmia	r2!, {r0, r1, r7}
 8001d94:	cb03      	ldmia	r3!, {r0, r1}
 8001d96:	c203      	stmia	r2!, {r0, r1}
	ssrThreadHandle = osThreadCreate(osThread(ssrThread), NULL);
 8001d98:	0029      	movs	r1, r5
 8001d9a:	4660      	mov	r0, ip
 8001d9c:	f002 fc84 	bl	80046a8 <osThreadCreate>
 8001da0:	4b25      	ldr	r3, [pc, #148]	; (8001e38 <main+0x410>)
 8001da2:	6018      	str	r0, [r3, #0]
	osThreadDef(displayThread, start_display_thread, osPriorityAboveNormal, 0,
 8001da4:	ab1a      	add	r3, sp, #104	; 0x68
 8001da6:	469c      	mov	ip, r3
 8001da8:	0033      	movs	r3, r6
 8001daa:	4662      	mov	r2, ip
 8001dac:	3328      	adds	r3, #40	; 0x28
 8001dae:	cb83      	ldmia	r3!, {r0, r1, r7}
 8001db0:	c283      	stmia	r2!, {r0, r1, r7}
 8001db2:	cb03      	ldmia	r3!, {r0, r1}
 8001db4:	c203      	stmia	r2!, {r0, r1}
	displayThreadHandle = osThreadCreate(osThread(displayThread), NULL);
 8001db6:	0029      	movs	r1, r5
 8001db8:	4660      	mov	r0, ip
 8001dba:	f002 fc75 	bl	80046a8 <osThreadCreate>
	osThreadDef(utilThread, start_util_thread, osPriorityBelowNormal, 0, 128);
 8001dbe:	0022      	movs	r2, r4
	displayThreadHandle = osThreadCreate(osThread(displayThread), NULL);
 8001dc0:	4b1e      	ldr	r3, [pc, #120]	; (8001e3c <main+0x414>)
	osThreadDef(utilThread, start_util_thread, osPriorityBelowNormal, 0, 128);
 8001dc2:	363c      	adds	r6, #60	; 0x3c
	displayThreadHandle = osThreadCreate(osThread(displayThread), NULL);
 8001dc4:	6018      	str	r0, [r3, #0]
	osThreadDef(utilThread, start_util_thread, osPriorityBelowNormal, 0, 128);
 8001dc6:	ce0b      	ldmia	r6!, {r0, r1, r3}
 8001dc8:	c20b      	stmia	r2!, {r0, r1, r3}
	utilThreadHandle = osThreadCreate(osThread(utilThread), NULL);
 8001dca:	0020      	movs	r0, r4
	osThreadDef(utilThread, start_util_thread, osPriorityBelowNormal, 0, 128);
 8001dcc:	ce0a      	ldmia	r6!, {r1, r3}
 8001dce:	c20a      	stmia	r2!, {r1, r3}
	utilThreadHandle = osThreadCreate(osThread(utilThread), NULL);
 8001dd0:	0029      	movs	r1, r5
 8001dd2:	f002 fc69 	bl	80046a8 <osThreadCreate>
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <main+0x418>)
 8001dd8:	6018      	str	r0, [r3, #0]
	osKernelStart();
 8001dda:	f002 fc60 	bl	800469e <osKernelStart>
 8001dde:	e7fe      	b.n	8001dde <main+0x3b6>
 8001de0:	40021000 	.word	0x40021000
 8001de4:	48000800 	.word	0x48000800
 8001de8:	48000400 	.word	0x48000400
 8001dec:	10210000 	.word	0x10210000
 8001df0:	0000c178 	.word	0x0000c178
 8001df4:	2000275c 	.word	0x2000275c
 8001df8:	40012400 	.word	0x40012400
 8001dfc:	20002434 	.word	0x20002434
 8001e00:	40005800 	.word	0x40005800
 8001e04:	20303e5d 	.word	0x20303e5d
 8001e08:	2000238c 	.word	0x2000238c
 8001e0c:	40013000 	.word	0x40013000
 8001e10:	2000259c 	.word	0x2000259c
 8001e14:	40013800 	.word	0x40013800
 8001e18:	2000260c 	.word	0x2000260c
 8001e1c:	40004800 	.word	0x40004800
 8001e20:	2000236c 	.word	0x2000236c
 8001e24:	40002800 	.word	0x40002800
 8001e28:	20002758 	.word	0x20002758
 8001e2c:	20002594 	.word	0x20002594
 8001e30:	08007d88 	.word	0x08007d88
 8001e34:	20002598 	.word	0x20002598
 8001e38:	20002754 	.word	0x20002754
 8001e3c:	2000267c 	.word	0x2000267c
 8001e40:	20002590 	.word	0x20002590

08001e44 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM1)
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001e46:	6802      	ldr	r2, [r0, #0]
{
 8001e48:	b510      	push	{r4, lr}
	if (htim->Instance == TIM1)
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d101      	bne.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0xe>
		HAL_IncTick();
 8001e4e:	f000 fa9d 	bl	800238c <HAL_IncTick>
}
 8001e52:	bd10      	pop	{r4, pc}
 8001e54:	40012c00 	.word	0x40012c00

08001e58 <_Error_Handler>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET); // Activate Pin PB13, error signal.
 8001e58:	2180      	movs	r1, #128	; 0x80
{
 8001e5a:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET); // Activate Pin PB13, error signal.
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	0189      	lsls	r1, r1, #6
 8001e60:	4803      	ldr	r0, [pc, #12]	; (8001e70 <_Error_Handler+0x18>)
 8001e62:	f000 fdd3 	bl	8002a0c <HAL_GPIO_WritePin>
	error_code = 0xFF;
 8001e66:	22ff      	movs	r2, #255	; 0xff
 8001e68:	4b02      	ldr	r3, [pc, #8]	; (8001e74 <_Error_Handler+0x1c>)
 8001e6a:	701a      	strb	r2, [r3, #0]
}
 8001e6c:	bd10      	pop	{r4, pc}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	48000400 	.word	0x48000400
 8001e74:	200000c0 	.word	0x200000c0

08001e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e78:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <HAL_MspInit+0x4c>)
 8001e7e:	6999      	ldr	r1, [r3, #24]
 8001e80:	4301      	orrs	r1, r0
 8001e82:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e84:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e86:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e88:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8a:	4002      	ands	r2, r0
 8001e8c:	9200      	str	r2, [sp, #0]
 8001e8e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e90:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001e92:	3806      	subs	r0, #6
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e94:	430a      	orrs	r2, r1
 8001e96:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001e98:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9a:	69db      	ldr	r3, [r3, #28]
 8001e9c:	400b      	ands	r3, r1
 8001e9e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001ea0:	0011      	movs	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ea2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001ea4:	f000 fbb6 	bl	8002614 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001ea8:	2002      	movs	r0, #2
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2103      	movs	r1, #3
 8001eae:	4240      	negs	r0, r0
 8001eb0:	f000 fbb0 	bl	8002614 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2103      	movs	r1, #3
 8001eba:	4240      	negs	r0, r0
 8001ebc:	f000 fbaa 	bl	8002614 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec0:	bd07      	pop	{r0, r1, r2, pc}
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	40021000 	.word	0x40021000

08001ec8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ec8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8001eca:	4b0d      	ldr	r3, [pc, #52]	; (8001f00 <HAL_ADC_MspInit+0x38>)
 8001ecc:	6802      	ldr	r2, [r0, #0]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d113      	bne.n	8001efa <HAL_ADC_MspInit+0x32>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ed2:	2080      	movs	r0, #128	; 0x80
 8001ed4:	4a0b      	ldr	r2, [pc, #44]	; (8001f04 <HAL_ADC_MspInit+0x3c>)
 8001ed6:	0080      	lsls	r0, r0, #2
 8001ed8:	6991      	ldr	r1, [r2, #24]
 8001eda:	4301      	orrs	r1, r0
 8001edc:	6191      	str	r1, [r2, #24]
 8001ede:	6993      	ldr	r3, [r2, #24]
    PC3     ------> ADC_IN13 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee0:	a901      	add	r1, sp, #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ee2:	4003      	ands	r3, r0
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001ee8:	230f      	movs	r3, #15
 8001eea:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eec:	3b0c      	subs	r3, #12
 8001eee:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ef2:	4805      	ldr	r0, [pc, #20]	; (8001f08 <HAL_ADC_MspInit+0x40>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ef6:	f000 fccd 	bl	8002894 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001efa:	b007      	add	sp, #28
 8001efc:	bd00      	pop	{pc}
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	40012400 	.word	0x40012400
 8001f04:	40021000 	.word	0x40021000
 8001f08:	48000800 	.word	0x48000800

08001f0c <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f0c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 8001f0e:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <HAL_I2C_MspInit+0x40>)
 8001f10:	6802      	ldr	r2, [r0, #0]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d117      	bne.n	8001f46 <HAL_I2C_MspInit+0x3a>
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f16:	23c0      	movs	r3, #192	; 0xc0
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f1c:	2312      	movs	r3, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f1e:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f20:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f22:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f24:	3b11      	subs	r3, #17
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f26:	480a      	ldr	r0, [pc, #40]	; (8001f50 <HAL_I2C_MspInit+0x44>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f28:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f2a:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 8001f2c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2e:	f000 fcb1 	bl	8002894 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f32:	2080      	movs	r0, #128	; 0x80
 8001f34:	4a07      	ldr	r2, [pc, #28]	; (8001f54 <HAL_I2C_MspInit+0x48>)
 8001f36:	03c0      	lsls	r0, r0, #15
 8001f38:	69d1      	ldr	r1, [r2, #28]
 8001f3a:	4301      	orrs	r1, r0
 8001f3c:	61d1      	str	r1, [r2, #28]
 8001f3e:	69d3      	ldr	r3, [r2, #28]
 8001f40:	4003      	ands	r3, r0
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001f46:	b007      	add	sp, #28
 8001f48:	bd00      	pop	{pc}
 8001f4a:	46c0      	nop			; (mov r8, r8)
 8001f4c:	40005800 	.word	0x40005800
 8001f50:	48000400 	.word	0x48000400
 8001f54:	40021000 	.word	0x40021000

08001f58 <HAL_RTC_MspInit>:
}

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{

  if(hrtc->Instance==RTC)
 8001f58:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <HAL_RTC_MspInit+0x18>)
 8001f5a:	6802      	ldr	r2, [r0, #0]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d105      	bne.n	8001f6c <HAL_RTC_MspInit+0x14>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	4a04      	ldr	r2, [pc, #16]	; (8001f74 <HAL_RTC_MspInit+0x1c>)
 8001f64:	021b      	lsls	r3, r3, #8
 8001f66:	6a11      	ldr	r1, [r2, #32]
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	6213      	str	r3, [r2, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001f6c:	4770      	bx	lr
 8001f6e:	46c0      	nop			; (mov r8, r8)
 8001f70:	40002800 	.word	0x40002800
 8001f74:	40021000 	.word	0x40021000

08001f78 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f78:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8001f7a:	4b29      	ldr	r3, [pc, #164]	; (8002020 <HAL_SPI_MspInit+0xa8>)
 8001f7c:	6802      	ldr	r2, [r0, #0]
{
 8001f7e:	b087      	sub	sp, #28
 8001f80:	0006      	movs	r6, r0
  if(hspi->Instance==SPI1)
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d149      	bne.n	800201a <HAL_SPI_MspInit+0xa2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f86:	2780      	movs	r7, #128	; 0x80
 8001f88:	4b26      	ldr	r3, [pc, #152]	; (8002024 <HAL_SPI_MspInit+0xac>)
 8001f8a:	017f      	lsls	r7, r7, #5
 8001f8c:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f90:	433a      	orrs	r2, r7
 8001f92:	619a      	str	r2, [r3, #24]
 8001f94:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2500      	movs	r5, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f98:	403b      	ands	r3, r7
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001f9e:	23e0      	movs	r3, #224	; 0xe0
 8001fa0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa2:	3bde      	subs	r3, #222	; 0xde
 8001fa4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa6:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa8:	3301      	adds	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001faa:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001fb0:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb2:	f000 fc6f 	bl	8002894 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001fb6:	4c1c      	ldr	r4, [pc, #112]	; (8002028 <HAL_SPI_MspInit+0xb0>)
 8001fb8:	4b1c      	ldr	r3, [pc, #112]	; (800202c <HAL_SPI_MspInit+0xb4>)
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001fba:	0020      	movs	r0, r4
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001fbc:	6023      	str	r3, [r4, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fbe:	2310      	movs	r3, #16
 8001fc0:	6063      	str	r3, [r4, #4]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fc2:	3370      	adds	r3, #112	; 0x70
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fc4:	60a5      	str	r5, [r4, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fc6:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fc8:	6125      	str	r5, [r4, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fca:	6165      	str	r5, [r4, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001fcc:	61a5      	str	r5, [r4, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001fce:	61e7      	str	r7, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001fd0:	f000 fb82 	bl	80026d8 <HAL_DMA_Init>
 8001fd4:	42a8      	cmp	r0, r5
 8001fd6:	d004      	beq.n	8001fe2 <HAL_SPI_MspInit+0x6a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8001fd8:	2112      	movs	r1, #18
 8001fda:	4815      	ldr	r0, [pc, #84]	; (8002030 <HAL_SPI_MspInit+0xb8>)
 8001fdc:	31ff      	adds	r1, #255	; 0xff
 8001fde:	f7ff ff3b 	bl	8001e58 <_Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001fe2:	4b14      	ldr	r3, [pc, #80]	; (8002034 <HAL_SPI_MspInit+0xbc>)
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001fe4:	6574      	str	r4, [r6, #84]	; 0x54
 8001fe6:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001fe8:	4c13      	ldr	r4, [pc, #76]	; (8002038 <HAL_SPI_MspInit+0xc0>)
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fea:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001fec:	6023      	str	r3, [r4, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	6063      	str	r3, [r4, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ff2:	60a3      	str	r3, [r4, #8]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ff4:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ff6:	6163      	str	r3, [r4, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001ff8:	61a3      	str	r3, [r4, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001ffa:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001ffc:	0020      	movs	r0, r4
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001ffe:	015b      	lsls	r3, r3, #5
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002000:	60e2      	str	r2, [r4, #12]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002002:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002004:	f000 fb68 	bl	80026d8 <HAL_DMA_Init>
 8002008:	2800      	cmp	r0, #0
 800200a:	d004      	beq.n	8002016 <HAL_SPI_MspInit+0x9e>
    {
      _Error_Handler(__FILE__, __LINE__);
 800200c:	2122      	movs	r1, #34	; 0x22
 800200e:	4808      	ldr	r0, [pc, #32]	; (8002030 <HAL_SPI_MspInit+0xb8>)
 8002010:	31ff      	adds	r1, #255	; 0xff
 8002012:	f7ff ff21 	bl	8001e58 <_Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002016:	65b4      	str	r4, [r6, #88]	; 0x58
 8002018:	6266      	str	r6, [r4, #36]	; 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800201a:	b007      	add	sp, #28
 800201c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800201e:	46c0      	nop			; (mov r8, r8)
 8002020:	40013000 	.word	0x40013000
 8002024:	40021000 	.word	0x40021000
 8002028:	200024c4 	.word	0x200024c4
 800202c:	40020030 	.word	0x40020030
 8002030:	08007ff0 	.word	0x08007ff0
 8002034:	4002001c 	.word	0x4002001c
 8002038:	20002710 	.word	0x20002710

0800203c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800203c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800203e:	6803      	ldr	r3, [r0, #0]
 8002040:	4a5f      	ldr	r2, [pc, #380]	; (80021c0 <HAL_UART_MspInit+0x184>)
{
 8002042:	b088      	sub	sp, #32
 8002044:	0005      	movs	r5, r0
  if(huart->Instance==USART1)
 8002046:	4293      	cmp	r3, r2
 8002048:	d162      	bne.n	8002110 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800204a:	2080      	movs	r0, #128	; 0x80
 800204c:	4a5d      	ldr	r2, [pc, #372]	; (80021c4 <HAL_UART_MspInit+0x188>)
 800204e:	01c0      	lsls	r0, r0, #7
 8002050:	6991      	ldr	r1, [r2, #24]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8002054:	4301      	orrs	r1, r0
 8002056:	6191      	str	r1, [r2, #24]
 8002058:	6993      	ldr	r3, [r2, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205a:	a903      	add	r1, sp, #12
    __HAL_RCC_USART1_CLK_ENABLE();
 800205c:	4003      	ands	r3, r0
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002062:	23c0      	movs	r3, #192	; 0xc0
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206a:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800206e:	3301      	adds	r3, #1
 8002070:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002072:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002074:	3b02      	subs	r3, #2
 8002076:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207a:	f000 fc0b 	bl	8002894 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800207e:	4c52      	ldr	r4, [pc, #328]	; (80021c8 <HAL_UART_MspInit+0x18c>)
 8002080:	4b52      	ldr	r3, [pc, #328]	; (80021cc <HAL_UART_MspInit+0x190>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002082:	0020      	movs	r0, r4
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002084:	6023      	str	r3, [r4, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002086:	2310      	movs	r3, #16
 8002088:	6063      	str	r3, [r4, #4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800208a:	3370      	adds	r3, #112	; 0x70
 800208c:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	015b      	lsls	r3, r3, #5
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002092:	60a6      	str	r6, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002094:	6126      	str	r6, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002096:	6166      	str	r6, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002098:	61a6      	str	r6, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800209a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800209c:	f000 fb1c 	bl	80026d8 <HAL_DMA_Init>
 80020a0:	42b0      	cmp	r0, r6
 80020a2:	d004      	beq.n	80020ae <HAL_UART_MspInit+0x72>
    {
      _Error_Handler(__FILE__, __LINE__);
 80020a4:	21b6      	movs	r1, #182	; 0xb6
 80020a6:	484a      	ldr	r0, [pc, #296]	; (80021d0 <HAL_UART_MspInit+0x194>)
 80020a8:	0049      	lsls	r1, r1, #1
 80020aa:	f7ff fed5 	bl	8001e58 <_Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_USART1_TX_DMA_CH4);
 80020ae:	2380      	movs	r3, #128	; 0x80
 80020b0:	4e48      	ldr	r6, [pc, #288]	; (80021d4 <HAL_UART_MspInit+0x198>)
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	6832      	ldr	r2, [r6, #0]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	6033      	str	r3, [r6, #0]

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80020ba:	4b47      	ldr	r3, [pc, #284]	; (80021d8 <HAL_UART_MspInit+0x19c>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80020bc:	662c      	str	r4, [r5, #96]	; 0x60
 80020be:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80020c0:	4c46      	ldr	r4, [pc, #280]	; (80021dc <HAL_UART_MspInit+0x1a0>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020c2:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80020c4:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020c6:	2300      	movs	r3, #0
 80020c8:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ca:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020cc:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020ce:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80020d0:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80020d2:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80020d4:	0020      	movs	r0, r4
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80020d6:	015b      	lsls	r3, r3, #5
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020d8:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80020da:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80020dc:	f000 fafc 	bl	80026d8 <HAL_DMA_Init>
 80020e0:	2800      	cmp	r0, #0
 80020e2:	d004      	beq.n	80020ee <HAL_UART_MspInit+0xb2>
    {
      _Error_Handler(__FILE__, __LINE__);
 80020e4:	21bf      	movs	r1, #191	; 0xbf
 80020e6:	483a      	ldr	r0, [pc, #232]	; (80021d0 <HAL_UART_MspInit+0x194>)
 80020e8:	0049      	lsls	r1, r1, #1
 80020ea:	f7ff feb5 	bl	8001e58 <_Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_USART1_RX_DMA_CH5);
 80020ee:	2380      	movs	r3, #128	; 0x80
 80020f0:	6832      	ldr	r2, [r6, #0]
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	4313      	orrs	r3, r2
 80020f6:	6033      	str	r3, [r6, #0]

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80020f8:	201b      	movs	r0, #27
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80020fa:	666c      	str	r4, [r5, #100]	; 0x64
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80020fc:	2200      	movs	r2, #0
 80020fe:	2103      	movs	r1, #3
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002100:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002102:	f000 fa87 	bl	8002614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002106:	201b      	movs	r0, #27

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8002108:	f000 fab4 	bl	8002674 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800210c:	b008      	add	sp, #32
 800210e:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART3)
 8002110:	4a33      	ldr	r2, [pc, #204]	; (80021e0 <HAL_UART_MspInit+0x1a4>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d1fa      	bne.n	800210c <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002116:	2080      	movs	r0, #128	; 0x80
 8002118:	4a2a      	ldr	r2, [pc, #168]	; (80021c4 <HAL_UART_MspInit+0x188>)
 800211a:	02c0      	lsls	r0, r0, #11
 800211c:	69d1      	ldr	r1, [r2, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8002120:	4301      	orrs	r1, r0
 8002122:	61d1      	str	r1, [r2, #28]
 8002124:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002126:	a903      	add	r1, sp, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 8002128:	4003      	ands	r3, r0
 800212a:	9302      	str	r3, [sp, #8]
 800212c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800212e:	23c0      	movs	r3, #192	; 0xc0
 8002130:	011b      	lsls	r3, r3, #4
 8002132:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002138:	3301      	adds	r3, #1
 800213a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800213c:	4829      	ldr	r0, [pc, #164]	; (80021e4 <HAL_UART_MspInit+0x1a8>)
    GPIO_InitStruct.Alternate = GPIO_AF1_USART3;
 800213e:	3b02      	subs	r3, #2
 8002140:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002144:	f000 fba6 	bl	8002894 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel7;
 8002148:	4c27      	ldr	r4, [pc, #156]	; (80021e8 <HAL_UART_MspInit+0x1ac>)
 800214a:	4b28      	ldr	r3, [pc, #160]	; (80021ec <HAL_UART_MspInit+0x1b0>)
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800214c:	0020      	movs	r0, r4
    hdma_usart3_tx.Instance = DMA1_Channel7;
 800214e:	6023      	str	r3, [r4, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002150:	2310      	movs	r3, #16
 8002152:	6063      	str	r3, [r4, #4]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002154:	3370      	adds	r3, #112	; 0x70
 8002156:	60e3      	str	r3, [r4, #12]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	015b      	lsls	r3, r3, #5
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800215c:	60a6      	str	r6, [r4, #8]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800215e:	6126      	str	r6, [r4, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002160:	6166      	str	r6, [r4, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002162:	61a6      	str	r6, [r4, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002164:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002166:	f000 fab7 	bl	80026d8 <HAL_DMA_Init>
 800216a:	42b0      	cmp	r0, r6
 800216c:	d004      	beq.n	8002178 <HAL_UART_MspInit+0x13c>
      _Error_Handler(__FILE__, __LINE__);
 800216e:	21ac      	movs	r1, #172	; 0xac
 8002170:	4817      	ldr	r0, [pc, #92]	; (80021d0 <HAL_UART_MspInit+0x194>)
 8002172:	31ff      	adds	r1, #255	; 0xff
 8002174:	f7ff fe70 	bl	8001e58 <_Error_Handler>
    hdma_usart3_rx.Instance = DMA1_Channel6;
 8002178:	4b1d      	ldr	r3, [pc, #116]	; (80021f0 <HAL_UART_MspInit+0x1b4>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800217a:	662c      	str	r4, [r5, #96]	; 0x60
 800217c:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart3_rx.Instance = DMA1_Channel6;
 800217e:	4c1d      	ldr	r4, [pc, #116]	; (80021f4 <HAL_UART_MspInit+0x1b8>)
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002180:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_rx.Instance = DMA1_Channel6;
 8002182:	6023      	str	r3, [r4, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002184:	2300      	movs	r3, #0
 8002186:	6063      	str	r3, [r4, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002188:	60a3      	str	r3, [r4, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800218a:	6123      	str	r3, [r4, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800218c:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800218e:	61a3      	str	r3, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002190:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002192:	0020      	movs	r0, r4
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002194:	015b      	lsls	r3, r3, #5
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002196:	60e2      	str	r2, [r4, #12]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002198:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800219a:	f000 fa9d 	bl	80026d8 <HAL_DMA_Init>
 800219e:	2800      	cmp	r0, #0
 80021a0:	d004      	beq.n	80021ac <HAL_UART_MspInit+0x170>
      _Error_Handler(__FILE__, __LINE__);
 80021a2:	21bc      	movs	r1, #188	; 0xbc
 80021a4:	480a      	ldr	r0, [pc, #40]	; (80021d0 <HAL_UART_MspInit+0x194>)
 80021a6:	31ff      	adds	r1, #255	; 0xff
 80021a8:	f7ff fe56 	bl	8001e58 <_Error_Handler>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80021ac:	201d      	movs	r0, #29
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80021ae:	666c      	str	r4, [r5, #100]	; 0x64
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80021b0:	2200      	movs	r2, #0
 80021b2:	2103      	movs	r1, #3
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80021b4:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80021b6:	f000 fa2d 	bl	8002614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 80021ba:	201d      	movs	r0, #29
 80021bc:	e7a4      	b.n	8002108 <HAL_UART_MspInit+0xcc>
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	40013800 	.word	0x40013800
 80021c4:	40021000 	.word	0x40021000
 80021c8:	20002680 	.word	0x20002680
 80021cc:	40020044 	.word	0x40020044
 80021d0:	08007ff0 	.word	0x08007ff0
 80021d4:	40010000 	.word	0x40010000
 80021d8:	40020058 	.word	0x40020058
 80021dc:	200023f0 	.word	0x200023f0
 80021e0:	40004800 	.word	0x40004800
 80021e4:	48000800 	.word	0x48000800
 80021e8:	200026cc 	.word	0x200026cc
 80021ec:	40020080 	.word	0x40020080
 80021f0:	4002006c 	.word	0x4002006c
 80021f4:	20002480 	.word	0x20002480

080021f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f8:	b510      	push	{r4, lr}
 80021fa:	0001      	movs	r1, r0
 80021fc:	b086      	sub	sp, #24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0); 
 80021fe:	2200      	movs	r2, #0
 8002200:	200d      	movs	r0, #13
 8002202:	f000 fa07 	bl	8002614 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn); 
 8002206:	200d      	movs	r0, #13
 8002208:	f000 fa34 	bl	8002674 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800220c:	2080      	movs	r0, #128	; 0x80
 800220e:	4a14      	ldr	r2, [pc, #80]	; (8002260 <HAL_InitTick+0x68>)
 8002210:	0100      	lsls	r0, r0, #4
 8002212:	6991      	ldr	r1, [r2, #24]
 8002214:	4301      	orrs	r1, r0
 8002216:	6191      	str	r1, [r2, #24]
 8002218:	6993      	ldr	r3, [r2, #24]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800221a:	4669      	mov	r1, sp
  __HAL_RCC_TIM1_CLK_ENABLE();
 800221c:	4003      	ands	r3, r0
 800221e:	9301      	str	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002220:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002222:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002224:	f000 ffde 	bl	80031e4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002228:	f000 ffcc 	bl	80031c4 <HAL_RCC_GetPCLK1Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800222c:	4c0d      	ldr	r4, [pc, #52]	; (8002264 <HAL_InitTick+0x6c>)
 800222e:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <HAL_InitTick+0x70>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002230:	490e      	ldr	r1, [pc, #56]	; (800226c <HAL_InitTick+0x74>)
  htim1.Instance = TIM1;
 8002232:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002234:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <HAL_InitTick+0x78>)
 8002236:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002238:	f7fd ff82 	bl	8000140 <__udivsi3>
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 800223c:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800223e:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8002240:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002242:	0020      	movs	r0, r4
  htim1.Init.ClockDivision = 0;
 8002244:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002246:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002248:	f001 fe08 	bl	8003e5c <HAL_TIM_Base_Init>
 800224c:	0003      	movs	r3, r0
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 800224e:	2001      	movs	r0, #1
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002250:	2b00      	cmp	r3, #0
 8002252:	d102      	bne.n	800225a <HAL_InitTick+0x62>
    return HAL_TIM_Base_Start_IT(&htim1);
 8002254:	0020      	movs	r0, r4
 8002256:	f001 fcfe 	bl	8003c56 <HAL_TIM_Base_Start_IT>
}
 800225a:	b006      	add	sp, #24
 800225c:	bd10      	pop	{r4, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	40021000 	.word	0x40021000
 8002264:	200027a8 	.word	0x200027a8
 8002268:	40012c00 	.word	0x40012c00
 800226c:	000f4240 	.word	0x000f4240
 8002270:	000003e7 	.word	0x000003e7

08002274 <NMI_Handler>:

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002274:	4770      	bx	lr

08002276 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8002276:	e7fe      	b.n	8002276 <HardFault_Handler>

08002278 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8002278:	b510      	push	{r4, lr}
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	osSystickHandler();
 800227a:	f002 fa3a 	bl	80046f2 <osSystickHandler>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 800227e:	bd10      	pop	{r4, pc}

08002280 <EXTI4_15_IRQHandler>:

/**
 * @brief This function handles EXTI line 4 to 15 interrupts.
 */
void EXTI4_15_IRQHandler(void)
{
 8002280:	b510      	push	{r4, lr}
	/* USER CODE BEGIN EXTI4_15_IRQn 0 */
	/* USER CODE END EXTI4_15_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002282:	2010      	movs	r0, #16
 8002284:	f000 fbc8 	bl	8002a18 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002288:	2020      	movs	r0, #32
 800228a:	f000 fbc5 	bl	8002a18 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800228e:	2080      	movs	r0, #128	; 0x80
 8002290:	0040      	lsls	r0, r0, #1
 8002292:	f000 fbc1 	bl	8002a18 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI4_15_IRQn 1 */

	/* USER CODE END EXTI4_15_IRQn 1 */
}
 8002296:	bd10      	pop	{r4, pc}

08002298 <DMA1_Channel2_3_IRQHandler>:

/**
 * @brief This function handles DMA1 channel 2 and 3 interrupts.
 */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002298:	b510      	push	{r4, lr}
	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

	/* USER CODE END DMA1_Channel2_3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800229a:	4803      	ldr	r0, [pc, #12]	; (80022a8 <DMA1_Channel2_3_IRQHandler+0x10>)
 800229c:	f000 fab0 	bl	8002800 <HAL_DMA_IRQHandler>
	HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80022a0:	4802      	ldr	r0, [pc, #8]	; (80022ac <DMA1_Channel2_3_IRQHandler+0x14>)
 80022a2:	f000 faad 	bl	8002800 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

	/* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80022a6:	bd10      	pop	{r4, pc}
 80022a8:	20002710 	.word	0x20002710
 80022ac:	200024c4 	.word	0x200024c4

080022b0 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
 * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
 */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80022b0:	b510      	push	{r4, lr}
	/* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

	/* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80022b2:	4806      	ldr	r0, [pc, #24]	; (80022cc <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 80022b4:	f000 faa4 	bl	8002800 <HAL_DMA_IRQHandler>
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80022b8:	4805      	ldr	r0, [pc, #20]	; (80022d0 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 80022ba:	f000 faa1 	bl	8002800 <HAL_DMA_IRQHandler>
	HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80022be:	4805      	ldr	r0, [pc, #20]	; (80022d4 <DMA1_Channel4_5_6_7_IRQHandler+0x24>)
 80022c0:	f000 fa9e 	bl	8002800 <HAL_DMA_IRQHandler>
	HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80022c4:	4804      	ldr	r0, [pc, #16]	; (80022d8 <DMA1_Channel4_5_6_7_IRQHandler+0x28>)
 80022c6:	f000 fa9b 	bl	8002800 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

	/* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 80022ca:	bd10      	pop	{r4, pc}
 80022cc:	20002680 	.word	0x20002680
 80022d0:	200023f0 	.word	0x200023f0
 80022d4:	20002480 	.word	0x20002480
 80022d8:	200026cc 	.word	0x200026cc

080022dc <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
 * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
 */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80022dc:	b510      	push	{r4, lr}
	/* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

	/* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
	HAL_TIM_IRQHandler(&htim1);
 80022de:	4802      	ldr	r0, [pc, #8]	; (80022e8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 80022e0:	f001 fcc7 	bl	8003c72 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

	/* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80022e4:	bd10      	pop	{r4, pc}
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	200027a8 	.word	0x200027a8

080022ec <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
 */
void USART1_IRQHandler(void)
{
 80022ec:	b510      	push	{r4, lr}
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 80022ee:	4802      	ldr	r0, [pc, #8]	; (80022f8 <USART1_IRQHandler+0xc>)
 80022f0:	f002 f938 	bl	8004564 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */

	/* USER CODE END USART1_IRQn 1 */
}
 80022f4:	bd10      	pop	{r4, pc}
 80022f6:	46c0      	nop			; (mov r8, r8)
 80022f8:	2000259c 	.word	0x2000259c

080022fc <USART3_4_IRQHandler>:

/**
 * @brief This function handles USART3 and USART4 global interrupts.
 */
void USART3_4_IRQHandler(void)
{
 80022fc:	b510      	push	{r4, lr}
	/* USER CODE BEGIN USART3_4_IRQn 0 */

	/* USER CODE END USART3_4_IRQn 0 */
	HAL_UART_IRQHandler(&huart3);
 80022fe:	4802      	ldr	r0, [pc, #8]	; (8002308 <USART3_4_IRQHandler+0xc>)
 8002300:	f002 f930 	bl	8004564 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_4_IRQn 1 */

	/* USER CODE END USART3_4_IRQn 1 */
}
 8002304:	bd10      	pop	{r4, pc}
 8002306:	46c0      	nop			; (mov r8, r8)
 8002308:	2000260c 	.word	0x2000260c

0800230c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800230c:	2101      	movs	r1, #1
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002310:	4811      	ldr	r0, [pc, #68]	; (8002358 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	4002      	ands	r2, r0
 800231c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	480e      	ldr	r0, [pc, #56]	; (800235c <SystemInit+0x50>)
 8002322:	4002      	ands	r2, r0
 8002324:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	480d      	ldr	r0, [pc, #52]	; (8002360 <SystemInit+0x54>)
 800232a:	4002      	ands	r2, r0
 800232c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	480c      	ldr	r0, [pc, #48]	; (8002364 <SystemInit+0x58>)
 8002332:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002334:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002336:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800233a:	4382      	bics	r2, r0
 800233c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 800233e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002340:	4809      	ldr	r0, [pc, #36]	; (8002368 <SystemInit+0x5c>)
 8002342:	4002      	ands	r2, r0
 8002344:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002346:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002348:	438a      	bics	r2, r1
 800234a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800234c:	2200      	movs	r2, #0
 800234e:	609a      	str	r2, [r3, #8]

}
 8002350:	4770      	bx	lr
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	40021000 	.word	0x40021000
 8002358:	08ffb80c 	.word	0x08ffb80c
 800235c:	fef6ffff 	.word	0xfef6ffff
 8002360:	fffbffff 	.word	0xfffbffff
 8002364:	ffc0ffff 	.word	0xffc0ffff
 8002368:	fffcfe2c 	.word	0xfffcfe2c

0800236c <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800236c:	2310      	movs	r3, #16
 800236e:	4a06      	ldr	r2, [pc, #24]	; (8002388 <HAL_Init+0x1c>)
{
 8002370:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002372:	6811      	ldr	r1, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002374:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002376:	430b      	orrs	r3, r1
 8002378:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800237a:	f7ff ff3d 	bl	80021f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800237e:	f7ff fd7b 	bl	8001e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002382:	2000      	movs	r0, #0
 8002384:	bd10      	pop	{r4, pc}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	40022000 	.word	0x40022000

0800238c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800238c:	4a02      	ldr	r2, [pc, #8]	; (8002398 <HAL_IncTick+0xc>)
 800238e:	6813      	ldr	r3, [r2, #0]
 8002390:	3301      	adds	r3, #1
 8002392:	6013      	str	r3, [r2, #0]
}
 8002394:	4770      	bx	lr
 8002396:	46c0      	nop			; (mov r8, r8)
 8002398:	200027e8 	.word	0x200027e8

0800239c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800239c:	4b01      	ldr	r3, [pc, #4]	; (80023a4 <HAL_GetTick+0x8>)
 800239e:	6818      	ldr	r0, [r3, #0]
}
 80023a0:	4770      	bx	lr
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	200027e8 	.word	0x200027e8

080023a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80023a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80023aa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80023ac:	f7ff fff6 	bl	800239c <HAL_GetTick>
  uint32_t wait = Delay;
 80023b0:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80023b2:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80023b4:	1c63      	adds	r3, r4, #1
 80023b6:	1e5a      	subs	r2, r3, #1
 80023b8:	4193      	sbcs	r3, r2
 80023ba:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80023bc:	f7ff ffee 	bl	800239c <HAL_GetTick>
 80023c0:	1b40      	subs	r0, r0, r5
 80023c2:	42a0      	cmp	r0, r4
 80023c4:	d3fa      	bcc.n	80023bc <HAL_Delay+0x14>
  {
  }
}
 80023c6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080023c8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ca:	0004      	movs	r4, r0
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80023cc:	2001      	movs	r0, #1
  if(hadc == NULL)
 80023ce:	2c00      	cmp	r4, #0
 80023d0:	d072      	beq.n	80024b8 <HAL_ADC_Init+0xf0>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d106      	bne.n	80023e6 <HAL_ADC_Init+0x1e>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023d8:	0022      	movs	r2, r4
 80023da:	3240      	adds	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 80023dc:	64a3      	str	r3, [r4, #72]	; 0x48
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023de:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 80023e0:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 80023e2:	f7ff fd71 	bl	8001ec8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80023e8:	06db      	lsls	r3, r3, #27
 80023ea:	d500      	bpl.n	80023ee <HAL_ADC_Init+0x26>
 80023ec:	e079      	b.n	80024e2 <HAL_ADC_Init+0x11a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80023ee:	2204      	movs	r2, #4
 80023f0:	6823      	ldr	r3, [r4, #0]
 80023f2:	6898      	ldr	r0, [r3, #8]
 80023f4:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 80023f6:	d000      	beq.n	80023fa <HAL_ADC_Init+0x32>
 80023f8:	e073      	b.n	80024e2 <HAL_ADC_Init+0x11a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023fa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80023fc:	4942      	ldr	r1, [pc, #264]	; (8002508 <HAL_ADC_Init+0x140>)
 80023fe:	4011      	ands	r1, r2
 8002400:	2202      	movs	r2, #2
 8002402:	430a      	orrs	r2, r1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002404:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8002406:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	400a      	ands	r2, r1
 800240c:	2a01      	cmp	r2, #1
 800240e:	d000      	beq.n	8002412 <HAL_ADC_Init+0x4a>
 8002410:	e06d      	b.n	80024ee <HAL_ADC_Init+0x126>
 8002412:	6819      	ldr	r1, [r3, #0]
 8002414:	4211      	tst	r1, r2
 8002416:	d102      	bne.n	800241e <HAL_ADC_Init+0x56>
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	0412      	lsls	r2, r2, #16
 800241c:	d567      	bpl.n	80024ee <HAL_ADC_Init+0x126>
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	493a      	ldr	r1, [pc, #232]	; (800250c <HAL_ADC_Init+0x144>)
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8002422:	6a25      	ldr	r5, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002424:	400a      	ands	r2, r1
 8002426:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8002428:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800242a:	036f      	lsls	r7, r5, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800242c:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 800242e:	69e2      	ldr	r2, [r4, #28]
 8002430:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8002432:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8002434:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002436:	3a01      	subs	r2, #1
 8002438:	1e56      	subs	r6, r2, #1
 800243a:	41b2      	sbcs	r2, r6
 800243c:	0316      	lsls	r6, r2, #12
 800243e:	68e2      	ldr	r2, [r4, #12]
 8002440:	4311      	orrs	r1, r2
                 hadc->Init.DataAlign                                   |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8002442:	6922      	ldr	r2, [r4, #16]
 8002444:	430f      	orrs	r7, r1
 8002446:	2a02      	cmp	r2, #2
 8002448:	d100      	bne.n	800244c <HAL_ADC_Init+0x84>
 800244a:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 800244c:	6b22      	ldr	r2, [r4, #48]	; 0x30
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800244e:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8002450:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8002452:	433a      	orrs	r2, r7
 8002454:	4332      	orrs	r2, r6
 8002456:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002458:	2901      	cmp	r1, #1
 800245a:	d104      	bne.n	8002466 <HAL_ADC_Init+0x9e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800245c:	2d00      	cmp	r5, #0
 800245e:	d12c      	bne.n	80024ba <HAL_ADC_Init+0xf2>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002460:	2180      	movs	r1, #128	; 0x80
 8002462:	0249      	lsls	r1, r1, #9
 8002464:	430a      	orrs	r2, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002466:	20c2      	movs	r0, #194	; 0xc2
 8002468:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800246a:	30ff      	adds	r0, #255	; 0xff
 800246c:	4281      	cmp	r1, r0
 800246e:	d002      	beq.n	8002476 <HAL_ADC_Init+0xae>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002470:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002472:	4301      	orrs	r1, r0
 8002474:	430a      	orrs	r2, r1
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002476:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002478:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800247a:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800247c:	4311      	orrs	r1, r2
 800247e:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002480:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002482:	4281      	cmp	r1, r0
 8002484:	d002      	beq.n	800248c <HAL_ADC_Init+0xc4>
 8002486:	1e48      	subs	r0, r1, #1
 8002488:	2806      	cmp	r0, #6
 800248a:	d807      	bhi.n	800249c <HAL_ADC_Init+0xd4>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800248c:	2507      	movs	r5, #7
 800248e:	6958      	ldr	r0, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002490:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002492:	43a8      	bics	r0, r5
 8002494:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002496:	6958      	ldr	r0, [r3, #20]
 8002498:	4301      	orrs	r1, r0
 800249a:	6159      	str	r1, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	491c      	ldr	r1, [pc, #112]	; (8002510 <HAL_ADC_Init+0x148>)
 80024a0:	400b      	ands	r3, r1
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d111      	bne.n	80024ca <HAL_ADC_Init+0x102>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024a6:	2000      	movs	r0, #0
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024a8:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80024aa:	64a0      	str	r0, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 80024ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80024ae:	4393      	bics	r3, r2
 80024b0:	001a      	movs	r2, r3
 80024b2:	2301      	movs	r3, #1
 80024b4:	4313      	orrs	r3, r2
 80024b6:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 80024b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024ba:	2020      	movs	r0, #32
 80024bc:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80024be:	4328      	orrs	r0, r5
 80024c0:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80024c4:	4301      	orrs	r1, r0
 80024c6:	64a1      	str	r1, [r4, #72]	; 0x48
 80024c8:	e7cd      	b.n	8002466 <HAL_ADC_Init+0x9e>
      ADC_STATE_CLR_SET(hadc->State,
 80024ca:	2212      	movs	r2, #18
 80024cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ce:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 80024d0:	4393      	bics	r3, r2
 80024d2:	001a      	movs	r2, r3
 80024d4:	2310      	movs	r3, #16
 80024d6:	4313      	orrs	r3, r2
 80024d8:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024da:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80024dc:	4303      	orrs	r3, r0
 80024de:	64a3      	str	r3, [r4, #72]	; 0x48
 80024e0:	e7ea      	b.n	80024b8 <HAL_ADC_Init+0xf0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e2:	2310      	movs	r3, #16
 80024e4:	6c62      	ldr	r2, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80024e6:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e8:	4313      	orrs	r3, r2
 80024ea:	6463      	str	r3, [r4, #68]	; 0x44
 80024ec:	e7e4      	b.n	80024b8 <HAL_ADC_Init+0xf0>
      MODIFY_REG(hadc->Instance->CFGR1,
 80024ee:	2118      	movs	r1, #24
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	438a      	bics	r2, r1
 80024f4:	68a1      	ldr	r1, [r4, #8]
 80024f6:	430a      	orrs	r2, r1
 80024f8:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80024fa:	6919      	ldr	r1, [r3, #16]
 80024fc:	6862      	ldr	r2, [r4, #4]
 80024fe:	0089      	lsls	r1, r1, #2
 8002500:	0889      	lsrs	r1, r1, #2
 8002502:	4311      	orrs	r1, r2
 8002504:	6119      	str	r1, [r3, #16]
 8002506:	e78a      	b.n	800241e <HAL_ADC_Init+0x56>
 8002508:	fffffefd 	.word	0xfffffefd
 800250c:	fffe0219 	.word	0xfffe0219
 8002510:	833fffe7 	.word	0x833fffe7

08002514 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8002516:	2300      	movs	r3, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002518:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 800251a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800251c:	3440      	adds	r4, #64	; 0x40
 800251e:	7823      	ldrb	r3, [r4, #0]
{
 8002520:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 8002522:	2002      	movs	r0, #2
 8002524:	2b01      	cmp	r3, #1
 8002526:	d02b      	beq.n	8002580 <HAL_ADC_ConfigChannel+0x6c>
 8002528:	2301      	movs	r3, #1
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800252a:	682a      	ldr	r2, [r5, #0]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800252c:	6bae      	ldr	r6, [r5, #56]	; 0x38
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800252e:	6890      	ldr	r0, [r2, #8]
  __HAL_LOCK(hadc);
 8002530:	7023      	strb	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002532:	0740      	lsls	r0, r0, #29
 8002534:	d45a      	bmi.n	80025ec <HAL_ADC_ConfigChannel+0xd8>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002536:	4830      	ldr	r0, [pc, #192]	; (80025f8 <HAL_ADC_ConfigChannel+0xe4>)
 8002538:	684f      	ldr	r7, [r1, #4]
 800253a:	680d      	ldr	r5, [r1, #0]
 800253c:	4287      	cmp	r7, r0
 800253e:	d03f      	beq.n	80025c0 <HAL_ADC_ConfigChannel+0xac>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002540:	40ab      	lsls	r3, r5
 8002542:	0018      	movs	r0, r3
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002544:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002546:	6a97      	ldr	r7, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002548:	055b      	lsls	r3, r3, #21
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800254a:	4338      	orrs	r0, r7
 800254c:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800254e:	429e      	cmp	r6, r3
 8002550:	d00f      	beq.n	8002572 <HAL_ADC_ConfigChannel+0x5e>
 8002552:	3e01      	subs	r6, #1
 8002554:	2e06      	cmp	r6, #6
 8002556:	d90c      	bls.n	8002572 <HAL_ADC_ConfigChannel+0x5e>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002558:	688b      	ldr	r3, [r1, #8]
 800255a:	2107      	movs	r1, #7
 800255c:	6950      	ldr	r0, [r2, #20]
 800255e:	4008      	ands	r0, r1
 8002560:	4283      	cmp	r3, r0
 8002562:	d006      	beq.n	8002572 <HAL_ADC_ConfigChannel+0x5e>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002564:	6950      	ldr	r0, [r2, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002566:	400b      	ands	r3, r1
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002568:	4388      	bics	r0, r1
 800256a:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800256c:	6950      	ldr	r0, [r2, #20]
 800256e:	4303      	orrs	r3, r0
 8002570:	6153      	str	r3, [r2, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002572:	002b      	movs	r3, r5
 8002574:	3b10      	subs	r3, #16
 8002576:	2b02      	cmp	r3, #2
 8002578:	d903      	bls.n	8002582 <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800257a:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800257c:	2300      	movs	r3, #0
 800257e:	7023      	strb	r3, [r4, #0]
  
  /* Return function status */
  return tmp_hal_status;
}
 8002580:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002582:	4a1e      	ldr	r2, [pc, #120]	; (80025fc <HAL_ADC_ConfigChannel+0xe8>)
 8002584:	2380      	movs	r3, #128	; 0x80
 8002586:	6811      	ldr	r1, [r2, #0]
 8002588:	2d10      	cmp	r5, #16
 800258a:	d015      	beq.n	80025b8 <HAL_ADC_ConfigChannel+0xa4>
 800258c:	2d11      	cmp	r5, #17
 800258e:	d015      	beq.n	80025bc <HAL_ADC_ConfigChannel+0xa8>
 8002590:	045b      	lsls	r3, r3, #17
 8002592:	430b      	orrs	r3, r1
 8002594:	6013      	str	r3, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002596:	2d10      	cmp	r5, #16
 8002598:	d1ef      	bne.n	800257a <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800259a:	4b19      	ldr	r3, [pc, #100]	; (8002600 <HAL_ADC_ConfigChannel+0xec>)
 800259c:	4919      	ldr	r1, [pc, #100]	; (8002604 <HAL_ADC_ConfigChannel+0xf0>)
 800259e:	6818      	ldr	r0, [r3, #0]
 80025a0:	f7fd fdce 	bl	8000140 <__udivsi3>
 80025a4:	230a      	movs	r3, #10
 80025a6:	4358      	muls	r0, r3
 80025a8:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 80025aa:	9b01      	ldr	r3, [sp, #4]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0e4      	beq.n	800257a <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 80025b0:	9b01      	ldr	r3, [sp, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	e7f8      	b.n	80025aa <HAL_ADC_ConfigChannel+0x96>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80025b8:	041b      	lsls	r3, r3, #16
 80025ba:	e7ea      	b.n	8002592 <HAL_ADC_ConfigChannel+0x7e>
 80025bc:	03db      	lsls	r3, r3, #15
 80025be:	e7e8      	b.n	8002592 <HAL_ADC_ConfigChannel+0x7e>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80025c0:	40ab      	lsls	r3, r5
 80025c2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80025c4:	4399      	bics	r1, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80025c6:	002b      	movs	r3, r5
 80025c8:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80025ca:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d8d4      	bhi.n	800257a <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80025d0:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <HAL_ADC_ConfigChannel+0xe8>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	2d10      	cmp	r5, #16
 80025d6:	d005      	beq.n	80025e4 <HAL_ADC_ConfigChannel+0xd0>
 80025d8:	2d11      	cmp	r5, #17
 80025da:	d005      	beq.n	80025e8 <HAL_ADC_ConfigChannel+0xd4>
 80025dc:	490a      	ldr	r1, [pc, #40]	; (8002608 <HAL_ADC_ConfigChannel+0xf4>)
 80025de:	400a      	ands	r2, r1
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	e7ca      	b.n	800257a <HAL_ADC_ConfigChannel+0x66>
 80025e4:	4909      	ldr	r1, [pc, #36]	; (800260c <HAL_ADC_ConfigChannel+0xf8>)
 80025e6:	e7fa      	b.n	80025de <HAL_ADC_ConfigChannel+0xca>
 80025e8:	4909      	ldr	r1, [pc, #36]	; (8002610 <HAL_ADC_ConfigChannel+0xfc>)
 80025ea:	e7f8      	b.n	80025de <HAL_ADC_ConfigChannel+0xca>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025ec:	2220      	movs	r2, #32
 80025ee:	6c69      	ldr	r1, [r5, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80025f0:	0018      	movs	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025f2:	430a      	orrs	r2, r1
 80025f4:	646a      	str	r2, [r5, #68]	; 0x44
 80025f6:	e7c1      	b.n	800257c <HAL_ADC_ConfigChannel+0x68>
 80025f8:	00001001 	.word	0x00001001
 80025fc:	40012708 	.word	0x40012708
 8002600:	20000000 	.word	0x20000000
 8002604:	000f4240 	.word	0x000f4240
 8002608:	feffffff 	.word	0xfeffffff
 800260c:	ff7fffff 	.word	0xff7fffff
 8002610:	ffbfffff 	.word	0xffbfffff

08002614 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002614:	b570      	push	{r4, r5, r6, lr}
 8002616:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002618:	2800      	cmp	r0, #0
 800261a:	da14      	bge.n	8002646 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800261c:	230f      	movs	r3, #15
 800261e:	b2c0      	uxtb	r0, r0
 8002620:	4003      	ands	r3, r0
 8002622:	3b08      	subs	r3, #8
 8002624:	4a11      	ldr	r2, [pc, #68]	; (800266c <HAL_NVIC_SetPriority+0x58>)
 8002626:	089b      	lsrs	r3, r3, #2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	189b      	adds	r3, r3, r2
 800262c:	2203      	movs	r2, #3
 800262e:	4010      	ands	r0, r2
 8002630:	4090      	lsls	r0, r2
 8002632:	32fc      	adds	r2, #252	; 0xfc
 8002634:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002636:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002638:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800263a:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800263c:	69dc      	ldr	r4, [r3, #28]
 800263e:	43ac      	bics	r4, r5
 8002640:	4321      	orrs	r1, r4
 8002642:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002644:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002646:	2503      	movs	r5, #3
 8002648:	0883      	lsrs	r3, r0, #2
 800264a:	4028      	ands	r0, r5
 800264c:	40a8      	lsls	r0, r5
 800264e:	35fc      	adds	r5, #252	; 0xfc
 8002650:	002e      	movs	r6, r5
 8002652:	4a07      	ldr	r2, [pc, #28]	; (8002670 <HAL_NVIC_SetPriority+0x5c>)
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	189b      	adds	r3, r3, r2
 8002658:	22c0      	movs	r2, #192	; 0xc0
 800265a:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800265c:	4029      	ands	r1, r5
 800265e:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002660:	0092      	lsls	r2, r2, #2
 8002662:	589c      	ldr	r4, [r3, r2]
 8002664:	43b4      	bics	r4, r6
 8002666:	4321      	orrs	r1, r4
 8002668:	5099      	str	r1, [r3, r2]
 800266a:	e7eb      	b.n	8002644 <HAL_NVIC_SetPriority+0x30>
 800266c:	e000ed00 	.word	0xe000ed00
 8002670:	e000e100 	.word	0xe000e100

08002674 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002674:	231f      	movs	r3, #31
 8002676:	4018      	ands	r0, r3
 8002678:	3b1e      	subs	r3, #30
 800267a:	4083      	lsls	r3, r0
 800267c:	4a01      	ldr	r2, [pc, #4]	; (8002684 <HAL_NVIC_EnableIRQ+0x10>)
 800267e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002680:	4770      	bx	lr
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	e000e100 	.word	0xe000e100

08002688 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002688:	4a09      	ldr	r2, [pc, #36]	; (80026b0 <HAL_SYSTICK_Config+0x28>)
 800268a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800268c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800268e:	4293      	cmp	r3, r2
 8002690:	d80d      	bhi.n	80026ae <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002692:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002694:	4a07      	ldr	r2, [pc, #28]	; (80026b4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002696:	4808      	ldr	r0, [pc, #32]	; (80026b8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002698:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800269a:	6a03      	ldr	r3, [r0, #32]
 800269c:	0609      	lsls	r1, r1, #24
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	0a1b      	lsrs	r3, r3, #8
 80026a2:	430b      	orrs	r3, r1
 80026a4:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026a6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026a8:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026aa:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ac:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80026ae:	4770      	bx	lr
 80026b0:	00ffffff 	.word	0x00ffffff
 80026b4:	e000e010 	.word	0xe000e010
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80026bc:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80026be:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80026c0:	2804      	cmp	r0, #4
 80026c2:	d102      	bne.n	80026ca <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80026c4:	4310      	orrs	r0, r2
 80026c6:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80026c8:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80026ca:	2104      	movs	r1, #4
 80026cc:	438a      	bics	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]
}
 80026d0:	e7fa      	b.n	80026c8 <HAL_SYSTICK_CLKSourceConfig+0xc>
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	e000e010 	.word	0xe000e010

080026d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80026d8:	b570      	push	{r4, r5, r6, lr}
 80026da:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 80026dc:	2001      	movs	r0, #1
  if(NULL == hdma)
 80026de:	2c00      	cmp	r4, #0
 80026e0:	d028      	beq.n	8002734 <HAL_DMA_Init+0x5c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026e2:	2302      	movs	r3, #2

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026e4:	6820      	ldr	r0, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80026e6:	1ca5      	adds	r5, r4, #2
 80026e8:	77eb      	strb	r3, [r5, #31]
  tmp = hdma->Instance->CCR;
 80026ea:	6802      	ldr	r2, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026ec:	4b12      	ldr	r3, [pc, #72]	; (8002738 <HAL_DMA_Init+0x60>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026ee:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026f0:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 80026f2:	6863      	ldr	r3, [r4, #4]
 80026f4:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026f6:	68e1      	ldr	r1, [r4, #12]
 80026f8:	430b      	orrs	r3, r1
 80026fa:	6921      	ldr	r1, [r4, #16]
 80026fc:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026fe:	6961      	ldr	r1, [r4, #20]
 8002700:	430b      	orrs	r3, r1
 8002702:	69a1      	ldr	r1, [r4, #24]
 8002704:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002706:	69e1      	ldr	r1, [r4, #28]
 8002708:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 800270a:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800270c:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800270e:	4b0b      	ldr	r3, [pc, #44]	; (800273c <HAL_DMA_Init+0x64>)
 8002710:	2114      	movs	r1, #20
 8002712:	18c0      	adds	r0, r0, r3
 8002714:	f7fd fd14 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002718:	4b09      	ldr	r3, [pc, #36]	; (8002740 <HAL_DMA_Init+0x68>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800271a:	0080      	lsls	r0, r0, #2
 800271c:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800271e:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 8002720:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002722:	2301      	movs	r3, #1
  hdma->XferCpltCallback = NULL;
 8002724:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8002726:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8002728:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800272a:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272c:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 800272e:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8002730:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002732:	77e0      	strb	r0, [r4, #31]
}  
 8002734:	bd70      	pop	{r4, r5, r6, pc}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	ffffc00f 	.word	0xffffc00f
 800273c:	bffdfff8 	.word	0xbffdfff8
 8002740:	40020000 	.word	0x40020000

08002744 <HAL_DMA_Start_IT>:
{
 8002744:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8002746:	1c46      	adds	r6, r0, #1
 8002748:	7ff5      	ldrb	r5, [r6, #31]
 800274a:	2402      	movs	r4, #2
 800274c:	2d01      	cmp	r5, #1
 800274e:	d026      	beq.n	800279e <HAL_DMA_Start_IT+0x5a>
 8002750:	2501      	movs	r5, #1
 8002752:	77f5      	strb	r5, [r6, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002754:	1905      	adds	r5, r0, r4
 8002756:	46ac      	mov	ip, r5
 8002758:	7fed      	ldrb	r5, [r5, #31]
 800275a:	2700      	movs	r7, #0
 800275c:	b2ed      	uxtb	r5, r5
 800275e:	2d01      	cmp	r5, #1
 8002760:	d129      	bne.n	80027b6 <HAL_DMA_Start_IT+0x72>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002762:	4666      	mov	r6, ip
 8002764:	77f4      	strb	r4, [r6, #31]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002766:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002768:	6387      	str	r7, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800276a:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800276c:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800276e:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002770:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002772:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002774:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8002776:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8002778:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800277a:	6843      	ldr	r3, [r0, #4]
 800277c:	6805      	ldr	r5, [r0, #0]
 800277e:	2b10      	cmp	r3, #16
 8002780:	d10f      	bne.n	80027a2 <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 8002782:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002784:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002786:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002788:	6822      	ldr	r2, [r4, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00c      	beq.n	80027a8 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800278e:	230e      	movs	r3, #14
 8002790:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002792:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002794:	2301      	movs	r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8002796:	2400      	movs	r4, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002798:	682a      	ldr	r2, [r5, #0]
 800279a:	4313      	orrs	r3, r2
 800279c:	602b      	str	r3, [r5, #0]
} 
 800279e:	0020      	movs	r0, r4
 80027a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80027a2:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80027a4:	60e2      	str	r2, [r4, #12]
 80027a6:	e7ee      	b.n	8002786 <HAL_DMA_Start_IT+0x42>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80027a8:	230a      	movs	r3, #10
 80027aa:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80027ac:	2204      	movs	r2, #4
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80027ae:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	4393      	bics	r3, r2
 80027b4:	e7ed      	b.n	8002792 <HAL_DMA_Start_IT+0x4e>
    __HAL_UNLOCK(hdma); 
 80027b6:	77f7      	strb	r7, [r6, #31]
 80027b8:	e7f1      	b.n	800279e <HAL_DMA_Start_IT+0x5a>

080027ba <HAL_DMA_Abort_IT>:
{  
 80027ba:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027bc:	1c84      	adds	r4, r0, #2
 80027be:	7fe3      	ldrb	r3, [r4, #31]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d004      	beq.n	80027ce <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c4:	2304      	movs	r3, #4
 80027c6:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80027c8:	3b03      	subs	r3, #3
}
 80027ca:	0018      	movs	r0, r3
 80027cc:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80027ce:	210e      	movs	r1, #14
 80027d0:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80027d2:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	438a      	bics	r2, r1
 80027d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80027da:	2201      	movs	r2, #1
 80027dc:	6819      	ldr	r1, [r3, #0]
 80027de:	4391      	bics	r1, r2
 80027e0:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80027e2:	0011      	movs	r1, r2
 80027e4:	40a9      	lsls	r1, r5
 80027e6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80027e8:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80027ea:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 80027ec:	2400      	movs	r4, #0
 80027ee:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 80027f0:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80027f2:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80027f4:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80027f6:	42a2      	cmp	r2, r4
 80027f8:	d0e7      	beq.n	80027ca <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80027fa:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80027fc:	0023      	movs	r3, r4
 80027fe:	e7e4      	b.n	80027ca <HAL_DMA_Abort_IT+0x10>

08002800 <HAL_DMA_IRQHandler>:
{
 8002800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002802:	2704      	movs	r7, #4
 8002804:	003e      	movs	r6, r7
 8002806:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002808:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800280a:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800280c:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800280e:	6803      	ldr	r3, [r0, #0]
 8002810:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002812:	422e      	tst	r6, r5
 8002814:	d00d      	beq.n	8002832 <HAL_DMA_IRQHandler+0x32>
 8002816:	423c      	tst	r4, r7
 8002818:	d00b      	beq.n	8002832 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800281a:	6819      	ldr	r1, [r3, #0]
 800281c:	0689      	lsls	r1, r1, #26
 800281e:	d402      	bmi.n	8002826 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002820:	6819      	ldr	r1, [r3, #0]
 8002822:	43b9      	bics	r1, r7
 8002824:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8002826:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002828:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 800282a:	2b00      	cmp	r3, #0
 800282c:	d019      	beq.n	8002862 <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 800282e:	4798      	blx	r3
}  
 8002830:	e017      	b.n	8002862 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002832:	2702      	movs	r7, #2
 8002834:	003e      	movs	r6, r7
 8002836:	408e      	lsls	r6, r1
 8002838:	422e      	tst	r6, r5
 800283a:	d013      	beq.n	8002864 <HAL_DMA_IRQHandler+0x64>
 800283c:	423c      	tst	r4, r7
 800283e:	d011      	beq.n	8002864 <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002840:	6819      	ldr	r1, [r3, #0]
 8002842:	0689      	lsls	r1, r1, #26
 8002844:	d406      	bmi.n	8002854 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002846:	240a      	movs	r4, #10
 8002848:	6819      	ldr	r1, [r3, #0]
 800284a:	43a1      	bics	r1, r4
 800284c:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 800284e:	2101      	movs	r1, #1
 8002850:	19c3      	adds	r3, r0, r7
 8002852:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002854:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8002856:	2200      	movs	r2, #0
 8002858:	1c43      	adds	r3, r0, #1
 800285a:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 800285c:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 800285e:	4293      	cmp	r3, r2
 8002860:	d1e5      	bne.n	800282e <HAL_DMA_IRQHandler+0x2e>
}  
 8002862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002864:	2608      	movs	r6, #8
 8002866:	0037      	movs	r7, r6
 8002868:	408f      	lsls	r7, r1
 800286a:	423d      	tst	r5, r7
 800286c:	d0f9      	beq.n	8002862 <HAL_DMA_IRQHandler+0x62>
 800286e:	4234      	tst	r4, r6
 8002870:	d0f7      	beq.n	8002862 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002872:	250e      	movs	r5, #14
 8002874:	681c      	ldr	r4, [r3, #0]
 8002876:	43ac      	bics	r4, r5
 8002878:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800287a:	2301      	movs	r3, #1
 800287c:	001c      	movs	r4, r3
 800287e:	408c      	lsls	r4, r1
 8002880:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 8002882:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002884:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8002886:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 8002888:	2200      	movs	r2, #0
 800288a:	18c3      	adds	r3, r0, r3
 800288c:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 800288e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002890:	e7e5      	b.n	800285e <HAL_DMA_IRQHandler+0x5e>
	...

08002894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002894:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002896:	4a56      	ldr	r2, [pc, #344]	; (80029f0 <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002898:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800289a:	1882      	adds	r2, r0, r2
 800289c:	1e54      	subs	r4, r2, #1
 800289e:	41a2      	sbcs	r2, r4
{ 
 80028a0:	b089      	sub	sp, #36	; 0x24
  while (((GPIO_Init->Pin) >> position) != RESET)
 80028a2:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00U;
 80028a4:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028a6:	3204      	adds	r2, #4
 80028a8:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80028aa:	9a03      	ldr	r2, [sp, #12]
 80028ac:	40da      	lsrs	r2, r3
 80028ae:	d101      	bne.n	80028b4 <HAL_GPIO_Init+0x20>
      }
    }
    
    position++;
  } 
}
 80028b0:	b009      	add	sp, #36	; 0x24
 80028b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80028b4:	2201      	movs	r2, #1
 80028b6:	409a      	lsls	r2, r3
 80028b8:	4694      	mov	ip, r2
 80028ba:	4664      	mov	r4, ip
 80028bc:	9a03      	ldr	r2, [sp, #12]
 80028be:	4022      	ands	r2, r4
 80028c0:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 80028c2:	d100      	bne.n	80028c6 <HAL_GPIO_Init+0x32>
 80028c4:	e092      	b.n	80029ec <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80028c6:	684a      	ldr	r2, [r1, #4]
 80028c8:	9201      	str	r2, [sp, #4]
 80028ca:	2210      	movs	r2, #16
 80028cc:	9e01      	ldr	r6, [sp, #4]
 80028ce:	4396      	bics	r6, r2
 80028d0:	2e02      	cmp	r6, #2
 80028d2:	d10d      	bne.n	80028f0 <HAL_GPIO_Init+0x5c>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80028d4:	2407      	movs	r4, #7
 80028d6:	270f      	movs	r7, #15
 80028d8:	401c      	ands	r4, r3
 80028da:	00a4      	lsls	r4, r4, #2
 80028dc:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3];
 80028de:	08da      	lsrs	r2, r3, #3
 80028e0:	0092      	lsls	r2, r2, #2
 80028e2:	1882      	adds	r2, r0, r2
 80028e4:	6a15      	ldr	r5, [r2, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80028e6:	43bd      	bics	r5, r7
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80028e8:	690f      	ldr	r7, [r1, #16]
 80028ea:	40a7      	lsls	r7, r4
 80028ec:	433d      	orrs	r5, r7
        GPIOx->AFR[position >> 3U] = temp;
 80028ee:	6215      	str	r5, [r2, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80028f0:	2203      	movs	r2, #3
 80028f2:	0014      	movs	r4, r2
 80028f4:	005d      	lsls	r5, r3, #1
 80028f6:	40ac      	lsls	r4, r5
 80028f8:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80028fa:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028fc:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80028fe:	4027      	ands	r7, r4
 8002900:	9704      	str	r7, [sp, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002902:	9f01      	ldr	r7, [sp, #4]
 8002904:	403a      	ands	r2, r7
 8002906:	40aa      	lsls	r2, r5
 8002908:	9f04      	ldr	r7, [sp, #16]
 800290a:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 800290c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800290e:	2e01      	cmp	r6, #1
 8002910:	d80e      	bhi.n	8002930 <HAL_GPIO_Init+0x9c>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8002912:	68ca      	ldr	r2, [r1, #12]
        temp = GPIOx->OSPEEDR; 
 8002914:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8002916:	40aa      	lsls	r2, r5
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002918:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800291a:	4332      	orrs	r2, r6
        GPIOx->OSPEEDR = temp;
 800291c:	6082      	str	r2, [r0, #8]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800291e:	4662      	mov	r2, ip
        temp = GPIOx->OTYPER;
 8002920:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002922:	4396      	bics	r6, r2
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002924:	9a01      	ldr	r2, [sp, #4]
 8002926:	06d2      	lsls	r2, r2, #27
 8002928:	0fd2      	lsrs	r2, r2, #31
 800292a:	409a      	lsls	r2, r3
 800292c:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 800292e:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8002930:	68c2      	ldr	r2, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002932:	4014      	ands	r4, r2
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002934:	688a      	ldr	r2, [r1, #8]
 8002936:	40aa      	lsls	r2, r5
 8002938:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800293a:	9a01      	ldr	r2, [sp, #4]
      GPIOx->PUPDR = temp;
 800293c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800293e:	00d2      	lsls	r2, r2, #3
 8002940:	d554      	bpl.n	80029ec <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002942:	2601      	movs	r6, #1
 8002944:	4a2b      	ldr	r2, [pc, #172]	; (80029f4 <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002946:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002948:	6994      	ldr	r4, [r2, #24]
 800294a:	4334      	orrs	r4, r6
 800294c:	6194      	str	r4, [r2, #24]
 800294e:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8002950:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002952:	4032      	ands	r2, r6
 8002954:	9207      	str	r2, [sp, #28]
 8002956:	9a07      	ldr	r2, [sp, #28]
 8002958:	4a27      	ldr	r2, [pc, #156]	; (80029f8 <HAL_GPIO_Init+0x164>)
 800295a:	00a4      	lsls	r4, r4, #2
 800295c:	18a4      	adds	r4, r4, r2
        temp = SYSCFG->EXTICR[position >> 2];
 800295e:	68a2      	ldr	r2, [r4, #8]
 8002960:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002962:	2203      	movs	r2, #3
 8002964:	4015      	ands	r5, r2
 8002966:	00ad      	lsls	r5, r5, #2
 8002968:	320c      	adds	r2, #12
 800296a:	40aa      	lsls	r2, r5
 800296c:	4667      	mov	r7, ip
 800296e:	4397      	bics	r7, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002970:	2290      	movs	r2, #144	; 0x90
 8002972:	05d2      	lsls	r2, r2, #23
 8002974:	4694      	mov	ip, r2
 8002976:	2200      	movs	r2, #0
 8002978:	4560      	cmp	r0, ip
 800297a:	d00d      	beq.n	8002998 <HAL_GPIO_Init+0x104>
 800297c:	4a1f      	ldr	r2, [pc, #124]	; (80029fc <HAL_GPIO_Init+0x168>)
 800297e:	4694      	mov	ip, r2
 8002980:	0032      	movs	r2, r6
 8002982:	4560      	cmp	r0, ip
 8002984:	d008      	beq.n	8002998 <HAL_GPIO_Init+0x104>
 8002986:	4e1e      	ldr	r6, [pc, #120]	; (8002a00 <HAL_GPIO_Init+0x16c>)
 8002988:	1892      	adds	r2, r2, r2
 800298a:	42b0      	cmp	r0, r6
 800298c:	d004      	beq.n	8002998 <HAL_GPIO_Init+0x104>
 800298e:	4e1d      	ldr	r6, [pc, #116]	; (8002a04 <HAL_GPIO_Init+0x170>)
 8002990:	3201      	adds	r2, #1
 8002992:	42b0      	cmp	r0, r6
 8002994:	d000      	beq.n	8002998 <HAL_GPIO_Init+0x104>
 8002996:	9a05      	ldr	r2, [sp, #20]
 8002998:	40aa      	lsls	r2, r5
 800299a:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 800299c:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 800299e:	4a1a      	ldr	r2, [pc, #104]	; (8002a08 <HAL_GPIO_Init+0x174>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80029a0:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 80029a2:	6816      	ldr	r6, [r2, #0]
          SET_BIT(temp, iocurrent); 
 80029a4:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029a6:	9f01      	ldr	r7, [sp, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80029a8:	43e4      	mvns	r4, r4
          SET_BIT(temp, iocurrent); 
 80029aa:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029ac:	03ff      	lsls	r7, r7, #15
 80029ae:	d401      	bmi.n	80029b4 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80029b0:	0035      	movs	r5, r6
 80029b2:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80029b4:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80029b6:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 80029b8:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029ba:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80029bc:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029be:	03bf      	lsls	r7, r7, #14
 80029c0:	d401      	bmi.n	80029c6 <HAL_GPIO_Init+0x132>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80029c2:	0035      	movs	r5, r6
 80029c4:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 80029c6:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80029c8:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 80029ca:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029cc:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80029ce:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029d0:	02ff      	lsls	r7, r7, #11
 80029d2:	d401      	bmi.n	80029d8 <HAL_GPIO_Init+0x144>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80029d4:	0035      	movs	r5, r6
 80029d6:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80029d8:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80029da:	68d5      	ldr	r5, [r2, #12]
          SET_BIT(temp, iocurrent); 
 80029dc:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029de:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80029e0:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029e2:	02bf      	lsls	r7, r7, #10
 80029e4:	d401      	bmi.n	80029ea <HAL_GPIO_Init+0x156>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80029e6:	4025      	ands	r5, r4
 80029e8:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80029ea:	60d6      	str	r6, [r2, #12]
    position++;
 80029ec:	3301      	adds	r3, #1
 80029ee:	e75c      	b.n	80028aa <HAL_GPIO_Init+0x16>
 80029f0:	b7fff000 	.word	0xb7fff000
 80029f4:	40021000 	.word	0x40021000
 80029f8:	40010000 	.word	0x40010000
 80029fc:	48000400 	.word	0x48000400
 8002a00:	48000800 	.word	0x48000800
 8002a04:	48000c00 	.word	0x48000c00
 8002a08:	40010400 	.word	0x40010400

08002a0c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a0c:	2a00      	cmp	r2, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a10:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a12:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a14:	6281      	str	r1, [r0, #40]	; 0x28
}
 8002a16:	e7fc      	b.n	8002a12 <HAL_GPIO_WritePin+0x6>

08002a18 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8002a18:	4b04      	ldr	r3, [pc, #16]	; (8002a2c <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8002a1a:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8002a1c:	695a      	ldr	r2, [r3, #20]
 8002a1e:	4210      	tst	r0, r2
 8002a20:	d002      	beq.n	8002a28 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a22:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a24:	f004 fb46 	bl	80070b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a28:	bd10      	pop	{r4, pc}
 8002a2a:	46c0      	nop			; (mov r8, r8)
 8002a2c:	40010400 	.word	0x40010400

08002a30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a30:	b570      	push	{r4, r5, r6, lr}
 8002a32:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 8002a34:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8002a36:	2c00      	cmp	r4, #0
 8002a38:	d03f      	beq.n	8002aba <HAL_I2C_Init+0x8a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a3a:	0025      	movs	r5, r4
 8002a3c:	3541      	adds	r5, #65	; 0x41
 8002a3e:	782b      	ldrb	r3, [r5, #0]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d105      	bne.n	8002a52 <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a46:	0022      	movs	r2, r4
 8002a48:	3240      	adds	r2, #64	; 0x40
 8002a4a:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a4c:	0020      	movs	r0, r4
 8002a4e:	f7ff fa5d 	bl	8001f0c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a52:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a54:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a56:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8002a58:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a5a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68a6      	ldr	r6, [r4, #8]
 8002a60:	438a      	bics	r2, r1
 8002a62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a64:	6861      	ldr	r1, [r4, #4]
 8002a66:	4a1a      	ldr	r2, [pc, #104]	; (8002ad0 <HAL_I2C_Init+0xa0>)
 8002a68:	400a      	ands	r2, r1
 8002a6a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a6c:	6899      	ldr	r1, [r3, #8]
 8002a6e:	4a19      	ldr	r2, [pc, #100]	; (8002ad4 <HAL_I2C_Init+0xa4>)
 8002a70:	4011      	ands	r1, r2
 8002a72:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a74:	2801      	cmp	r0, #1
 8002a76:	d121      	bne.n	8002abc <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a78:	2180      	movs	r1, #128	; 0x80
 8002a7a:	0209      	lsls	r1, r1, #8
 8002a7c:	4331      	orrs	r1, r6
 8002a7e:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a80:	6858      	ldr	r0, [r3, #4]
 8002a82:	4915      	ldr	r1, [pc, #84]	; (8002ad8 <HAL_I2C_Init+0xa8>)
 8002a84:	4301      	orrs	r1, r0
 8002a86:	6059      	str	r1, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a88:	68d9      	ldr	r1, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a8a:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a8c:	400a      	ands	r2, r1
 8002a8e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002a90:	6961      	ldr	r1, [r4, #20]
 8002a92:	6922      	ldr	r2, [r4, #16]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	69a1      	ldr	r1, [r4, #24]
 8002a98:	0209      	lsls	r1, r1, #8
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a9e:	6a21      	ldr	r1, [r4, #32]
 8002aa0:	69e2      	ldr	r2, [r4, #28]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	6819      	ldr	r1, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8002aae:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ab0:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ab2:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ab4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab6:	3442      	adds	r4, #66	; 0x42
 8002ab8:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002aba:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002abc:	2184      	movs	r1, #132	; 0x84
 8002abe:	0209      	lsls	r1, r1, #8
 8002ac0:	4331      	orrs	r1, r6
 8002ac2:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ac4:	2802      	cmp	r0, #2
 8002ac6:	d1db      	bne.n	8002a80 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ac8:	2180      	movs	r1, #128	; 0x80
 8002aca:	0109      	lsls	r1, r1, #4
 8002acc:	6059      	str	r1, [r3, #4]
 8002ace:	e7d7      	b.n	8002a80 <HAL_I2C_Init+0x50>
 8002ad0:	f0ffffff 	.word	0xf0ffffff
 8002ad4:	ffff7fff 	.word	0xffff7fff
 8002ad8:	02008000 	.word	0x02008000

08002adc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002adc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ade:	0004      	movs	r4, r0
 8002ae0:	3441      	adds	r4, #65	; 0x41
 8002ae2:	7822      	ldrb	r2, [r4, #0]
{
 8002ae4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ae6:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002ae8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aea:	2a20      	cmp	r2, #32
 8002aec:	d118      	bne.n	8002b20 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8002aee:	001d      	movs	r5, r3
 8002af0:	3540      	adds	r5, #64	; 0x40
 8002af2:	782e      	ldrb	r6, [r5, #0]
 8002af4:	2e01      	cmp	r6, #1
 8002af6:	d013      	beq.n	8002b20 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8002af8:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002afa:	3022      	adds	r0, #34	; 0x22
 8002afc:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002afe:	681e      	ldr	r6, [r3, #0]
 8002b00:	3823      	subs	r0, #35	; 0x23
 8002b02:	4386      	bics	r6, r0
 8002b04:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b06:	681e      	ldr	r6, [r3, #0]
 8002b08:	4f06      	ldr	r7, [pc, #24]	; (8002b24 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8002b0a:	403e      	ands	r6, r7
 8002b0c:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b0e:	681e      	ldr	r6, [r3, #0]
 8002b10:	4331      	orrs	r1, r6
 8002b12:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002b14:	6819      	ldr	r1, [r3, #0]
 8002b16:	4308      	orrs	r0, r1
 8002b18:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002b1a:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002b1c:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8002b1e:	7028      	strb	r0, [r5, #0]
  }
}
 8002b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	ffffefff 	.word	0xffffefff

08002b28 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002b28:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b2a:	0005      	movs	r5, r0
 8002b2c:	3541      	adds	r5, #65	; 0x41
 8002b2e:	782a      	ldrb	r2, [r5, #0]
{
 8002b30:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b32:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002b34:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b36:	2a20      	cmp	r2, #32
 8002b38:	d117      	bne.n	8002b6a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8002b3a:	001c      	movs	r4, r3
 8002b3c:	3440      	adds	r4, #64	; 0x40
 8002b3e:	7826      	ldrb	r6, [r4, #0]
 8002b40:	2e01      	cmp	r6, #1
 8002b42:	d012      	beq.n	8002b6a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8002b44:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b46:	3022      	adds	r0, #34	; 0x22
 8002b48:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002b4a:	681e      	ldr	r6, [r3, #0]
 8002b4c:	3823      	subs	r0, #35	; 0x23
 8002b4e:	4386      	bics	r6, r0
 8002b50:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8002b52:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002b54:	4f05      	ldr	r7, [pc, #20]	; (8002b6c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 8002b56:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8002b58:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8002b5a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8002b5c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002b5e:	6819      	ldr	r1, [r3, #0]
 8002b60:	4308      	orrs	r0, r1
 8002b62:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002b64:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002b66:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8002b68:	7020      	strb	r0, [r4, #0]
  }
}
 8002b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b6c:	fffff0ff 	.word	0xfffff0ff

08002b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b70:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b72:	6803      	ldr	r3, [r0, #0]
{
 8002b74:	b085      	sub	sp, #20
 8002b76:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b78:	07db      	lsls	r3, r3, #31
 8002b7a:	d433      	bmi.n	8002be4 <HAL_RCC_OscConfig+0x74>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b7c:	682b      	ldr	r3, [r5, #0]
 8002b7e:	079b      	lsls	r3, r3, #30
 8002b80:	d500      	bpl.n	8002b84 <HAL_RCC_OscConfig+0x14>
 8002b82:	e08a      	b.n	8002c9a <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b84:	682b      	ldr	r3, [r5, #0]
 8002b86:	071b      	lsls	r3, r3, #28
 8002b88:	d500      	bpl.n	8002b8c <HAL_RCC_OscConfig+0x1c>
 8002b8a:	e0ca      	b.n	8002d22 <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b8c:	682b      	ldr	r3, [r5, #0]
 8002b8e:	075b      	lsls	r3, r3, #29
 8002b90:	d500      	bpl.n	8002b94 <HAL_RCC_OscConfig+0x24>
 8002b92:	e0ed      	b.n	8002d70 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002b94:	682b      	ldr	r3, [r5, #0]
 8002b96:	06db      	lsls	r3, r3, #27
 8002b98:	d51a      	bpl.n	8002bd0 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002b9a:	696a      	ldr	r2, [r5, #20]
 8002b9c:	4cbc      	ldr	r4, [pc, #752]	; (8002e90 <HAL_RCC_OscConfig+0x320>)
 8002b9e:	2304      	movs	r3, #4
 8002ba0:	2a01      	cmp	r2, #1
 8002ba2:	d000      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x36>
 8002ba4:	e159      	b.n	8002e5a <HAL_RCC_OscConfig+0x2ea>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002ba6:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002ba8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002baa:	430b      	orrs	r3, r1
 8002bac:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8002bae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002bb4:	f7ff fbf2 	bl	800239c <HAL_GetTick>
 8002bb8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002bba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002bbc:	4233      	tst	r3, r6
 8002bbe:	d100      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x52>
 8002bc0:	e144      	b.n	8002e4c <HAL_RCC_OscConfig+0x2dc>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002bc2:	21f8      	movs	r1, #248	; 0xf8
 8002bc4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002bc6:	69ab      	ldr	r3, [r5, #24]
 8002bc8:	438a      	bics	r2, r1
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	6363      	str	r3, [r4, #52]	; 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002bd0:	682b      	ldr	r3, [r5, #0]
 8002bd2:	069b      	lsls	r3, r3, #26
 8002bd4:	d500      	bpl.n	8002bd8 <HAL_RCC_OscConfig+0x68>
 8002bd6:	e167      	b.n	8002ea8 <HAL_RCC_OscConfig+0x338>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bd8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002bda:	2900      	cmp	r1, #0
 8002bdc:	d000      	beq.n	8002be0 <HAL_RCC_OscConfig+0x70>
 8002bde:	e1a4      	b.n	8002f2a <HAL_RCC_OscConfig+0x3ba>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002be0:	2000      	movs	r0, #0
 8002be2:	e018      	b.n	8002c16 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002be4:	210c      	movs	r1, #12
 8002be6:	4caa      	ldr	r4, [pc, #680]	; (8002e90 <HAL_RCC_OscConfig+0x320>)
 8002be8:	6862      	ldr	r2, [r4, #4]
 8002bea:	400a      	ands	r2, r1
 8002bec:	2a04      	cmp	r2, #4
 8002bee:	d00b      	beq.n	8002c08 <HAL_RCC_OscConfig+0x98>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bf0:	6863      	ldr	r3, [r4, #4]
 8002bf2:	400b      	ands	r3, r1
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	d110      	bne.n	8002c1a <HAL_RCC_OscConfig+0xaa>
 8002bf8:	22c0      	movs	r2, #192	; 0xc0
 8002bfa:	6863      	ldr	r3, [r4, #4]
 8002bfc:	0252      	lsls	r2, r2, #9
 8002bfe:	4013      	ands	r3, r2
 8002c00:	2280      	movs	r2, #128	; 0x80
 8002c02:	0252      	lsls	r2, r2, #9
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d108      	bne.n	8002c1a <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c08:	6823      	ldr	r3, [r4, #0]
 8002c0a:	039b      	lsls	r3, r3, #14
 8002c0c:	d5b6      	bpl.n	8002b7c <HAL_RCC_OscConfig+0xc>
 8002c0e:	686b      	ldr	r3, [r5, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1b3      	bne.n	8002b7c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002c14:	2001      	movs	r0, #1
}
 8002c16:	b005      	add	sp, #20
 8002c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c1a:	686b      	ldr	r3, [r5, #4]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d113      	bne.n	8002c48 <HAL_RCC_OscConfig+0xd8>
 8002c20:	2380      	movs	r3, #128	; 0x80
 8002c22:	6822      	ldr	r2, [r4, #0]
 8002c24:	025b      	lsls	r3, r3, #9
 8002c26:	4313      	orrs	r3, r2
 8002c28:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c2a:	f7ff fbb7 	bl	800239c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c2e:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8002c30:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c32:	02b6      	lsls	r6, r6, #10
 8002c34:	6823      	ldr	r3, [r4, #0]
 8002c36:	4233      	tst	r3, r6
 8002c38:	d1a0      	bne.n	8002b7c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c3a:	f7ff fbaf 	bl	800239c <HAL_GetTick>
 8002c3e:	1bc0      	subs	r0, r0, r7
 8002c40:	2864      	cmp	r0, #100	; 0x64
 8002c42:	d9f7      	bls.n	8002c34 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
 8002c44:	2003      	movs	r0, #3
 8002c46:	e7e6      	b.n	8002c16 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d116      	bne.n	8002c7a <HAL_RCC_OscConfig+0x10a>
 8002c4c:	6823      	ldr	r3, [r4, #0]
 8002c4e:	4a91      	ldr	r2, [pc, #580]	; (8002e94 <HAL_RCC_OscConfig+0x324>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c50:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c52:	4013      	ands	r3, r2
 8002c54:	6023      	str	r3, [r4, #0]
 8002c56:	6823      	ldr	r3, [r4, #0]
 8002c58:	4a8f      	ldr	r2, [pc, #572]	; (8002e98 <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c5a:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c60:	f7ff fb9c 	bl	800239c <HAL_GetTick>
 8002c64:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	4233      	tst	r3, r6
 8002c6a:	d100      	bne.n	8002c6e <HAL_RCC_OscConfig+0xfe>
 8002c6c:	e786      	b.n	8002b7c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c6e:	f7ff fb95 	bl	800239c <HAL_GetTick>
 8002c72:	1bc0      	subs	r0, r0, r7
 8002c74:	2864      	cmp	r0, #100	; 0x64
 8002c76:	d9f6      	bls.n	8002c66 <HAL_RCC_OscConfig+0xf6>
 8002c78:	e7e4      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7a:	2b05      	cmp	r3, #5
 8002c7c:	d105      	bne.n	8002c8a <HAL_RCC_OscConfig+0x11a>
 8002c7e:	2380      	movs	r3, #128	; 0x80
 8002c80:	6822      	ldr	r2, [r4, #0]
 8002c82:	02db      	lsls	r3, r3, #11
 8002c84:	4313      	orrs	r3, r2
 8002c86:	6023      	str	r3, [r4, #0]
 8002c88:	e7ca      	b.n	8002c20 <HAL_RCC_OscConfig+0xb0>
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	4a81      	ldr	r2, [pc, #516]	; (8002e94 <HAL_RCC_OscConfig+0x324>)
 8002c8e:	4013      	ands	r3, r2
 8002c90:	6023      	str	r3, [r4, #0]
 8002c92:	6823      	ldr	r3, [r4, #0]
 8002c94:	4a80      	ldr	r2, [pc, #512]	; (8002e98 <HAL_RCC_OscConfig+0x328>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	e7c6      	b.n	8002c28 <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	4c7c      	ldr	r4, [pc, #496]	; (8002e90 <HAL_RCC_OscConfig+0x320>)
 8002c9e:	6863      	ldr	r3, [r4, #4]
 8002ca0:	4213      	tst	r3, r2
 8002ca2:	d00b      	beq.n	8002cbc <HAL_RCC_OscConfig+0x14c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002ca4:	6863      	ldr	r3, [r4, #4]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	2b08      	cmp	r3, #8
 8002caa:	d115      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x168>
 8002cac:	22c0      	movs	r2, #192	; 0xc0
 8002cae:	6863      	ldr	r3, [r4, #4]
 8002cb0:	0252      	lsls	r2, r2, #9
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2280      	movs	r2, #128	; 0x80
 8002cb6:	0212      	lsls	r2, r2, #8
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d10d      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x168>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cbc:	6823      	ldr	r3, [r4, #0]
 8002cbe:	079b      	lsls	r3, r3, #30
 8002cc0:	d502      	bpl.n	8002cc8 <HAL_RCC_OscConfig+0x158>
 8002cc2:	68eb      	ldr	r3, [r5, #12]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d1a5      	bne.n	8002c14 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc8:	21f8      	movs	r1, #248	; 0xf8
 8002cca:	6822      	ldr	r2, [r4, #0]
 8002ccc:	692b      	ldr	r3, [r5, #16]
 8002cce:	438a      	bics	r2, r1
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	6023      	str	r3, [r4, #0]
 8002cd6:	e755      	b.n	8002b84 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cd8:	68ea      	ldr	r2, [r5, #12]
 8002cda:	2301      	movs	r3, #1
 8002cdc:	2a00      	cmp	r2, #0
 8002cde:	d00f      	beq.n	8002d00 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8002ce0:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce2:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002ce8:	f7ff fb58 	bl	800239c <HAL_GetTick>
 8002cec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cee:	6823      	ldr	r3, [r4, #0]
 8002cf0:	4233      	tst	r3, r6
 8002cf2:	d1e9      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x158>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cf4:	f7ff fb52 	bl	800239c <HAL_GetTick>
 8002cf8:	1bc0      	subs	r0, r0, r7
 8002cfa:	2802      	cmp	r0, #2
 8002cfc:	d9f7      	bls.n	8002cee <HAL_RCC_OscConfig+0x17e>
 8002cfe:	e7a1      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI_DISABLE();
 8002d00:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d02:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8002d04:	439a      	bics	r2, r3
 8002d06:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8002d08:	f7ff fb48 	bl	800239c <HAL_GetTick>
 8002d0c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d0e:	6823      	ldr	r3, [r4, #0]
 8002d10:	4233      	tst	r3, r6
 8002d12:	d100      	bne.n	8002d16 <HAL_RCC_OscConfig+0x1a6>
 8002d14:	e736      	b.n	8002b84 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d16:	f7ff fb41 	bl	800239c <HAL_GetTick>
 8002d1a:	1bc0      	subs	r0, r0, r7
 8002d1c:	2802      	cmp	r0, #2
 8002d1e:	d9f6      	bls.n	8002d0e <HAL_RCC_OscConfig+0x19e>
 8002d20:	e790      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d22:	69ea      	ldr	r2, [r5, #28]
 8002d24:	2301      	movs	r3, #1
 8002d26:	4c5a      	ldr	r4, [pc, #360]	; (8002e90 <HAL_RCC_OscConfig+0x320>)
 8002d28:	2a00      	cmp	r2, #0
 8002d2a:	d010      	beq.n	8002d4e <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_LSI_ENABLE();
 8002d2c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2e:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8002d30:	4313      	orrs	r3, r2
 8002d32:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002d34:	f7ff fb32 	bl	800239c <HAL_GetTick>
 8002d38:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d3c:	4233      	tst	r3, r6
 8002d3e:	d000      	beq.n	8002d42 <HAL_RCC_OscConfig+0x1d2>
 8002d40:	e724      	b.n	8002b8c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d42:	f7ff fb2b 	bl	800239c <HAL_GetTick>
 8002d46:	1bc0      	subs	r0, r0, r7
 8002d48:	2802      	cmp	r0, #2
 8002d4a:	d9f6      	bls.n	8002d3a <HAL_RCC_OscConfig+0x1ca>
 8002d4c:	e77a      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_LSI_DISABLE();
 8002d4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d50:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8002d52:	439a      	bics	r2, r3
 8002d54:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002d56:	f7ff fb21 	bl	800239c <HAL_GetTick>
 8002d5a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d5e:	4233      	tst	r3, r6
 8002d60:	d100      	bne.n	8002d64 <HAL_RCC_OscConfig+0x1f4>
 8002d62:	e713      	b.n	8002b8c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d64:	f7ff fb1a 	bl	800239c <HAL_GetTick>
 8002d68:	1bc0      	subs	r0, r0, r7
 8002d6a:	2802      	cmp	r0, #2
 8002d6c:	d9f6      	bls.n	8002d5c <HAL_RCC_OscConfig+0x1ec>
 8002d6e:	e769      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d70:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002d72:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d74:	4c46      	ldr	r4, [pc, #280]	; (8002e90 <HAL_RCC_OscConfig+0x320>)
 8002d76:	0552      	lsls	r2, r2, #21
 8002d78:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002d7a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d7c:	4213      	tst	r3, r2
 8002d7e:	d108      	bne.n	8002d92 <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d80:	69e3      	ldr	r3, [r4, #28]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	61e3      	str	r3, [r4, #28]
 8002d86:	69e3      	ldr	r3, [r4, #28]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	9303      	str	r3, [sp, #12]
 8002d8c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d92:	2780      	movs	r7, #128	; 0x80
 8002d94:	4e41      	ldr	r6, [pc, #260]	; (8002e9c <HAL_RCC_OscConfig+0x32c>)
 8002d96:	007f      	lsls	r7, r7, #1
 8002d98:	6833      	ldr	r3, [r6, #0]
 8002d9a:	423b      	tst	r3, r7
 8002d9c:	d006      	beq.n	8002dac <HAL_RCC_OscConfig+0x23c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d9e:	68ab      	ldr	r3, [r5, #8]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d113      	bne.n	8002dcc <HAL_RCC_OscConfig+0x25c>
 8002da4:	6a22      	ldr	r2, [r4, #32]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	6223      	str	r3, [r4, #32]
 8002daa:	e030      	b.n	8002e0e <HAL_RCC_OscConfig+0x29e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dac:	6833      	ldr	r3, [r6, #0]
 8002dae:	433b      	orrs	r3, r7
 8002db0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002db2:	f7ff faf3 	bl	800239c <HAL_GetTick>
 8002db6:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db8:	6833      	ldr	r3, [r6, #0]
 8002dba:	423b      	tst	r3, r7
 8002dbc:	d1ef      	bne.n	8002d9e <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dbe:	f7ff faed 	bl	800239c <HAL_GetTick>
 8002dc2:	9b01      	ldr	r3, [sp, #4]
 8002dc4:	1ac0      	subs	r0, r0, r3
 8002dc6:	2864      	cmp	r0, #100	; 0x64
 8002dc8:	d9f6      	bls.n	8002db8 <HAL_RCC_OscConfig+0x248>
 8002dca:	e73b      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
 8002dcc:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d114      	bne.n	8002dfc <HAL_RCC_OscConfig+0x28c>
 8002dd2:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dd4:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dd6:	4393      	bics	r3, r2
 8002dd8:	6223      	str	r3, [r4, #32]
 8002dda:	6a23      	ldr	r3, [r4, #32]
 8002ddc:	3203      	adds	r2, #3
 8002dde:	4393      	bics	r3, r2
 8002de0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002de2:	f7ff fadb 	bl	800239c <HAL_GetTick>
 8002de6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002de8:	6a23      	ldr	r3, [r4, #32]
 8002dea:	423b      	tst	r3, r7
 8002dec:	d025      	beq.n	8002e3a <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dee:	f7ff fad5 	bl	800239c <HAL_GetTick>
 8002df2:	4b2b      	ldr	r3, [pc, #172]	; (8002ea0 <HAL_RCC_OscConfig+0x330>)
 8002df4:	1b80      	subs	r0, r0, r6
 8002df6:	4298      	cmp	r0, r3
 8002df8:	d9f6      	bls.n	8002de8 <HAL_RCC_OscConfig+0x278>
 8002dfa:	e723      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dfc:	2b05      	cmp	r3, #5
 8002dfe:	d10b      	bne.n	8002e18 <HAL_RCC_OscConfig+0x2a8>
 8002e00:	6a21      	ldr	r1, [r4, #32]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	430b      	orrs	r3, r1
 8002e06:	6223      	str	r3, [r4, #32]
 8002e08:	6a23      	ldr	r3, [r4, #32]
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8002e0e:	f7ff fac5 	bl	800239c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e12:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8002e14:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e16:	e00d      	b.n	8002e34 <HAL_RCC_OscConfig+0x2c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e18:	6a23      	ldr	r3, [r4, #32]
 8002e1a:	4393      	bics	r3, r2
 8002e1c:	2204      	movs	r2, #4
 8002e1e:	6223      	str	r3, [r4, #32]
 8002e20:	6a23      	ldr	r3, [r4, #32]
 8002e22:	4393      	bics	r3, r2
 8002e24:	e7c0      	b.n	8002da8 <HAL_RCC_OscConfig+0x238>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e26:	f7ff fab9 	bl	800239c <HAL_GetTick>
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <HAL_RCC_OscConfig+0x330>)
 8002e2c:	1b80      	subs	r0, r0, r6
 8002e2e:	4298      	cmp	r0, r3
 8002e30:	d900      	bls.n	8002e34 <HAL_RCC_OscConfig+0x2c4>
 8002e32:	e707      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e34:	6a23      	ldr	r3, [r4, #32]
 8002e36:	423b      	tst	r3, r7
 8002e38:	d0f5      	beq.n	8002e26 <HAL_RCC_OscConfig+0x2b6>
    if(pwrclkchanged == SET)
 8002e3a:	9b00      	ldr	r3, [sp, #0]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d000      	beq.n	8002e42 <HAL_RCC_OscConfig+0x2d2>
 8002e40:	e6a8      	b.n	8002b94 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e42:	69e3      	ldr	r3, [r4, #28]
 8002e44:	4a17      	ldr	r2, [pc, #92]	; (8002ea4 <HAL_RCC_OscConfig+0x334>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	61e3      	str	r3, [r4, #28]
 8002e4a:	e6a3      	b.n	8002b94 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002e4c:	f7ff faa6 	bl	800239c <HAL_GetTick>
 8002e50:	1bc0      	subs	r0, r0, r7
 8002e52:	2802      	cmp	r0, #2
 8002e54:	d800      	bhi.n	8002e58 <HAL_RCC_OscConfig+0x2e8>
 8002e56:	e6b0      	b.n	8002bba <HAL_RCC_OscConfig+0x4a>
 8002e58:	e6f4      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002e5a:	3205      	adds	r2, #5
 8002e5c:	d103      	bne.n	8002e66 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI14ADC_ENABLE();
 8002e5e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002e60:	439a      	bics	r2, r3
 8002e62:	6362      	str	r2, [r4, #52]	; 0x34
 8002e64:	e6ad      	b.n	8002bc2 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002e66:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002e68:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002e6a:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8002e6c:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8002e6e:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8002e70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e72:	4393      	bics	r3, r2
 8002e74:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002e76:	f7ff fa91 	bl	800239c <HAL_GetTick>
 8002e7a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002e7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e7e:	4233      	tst	r3, r6
 8002e80:	d100      	bne.n	8002e84 <HAL_RCC_OscConfig+0x314>
 8002e82:	e6a5      	b.n	8002bd0 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002e84:	f7ff fa8a 	bl	800239c <HAL_GetTick>
 8002e88:	1bc0      	subs	r0, r0, r7
 8002e8a:	2802      	cmp	r0, #2
 8002e8c:	d9f6      	bls.n	8002e7c <HAL_RCC_OscConfig+0x30c>
 8002e8e:	e6d9      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
 8002e90:	40021000 	.word	0x40021000
 8002e94:	fffeffff 	.word	0xfffeffff
 8002e98:	fffbffff 	.word	0xfffbffff
 8002e9c:	40007000 	.word	0x40007000
 8002ea0:	00001388 	.word	0x00001388
 8002ea4:	efffffff 	.word	0xefffffff
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002ea8:	210c      	movs	r1, #12
 8002eaa:	4c46      	ldr	r4, [pc, #280]	; (8002fc4 <HAL_RCC_OscConfig+0x454>)
 8002eac:	6862      	ldr	r2, [r4, #4]
 8002eae:	400a      	ands	r2, r1
 8002eb0:	428a      	cmp	r2, r1
 8002eb2:	d009      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x358>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002eb4:	6863      	ldr	r3, [r4, #4]
 8002eb6:	400b      	ands	r3, r1
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002eb8:	2b08      	cmp	r3, #8
 8002eba:	d10e      	bne.n	8002eda <HAL_RCC_OscConfig+0x36a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002ebc:	22c0      	movs	r2, #192	; 0xc0
 8002ebe:	6863      	ldr	r3, [r4, #4]
 8002ec0:	0252      	lsls	r2, r2, #9
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d108      	bne.n	8002eda <HAL_RCC_OscConfig+0x36a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002ec8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002eca:	03db      	lsls	r3, r3, #15
 8002ecc:	d400      	bmi.n	8002ed0 <HAL_RCC_OscConfig+0x360>
 8002ece:	e683      	b.n	8002bd8 <HAL_RCC_OscConfig+0x68>
 8002ed0:	6a2b      	ldr	r3, [r5, #32]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d000      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x368>
 8002ed6:	e69d      	b.n	8002c14 <HAL_RCC_OscConfig+0xa4>
 8002ed8:	e67e      	b.n	8002bd8 <HAL_RCC_OscConfig+0x68>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002eda:	6a2b      	ldr	r3, [r5, #32]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d011      	beq.n	8002f04 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_HSI48_ENABLE();
 8002ee0:	2680      	movs	r6, #128	; 0x80
 8002ee2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ee4:	0276      	lsls	r6, r6, #9
 8002ee6:	4333      	orrs	r3, r6
 8002ee8:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 8002eea:	f7ff fa57 	bl	800239c <HAL_GetTick>
 8002eee:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002ef0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ef2:	4233      	tst	r3, r6
 8002ef4:	d000      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x388>
 8002ef6:	e66f      	b.n	8002bd8 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ef8:	f7ff fa50 	bl	800239c <HAL_GetTick>
 8002efc:	1bc0      	subs	r0, r0, r7
 8002efe:	2802      	cmp	r0, #2
 8002f00:	d9f6      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x380>
 8002f02:	e69f      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI48_DISABLE();
 8002f04:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f06:	4a30      	ldr	r2, [pc, #192]	; (8002fc8 <HAL_RCC_OscConfig+0x458>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002f08:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_HSI48_DISABLE();
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 8002f0e:	f7ff fa45 	bl	800239c <HAL_GetTick>
 8002f12:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002f14:	0276      	lsls	r6, r6, #9
 8002f16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f18:	4233      	tst	r3, r6
 8002f1a:	d100      	bne.n	8002f1e <HAL_RCC_OscConfig+0x3ae>
 8002f1c:	e65c      	b.n	8002bd8 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f1e:	f7ff fa3d 	bl	800239c <HAL_GetTick>
 8002f22:	1bc0      	subs	r0, r0, r7
 8002f24:	2802      	cmp	r0, #2
 8002f26:	d9f6      	bls.n	8002f16 <HAL_RCC_OscConfig+0x3a6>
 8002f28:	e68c      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f2a:	220c      	movs	r2, #12
 8002f2c:	4c25      	ldr	r4, [pc, #148]	; (8002fc4 <HAL_RCC_OscConfig+0x454>)
 8002f2e:	6863      	ldr	r3, [r4, #4]
 8002f30:	4013      	ands	r3, r2
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d100      	bne.n	8002f38 <HAL_RCC_OscConfig+0x3c8>
 8002f36:	e66d      	b.n	8002c14 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_PLL_DISABLE();
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	4a24      	ldr	r2, [pc, #144]	; (8002fcc <HAL_RCC_OscConfig+0x45c>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f40:	2902      	cmp	r1, #2
 8002f42:	d12f      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x434>
        tickstart = HAL_GetTick();
 8002f44:	f7ff fa2a 	bl	800239c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f48:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8002f4a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f4c:	04b6      	lsls	r6, r6, #18
 8002f4e:	6823      	ldr	r3, [r4, #0]
 8002f50:	4233      	tst	r3, r6
 8002f52:	d121      	bne.n	8002f98 <HAL_RCC_OscConfig+0x428>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f54:	220f      	movs	r2, #15
 8002f56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f58:	4393      	bics	r3, r2
 8002f5a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f60:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8002f62:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002f64:	6862      	ldr	r2, [r4, #4]
 8002f66:	430b      	orrs	r3, r1
 8002f68:	4919      	ldr	r1, [pc, #100]	; (8002fd0 <HAL_RCC_OscConfig+0x460>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f6a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f6c:	400a      	ands	r2, r1
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002f72:	2380      	movs	r3, #128	; 0x80
 8002f74:	6822      	ldr	r2, [r4, #0]
 8002f76:	045b      	lsls	r3, r3, #17
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002f7c:	f7ff fa0e 	bl	800239c <HAL_GetTick>
 8002f80:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f82:	04ad      	lsls	r5, r5, #18
 8002f84:	6823      	ldr	r3, [r4, #0]
 8002f86:	422b      	tst	r3, r5
 8002f88:	d000      	beq.n	8002f8c <HAL_RCC_OscConfig+0x41c>
 8002f8a:	e629      	b.n	8002be0 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f8c:	f7ff fa06 	bl	800239c <HAL_GetTick>
 8002f90:	1b80      	subs	r0, r0, r6
 8002f92:	2802      	cmp	r0, #2
 8002f94:	d9f6      	bls.n	8002f84 <HAL_RCC_OscConfig+0x414>
 8002f96:	e655      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f98:	f7ff fa00 	bl	800239c <HAL_GetTick>
 8002f9c:	1bc0      	subs	r0, r0, r7
 8002f9e:	2802      	cmp	r0, #2
 8002fa0:	d9d5      	bls.n	8002f4e <HAL_RCC_OscConfig+0x3de>
 8002fa2:	e64f      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8002fa4:	f7ff f9fa 	bl	800239c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa8:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8002faa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fac:	04ad      	lsls	r5, r5, #18
 8002fae:	6823      	ldr	r3, [r4, #0]
 8002fb0:	422b      	tst	r3, r5
 8002fb2:	d100      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x446>
 8002fb4:	e614      	b.n	8002be0 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fb6:	f7ff f9f1 	bl	800239c <HAL_GetTick>
 8002fba:	1b80      	subs	r0, r0, r6
 8002fbc:	2802      	cmp	r0, #2
 8002fbe:	d9f6      	bls.n	8002fae <HAL_RCC_OscConfig+0x43e>
 8002fc0:	e640      	b.n	8002c44 <HAL_RCC_OscConfig+0xd4>
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	fffeffff 	.word	0xfffeffff
 8002fcc:	feffffff 	.word	0xfeffffff
 8002fd0:	ffc27fff 	.word	0xffc27fff

08002fd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fd4:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002fd6:	4c1c      	ldr	r4, [pc, #112]	; (8003048 <HAL_RCC_GetSysClockFreq+0x74>)
{
 8002fd8:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002fda:	2210      	movs	r2, #16
 8002fdc:	0021      	movs	r1, r4
 8002fde:	4668      	mov	r0, sp
 8002fe0:	f004 fa84 	bl	80074ec <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002fe4:	0021      	movs	r1, r4
 8002fe6:	ad04      	add	r5, sp, #16
 8002fe8:	2210      	movs	r2, #16
 8002fea:	3110      	adds	r1, #16
 8002fec:	0028      	movs	r0, r5
 8002fee:	f004 fa7d 	bl	80074ec <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ff2:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8002ff4:	4e15      	ldr	r6, [pc, #84]	; (800304c <HAL_RCC_GetSysClockFreq+0x78>)
 8002ff6:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002ff8:	401a      	ands	r2, r3
 8002ffa:	2a08      	cmp	r2, #8
 8002ffc:	d008      	beq.n	8003010 <HAL_RCC_GetSysClockFreq+0x3c>
 8002ffe:	2a0c      	cmp	r2, #12
 8003000:	d003      	beq.n	800300a <HAL_RCC_GetSysClockFreq+0x36>
 8003002:	2a04      	cmp	r2, #4
 8003004:	d11e      	bne.n	8003044 <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003006:	4812      	ldr	r0, [pc, #72]	; (8003050 <HAL_RCC_GetSysClockFreq+0x7c>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8003008:	e000      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x38>
      sysclockfreq = HSI48_VALUE;
 800300a:	4812      	ldr	r0, [pc, #72]	; (8003054 <HAL_RCC_GetSysClockFreq+0x80>)
}
 800300c:	b008      	add	sp, #32
 800300e:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003010:	200f      	movs	r0, #15
 8003012:	466a      	mov	r2, sp
 8003014:	0c99      	lsrs	r1, r3, #18
 8003016:	4001      	ands	r1, r0
 8003018:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800301a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800301c:	4002      	ands	r2, r0
 800301e:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003020:	22c0      	movs	r2, #192	; 0xc0
 8003022:	2080      	movs	r0, #128	; 0x80
 8003024:	0252      	lsls	r2, r2, #9
 8003026:	4013      	ands	r3, r2
 8003028:	0240      	lsls	r0, r0, #9
 800302a:	4283      	cmp	r3, r0
 800302c:	d104      	bne.n	8003038 <HAL_RCC_GetSysClockFreq+0x64>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800302e:	4808      	ldr	r0, [pc, #32]	; (8003050 <HAL_RCC_GetSysClockFreq+0x7c>)
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8003030:	f7fd f886 	bl	8000140 <__udivsi3>
 8003034:	4360      	muls	r0, r4
 8003036:	e7e9      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x38>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003038:	4293      	cmp	r3, r2
 800303a:	d101      	bne.n	8003040 <HAL_RCC_GetSysClockFreq+0x6c>
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 800303c:	4805      	ldr	r0, [pc, #20]	; (8003054 <HAL_RCC_GetSysClockFreq+0x80>)
 800303e:	e7f7      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0x5c>
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8003040:	4805      	ldr	r0, [pc, #20]	; (8003058 <HAL_RCC_GetSysClockFreq+0x84>)
 8003042:	e7f5      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 8003044:	4804      	ldr	r0, [pc, #16]	; (8003058 <HAL_RCC_GetSysClockFreq+0x84>)
      break;
 8003046:	e7e1      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x38>
 8003048:	08007dd8 	.word	0x08007dd8
 800304c:	40021000 	.word	0x40021000
 8003050:	00f42400 	.word	0x00f42400
 8003054:	02dc6c00 	.word	0x02dc6c00
 8003058:	007a1200 	.word	0x007a1200

0800305c <HAL_RCC_ClockConfig>:
{
 800305c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800305e:	2201      	movs	r2, #1
 8003060:	4c4f      	ldr	r4, [pc, #316]	; (80031a0 <HAL_RCC_ClockConfig+0x144>)
{
 8003062:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003064:	6823      	ldr	r3, [r4, #0]
{
 8003066:	9101      	str	r1, [sp, #4]
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003068:	4013      	ands	r3, r2
 800306a:	428b      	cmp	r3, r1
 800306c:	d31f      	bcc.n	80030ae <HAL_RCC_ClockConfig+0x52>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800306e:	6832      	ldr	r2, [r6, #0]
 8003070:	0793      	lsls	r3, r2, #30
 8003072:	d428      	bmi.n	80030c6 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003074:	07d3      	lsls	r3, r2, #31
 8003076:	d42e      	bmi.n	80030d6 <HAL_RCC_ClockConfig+0x7a>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003078:	2301      	movs	r3, #1
 800307a:	6822      	ldr	r2, [r4, #0]
 800307c:	9901      	ldr	r1, [sp, #4]
 800307e:	401a      	ands	r2, r3
 8003080:	4291      	cmp	r1, r2
 8003082:	d200      	bcs.n	8003086 <HAL_RCC_ClockConfig+0x2a>
 8003084:	e07e      	b.n	8003184 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003086:	6833      	ldr	r3, [r6, #0]
 8003088:	4c46      	ldr	r4, [pc, #280]	; (80031a4 <HAL_RCC_ClockConfig+0x148>)
 800308a:	075b      	lsls	r3, r3, #29
 800308c:	d500      	bpl.n	8003090 <HAL_RCC_ClockConfig+0x34>
 800308e:	e080      	b.n	8003192 <HAL_RCC_ClockConfig+0x136>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003090:	f7ff ffa0 	bl	8002fd4 <HAL_RCC_GetSysClockFreq>
 8003094:	6863      	ldr	r3, [r4, #4]
 8003096:	4a44      	ldr	r2, [pc, #272]	; (80031a8 <HAL_RCC_ClockConfig+0x14c>)
 8003098:	061b      	lsls	r3, r3, #24
 800309a:	0f1b      	lsrs	r3, r3, #28
 800309c:	5cd3      	ldrb	r3, [r2, r3]
 800309e:	40d8      	lsrs	r0, r3
 80030a0:	4b42      	ldr	r3, [pc, #264]	; (80031ac <HAL_RCC_ClockConfig+0x150>)
 80030a2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80030a4:	2000      	movs	r0, #0
 80030a6:	f7ff f8a7 	bl	80021f8 <HAL_InitTick>
  return HAL_OK;
 80030aa:	2000      	movs	r0, #0
 80030ac:	e00a      	b.n	80030c4 <HAL_RCC_ClockConfig+0x68>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ae:	6823      	ldr	r3, [r4, #0]
 80030b0:	9901      	ldr	r1, [sp, #4]
 80030b2:	4393      	bics	r3, r2
 80030b4:	430b      	orrs	r3, r1
 80030b6:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	4013      	ands	r3, r2
 80030bc:	9a01      	ldr	r2, [sp, #4]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d0d5      	beq.n	800306e <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 80030c2:	2001      	movs	r0, #1
}
 80030c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c6:	20f0      	movs	r0, #240	; 0xf0
 80030c8:	4936      	ldr	r1, [pc, #216]	; (80031a4 <HAL_RCC_ClockConfig+0x148>)
 80030ca:	684b      	ldr	r3, [r1, #4]
 80030cc:	4383      	bics	r3, r0
 80030ce:	68b0      	ldr	r0, [r6, #8]
 80030d0:	4303      	orrs	r3, r0
 80030d2:	604b      	str	r3, [r1, #4]
 80030d4:	e7ce      	b.n	8003074 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d6:	6872      	ldr	r2, [r6, #4]
 80030d8:	4d32      	ldr	r5, [pc, #200]	; (80031a4 <HAL_RCC_ClockConfig+0x148>)
 80030da:	2a01      	cmp	r2, #1
 80030dc:	d11a      	bne.n	8003114 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030de:	682b      	ldr	r3, [r5, #0]
 80030e0:	039b      	lsls	r3, r3, #14
 80030e2:	d5ee      	bpl.n	80030c2 <HAL_RCC_ClockConfig+0x66>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030e4:	2103      	movs	r1, #3
 80030e6:	686b      	ldr	r3, [r5, #4]
 80030e8:	438b      	bics	r3, r1
 80030ea:	4313      	orrs	r3, r2
 80030ec:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80030ee:	f7ff f955 	bl	800239c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030f2:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80030f4:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d11c      	bne.n	8003134 <HAL_RCC_ClockConfig+0xd8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030fa:	220c      	movs	r2, #12
 80030fc:	686b      	ldr	r3, [r5, #4]
 80030fe:	4013      	ands	r3, r2
 8003100:	2b04      	cmp	r3, #4
 8003102:	d0b9      	beq.n	8003078 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003104:	f7ff f94a 	bl	800239c <HAL_GetTick>
 8003108:	4b29      	ldr	r3, [pc, #164]	; (80031b0 <HAL_RCC_ClockConfig+0x154>)
 800310a:	1bc0      	subs	r0, r0, r7
 800310c:	4298      	cmp	r0, r3
 800310e:	d9f4      	bls.n	80030fa <HAL_RCC_ClockConfig+0x9e>
          return HAL_TIMEOUT;
 8003110:	2003      	movs	r0, #3
 8003112:	e7d7      	b.n	80030c4 <HAL_RCC_ClockConfig+0x68>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003114:	2a02      	cmp	r2, #2
 8003116:	d103      	bne.n	8003120 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003118:	682b      	ldr	r3, [r5, #0]
 800311a:	019b      	lsls	r3, r3, #6
 800311c:	d4e2      	bmi.n	80030e4 <HAL_RCC_ClockConfig+0x88>
 800311e:	e7d0      	b.n	80030c2 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003120:	2a03      	cmp	r2, #3
 8003122:	d103      	bne.n	800312c <HAL_RCC_ClockConfig+0xd0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003124:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003126:	03db      	lsls	r3, r3, #15
 8003128:	d4dc      	bmi.n	80030e4 <HAL_RCC_ClockConfig+0x88>
 800312a:	e7ca      	b.n	80030c2 <HAL_RCC_ClockConfig+0x66>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312c:	682b      	ldr	r3, [r5, #0]
 800312e:	079b      	lsls	r3, r3, #30
 8003130:	d4d8      	bmi.n	80030e4 <HAL_RCC_ClockConfig+0x88>
 8003132:	e7c6      	b.n	80030c2 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003134:	2b02      	cmp	r3, #2
 8003136:	d10b      	bne.n	8003150 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003138:	220c      	movs	r2, #12
 800313a:	686b      	ldr	r3, [r5, #4]
 800313c:	4013      	ands	r3, r2
 800313e:	2b08      	cmp	r3, #8
 8003140:	d09a      	beq.n	8003078 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003142:	f7ff f92b 	bl	800239c <HAL_GetTick>
 8003146:	4b1a      	ldr	r3, [pc, #104]	; (80031b0 <HAL_RCC_ClockConfig+0x154>)
 8003148:	1bc0      	subs	r0, r0, r7
 800314a:	4298      	cmp	r0, r3
 800314c:	d9f4      	bls.n	8003138 <HAL_RCC_ClockConfig+0xdc>
 800314e:	e7df      	b.n	8003110 <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003150:	2b03      	cmp	r3, #3
 8003152:	d011      	beq.n	8003178 <HAL_RCC_ClockConfig+0x11c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003154:	220c      	movs	r2, #12
 8003156:	686b      	ldr	r3, [r5, #4]
 8003158:	4213      	tst	r3, r2
 800315a:	d100      	bne.n	800315e <HAL_RCC_ClockConfig+0x102>
 800315c:	e78c      	b.n	8003078 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800315e:	f7ff f91d 	bl	800239c <HAL_GetTick>
 8003162:	4b13      	ldr	r3, [pc, #76]	; (80031b0 <HAL_RCC_ClockConfig+0x154>)
 8003164:	1bc0      	subs	r0, r0, r7
 8003166:	4298      	cmp	r0, r3
 8003168:	d9f4      	bls.n	8003154 <HAL_RCC_ClockConfig+0xf8>
 800316a:	e7d1      	b.n	8003110 <HAL_RCC_ClockConfig+0xb4>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800316c:	f7ff f916 	bl	800239c <HAL_GetTick>
 8003170:	4b0f      	ldr	r3, [pc, #60]	; (80031b0 <HAL_RCC_ClockConfig+0x154>)
 8003172:	1bc0      	subs	r0, r0, r7
 8003174:	4298      	cmp	r0, r3
 8003176:	d8cb      	bhi.n	8003110 <HAL_RCC_ClockConfig+0xb4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8003178:	220c      	movs	r2, #12
 800317a:	686b      	ldr	r3, [r5, #4]
 800317c:	4013      	ands	r3, r2
 800317e:	4293      	cmp	r3, r2
 8003180:	d1f4      	bne.n	800316c <HAL_RCC_ClockConfig+0x110>
 8003182:	e779      	b.n	8003078 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003184:	6822      	ldr	r2, [r4, #0]
 8003186:	439a      	bics	r2, r3
 8003188:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800318a:	6822      	ldr	r2, [r4, #0]
 800318c:	421a      	tst	r2, r3
 800318e:	d198      	bne.n	80030c2 <HAL_RCC_ClockConfig+0x66>
 8003190:	e779      	b.n	8003086 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003192:	6863      	ldr	r3, [r4, #4]
 8003194:	4a07      	ldr	r2, [pc, #28]	; (80031b4 <HAL_RCC_ClockConfig+0x158>)
 8003196:	4013      	ands	r3, r2
 8003198:	68f2      	ldr	r2, [r6, #12]
 800319a:	4313      	orrs	r3, r2
 800319c:	6063      	str	r3, [r4, #4]
 800319e:	e777      	b.n	8003090 <HAL_RCC_ClockConfig+0x34>
 80031a0:	40022000 	.word	0x40022000
 80031a4:	40021000 	.word	0x40021000
 80031a8:	08008011 	.word	0x08008011
 80031ac:	20000000 	.word	0x20000000
 80031b0:	00001388 	.word	0x00001388
 80031b4:	fffff8ff 	.word	0xfffff8ff

080031b8 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80031b8:	4b01      	ldr	r3, [pc, #4]	; (80031c0 <HAL_RCC_GetHCLKFreq+0x8>)
 80031ba:	6818      	ldr	r0, [r3, #0]
}
 80031bc:	4770      	bx	lr
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	20000000 	.word	0x20000000

080031c4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80031c4:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80031c6:	4a05      	ldr	r2, [pc, #20]	; (80031dc <HAL_RCC_GetPCLK1Freq+0x18>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	055b      	lsls	r3, r3, #21
 80031cc:	0f5b      	lsrs	r3, r3, #29
 80031ce:	5cd3      	ldrb	r3, [r2, r3]
 80031d0:	4a03      	ldr	r2, [pc, #12]	; (80031e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80031d2:	6810      	ldr	r0, [r2, #0]
 80031d4:	40d8      	lsrs	r0, r3
}    
 80031d6:	4770      	bx	lr
 80031d8:	40021000 	.word	0x40021000
 80031dc:	08008021 	.word	0x08008021
 80031e0:	20000000 	.word	0x20000000

080031e4 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80031e4:	2307      	movs	r3, #7
{
 80031e6:	b510      	push	{r4, lr}
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80031e8:	2403      	movs	r4, #3
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80031ea:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80031ec:	4b09      	ldr	r3, [pc, #36]	; (8003214 <HAL_RCC_GetClockConfig+0x30>)
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	4022      	ands	r2, r4
 80031f2:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	34ed      	adds	r4, #237	; 0xed
 80031f8:	4022      	ands	r2, r4
 80031fa:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80031fc:	22e0      	movs	r2, #224	; 0xe0
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	00d2      	lsls	r2, r2, #3
 8003202:	4013      	ands	r3, r2
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003204:	2201      	movs	r2, #1
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8003206:	60c3      	str	r3, [r0, #12]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003208:	4b03      	ldr	r3, [pc, #12]	; (8003218 <HAL_RCC_GetClockConfig+0x34>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4013      	ands	r3, r2
 800320e:	600b      	str	r3, [r1, #0]
}
 8003210:	bd10      	pop	{r4, pc}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	40021000 	.word	0x40021000
 8003218:	40022000 	.word	0x40022000

0800321c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800321c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800321e:	6803      	ldr	r3, [r0, #0]
{
 8003220:	b085      	sub	sp, #20
 8003222:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003224:	03db      	lsls	r3, r3, #15
 8003226:	d528      	bpl.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003228:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800322a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800322c:	4c44      	ldr	r4, [pc, #272]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800322e:	0552      	lsls	r2, r2, #21
 8003230:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003232:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003234:	4213      	tst	r3, r2
 8003236:	d108      	bne.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003238:	69e3      	ldr	r3, [r4, #28]
 800323a:	4313      	orrs	r3, r2
 800323c:	61e3      	str	r3, [r4, #28]
 800323e:	69e3      	ldr	r3, [r4, #28]
 8003240:	4013      	ands	r3, r2
 8003242:	9303      	str	r3, [sp, #12]
 8003244:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8003246:	2301      	movs	r3, #1
 8003248:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324a:	2780      	movs	r7, #128	; 0x80
 800324c:	4e3d      	ldr	r6, [pc, #244]	; (8003344 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 800324e:	007f      	lsls	r7, r7, #1
 8003250:	6833      	ldr	r3, [r6, #0]
 8003252:	423b      	tst	r3, r7
 8003254:	d041      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xbe>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003256:	22c0      	movs	r2, #192	; 0xc0
 8003258:	6a23      	ldr	r3, [r4, #32]
 800325a:	0092      	lsls	r2, r2, #2
 800325c:	4013      	ands	r3, r2
 800325e:	4e3a      	ldr	r6, [pc, #232]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003260:	d14d      	bne.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003262:	6a23      	ldr	r3, [r4, #32]
 8003264:	401e      	ands	r6, r3
 8003266:	686b      	ldr	r3, [r5, #4]
 8003268:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800326a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800326c:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 800326e:	2b01      	cmp	r3, #1
 8003270:	d103      	bne.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003272:	69e3      	ldr	r3, [r4, #28]
 8003274:	4a35      	ldr	r2, [pc, #212]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003276:	4013      	ands	r3, r2
 8003278:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800327a:	682b      	ldr	r3, [r5, #0]
 800327c:	07da      	lsls	r2, r3, #31
 800327e:	d506      	bpl.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003280:	2003      	movs	r0, #3
 8003282:	492f      	ldr	r1, [pc, #188]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003284:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003286:	4382      	bics	r2, r0
 8003288:	68a8      	ldr	r0, [r5, #8]
 800328a:	4302      	orrs	r2, r0
 800328c:	630a      	str	r2, [r1, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800328e:	079a      	lsls	r2, r3, #30
 8003290:	d506      	bpl.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003292:	492b      	ldr	r1, [pc, #172]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003294:	482e      	ldr	r0, [pc, #184]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003296:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003298:	4002      	ands	r2, r0
 800329a:	68e8      	ldr	r0, [r5, #12]
 800329c:	4302      	orrs	r2, r0
 800329e:	630a      	str	r2, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032a0:	069a      	lsls	r2, r3, #26
 80032a2:	d506      	bpl.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032a4:	2010      	movs	r0, #16
 80032a6:	4926      	ldr	r1, [pc, #152]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80032a8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80032aa:	4382      	bics	r2, r0
 80032ac:	6928      	ldr	r0, [r5, #16]
 80032ae:	4302      	orrs	r2, r0
 80032b0:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80032b2:	039a      	lsls	r2, r3, #14
 80032b4:	d506      	bpl.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032b6:	2080      	movs	r0, #128	; 0x80
 80032b8:	4921      	ldr	r1, [pc, #132]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80032ba:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80032bc:	4382      	bics	r2, r0
 80032be:	69a8      	ldr	r0, [r5, #24]
 80032c0:	4302      	orrs	r2, r0
 80032c2:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80032c4:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032c6:	055b      	lsls	r3, r3, #21
 80032c8:	d517      	bpl.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032ca:	2140      	movs	r1, #64	; 0x40
 80032cc:	4a1c      	ldr	r2, [pc, #112]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80032ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80032d0:	438b      	bics	r3, r1
 80032d2:	6969      	ldr	r1, [r5, #20]
 80032d4:	430b      	orrs	r3, r1
 80032d6:	6313      	str	r3, [r2, #48]	; 0x30
 80032d8:	e00f      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xde>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032da:	6833      	ldr	r3, [r6, #0]
 80032dc:	433b      	orrs	r3, r7
 80032de:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80032e0:	f7ff f85c 	bl	800239c <HAL_GetTick>
 80032e4:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032e6:	6833      	ldr	r3, [r6, #0]
 80032e8:	423b      	tst	r3, r7
 80032ea:	d1b4      	bne.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ec:	f7ff f856 	bl	800239c <HAL_GetTick>
 80032f0:	9b01      	ldr	r3, [sp, #4]
 80032f2:	1ac0      	subs	r0, r0, r3
 80032f4:	2864      	cmp	r0, #100	; 0x64
 80032f6:	d9f6      	bls.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xca>
          return HAL_TIMEOUT;
 80032f8:	2003      	movs	r0, #3
}
 80032fa:	b005      	add	sp, #20
 80032fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80032fe:	6869      	ldr	r1, [r5, #4]
 8003300:	400a      	ands	r2, r1
 8003302:	4293      	cmp	r3, r2
 8003304:	d0ad      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003306:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003308:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800330a:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800330c:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 800330e:	025b      	lsls	r3, r3, #9
 8003310:	4303      	orrs	r3, r0
 8003312:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003314:	6a23      	ldr	r3, [r4, #32]
 8003316:	480f      	ldr	r0, [pc, #60]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x138>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003318:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 800331a:	4003      	ands	r3, r0
 800331c:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 800331e:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003320:	07d3      	lsls	r3, r2, #31
 8003322:	d59e      	bpl.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8003324:	f7ff f83a 	bl	800239c <HAL_GetTick>
 8003328:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800332a:	2202      	movs	r2, #2
 800332c:	6a23      	ldr	r3, [r4, #32]
 800332e:	4213      	tst	r3, r2
 8003330:	d197      	bne.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003332:	f7ff f833 	bl	800239c <HAL_GetTick>
 8003336:	4b08      	ldr	r3, [pc, #32]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003338:	1bc0      	subs	r0, r0, r7
 800333a:	4298      	cmp	r0, r3
 800333c:	d9f5      	bls.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x10e>
 800333e:	e7db      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003340:	40021000 	.word	0x40021000
 8003344:	40007000 	.word	0x40007000
 8003348:	fffffcff 	.word	0xfffffcff
 800334c:	efffffff 	.word	0xefffffff
 8003350:	fffcffff 	.word	0xfffcffff
 8003354:	fffeffff 	.word	0xfffeffff
 8003358:	00001388 	.word	0x00001388

0800335c <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800335c:	21a0      	movs	r1, #160	; 0xa0
 800335e:	6802      	ldr	r2, [r0, #0]
{
 8003360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003362:	68d3      	ldr	r3, [r2, #12]
{
 8003364:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003366:	438b      	bics	r3, r1
 8003368:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800336a:	f7ff f817 	bl	800239c <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 800336e:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 8003370:	0006      	movs	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003372:	2520      	movs	r5, #32
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8003374:	00bf      	lsls	r7, r7, #2
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	422b      	tst	r3, r5
 800337c:	d001      	beq.n	8003382 <HAL_RTC_WaitForSynchro+0x26>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 800337e:	2000      	movs	r0, #0
}
 8003380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8003382:	f7ff f80b 	bl	800239c <HAL_GetTick>
 8003386:	1b80      	subs	r0, r0, r6
 8003388:	42b8      	cmp	r0, r7
 800338a:	d9f4      	bls.n	8003376 <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 800338c:	2003      	movs	r0, #3
 800338e:	e7f7      	b.n	8003380 <HAL_RTC_WaitForSynchro+0x24>

08003390 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003392:	2440      	movs	r4, #64	; 0x40
 8003394:	6803      	ldr	r3, [r0, #0]
{
 8003396:	0005      	movs	r5, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	4222      	tst	r2, r4
 800339c:	d001      	beq.n	80033a2 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 800339e:	2000      	movs	r0, #0
}
 80033a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80033a2:	2201      	movs	r2, #1
 80033a4:	4252      	negs	r2, r2
 80033a6:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80033a8:	f7fe fff8 	bl	800239c <HAL_GetTick>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80033ac:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 80033ae:	0006      	movs	r6, r0
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80033b0:	00bf      	lsls	r7, r7, #2
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80033b2:	682b      	ldr	r3, [r5, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	4223      	tst	r3, r4
 80033b8:	d1f1      	bne.n	800339e <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80033ba:	f7fe ffef 	bl	800239c <HAL_GetTick>
 80033be:	1b80      	subs	r0, r0, r6
 80033c0:	42b8      	cmp	r0, r7
 80033c2:	d9f6      	bls.n	80033b2 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 80033c4:	2003      	movs	r0, #3
 80033c6:	e7eb      	b.n	80033a0 <RTC_EnterInitMode+0x10>

080033c8 <HAL_RTC_Init>:
{
 80033c8:	b570      	push	{r4, r5, r6, lr}
 80033ca:	0004      	movs	r4, r0
     return HAL_ERROR;
 80033cc:	2501      	movs	r5, #1
  if(hrtc == NULL)
 80033ce:	2800      	cmp	r0, #0
 80033d0:	d018      	beq.n	8003404 <HAL_RTC_Init+0x3c>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80033d2:	7f43      	ldrb	r3, [r0, #29]
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d102      	bne.n	80033e0 <HAL_RTC_Init+0x18>
    hrtc->Lock = HAL_UNLOCKED;
 80033da:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 80033dc:	f7fe fdbc 	bl	8001f58 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80033e0:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033e2:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80033e4:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033e6:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80033e8:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033ea:	625a      	str	r2, [r3, #36]	; 0x24
 80033ec:	3a77      	subs	r2, #119	; 0x77
 80033ee:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80033f0:	f7ff ffce 	bl	8003390 <RTC_EnterInitMode>
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	1e05      	subs	r5, r0, #0
 80033f8:	d006      	beq.n	8003408 <HAL_RTC_Init+0x40>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033fa:	22ff      	movs	r2, #255	; 0xff
 80033fc:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80033fe:	2304      	movs	r3, #4
        return HAL_ERROR;
 8003400:	2501      	movs	r5, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003402:	7763      	strb	r3, [r4, #29]
}
 8003404:	0028      	movs	r0, r5
 8003406:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	4917      	ldr	r1, [pc, #92]	; (8003468 <HAL_RTC_Init+0xa0>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800340c:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800340e:	400a      	ands	r2, r1
 8003410:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003412:	6862      	ldr	r2, [r4, #4]
 8003414:	6899      	ldr	r1, [r3, #8]
 8003416:	4302      	orrs	r2, r0
 8003418:	6960      	ldr	r0, [r4, #20]
 800341a:	4302      	orrs	r2, r0
 800341c:	430a      	orrs	r2, r1
 800341e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003420:	68e2      	ldr	r2, [r4, #12]
 8003422:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003424:	68a2      	ldr	r2, [r4, #8]
 8003426:	6919      	ldr	r1, [r3, #16]
 8003428:	0412      	lsls	r2, r2, #16
 800342a:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 800342c:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800342e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8003430:	68da      	ldr	r2, [r3, #12]
 8003432:	438a      	bics	r2, r1
 8003434:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	069b      	lsls	r3, r3, #26
 800343a:	d406      	bmi.n	800344a <HAL_RTC_Init+0x82>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800343c:	0020      	movs	r0, r4
 800343e:	f7ff ff8d 	bl	800335c <HAL_RTC_WaitForSynchro>
 8003442:	2800      	cmp	r0, #0
 8003444:	d001      	beq.n	800344a <HAL_RTC_Init+0x82>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	e7d7      	b.n	80033fa <HAL_RTC_Init+0x32>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800344a:	6823      	ldr	r3, [r4, #0]
 800344c:	4907      	ldr	r1, [pc, #28]	; (800346c <HAL_RTC_Init+0xa4>)
 800344e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003450:	400a      	ands	r2, r1
 8003452:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8003454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003456:	69a1      	ldr	r1, [r4, #24]
 8003458:	430a      	orrs	r2, r1
 800345a:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 800345c:	22ff      	movs	r2, #255	; 0xff
 800345e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8003460:	2301      	movs	r3, #1
 8003462:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 8003464:	e7ce      	b.n	8003404 <HAL_RTC_Init+0x3c>
 8003466:	46c0      	nop			; (mov r8, r8)
 8003468:	ff8fffbf 	.word	0xff8fffbf
 800346c:	fffbffff 	.word	0xfffbffff

08003470 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003470:	21e0      	movs	r1, #224	; 0xe0
 8003472:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8003474:	b510      	push	{r4, lr}
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	438a      	bics	r2, r1
 800347a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800347c:	2282      	movs	r2, #130	; 0x82
 800347e:	6841      	ldr	r1, [r0, #4]
 8003480:	0052      	lsls	r2, r2, #1
 8003482:	4291      	cmp	r1, r2
 8003484:	d10c      	bne.n	80034a0 <SPI_WaitFifoStateUntilTimeout.part.1+0x30>
 8003486:	2180      	movs	r1, #128	; 0x80
 8003488:	6882      	ldr	r2, [r0, #8]
 800348a:	0209      	lsls	r1, r1, #8
 800348c:	428a      	cmp	r2, r1
 800348e:	d003      	beq.n	8003498 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	00c9      	lsls	r1, r1, #3
 8003494:	428a      	cmp	r2, r1
 8003496:	d103      	bne.n	80034a0 <SPI_WaitFifoStateUntilTimeout.part.1+0x30>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003498:	2140      	movs	r1, #64	; 0x40
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	438a      	bics	r2, r1
 800349e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034a0:	2180      	movs	r1, #128	; 0x80
 80034a2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80034a4:	0189      	lsls	r1, r1, #6
 80034a6:	428a      	cmp	r2, r1
 80034a8:	d106      	bne.n	80034b8 <SPI_WaitFifoStateUntilTimeout.part.1+0x48>
        {
          SPI_RESET_CRC(hspi);
 80034aa:	6819      	ldr	r1, [r3, #0]
 80034ac:	4c07      	ldr	r4, [pc, #28]	; (80034cc <SPI_WaitFifoStateUntilTimeout.part.1+0x5c>)
 80034ae:	4021      	ands	r1, r4
 80034b0:	6019      	str	r1, [r3, #0]
 80034b2:	6819      	ldr	r1, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034b8:	0003      	movs	r3, r0
 80034ba:	2201      	movs	r2, #1
 80034bc:	335d      	adds	r3, #93	; 0x5d
 80034be:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034c0:	2300      	movs	r3, #0
 80034c2:	305c      	adds	r0, #92	; 0x5c
 80034c4:	7003      	strb	r3, [r0, #0]
      }
    }
  }

  return HAL_OK;
}
 80034c6:	2003      	movs	r0, #3
 80034c8:	bd10      	pop	{r4, pc}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	ffffdfff 	.word	0xffffdfff

080034d0 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
 80034d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034d2:	0005      	movs	r5, r0
 80034d4:	000c      	movs	r4, r1
 80034d6:	0016      	movs	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034d8:	2780      	movs	r7, #128	; 0x80
 80034da:	682b      	ldr	r3, [r5, #0]
 80034dc:	6898      	ldr	r0, [r3, #8]
 80034de:	4038      	ands	r0, r7
 80034e0:	d006      	beq.n	80034f0 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x20>
    if (Timeout != HAL_MAX_DELAY)
 80034e2:	1c62      	adds	r2, r4, #1
 80034e4:	d0fa      	beq.n	80034dc <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80034e6:	2c00      	cmp	r4, #0
 80034e8:	d103      	bne.n	80034f2 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x22>
 80034ea:	0028      	movs	r0, r5
 80034ec:	f7ff ffc0 	bl	8003470 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 80034f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80034f2:	f7fe ff53 	bl	800239c <HAL_GetTick>
 80034f6:	1b80      	subs	r0, r0, r6
 80034f8:	4284      	cmp	r4, r0
 80034fa:	d8ee      	bhi.n	80034da <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
 80034fc:	e7f5      	b.n	80034ea <SPI_WaitFlagStateUntilTimeout.constprop.9+0x1a>

080034fe <SPI_WaitFifoStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80034fe:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003500:	27c0      	movs	r7, #192	; 0xc0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8003502:	0006      	movs	r6, r0
 8003504:	000d      	movs	r5, r1
 8003506:	0014      	movs	r4, r2
 8003508:	b085      	sub	sp, #20
 800350a:	9301      	str	r3, [sp, #4]
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800350c:	00ff      	lsls	r7, r7, #3
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800350e:	ab02      	add	r3, sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 8003510:	6831      	ldr	r1, [r6, #0]
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8003512:	1dda      	adds	r2, r3, #7
  while ((hspi->Instance->SR & Fifo) != State)
 8003514:	6888      	ldr	r0, [r1, #8]
 8003516:	4028      	ands	r0, r5
 8003518:	d00c      	beq.n	8003534 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x36>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800351a:	42bd      	cmp	r5, r7
 800351c:	d103      	bne.n	8003526 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x28>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800351e:	7b0b      	ldrb	r3, [r1, #12]
 8003520:	b2db      	uxtb	r3, r3
 8003522:	7013      	strb	r3, [r2, #0]
      UNUSED(tmpreg);
 8003524:	7813      	ldrb	r3, [r2, #0]
    if (Timeout != HAL_MAX_DELAY)
 8003526:	1c63      	adds	r3, r4, #1
 8003528:	d0f4      	beq.n	8003514 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x16>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800352a:	2c00      	cmp	r4, #0
 800352c:	d104      	bne.n	8003538 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x3a>
 800352e:	0030      	movs	r0, r6
 8003530:	f7ff ff9e 	bl	8003470 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 8003534:	b005      	add	sp, #20
 8003536:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8003538:	f7fe ff30 	bl	800239c <HAL_GetTick>
 800353c:	9b01      	ldr	r3, [sp, #4]
 800353e:	1ac0      	subs	r0, r0, r3
 8003540:	4284      	cmp	r4, r0
 8003542:	d8e4      	bhi.n	800350e <SPI_WaitFifoStateUntilTimeout.constprop.10+0x10>
 8003544:	e7f3      	b.n	800352e <SPI_WaitFifoStateUntilTimeout.constprop.10+0x30>

08003546 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003546:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003548:	0013      	movs	r3, r2
{
 800354a:	000d      	movs	r5, r1
 800354c:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800354e:	000a      	movs	r2, r1
 8003550:	21c0      	movs	r1, #192	; 0xc0
 8003552:	0149      	lsls	r1, r1, #5
{
 8003554:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003556:	f7ff ffd2 	bl	80034fe <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800355a:	2800      	cmp	r0, #0
 800355c:	d005      	beq.n	800356a <SPI_EndRxTxTransaction+0x24>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800355e:	2320      	movs	r3, #32
 8003560:	6e22      	ldr	r2, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8003562:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003564:	4313      	orrs	r3, r2
 8003566:	6623      	str	r3, [r4, #96]	; 0x60
 8003568:	e00f      	b.n	800358a <SPI_EndRxTxTransaction+0x44>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800356a:	0032      	movs	r2, r6
 800356c:	0029      	movs	r1, r5
 800356e:	0020      	movs	r0, r4
 8003570:	f7ff ffae 	bl	80034d0 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8003574:	2800      	cmp	r0, #0
 8003576:	d1f2      	bne.n	800355e <SPI_EndRxTxTransaction+0x18>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003578:	21c0      	movs	r1, #192	; 0xc0
 800357a:	0033      	movs	r3, r6
 800357c:	002a      	movs	r2, r5
 800357e:	00c9      	lsls	r1, r1, #3
 8003580:	0020      	movs	r0, r4
 8003582:	f7ff ffbc 	bl	80034fe <SPI_WaitFifoStateUntilTimeout.constprop.10>
 8003586:	2800      	cmp	r0, #0
 8003588:	d1e9      	bne.n	800355e <SPI_EndRxTxTransaction+0x18>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 800358a:	bd70      	pop	{r4, r5, r6, pc}

0800358c <SPI_EndRxTransaction>:
{
 800358c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800358e:	2382      	movs	r3, #130	; 0x82
{
 8003590:	0017      	movs	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003592:	6842      	ldr	r2, [r0, #4]
{
 8003594:	0004      	movs	r4, r0
 8003596:	000e      	movs	r6, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	429a      	cmp	r2, r3
 800359c:	d10d      	bne.n	80035ba <SPI_EndRxTransaction+0x2e>
 800359e:	2280      	movs	r2, #128	; 0x80
 80035a0:	6883      	ldr	r3, [r0, #8]
 80035a2:	0212      	lsls	r2, r2, #8
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d003      	beq.n	80035b0 <SPI_EndRxTransaction+0x24>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035a8:	2280      	movs	r2, #128	; 0x80
 80035aa:	00d2      	lsls	r2, r2, #3
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d104      	bne.n	80035ba <SPI_EndRxTransaction+0x2e>
    __HAL_SPI_DISABLE(hspi);
 80035b0:	2140      	movs	r1, #64	; 0x40
 80035b2:	6822      	ldr	r2, [r4, #0]
 80035b4:	6813      	ldr	r3, [r2, #0]
 80035b6:	438b      	bics	r3, r1
 80035b8:	6013      	str	r3, [r2, #0]
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035ba:	003a      	movs	r2, r7
 80035bc:	0031      	movs	r1, r6
 80035be:	0020      	movs	r0, r4
 80035c0:	f7ff ff86 	bl	80034d0 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 80035c4:	1e05      	subs	r5, r0, #0
 80035c6:	d005      	beq.n	80035d4 <SPI_EndRxTransaction+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035c8:	2320      	movs	r3, #32
 80035ca:	6e22      	ldr	r2, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 80035cc:	2503      	movs	r5, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035ce:	4313      	orrs	r3, r2
 80035d0:	6623      	str	r3, [r4, #96]	; 0x60
 80035d2:	e016      	b.n	8003602 <SPI_EndRxTransaction+0x76>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035d4:	2382      	movs	r3, #130	; 0x82
 80035d6:	6862      	ldr	r2, [r4, #4]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	429a      	cmp	r2, r3
 80035dc:	d111      	bne.n	8003602 <SPI_EndRxTransaction+0x76>
 80035de:	2280      	movs	r2, #128	; 0x80
 80035e0:	68a3      	ldr	r3, [r4, #8]
 80035e2:	0212      	lsls	r2, r2, #8
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d003      	beq.n	80035f0 <SPI_EndRxTransaction+0x64>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035e8:	2280      	movs	r2, #128	; 0x80
 80035ea:	00d2      	lsls	r2, r2, #3
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d108      	bne.n	8003602 <SPI_EndRxTransaction+0x76>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035f0:	21c0      	movs	r1, #192	; 0xc0
 80035f2:	003b      	movs	r3, r7
 80035f4:	0032      	movs	r2, r6
 80035f6:	00c9      	lsls	r1, r1, #3
 80035f8:	0020      	movs	r0, r4
 80035fa:	f7ff ff80 	bl	80034fe <SPI_WaitFifoStateUntilTimeout.constprop.10>
 80035fe:	2800      	cmp	r0, #0
 8003600:	d1e2      	bne.n	80035c8 <SPI_EndRxTransaction+0x3c>
}
 8003602:	0028      	movs	r0, r5
 8003604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003608 <HAL_SPI_Init>:
{
 8003608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800360c:	2001      	movs	r0, #1
  if (hspi == NULL)
 800360e:	2c00      	cmp	r4, #0
 8003610:	d04b      	beq.n	80036aa <HAL_SPI_Init+0xa2>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003612:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003614:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003616:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003618:	355d      	adds	r5, #93	; 0x5d
 800361a:	782b      	ldrb	r3, [r5, #0]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d105      	bne.n	800362e <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 8003622:	0022      	movs	r2, r4
 8003624:	325c      	adds	r2, #92	; 0x5c
 8003626:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 8003628:	0020      	movs	r0, r4
 800362a:	f7fe fca5 	bl	8001f78 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800362e:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8003630:	2240      	movs	r2, #64	; 0x40
 8003632:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003634:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8003636:	680b      	ldr	r3, [r1, #0]
 8003638:	2000      	movs	r0, #0
 800363a:	4393      	bics	r3, r2
 800363c:	600b      	str	r3, [r1, #0]
 800363e:	23e0      	movs	r3, #224	; 0xe0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003640:	68e2      	ldr	r2, [r4, #12]
 8003642:	00db      	lsls	r3, r3, #3
 8003644:	429a      	cmp	r2, r3
 8003646:	d931      	bls.n	80036ac <HAL_SPI_Init+0xa4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003648:	26f0      	movs	r6, #240	; 0xf0
 800364a:	0136      	lsls	r6, r6, #4
 800364c:	42b2      	cmp	r2, r6
 800364e:	d133      	bne.n	80036b8 <HAL_SPI_Init+0xb0>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003650:	0006      	movs	r6, r0
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003652:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003654:	2800      	cmp	r0, #0
 8003656:	d103      	bne.n	8003660 <HAL_SPI_Init+0x58>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003658:	429a      	cmp	r2, r3
 800365a:	d92f      	bls.n	80036bc <HAL_SPI_Init+0xb4>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800365c:	2302      	movs	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800365e:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003660:	68a7      	ldr	r7, [r4, #8]
 8003662:	6863      	ldr	r3, [r4, #4]
 8003664:	69a0      	ldr	r0, [r4, #24]
 8003666:	433b      	orrs	r3, r7
 8003668:	6927      	ldr	r7, [r4, #16]
 800366a:	433b      	orrs	r3, r7
 800366c:	6967      	ldr	r7, [r4, #20]
 800366e:	433b      	orrs	r3, r7
 8003670:	69e7      	ldr	r7, [r4, #28]
 8003672:	433b      	orrs	r3, r7
 8003674:	6a27      	ldr	r7, [r4, #32]
 8003676:	433b      	orrs	r3, r7
 8003678:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800367a:	433b      	orrs	r3, r7
 800367c:	2780      	movs	r7, #128	; 0x80
 800367e:	00bf      	lsls	r7, r7, #2
 8003680:	4007      	ands	r7, r0
 8003682:	433b      	orrs	r3, r7
 8003684:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003686:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003688:	0c00      	lsrs	r0, r0, #16
 800368a:	431a      	orrs	r2, r3
 800368c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800368e:	431a      	orrs	r2, r3
 8003690:	2304      	movs	r3, #4
 8003692:	4018      	ands	r0, r3
 8003694:	4310      	orrs	r0, r2
 8003696:	4306      	orrs	r6, r0
 8003698:	604e      	str	r6, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800369a:	69cb      	ldr	r3, [r1, #28]
 800369c:	4a08      	ldr	r2, [pc, #32]	; (80036c0 <HAL_SPI_Init+0xb8>)
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800369e:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036a0:	4013      	ands	r3, r2
 80036a2:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80036a4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036a6:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80036a8:	702b      	strb	r3, [r5, #0]
}
 80036aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80036ac:	2680      	movs	r6, #128	; 0x80
 80036ae:	0176      	lsls	r6, r6, #5
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d0ce      	beq.n	8003652 <HAL_SPI_Init+0x4a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036b4:	62a0      	str	r0, [r4, #40]	; 0x28
 80036b6:	e7cc      	b.n	8003652 <HAL_SPI_Init+0x4a>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036b8:	0006      	movs	r6, r0
 80036ba:	e7fb      	b.n	80036b4 <HAL_SPI_Init+0xac>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80036bc:	2301      	movs	r3, #1
 80036be:	e7ce      	b.n	800365e <HAL_SPI_Init+0x56>
 80036c0:	fffff7ff 	.word	0xfffff7ff

080036c4 <HAL_SPI_Transmit>:
{
 80036c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036c6:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 80036c8:	0003      	movs	r3, r0
{
 80036ca:	b087      	sub	sp, #28
  __HAL_LOCK(hspi);
 80036cc:	335c      	adds	r3, #92	; 0x5c
{
 80036ce:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hspi);
 80036d0:	9302      	str	r3, [sp, #8]
 80036d2:	781b      	ldrb	r3, [r3, #0]
{
 80036d4:	0004      	movs	r4, r0
 80036d6:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 80036d8:	2602      	movs	r6, #2
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d100      	bne.n	80036e0 <HAL_SPI_Transmit+0x1c>
 80036de:	e07a      	b.n	80037d6 <HAL_SPI_Transmit+0x112>
 80036e0:	2301      	movs	r3, #1
 80036e2:	9a02      	ldr	r2, [sp, #8]
 80036e4:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80036e6:	f7fe fe59 	bl	800239c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80036ea:	0023      	movs	r3, r4
 80036ec:	335d      	adds	r3, #93	; 0x5d
  tickstart = HAL_GetTick();
 80036ee:	9000      	str	r0, [sp, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 80036f0:	9303      	str	r3, [sp, #12]
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d167      	bne.n	80037ca <HAL_SPI_Transmit+0x106>
    errorcode = HAL_ERROR;
 80036fa:	001e      	movs	r6, r3
  if ((pData == NULL) || (Size == 0U))
 80036fc:	2d00      	cmp	r5, #0
 80036fe:	d064      	beq.n	80037ca <HAL_SPI_Transmit+0x106>
 8003700:	9b01      	ldr	r3, [sp, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d061      	beq.n	80037ca <HAL_SPI_Transmit+0x106>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003706:	2303      	movs	r3, #3
 8003708:	9a03      	ldr	r2, [sp, #12]
 800370a:	7013      	strb	r3, [r2, #0]
  hspi->TxXferSize  = Size;
 800370c:	466a      	mov	r2, sp
 800370e:	8892      	ldrh	r2, [r2, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003710:	2300      	movs	r3, #0
  hspi->TxXferSize  = Size;
 8003712:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003714:	466a      	mov	r2, sp
 8003716:	8892      	ldrh	r2, [r2, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003718:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 800371a:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 800371c:	1da2      	adds	r2, r4, #6
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800371e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003720:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8003722:	3202      	adds	r2, #2
  hspi->RxXferSize  = 0U;
 8003724:	8793      	strh	r3, [r2, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003726:	87d3      	strh	r3, [r2, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003728:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 800372a:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800372c:	2380      	movs	r3, #128	; 0x80
 800372e:	68a2      	ldr	r2, [r4, #8]
 8003730:	021b      	lsls	r3, r3, #8
 8003732:	429a      	cmp	r2, r3
 8003734:	d105      	bne.n	8003742 <HAL_SPI_Transmit+0x7e>
    SPI_1LINE_TX(hspi);
 8003736:	2380      	movs	r3, #128	; 0x80
 8003738:	6822      	ldr	r2, [r4, #0]
 800373a:	01db      	lsls	r3, r3, #7
 800373c:	6811      	ldr	r1, [r2, #0]
 800373e:	430b      	orrs	r3, r1
 8003740:	6013      	str	r3, [r2, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003742:	2240      	movs	r2, #64	; 0x40
 8003744:	6823      	ldr	r3, [r4, #0]
 8003746:	6819      	ldr	r1, [r3, #0]
 8003748:	4211      	tst	r1, r2
 800374a:	d102      	bne.n	8003752 <HAL_SPI_Transmit+0x8e>
    __HAL_SPI_ENABLE(hspi);
 800374c:	6819      	ldr	r1, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003752:	21e0      	movs	r1, #224	; 0xe0
 8003754:	68e0      	ldr	r0, [r4, #12]
 8003756:	00c9      	lsls	r1, r1, #3
 8003758:	6862      	ldr	r2, [r4, #4]
 800375a:	4288      	cmp	r0, r1
 800375c:	d947      	bls.n	80037ee <HAL_SPI_Transmit+0x12a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800375e:	2a00      	cmp	r2, #0
 8003760:	d002      	beq.n	8003768 <HAL_SPI_Transmit+0xa4>
 8003762:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003764:	2a01      	cmp	r2, #1
 8003766:	d106      	bne.n	8003776 <HAL_SPI_Transmit+0xb2>
      hspi->Instance->DR = *((uint16_t *)pData);
 8003768:	882a      	ldrh	r2, [r5, #0]
      pData += sizeof(uint16_t);
 800376a:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)pData);
 800376c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800376e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003770:	3b01      	subs	r3, #1
 8003772:	b29b      	uxth	r3, r3
 8003774:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003776:	2602      	movs	r6, #2
    while (hspi->TxXferCount > 0U)
 8003778:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800377a:	2b00      	cmp	r3, #0
 800377c:	d116      	bne.n	80037ac <HAL_SPI_Transmit+0xe8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800377e:	9a00      	ldr	r2, [sp, #0]
 8003780:	0039      	movs	r1, r7
 8003782:	0020      	movs	r0, r4
 8003784:	f7ff fedf 	bl	8003546 <SPI_EndRxTxTransaction>
 8003788:	2800      	cmp	r0, #0
 800378a:	d000      	beq.n	800378e <HAL_SPI_Transmit+0xca>
 800378c:	e06c      	b.n	8003868 <HAL_SPI_Transmit+0x1a4>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800378e:	68a3      	ldr	r3, [r4, #8]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d106      	bne.n	80037a2 <HAL_SPI_Transmit+0xde>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003794:	9305      	str	r3, [sp, #20]
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	68da      	ldr	r2, [r3, #12]
 800379a:	9205      	str	r2, [sp, #20]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	9305      	str	r3, [sp, #20]
 80037a0:	9b05      	ldr	r3, [sp, #20]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037a2:	6e26      	ldr	r6, [r4, #96]	; 0x60
 80037a4:	1e73      	subs	r3, r6, #1
 80037a6:	419e      	sbcs	r6, r3
    errorcode = HAL_BUSY;
 80037a8:	b2f6      	uxtb	r6, r6
 80037aa:	e00e      	b.n	80037ca <HAL_SPI_Transmit+0x106>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037ac:	6823      	ldr	r3, [r4, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	4232      	tst	r2, r6
 80037b2:	d007      	beq.n	80037c4 <HAL_SPI_Transmit+0x100>
        hspi->Instance->DR = *((uint16_t *)pData);
 80037b4:	882a      	ldrh	r2, [r5, #0]
        pData += sizeof(uint16_t);
 80037b6:	3502      	adds	r5, #2
        hspi->Instance->DR = *((uint16_t *)pData);
 80037b8:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80037ba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29b      	uxth	r3, r3
 80037c0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80037c2:	e7d9      	b.n	8003778 <HAL_SPI_Transmit+0xb4>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80037c4:	2f00      	cmp	r7, #0
 80037c6:	d109      	bne.n	80037dc <HAL_SPI_Transmit+0x118>
          errorcode = HAL_TIMEOUT;
 80037c8:	2603      	movs	r6, #3
  hspi->State = HAL_SPI_STATE_READY;
 80037ca:	2301      	movs	r3, #1
 80037cc:	9a03      	ldr	r2, [sp, #12]
 80037ce:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 80037d0:	2300      	movs	r3, #0
 80037d2:	9a02      	ldr	r2, [sp, #8]
 80037d4:	7013      	strb	r3, [r2, #0]
}
 80037d6:	0030      	movs	r0, r6
 80037d8:	b007      	add	sp, #28
 80037da:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80037dc:	1c7b      	adds	r3, r7, #1
 80037de:	d0cb      	beq.n	8003778 <HAL_SPI_Transmit+0xb4>
 80037e0:	f7fe fddc 	bl	800239c <HAL_GetTick>
 80037e4:	9b00      	ldr	r3, [sp, #0]
 80037e6:	1ac0      	subs	r0, r0, r3
 80037e8:	4287      	cmp	r7, r0
 80037ea:	d8c5      	bhi.n	8003778 <HAL_SPI_Transmit+0xb4>
 80037ec:	e7ec      	b.n	80037c8 <HAL_SPI_Transmit+0x104>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80037ee:	2a00      	cmp	r2, #0
 80037f0:	d002      	beq.n	80037f8 <HAL_SPI_Transmit+0x134>
 80037f2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80037f4:	2a01      	cmp	r2, #1
 80037f6:	d109      	bne.n	800380c <HAL_SPI_Transmit+0x148>
      if (hspi->TxXferCount > 1U)
 80037f8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80037fa:	2a01      	cmp	r2, #1
 80037fc:	d919      	bls.n	8003832 <HAL_SPI_Transmit+0x16e>
        hspi->Instance->DR = *((uint16_t *)pData);
 80037fe:	882a      	ldrh	r2, [r5, #0]
        pData += sizeof(uint16_t);
 8003800:	3502      	adds	r5, #2
        hspi->Instance->DR = *((uint16_t *)pData);
 8003802:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8003804:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003806:	3b02      	subs	r3, #2
 8003808:	b29b      	uxth	r3, r3
 800380a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800380c:	2602      	movs	r6, #2
    while (hspi->TxXferCount > 0U)
 800380e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003810:	2b00      	cmp	r3, #0
 8003812:	d0b4      	beq.n	800377e <HAL_SPI_Transmit+0xba>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	4232      	tst	r2, r6
 800381a:	d01a      	beq.n	8003852 <HAL_SPI_Transmit+0x18e>
        if (hspi->TxXferCount > 1U)
 800381c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800381e:	2a01      	cmp	r2, #1
 8003820:	d90f      	bls.n	8003842 <HAL_SPI_Transmit+0x17e>
          hspi->Instance->DR = *((uint16_t *)pData);
 8003822:	882a      	ldrh	r2, [r5, #0]
          pData += sizeof(uint16_t);
 8003824:	3502      	adds	r5, #2
          hspi->Instance->DR = *((uint16_t *)pData);
 8003826:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8003828:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800382a:	3b02      	subs	r3, #2
 800382c:	b29b      	uxth	r3, r3
 800382e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003830:	e7ed      	b.n	800380e <HAL_SPI_Transmit+0x14a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8003832:	782a      	ldrb	r2, [r5, #0]
 8003834:	3501      	adds	r5, #1
 8003836:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003838:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800383a:	3b01      	subs	r3, #1
 800383c:	b29b      	uxth	r3, r3
 800383e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003840:	e7e4      	b.n	800380c <HAL_SPI_Transmit+0x148>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8003842:	782a      	ldrb	r2, [r5, #0]
 8003844:	3501      	adds	r5, #1
 8003846:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8003848:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800384a:	3b01      	subs	r3, #1
 800384c:	b29b      	uxth	r3, r3
 800384e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003850:	e7dd      	b.n	800380e <HAL_SPI_Transmit+0x14a>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003852:	2f00      	cmp	r7, #0
 8003854:	d0b8      	beq.n	80037c8 <HAL_SPI_Transmit+0x104>
 8003856:	1c7b      	adds	r3, r7, #1
 8003858:	d0d9      	beq.n	800380e <HAL_SPI_Transmit+0x14a>
 800385a:	f7fe fd9f 	bl	800239c <HAL_GetTick>
 800385e:	9b00      	ldr	r3, [sp, #0]
 8003860:	1ac0      	subs	r0, r0, r3
 8003862:	4287      	cmp	r7, r0
 8003864:	d8d3      	bhi.n	800380e <HAL_SPI_Transmit+0x14a>
 8003866:	e7af      	b.n	80037c8 <HAL_SPI_Transmit+0x104>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003868:	2320      	movs	r3, #32
 800386a:	6623      	str	r3, [r4, #96]	; 0x60
 800386c:	e78f      	b.n	800378e <HAL_SPI_Transmit+0xca>
	...

08003870 <HAL_SPI_TransmitReceive>:
{
 8003870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003872:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8003874:	0003      	movs	r3, r0
{
 8003876:	9200      	str	r2, [sp, #0]
  __HAL_LOCK(hspi);
 8003878:	335c      	adds	r3, #92	; 0x5c
 800387a:	781a      	ldrb	r2, [r3, #0]
{
 800387c:	0004      	movs	r4, r0
 800387e:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8003880:	2602      	movs	r6, #2
 8003882:	2a01      	cmp	r2, #1
 8003884:	d100      	bne.n	8003888 <HAL_SPI_TransmitReceive+0x18>
 8003886:	e0ae      	b.n	80039e6 <HAL_SPI_TransmitReceive+0x176>
 8003888:	2201      	movs	r2, #1
 800388a:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800388c:	f7fe fd86 	bl	800239c <HAL_GetTick>
  tmp  = hspi->State;
 8003890:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8003892:	9001      	str	r0, [sp, #4]
  tmp  = hspi->State;
 8003894:	335d      	adds	r3, #93	; 0x5d
 8003896:	781b      	ldrb	r3, [r3, #0]
  tmp1 = hspi->Init.Mode;
 8003898:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 800389a:	b2db      	uxtb	r3, r3
  if (!((tmp == HAL_SPI_STATE_READY) || \
 800389c:	2b01      	cmp	r3, #1
 800389e:	d00b      	beq.n	80038b8 <HAL_SPI_TransmitReceive+0x48>
 80038a0:	2282      	movs	r2, #130	; 0x82
 80038a2:	0052      	lsls	r2, r2, #1
 80038a4:	4291      	cmp	r1, r2
 80038a6:	d000      	beq.n	80038aa <HAL_SPI_TransmitReceive+0x3a>
 80038a8:	e096      	b.n	80039d8 <HAL_SPI_TransmitReceive+0x168>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80038aa:	68a2      	ldr	r2, [r4, #8]
 80038ac:	2a00      	cmp	r2, #0
 80038ae:	d000      	beq.n	80038b2 <HAL_SPI_TransmitReceive+0x42>
 80038b0:	e092      	b.n	80039d8 <HAL_SPI_TransmitReceive+0x168>
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d000      	beq.n	80038b8 <HAL_SPI_TransmitReceive+0x48>
 80038b6:	e08f      	b.n	80039d8 <HAL_SPI_TransmitReceive+0x168>
    errorcode = HAL_ERROR;
 80038b8:	2601      	movs	r6, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038ba:	2d00      	cmp	r5, #0
 80038bc:	d100      	bne.n	80038c0 <HAL_SPI_TransmitReceive+0x50>
 80038be:	e08b      	b.n	80039d8 <HAL_SPI_TransmitReceive+0x168>
 80038c0:	9b00      	ldr	r3, [sp, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d100      	bne.n	80038c8 <HAL_SPI_TransmitReceive+0x58>
 80038c6:	e087      	b.n	80039d8 <HAL_SPI_TransmitReceive+0x168>
 80038c8:	2f00      	cmp	r7, #0
 80038ca:	d100      	bne.n	80038ce <HAL_SPI_TransmitReceive+0x5e>
 80038cc:	e084      	b.n	80039d8 <HAL_SPI_TransmitReceive+0x168>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80038ce:	0023      	movs	r3, r4
 80038d0:	335d      	adds	r3, #93	; 0x5d
 80038d2:	781a      	ldrb	r2, [r3, #0]
 80038d4:	2a04      	cmp	r2, #4
 80038d6:	d001      	beq.n	80038dc <HAL_SPI_TransmitReceive+0x6c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80038d8:	2205      	movs	r2, #5
 80038da:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80038dc:	9a00      	ldr	r2, [sp, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038de:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80038e0:	6422      	str	r2, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80038e2:	0022      	movs	r2, r4
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 80038e4:	26e0      	movs	r6, #224	; 0xe0
  hspi->RxXferSize  = Size;
 80038e6:	1da0      	adds	r0, r4, #6
  hspi->RxXferCount = Size;
 80038e8:	3208      	adds	r2, #8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038ea:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 80038ec:	87d7      	strh	r7, [r2, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80038ee:	87c7      	strh	r7, [r0, #62]	; 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 80038f0:	68e0      	ldr	r0, [r4, #12]
  hspi->RxISR       = NULL;
 80038f2:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80038f4:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80038f6:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80038f8:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80038fa:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 80038fc:	00f6      	lsls	r6, r6, #3
 80038fe:	6823      	ldr	r3, [r4, #0]
 8003900:	42b0      	cmp	r0, r6
 8003902:	d802      	bhi.n	800390a <HAL_SPI_TransmitReceive+0x9a>
 8003904:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 8003906:	2a01      	cmp	r2, #1
 8003908:	d931      	bls.n	800396e <HAL_SPI_TransmitReceive+0xfe>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	4e71      	ldr	r6, [pc, #452]	; (8003ad4 <HAL_SPI_TransmitReceive+0x264>)
 800390e:	4032      	ands	r2, r6
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003910:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003912:	2240      	movs	r2, #64	; 0x40
 8003914:	6823      	ldr	r3, [r4, #0]
 8003916:	681e      	ldr	r6, [r3, #0]
 8003918:	4216      	tst	r6, r2
 800391a:	d102      	bne.n	8003922 <HAL_SPI_TransmitReceive+0xb2>
    __HAL_SPI_ENABLE(hspi);
 800391c:	681e      	ldr	r6, [r3, #0]
 800391e:	4332      	orrs	r2, r6
 8003920:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003922:	22e0      	movs	r2, #224	; 0xe0
 8003924:	0026      	movs	r6, r4
 8003926:	00d2      	lsls	r2, r2, #3
 8003928:	3608      	adds	r6, #8
 800392a:	4290      	cmp	r0, r2
 800392c:	d95d      	bls.n	80039ea <HAL_SPI_TransmitReceive+0x17a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800392e:	2900      	cmp	r1, #0
 8003930:	d002      	beq.n	8003938 <HAL_SPI_TransmitReceive+0xc8>
 8003932:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003934:	2a01      	cmp	r2, #1
 8003936:	d106      	bne.n	8003946 <HAL_SPI_TransmitReceive+0xd6>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8003938:	882a      	ldrh	r2, [r5, #0]
      pTxData += sizeof(uint16_t);
 800393a:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800393c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800393e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003940:	3b01      	subs	r3, #1
 8003942:	b29b      	uxth	r3, r3
 8003944:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003946:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003948:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800394a:	2b00      	cmp	r3, #0
 800394c:	d114      	bne.n	8003978 <HAL_SPI_TransmitReceive+0x108>
 800394e:	8ff3      	ldrh	r3, [r6, #62]	; 0x3e
 8003950:	2b00      	cmp	r3, #0
 8003952:	d111      	bne.n	8003978 <HAL_SPI_TransmitReceive+0x108>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003954:	9a01      	ldr	r2, [sp, #4]
 8003956:	9908      	ldr	r1, [sp, #32]
 8003958:	0020      	movs	r0, r4
 800395a:	f7ff fdf4 	bl	8003546 <SPI_EndRxTxTransaction>
 800395e:	2800      	cmp	r0, #0
 8003960:	d000      	beq.n	8003964 <HAL_SPI_TransmitReceive+0xf4>
 8003962:	e0b3      	b.n	8003acc <HAL_SPI_TransmitReceive+0x25c>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003964:	6e26      	ldr	r6, [r4, #96]	; 0x60
 8003966:	1e73      	subs	r3, r6, #1
 8003968:	419e      	sbcs	r6, r3
    errorcode = HAL_BUSY;
 800396a:	b2f6      	uxtb	r6, r6
 800396c:	e034      	b.n	80039d8 <HAL_SPI_TransmitReceive+0x168>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800396e:	2280      	movs	r2, #128	; 0x80
 8003970:	685e      	ldr	r6, [r3, #4]
 8003972:	0152      	lsls	r2, r2, #5
 8003974:	4332      	orrs	r2, r6
 8003976:	e7cb      	b.n	8003910 <HAL_SPI_TransmitReceive+0xa0>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003978:	2f00      	cmp	r7, #0
 800397a:	d00f      	beq.n	800399c <HAL_SPI_TransmitReceive+0x12c>
 800397c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00c      	beq.n	800399c <HAL_SPI_TransmitReceive+0x12c>
 8003982:	2102      	movs	r1, #2
 8003984:	6823      	ldr	r3, [r4, #0]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	420a      	tst	r2, r1
 800398a:	d007      	beq.n	800399c <HAL_SPI_TransmitReceive+0x12c>
        txallowed = 0U;
 800398c:	2700      	movs	r7, #0
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800398e:	882a      	ldrh	r2, [r5, #0]
        pTxData += sizeof(uint16_t);
 8003990:	186d      	adds	r5, r5, r1
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8003992:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8003994:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003996:	3b01      	subs	r3, #1
 8003998:	b29b      	uxth	r3, r3
 800399a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800399c:	8ff3      	ldrh	r3, [r6, #62]	; 0x3e
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00f      	beq.n	80039c2 <HAL_SPI_TransmitReceive+0x152>
 80039a2:	2101      	movs	r1, #1
 80039a4:	6823      	ldr	r3, [r4, #0]
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	420a      	tst	r2, r1
 80039aa:	d00a      	beq.n	80039c2 <HAL_SPI_TransmitReceive+0x152>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	9a00      	ldr	r2, [sp, #0]
        txallowed = 1U;
 80039b0:	000f      	movs	r7, r1
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80039b2:	8013      	strh	r3, [r2, #0]
        pRxData += sizeof(uint16_t);
 80039b4:	0013      	movs	r3, r2
 80039b6:	3302      	adds	r3, #2
 80039b8:	9300      	str	r3, [sp, #0]
        hspi->RxXferCount--;
 80039ba:	8ff3      	ldrh	r3, [r6, #62]	; 0x3e
 80039bc:	3b01      	subs	r3, #1
 80039be:	b29b      	uxth	r3, r3
 80039c0:	87f3      	strh	r3, [r6, #62]	; 0x3e
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80039c2:	9b08      	ldr	r3, [sp, #32]
 80039c4:	3301      	adds	r3, #1
 80039c6:	d0bf      	beq.n	8003948 <HAL_SPI_TransmitReceive+0xd8>
 80039c8:	f7fe fce8 	bl	800239c <HAL_GetTick>
 80039cc:	9b01      	ldr	r3, [sp, #4]
 80039ce:	1ac0      	subs	r0, r0, r3
 80039d0:	9b08      	ldr	r3, [sp, #32]
 80039d2:	4283      	cmp	r3, r0
 80039d4:	d8b8      	bhi.n	8003948 <HAL_SPI_TransmitReceive+0xd8>
        errorcode = HAL_TIMEOUT;
 80039d6:	2603      	movs	r6, #3
  hspi->State = HAL_SPI_STATE_READY;
 80039d8:	0023      	movs	r3, r4
 80039da:	2201      	movs	r2, #1
 80039dc:	335d      	adds	r3, #93	; 0x5d
 80039de:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80039e0:	2300      	movs	r3, #0
 80039e2:	345c      	adds	r4, #92	; 0x5c
 80039e4:	7023      	strb	r3, [r4, #0]
}
 80039e6:	0030      	movs	r0, r6
 80039e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80039ea:	2900      	cmp	r1, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_SPI_TransmitReceive+0x184>
 80039ee:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80039f0:	2a01      	cmp	r2, #1
 80039f2:	d109      	bne.n	8003a08 <HAL_SPI_TransmitReceive+0x198>
      if (hspi->TxXferCount > 1U)
 80039f4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80039f6:	2a01      	cmp	r2, #1
 80039f8:	d94c      	bls.n	8003a94 <HAL_SPI_TransmitReceive+0x224>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80039fa:	882a      	ldrh	r2, [r5, #0]
        pTxData += sizeof(uint16_t);
 80039fc:	3502      	adds	r5, #2
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80039fe:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8003a00:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a02:	3b02      	subs	r3, #2
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003a08:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a0a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d103      	bne.n	8003a18 <HAL_SPI_TransmitReceive+0x1a8>
 8003a10:	8ff3      	ldrh	r3, [r6, #62]	; 0x3e
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d100      	bne.n	8003a18 <HAL_SPI_TransmitReceive+0x1a8>
 8003a16:	e79d      	b.n	8003954 <HAL_SPI_TransmitReceive+0xe4>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003a18:	2f00      	cmp	r7, #0
 8003a1a:	d012      	beq.n	8003a42 <HAL_SPI_TransmitReceive+0x1d2>
 8003a1c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00f      	beq.n	8003a42 <HAL_SPI_TransmitReceive+0x1d2>
 8003a22:	2102      	movs	r1, #2
 8003a24:	6823      	ldr	r3, [r4, #0]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	420a      	tst	r2, r1
 8003a2a:	d00a      	beq.n	8003a42 <HAL_SPI_TransmitReceive+0x1d2>
        if (hspi->TxXferCount > 1U)
 8003a2c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003a2e:	2a01      	cmp	r2, #1
 8003a30:	d938      	bls.n	8003aa4 <HAL_SPI_TransmitReceive+0x234>
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8003a32:	882a      	ldrh	r2, [r5, #0]
          pTxData += sizeof(uint16_t);
 8003a34:	186d      	adds	r5, r5, r1
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8003a36:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8003a38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a3a:	3b02      	subs	r3, #2
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8003a40:	2700      	movs	r7, #0
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003a42:	8ff3      	ldrh	r3, [r6, #62]	; 0x3e
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d01a      	beq.n	8003a7e <HAL_SPI_TransmitReceive+0x20e>
 8003a48:	2101      	movs	r1, #1
 8003a4a:	6823      	ldr	r3, [r4, #0]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	420a      	tst	r2, r1
 8003a50:	d015      	beq.n	8003a7e <HAL_SPI_TransmitReceive+0x20e>
        if (hspi->RxXferCount > 1U)
 8003a52:	8ff2      	ldrh	r2, [r6, #62]	; 0x3e
 8003a54:	428a      	cmp	r2, r1
 8003a56:	d92d      	bls.n	8003ab4 <HAL_SPI_TransmitReceive+0x244>
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8003a58:	68da      	ldr	r2, [r3, #12]
 8003a5a:	9900      	ldr	r1, [sp, #0]
        txallowed = 1U;
 8003a5c:	2701      	movs	r7, #1
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8003a5e:	800a      	strh	r2, [r1, #0]
          pRxData += sizeof(uint16_t);
 8003a60:	000a      	movs	r2, r1
 8003a62:	3202      	adds	r2, #2
 8003a64:	9200      	str	r2, [sp, #0]
          hspi->RxXferCount -= 2U;
 8003a66:	8ff2      	ldrh	r2, [r6, #62]	; 0x3e
 8003a68:	3a02      	subs	r2, #2
 8003a6a:	b292      	uxth	r2, r2
 8003a6c:	87f2      	strh	r2, [r6, #62]	; 0x3e
          if (hspi->RxXferCount <= 1U)
 8003a6e:	8ff2      	ldrh	r2, [r6, #62]	; 0x3e
 8003a70:	42ba      	cmp	r2, r7
 8003a72:	d804      	bhi.n	8003a7e <HAL_SPI_TransmitReceive+0x20e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a74:	2280      	movs	r2, #128	; 0x80
 8003a76:	6859      	ldr	r1, [r3, #4]
 8003a78:	0152      	lsls	r2, r2, #5
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8003a7e:	9b08      	ldr	r3, [sp, #32]
 8003a80:	3301      	adds	r3, #1
 8003a82:	d0c2      	beq.n	8003a0a <HAL_SPI_TransmitReceive+0x19a>
 8003a84:	f7fe fc8a 	bl	800239c <HAL_GetTick>
 8003a88:	9b01      	ldr	r3, [sp, #4]
 8003a8a:	1ac0      	subs	r0, r0, r3
 8003a8c:	9b08      	ldr	r3, [sp, #32]
 8003a8e:	4283      	cmp	r3, r0
 8003a90:	d8bb      	bhi.n	8003a0a <HAL_SPI_TransmitReceive+0x19a>
 8003a92:	e7a0      	b.n	80039d6 <HAL_SPI_TransmitReceive+0x166>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8003a94:	782a      	ldrb	r2, [r5, #0]
 8003a96:	3501      	adds	r5, #1
 8003a98:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003a9a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003aa2:	e7b1      	b.n	8003a08 <HAL_SPI_TransmitReceive+0x198>
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8003aa4:	782a      	ldrb	r2, [r5, #0]
 8003aa6:	3501      	adds	r5, #1
 8003aa8:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8003aaa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003ab2:	e7c5      	b.n	8003a40 <HAL_SPI_TransmitReceive+0x1d0>
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ab4:	7b1b      	ldrb	r3, [r3, #12]
 8003ab6:	9a00      	ldr	r2, [sp, #0]
        txallowed = 1U;
 8003ab8:	2701      	movs	r7, #1
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003aba:	7013      	strb	r3, [r2, #0]
          hspi->RxXferCount--;
 8003abc:	8ff3      	ldrh	r3, [r6, #62]	; 0x3e
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	87f3      	strh	r3, [r6, #62]	; 0x3e
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ac4:	0013      	movs	r3, r2
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	e7d8      	b.n	8003a7e <HAL_SPI_TransmitReceive+0x20e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003acc:	2320      	movs	r3, #32
 8003ace:	6623      	str	r3, [r4, #96]	; 0x60
 8003ad0:	e748      	b.n	8003964 <HAL_SPI_TransmitReceive+0xf4>
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	ffffefff 	.word	0xffffefff

08003ad8 <HAL_SPI_Receive>:
{
 8003ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ada:	001f      	movs	r7, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003adc:	2382      	movs	r3, #130	; 0x82
{
 8003ade:	b087      	sub	sp, #28
 8003ae0:	9203      	str	r2, [sp, #12]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003ae2:	6842      	ldr	r2, [r0, #4]
{
 8003ae4:	0004      	movs	r4, r0
 8003ae6:	000e      	movs	r6, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d10f      	bne.n	8003b0e <HAL_SPI_Receive+0x36>
 8003aee:	6883      	ldr	r3, [r0, #8]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10c      	bne.n	8003b0e <HAL_SPI_Receive+0x36>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003af4:	0003      	movs	r3, r0
 8003af6:	2204      	movs	r2, #4
 8003af8:	335d      	adds	r3, #93	; 0x5d
 8003afa:	701a      	strb	r2, [r3, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003afc:	9700      	str	r7, [sp, #0]
 8003afe:	9b03      	ldr	r3, [sp, #12]
 8003b00:	000a      	movs	r2, r1
 8003b02:	f7ff feb5 	bl	8003870 <HAL_SPI_TransmitReceive>
 8003b06:	0005      	movs	r5, r0
}
 8003b08:	0028      	movs	r0, r5
 8003b0a:	b007      	add	sp, #28
 8003b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8003b0e:	0023      	movs	r3, r4
 8003b10:	335c      	adds	r3, #92	; 0x5c
 8003b12:	9305      	str	r3, [sp, #20]
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2502      	movs	r5, #2
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d0f5      	beq.n	8003b08 <HAL_SPI_Receive+0x30>
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	9a05      	ldr	r2, [sp, #20]
 8003b20:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8003b22:	f7fe fc3b 	bl	800239c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8003b26:	0022      	movs	r2, r4
  tickstart = HAL_GetTick();
 8003b28:	9004      	str	r0, [sp, #16]
  if (hspi->State != HAL_SPI_STATE_READY)
 8003b2a:	325d      	adds	r2, #93	; 0x5d
 8003b2c:	7813      	ldrb	r3, [r2, #0]
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d15d      	bne.n	8003bf0 <HAL_SPI_Receive+0x118>
    errorcode = HAL_ERROR;
 8003b34:	001d      	movs	r5, r3
  if ((pData == NULL) || (Size == 0U))
 8003b36:	2e00      	cmp	r6, #0
 8003b38:	d05a      	beq.n	8003bf0 <HAL_SPI_Receive+0x118>
 8003b3a:	9b03      	ldr	r3, [sp, #12]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d057      	beq.n	8003bf0 <HAL_SPI_Receive+0x118>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003b40:	2304      	movs	r3, #4
  hspi->RxXferSize  = Size;
 8003b42:	4669      	mov	r1, sp
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003b44:	7013      	strb	r3, [r2, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b46:	2300      	movs	r3, #0
  hspi->RxXferSize  = Size;
 8003b48:	8989      	ldrh	r1, [r1, #12]
 8003b4a:	1da2      	adds	r2, r4, #6
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b4c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003b4e:	6426      	str	r6, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003b50:	87d1      	strh	r1, [r2, #62]	; 0x3e
  hspi->RxXferCount = Size;
 8003b52:	4669      	mov	r1, sp
 8003b54:	8989      	ldrh	r1, [r1, #12]
 8003b56:	3202      	adds	r2, #2
 8003b58:	87d1      	strh	r1, [r2, #62]	; 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b5a:	22e0      	movs	r2, #224	; 0xe0
 8003b5c:	68e1      	ldr	r1, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003b5e:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003b60:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003b62:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003b64:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003b66:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b68:	00d2      	lsls	r2, r2, #3
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	4291      	cmp	r1, r2
 8003b6e:	d92a      	bls.n	8003bc6 <HAL_SPI_Receive+0xee>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	4836      	ldr	r0, [pc, #216]	; (8003c4c <HAL_SPI_Receive+0x174>)
 8003b74:	4002      	ands	r2, r0
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b76:	605a      	str	r2, [r3, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b78:	2380      	movs	r3, #128	; 0x80
 8003b7a:	68a2      	ldr	r2, [r4, #8]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d104      	bne.n	8003b8c <HAL_SPI_Receive+0xb4>
    SPI_1LINE_RX(hspi);
 8003b82:	6822      	ldr	r2, [r4, #0]
 8003b84:	4832      	ldr	r0, [pc, #200]	; (8003c50 <HAL_SPI_Receive+0x178>)
 8003b86:	6813      	ldr	r3, [r2, #0]
 8003b88:	4003      	ands	r3, r0
 8003b8a:	6013      	str	r3, [r2, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b8c:	2340      	movs	r3, #64	; 0x40
 8003b8e:	6822      	ldr	r2, [r4, #0]
 8003b90:	6810      	ldr	r0, [r2, #0]
 8003b92:	4218      	tst	r0, r3
 8003b94:	d102      	bne.n	8003b9c <HAL_SPI_Receive+0xc4>
    __HAL_SPI_ENABLE(hspi);
 8003b96:	6810      	ldr	r0, [r2, #0]
 8003b98:	4303      	orrs	r3, r0
 8003b9a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003b9c:	23e0      	movs	r3, #224	; 0xe0
 8003b9e:	0025      	movs	r5, r4
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	3508      	adds	r5, #8
 8003ba4:	4299      	cmp	r1, r3
 8003ba6:	d83f      	bhi.n	8003c28 <HAL_SPI_Receive+0x150>
    while (hspi->RxXferCount > 0U)
 8003ba8:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d110      	bne.n	8003bd0 <HAL_SPI_Receive+0xf8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bae:	9a04      	ldr	r2, [sp, #16]
 8003bb0:	0039      	movs	r1, r7
 8003bb2:	0020      	movs	r0, r4
 8003bb4:	f7ff fcea 	bl	800358c <SPI_EndRxTransaction>
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	d144      	bne.n	8003c46 <HAL_SPI_Receive+0x16e>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bbc:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8003bbe:	1e6b      	subs	r3, r5, #1
 8003bc0:	419d      	sbcs	r5, r3
    errorcode = HAL_BUSY;
 8003bc2:	b2ed      	uxtb	r5, r5
 8003bc4:	e014      	b.n	8003bf0 <HAL_SPI_Receive+0x118>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bc6:	2280      	movs	r2, #128	; 0x80
 8003bc8:	6858      	ldr	r0, [r3, #4]
 8003bca:	0152      	lsls	r2, r2, #5
 8003bcc:	4302      	orrs	r2, r0
 8003bce:	e7d2      	b.n	8003b76 <HAL_SPI_Receive+0x9e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	420a      	tst	r2, r1
 8003bd8:	d007      	beq.n	8003bea <HAL_SPI_Receive+0x112>
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003bda:	7b1b      	ldrb	r3, [r3, #12]
 8003bdc:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 8003bde:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
        pData += sizeof(uint8_t);
 8003be0:	1876      	adds	r6, r6, r1
        hspi->RxXferCount--;
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	87eb      	strh	r3, [r5, #62]	; 0x3e
 8003be8:	e7de      	b.n	8003ba8 <HAL_SPI_Receive+0xd0>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003bea:	2f00      	cmp	r7, #0
 8003bec:	d107      	bne.n	8003bfe <HAL_SPI_Receive+0x126>
          errorcode = HAL_TIMEOUT;
 8003bee:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	345d      	adds	r4, #93	; 0x5d
 8003bf4:	7023      	strb	r3, [r4, #0]
  __HAL_UNLOCK(hspi);
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	9a05      	ldr	r2, [sp, #20]
 8003bfa:	7013      	strb	r3, [r2, #0]
  return errorcode;
 8003bfc:	e784      	b.n	8003b08 <HAL_SPI_Receive+0x30>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003bfe:	1c7b      	adds	r3, r7, #1
 8003c00:	d0d2      	beq.n	8003ba8 <HAL_SPI_Receive+0xd0>
 8003c02:	f7fe fbcb 	bl	800239c <HAL_GetTick>
 8003c06:	9b04      	ldr	r3, [sp, #16]
 8003c08:	1ac0      	subs	r0, r0, r3
 8003c0a:	4287      	cmp	r7, r0
 8003c0c:	d8cc      	bhi.n	8003ba8 <HAL_SPI_Receive+0xd0>
 8003c0e:	e7ee      	b.n	8003bee <HAL_SPI_Receive+0x116>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003c10:	2101      	movs	r1, #1
 8003c12:	6823      	ldr	r3, [r4, #0]
 8003c14:	689a      	ldr	r2, [r3, #8]
 8003c16:	420a      	tst	r2, r1
 8003c18:	d00a      	beq.n	8003c30 <HAL_SPI_Receive+0x158>
        *((uint16_t *)pData) = hspi->Instance->DR;
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	8033      	strh	r3, [r6, #0]
        hspi->RxXferCount--;
 8003c1e:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
        pData += sizeof(uint16_t);
 8003c20:	3602      	adds	r6, #2
        hspi->RxXferCount--;
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	87eb      	strh	r3, [r5, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8003c28:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1f0      	bne.n	8003c10 <HAL_SPI_Receive+0x138>
 8003c2e:	e7be      	b.n	8003bae <HAL_SPI_Receive+0xd6>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003c30:	2f00      	cmp	r7, #0
 8003c32:	d0dc      	beq.n	8003bee <HAL_SPI_Receive+0x116>
 8003c34:	1c7b      	adds	r3, r7, #1
 8003c36:	d0f7      	beq.n	8003c28 <HAL_SPI_Receive+0x150>
 8003c38:	f7fe fbb0 	bl	800239c <HAL_GetTick>
 8003c3c:	9b04      	ldr	r3, [sp, #16]
 8003c3e:	1ac0      	subs	r0, r0, r3
 8003c40:	4287      	cmp	r7, r0
 8003c42:	d8f1      	bhi.n	8003c28 <HAL_SPI_Receive+0x150>
 8003c44:	e7d3      	b.n	8003bee <HAL_SPI_Receive+0x116>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c46:	2320      	movs	r3, #32
 8003c48:	6623      	str	r3, [r4, #96]	; 0x60
 8003c4a:	e7b7      	b.n	8003bbc <HAL_SPI_Receive+0xe4>
 8003c4c:	ffffefff 	.word	0xffffefff
 8003c50:	ffffbfff 	.word	0xffffbfff

08003c54 <HAL_TIM_Base_MspInit>:
 8003c54:	4770      	bx	lr

08003c56 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c56:	2201      	movs	r2, #1
 8003c58:	6803      	ldr	r3, [r0, #0]
 8003c5a:	68d9      	ldr	r1, [r3, #12]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8003c5c:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c5e:	4311      	orrs	r1, r2
 8003c60:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8003c62:	6819      	ldr	r1, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	601a      	str	r2, [r3, #0]
}
 8003c68:	4770      	bx	lr

08003c6a <HAL_TIM_OC_DelayElapsedCallback>:
 8003c6a:	4770      	bx	lr

08003c6c <HAL_TIM_IC_CaptureCallback>:
 8003c6c:	4770      	bx	lr

08003c6e <HAL_TIM_PWM_PulseFinishedCallback>:
 8003c6e:	4770      	bx	lr

08003c70 <HAL_TIM_TriggerCallback>:
 8003c70:	4770      	bx	lr

08003c72 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c72:	2202      	movs	r2, #2
 8003c74:	6803      	ldr	r3, [r0, #0]
{
 8003c76:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c78:	6919      	ldr	r1, [r3, #16]
{
 8003c7a:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c7c:	4211      	tst	r1, r2
 8003c7e:	d00e      	beq.n	8003c9e <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003c80:	68d9      	ldr	r1, [r3, #12]
 8003c82:	4211      	tst	r1, r2
 8003c84:	d00b      	beq.n	8003c9e <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c86:	3a05      	subs	r2, #5
 8003c88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c8a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c8c:	3204      	adds	r2, #4
 8003c8e:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c90:	079b      	lsls	r3, r3, #30
 8003c92:	d100      	bne.n	8003c96 <HAL_TIM_IRQHandler+0x24>
 8003c94:	e079      	b.n	8003d8a <HAL_TIM_IRQHandler+0x118>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003c96:	f7ff ffe9 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c9e:	2204      	movs	r2, #4
 8003ca0:	6823      	ldr	r3, [r4, #0]
 8003ca2:	6919      	ldr	r1, [r3, #16]
 8003ca4:	4211      	tst	r1, r2
 8003ca6:	d010      	beq.n	8003cca <HAL_TIM_IRQHandler+0x58>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003ca8:	68d9      	ldr	r1, [r3, #12]
 8003caa:	4211      	tst	r1, r2
 8003cac:	d00d      	beq.n	8003cca <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cae:	3a09      	subs	r2, #9
 8003cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cb2:	3207      	adds	r2, #7
 8003cb4:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cb6:	699a      	ldr	r2, [r3, #24]
 8003cb8:	23c0      	movs	r3, #192	; 0xc0
 8003cba:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003cbc:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cbe:	421a      	tst	r2, r3
 8003cc0:	d069      	beq.n	8003d96 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8003cc2:	f7ff ffd3 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003cca:	2208      	movs	r2, #8
 8003ccc:	6823      	ldr	r3, [r4, #0]
 8003cce:	6919      	ldr	r1, [r3, #16]
 8003cd0:	4211      	tst	r1, r2
 8003cd2:	d00e      	beq.n	8003cf2 <HAL_TIM_IRQHandler+0x80>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003cd4:	68d9      	ldr	r1, [r3, #12]
 8003cd6:	4211      	tst	r1, r2
 8003cd8:	d00b      	beq.n	8003cf2 <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cda:	3a11      	subs	r2, #17
 8003cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cde:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ce0:	320d      	adds	r2, #13
 8003ce2:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003ce4:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ce6:	079b      	lsls	r3, r3, #30
 8003ce8:	d05b      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8003cea:	f7ff ffbf 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003cf2:	2210      	movs	r2, #16
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	6919      	ldr	r1, [r3, #16]
 8003cf8:	4211      	tst	r1, r2
 8003cfa:	d010      	beq.n	8003d1e <HAL_TIM_IRQHandler+0xac>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003cfc:	68d9      	ldr	r1, [r3, #12]
 8003cfe:	4211      	tst	r1, r2
 8003d00:	d00d      	beq.n	8003d1e <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d02:	3a21      	subs	r2, #33	; 0x21
 8003d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d06:	3219      	adds	r2, #25
 8003d08:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d0a:	69da      	ldr	r2, [r3, #28]
 8003d0c:	23c0      	movs	r3, #192	; 0xc0
 8003d0e:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003d10:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d12:	421a      	tst	r2, r3
 8003d14:	d04b      	beq.n	8003dae <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 8003d16:	f7ff ffa9 	bl	8003c6c <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d1e:	2201      	movs	r2, #1
 8003d20:	6823      	ldr	r3, [r4, #0]
 8003d22:	6919      	ldr	r1, [r3, #16]
 8003d24:	4211      	tst	r1, r2
 8003d26:	d007      	beq.n	8003d38 <HAL_TIM_IRQHandler+0xc6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003d28:	68d9      	ldr	r1, [r3, #12]
 8003d2a:	4211      	tst	r1, r2
 8003d2c:	d004      	beq.n	8003d38 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d2e:	3a03      	subs	r2, #3
 8003d30:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d32:	0020      	movs	r0, r4
 8003d34:	f7fe f886 	bl	8001e44 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d38:	2280      	movs	r2, #128	; 0x80
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	6919      	ldr	r1, [r3, #16]
 8003d3e:	4211      	tst	r1, r2
 8003d40:	d008      	beq.n	8003d54 <HAL_TIM_IRQHandler+0xe2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003d42:	68d9      	ldr	r1, [r3, #12]
 8003d44:	4211      	tst	r1, r2
 8003d46:	d005      	beq.n	8003d54 <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d48:	3a02      	subs	r2, #2
 8003d4a:	3aff      	subs	r2, #255	; 0xff
 8003d4c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003d4e:	0020      	movs	r0, r4
 8003d50:	f000 f8a0 	bl	8003e94 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d54:	2240      	movs	r2, #64	; 0x40
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	6919      	ldr	r1, [r3, #16]
 8003d5a:	4211      	tst	r1, r2
 8003d5c:	d007      	beq.n	8003d6e <HAL_TIM_IRQHandler+0xfc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003d5e:	68d9      	ldr	r1, [r3, #12]
 8003d60:	4211      	tst	r1, r2
 8003d62:	d004      	beq.n	8003d6e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d64:	3a81      	subs	r2, #129	; 0x81
 8003d66:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003d68:	0020      	movs	r0, r4
 8003d6a:	f7ff ff81 	bl	8003c70 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d6e:	2220      	movs	r2, #32
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	6919      	ldr	r1, [r3, #16]
 8003d74:	4211      	tst	r1, r2
 8003d76:	d007      	beq.n	8003d88 <HAL_TIM_IRQHandler+0x116>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003d78:	68d9      	ldr	r1, [r3, #12]
 8003d7a:	4211      	tst	r1, r2
 8003d7c:	d004      	beq.n	8003d88 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d7e:	3a41      	subs	r2, #65	; 0x41
 8003d80:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003d82:	0020      	movs	r0, r4
 8003d84:	f000 f885 	bl	8003e92 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8003d88:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d8a:	f7ff ff6e 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d8e:	0020      	movs	r0, r4
 8003d90:	f7ff ff6d 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
 8003d94:	e781      	b.n	8003c9a <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d96:	f7ff ff68 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d9a:	0020      	movs	r0, r4
 8003d9c:	f7ff ff67 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
 8003da0:	e791      	b.n	8003cc6 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da2:	f7ff ff62 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da6:	0020      	movs	r0, r4
 8003da8:	f7ff ff61 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
 8003dac:	e79f      	b.n	8003cee <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dae:	f7ff ff5c 	bl	8003c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db2:	0020      	movs	r0, r4
 8003db4:	f7ff ff5b 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
 8003db8:	e7af      	b.n	8003d1a <HAL_TIM_IRQHandler+0xa8>
	...

08003dbc <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dbc:	4a20      	ldr	r2, [pc, #128]	; (8003e40 <TIM_Base_SetConfig+0x84>)
{
 8003dbe:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8003dc0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dc2:	4290      	cmp	r0, r2
 8003dc4:	d006      	beq.n	8003dd4 <TIM_Base_SetConfig+0x18>
 8003dc6:	2480      	movs	r4, #128	; 0x80
 8003dc8:	05e4      	lsls	r4, r4, #23
 8003dca:	42a0      	cmp	r0, r4
 8003dcc:	d002      	beq.n	8003dd4 <TIM_Base_SetConfig+0x18>
 8003dce:	4c1d      	ldr	r4, [pc, #116]	; (8003e44 <TIM_Base_SetConfig+0x88>)
 8003dd0:	42a0      	cmp	r0, r4
 8003dd2:	d10c      	bne.n	8003dee <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dd4:	2470      	movs	r4, #112	; 0x70
 8003dd6:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8003dd8:	684c      	ldr	r4, [r1, #4]
 8003dda:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ddc:	4290      	cmp	r0, r2
 8003dde:	d012      	beq.n	8003e06 <TIM_Base_SetConfig+0x4a>
 8003de0:	2480      	movs	r4, #128	; 0x80
 8003de2:	05e4      	lsls	r4, r4, #23
 8003de4:	42a0      	cmp	r0, r4
 8003de6:	d00e      	beq.n	8003e06 <TIM_Base_SetConfig+0x4a>
 8003de8:	4c16      	ldr	r4, [pc, #88]	; (8003e44 <TIM_Base_SetConfig+0x88>)
 8003dea:	42a0      	cmp	r0, r4
 8003dec:	d00b      	beq.n	8003e06 <TIM_Base_SetConfig+0x4a>
 8003dee:	4c16      	ldr	r4, [pc, #88]	; (8003e48 <TIM_Base_SetConfig+0x8c>)
 8003df0:	42a0      	cmp	r0, r4
 8003df2:	d008      	beq.n	8003e06 <TIM_Base_SetConfig+0x4a>
 8003df4:	4c15      	ldr	r4, [pc, #84]	; (8003e4c <TIM_Base_SetConfig+0x90>)
 8003df6:	42a0      	cmp	r0, r4
 8003df8:	d005      	beq.n	8003e06 <TIM_Base_SetConfig+0x4a>
 8003dfa:	4c15      	ldr	r4, [pc, #84]	; (8003e50 <TIM_Base_SetConfig+0x94>)
 8003dfc:	42a0      	cmp	r0, r4
 8003dfe:	d002      	beq.n	8003e06 <TIM_Base_SetConfig+0x4a>
 8003e00:	4c14      	ldr	r4, [pc, #80]	; (8003e54 <TIM_Base_SetConfig+0x98>)
 8003e02:	42a0      	cmp	r0, r4
 8003e04:	d103      	bne.n	8003e0e <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e06:	4c14      	ldr	r4, [pc, #80]	; (8003e58 <TIM_Base_SetConfig+0x9c>)
 8003e08:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e0a:	68cc      	ldr	r4, [r1, #12]
 8003e0c:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e0e:	2480      	movs	r4, #128	; 0x80
 8003e10:	43a3      	bics	r3, r4
 8003e12:	694c      	ldr	r4, [r1, #20]
 8003e14:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8003e16:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e18:	688b      	ldr	r3, [r1, #8]
 8003e1a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003e1c:	680b      	ldr	r3, [r1, #0]
 8003e1e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e20:	4290      	cmp	r0, r2
 8003e22:	d008      	beq.n	8003e36 <TIM_Base_SetConfig+0x7a>
 8003e24:	4b09      	ldr	r3, [pc, #36]	; (8003e4c <TIM_Base_SetConfig+0x90>)
 8003e26:	4298      	cmp	r0, r3
 8003e28:	d005      	beq.n	8003e36 <TIM_Base_SetConfig+0x7a>
 8003e2a:	4b09      	ldr	r3, [pc, #36]	; (8003e50 <TIM_Base_SetConfig+0x94>)
 8003e2c:	4298      	cmp	r0, r3
 8003e2e:	d002      	beq.n	8003e36 <TIM_Base_SetConfig+0x7a>
 8003e30:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <TIM_Base_SetConfig+0x98>)
 8003e32:	4298      	cmp	r0, r3
 8003e34:	d101      	bne.n	8003e3a <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e36:	690b      	ldr	r3, [r1, #16]
 8003e38:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	6143      	str	r3, [r0, #20]
}
 8003e3e:	bd10      	pop	{r4, pc}
 8003e40:	40012c00 	.word	0x40012c00
 8003e44:	40000400 	.word	0x40000400
 8003e48:	40002000 	.word	0x40002000
 8003e4c:	40014000 	.word	0x40014000
 8003e50:	40014400 	.word	0x40014400
 8003e54:	40014800 	.word	0x40014800
 8003e58:	fffffcff 	.word	0xfffffcff

08003e5c <HAL_TIM_Base_Init>:
{
 8003e5c:	b570      	push	{r4, r5, r6, lr}
 8003e5e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003e60:	2001      	movs	r0, #1
  if(htim == NULL)
 8003e62:	2c00      	cmp	r4, #0
 8003e64:	d014      	beq.n	8003e90 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003e66:	0025      	movs	r5, r4
 8003e68:	353d      	adds	r5, #61	; 0x3d
 8003e6a:	782b      	ldrb	r3, [r5, #0]
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d105      	bne.n	8003e7e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003e72:	0022      	movs	r2, r4
 8003e74:	323c      	adds	r2, #60	; 0x3c
 8003e76:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8003e78:	0020      	movs	r0, r4
 8003e7a:	f7ff feeb 	bl	8003c54 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003e7e:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e80:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8003e82:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e84:	1d21      	adds	r1, r4, #4
 8003e86:	f7ff ff99 	bl	8003dbc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003e8a:	2301      	movs	r3, #1
  return HAL_OK;
 8003e8c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003e8e:	702b      	strb	r3, [r5, #0]
}
 8003e90:	bd70      	pop	{r4, r5, r6, pc}

08003e92 <HAL_TIMEx_CommutationCallback>:
 8003e92:	4770      	bx	lr

08003e94 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e94:	4770      	bx	lr
	...

08003e98 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e98:	6803      	ldr	r3, [r0, #0]
 8003e9a:	4906      	ldr	r1, [pc, #24]	; (8003eb4 <UART_EndRxTransfer+0x1c>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e9e:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea4:	689a      	ldr	r2, [r3, #8]
 8003ea6:	3123      	adds	r1, #35	; 0x23
 8003ea8:	31ff      	adds	r1, #255	; 0xff
 8003eaa:	438a      	bics	r2, r1
 8003eac:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8003eae:	2320      	movs	r3, #32
 8003eb0:	7003      	strb	r3, [r0, #0]
}
 8003eb2:	4770      	bx	lr
 8003eb4:	fffffedf 	.word	0xfffffedf

08003eb8 <HAL_UART_Transmit_DMA>:
{
 8003eb8:	0013      	movs	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8003eba:	0002      	movs	r2, r0
{
 8003ebc:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8003ebe:	3269      	adds	r2, #105	; 0x69
 8003ec0:	7814      	ldrb	r4, [r2, #0]
{
 8003ec2:	0005      	movs	r5, r0
    return HAL_BUSY;
 8003ec4:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8003ec6:	2c20      	cmp	r4, #32
 8003ec8:	d134      	bne.n	8003f34 <HAL_UART_Transmit_DMA+0x7c>
      return HAL_ERROR;
 8003eca:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8003ecc:	2900      	cmp	r1, #0
 8003ece:	d031      	beq.n	8003f34 <HAL_UART_Transmit_DMA+0x7c>
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d02f      	beq.n	8003f34 <HAL_UART_Transmit_DMA+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ed4:	2480      	movs	r4, #128	; 0x80
 8003ed6:	68ae      	ldr	r6, [r5, #8]
 8003ed8:	0164      	lsls	r4, r4, #5
 8003eda:	42a6      	cmp	r6, r4
 8003edc:	d104      	bne.n	8003ee8 <HAL_UART_Transmit_DMA+0x30>
 8003ede:	692c      	ldr	r4, [r5, #16]
 8003ee0:	2c00      	cmp	r4, #0
 8003ee2:	d101      	bne.n	8003ee8 <HAL_UART_Transmit_DMA+0x30>
      if((((uint32_t)pData)&1U) != 0U)
 8003ee4:	4201      	tst	r1, r0
 8003ee6:	d125      	bne.n	8003f34 <HAL_UART_Transmit_DMA+0x7c>
    __HAL_LOCK(huart);
 8003ee8:	002e      	movs	r6, r5
 8003eea:	3668      	adds	r6, #104	; 0x68
 8003eec:	7834      	ldrb	r4, [r6, #0]
    return HAL_BUSY;
 8003eee:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8003ef0:	2c01      	cmp	r4, #1
 8003ef2:	d01f      	beq.n	8003f34 <HAL_UART_Transmit_DMA+0x7c>
 8003ef4:	3801      	subs	r0, #1
 8003ef6:	7030      	strb	r0, [r6, #0]
    huart->TxXferSize = Size;
 8003ef8:	0028      	movs	r0, r5
 8003efa:	3050      	adds	r0, #80	; 0x50
    huart->pTxBuffPtr = pData;
 8003efc:	64e9      	str	r1, [r5, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003efe:	2400      	movs	r4, #0
    huart->TxXferSize = Size;
 8003f00:	8003      	strh	r3, [r0, #0]
    huart->TxXferCount = Size;
 8003f02:	8043      	strh	r3, [r0, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f04:	2021      	movs	r0, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f06:	66ec      	str	r4, [r5, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f08:	7010      	strb	r0, [r2, #0]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003f0a:	6e28      	ldr	r0, [r5, #96]	; 0x60
 8003f0c:	4a0a      	ldr	r2, [pc, #40]	; (8003f38 <HAL_UART_Transmit_DMA+0x80>)
    huart->hdmatx->XferAbortCallback = NULL;
 8003f0e:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003f10:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003f12:	4a0a      	ldr	r2, [pc, #40]	; (8003f3c <HAL_UART_Transmit_DMA+0x84>)
 8003f14:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003f16:	4a0a      	ldr	r2, [pc, #40]	; (8003f40 <HAL_UART_Transmit_DMA+0x88>)
 8003f18:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size);
 8003f1a:	682a      	ldr	r2, [r5, #0]
 8003f1c:	3228      	adds	r2, #40	; 0x28
 8003f1e:	f7fe fc11 	bl	8002744 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003f22:	2240      	movs	r2, #64	; 0x40
    return HAL_OK;
 8003f24:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003f26:	682b      	ldr	r3, [r5, #0]
 8003f28:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f2a:	6899      	ldr	r1, [r3, #8]
 8003f2c:	1892      	adds	r2, r2, r2
 8003f2e:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8003f30:	7034      	strb	r4, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bd70      	pop	{r4, r5, r6, pc}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	08003fe1 	.word	0x08003fe1
 8003f3c:	08004013 	.word	0x08004013
 8003f40:	0800406f 	.word	0x0800406f

08003f44 <HAL_UART_Receive_DMA>:
{
 8003f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f46:	0013      	movs	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8003f48:	0002      	movs	r2, r0
 8003f4a:	326a      	adds	r2, #106	; 0x6a
 8003f4c:	7814      	ldrb	r4, [r2, #0]
{
 8003f4e:	0005      	movs	r5, r0
    return HAL_BUSY;
 8003f50:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8003f52:	2c20      	cmp	r4, #32
 8003f54:	d13c      	bne.n	8003fd0 <HAL_UART_Receive_DMA+0x8c>
      return HAL_ERROR;
 8003f56:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8003f58:	2900      	cmp	r1, #0
 8003f5a:	d039      	beq.n	8003fd0 <HAL_UART_Receive_DMA+0x8c>
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d037      	beq.n	8003fd0 <HAL_UART_Receive_DMA+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f60:	2480      	movs	r4, #128	; 0x80
 8003f62:	68ae      	ldr	r6, [r5, #8]
 8003f64:	0164      	lsls	r4, r4, #5
 8003f66:	42a6      	cmp	r6, r4
 8003f68:	d104      	bne.n	8003f74 <HAL_UART_Receive_DMA+0x30>
 8003f6a:	692c      	ldr	r4, [r5, #16]
 8003f6c:	2c00      	cmp	r4, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_UART_Receive_DMA+0x30>
      if((((uint32_t)pData)&1U) != 0U)
 8003f70:	4201      	tst	r1, r0
 8003f72:	d12d      	bne.n	8003fd0 <HAL_UART_Receive_DMA+0x8c>
    __HAL_LOCK(huart);
 8003f74:	002e      	movs	r6, r5
 8003f76:	3668      	adds	r6, #104	; 0x68
 8003f78:	7834      	ldrb	r4, [r6, #0]
    return HAL_BUSY;
 8003f7a:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8003f7c:	2c01      	cmp	r4, #1
 8003f7e:	d027      	beq.n	8003fd0 <HAL_UART_Receive_DMA+0x8c>
    huart->RxXferSize = Size;
 8003f80:	0028      	movs	r0, r5
    __HAL_LOCK(huart);
 8003f82:	2701      	movs	r7, #1
    huart->RxXferSize = Size;
 8003f84:	3058      	adds	r0, #88	; 0x58
    __HAL_LOCK(huart);
 8003f86:	7037      	strb	r7, [r6, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f88:	2400      	movs	r4, #0
    huart->pRxBuffPtr = pData;
 8003f8a:	6569      	str	r1, [r5, #84]	; 0x54
    huart->RxXferSize = Size;
 8003f8c:	8003      	strh	r3, [r0, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f8e:	2022      	movs	r0, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f90:	66ec      	str	r4, [r5, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f92:	7010      	strb	r0, [r2, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003f94:	6e68      	ldr	r0, [r5, #100]	; 0x64
 8003f96:	4a0f      	ldr	r2, [pc, #60]	; (8003fd4 <HAL_UART_Receive_DMA+0x90>)
    huart->hdmarx->XferAbortCallback = NULL;
 8003f98:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003f9a:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003f9c:	4a0e      	ldr	r2, [pc, #56]	; (8003fd8 <HAL_UART_Receive_DMA+0x94>)
 8003f9e:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003fa0:	4a0e      	ldr	r2, [pc, #56]	; (8003fdc <HAL_UART_Receive_DMA+0x98>)
 8003fa2:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 8003fa4:	682a      	ldr	r2, [r5, #0]
 8003fa6:	3224      	adds	r2, #36	; 0x24
 8003fa8:	4694      	mov	ip, r2
 8003faa:	000a      	movs	r2, r1
 8003fac:	4661      	mov	r1, ip
 8003fae:	f7fe fbc9 	bl	8002744 <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fb2:	2280      	movs	r2, #128	; 0x80
 8003fb4:	682b      	ldr	r3, [r5, #0]
 8003fb6:	0052      	lsls	r2, r2, #1
 8003fb8:	6819      	ldr	r1, [r3, #0]
    __HAL_UNLOCK(huart);
 8003fba:	7034      	strb	r4, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc0:	689a      	ldr	r2, [r3, #8]
    return HAL_OK;
 8003fc2:	0020      	movs	r0, r4
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc4:	4317      	orrs	r7, r2
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fc6:	2240      	movs	r2, #64	; 0x40
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc8:	609f      	str	r7, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fca:	6899      	ldr	r1, [r3, #8]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	609a      	str	r2, [r3, #8]
}
 8003fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fd2:	46c0      	nop			; (mov r8, r8)
 8003fd4:	0800401d 	.word	0x0800401d
 8003fd8:	08004063 	.word	0x08004063
 8003fdc:	0800406f 	.word	0x0800406f

08003fe0 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
  
  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003fe0:	2120      	movs	r1, #32
 8003fe2:	6803      	ldr	r3, [r0, #0]
{
 8003fe4:	b510      	push	{r4, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003fe6:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003fe8:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003fea:	400b      	ands	r3, r1
 8003fec:	d10c      	bne.n	8004008 <UART_DMATransmitCplt+0x28>
  {
    huart->TxXferCount = 0;
 8003fee:	0011      	movs	r1, r2
 8003ff0:	3152      	adds	r1, #82	; 0x52
 8003ff2:	800b      	strh	r3, [r1, #0]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ff4:	2180      	movs	r1, #128	; 0x80
 8003ff6:	6813      	ldr	r3, [r2, #0]
 8003ff8:	689a      	ldr	r2, [r3, #8]
 8003ffa:	438a      	bics	r2, r1
 8003ffc:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ffe:	2240      	movs	r2, #64	; 0x40
 8004000:	6819      	ldr	r1, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	601a      	str	r2, [r3, #0]
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }

}
 8004006:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 8004008:	0010      	movs	r0, r2
 800400a:	f002 f9f9 	bl	8006400 <HAL_UART_TxCpltCallback>
}
 800400e:	e7fa      	b.n	8004006 <UART_DMATransmitCplt+0x26>

08004010 <HAL_UART_TxHalfCpltCallback>:
 8004010:	4770      	bx	lr

08004012 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004012:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_TxHalfCpltCallback(huart);
 8004014:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004016:	f7ff fffb 	bl	8004010 <HAL_UART_TxHalfCpltCallback>
}
 800401a:	bd10      	pop	{r4, pc}

0800401c <UART_DMAReceiveCplt>:
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800401c:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800401e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8004020:	2020      	movs	r0, #32
 8004022:	681b      	ldr	r3, [r3, #0]
{
 8004024:	b510      	push	{r4, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8004026:	4003      	ands	r3, r0
 8004028:	d113      	bne.n	8004052 <UART_DMAReceiveCplt+0x36>
  {
    huart->RxXferCount = 0U;
 800402a:	0011      	movs	r1, r2
 800402c:	315a      	adds	r1, #90	; 0x5a
 800402e:	800b      	strh	r3, [r1, #0]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004030:	6813      	ldr	r3, [r2, #0]
 8004032:	4c0a      	ldr	r4, [pc, #40]	; (800405c <UART_DMAReceiveCplt+0x40>)
 8004034:	6819      	ldr	r1, [r3, #0]
 8004036:	4021      	ands	r1, r4
 8004038:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800403a:	6899      	ldr	r1, [r3, #8]
 800403c:	3403      	adds	r4, #3
 800403e:	34ff      	adds	r4, #255	; 0xff
 8004040:	43a1      	bics	r1, r4
 8004042:	6099      	str	r1, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004044:	6899      	ldr	r1, [r3, #8]
 8004046:	343f      	adds	r4, #63	; 0x3f
 8004048:	43a1      	bics	r1, r4
 800404a:	6099      	str	r1, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800404c:	0013      	movs	r3, r2
 800404e:	336a      	adds	r3, #106	; 0x6a
 8004050:	7018      	strb	r0, [r3, #0]
  }

  HAL_UART_RxCpltCallback(huart);
 8004052:	0010      	movs	r0, r2
 8004054:	f002 f9e6 	bl	8006424 <HAL_UART_RxCpltCallback>
}
 8004058:	bd10      	pop	{r4, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	fffffeff 	.word	0xfffffeff

08004060 <HAL_UART_RxHalfCpltCallback>:
 8004060:	4770      	bx	lr

08004062 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004062:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_RxHalfCpltCallback(huart);
 8004064:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004066:	f7ff fffb 	bl	8004060 <HAL_UART_RxHalfCpltCallback>
}
 800406a:	bd10      	pop	{r4, pc}

0800406c <HAL_UART_ErrorCallback>:
 800406c:	4770      	bx	lr

0800406e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800406e:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8004070:	6a44      	ldr	r4, [r0, #36]	; 0x24

  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004072:	0021      	movs	r1, r4
 8004074:	3169      	adds	r1, #105	; 0x69
 8004076:	780b      	ldrb	r3, [r1, #0]
 8004078:	2b21      	cmp	r3, #33	; 0x21
 800407a:	d10d      	bne.n	8004098 <UART_DMAError+0x2a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 800407c:	6823      	ldr	r3, [r4, #0]
 800407e:	689a      	ldr	r2, [r3, #8]
 8004080:	0612      	lsls	r2, r2, #24
 8004082:	d509      	bpl.n	8004098 <UART_DMAError+0x2a>
  {
    huart->TxXferCount = 0U;
 8004084:	0022      	movs	r2, r4
 8004086:	2000      	movs	r0, #0
 8004088:	3252      	adds	r2, #82	; 0x52
 800408a:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	30c0      	adds	r0, #192	; 0xc0
 8004090:	4382      	bics	r2, r0
 8004092:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004094:	2320      	movs	r3, #32
 8004096:	700b      	strb	r3, [r1, #0]
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004098:	0023      	movs	r3, r4
 800409a:	336a      	adds	r3, #106	; 0x6a
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	2b22      	cmp	r3, #34	; 0x22
 80040a0:	d10a      	bne.n	80040b8 <UART_DMAError+0x4a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	065b      	lsls	r3, r3, #25
 80040a8:	d506      	bpl.n	80040b8 <UART_DMAError+0x4a>
  {
    huart->RxXferCount = 0U;
 80040aa:	0023      	movs	r3, r4
 80040ac:	2200      	movs	r2, #0
 80040ae:	335a      	adds	r3, #90	; 0x5a
 80040b0:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 80040b2:	0020      	movs	r0, r4
 80040b4:	f7ff fef0 	bl	8003e98 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80040b8:	2310      	movs	r3, #16
 80040ba:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80040bc:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80040be:	4313      	orrs	r3, r2
 80040c0:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80040c2:	f7ff ffd3 	bl	800406c <HAL_UART_ErrorCallback>
}
 80040c6:	bd10      	pop	{r4, pc}

080040c8 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80040c8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	0002      	movs	r2, r0
{
 80040ce:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80040d0:	325a      	adds	r2, #90	; 0x5a
 80040d2:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80040d4:	3a08      	subs	r2, #8
 80040d6:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 80040d8:	f7ff ffc8 	bl	800406c <HAL_UART_ErrorCallback>
}
 80040dc:	bd10      	pop	{r4, pc}
	...

080040e0 <UART_SetConfig>:
{
 80040e0:	b570      	push	{r4, r5, r6, lr}
 80040e2:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80040e4:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040e6:	69c2      	ldr	r2, [r0, #28]
 80040e8:	6883      	ldr	r3, [r0, #8]
 80040ea:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80040ec:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040ee:	4303      	orrs	r3, r0
 80040f0:	6960      	ldr	r0, [r4, #20]
 80040f2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80040f4:	484a      	ldr	r0, [pc, #296]	; (8004220 <UART_SetConfig+0x140>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040f6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80040f8:	4001      	ands	r1, r0
 80040fa:	430b      	orrs	r3, r1
 80040fc:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040fe:	686b      	ldr	r3, [r5, #4]
 8004100:	4948      	ldr	r1, [pc, #288]	; (8004224 <UART_SetConfig+0x144>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004102:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004104:	400b      	ands	r3, r1
 8004106:	68e1      	ldr	r1, [r4, #12]
 8004108:	430b      	orrs	r3, r1
 800410a:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800410c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800410e:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004110:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8004112:	4845      	ldr	r0, [pc, #276]	; (8004228 <UART_SetConfig+0x148>)
 8004114:	4001      	ands	r1, r0
 8004116:	430b      	orrs	r3, r1
 8004118:	2180      	movs	r1, #128	; 0x80
 800411a:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800411c:	4b43      	ldr	r3, [pc, #268]	; (800422c <UART_SetConfig+0x14c>)
 800411e:	0209      	lsls	r1, r1, #8
 8004120:	429d      	cmp	r5, r3
 8004122:	d110      	bne.n	8004146 <UART_SetConfig+0x66>
 8004124:	2003      	movs	r0, #3
 8004126:	4b42      	ldr	r3, [pc, #264]	; (8004230 <UART_SetConfig+0x150>)
 8004128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412a:	4003      	ands	r3, r0
 800412c:	4841      	ldr	r0, [pc, #260]	; (8004234 <UART_SetConfig+0x154>)
 800412e:	5cc0      	ldrb	r0, [r0, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004130:	428a      	cmp	r2, r1
 8004132:	d046      	beq.n	80041c2 <UART_SetConfig+0xe2>
    switch (clocksource)
 8004134:	2808      	cmp	r0, #8
 8004136:	d819      	bhi.n	800416c <UART_SetConfig+0x8c>
 8004138:	f7fb fff8 	bl	800012c <__gnu_thumb1_case_uqi>
 800413c:	1854184f 	.word	0x1854184f
 8004140:	1818185e 	.word	0x1818185e
 8004144:	61          	.byte	0x61
 8004145:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004146:	4b3c      	ldr	r3, [pc, #240]	; (8004238 <UART_SetConfig+0x158>)
 8004148:	429d      	cmp	r5, r3
 800414a:	d12c      	bne.n	80041a6 <UART_SetConfig+0xc6>
 800414c:	20c0      	movs	r0, #192	; 0xc0
 800414e:	2680      	movs	r6, #128	; 0x80
 8004150:	4b37      	ldr	r3, [pc, #220]	; (8004230 <UART_SetConfig+0x150>)
 8004152:	0280      	lsls	r0, r0, #10
 8004154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004156:	0276      	lsls	r6, r6, #9
 8004158:	4003      	ands	r3, r0
 800415a:	42b3      	cmp	r3, r6
 800415c:	d054      	beq.n	8004208 <UART_SetConfig+0x128>
 800415e:	d807      	bhi.n	8004170 <UART_SetConfig+0x90>
 8004160:	2b00      	cmp	r3, #0
 8004162:	d026      	beq.n	80041b2 <UART_SetConfig+0xd2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004164:	2380      	movs	r3, #128	; 0x80
 8004166:	021b      	lsls	r3, r3, #8
 8004168:	429a      	cmp	r2, r3
 800416a:	d033      	beq.n	80041d4 <UART_SetConfig+0xf4>
        ret = HAL_ERROR;
 800416c:	2001      	movs	r0, #1
  return ret;
 800416e:	e019      	b.n	80041a4 <UART_SetConfig+0xc4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004170:	2680      	movs	r6, #128	; 0x80
 8004172:	02b6      	lsls	r6, r6, #10
 8004174:	42b3      	cmp	r3, r6
 8004176:	d04c      	beq.n	8004212 <UART_SetConfig+0x132>
 8004178:	4283      	cmp	r3, r0
 800417a:	d1f3      	bne.n	8004164 <UART_SetConfig+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800417c:	428a      	cmp	r2, r1
 800417e:	d131      	bne.n	80041e4 <UART_SetConfig+0x104>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004180:	6863      	ldr	r3, [r4, #4]
 8004182:	0858      	lsrs	r0, r3, #1
 8004184:	4b2d      	ldr	r3, [pc, #180]	; (800423c <UART_SetConfig+0x15c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004186:	18c0      	adds	r0, r0, r3
 8004188:	6861      	ldr	r1, [r4, #4]
 800418a:	f7fb ffd9 	bl	8000140 <__udivsi3>
 800418e:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8004190:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8004192:	220f      	movs	r2, #15
 8004194:	0019      	movs	r1, r3
 8004196:	4391      	bics	r1, r2
 8004198:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800419a:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 800419c:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800419e:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 80041a0:	4313      	orrs	r3, r2
 80041a2:	60cb      	str	r3, [r1, #12]
}
 80041a4:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041a6:	4b26      	ldr	r3, [pc, #152]	; (8004240 <UART_SetConfig+0x160>)
 80041a8:	429d      	cmp	r5, r3
 80041aa:	d002      	beq.n	80041b2 <UART_SetConfig+0xd2>
 80041ac:	4b25      	ldr	r3, [pc, #148]	; (8004244 <UART_SetConfig+0x164>)
 80041ae:	429d      	cmp	r5, r3
 80041b0:	d1d8      	bne.n	8004164 <UART_SetConfig+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041b2:	428a      	cmp	r2, r1
 80041b4:	d111      	bne.n	80041da <UART_SetConfig+0xfa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80041b6:	f7ff f805 	bl	80031c4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80041ba:	6863      	ldr	r3, [r4, #4]
 80041bc:	0040      	lsls	r0, r0, #1
 80041be:	085b      	lsrs	r3, r3, #1
 80041c0:	e7e1      	b.n	8004186 <UART_SetConfig+0xa6>
    switch (clocksource)
 80041c2:	2808      	cmp	r0, #8
 80041c4:	d806      	bhi.n	80041d4 <UART_SetConfig+0xf4>
 80041c6:	f7fb ffa7 	bl	8000118 <__gnu_thumb1_case_sqi>
 80041ca:	05f6      	.short	0x05f6
 80041cc:	052105db 	.word	0x052105db
 80041d0:	0505      	.short	0x0505
 80041d2:	26          	.byte	0x26
 80041d3:	00          	.byte	0x00
        ret = HAL_ERROR;
 80041d4:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	e7db      	b.n	8004192 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80041da:	f7fe fff3 	bl	80031c4 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80041de:	6861      	ldr	r1, [r4, #4]
 80041e0:	084b      	lsrs	r3, r1, #1
 80041e2:	e002      	b.n	80041ea <UART_SetConfig+0x10a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80041e4:	6861      	ldr	r1, [r4, #4]
 80041e6:	4b18      	ldr	r3, [pc, #96]	; (8004248 <UART_SetConfig+0x168>)
 80041e8:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80041ea:	18c0      	adds	r0, r0, r3
 80041ec:	f7fb ffa8 	bl	8000140 <__udivsi3>
 80041f0:	b280      	uxth	r0, r0
 80041f2:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80041f4:	2000      	movs	r0, #0
        break;
 80041f6:	e7d5      	b.n	80041a4 <UART_SetConfig+0xc4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80041f8:	f7fe feec 	bl	8002fd4 <HAL_RCC_GetSysClockFreq>
 80041fc:	e7ef      	b.n	80041de <UART_SetConfig+0xfe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80041fe:	2380      	movs	r3, #128	; 0x80
 8004200:	6861      	ldr	r1, [r4, #4]
 8004202:	021b      	lsls	r3, r3, #8
 8004204:	0848      	lsrs	r0, r1, #1
 8004206:	e7f0      	b.n	80041ea <UART_SetConfig+0x10a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004208:	428a      	cmp	r2, r1
 800420a:	d1f5      	bne.n	80041f8 <UART_SetConfig+0x118>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800420c:	f7fe fee2 	bl	8002fd4 <HAL_RCC_GetSysClockFreq>
 8004210:	e7d3      	b.n	80041ba <UART_SetConfig+0xda>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004212:	428a      	cmp	r2, r1
 8004214:	d1f3      	bne.n	80041fe <UART_SetConfig+0x11e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004216:	6863      	ldr	r3, [r4, #4]
 8004218:	0858      	lsrs	r0, r3, #1
 800421a:	2380      	movs	r3, #128	; 0x80
 800421c:	025b      	lsls	r3, r3, #9
 800421e:	e7b2      	b.n	8004186 <UART_SetConfig+0xa6>
 8004220:	efff69f3 	.word	0xefff69f3
 8004224:	ffffcfff 	.word	0xffffcfff
 8004228:	fffff4ff 	.word	0xfffff4ff
 800422c:	40013800 	.word	0x40013800
 8004230:	40021000 	.word	0x40021000
 8004234:	08008029 	.word	0x08008029
 8004238:	40004400 	.word	0x40004400
 800423c:	00f42400 	.word	0x00f42400
 8004240:	40004800 	.word	0x40004800
 8004244:	40004c00 	.word	0x40004c00
 8004248:	007a1200 	.word	0x007a1200

0800424c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800424c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800424e:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004250:	07da      	lsls	r2, r3, #31
 8004252:	d506      	bpl.n	8004262 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004254:	6801      	ldr	r1, [r0, #0]
 8004256:	4c28      	ldr	r4, [pc, #160]	; (80042f8 <UART_AdvFeatureConfig+0xac>)
 8004258:	684a      	ldr	r2, [r1, #4]
 800425a:	4022      	ands	r2, r4
 800425c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800425e:	4322      	orrs	r2, r4
 8004260:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004262:	079a      	lsls	r2, r3, #30
 8004264:	d506      	bpl.n	8004274 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004266:	6801      	ldr	r1, [r0, #0]
 8004268:	4c24      	ldr	r4, [pc, #144]	; (80042fc <UART_AdvFeatureConfig+0xb0>)
 800426a:	684a      	ldr	r2, [r1, #4]
 800426c:	4022      	ands	r2, r4
 800426e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004270:	4322      	orrs	r2, r4
 8004272:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004274:	075a      	lsls	r2, r3, #29
 8004276:	d506      	bpl.n	8004286 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004278:	6801      	ldr	r1, [r0, #0]
 800427a:	4c21      	ldr	r4, [pc, #132]	; (8004300 <UART_AdvFeatureConfig+0xb4>)
 800427c:	684a      	ldr	r2, [r1, #4]
 800427e:	4022      	ands	r2, r4
 8004280:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004282:	4322      	orrs	r2, r4
 8004284:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004286:	071a      	lsls	r2, r3, #28
 8004288:	d506      	bpl.n	8004298 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800428a:	6801      	ldr	r1, [r0, #0]
 800428c:	4c1d      	ldr	r4, [pc, #116]	; (8004304 <UART_AdvFeatureConfig+0xb8>)
 800428e:	684a      	ldr	r2, [r1, #4]
 8004290:	4022      	ands	r2, r4
 8004292:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004294:	4322      	orrs	r2, r4
 8004296:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004298:	06da      	lsls	r2, r3, #27
 800429a:	d506      	bpl.n	80042aa <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800429c:	6801      	ldr	r1, [r0, #0]
 800429e:	4c1a      	ldr	r4, [pc, #104]	; (8004308 <UART_AdvFeatureConfig+0xbc>)
 80042a0:	688a      	ldr	r2, [r1, #8]
 80042a2:	4022      	ands	r2, r4
 80042a4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80042a6:	4322      	orrs	r2, r4
 80042a8:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042aa:	069a      	lsls	r2, r3, #26
 80042ac:	d506      	bpl.n	80042bc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042ae:	6801      	ldr	r1, [r0, #0]
 80042b0:	4c16      	ldr	r4, [pc, #88]	; (800430c <UART_AdvFeatureConfig+0xc0>)
 80042b2:	688a      	ldr	r2, [r1, #8]
 80042b4:	4022      	ands	r2, r4
 80042b6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80042b8:	4322      	orrs	r2, r4
 80042ba:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042bc:	065a      	lsls	r2, r3, #25
 80042be:	d510      	bpl.n	80042e2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042c0:	6801      	ldr	r1, [r0, #0]
 80042c2:	4d13      	ldr	r5, [pc, #76]	; (8004310 <UART_AdvFeatureConfig+0xc4>)
 80042c4:	684a      	ldr	r2, [r1, #4]
 80042c6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80042c8:	402a      	ands	r2, r5
 80042ca:	4322      	orrs	r2, r4
 80042cc:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042ce:	2280      	movs	r2, #128	; 0x80
 80042d0:	0352      	lsls	r2, r2, #13
 80042d2:	4294      	cmp	r4, r2
 80042d4:	d105      	bne.n	80042e2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042d6:	684a      	ldr	r2, [r1, #4]
 80042d8:	4c0e      	ldr	r4, [pc, #56]	; (8004314 <UART_AdvFeatureConfig+0xc8>)
 80042da:	4022      	ands	r2, r4
 80042dc:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80042de:	4322      	orrs	r2, r4
 80042e0:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042e2:	061b      	lsls	r3, r3, #24
 80042e4:	d506      	bpl.n	80042f4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042e6:	6802      	ldr	r2, [r0, #0]
 80042e8:	490b      	ldr	r1, [pc, #44]	; (8004318 <UART_AdvFeatureConfig+0xcc>)
 80042ea:	6853      	ldr	r3, [r2, #4]
 80042ec:	400b      	ands	r3, r1
 80042ee:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6053      	str	r3, [r2, #4]
}
 80042f4:	bd30      	pop	{r4, r5, pc}
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	fffdffff 	.word	0xfffdffff
 80042fc:	fffeffff 	.word	0xfffeffff
 8004300:	fffbffff 	.word	0xfffbffff
 8004304:	ffff7fff 	.word	0xffff7fff
 8004308:	ffffefff 	.word	0xffffefff
 800430c:	ffffdfff 	.word	0xffffdfff
 8004310:	ffefffff 	.word	0xffefffff
 8004314:	ff9fffff 	.word	0xff9fffff
 8004318:	fff7ffff 	.word	0xfff7ffff

0800431c <UART_WaitOnFlagUntilTimeout>:
{
 800431c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800431e:	0004      	movs	r4, r0
 8004320:	000e      	movs	r6, r1
 8004322:	0015      	movs	r5, r2
 8004324:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004326:	6822      	ldr	r2, [r4, #0]
 8004328:	69d3      	ldr	r3, [r2, #28]
 800432a:	4033      	ands	r3, r6
 800432c:	1b9b      	subs	r3, r3, r6
 800432e:	4259      	negs	r1, r3
 8004330:	414b      	adcs	r3, r1
 8004332:	42ab      	cmp	r3, r5
 8004334:	d001      	beq.n	800433a <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8004336:	2000      	movs	r0, #0
 8004338:	e018      	b.n	800436c <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 800433a:	9b06      	ldr	r3, [sp, #24]
 800433c:	3301      	adds	r3, #1
 800433e:	d0f3      	beq.n	8004328 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004340:	9b06      	ldr	r3, [sp, #24]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d113      	bne.n	800436e <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004346:	6823      	ldr	r3, [r4, #0]
 8004348:	490c      	ldr	r1, [pc, #48]	; (800437c <UART_WaitOnFlagUntilTimeout+0x60>)
 800434a:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 800434c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800434e:	400a      	ands	r2, r1
 8004350:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	31a3      	adds	r1, #163	; 0xa3
 8004356:	31ff      	adds	r1, #255	; 0xff
 8004358:	438a      	bics	r2, r1
 800435a:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800435c:	0022      	movs	r2, r4
 800435e:	2320      	movs	r3, #32
 8004360:	3269      	adds	r2, #105	; 0x69
 8004362:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8004364:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8004366:	2300      	movs	r3, #0
 8004368:	3468      	adds	r4, #104	; 0x68
 800436a:	7023      	strb	r3, [r4, #0]
}
 800436c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800436e:	f7fe f815 	bl	800239c <HAL_GetTick>
 8004372:	9b06      	ldr	r3, [sp, #24]
 8004374:	1bc0      	subs	r0, r0, r7
 8004376:	4283      	cmp	r3, r0
 8004378:	d2d5      	bcs.n	8004326 <UART_WaitOnFlagUntilTimeout+0xa>
 800437a:	e7e4      	b.n	8004346 <UART_WaitOnFlagUntilTimeout+0x2a>
 800437c:	fffffe5f 	.word	0xfffffe5f

08004380 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004380:	2300      	movs	r3, #0
{
 8004382:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004384:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004386:	66c3      	str	r3, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8004388:	f7fe f808 	bl	800239c <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	4a18      	ldr	r2, [pc, #96]	; (80043f0 <UART_CheckIdleState+0x70>)
  tickstart = HAL_GetTick();
 8004390:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8004392:	4293      	cmp	r3, r2
 8004394:	d00b      	beq.n	80043ae <UART_CheckIdleState+0x2e>
 8004396:	4a17      	ldr	r2, [pc, #92]	; (80043f4 <UART_CheckIdleState+0x74>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d008      	beq.n	80043ae <UART_CheckIdleState+0x2e>
  huart->gState  = HAL_UART_STATE_READY;
 800439c:	0022      	movs	r2, r4
 800439e:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80043a0:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80043a2:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 80043a4:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80043a6:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80043a8:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 80043aa:	7020      	strb	r0, [r4, #0]
}
 80043ac:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	071b      	lsls	r3, r3, #28
 80043b2:	d40f      	bmi.n	80043d4 <UART_CheckIdleState+0x54>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	075b      	lsls	r3, r3, #29
 80043ba:	d5ef      	bpl.n	800439c <UART_CheckIdleState+0x1c>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043bc:	2180      	movs	r1, #128	; 0x80
 80043be:	4b0e      	ldr	r3, [pc, #56]	; (80043f8 <UART_CheckIdleState+0x78>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	03c9      	lsls	r1, r1, #15
 80043c6:	002b      	movs	r3, r5
 80043c8:	0020      	movs	r0, r4
 80043ca:	f7ff ffa7 	bl	800431c <UART_WaitOnFlagUntilTimeout>
 80043ce:	2800      	cmp	r0, #0
 80043d0:	d10b      	bne.n	80043ea <UART_CheckIdleState+0x6a>
 80043d2:	e7e3      	b.n	800439c <UART_CheckIdleState+0x1c>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043d4:	2180      	movs	r1, #128	; 0x80
 80043d6:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <UART_CheckIdleState+0x78>)
 80043d8:	2200      	movs	r2, #0
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	0389      	lsls	r1, r1, #14
 80043de:	002b      	movs	r3, r5
 80043e0:	0020      	movs	r0, r4
 80043e2:	f7ff ff9b 	bl	800431c <UART_WaitOnFlagUntilTimeout>
 80043e6:	2800      	cmp	r0, #0
 80043e8:	d0e4      	beq.n	80043b4 <UART_CheckIdleState+0x34>
        return HAL_TIMEOUT;
 80043ea:	2003      	movs	r0, #3
 80043ec:	e7de      	b.n	80043ac <UART_CheckIdleState+0x2c>
 80043ee:	46c0      	nop			; (mov r8, r8)
 80043f0:	40013800 	.word	0x40013800
 80043f4:	40004400 	.word	0x40004400
 80043f8:	01ffffff 	.word	0x01ffffff

080043fc <HAL_UART_Init>:
{
 80043fc:	b570      	push	{r4, r5, r6, lr}
 80043fe:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8004400:	d101      	bne.n	8004406 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8004402:	2001      	movs	r0, #1
}
 8004404:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8004406:	0005      	movs	r5, r0
 8004408:	3569      	adds	r5, #105	; 0x69
 800440a:	782b      	ldrb	r3, [r5, #0]
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d104      	bne.n	800441c <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8004412:	0002      	movs	r2, r0
 8004414:	3268      	adds	r2, #104	; 0x68
 8004416:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8004418:	f7fd fe10 	bl	800203c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800441c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800441e:	2101      	movs	r1, #1
 8004420:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004422:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004424:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004426:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8004428:	438b      	bics	r3, r1
 800442a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800442c:	f7ff fe58 	bl	80040e0 <UART_SetConfig>
 8004430:	2801      	cmp	r0, #1
 8004432:	d0e6      	beq.n	8004402 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004434:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004436:	2b00      	cmp	r3, #0
 8004438:	d002      	beq.n	8004440 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 800443a:	0020      	movs	r0, r4
 800443c:	f7ff ff06 	bl	800424c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	4908      	ldr	r1, [pc, #32]	; (8004464 <HAL_UART_Init+0x68>)
 8004444:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8004446:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004448:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800444a:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800444c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	438a      	bics	r2, r1
 8004452:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004454:	2201      	movs	r2, #1
 8004456:	6819      	ldr	r1, [r3, #0]
 8004458:	430a      	orrs	r2, r1
 800445a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800445c:	f7ff ff90 	bl	8004380 <UART_CheckIdleState>
 8004460:	e7d0      	b.n	8004404 <HAL_UART_Init+0x8>
 8004462:	46c0      	nop			; (mov r8, r8)
 8004464:	ffffb7ff 	.word	0xffffb7ff

08004468 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004468:	0003      	movs	r3, r0
{
 800446a:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800446c:	3369      	adds	r3, #105	; 0x69
 800446e:	781b      	ldrb	r3, [r3, #0]
{
 8004470:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8004472:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004474:	2b21      	cmp	r3, #33	; 0x21
 8004476:	d10f      	bne.n	8004498 <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 8004478:	0014      	movs	r4, r2
 800447a:	3452      	adds	r4, #82	; 0x52
 800447c:	8823      	ldrh	r3, [r4, #0]
 800447e:	6811      	ldr	r1, [r2, #0]
 8004480:	b29b      	uxth	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d109      	bne.n	800449a <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004486:	680a      	ldr	r2, [r1, #0]
 8004488:	307e      	adds	r0, #126	; 0x7e
 800448a:	4382      	bics	r2, r0
 800448c:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800448e:	2240      	movs	r2, #64	; 0x40
 8004490:	6808      	ldr	r0, [r1, #0]
 8004492:	4302      	orrs	r2, r0
 8004494:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8004496:	2000      	movs	r0, #0
  }
}
 8004498:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800449a:	2080      	movs	r0, #128	; 0x80
 800449c:	6895      	ldr	r5, [r2, #8]
 800449e:	0140      	lsls	r0, r0, #5
 80044a0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80044a2:	4285      	cmp	r5, r0
 80044a4:	d10d      	bne.n	80044c2 <UART_Transmit_IT+0x5a>
 80044a6:	6910      	ldr	r0, [r2, #16]
 80044a8:	2800      	cmp	r0, #0
 80044aa:	d10a      	bne.n	80044c2 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80044ac:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 80044ae:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80044b0:	05c0      	lsls	r0, r0, #23
 80044b2:	0dc0      	lsrs	r0, r0, #23
 80044b4:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80044b6:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 80044b8:	8823      	ldrh	r3, [r4, #0]
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29b      	uxth	r3, r3
 80044be:	8023      	strh	r3, [r4, #0]
 80044c0:	e7e9      	b.n	8004496 <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80044c2:	1c58      	adds	r0, r3, #1
 80044c4:	64d0      	str	r0, [r2, #76]	; 0x4c
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	850b      	strh	r3, [r1, #40]	; 0x28
 80044ca:	e7f5      	b.n	80044b8 <UART_Transmit_IT+0x50>

080044cc <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044cc:	2140      	movs	r1, #64	; 0x40
 80044ce:	6802      	ldr	r2, [r0, #0]
{
 80044d0:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044d2:	6813      	ldr	r3, [r2, #0]
 80044d4:	438b      	bics	r3, r1
 80044d6:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044d8:	0003      	movs	r3, r0
 80044da:	2220      	movs	r2, #32
 80044dc:	3369      	adds	r3, #105	; 0x69
 80044de:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 80044e0:	f001 ff8e 	bl	8006400 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80044e4:	2000      	movs	r0, #0
 80044e6:	bd10      	pop	{r4, pc}

080044e8 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044e8:	0002      	movs	r2, r0
{
 80044ea:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044ec:	326a      	adds	r2, #106	; 0x6a
 80044ee:	7811      	ldrb	r1, [r2, #0]
 80044f0:	6803      	ldr	r3, [r0, #0]
 80044f2:	2922      	cmp	r1, #34	; 0x22
 80044f4:	d12d      	bne.n	8004552 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 80044f6:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044f8:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 80044fa:	315c      	adds	r1, #92	; 0x5c
 80044fc:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80044fe:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004500:	0164      	lsls	r4, r4, #5
 8004502:	4029      	ands	r1, r5
 8004504:	6885      	ldr	r5, [r0, #8]
 8004506:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004508:	42a5      	cmp	r5, r4
 800450a:	d11e      	bne.n	800454a <UART_Receive_IT+0x62>
 800450c:	6904      	ldr	r4, [r0, #16]
 800450e:	2c00      	cmp	r4, #0
 8004510:	d11b      	bne.n	800454a <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8004512:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8004514:	3302      	adds	r3, #2
 8004516:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8004518:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 800451a:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 800451c:	315a      	adds	r1, #90	; 0x5a
 800451e:	880b      	ldrh	r3, [r1, #0]
 8004520:	3b01      	subs	r3, #1
 8004522:	b29b      	uxth	r3, r3
 8004524:	800b      	strh	r3, [r1, #0]
 8004526:	42a3      	cmp	r3, r4
 8004528:	d10d      	bne.n	8004546 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800452a:	6803      	ldr	r3, [r0, #0]
 800452c:	4d0c      	ldr	r5, [pc, #48]	; (8004560 <UART_Receive_IT+0x78>)
 800452e:	6819      	ldr	r1, [r3, #0]
 8004530:	4029      	ands	r1, r5
 8004532:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004534:	6899      	ldr	r1, [r3, #8]
 8004536:	3523      	adds	r5, #35	; 0x23
 8004538:	35ff      	adds	r5, #255	; 0xff
 800453a:	43a9      	bics	r1, r5
 800453c:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800453e:	2320      	movs	r3, #32
 8004540:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8004542:	f001 ff6f 	bl	8006424 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8004546:	0020      	movs	r0, r4
 8004548:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800454a:	1c5c      	adds	r4, r3, #1
 800454c:	6544      	str	r4, [r0, #84]	; 0x54
 800454e:	7019      	strb	r1, [r3, #0]
 8004550:	e7e2      	b.n	8004518 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004552:	2208      	movs	r2, #8
 8004554:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8004556:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004558:	430a      	orrs	r2, r1
 800455a:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 800455c:	e7f3      	b.n	8004546 <UART_Receive_IT+0x5e>
 800455e:	46c0      	nop			; (mov r8, r8)
 8004560:	fffffedf 	.word	0xfffffedf

08004564 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8004564:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004566:	6802      	ldr	r2, [r0, #0]
{
 8004568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800456a:	69d3      	ldr	r3, [r2, #28]
{
 800456c:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800456e:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004570:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 8004572:	d108      	bne.n	8004586 <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004574:	2520      	movs	r5, #32
 8004576:	422b      	tst	r3, r5
 8004578:	d005      	beq.n	8004586 <HAL_UART_IRQHandler+0x22>
 800457a:	4228      	tst	r0, r5
 800457c:	d003      	beq.n	8004586 <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 800457e:	0020      	movs	r0, r4
 8004580:	f7ff ffb2 	bl	80044e8 <UART_Receive_IT>
}
 8004584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8004586:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 8004588:	2900      	cmp	r1, #0
 800458a:	d061      	beq.n	8004650 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800458c:	2101      	movs	r1, #1
 800458e:	0035      	movs	r5, r6
 8004590:	400d      	ands	r5, r1
 8004592:	d103      	bne.n	800459c <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8004594:	2790      	movs	r7, #144	; 0x90
 8004596:	007f      	lsls	r7, r7, #1
 8004598:	4238      	tst	r0, r7
 800459a:	d059      	beq.n	8004650 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800459c:	420b      	tst	r3, r1
 800459e:	d005      	beq.n	80045ac <HAL_UART_IRQHandler+0x48>
 80045a0:	05c6      	lsls	r6, r0, #23
 80045a2:	d503      	bpl.n	80045ac <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80045a4:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045a6:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80045a8:	4331      	orrs	r1, r6
 80045aa:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045ac:	2102      	movs	r1, #2
 80045ae:	420b      	tst	r3, r1
 80045b0:	d006      	beq.n	80045c0 <HAL_UART_IRQHandler+0x5c>
 80045b2:	2d00      	cmp	r5, #0
 80045b4:	d004      	beq.n	80045c0 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80045b6:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045b8:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80045ba:	1849      	adds	r1, r1, r1
 80045bc:	4331      	orrs	r1, r6
 80045be:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045c0:	2104      	movs	r1, #4
 80045c2:	420b      	tst	r3, r1
 80045c4:	d006      	beq.n	80045d4 <HAL_UART_IRQHandler+0x70>
 80045c6:	2d00      	cmp	r5, #0
 80045c8:	d004      	beq.n	80045d4 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80045ca:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045cc:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80045ce:	3902      	subs	r1, #2
 80045d0:	4331      	orrs	r1, r6
 80045d2:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80045d4:	0719      	lsls	r1, r3, #28
 80045d6:	d508      	bpl.n	80045ea <HAL_UART_IRQHandler+0x86>
 80045d8:	0681      	lsls	r1, r0, #26
 80045da:	d401      	bmi.n	80045e0 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80045dc:	2d00      	cmp	r5, #0
 80045de:	d004      	beq.n	80045ea <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80045e0:	2108      	movs	r1, #8
 80045e2:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045e4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80045e6:	4311      	orrs	r1, r2
 80045e8:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045ea:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80045ec:	2a00      	cmp	r2, #0
 80045ee:	d0c9      	beq.n	8004584 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045f0:	2220      	movs	r2, #32
 80045f2:	4213      	tst	r3, r2
 80045f4:	d004      	beq.n	8004600 <HAL_UART_IRQHandler+0x9c>
 80045f6:	4210      	tst	r0, r2
 80045f8:	d002      	beq.n	8004600 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 80045fa:	0020      	movs	r0, r4
 80045fc:	f7ff ff74 	bl	80044e8 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004600:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8004602:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004604:	071b      	lsls	r3, r3, #28
 8004606:	d404      	bmi.n	8004612 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	689d      	ldr	r5, [r3, #8]
 800460c:	2340      	movs	r3, #64	; 0x40
 800460e:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004610:	d01a      	beq.n	8004648 <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 8004612:	f7ff fc41 	bl	8003e98 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004616:	2140      	movs	r1, #64	; 0x40
 8004618:	6823      	ldr	r3, [r4, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	420a      	tst	r2, r1
 800461e:	d00f      	beq.n	8004640 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004620:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8004622:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004624:	438a      	bics	r2, r1
 8004626:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8004628:	2800      	cmp	r0, #0
 800462a:	d009      	beq.n	8004640 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800462c:	4b1a      	ldr	r3, [pc, #104]	; (8004698 <HAL_UART_IRQHandler+0x134>)
 800462e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004630:	f7fe f8c3 	bl	80027ba <HAL_DMA_Abort_IT>
 8004634:	2800      	cmp	r0, #0
 8004636:	d0a5      	beq.n	8004584 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004638:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800463a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800463c:	4798      	blx	r3
 800463e:	e7a1      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8004640:	0020      	movs	r0, r4
 8004642:	f7ff fd13 	bl	800406c <HAL_UART_ErrorCallback>
 8004646:	e79d      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8004648:	f7ff fd10 	bl	800406c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800464c:	66e5      	str	r5, [r4, #108]	; 0x6c
 800464e:	e799      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8004650:	2180      	movs	r1, #128	; 0x80
 8004652:	0349      	lsls	r1, r1, #13
 8004654:	420b      	tst	r3, r1
 8004656:	d00b      	beq.n	8004670 <HAL_UART_IRQHandler+0x10c>
 8004658:	0275      	lsls	r5, r6, #9
 800465a:	d509      	bpl.n	8004670 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800465c:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 800465e:	0022      	movs	r2, r4
 8004660:	2320      	movs	r3, #32
 8004662:	3269      	adds	r2, #105	; 0x69
 8004664:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 8004666:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8004668:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 800466a:	f000 f817 	bl	800469c <HAL_UARTEx_WakeupCallback>
    return;
 800466e:	e789      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004670:	2280      	movs	r2, #128	; 0x80
 8004672:	4213      	tst	r3, r2
 8004674:	d005      	beq.n	8004682 <HAL_UART_IRQHandler+0x11e>
 8004676:	4210      	tst	r0, r2
 8004678:	d003      	beq.n	8004682 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 800467a:	0020      	movs	r0, r4
 800467c:	f7ff fef4 	bl	8004468 <UART_Transmit_IT>
    return;
 8004680:	e780      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004682:	2240      	movs	r2, #64	; 0x40
 8004684:	4213      	tst	r3, r2
 8004686:	d100      	bne.n	800468a <HAL_UART_IRQHandler+0x126>
 8004688:	e77c      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
 800468a:	4210      	tst	r0, r2
 800468c:	d100      	bne.n	8004690 <HAL_UART_IRQHandler+0x12c>
 800468e:	e779      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8004690:	0020      	movs	r0, r4
 8004692:	f7ff ff1b 	bl	80044cc <UART_EndTransmit_IT>
    return;
 8004696:	e775      	b.n	8004584 <HAL_UART_IRQHandler+0x20>
 8004698:	080040c9 	.word	0x080040c9

0800469c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800469c:	4770      	bx	lr

0800469e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800469e:	b510      	push	{r4, lr}
  vTaskStartScheduler();
 80046a0:	f000 fc78 	bl	8004f94 <vTaskStartScheduler>
  
  return osOK;
}
 80046a4:	2000      	movs	r0, #0
 80046a6:	bd10      	pop	{r4, pc}

080046a8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80046a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80046aa:	000b      	movs	r3, r1

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046ac:	6846      	ldr	r6, [r0, #4]
 80046ae:	6801      	ldr	r1, [r0, #0]
 80046b0:	8a02      	ldrh	r2, [r0, #16]
 80046b2:	2508      	movs	r5, #8
 80046b4:	5f45      	ldrsh	r5, [r0, r5]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80046b6:	2400      	movs	r4, #0
  if (priority != osPriorityError) {
 80046b8:	2d84      	cmp	r5, #132	; 0x84
 80046ba:	d000      	beq.n	80046be <osThreadCreate+0x16>
    fpriority += (priority - osPriorityIdle);
 80046bc:	1cec      	adds	r4, r5, #3
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046be:	a803      	add	r0, sp, #12
 80046c0:	9001      	str	r0, [sp, #4]
 80046c2:	9400      	str	r4, [sp, #0]
 80046c4:	0030      	movs	r0, r6
 80046c6:	f000 fba1 	bl	8004e0c <xTaskCreate>
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 80046ca:	2300      	movs	r3, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046cc:	2801      	cmp	r0, #1
 80046ce:	d100      	bne.n	80046d2 <osThreadCreate+0x2a>
  }     
#endif
  
  return handle;
 80046d0:	9b03      	ldr	r3, [sp, #12]
}
 80046d2:	0018      	movs	r0, r3
 80046d4:	b004      	add	sp, #16
 80046d6:	bd70      	pop	{r4, r5, r6, pc}

080046d8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80046d8:	b510      	push	{r4, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80046da:	2800      	cmp	r0, #0
 80046dc:	d100      	bne.n	80046e0 <osDelay+0x8>
 80046de:	3001      	adds	r0, #1
 80046e0:	f000 fd70 	bl	80051c4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80046e4:	2000      	movs	r0, #0
 80046e6:	bd10      	pop	{r4, pc}

080046e8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80046e8:	b510      	push	{r4, lr}
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 80046ea:	2001      	movs	r0, #1
 80046ec:	f000 fb2f 	bl	8004d4e <xQueueCreateMutex>
#endif
#else
  return NULL;
#endif
}
 80046f0:	bd10      	pop	{r4, pc}

080046f2 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80046f2:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80046f4:	f000 fe7e 	bl	80053f4 <xTaskGetSchedulerState>
 80046f8:	2801      	cmp	r0, #1
 80046fa:	d001      	beq.n	8004700 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80046fc:	f000 f99a 	bl	8004a34 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8004700:	bd10      	pop	{r4, pc}
	...

08004704 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004704:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004706:	4b0f      	ldr	r3, [pc, #60]	; (8004744 <prvInsertBlockIntoFreeList+0x40>)
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	4282      	cmp	r2, r0
 800470c:	d318      	bcc.n	8004740 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800470e:	685c      	ldr	r4, [r3, #4]
 8004710:	1919      	adds	r1, r3, r4
 8004712:	4288      	cmp	r0, r1
 8004714:	d103      	bne.n	800471e <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004716:	6841      	ldr	r1, [r0, #4]
 8004718:	0018      	movs	r0, r3
 800471a:	1909      	adds	r1, r1, r4
 800471c:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800471e:	6841      	ldr	r1, [r0, #4]
 8004720:	1844      	adds	r4, r0, r1
 8004722:	42a2      	cmp	r2, r4
 8004724:	d107      	bne.n	8004736 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004726:	4c08      	ldr	r4, [pc, #32]	; (8004748 <prvInsertBlockIntoFreeList+0x44>)
 8004728:	6824      	ldr	r4, [r4, #0]
 800472a:	42a2      	cmp	r2, r4
 800472c:	d003      	beq.n	8004736 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800472e:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004730:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004732:	1861      	adds	r1, r4, r1
 8004734:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004736:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004738:	4298      	cmp	r0, r3
 800473a:	d000      	beq.n	800473e <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800473c:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800473e:	bd10      	pop	{r4, pc}
 8004740:	0013      	movs	r3, r2
 8004742:	e7e1      	b.n	8004708 <prvInsertBlockIntoFreeList+0x4>
 8004744:	200020d4 	.word	0x200020d4
 8004748:	200000c4 	.word	0x200000c4

0800474c <pvPortMalloc>:
{
 800474c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800474e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8004750:	f000 fc4a 	bl	8004fe8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004754:	4a38      	ldr	r2, [pc, #224]	; (8004838 <pvPortMalloc+0xec>)
 8004756:	4839      	ldr	r0, [pc, #228]	; (800483c <pvPortMalloc+0xf0>)
 8004758:	6813      	ldr	r3, [r2, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d11e      	bne.n	800479c <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 800475e:	4938      	ldr	r1, [pc, #224]	; (8004840 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004760:	3307      	adds	r3, #7
 8004762:	4219      	tst	r1, r3
 8004764:	d036      	beq.n	80047d4 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004766:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004768:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800476a:	2380      	movs	r3, #128	; 0x80
 800476c:	019b      	lsls	r3, r3, #6
 800476e:	18c9      	adds	r1, r1, r3
 8004770:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004772:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8004774:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004776:	4e33      	ldr	r6, [pc, #204]	; (8004844 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004778:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 800477a:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800477c:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800477e:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8004780:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004782:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8004784:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 8004786:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004788:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 800478a:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800478c:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800478e:	4b2e      	ldr	r3, [pc, #184]	; (8004848 <pvPortMalloc+0xfc>)
 8004790:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004792:	4b2e      	ldr	r3, [pc, #184]	; (800484c <pvPortMalloc+0x100>)
 8004794:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004796:	2380      	movs	r3, #128	; 0x80
 8004798:	061b      	lsls	r3, r3, #24
 800479a:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800479c:	6806      	ldr	r6, [r0, #0]
 800479e:	4234      	tst	r4, r6
 80047a0:	d116      	bne.n	80047d0 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 80047a2:	2c00      	cmp	r4, #0
 80047a4:	d014      	beq.n	80047d0 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 80047a6:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047a8:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 80047aa:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047ac:	420b      	tst	r3, r1
 80047ae:	d001      	beq.n	80047b4 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047b0:	438b      	bics	r3, r1
 80047b2:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00b      	beq.n	80047d0 <pvPortMalloc+0x84>
 80047b8:	4924      	ldr	r1, [pc, #144]	; (800484c <pvPortMalloc+0x100>)
 80047ba:	680d      	ldr	r5, [r1, #0]
 80047bc:	42ab      	cmp	r3, r5
 80047be:	d807      	bhi.n	80047d0 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 80047c0:	4920      	ldr	r1, [pc, #128]	; (8004844 <pvPortMalloc+0xf8>)
 80047c2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047c4:	6860      	ldr	r0, [r4, #4]
 80047c6:	4283      	cmp	r3, r0
 80047c8:	d807      	bhi.n	80047da <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80047ca:	6812      	ldr	r2, [r2, #0]
 80047cc:	4294      	cmp	r4, r2
 80047ce:	d10b      	bne.n	80047e8 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 80047d0:	2500      	movs	r5, #0
 80047d2:	e028      	b.n	8004826 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80047d4:	2380      	movs	r3, #128	; 0x80
 80047d6:	019b      	lsls	r3, r3, #6
 80047d8:	e7cc      	b.n	8004774 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047da:	6827      	ldr	r7, [r4, #0]
 80047dc:	46bc      	mov	ip, r7
 80047de:	2f00      	cmp	r7, #0
 80047e0:	d0f3      	beq.n	80047ca <pvPortMalloc+0x7e>
 80047e2:	0021      	movs	r1, r4
 80047e4:	4664      	mov	r4, ip
 80047e6:	e7ed      	b.n	80047c4 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047e8:	680a      	ldr	r2, [r1, #0]
 80047ea:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80047ec:	6822      	ldr	r2, [r4, #0]
 80047ee:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80047f0:	1ac2      	subs	r2, r0, r3
 80047f2:	2a10      	cmp	r2, #16
 80047f4:	d908      	bls.n	8004808 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80047f6:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047f8:	0741      	lsls	r1, r0, #29
 80047fa:	d001      	beq.n	8004800 <pvPortMalloc+0xb4>
 80047fc:	b672      	cpsid	i
 80047fe:	e7fe      	b.n	80047fe <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004800:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004802:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004804:	f7ff ff7e 	bl	8004704 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004808:	6863      	ldr	r3, [r4, #4]
 800480a:	4a10      	ldr	r2, [pc, #64]	; (800484c <pvPortMalloc+0x100>)
 800480c:	1aed      	subs	r5, r5, r3
 800480e:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004810:	4a0d      	ldr	r2, [pc, #52]	; (8004848 <pvPortMalloc+0xfc>)
 8004812:	6811      	ldr	r1, [r2, #0]
 8004814:	428d      	cmp	r5, r1
 8004816:	d200      	bcs.n	800481a <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004818:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800481a:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800481c:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 800481e:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004820:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004822:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004824:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8004826:	f000 fc65 	bl	80050f4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800482a:	076b      	lsls	r3, r5, #29
 800482c:	d001      	beq.n	8004832 <pvPortMalloc+0xe6>
 800482e:	b672      	cpsid	i
 8004830:	e7fe      	b.n	8004830 <pvPortMalloc+0xe4>
}
 8004832:	0028      	movs	r0, r5
 8004834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004836:	46c0      	nop			; (mov r8, r8)
 8004838:	200000c4 	.word	0x200000c4
 800483c:	200020c8 	.word	0x200020c8
 8004840:	200000c8 	.word	0x200000c8
 8004844:	200020d4 	.word	0x200020d4
 8004848:	200020d0 	.word	0x200020d0
 800484c:	200020cc 	.word	0x200020cc

08004850 <vPortFree>:
{
 8004850:	b510      	push	{r4, lr}
	if( pv != NULL )
 8004852:	2800      	cmp	r0, #0
 8004854:	d01b      	beq.n	800488e <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004856:	4a0e      	ldr	r2, [pc, #56]	; (8004890 <vPortFree+0x40>)
 8004858:	3808      	subs	r0, #8
 800485a:	6843      	ldr	r3, [r0, #4]
 800485c:	6812      	ldr	r2, [r2, #0]
 800485e:	0004      	movs	r4, r0
 8004860:	421a      	tst	r2, r3
 8004862:	d101      	bne.n	8004868 <vPortFree+0x18>
 8004864:	b672      	cpsid	i
 8004866:	e7fe      	b.n	8004866 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004868:	6801      	ldr	r1, [r0, #0]
 800486a:	2900      	cmp	r1, #0
 800486c:	d001      	beq.n	8004872 <vPortFree+0x22>
 800486e:	b672      	cpsid	i
 8004870:	e7fe      	b.n	8004870 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004872:	4393      	bics	r3, r2
 8004874:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8004876:	f000 fbb7 	bl	8004fe8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800487a:	4a06      	ldr	r2, [pc, #24]	; (8004894 <vPortFree+0x44>)
 800487c:	6863      	ldr	r3, [r4, #4]
 800487e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004880:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004882:	185b      	adds	r3, r3, r1
 8004884:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004886:	f7ff ff3d 	bl	8004704 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 800488a:	f000 fc33 	bl	80050f4 <xTaskResumeAll>
}
 800488e:	bd10      	pop	{r4, pc}
 8004890:	200020c8 	.word	0x200020c8
 8004894:	200020cc 	.word	0x200020cc

08004898 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004898:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800489a:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800489c:	3308      	adds	r3, #8
 800489e:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048a0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048a2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048a4:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80048a6:	4252      	negs	r2, r2
 80048a8:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048aa:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80048ac:	4770      	bx	lr

080048ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80048ae:	2300      	movs	r3, #0
 80048b0:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048b2:	4770      	bx	lr

080048b4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80048b4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80048b6:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80048b8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80048ba:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80048c0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80048c2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80048c4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80048c6:	3301      	adds	r3, #1
 80048c8:	6003      	str	r3, [r0, #0]
}
 80048ca:	4770      	bx	lr

080048cc <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048cc:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048ce:	680a      	ldr	r2, [r1, #0]
{
 80048d0:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048d2:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80048d4:	1c54      	adds	r4, r2, #1
 80048d6:	d10b      	bne.n	80048f0 <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 80048d8:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80048de:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80048e0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80048e2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80048e4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80048e6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80048e8:	3301      	adds	r3, #1
 80048ea:	6003      	str	r3, [r0, #0]
}
 80048ec:	bd30      	pop	{r4, r5, pc}
 80048ee:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048f0:	685c      	ldr	r4, [r3, #4]
 80048f2:	6825      	ldr	r5, [r4, #0]
 80048f4:	42aa      	cmp	r2, r5
 80048f6:	d2fa      	bcs.n	80048ee <vListInsert+0x22>
 80048f8:	e7ef      	b.n	80048da <vListInsert+0xe>

080048fa <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80048fa:	6841      	ldr	r1, [r0, #4]
 80048fc:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80048fe:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004900:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004902:	6882      	ldr	r2, [r0, #8]
 8004904:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004906:	6859      	ldr	r1, [r3, #4]
 8004908:	4288      	cmp	r0, r1
 800490a:	d100      	bne.n	800490e <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800490c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800490e:	2200      	movs	r2, #0
 8004910:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	1e50      	subs	r0, r2, #1
 8004916:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8004918:	4770      	bx	lr
	...

0800491c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800491c:	4b03      	ldr	r3, [pc, #12]	; (800492c <prvTaskExitError+0x10>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	3301      	adds	r3, #1
 8004922:	d001      	beq.n	8004928 <prvTaskExitError+0xc>
 8004924:	b672      	cpsid	i
 8004926:	e7fe      	b.n	8004926 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8004928:	b672      	cpsid	i
 800492a:	e7fe      	b.n	800492a <prvTaskExitError+0xe>
 800492c:	20000004 	.word	0x20000004

08004930 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8004930:	4a0b      	ldr	r2, [pc, #44]	; (8004960 <pxCurrentTCBConst2>)
 8004932:	6813      	ldr	r3, [r2, #0]
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	3020      	adds	r0, #32
 8004938:	f380 8809 	msr	PSP, r0
 800493c:	2002      	movs	r0, #2
 800493e:	f380 8814 	msr	CONTROL, r0
 8004942:	f3bf 8f6f 	isb	sy
 8004946:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004948:	46ae      	mov	lr, r5
 800494a:	bc08      	pop	{r3}
 800494c:	bc04      	pop	{r2}
 800494e:	b662      	cpsie	i
 8004950:	4718      	bx	r3
 8004952:	46c0      	nop			; (mov r8, r8)
 8004954:	46c0      	nop			; (mov r8, r8)
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	46c0      	nop			; (mov r8, r8)
 800495a:	46c0      	nop			; (mov r8, r8)
 800495c:	46c0      	nop			; (mov r8, r8)
 800495e:	46c0      	nop			; (mov r8, r8)

08004960 <pxCurrentTCBConst2>:
 8004960:	200020dc 	.word	0x200020dc

08004964 <pxPortInitialiseStack>:
{
 8004964:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004966:	2480      	movs	r4, #128	; 0x80
 8004968:	1f03      	subs	r3, r0, #4
 800496a:	0464      	lsls	r4, r4, #17
 800496c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800496e:	3b04      	subs	r3, #4
 8004970:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004972:	4903      	ldr	r1, [pc, #12]	; (8004980 <pxPortInitialiseStack+0x1c>)
 8004974:	3b04      	subs	r3, #4
 8004976:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004978:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 800497a:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800497c:	601a      	str	r2, [r3, #0]
}
 800497e:	bd10      	pop	{r4, pc}
 8004980:	0800491d 	.word	0x0800491d

08004984 <SVC_Handler>:
}
 8004984:	4770      	bx	lr
	...

08004988 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8004988:	2280      	movs	r2, #128	; 0x80
 800498a:	4b04      	ldr	r3, [pc, #16]	; (800499c <vPortYield+0x14>)
 800498c:	0552      	lsls	r2, r2, #21
 800498e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8004990:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004994:	f3bf 8f6f 	isb	sy
}
 8004998:	4770      	bx	lr
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	e000ed04 	.word	0xe000ed04

080049a0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 80049a0:	b672      	cpsid	i
    uxCriticalNesting++;
 80049a2:	4a04      	ldr	r2, [pc, #16]	; (80049b4 <vPortEnterCritical+0x14>)
 80049a4:	6813      	ldr	r3, [r2, #0]
 80049a6:	3301      	adds	r3, #1
 80049a8:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80049aa:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80049ae:	f3bf 8f6f 	isb	sy
}
 80049b2:	4770      	bx	lr
 80049b4:	20000004 	.word	0x20000004

080049b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80049b8:	4a05      	ldr	r2, [pc, #20]	; (80049d0 <vPortExitCritical+0x18>)
 80049ba:	6813      	ldr	r3, [r2, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d101      	bne.n	80049c4 <vPortExitCritical+0xc>
 80049c0:	b672      	cpsid	i
 80049c2:	e7fe      	b.n	80049c2 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 80049c4:	3b01      	subs	r3, #1
 80049c6:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d100      	bne.n	80049ce <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 80049cc:	b662      	cpsie	i
    }
}
 80049ce:	4770      	bx	lr
 80049d0:	20000004 	.word	0x20000004

080049d4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80049d4:	f3ef 8010 	mrs	r0, PRIMASK
 80049d8:	b672      	cpsid	i
 80049da:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 80049dc:	2000      	movs	r0, #0

080049de <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 80049de:	f380 8810 	msr	PRIMASK, r0
 80049e2:	4770      	bx	lr
	...

080049f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049f0:	f3ef 8009 	mrs	r0, PSP
 80049f4:	4b0e      	ldr	r3, [pc, #56]	; (8004a30 <pxCurrentTCBConst>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	3820      	subs	r0, #32
 80049fa:	6010      	str	r0, [r2, #0]
 80049fc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80049fe:	4644      	mov	r4, r8
 8004a00:	464d      	mov	r5, r9
 8004a02:	4656      	mov	r6, sl
 8004a04:	465f      	mov	r7, fp
 8004a06:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004a08:	b508      	push	{r3, lr}
 8004a0a:	b672      	cpsid	i
 8004a0c:	f000 fc28 	bl	8005260 <vTaskSwitchContext>
 8004a10:	b662      	cpsie	i
 8004a12:	bc0c      	pop	{r2, r3}
 8004a14:	6811      	ldr	r1, [r2, #0]
 8004a16:	6808      	ldr	r0, [r1, #0]
 8004a18:	3010      	adds	r0, #16
 8004a1a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004a1c:	46a0      	mov	r8, r4
 8004a1e:	46a9      	mov	r9, r5
 8004a20:	46b2      	mov	sl, r6
 8004a22:	46bb      	mov	fp, r7
 8004a24:	f380 8809 	msr	PSP, r0
 8004a28:	3820      	subs	r0, #32
 8004a2a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004a2c:	4718      	bx	r3
 8004a2e:	46c0      	nop			; (mov r8, r8)

08004a30 <pxCurrentTCBConst>:
 8004a30:	200020dc 	.word	0x200020dc

08004a34 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a34:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a36:	f7ff ffcd 	bl	80049d4 <ulSetInterruptMaskFromISR>
 8004a3a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a3c:	f000 fadc 	bl	8004ff8 <xTaskIncrementTick>
 8004a40:	2800      	cmp	r0, #0
 8004a42:	d003      	beq.n	8004a4c <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8004a44:	2280      	movs	r2, #128	; 0x80
 8004a46:	4b03      	ldr	r3, [pc, #12]	; (8004a54 <xPortSysTickHandler+0x20>)
 8004a48:	0552      	lsls	r2, r2, #21
 8004a4a:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004a4c:	0020      	movs	r0, r4
 8004a4e:	f7ff ffc6 	bl	80049de <vClearInterruptMaskFromISR>
}
 8004a52:	bd10      	pop	{r4, pc}
 8004a54:	e000ed04 	.word	0xe000ed04

08004a58 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a58:	21fa      	movs	r1, #250	; 0xfa
 8004a5a:	4b06      	ldr	r3, [pc, #24]	; (8004a74 <vPortSetupTimerInterrupt+0x1c>)
{
 8004a5c:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a5e:	6818      	ldr	r0, [r3, #0]
 8004a60:	0089      	lsls	r1, r1, #2
 8004a62:	f7fb fb6d 	bl	8000140 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8004a66:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a68:	4b03      	ldr	r3, [pc, #12]	; (8004a78 <vPortSetupTimerInterrupt+0x20>)
 8004a6a:	3801      	subs	r0, #1
 8004a6c:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8004a6e:	4b03      	ldr	r3, [pc, #12]	; (8004a7c <vPortSetupTimerInterrupt+0x24>)
 8004a70:	601a      	str	r2, [r3, #0]
}
 8004a72:	bd10      	pop	{r4, pc}
 8004a74:	20000000 	.word	0x20000000
 8004a78:	e000e014 	.word	0xe000e014
 8004a7c:	e000e010 	.word	0xe000e010

08004a80 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8004a80:	22ff      	movs	r2, #255	; 0xff
 8004a82:	4b0a      	ldr	r3, [pc, #40]	; (8004aac <xPortStartScheduler+0x2c>)
 8004a84:	0412      	lsls	r2, r2, #16
 8004a86:	6819      	ldr	r1, [r3, #0]
{
 8004a88:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8004a8e:	22ff      	movs	r2, #255	; 0xff
 8004a90:	6819      	ldr	r1, [r3, #0]
 8004a92:	0612      	lsls	r2, r2, #24
 8004a94:	430a      	orrs	r2, r1
 8004a96:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8004a98:	f7ff ffde 	bl	8004a58 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	4b04      	ldr	r3, [pc, #16]	; (8004ab0 <xPortStartScheduler+0x30>)
 8004aa0:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 8004aa2:	f7ff ff45 	bl	8004930 <vPortStartFirstTask>
	prvTaskExitError();
 8004aa6:	f7ff ff39 	bl	800491c <prvTaskExitError>
 8004aaa:	46c0      	nop			; (mov r8, r8)
 8004aac:	e000ed20 	.word	0xe000ed20
 8004ab0:	20000004 	.word	0x20000004

08004ab4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ab4:	b570      	push	{r4, r5, r6, lr}
 8004ab6:	0016      	movs	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004ab8:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8004aba:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004abc:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004abe:	2a00      	cmp	r2, #0
 8004ac0:	d10a      	bne.n	8004ad8 <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ac2:	6806      	ldr	r6, [r0, #0]
BaseType_t xReturn = pdFALSE;
 8004ac4:	0010      	movs	r0, r2
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ac6:	2e00      	cmp	r6, #0
 8004ac8:	d103      	bne.n	8004ad2 <prvCopyDataToQueue+0x1e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004aca:	6860      	ldr	r0, [r4, #4]
 8004acc:	f000 fca2 	bl	8005414 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004ad0:	6066      	str	r6, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8004ad2:	3501      	adds	r5, #1
 8004ad4:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 8004ad6:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8004ad8:	2e00      	cmp	r6, #0
 8004ada:	d10d      	bne.n	8004af8 <prvCopyDataToQueue+0x44>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004adc:	6880      	ldr	r0, [r0, #8]
 8004ade:	f002 fd05 	bl	80074ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004ae2:	68a3      	ldr	r3, [r4, #8]
 8004ae4:	6c22      	ldr	r2, [r4, #64]	; 0x40
BaseType_t xReturn = pdFALSE;
 8004ae6:	0030      	movs	r0, r6
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004ae8:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004aea:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004aec:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d3ef      	bcc.n	8004ad2 <prvCopyDataToQueue+0x1e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	60a3      	str	r3, [r4, #8]
 8004af6:	e7ec      	b.n	8004ad2 <prvCopyDataToQueue+0x1e>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004af8:	68c0      	ldr	r0, [r0, #12]
 8004afa:	f002 fcf7 	bl	80074ec <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004afe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b00:	68e2      	ldr	r2, [r4, #12]
 8004b02:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b04:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004b06:	18d2      	adds	r2, r2, r3
 8004b08:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b0a:	428a      	cmp	r2, r1
 8004b0c:	d202      	bcs.n	8004b14 <prvCopyDataToQueue+0x60>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004b0e:	6862      	ldr	r2, [r4, #4]
 8004b10:	18d3      	adds	r3, r2, r3
 8004b12:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
 8004b14:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
 8004b16:	2e02      	cmp	r6, #2
 8004b18:	d1db      	bne.n	8004ad2 <prvCopyDataToQueue+0x1e>
				--uxMessagesWaiting;
 8004b1a:	002b      	movs	r3, r5
 8004b1c:	1e5a      	subs	r2, r3, #1
 8004b1e:	4193      	sbcs	r3, r2
 8004b20:	1aed      	subs	r5, r5, r3
 8004b22:	e7d6      	b.n	8004ad2 <prvCopyDataToQueue+0x1e>

08004b24 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b24:	b570      	push	{r4, r5, r6, lr}
 8004b26:	0005      	movs	r5, r0
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b28:	002e      	movs	r6, r5
 8004b2a:	3645      	adds	r6, #69	; 0x45
	taskENTER_CRITICAL();
 8004b2c:	f7ff ff38 	bl	80049a0 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8004b30:	7834      	ldrb	r4, [r6, #0]
 8004b32:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b34:	2c00      	cmp	r4, #0
 8004b36:	dc10      	bgt.n	8004b5a <prvUnlockQueue+0x36>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b38:	23ff      	movs	r3, #255	; 0xff
 8004b3a:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b3c:	002e      	movs	r6, r5
 8004b3e:	3644      	adds	r6, #68	; 0x44
	taskEXIT_CRITICAL();
 8004b40:	f7ff ff3a 	bl	80049b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8004b44:	f7ff ff2c 	bl	80049a0 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8004b48:	7834      	ldrb	r4, [r6, #0]
 8004b4a:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b4c:	2c00      	cmp	r4, #0
 8004b4e:	dc11      	bgt.n	8004b74 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b50:	23ff      	movs	r3, #255	; 0xff
 8004b52:	7033      	strb	r3, [r6, #0]
	}
	taskEXIT_CRITICAL();
 8004b54:	f7ff ff30 	bl	80049b8 <vPortExitCritical>
}
 8004b58:	bd70      	pop	{r4, r5, r6, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0eb      	beq.n	8004b38 <prvUnlockQueue+0x14>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b60:	0028      	movs	r0, r5
 8004b62:	3024      	adds	r0, #36	; 0x24
 8004b64:	f000 fbc4 	bl	80052f0 <xTaskRemoveFromEventList>
 8004b68:	2800      	cmp	r0, #0
 8004b6a:	d001      	beq.n	8004b70 <prvUnlockQueue+0x4c>
						vTaskMissedYield();
 8004b6c:	f000 fc3c 	bl	80053e8 <vTaskMissedYield>
 8004b70:	3c01      	subs	r4, #1
 8004b72:	e7de      	b.n	8004b32 <prvUnlockQueue+0xe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b74:	692b      	ldr	r3, [r5, #16]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d0ea      	beq.n	8004b50 <prvUnlockQueue+0x2c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b7a:	0028      	movs	r0, r5
 8004b7c:	3010      	adds	r0, #16
 8004b7e:	f000 fbb7 	bl	80052f0 <xTaskRemoveFromEventList>
 8004b82:	2800      	cmp	r0, #0
 8004b84:	d001      	beq.n	8004b8a <prvUnlockQueue+0x66>
					vTaskMissedYield();
 8004b86:	f000 fc2f 	bl	80053e8 <vTaskMissedYield>
 8004b8a:	3c01      	subs	r4, #1
 8004b8c:	e7dd      	b.n	8004b4a <prvUnlockQueue+0x26>

08004b8e <xQueueGenericReset>:
{
 8004b8e:	b570      	push	{r4, r5, r6, lr}
 8004b90:	0004      	movs	r4, r0
 8004b92:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 8004b94:	2800      	cmp	r0, #0
 8004b96:	d101      	bne.n	8004b9c <xQueueGenericReset+0xe>
 8004b98:	b672      	cpsid	i
 8004b9a:	e7fe      	b.n	8004b9a <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 8004b9c:	f7ff ff00 	bl	80049a0 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004ba0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004ba2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004ba4:	6822      	ldr	r2, [r4, #0]
 8004ba6:	434b      	muls	r3, r1
 8004ba8:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004baa:	1a5b      	subs	r3, r3, r1
 8004bac:	18d3      	adds	r3, r2, r3
 8004bae:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004bb0:	0023      	movs	r3, r4
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004bb2:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bb4:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004bb6:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8004bb8:	22ff      	movs	r2, #255	; 0xff
 8004bba:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004bbc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8004bbe:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8004bc0:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 8004bc2:	4285      	cmp	r5, r0
 8004bc4:	d10e      	bne.n	8004be4 <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bc6:	6923      	ldr	r3, [r4, #16]
 8004bc8:	4283      	cmp	r3, r0
 8004bca:	d007      	beq.n	8004bdc <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bcc:	0020      	movs	r0, r4
 8004bce:	3010      	adds	r0, #16
 8004bd0:	f000 fb8e 	bl	80052f0 <xTaskRemoveFromEventList>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	d001      	beq.n	8004bdc <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 8004bd8:	f7ff fed6 	bl	8004988 <vPortYield>
	taskEXIT_CRITICAL();
 8004bdc:	f7ff feec 	bl	80049b8 <vPortExitCritical>
}
 8004be0:	2001      	movs	r0, #1
 8004be2:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004be4:	0020      	movs	r0, r4
 8004be6:	3010      	adds	r0, #16
 8004be8:	f7ff fe56 	bl	8004898 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004bec:	0020      	movs	r0, r4
 8004bee:	3024      	adds	r0, #36	; 0x24
 8004bf0:	f7ff fe52 	bl	8004898 <vListInitialise>
 8004bf4:	e7f2      	b.n	8004bdc <xQueueGenericReset+0x4e>

08004bf6 <xQueueGenericCreate>:
	{
 8004bf6:	b570      	push	{r4, r5, r6, lr}
 8004bf8:	0006      	movs	r6, r0
 8004bfa:	000d      	movs	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	d101      	bne.n	8004c04 <xQueueGenericCreate+0xe>
 8004c00:	b672      	cpsid	i
 8004c02:	e7fe      	b.n	8004c02 <xQueueGenericCreate+0xc>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c04:	0008      	movs	r0, r1
 8004c06:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004c08:	3048      	adds	r0, #72	; 0x48
 8004c0a:	f7ff fd9f 	bl	800474c <pvPortMalloc>
 8004c0e:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 8004c10:	d008      	beq.n	8004c24 <xQueueGenericCreate+0x2e>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c12:	2d00      	cmp	r5, #0
 8004c14:	d108      	bne.n	8004c28 <xQueueGenericCreate+0x32>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c16:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8004c18:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004c1a:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	0020      	movs	r0, r4
 8004c20:	f7ff ffb5 	bl	8004b8e <xQueueGenericReset>
	}
 8004c24:	0020      	movs	r0, r4
 8004c26:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004c28:	0003      	movs	r3, r0
 8004c2a:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c2c:	6003      	str	r3, [r0, #0]
 8004c2e:	e7f3      	b.n	8004c18 <xQueueGenericCreate+0x22>

08004c30 <xQueueGenericSend>:
{
 8004c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c32:	b085      	sub	sp, #20
 8004c34:	0004      	movs	r4, r0
 8004c36:	9100      	str	r1, [sp, #0]
 8004c38:	9201      	str	r2, [sp, #4]
 8004c3a:	001d      	movs	r5, r3
	configASSERT( pxQueue );
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	d101      	bne.n	8004c44 <xQueueGenericSend+0x14>
 8004c40:	b672      	cpsid	i
 8004c42:	e7fe      	b.n	8004c42 <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c44:	9b00      	ldr	r3, [sp, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d000      	beq.n	8004c4c <xQueueGenericSend+0x1c>
 8004c4a:	e06f      	b.n	8004d2c <xQueueGenericSend+0xfc>
 8004c4c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d100      	bne.n	8004c54 <xQueueGenericSend+0x24>
 8004c52:	e06b      	b.n	8004d2c <xQueueGenericSend+0xfc>
 8004c54:	b672      	cpsid	i
 8004c56:	e7fe      	b.n	8004c56 <xQueueGenericSend+0x26>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c58:	9e01      	ldr	r6, [sp, #4]
 8004c5a:	2e00      	cmp	r6, #0
 8004c5c:	d103      	bne.n	8004c66 <xQueueGenericSend+0x36>
					taskEXIT_CRITICAL();
 8004c5e:	f7ff feab 	bl	80049b8 <vPortExitCritical>
			return errQUEUE_FULL;
 8004c62:	2000      	movs	r0, #0
 8004c64:	e054      	b.n	8004d10 <xQueueGenericSend+0xe0>
				else if( xEntryTimeSet == pdFALSE )
 8004c66:	2f00      	cmp	r7, #0
 8004c68:	d102      	bne.n	8004c70 <xQueueGenericSend+0x40>
					vTaskSetTimeOutState( &xTimeOut );
 8004c6a:	a802      	add	r0, sp, #8
 8004c6c:	f000 fb7c 	bl	8005368 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8004c70:	f7ff fea2 	bl	80049b8 <vPortExitCritical>
		vTaskSuspendAll();
 8004c74:	f000 f9b8 	bl	8004fe8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c78:	f7ff fe92 	bl	80049a0 <vPortEnterCritical>
 8004c7c:	0022      	movs	r2, r4
 8004c7e:	3244      	adds	r2, #68	; 0x44
 8004c80:	7813      	ldrb	r3, [r2, #0]
 8004c82:	b25b      	sxtb	r3, r3
 8004c84:	3301      	adds	r3, #1
 8004c86:	d101      	bne.n	8004c8c <xQueueGenericSend+0x5c>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	7013      	strb	r3, [r2, #0]
 8004c8c:	0022      	movs	r2, r4
 8004c8e:	3245      	adds	r2, #69	; 0x45
 8004c90:	7813      	ldrb	r3, [r2, #0]
 8004c92:	b25b      	sxtb	r3, r3
 8004c94:	3301      	adds	r3, #1
 8004c96:	d101      	bne.n	8004c9c <xQueueGenericSend+0x6c>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	7013      	strb	r3, [r2, #0]
 8004c9c:	f7ff fe8c 	bl	80049b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ca0:	a901      	add	r1, sp, #4
 8004ca2:	a802      	add	r0, sp, #8
 8004ca4:	f000 fb70 	bl	8005388 <xTaskCheckForTimeOut>
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	d139      	bne.n	8004d20 <xQueueGenericSend+0xf0>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cac:	f7ff fe78 	bl	80049a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004cb0:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8004cb2:	6be6      	ldr	r6, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004cb4:	f7ff fe80 	bl	80049b8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004cb8:	42b7      	cmp	r7, r6
 8004cba:	d12b      	bne.n	8004d14 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004cbc:	0020      	movs	r0, r4
 8004cbe:	9901      	ldr	r1, [sp, #4]
 8004cc0:	3010      	adds	r0, #16
 8004cc2:	f000 fb03 	bl	80052cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004cc6:	0020      	movs	r0, r4
 8004cc8:	f7ff ff2c 	bl	8004b24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ccc:	f000 fa12 	bl	80050f4 <xTaskResumeAll>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	d101      	bne.n	8004cd8 <xQueueGenericSend+0xa8>
					portYIELD_WITHIN_API();
 8004cd4:	f7ff fe58 	bl	8004988 <vPortYield>
 8004cd8:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 8004cda:	f7ff fe61 	bl	80049a0 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cde:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004ce0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d301      	bcc.n	8004cea <xQueueGenericSend+0xba>
 8004ce6:	2d02      	cmp	r5, #2
 8004ce8:	d1b6      	bne.n	8004c58 <xQueueGenericSend+0x28>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cea:	002a      	movs	r2, r5
 8004cec:	9900      	ldr	r1, [sp, #0]
 8004cee:	0020      	movs	r0, r4
 8004cf0:	f7ff fee0 	bl	8004ab4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d003      	beq.n	8004d02 <xQueueGenericSend+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cfa:	0020      	movs	r0, r4
 8004cfc:	3024      	adds	r0, #36	; 0x24
 8004cfe:	f000 faf7 	bl	80052f0 <xTaskRemoveFromEventList>
 8004d02:	2800      	cmp	r0, #0
 8004d04:	d001      	beq.n	8004d0a <xQueueGenericSend+0xda>
							queueYIELD_IF_USING_PREEMPTION();
 8004d06:	f7ff fe3f 	bl	8004988 <vPortYield>
				taskEXIT_CRITICAL();
 8004d0a:	f7ff fe55 	bl	80049b8 <vPortExitCritical>
				return pdPASS;
 8004d0e:	2001      	movs	r0, #1
}
 8004d10:	b005      	add	sp, #20
 8004d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8004d14:	0020      	movs	r0, r4
 8004d16:	f7ff ff05 	bl	8004b24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d1a:	f000 f9eb 	bl	80050f4 <xTaskResumeAll>
 8004d1e:	e7db      	b.n	8004cd8 <xQueueGenericSend+0xa8>
			prvUnlockQueue( pxQueue );
 8004d20:	0020      	movs	r0, r4
 8004d22:	f7ff feff 	bl	8004b24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d26:	f000 f9e5 	bl	80050f4 <xTaskResumeAll>
 8004d2a:	e79a      	b.n	8004c62 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d2c:	2d02      	cmp	r5, #2
 8004d2e:	d102      	bne.n	8004d36 <xQueueGenericSend+0x106>
 8004d30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d109      	bne.n	8004d4a <xQueueGenericSend+0x11a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d36:	f000 fb5d 	bl	80053f4 <xTaskGetSchedulerState>
 8004d3a:	2700      	movs	r7, #0
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	d1cc      	bne.n	8004cda <xQueueGenericSend+0xaa>
 8004d40:	9f01      	ldr	r7, [sp, #4]
 8004d42:	2f00      	cmp	r7, #0
 8004d44:	d0c9      	beq.n	8004cda <xQueueGenericSend+0xaa>
 8004d46:	b672      	cpsid	i
 8004d48:	e7fe      	b.n	8004d48 <xQueueGenericSend+0x118>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d4a:	b672      	cpsid	i
 8004d4c:	e7fe      	b.n	8004d4c <xQueueGenericSend+0x11c>

08004d4e <xQueueCreateMutex>:
	{
 8004d4e:	b510      	push	{r4, lr}
 8004d50:	0002      	movs	r2, r0
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004d52:	2100      	movs	r1, #0
 8004d54:	2001      	movs	r0, #1
 8004d56:	f7ff ff4e 	bl	8004bf6 <xQueueGenericCreate>
 8004d5a:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 8004d5c:	d007      	beq.n	8004d6e <xQueueCreateMutex+0x20>
			pxNewQueue->pxMutexHolder = NULL;
 8004d5e:	2100      	movs	r1, #0
 8004d60:	6041      	str	r1, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004d62:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8004d64:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004d66:	000b      	movs	r3, r1
 8004d68:	000a      	movs	r2, r1
 8004d6a:	f7ff ff61 	bl	8004c30 <xQueueGenericSend>
	}
 8004d6e:	0020      	movs	r0, r4
 8004d70:	bd10      	pop	{r4, pc}
	...

08004d74 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d74:	4a07      	ldr	r2, [pc, #28]	; (8004d94 <prvResetNextTaskUnblockTime+0x20>)
 8004d76:	6813      	ldr	r3, [r2, #0]
 8004d78:	6819      	ldr	r1, [r3, #0]
 8004d7a:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <prvResetNextTaskUnblockTime+0x24>)
 8004d7c:	2900      	cmp	r1, #0
 8004d7e:	d103      	bne.n	8004d88 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d80:	2201      	movs	r2, #1
 8004d82:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d84:	601a      	str	r2, [r3, #0]
	}
}
 8004d86:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004d88:	6812      	ldr	r2, [r2, #0]
 8004d8a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d8c:	68d2      	ldr	r2, [r2, #12]
 8004d8e:	6852      	ldr	r2, [r2, #4]
 8004d90:	e7f8      	b.n	8004d84 <prvResetNextTaskUnblockTime+0x10>
 8004d92:	46c0      	nop			; (mov r8, r8)
 8004d94:	200020e0 	.word	0x200020e0
 8004d98:	200021b8 	.word	0x200021b8

08004d9c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d9e:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004da0:	4b14      	ldr	r3, [pc, #80]	; (8004df4 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004da2:	4d15      	ldr	r5, [pc, #84]	; (8004df8 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8004da4:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004da6:	6828      	ldr	r0, [r5, #0]
{
 8004da8:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004daa:	3004      	adds	r0, #4
 8004dac:	f7ff fda5 	bl	80048fa <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004db0:	1c63      	adds	r3, r4, #1
 8004db2:	d107      	bne.n	8004dc4 <prvAddCurrentTaskToDelayedList+0x28>
 8004db4:	2f00      	cmp	r7, #0
 8004db6:	d005      	beq.n	8004dc4 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004db8:	6829      	ldr	r1, [r5, #0]
 8004dba:	4810      	ldr	r0, [pc, #64]	; (8004dfc <prvAddCurrentTaskToDelayedList+0x60>)
 8004dbc:	3104      	adds	r1, #4
 8004dbe:	f7ff fd79 	bl	80048b4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004dc4:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004dc6:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004dc8:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004dca:	42a6      	cmp	r6, r4
 8004dcc:	d906      	bls.n	8004ddc <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004dce:	4b0c      	ldr	r3, [pc, #48]	; (8004e00 <prvAddCurrentTaskToDelayedList+0x64>)
 8004dd0:	6818      	ldr	r0, [r3, #0]
 8004dd2:	6829      	ldr	r1, [r5, #0]
 8004dd4:	3104      	adds	r1, #4
 8004dd6:	f7ff fd79 	bl	80048cc <vListInsert>
 8004dda:	e7f2      	b.n	8004dc2 <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ddc:	4b09      	ldr	r3, [pc, #36]	; (8004e04 <prvAddCurrentTaskToDelayedList+0x68>)
 8004dde:	6818      	ldr	r0, [r3, #0]
 8004de0:	6829      	ldr	r1, [r5, #0]
 8004de2:	3104      	adds	r1, #4
 8004de4:	f7ff fd72 	bl	80048cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004de8:	4b07      	ldr	r3, [pc, #28]	; (8004e08 <prvAddCurrentTaskToDelayedList+0x6c>)
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	4294      	cmp	r4, r2
 8004dee:	d2e8      	bcs.n	8004dc2 <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8004df0:	601c      	str	r4, [r3, #0]
}
 8004df2:	e7e6      	b.n	8004dc2 <prvAddCurrentTaskToDelayedList+0x26>
 8004df4:	20002200 	.word	0x20002200
 8004df8:	200020dc 	.word	0x200020dc
 8004dfc:	200021d8 	.word	0x200021d8
 8004e00:	200020e4 	.word	0x200020e4
 8004e04:	200020e0 	.word	0x200020e0
 8004e08:	200021b8 	.word	0x200021b8

08004e0c <xTaskCreate>:
	{
 8004e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e0e:	0095      	lsls	r5, r2, #2
	{
 8004e10:	b085      	sub	sp, #20
 8004e12:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e14:	0028      	movs	r0, r5
	{
 8004e16:	000f      	movs	r7, r1
 8004e18:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e1a:	f7ff fc97 	bl	800474c <pvPortMalloc>
 8004e1e:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8004e20:	d100      	bne.n	8004e24 <xTaskCreate+0x18>
 8004e22:	e08e      	b.n	8004f42 <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004e24:	2054      	movs	r0, #84	; 0x54
 8004e26:	f7ff fc91 	bl	800474c <pvPortMalloc>
 8004e2a:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8004e2c:	d100      	bne.n	8004e30 <xTaskCreate+0x24>
 8004e2e:	e085      	b.n	8004f3c <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004e30:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004e32:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8004e34:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004e36:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004e38:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e3a:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004e3c:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e3e:	001a      	movs	r2, r3
 8004e40:	5cf9      	ldrb	r1, [r7, r3]
 8004e42:	3234      	adds	r2, #52	; 0x34
 8004e44:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 8004e46:	5cfa      	ldrb	r2, [r7, r3]
 8004e48:	2a00      	cmp	r2, #0
 8004e4a:	d002      	beq.n	8004e52 <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	2b10      	cmp	r3, #16
 8004e50:	d1f5      	bne.n	8004e3e <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e52:	0023      	movs	r3, r4
 8004e54:	2500      	movs	r5, #0
 8004e56:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004e58:	3343      	adds	r3, #67	; 0x43
 8004e5a:	701d      	strb	r5, [r3, #0]
 8004e5c:	2e06      	cmp	r6, #6
 8004e5e:	d900      	bls.n	8004e62 <xTaskCreate+0x56>
 8004e60:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e62:	1d23      	adds	r3, r4, #4
 8004e64:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 8004e66:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004e68:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004e6a:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e6c:	9301      	str	r3, [sp, #4]
 8004e6e:	f7ff fd1e 	bl	80048ae <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e72:	0020      	movs	r0, r4
 8004e74:	3018      	adds	r0, #24
 8004e76:	f7ff fd1a 	bl	80048ae <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e7a:	2307      	movs	r3, #7
 8004e7c:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e7e:	0023      	movs	r3, r4
 8004e80:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e82:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e84:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e86:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8004e88:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e8a:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e8c:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e8e:	9902      	ldr	r1, [sp, #8]
 8004e90:	9800      	ldr	r0, [sp, #0]
 8004e92:	f7ff fd67 	bl	8004964 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8004e96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e98:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d000      	beq.n	8004ea0 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e9e:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8004ea0:	f7ff fd7e 	bl	80049a0 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004ea4:	4b2e      	ldr	r3, [pc, #184]	; (8004f60 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8004ea6:	4d2f      	ldr	r5, [pc, #188]	; (8004f64 <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	3201      	adds	r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004eae:	682a      	ldr	r2, [r5, #0]
 8004eb0:	2a00      	cmp	r2, #0
 8004eb2:	d149      	bne.n	8004f48 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 8004eb4:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d11d      	bne.n	8004ef8 <xTaskCreate+0xec>
 8004ebc:	4e2a      	ldr	r6, [pc, #168]	; (8004f68 <xTaskCreate+0x15c>)
 8004ebe:	0037      	movs	r7, r6
 8004ec0:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004ec2:	0030      	movs	r0, r6
 8004ec4:	3614      	adds	r6, #20
 8004ec6:	f7ff fce7 	bl	8004898 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004eca:	42b7      	cmp	r7, r6
 8004ecc:	d1f9      	bne.n	8004ec2 <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8004ece:	4e27      	ldr	r6, [pc, #156]	; (8004f6c <xTaskCreate+0x160>)
 8004ed0:	0030      	movs	r0, r6
 8004ed2:	f7ff fce1 	bl	8004898 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004ed6:	4f26      	ldr	r7, [pc, #152]	; (8004f70 <xTaskCreate+0x164>)
 8004ed8:	0038      	movs	r0, r7
 8004eda:	f7ff fcdd 	bl	8004898 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ede:	4825      	ldr	r0, [pc, #148]	; (8004f74 <xTaskCreate+0x168>)
 8004ee0:	f7ff fcda 	bl	8004898 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8004ee4:	4824      	ldr	r0, [pc, #144]	; (8004f78 <xTaskCreate+0x16c>)
 8004ee6:	f7ff fcd7 	bl	8004898 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8004eea:	4824      	ldr	r0, [pc, #144]	; (8004f7c <xTaskCreate+0x170>)
 8004eec:	f7ff fcd4 	bl	8004898 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004ef0:	4b23      	ldr	r3, [pc, #140]	; (8004f80 <xTaskCreate+0x174>)
 8004ef2:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ef4:	4b23      	ldr	r3, [pc, #140]	; (8004f84 <xTaskCreate+0x178>)
 8004ef6:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8004ef8:	4a23      	ldr	r2, [pc, #140]	; (8004f88 <xTaskCreate+0x17c>)
 8004efa:	6813      	ldr	r3, [r2, #0]
 8004efc:	3301      	adds	r3, #1
 8004efe:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004f00:	4a22      	ldr	r2, [pc, #136]	; (8004f8c <xTaskCreate+0x180>)
 8004f02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f04:	6811      	ldr	r1, [r2, #0]
 8004f06:	428b      	cmp	r3, r1
 8004f08:	d900      	bls.n	8004f0c <xTaskCreate+0x100>
 8004f0a:	6013      	str	r3, [r2, #0]
 8004f0c:	2014      	movs	r0, #20
 8004f0e:	4358      	muls	r0, r3
 8004f10:	4b15      	ldr	r3, [pc, #84]	; (8004f68 <xTaskCreate+0x15c>)
 8004f12:	9901      	ldr	r1, [sp, #4]
 8004f14:	1818      	adds	r0, r3, r0
 8004f16:	f7ff fccd 	bl	80048b4 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004f1a:	f7ff fd4d 	bl	80049b8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004f1e:	4b1c      	ldr	r3, [pc, #112]	; (8004f90 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8004f20:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d006      	beq.n	8004f36 <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f28:	682b      	ldr	r3, [r5, #0]
 8004f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d201      	bcs.n	8004f36 <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8004f32:	f7ff fd29 	bl	8004988 <vPortYield>
	}
 8004f36:	0030      	movs	r0, r6
 8004f38:	b005      	add	sp, #20
 8004f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8004f3c:	0030      	movs	r0, r6
 8004f3e:	f7ff fc87 	bl	8004850 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f42:	2601      	movs	r6, #1
 8004f44:	4276      	negs	r6, r6
 8004f46:	e7f6      	b.n	8004f36 <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8004f48:	4b11      	ldr	r3, [pc, #68]	; (8004f90 <xTaskCreate+0x184>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1d3      	bne.n	8004ef8 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f50:	682b      	ldr	r3, [r5, #0]
 8004f52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d8ce      	bhi.n	8004ef8 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8004f5a:	602c      	str	r4, [r5, #0]
 8004f5c:	e7cc      	b.n	8004ef8 <xTaskCreate+0xec>
 8004f5e:	46c0      	nop			; (mov r8, r8)
 8004f60:	20002174 	.word	0x20002174
 8004f64:	200020dc 	.word	0x200020dc
 8004f68:	200020e8 	.word	0x200020e8
 8004f6c:	2000218c 	.word	0x2000218c
 8004f70:	200021a0 	.word	0x200021a0
 8004f74:	200021c0 	.word	0x200021c0
 8004f78:	200021ec 	.word	0x200021ec
 8004f7c:	200021d8 	.word	0x200021d8
 8004f80:	200020e0 	.word	0x200020e0
 8004f84:	200020e4 	.word	0x200020e4
 8004f88:	20002184 	.word	0x20002184
 8004f8c:	20002188 	.word	0x20002188
 8004f90:	200021d4 	.word	0x200021d4

08004f94 <vTaskStartScheduler>:
{
 8004f94:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8004f96:	2400      	movs	r4, #0
 8004f98:	4b0d      	ldr	r3, [pc, #52]	; (8004fd0 <vTaskStartScheduler+0x3c>)
 8004f9a:	9400      	str	r4, [sp, #0]
 8004f9c:	9301      	str	r3, [sp, #4]
 8004f9e:	2280      	movs	r2, #128	; 0x80
 8004fa0:	0023      	movs	r3, r4
 8004fa2:	490c      	ldr	r1, [pc, #48]	; (8004fd4 <vTaskStartScheduler+0x40>)
 8004fa4:	480c      	ldr	r0, [pc, #48]	; (8004fd8 <vTaskStartScheduler+0x44>)
 8004fa6:	f7ff ff31 	bl	8004e0c <xTaskCreate>
	if( xReturn == pdPASS )
 8004faa:	2801      	cmp	r0, #1
 8004fac:	d10b      	bne.n	8004fc6 <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 8004fae:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	4b0a      	ldr	r3, [pc, #40]	; (8004fdc <vTaskStartScheduler+0x48>)
 8004fb4:	4252      	negs	r2, r2
 8004fb6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004fb8:	4b09      	ldr	r3, [pc, #36]	; (8004fe0 <vTaskStartScheduler+0x4c>)
 8004fba:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004fbc:	4b09      	ldr	r3, [pc, #36]	; (8004fe4 <vTaskStartScheduler+0x50>)
 8004fbe:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8004fc0:	f7ff fd5e 	bl	8004a80 <xPortStartScheduler>
}
 8004fc4:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004fc6:	1c43      	adds	r3, r0, #1
 8004fc8:	d1fc      	bne.n	8004fc4 <vTaskStartScheduler+0x30>
 8004fca:	b672      	cpsid	i
 8004fcc:	e7fe      	b.n	8004fcc <vTaskStartScheduler+0x38>
 8004fce:	46c0      	nop			; (mov r8, r8)
 8004fd0:	200021b4 	.word	0x200021b4
 8004fd4:	0800802d 	.word	0x0800802d
 8004fd8:	080051f9 	.word	0x080051f9
 8004fdc:	200021b8 	.word	0x200021b8
 8004fe0:	200021d4 	.word	0x200021d4
 8004fe4:	20002200 	.word	0x20002200

08004fe8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004fe8:	4a02      	ldr	r2, [pc, #8]	; (8004ff4 <vTaskSuspendAll+0xc>)
 8004fea:	6813      	ldr	r3, [r2, #0]
 8004fec:	3301      	adds	r3, #1
 8004fee:	6013      	str	r3, [r2, #0]
}
 8004ff0:	4770      	bx	lr
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	20002180 	.word	0x20002180

08004ff8 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ff8:	4b33      	ldr	r3, [pc, #204]	; (80050c8 <xTaskIncrementTick+0xd0>)
{
 8004ffa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d135      	bne.n	800506e <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 8005002:	4b32      	ldr	r3, [pc, #200]	; (80050cc <xTaskIncrementTick+0xd4>)
 8005004:	681c      	ldr	r4, [r3, #0]
 8005006:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8005008:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 800500a:	2c00      	cmp	r4, #0
 800500c:	d111      	bne.n	8005032 <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 800500e:	4b30      	ldr	r3, [pc, #192]	; (80050d0 <xTaskIncrementTick+0xd8>)
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	6812      	ldr	r2, [r2, #0]
 8005014:	2a00      	cmp	r2, #0
 8005016:	d001      	beq.n	800501c <xTaskIncrementTick+0x24>
 8005018:	b672      	cpsid	i
 800501a:	e7fe      	b.n	800501a <xTaskIncrementTick+0x22>
 800501c:	4a2d      	ldr	r2, [pc, #180]	; (80050d4 <xTaskIncrementTick+0xdc>)
 800501e:	6819      	ldr	r1, [r3, #0]
 8005020:	6810      	ldr	r0, [r2, #0]
 8005022:	6018      	str	r0, [r3, #0]
 8005024:	6011      	str	r1, [r2, #0]
 8005026:	4a2c      	ldr	r2, [pc, #176]	; (80050d8 <xTaskIncrementTick+0xe0>)
 8005028:	6813      	ldr	r3, [r2, #0]
 800502a:	3301      	adds	r3, #1
 800502c:	6013      	str	r3, [r2, #0]
 800502e:	f7ff fea1 	bl	8004d74 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005032:	4f2a      	ldr	r7, [pc, #168]	; (80050dc <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8005034:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	429c      	cmp	r4, r3
 800503a:	d307      	bcc.n	800504c <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800503c:	4b24      	ldr	r3, [pc, #144]	; (80050d0 <xTaskIncrementTick+0xd8>)
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	6812      	ldr	r2, [r2, #0]
 8005042:	2a00      	cmp	r2, #0
 8005044:	d119      	bne.n	800507a <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005046:	2301      	movs	r3, #1
 8005048:	425b      	negs	r3, r3
 800504a:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800504c:	4b24      	ldr	r3, [pc, #144]	; (80050e0 <xTaskIncrementTick+0xe8>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005052:	2314      	movs	r3, #20
 8005054:	4353      	muls	r3, r2
 8005056:	4a23      	ldr	r2, [pc, #140]	; (80050e4 <xTaskIncrementTick+0xec>)
 8005058:	58d3      	ldr	r3, [r2, r3]
 800505a:	2b01      	cmp	r3, #1
 800505c:	d900      	bls.n	8005060 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 800505e:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8005060:	4b21      	ldr	r3, [pc, #132]	; (80050e8 <xTaskIncrementTick+0xf0>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d000      	beq.n	800506a <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8005068:	2601      	movs	r6, #1
}
 800506a:	0030      	movs	r0, r6
 800506c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 800506e:	4a1f      	ldr	r2, [pc, #124]	; (80050ec <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8005070:	2600      	movs	r6, #0
		++uxPendedTicks;
 8005072:	6813      	ldr	r3, [r2, #0]
 8005074:	3301      	adds	r3, #1
 8005076:	6013      	str	r3, [r2, #0]
 8005078:	e7f2      	b.n	8005060 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005080:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8005082:	429c      	cmp	r4, r3
 8005084:	d3e1      	bcc.n	800504a <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005086:	1d2b      	adds	r3, r5, #4
 8005088:	0018      	movs	r0, r3
 800508a:	9301      	str	r3, [sp, #4]
 800508c:	f7ff fc35 	bl	80048fa <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005090:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005096:	0028      	movs	r0, r5
 8005098:	3018      	adds	r0, #24
 800509a:	f7ff fc2e 	bl	80048fa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800509e:	4b14      	ldr	r3, [pc, #80]	; (80050f0 <xTaskIncrementTick+0xf8>)
 80050a0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	4290      	cmp	r0, r2
 80050a6:	d900      	bls.n	80050aa <xTaskIncrementTick+0xb2>
 80050a8:	6018      	str	r0, [r3, #0]
 80050aa:	2314      	movs	r3, #20
 80050ac:	4358      	muls	r0, r3
 80050ae:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <xTaskIncrementTick+0xec>)
 80050b0:	1d29      	adds	r1, r5, #4
 80050b2:	1818      	adds	r0, r3, r0
 80050b4:	f7ff fbfe 	bl	80048b4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80050b8:	4b09      	ldr	r3, [pc, #36]	; (80050e0 <xTaskIncrementTick+0xe8>)
 80050ba:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d3bb      	bcc.n	800503c <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 80050c4:	2601      	movs	r6, #1
 80050c6:	e7b9      	b.n	800503c <xTaskIncrementTick+0x44>
 80050c8:	20002180 	.word	0x20002180
 80050cc:	20002200 	.word	0x20002200
 80050d0:	200020e0 	.word	0x200020e0
 80050d4:	200020e4 	.word	0x200020e4
 80050d8:	200021bc 	.word	0x200021bc
 80050dc:	200021b8 	.word	0x200021b8
 80050e0:	200020dc 	.word	0x200020dc
 80050e4:	200020e8 	.word	0x200020e8
 80050e8:	20002204 	.word	0x20002204
 80050ec:	2000217c 	.word	0x2000217c
 80050f0:	20002188 	.word	0x20002188

080050f4 <xTaskResumeAll>:
{
 80050f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 80050f6:	4c2b      	ldr	r4, [pc, #172]	; (80051a4 <xTaskResumeAll+0xb0>)
 80050f8:	6823      	ldr	r3, [r4, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <xTaskResumeAll+0xe>
 80050fe:	b672      	cpsid	i
 8005100:	e7fe      	b.n	8005100 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 8005102:	f7ff fc4d 	bl	80049a0 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	3b01      	subs	r3, #1
 800510a:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800510c:	6824      	ldr	r4, [r4, #0]
 800510e:	2c00      	cmp	r4, #0
 8005110:	d004      	beq.n	800511c <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 8005112:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005114:	f7ff fc50 	bl	80049b8 <vPortExitCritical>
}
 8005118:	0020      	movs	r0, r4
 800511a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800511c:	4b22      	ldr	r3, [pc, #136]	; (80051a8 <xTaskResumeAll+0xb4>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0f6      	beq.n	8005112 <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8005124:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8005126:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005128:	4b20      	ldr	r3, [pc, #128]	; (80051ac <xTaskResumeAll+0xb8>)
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	2a00      	cmp	r2, #0
 800512e:	d11a      	bne.n	8005166 <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 8005130:	2c00      	cmp	r4, #0
 8005132:	d001      	beq.n	8005138 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 8005134:	f7ff fe1e 	bl	8004d74 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005138:	4d1d      	ldr	r5, [pc, #116]	; (80051b0 <xTaskResumeAll+0xbc>)
 800513a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800513c:	2c00      	cmp	r4, #0
 800513e:	d00a      	beq.n	8005156 <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8005140:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8005142:	f7ff ff59 	bl	8004ff8 <xTaskIncrementTick>
 8005146:	2800      	cmp	r0, #0
 8005148:	d001      	beq.n	800514e <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 800514a:	4b1a      	ldr	r3, [pc, #104]	; (80051b4 <xTaskResumeAll+0xc0>)
 800514c:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 800514e:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005150:	2c00      	cmp	r4, #0
 8005152:	d1f6      	bne.n	8005142 <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8005154:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8005156:	4b17      	ldr	r3, [pc, #92]	; (80051b4 <xTaskResumeAll+0xc0>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0d9      	beq.n	8005112 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 800515e:	f7ff fc13 	bl	8004988 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8005162:	2401      	movs	r4, #1
 8005164:	e7d6      	b.n	8005114 <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800516a:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800516c:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800516e:	3018      	adds	r0, #24
 8005170:	f7ff fbc3 	bl	80048fa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005174:	0028      	movs	r0, r5
 8005176:	f7ff fbc0 	bl	80048fa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800517a:	4b0f      	ldr	r3, [pc, #60]	; (80051b8 <xTaskResumeAll+0xc4>)
 800517c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	4290      	cmp	r0, r2
 8005182:	d900      	bls.n	8005186 <xTaskResumeAll+0x92>
 8005184:	6018      	str	r0, [r3, #0]
 8005186:	4370      	muls	r0, r6
 8005188:	4b0c      	ldr	r3, [pc, #48]	; (80051bc <xTaskResumeAll+0xc8>)
 800518a:	0029      	movs	r1, r5
 800518c:	1818      	adds	r0, r3, r0
 800518e:	f7ff fb91 	bl	80048b4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005192:	4b0b      	ldr	r3, [pc, #44]	; (80051c0 <xTaskResumeAll+0xcc>)
 8005194:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519a:	429a      	cmp	r2, r3
 800519c:	d3c4      	bcc.n	8005128 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 800519e:	4b05      	ldr	r3, [pc, #20]	; (80051b4 <xTaskResumeAll+0xc0>)
 80051a0:	601f      	str	r7, [r3, #0]
 80051a2:	e7c1      	b.n	8005128 <xTaskResumeAll+0x34>
 80051a4:	20002180 	.word	0x20002180
 80051a8:	20002174 	.word	0x20002174
 80051ac:	200021c0 	.word	0x200021c0
 80051b0:	2000217c 	.word	0x2000217c
 80051b4:	20002204 	.word	0x20002204
 80051b8:	20002188 	.word	0x20002188
 80051bc:	200020e8 	.word	0x200020e8
 80051c0:	200020dc 	.word	0x200020dc

080051c4 <vTaskDelay>:
	{
 80051c4:	b570      	push	{r4, r5, r6, lr}
 80051c6:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 80051c8:	d102      	bne.n	80051d0 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 80051ca:	f7ff fbdd 	bl	8004988 <vPortYield>
	}
 80051ce:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80051d0:	4b08      	ldr	r3, [pc, #32]	; (80051f4 <vTaskDelay+0x30>)
 80051d2:	681d      	ldr	r5, [r3, #0]
 80051d4:	2d00      	cmp	r5, #0
 80051d6:	d001      	beq.n	80051dc <vTaskDelay+0x18>
 80051d8:	b672      	cpsid	i
 80051da:	e7fe      	b.n	80051da <vTaskDelay+0x16>
			vTaskSuspendAll();
 80051dc:	f7ff ff04 	bl	8004fe8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80051e0:	0029      	movs	r1, r5
 80051e2:	0020      	movs	r0, r4
 80051e4:	f7ff fdda 	bl	8004d9c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80051e8:	f7ff ff84 	bl	80050f4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80051ec:	2800      	cmp	r0, #0
 80051ee:	d1ee      	bne.n	80051ce <vTaskDelay+0xa>
 80051f0:	e7eb      	b.n	80051ca <vTaskDelay+0x6>
 80051f2:	46c0      	nop			; (mov r8, r8)
 80051f4:	20002180 	.word	0x20002180

080051f8 <prvIdleTask>:
{
 80051f8:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051fa:	4c15      	ldr	r4, [pc, #84]	; (8005250 <prvIdleTask+0x58>)
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d106      	bne.n	8005210 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005202:	4b14      	ldr	r3, [pc, #80]	; (8005254 <prvIdleTask+0x5c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d9f7      	bls.n	80051fa <prvIdleTask+0x2>
				taskYIELD();
 800520a:	f7ff fbbd 	bl	8004988 <vPortYield>
 800520e:	e7f4      	b.n	80051fa <prvIdleTask+0x2>
			vTaskSuspendAll();
 8005210:	f7ff feea 	bl	8004fe8 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005214:	4d10      	ldr	r5, [pc, #64]	; (8005258 <prvIdleTask+0x60>)
 8005216:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8005218:	f7ff ff6c 	bl	80050f4 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800521c:	2e00      	cmp	r6, #0
 800521e:	d0ec      	beq.n	80051fa <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8005220:	f7ff fbbe 	bl	80049a0 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005224:	68eb      	ldr	r3, [r5, #12]
 8005226:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005228:	1d28      	adds	r0, r5, #4
 800522a:	f7ff fb66 	bl	80048fa <uxListRemove>
					--uxCurrentNumberOfTasks;
 800522e:	4a0b      	ldr	r2, [pc, #44]	; (800525c <prvIdleTask+0x64>)
 8005230:	6813      	ldr	r3, [r2, #0]
 8005232:	3b01      	subs	r3, #1
 8005234:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8005236:	6823      	ldr	r3, [r4, #0]
 8005238:	3b01      	subs	r3, #1
 800523a:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 800523c:	f7ff fbbc 	bl	80049b8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8005240:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8005242:	f7ff fb05 	bl	8004850 <vPortFree>
			vPortFree( pxTCB );
 8005246:	0028      	movs	r0, r5
 8005248:	f7ff fb02 	bl	8004850 <vPortFree>
 800524c:	e7d5      	b.n	80051fa <prvIdleTask+0x2>
 800524e:	46c0      	nop			; (mov r8, r8)
 8005250:	20002178 	.word	0x20002178
 8005254:	200020e8 	.word	0x200020e8
 8005258:	200021ec 	.word	0x200021ec
 800525c:	20002174 	.word	0x20002174

08005260 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005260:	4b15      	ldr	r3, [pc, #84]	; (80052b8 <vTaskSwitchContext+0x58>)
{
 8005262:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	4b15      	ldr	r3, [pc, #84]	; (80052bc <vTaskSwitchContext+0x5c>)
 8005268:	2a00      	cmp	r2, #0
 800526a:	d002      	beq.n	8005272 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 800526c:	2201      	movs	r2, #1
 800526e:	601a      	str	r2, [r3, #0]
}
 8005270:	bd30      	pop	{r4, r5, pc}
 8005272:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005274:	4812      	ldr	r0, [pc, #72]	; (80052c0 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 8005276:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005278:	6802      	ldr	r2, [r0, #0]
 800527a:	4912      	ldr	r1, [pc, #72]	; (80052c4 <vTaskSwitchContext+0x64>)
 800527c:	0023      	movs	r3, r4
 800527e:	4353      	muls	r3, r2
 8005280:	585d      	ldr	r5, [r3, r1]
 8005282:	2d00      	cmp	r5, #0
 8005284:	d012      	beq.n	80052ac <vTaskSwitchContext+0x4c>
 8005286:	18cc      	adds	r4, r1, r3
 8005288:	6865      	ldr	r5, [r4, #4]
 800528a:	3308      	adds	r3, #8
 800528c:	686d      	ldr	r5, [r5, #4]
 800528e:	18cb      	adds	r3, r1, r3
 8005290:	6065      	str	r5, [r4, #4]
 8005292:	429d      	cmp	r5, r3
 8005294:	d101      	bne.n	800529a <vTaskSwitchContext+0x3a>
 8005296:	686b      	ldr	r3, [r5, #4]
 8005298:	6063      	str	r3, [r4, #4]
 800529a:	2314      	movs	r3, #20
 800529c:	4353      	muls	r3, r2
 800529e:	18c9      	adds	r1, r1, r3
 80052a0:	684b      	ldr	r3, [r1, #4]
 80052a2:	68d9      	ldr	r1, [r3, #12]
 80052a4:	4b08      	ldr	r3, [pc, #32]	; (80052c8 <vTaskSwitchContext+0x68>)
 80052a6:	6019      	str	r1, [r3, #0]
 80052a8:	6002      	str	r2, [r0, #0]
}
 80052aa:	e7e1      	b.n	8005270 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80052ac:	2a00      	cmp	r2, #0
 80052ae:	d101      	bne.n	80052b4 <vTaskSwitchContext+0x54>
 80052b0:	b672      	cpsid	i
 80052b2:	e7fe      	b.n	80052b2 <vTaskSwitchContext+0x52>
 80052b4:	3a01      	subs	r2, #1
 80052b6:	e7e1      	b.n	800527c <vTaskSwitchContext+0x1c>
 80052b8:	20002180 	.word	0x20002180
 80052bc:	20002204 	.word	0x20002204
 80052c0:	20002188 	.word	0x20002188
 80052c4:	200020e8 	.word	0x200020e8
 80052c8:	200020dc 	.word	0x200020dc

080052cc <vTaskPlaceOnEventList>:
{
 80052cc:	b510      	push	{r4, lr}
 80052ce:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 80052d0:	2800      	cmp	r0, #0
 80052d2:	d101      	bne.n	80052d8 <vTaskPlaceOnEventList+0xc>
 80052d4:	b672      	cpsid	i
 80052d6:	e7fe      	b.n	80052d6 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80052d8:	4b04      	ldr	r3, [pc, #16]	; (80052ec <vTaskPlaceOnEventList+0x20>)
 80052da:	6819      	ldr	r1, [r3, #0]
 80052dc:	3118      	adds	r1, #24
 80052de:	f7ff faf5 	bl	80048cc <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80052e2:	2101      	movs	r1, #1
 80052e4:	0020      	movs	r0, r4
 80052e6:	f7ff fd59 	bl	8004d9c <prvAddCurrentTaskToDelayedList>
}
 80052ea:	bd10      	pop	{r4, pc}
 80052ec:	200020dc 	.word	0x200020dc

080052f0 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80052f0:	68c3      	ldr	r3, [r0, #12]
{
 80052f2:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80052f4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80052f6:	2c00      	cmp	r4, #0
 80052f8:	d101      	bne.n	80052fe <xTaskRemoveFromEventList+0xe>
 80052fa:	b672      	cpsid	i
 80052fc:	e7fe      	b.n	80052fc <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80052fe:	0025      	movs	r5, r4
 8005300:	3518      	adds	r5, #24
 8005302:	0028      	movs	r0, r5
 8005304:	f7ff faf9 	bl	80048fa <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005308:	4b11      	ldr	r3, [pc, #68]	; (8005350 <xTaskRemoveFromEventList+0x60>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d11b      	bne.n	8005348 <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005310:	1d25      	adds	r5, r4, #4
 8005312:	0028      	movs	r0, r5
 8005314:	f7ff faf1 	bl	80048fa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005318:	4a0e      	ldr	r2, [pc, #56]	; (8005354 <xTaskRemoveFromEventList+0x64>)
 800531a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800531c:	6811      	ldr	r1, [r2, #0]
 800531e:	428b      	cmp	r3, r1
 8005320:	d900      	bls.n	8005324 <xTaskRemoveFromEventList+0x34>
 8005322:	6013      	str	r3, [r2, #0]
 8005324:	2014      	movs	r0, #20
 8005326:	0029      	movs	r1, r5
 8005328:	4343      	muls	r3, r0
 800532a:	480b      	ldr	r0, [pc, #44]	; (8005358 <xTaskRemoveFromEventList+0x68>)
 800532c:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800532e:	f7ff fac1 	bl	80048b4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005332:	4b0a      	ldr	r3, [pc, #40]	; (800535c <xTaskRemoveFromEventList+0x6c>)
 8005334:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005336:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 8005338:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800533a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533c:	429a      	cmp	r2, r3
 800533e:	d902      	bls.n	8005346 <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 8005340:	4b07      	ldr	r3, [pc, #28]	; (8005360 <xTaskRemoveFromEventList+0x70>)
 8005342:	3001      	adds	r0, #1
 8005344:	6018      	str	r0, [r3, #0]
}
 8005346:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005348:	0029      	movs	r1, r5
 800534a:	4806      	ldr	r0, [pc, #24]	; (8005364 <xTaskRemoveFromEventList+0x74>)
 800534c:	e7ef      	b.n	800532e <xTaskRemoveFromEventList+0x3e>
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	20002180 	.word	0x20002180
 8005354:	20002188 	.word	0x20002188
 8005358:	200020e8 	.word	0x200020e8
 800535c:	200020dc 	.word	0x200020dc
 8005360:	20002204 	.word	0x20002204
 8005364:	200021c0 	.word	0x200021c0

08005368 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 8005368:	2800      	cmp	r0, #0
 800536a:	d101      	bne.n	8005370 <vTaskSetTimeOutState+0x8>
 800536c:	b672      	cpsid	i
 800536e:	e7fe      	b.n	800536e <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005370:	4b03      	ldr	r3, [pc, #12]	; (8005380 <vTaskSetTimeOutState+0x18>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005376:	4b03      	ldr	r3, [pc, #12]	; (8005384 <vTaskSetTimeOutState+0x1c>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	6043      	str	r3, [r0, #4]
}
 800537c:	4770      	bx	lr
 800537e:	46c0      	nop			; (mov r8, r8)
 8005380:	200021bc 	.word	0x200021bc
 8005384:	20002200 	.word	0x20002200

08005388 <xTaskCheckForTimeOut>:
{
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	0004      	movs	r4, r0
 800538c:	000d      	movs	r5, r1
	configASSERT( pxTimeOut );
 800538e:	2800      	cmp	r0, #0
 8005390:	d101      	bne.n	8005396 <xTaskCheckForTimeOut+0xe>
 8005392:	b672      	cpsid	i
 8005394:	e7fe      	b.n	8005394 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 8005396:	2900      	cmp	r1, #0
 8005398:	d101      	bne.n	800539e <xTaskCheckForTimeOut+0x16>
 800539a:	b672      	cpsid	i
 800539c:	e7fe      	b.n	800539c <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 800539e:	f7ff faff 	bl	80049a0 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80053a2:	4b0f      	ldr	r3, [pc, #60]	; (80053e0 <xTaskCheckForTimeOut+0x58>)
				xReturn = pdFALSE;
 80053a4:	2600      	movs	r6, #0
		const TickType_t xConstTickCount = xTickCount;
 80053a6:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80053a8:	682b      	ldr	r3, [r5, #0]
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	d013      	beq.n	80053d6 <xTaskCheckForTimeOut+0x4e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80053ae:	4a0d      	ldr	r2, [pc, #52]	; (80053e4 <xTaskCheckForTimeOut+0x5c>)
 80053b0:	6826      	ldr	r6, [r4, #0]
 80053b2:	6810      	ldr	r0, [r2, #0]
 80053b4:	6862      	ldr	r2, [r4, #4]
 80053b6:	4286      	cmp	r6, r0
 80053b8:	d002      	beq.n	80053c0 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
 80053ba:	2601      	movs	r6, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80053bc:	4291      	cmp	r1, r2
 80053be:	d20a      	bcs.n	80053d6 <xTaskCheckForTimeOut+0x4e>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80053c0:	1a88      	subs	r0, r1, r2
			xReturn = pdTRUE;
 80053c2:	2601      	movs	r6, #1
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80053c4:	4283      	cmp	r3, r0
 80053c6:	d906      	bls.n	80053d6 <xTaskCheckForTimeOut+0x4e>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 80053c8:	1a5b      	subs	r3, r3, r1
 80053ca:	189b      	adds	r3, r3, r2
 80053cc:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 80053ce:	0020      	movs	r0, r4
 80053d0:	f7ff ffca 	bl	8005368 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 80053d4:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 80053d6:	f7ff faef 	bl	80049b8 <vPortExitCritical>
}
 80053da:	0030      	movs	r0, r6
 80053dc:	bd70      	pop	{r4, r5, r6, pc}
 80053de:	46c0      	nop			; (mov r8, r8)
 80053e0:	20002200 	.word	0x20002200
 80053e4:	200021bc 	.word	0x200021bc

080053e8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80053e8:	2201      	movs	r2, #1
 80053ea:	4b01      	ldr	r3, [pc, #4]	; (80053f0 <vTaskMissedYield+0x8>)
 80053ec:	601a      	str	r2, [r3, #0]
}
 80053ee:	4770      	bx	lr
 80053f0:	20002204 	.word	0x20002204

080053f4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80053f4:	4b05      	ldr	r3, [pc, #20]	; (800540c <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053f6:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d004      	beq.n	8005408 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053fe:	4b04      	ldr	r3, [pc, #16]	; (8005410 <xTaskGetSchedulerState+0x1c>)
 8005400:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8005402:	4243      	negs	r3, r0
 8005404:	4158      	adcs	r0, r3
 8005406:	0040      	lsls	r0, r0, #1
	}
 8005408:	4770      	bx	lr
 800540a:	46c0      	nop			; (mov r8, r8)
 800540c:	200021d4 	.word	0x200021d4
 8005410:	20002180 	.word	0x20002180

08005414 <xTaskPriorityDisinherit>:
	{
 8005414:	b570      	push	{r4, r5, r6, lr}
 8005416:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 8005418:	d101      	bne.n	800541e <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800541a:	2000      	movs	r0, #0
	}
 800541c:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800541e:	4b15      	ldr	r3, [pc, #84]	; (8005474 <xTaskPriorityDisinherit+0x60>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4298      	cmp	r0, r3
 8005424:	d001      	beq.n	800542a <xTaskPriorityDisinherit+0x16>
 8005426:	b672      	cpsid	i
 8005428:	e7fe      	b.n	8005428 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 800542a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800542c:	2b00      	cmp	r3, #0
 800542e:	d101      	bne.n	8005434 <xTaskPriorityDisinherit+0x20>
 8005430:	b672      	cpsid	i
 8005432:	e7fe      	b.n	8005432 <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005434:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8005436:	6c41      	ldr	r1, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8005438:	3b01      	subs	r3, #1
 800543a:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800543c:	428a      	cmp	r2, r1
 800543e:	d0ec      	beq.n	800541a <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1ea      	bne.n	800541a <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005444:	1d05      	adds	r5, r0, #4
 8005446:	0028      	movs	r0, r5
 8005448:	f7ff fa57 	bl	80048fa <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800544c:	2307      	movs	r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800544e:	6c60      	ldr	r0, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005450:	1a1b      	subs	r3, r3, r0
 8005452:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005454:	4b08      	ldr	r3, [pc, #32]	; (8005478 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005456:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	4290      	cmp	r0, r2
 800545c:	d900      	bls.n	8005460 <xTaskPriorityDisinherit+0x4c>
 800545e:	6018      	str	r0, [r3, #0]
 8005460:	2314      	movs	r3, #20
 8005462:	4343      	muls	r3, r0
 8005464:	4805      	ldr	r0, [pc, #20]	; (800547c <xTaskPriorityDisinherit+0x68>)
 8005466:	0029      	movs	r1, r5
 8005468:	18c0      	adds	r0, r0, r3
 800546a:	f7ff fa23 	bl	80048b4 <vListInsertEnd>
					xReturn = pdTRUE;
 800546e:	2001      	movs	r0, #1
		return xReturn;
 8005470:	e7d4      	b.n	800541c <xTaskPriorityDisinherit+0x8>
 8005472:	46c0      	nop			; (mov r8, r8)
 8005474:	200020dc 	.word	0x200020dc
 8005478:	20002188 	.word	0x20002188
 800547c:	200020e8 	.word	0x200020e8

08005480 <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8005480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005482:	001f      	movs	r7, r3
 8005484:	0014      	movs	r4, r2
 8005486:	b085      	sub	sp, #20
 8005488:	ab0a      	add	r3, sp, #40	; 0x28
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	0006      	movs	r6, r0
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 800548e:	18d3      	adds	r3, r2, r3
 8005490:	b2db      	uxtb	r3, r3
 8005492:	9303      	str	r3, [sp, #12]
 8005494:	9a03      	ldr	r2, [sp, #12]
 8005496:	19cb      	adds	r3, r1, r7
 8005498:	9200      	str	r2, [sp, #0]
 800549a:	b2db      	uxtb	r3, r3
 800549c:	0022      	movs	r2, r4
{
 800549e:	000d      	movs	r5, r1
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 80054a0:	f000 fbe7 	bl	8005c72 <u8g2_IsIntersection>
 80054a4:	2800      	cmp	r0, #0
 80054a6:	d10b      	bne.n	80054c0 <u8g2_DrawBox+0x40>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
    y++;    
    h--;
  }
}
 80054a8:	b005      	add	sp, #20
 80054aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 80054ac:	2300      	movs	r3, #0
 80054ae:	0022      	movs	r2, r4
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	0029      	movs	r1, r5
 80054b4:	003b      	movs	r3, r7
 80054b6:	0030      	movs	r0, r6
 80054b8:	f000 fb39 	bl	8005b2e <u8g2_DrawHVLine>
    y++;    
 80054bc:	3401      	adds	r4, #1
 80054be:	b2e4      	uxtb	r4, r4
  while( h != 0 )
 80054c0:	9b03      	ldr	r3, [sp, #12]
 80054c2:	42a3      	cmp	r3, r4
 80054c4:	d1f2      	bne.n	80054ac <u8g2_DrawBox+0x2c>
 80054c6:	e7ef      	b.n	80054a8 <u8g2_DrawBox+0x28>

080054c8 <u8g2_send_buffer>:
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
  src_max = u8g2->tile_buf_height;
 80054c8:	0003      	movs	r3, r0
{
 80054ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  src_max = u8g2->tile_buf_height;
 80054cc:	333c      	adds	r3, #60	; 0x3c
 80054ce:	781b      	ldrb	r3, [r3, #0]
{
 80054d0:	b085      	sub	sp, #20
  src_max = u8g2->tile_buf_height;
 80054d2:	9302      	str	r3, [sp, #8]
  dest_row = u8g2->tile_curr_row;
 80054d4:	0003      	movs	r3, r0
{
 80054d6:	0005      	movs	r5, r0
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80054d8:	2600      	movs	r6, #0
  dest_row = u8g2->tile_curr_row;
 80054da:	333d      	adds	r3, #61	; 0x3d
 80054dc:	781f      	ldrb	r7, [r3, #0]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80054de:	6803      	ldr	r3, [r0, #0]
 80054e0:	7c5b      	ldrb	r3, [r3, #17]
 80054e2:	9303      	str	r3, [sp, #12]
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80054e4:	682b      	ldr	r3, [r5, #0]
  offset = src_tile_row;
 80054e6:	b2b0      	uxth	r0, r6
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80054e8:	7c1b      	ldrb	r3, [r3, #16]
 80054ea:	b2f4      	uxtb	r4, r6
  offset *= 8;
 80054ec:	00d9      	lsls	r1, r3, #3
 80054ee:	4341      	muls	r1, r0
  ptr += offset;
 80054f0:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80054f2:	b289      	uxth	r1, r1
 80054f4:	1841      	adds	r1, r0, r1
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80054f6:	193a      	adds	r2, r7, r4
 80054f8:	9100      	str	r1, [sp, #0]
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	2100      	movs	r1, #0
 80054fe:	0028      	movs	r0, r5
 8005500:	f000 fece 	bl	80062a0 <u8x8_DrawTile>
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
    src_row++;
    dest_row++;
  } while( src_row < src_max && dest_row < dest_max );
 8005504:	3401      	adds	r4, #1
 8005506:	9b02      	ldr	r3, [sp, #8]
 8005508:	b2e4      	uxtb	r4, r4
 800550a:	42a3      	cmp	r3, r4
 800550c:	d905      	bls.n	800551a <u8g2_send_buffer+0x52>
 800550e:	3601      	adds	r6, #1
 8005510:	19bb      	adds	r3, r7, r6
 8005512:	9a03      	ldr	r2, [sp, #12]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	429a      	cmp	r2, r3
 8005518:	d8e4      	bhi.n	80054e4 <u8g2_send_buffer+0x1c>
}
 800551a:	b005      	add	sp, #20
 800551c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800551e <u8g2_ClearBuffer>:
{
 800551e:	b510      	push	{r4, lr}
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005520:	6803      	ldr	r3, [r0, #0]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8005522:	2100      	movs	r1, #0
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005524:	7c1a      	ldrb	r2, [r3, #16]
  cnt *= u8g2->tile_buf_height;
 8005526:	0003      	movs	r3, r0
 8005528:	333c      	adds	r3, #60	; 0x3c
 800552a:	781b      	ldrb	r3, [r3, #0]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 800552c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  cnt *= 8;
 800552e:	00db      	lsls	r3, r3, #3
 8005530:	435a      	muls	r2, r3
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8005532:	f001 ffe4 	bl	80074fe <memset>
}
 8005536:	bd10      	pop	{r4, pc}

08005538 <u8g2_SetBufferCurrTileRow>:
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
  u8g2->tile_curr_row = row;
 8005538:	0003      	movs	r3, r0
{
 800553a:	b510      	push	{r4, lr}
 800553c:	0004      	movs	r4, r0
  u8g2->tile_curr_row = row;
 800553e:	333d      	adds	r3, #61	; 0x3d
 8005540:	7019      	strb	r1, [r3, #0]
  u8g2->cb->update_dimension(u8g2);
 8005542:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8005548:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800554a:	0020      	movs	r0, r4
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	4798      	blx	r3
}
 8005550:	bd10      	pop	{r4, pc}

08005552 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
  if ( u8g2->is_auto_page_clear )
 8005552:	0003      	movs	r3, r0
{
 8005554:	b510      	push	{r4, lr}
  if ( u8g2->is_auto_page_clear )
 8005556:	3387      	adds	r3, #135	; 0x87
 8005558:	781b      	ldrb	r3, [r3, #0]
{
 800555a:	0004      	movs	r4, r0
  if ( u8g2->is_auto_page_clear )
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <u8g2_FirstPage+0x12>
  {
    u8g2_ClearBuffer(u8g2);
 8005560:	f7ff ffdd 	bl	800551e <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8005564:	2100      	movs	r1, #0
 8005566:	0020      	movs	r0, r4
 8005568:	f7ff ffe6 	bl	8005538 <u8g2_SetBufferCurrTileRow>
}
 800556c:	bd10      	pop	{r4, pc}

0800556e <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 800556e:	b570      	push	{r4, r5, r6, lr}
 8005570:	0004      	movs	r4, r0
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8005572:	f7ff ffa9 	bl	80054c8 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8005576:	0023      	movs	r3, r4
 8005578:	333d      	adds	r3, #61	; 0x3d
 800557a:	781d      	ldrb	r5, [r3, #0]
  row += u8g2->tile_buf_height;
 800557c:	3b01      	subs	r3, #1
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	18ed      	adds	r5, r5, r3
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8005582:	6823      	ldr	r3, [r4, #0]
  row += u8g2->tile_buf_height;
 8005584:	b2ed      	uxtb	r5, r5
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8005586:	7c5b      	ldrb	r3, [r3, #17]
 8005588:	42ab      	cmp	r3, r5
 800558a:	d804      	bhi.n	8005596 <u8g2_NextPage+0x28>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 800558c:	0020      	movs	r0, r4
 800558e:	f000 fea9 	bl	80062e4 <u8x8_RefreshDisplay>
    return 0;
 8005592:	2000      	movs	r0, #0
  {
    u8g2_ClearBuffer(u8g2);
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
  return 1;
}
 8005594:	bd70      	pop	{r4, r5, r6, pc}
  if ( u8g2->is_auto_page_clear )
 8005596:	0023      	movs	r3, r4
 8005598:	3387      	adds	r3, #135	; 0x87
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d002      	beq.n	80055a6 <u8g2_NextPage+0x38>
    u8g2_ClearBuffer(u8g2);
 80055a0:	0020      	movs	r0, r4
 80055a2:	f7ff ffbc 	bl	800551e <u8g2_ClearBuffer>
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80055a6:	0020      	movs	r0, r4
 80055a8:	0029      	movs	r1, r5
 80055aa:	f7ff ffc5 	bl	8005538 <u8g2_SetBufferCurrTileRow>
  return 1;
 80055ae:	2001      	movs	r0, #1
 80055b0:	e7f0      	b.n	8005594 <u8g2_NextPage+0x26>
	...

080055b4 <u8g2_m_16_8_2>:
  return buf;
}
uint8_t *u8g2_m_16_8_2(uint8_t *page_cnt)
{
  static uint8_t buf[256];
  *page_cnt = 2;
 80055b4:	2302      	movs	r3, #2
 80055b6:	7003      	strb	r3, [r0, #0]
  return buf;
}
 80055b8:	4800      	ldr	r0, [pc, #0]	; (80055bc <u8g2_m_16_8_2+0x8>)
 80055ba:	4770      	bx	lr
 80055bc:	20002208 	.word	0x20002208

080055c0 <u8g2_Setup_st7920_s_128x64_2>:
  buf = u8g2_m_16_8_1(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
}
/* st7920 2 */
void u8g2_Setup_st7920_s_128x64_2(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80055c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_2(&tile_buf_height);
 80055c2:	250f      	movs	r5, #15
{
 80055c4:	000e      	movs	r6, r1
  buf = u8g2_m_16_8_2(&tile_buf_height);
 80055c6:	446d      	add	r5, sp
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	4908      	ldr	r1, [pc, #32]	; (80055ec <u8g2_Setup_st7920_s_128x64_2+0x2c>)
 80055cc:	0013      	movs	r3, r2
 80055ce:	4a08      	ldr	r2, [pc, #32]	; (80055f0 <u8g2_Setup_st7920_s_128x64_2+0x30>)
{
 80055d0:	0004      	movs	r4, r0
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
 80055d2:	f000 feab 	bl	800632c <u8x8_Setup>
  buf = u8g2_m_16_8_2(&tile_buf_height);
 80055d6:	0028      	movs	r0, r5
 80055d8:	f7ff ffec 	bl	80055b4 <u8g2_m_16_8_2>
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 80055dc:	782a      	ldrb	r2, [r5, #0]
  buf = u8g2_m_16_8_2(&tile_buf_height);
 80055de:	0001      	movs	r1, r0
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 80055e0:	9600      	str	r6, [sp, #0]
 80055e2:	4b04      	ldr	r3, [pc, #16]	; (80055f4 <u8g2_Setup_st7920_s_128x64_2+0x34>)
 80055e4:	0020      	movs	r0, r4
 80055e6:	f000 fcaa 	bl	8005f3e <u8g2_SetupBuffer>
}
 80055ea:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 80055ec:	0800621d 	.word	0x0800621d
 80055f0:	08006051 	.word	0x08006051
 80055f4:	08005d95 	.word	0x08005d95

080055f8 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 80055f8:	1841      	adds	r1, r0, r1
    pos = u8x8_pgm_read( font );
 80055fa:	7808      	ldrb	r0, [r1, #0]
    font++;
    pos <<= 8;
    pos += u8x8_pgm_read( font);
 80055fc:	784b      	ldrb	r3, [r1, #1]
    pos <<= 8;
 80055fe:	0200      	lsls	r0, r0, #8
    pos += u8x8_pgm_read( font);
 8005600:	18c0      	adds	r0, r0, r3
    return pos;
 8005602:	b280      	uxth	r0, r0
}
 8005604:	4770      	bx	lr

08005606 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8005606:	b520      	push	{r5, lr}
 8005608:	0005      	movs	r5, r0
  {
    case 0:
      dy += y;
      break;
    case 1:
      dy += x;
 800560a:	1840      	adds	r0, r0, r1
 800560c:	b2c0      	uxtb	r0, r0
  switch(dir)
 800560e:	2b01      	cmp	r3, #1
 8005610:	d009      	beq.n	8005626 <u8g2_add_vector_y+0x20>
      dy += y;
 8005612:	18a8      	adds	r0, r5, r2
 8005614:	b2c0      	uxtb	r0, r0
  switch(dir)
 8005616:	2b00      	cmp	r3, #0
 8005618:	d005      	beq.n	8005626 <u8g2_add_vector_y+0x20>
      break;
    case 2:
      dy -= y;
 800561a:	1aaa      	subs	r2, r5, r2
 800561c:	b2d0      	uxtb	r0, r2
  switch(dir)
 800561e:	2b02      	cmp	r3, #2
 8005620:	d001      	beq.n	8005626 <u8g2_add_vector_y+0x20>
      break;
    default:
      dy -= x;
 8005622:	1a68      	subs	r0, r5, r1
 8005624:	b2c0      	uxtb	r0, r0
      break;      
  }
  return dy;
}
 8005626:	bd20      	pop	{r5, pc}

08005628 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8005628:	b520      	push	{r5, lr}
  {
    case 0:
      dx += x;
      break;
    case 1:
      dx -= y;
 800562a:	1a85      	subs	r5, r0, r2
 800562c:	b2ed      	uxtb	r5, r5
  switch(dir)
 800562e:	2b01      	cmp	r3, #1
 8005630:	d009      	beq.n	8005646 <u8g2_add_vector_x+0x1e>
      dx += x;
 8005632:	1845      	adds	r5, r0, r1
 8005634:	b2ed      	uxtb	r5, r5
  switch(dir)
 8005636:	2b00      	cmp	r3, #0
 8005638:	d005      	beq.n	8005646 <u8g2_add_vector_x+0x1e>
      break;
    case 2:
      dx -= x;
 800563a:	1a41      	subs	r1, r0, r1
 800563c:	b2cd      	uxtb	r5, r1
  switch(dir)
 800563e:	2b02      	cmp	r3, #2
 8005640:	d001      	beq.n	8005646 <u8g2_add_vector_x+0x1e>
      break;
    default:
      dx += y;
 8005642:	1880      	adds	r0, r0, r2
 8005644:	b2c5      	uxtb	r5, r0
      break;      
  }
  return dx;
}
 8005646:	0028      	movs	r0, r5
 8005648:	bd20      	pop	{r5, pc}

0800564a <u8g2_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
  return 0;
}
 800564a:	2000      	movs	r0, #0
 800564c:	4770      	bx	lr

0800564e <u8g2_read_font_info>:
{
 800564e:	b570      	push	{r4, r5, r6, lr}
  return u8x8_pgm_read( font );  
 8005650:	780b      	ldrb	r3, [r1, #0]
{
 8005652:	000d      	movs	r5, r1
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8005654:	7003      	strb	r3, [r0, #0]
  return u8x8_pgm_read( font );  
 8005656:	784b      	ldrb	r3, [r1, #1]
{
 8005658:	0004      	movs	r4, r0
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800565a:	7043      	strb	r3, [r0, #1]
  return u8x8_pgm_read( font );  
 800565c:	788b      	ldrb	r3, [r1, #2]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800565e:	7083      	strb	r3, [r0, #2]
  return u8x8_pgm_read( font );  
 8005660:	78cb      	ldrb	r3, [r1, #3]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8005662:	70c3      	strb	r3, [r0, #3]
  return u8x8_pgm_read( font );  
 8005664:	790b      	ldrb	r3, [r1, #4]
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8005666:	7103      	strb	r3, [r0, #4]
  return u8x8_pgm_read( font );  
 8005668:	794b      	ldrb	r3, [r1, #5]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800566a:	7143      	strb	r3, [r0, #5]
  return u8x8_pgm_read( font );  
 800566c:	798b      	ldrb	r3, [r1, #6]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800566e:	7183      	strb	r3, [r0, #6]
  return u8x8_pgm_read( font );  
 8005670:	79cb      	ldrb	r3, [r1, #7]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8005672:	71c3      	strb	r3, [r0, #7]
  return u8x8_pgm_read( font );  
 8005674:	7a0b      	ldrb	r3, [r1, #8]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8005676:	7203      	strb	r3, [r0, #8]
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8005678:	7a4b      	ldrb	r3, [r1, #9]
 800567a:	7243      	strb	r3, [r0, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800567c:	7a8b      	ldrb	r3, [r1, #10]
 800567e:	7283      	strb	r3, [r0, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8005680:	7acb      	ldrb	r3, [r1, #11]
 8005682:	72c3      	strb	r3, [r0, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8005684:	7b0b      	ldrb	r3, [r1, #12]
 8005686:	7303      	strb	r3, [r0, #12]
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8005688:	7b4b      	ldrb	r3, [r1, #13]
 800568a:	7343      	strb	r3, [r0, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800568c:	7b8b      	ldrb	r3, [r1, #14]
 800568e:	7383      	strb	r3, [r0, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8005690:	7bcb      	ldrb	r3, [r1, #15]
 8005692:	73c3      	strb	r3, [r0, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8005694:	7c0b      	ldrb	r3, [r1, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8005696:	2111      	movs	r1, #17
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8005698:	7403      	strb	r3, [r0, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800569a:	0028      	movs	r0, r5
 800569c:	f7ff ffac 	bl	80055f8 <u8g2_font_get_word>
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80056a0:	2113      	movs	r1, #19
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80056a2:	8260      	strh	r0, [r4, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80056a4:	0028      	movs	r0, r5
 80056a6:	f7ff ffa7 	bl	80055f8 <u8g2_font_get_word>
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80056aa:	2115      	movs	r1, #21
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80056ac:	82a0      	strh	r0, [r4, #20]
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80056ae:	0028      	movs	r0, r5
 80056b0:	f7ff ffa2 	bl	80055f8 <u8g2_font_get_word>
 80056b4:	82e0      	strh	r0, [r4, #22]
}
 80056b6:	bd70      	pop	{r4, r5, r6, pc}

080056b8 <u8g2_font_decode_get_unsigned_bits>:
{
 80056b8:	b570      	push	{r4, r5, r6, lr}
  val = u8x8_pgm_read( f->decode_ptr );  
 80056ba:	6804      	ldr	r4, [r0, #0]
  uint8_t bit_pos = f->decode_bit_pos;
 80056bc:	7a86      	ldrb	r6, [r0, #10]
  val >>= bit_pos;
 80056be:	7825      	ldrb	r5, [r4, #0]
  bit_pos_plus_cnt += cnt;
 80056c0:	1872      	adds	r2, r6, r1
  val >>= bit_pos;
 80056c2:	4135      	asrs	r5, r6
  bit_pos_plus_cnt += cnt;
 80056c4:	b2d2      	uxtb	r2, r2
  val >>= bit_pos;
 80056c6:	b2eb      	uxtb	r3, r5
  if ( bit_pos_plus_cnt >= 8 )
 80056c8:	2a07      	cmp	r2, #7
 80056ca:	d90a      	bls.n	80056e2 <u8g2_font_decode_get_unsigned_bits+0x2a>
    f->decode_ptr++;
 80056cc:	1c63      	adds	r3, r4, #1
 80056ce:	6003      	str	r3, [r0, #0]
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80056d0:	7863      	ldrb	r3, [r4, #1]
    s -= bit_pos;
 80056d2:	2408      	movs	r4, #8
 80056d4:	1ba4      	subs	r4, r4, r6
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80056d6:	b2e4      	uxtb	r4, r4
 80056d8:	40a3      	lsls	r3, r4
    bit_pos_plus_cnt -= 8;
 80056da:	3a08      	subs	r2, #8
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80056dc:	432b      	orrs	r3, r5
 80056de:	b2db      	uxtb	r3, r3
    bit_pos_plus_cnt -= 8;
 80056e0:	b2d2      	uxtb	r2, r2
  f->decode_bit_pos = bit_pos_plus_cnt;
 80056e2:	7282      	strb	r2, [r0, #10]
  val &= (1U<<cnt)-1;
 80056e4:	2001      	movs	r0, #1
 80056e6:	4088      	lsls	r0, r1
 80056e8:	3801      	subs	r0, #1
  return val;
 80056ea:	4018      	ands	r0, r3
}
 80056ec:	bd70      	pop	{r4, r5, r6, pc}

080056ee <u8g2_font_setup_decode>:
{
 80056ee:	b570      	push	{r4, r5, r6, lr}
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80056f0:	0004      	movs	r4, r0
  decode->decode_bit_pos = 0;
 80056f2:	2300      	movs	r3, #0
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80056f4:	3458      	adds	r4, #88	; 0x58
  decode->decode_ptr = glyph_data;
 80056f6:	6581      	str	r1, [r0, #88]	; 0x58
  decode->decode_bit_pos = 0;
 80056f8:	72a3      	strb	r3, [r4, #10]
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80056fa:	0003      	movs	r3, r0
{
 80056fc:	0005      	movs	r5, r0
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80056fe:	336c      	adds	r3, #108	; 0x6c
 8005700:	7819      	ldrb	r1, [r3, #0]
 8005702:	0020      	movs	r0, r4
 8005704:	f7ff ffd8 	bl	80056b8 <u8g2_font_decode_get_unsigned_bits>
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8005708:	002b      	movs	r3, r5
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800570a:	7220      	strb	r0, [r4, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 800570c:	336d      	adds	r3, #109	; 0x6d
 800570e:	7819      	ldrb	r1, [r3, #0]
 8005710:	0020      	movs	r0, r4
 8005712:	f7ff ffd1 	bl	80056b8 <u8g2_font_decode_get_unsigned_bits>
  decode->fg_color = u8g2->draw_color;
 8005716:	3586      	adds	r5, #134	; 0x86
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8005718:	7260      	strb	r0, [r4, #9]
  decode->fg_color = u8g2->draw_color;
 800571a:	782b      	ldrb	r3, [r5, #0]
 800571c:	7323      	strb	r3, [r4, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 800571e:	425a      	negs	r2, r3
 8005720:	4153      	adcs	r3, r2
 8005722:	7363      	strb	r3, [r4, #13]
}
 8005724:	bd70      	pop	{r4, r5, r6, pc}

08005726 <u8g2_font_decode_get_signed_bits>:
{
 8005726:	b510      	push	{r4, lr}
 8005728:	000c      	movs	r4, r1
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800572a:	f7ff ffc5 	bl	80056b8 <u8g2_font_decode_get_unsigned_bits>
  d <<= cnt;
 800572e:	2301      	movs	r3, #1
  cnt--;
 8005730:	3c01      	subs	r4, #1
  d <<= cnt;
 8005732:	b2e4      	uxtb	r4, r4
 8005734:	40a3      	lsls	r3, r4
  v -= d;
 8005736:	1ac0      	subs	r0, r0, r3
  return v;
 8005738:	b240      	sxtb	r0, r0
}
 800573a:	bd10      	pop	{r4, pc}

0800573c <u8g2_font_decode_len>:
  lx = decode->x;
 800573c:	0003      	movs	r3, r0
{
 800573e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005740:	0004      	movs	r4, r0
 8005742:	000f      	movs	r7, r1
 8005744:	b08d      	sub	sp, #52	; 0x34
 8005746:	920b      	str	r2, [sp, #44]	; 0x2c
  lx = decode->x;
 8005748:	3358      	adds	r3, #88	; 0x58
 800574a:	799a      	ldrb	r2, [r3, #6]
 800574c:	9203      	str	r2, [sp, #12]
  ly = decode->y;
 800574e:	79db      	ldrb	r3, [r3, #7]
 8005750:	9306      	str	r3, [sp, #24]
    rem = decode->glyph_width;
 8005752:	0025      	movs	r5, r4
 8005754:	3558      	adds	r5, #88	; 0x58
 8005756:	7a2b      	ldrb	r3, [r5, #8]
    rem -= lx;
 8005758:	9a03      	ldr	r2, [sp, #12]
 800575a:	1a9b      	subs	r3, r3, r2
 800575c:	b2db      	uxtb	r3, r3
 800575e:	9304      	str	r3, [sp, #16]
 8005760:	9a04      	ldr	r2, [sp, #16]
 8005762:	1c3b      	adds	r3, r7, #0
 8005764:	4297      	cmp	r7, r2
 8005766:	d901      	bls.n	800576c <u8g2_font_decode_len+0x30>
 8005768:	466b      	mov	r3, sp
 800576a:	7c1b      	ldrb	r3, [r3, #16]
 800576c:	b2db      	uxtb	r3, r3
 800576e:	9308      	str	r3, [sp, #32]
    y = decode->target_y;
 8005770:	796b      	ldrb	r3, [r5, #5]
    x = decode->target_x;
 8005772:	7928      	ldrb	r0, [r5, #4]
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8005774:	260c      	movs	r6, #12
    y = decode->target_y;
 8005776:	930a      	str	r3, [sp, #40]	; 0x28
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8005778:	466b      	mov	r3, sp
 800577a:	579e      	ldrsb	r6, [r3, r6]
 800577c:	7e1b      	ldrb	r3, [r3, #24]
 800577e:	0031      	movs	r1, r6
 8005780:	b25b      	sxtb	r3, r3
 8005782:	9307      	str	r3, [sp, #28]
 8005784:	7bab      	ldrb	r3, [r5, #14]
 8005786:	9a07      	ldr	r2, [sp, #28]
 8005788:	9305      	str	r3, [sp, #20]
 800578a:	f7ff ff4d 	bl	8005628 <u8g2_add_vector_x>
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800578e:	9b05      	ldr	r3, [sp, #20]
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8005790:	9009      	str	r0, [sp, #36]	; 0x24
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8005792:	9a07      	ldr	r2, [sp, #28]
 8005794:	0031      	movs	r1, r6
 8005796:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005798:	f7ff ff35 	bl	8005606 <u8g2_add_vector_y>
    if ( is_foreground )
 800579c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800579e:	0002      	movs	r2, r0
    if ( is_foreground )
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d016      	beq.n	80057d2 <u8g2_font_decode_len+0x96>
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80057a4:	7b29      	ldrb	r1, [r5, #12]
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80057a6:	0023      	movs	r3, r4
 80057a8:	3386      	adds	r3, #134	; 0x86
 80057aa:	7019      	strb	r1, [r3, #0]
      u8g2_DrawHVLine(u8g2, 
 80057ac:	9b05      	ldr	r3, [sp, #20]
 80057ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	0020      	movs	r0, r4
 80057b4:	9b08      	ldr	r3, [sp, #32]
 80057b6:	f000 f9ba 	bl	8005b2e <u8g2_DrawHVLine>
    if ( cnt < rem )
 80057ba:	9b04      	ldr	r3, [sp, #16]
 80057bc:	429f      	cmp	r7, r3
 80057be:	d30d      	bcc.n	80057dc <u8g2_font_decode_len+0xa0>
    cnt -= rem;
 80057c0:	1aff      	subs	r7, r7, r3
    ly++;
 80057c2:	9b06      	ldr	r3, [sp, #24]
    cnt -= rem;
 80057c4:	b2ff      	uxtb	r7, r7
    ly++;
 80057c6:	3301      	adds	r3, #1
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	9306      	str	r3, [sp, #24]
    lx = 0;
 80057cc:	2300      	movs	r3, #0
 80057ce:	9303      	str	r3, [sp, #12]
    rem = decode->glyph_width;
 80057d0:	e7bf      	b.n	8005752 <u8g2_font_decode_len+0x16>
    else if ( decode->is_transparent == 0 )    
 80057d2:	7aeb      	ldrb	r3, [r5, #11]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1f0      	bne.n	80057ba <u8g2_font_decode_len+0x7e>
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80057d8:	7b69      	ldrb	r1, [r5, #13]
 80057da:	e7e4      	b.n	80057a6 <u8g2_font_decode_len+0x6a>
  lx += cnt;
 80057dc:	9b03      	ldr	r3, [sp, #12]
  decode->x = lx;
 80057de:	3458      	adds	r4, #88	; 0x58
  lx += cnt;
 80057e0:	18fb      	adds	r3, r7, r3
  decode->x = lx;
 80057e2:	71a3      	strb	r3, [r4, #6]
  decode->y = ly;
 80057e4:	466b      	mov	r3, sp
 80057e6:	7f1b      	ldrb	r3, [r3, #28]
 80057e8:	71e3      	strb	r3, [r4, #7]
}
 80057ea:	b00d      	add	sp, #52	; 0x34
 80057ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080057ee <u8g2_font_decode_glyph>:
{
 80057ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057f0:	0004      	movs	r4, r0
 80057f2:	b08b      	sub	sp, #44	; 0x2c
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80057f4:	0007      	movs	r7, r0
  u8g2_font_setup_decode(u8g2, glyph_data);
 80057f6:	f7ff ff7a 	bl	80056ee <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80057fa:	0023      	movs	r3, r4
 80057fc:	3361      	adds	r3, #97	; 0x61
 80057fe:	781b      	ldrb	r3, [r3, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005800:	3758      	adds	r7, #88	; 0x58
  h = u8g2->font_decode.glyph_height;
 8005802:	b25b      	sxtb	r3, r3
 8005804:	9306      	str	r3, [sp, #24]
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8005806:	0023      	movs	r3, r4
 8005808:	336e      	adds	r3, #110	; 0x6e
 800580a:	7819      	ldrb	r1, [r3, #0]
 800580c:	0038      	movs	r0, r7
 800580e:	f7ff ff8a 	bl	8005726 <u8g2_font_decode_get_signed_bits>
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8005812:	0023      	movs	r3, r4
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8005814:	9008      	str	r0, [sp, #32]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8005816:	336f      	adds	r3, #111	; 0x6f
 8005818:	7819      	ldrb	r1, [r3, #0]
 800581a:	0038      	movs	r0, r7
 800581c:	f7ff ff83 	bl	8005726 <u8g2_font_decode_get_signed_bits>
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8005820:	0023      	movs	r3, r4
 8005822:	3370      	adds	r3, #112	; 0x70
 8005824:	7819      	ldrb	r1, [r3, #0]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8005826:	0005      	movs	r5, r0
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8005828:	0038      	movs	r0, r7
 800582a:	f7ff ff7c 	bl	8005726 <u8g2_font_decode_get_signed_bits>
  if ( decode->glyph_width > 0 )
 800582e:	2308      	movs	r3, #8
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8005830:	9009      	str	r0, [sp, #36]	; 0x24
  if ( decode->glyph_width > 0 )
 8005832:	56fb      	ldrsb	r3, [r7, r3]
 8005834:	9303      	str	r3, [sp, #12]
 8005836:	2b00      	cmp	r3, #0
 8005838:	dd5c      	ble.n	80058f4 <u8g2_font_decode_glyph+0x106>
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800583a:	466b      	mov	r3, sp
 800583c:	7e1b      	ldrb	r3, [r3, #24]
 800583e:	9908      	ldr	r1, [sp, #32]
 8005840:	9304      	str	r3, [sp, #16]
 8005842:	195b      	adds	r3, r3, r5
 8005844:	425b      	negs	r3, r3
 8005846:	b25b      	sxtb	r3, r3
 8005848:	9307      	str	r3, [sp, #28]
 800584a:	7bbb      	ldrb	r3, [r7, #14]
 800584c:	9a07      	ldr	r2, [sp, #28]
 800584e:	9305      	str	r3, [sp, #20]
 8005850:	7938      	ldrb	r0, [r7, #4]
 8005852:	f7ff fee9 	bl	8005628 <u8g2_add_vector_x>
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8005856:	9b05      	ldr	r3, [sp, #20]
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8005858:	7138      	strb	r0, [r7, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800585a:	9a07      	ldr	r2, [sp, #28]
 800585c:	9908      	ldr	r1, [sp, #32]
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800585e:	0006      	movs	r6, r0
 8005860:	0005      	movs	r5, r0
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8005862:	7978      	ldrb	r0, [r7, #5]
 8005864:	f7ff fecf 	bl	8005606 <u8g2_add_vector_y>
      switch(decode->dir)
 8005868:	9b05      	ldr	r3, [sp, #20]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800586a:	0002      	movs	r2, r0
 800586c:	0001      	movs	r1, r0
 800586e:	7178      	strb	r0, [r7, #5]
      switch(decode->dir)
 8005870:	2b03      	cmp	r3, #3
 8005872:	d863      	bhi.n	800593c <u8g2_font_decode_glyph+0x14e>
 8005874:	0018      	movs	r0, r3
 8005876:	f7fa fc59 	bl	800012c <__gnu_thumb1_case_uqi>
 800587a:	4002      	.short	0x4002
 800587c:	574a      	.short	0x574a
	    x1 += decode->glyph_width;
 800587e:	9b03      	ldr	r3, [sp, #12]
	    y1 += h;
 8005880:	9804      	ldr	r0, [sp, #16]
	    x1 += decode->glyph_width;
 8005882:	18f5      	adds	r5, r6, r3
	    y1 += h;
 8005884:	1881      	adds	r1, r0, r2
	    x1 += decode->glyph_width;
 8005886:	b2eb      	uxtb	r3, r5
	    y1 += h;
 8005888:	b2c9      	uxtb	r1, r1
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800588a:	9100      	str	r1, [sp, #0]
 800588c:	0020      	movs	r0, r4
 800588e:	0031      	movs	r1, r6
 8005890:	f000 f9ef 	bl	8005c72 <u8g2_IsIntersection>
 8005894:	2800      	cmp	r0, #0
 8005896:	d02d      	beq.n	80058f4 <u8g2_font_decode_glyph+0x106>
    decode->x = 0;
 8005898:	0023      	movs	r3, r4
 800589a:	2200      	movs	r2, #0
	u8g2_font_decode_len(u8g2, b, 1);
 800589c:	2501      	movs	r5, #1
    decode->x = 0;
 800589e:	3358      	adds	r3, #88	; 0x58
 80058a0:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 80058a2:	71da      	strb	r2, [r3, #7]
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80058a4:	0023      	movs	r3, r4
 80058a6:	336a      	adds	r3, #106	; 0x6a
 80058a8:	7819      	ldrb	r1, [r3, #0]
 80058aa:	0038      	movs	r0, r7
 80058ac:	f7ff ff04 	bl	80056b8 <u8g2_font_decode_get_unsigned_bits>
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80058b0:	0023      	movs	r3, r4
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80058b2:	9003      	str	r0, [sp, #12]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80058b4:	336b      	adds	r3, #107	; 0x6b
 80058b6:	7819      	ldrb	r1, [r3, #0]
 80058b8:	0038      	movs	r0, r7
 80058ba:	f7ff fefd 	bl	80056b8 <u8g2_font_decode_get_unsigned_bits>
 80058be:	0006      	movs	r6, r0
	u8g2_font_decode_len(u8g2, a, 0);
 80058c0:	2200      	movs	r2, #0
 80058c2:	9903      	ldr	r1, [sp, #12]
 80058c4:	0020      	movs	r0, r4
 80058c6:	f7ff ff39 	bl	800573c <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80058ca:	0031      	movs	r1, r6
 80058cc:	0020      	movs	r0, r4
 80058ce:	002a      	movs	r2, r5
 80058d0:	f7ff ff34 	bl	800573c <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80058d4:	0029      	movs	r1, r5
 80058d6:	0038      	movs	r0, r7
 80058d8:	f7ff feee 	bl	80056b8 <u8g2_font_decode_get_unsigned_bits>
 80058dc:	2800      	cmp	r0, #0
 80058de:	d1ef      	bne.n	80058c0 <u8g2_font_decode_glyph+0xd2>
      if ( decode->y >= h )
 80058e0:	0023      	movs	r3, r4
 80058e2:	2207      	movs	r2, #7
 80058e4:	3358      	adds	r3, #88	; 0x58
 80058e6:	569a      	ldrsb	r2, [r3, r2]
 80058e8:	9906      	ldr	r1, [sp, #24]
 80058ea:	428a      	cmp	r2, r1
 80058ec:	dbda      	blt.n	80058a4 <u8g2_font_decode_glyph+0xb6>
    u8g2->draw_color = decode->fg_color;
 80058ee:	7b1b      	ldrb	r3, [r3, #12]
 80058f0:	3486      	adds	r4, #134	; 0x86
 80058f2:	7023      	strb	r3, [r4, #0]
}
 80058f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058f6:	b00b      	add	sp, #44	; 0x2c
 80058f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80058fa:	9b04      	ldr	r3, [sp, #16]
	    y1 += decode->glyph_width;
 80058fc:	9803      	ldr	r0, [sp, #12]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80058fe:	1af6      	subs	r6, r6, r3
	    x1++;
 8005900:	3501      	adds	r5, #1
	    y1 += decode->glyph_width;
 8005902:	1811      	adds	r1, r2, r0
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005904:	3601      	adds	r6, #1
	    x1++;
 8005906:	b2eb      	uxtb	r3, r5
	    y1 += decode->glyph_width;
 8005908:	b2c9      	uxtb	r1, r1
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800590a:	b2f6      	uxtb	r6, r6
	    break;	  
 800590c:	e7bd      	b.n	800588a <u8g2_font_decode_glyph+0x9c>
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800590e:	2201      	movs	r2, #1
 8005910:	9b03      	ldr	r3, [sp, #12]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005912:	9804      	ldr	r0, [sp, #16]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005914:	1ad6      	subs	r6, r2, r3
 8005916:	19ae      	adds	r6, r5, r6
	    x1++;
 8005918:	18ad      	adds	r5, r5, r2
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800591a:	1a12      	subs	r2, r2, r0
 800591c:	188a      	adds	r2, r1, r2
	    y1++;
 800591e:	3101      	adds	r1, #1
	    x1++;
 8005920:	b2eb      	uxtb	r3, r5
	    y1++;
 8005922:	b2c9      	uxtb	r1, r1
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005924:	b2d2      	uxtb	r2, r2
 8005926:	e7f0      	b.n	800590a <u8g2_font_decode_glyph+0x11c>
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005928:	9a03      	ldr	r2, [sp, #12]
	    x1 += h;
 800592a:	9b04      	ldr	r3, [sp, #16]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800592c:	1a8a      	subs	r2, r1, r2
	    x1 += h;
 800592e:	199d      	adds	r5, r3, r6
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005930:	3201      	adds	r2, #1
	    y1++;
 8005932:	3101      	adds	r1, #1
	    x1 += h;
 8005934:	b2eb      	uxtb	r3, r5
	    y1++;
 8005936:	b2c9      	uxtb	r1, r1
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005938:	b2d2      	uxtb	r2, r2
	    break;	  
 800593a:	e7a6      	b.n	800588a <u8g2_font_decode_glyph+0x9c>
      y1 = y0;
 800593c:	0001      	movs	r1, r0
      x1 = x0;
 800593e:	0033      	movs	r3, r6
 8005940:	e7a3      	b.n	800588a <u8g2_font_decode_glyph+0x9c>

08005942 <u8g2_font_get_glyph_data>:
{
 8005942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8005944:	6d04      	ldr	r4, [r0, #80]	; 0x50
{
 8005946:	000d      	movs	r5, r1
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8005948:	3417      	adds	r4, #23
  if ( encoding <= 255 )
 800594a:	29ff      	cmp	r1, #255	; 0xff
 800594c:	d812      	bhi.n	8005974 <u8g2_font_get_glyph_data+0x32>
    if ( encoding >= 'a' )
 800594e:	2960      	cmp	r1, #96	; 0x60
 8005950:	d90a      	bls.n	8005968 <u8g2_font_get_glyph_data+0x26>
      font += u8g2->font_info.start_pos_lower_a;
 8005952:	307c      	adds	r0, #124	; 0x7c
      font += u8g2->font_info.start_pos_upper_A;
 8005954:	8803      	ldrh	r3, [r0, #0]
 8005956:	18e4      	adds	r4, r4, r3
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8005958:	7860      	ldrb	r0, [r4, #1]
 800595a:	2800      	cmp	r0, #0
 800595c:	d003      	beq.n	8005966 <u8g2_font_get_glyph_data+0x24>
      if ( u8x8_pgm_read( font ) == encoding )
 800595e:	7823      	ldrb	r3, [r4, #0]
 8005960:	42ab      	cmp	r3, r5
 8005962:	d105      	bne.n	8005970 <u8g2_font_get_glyph_data+0x2e>
	return font+2;	/* skip encoding and glyph size */
 8005964:	1ca0      	adds	r0, r4, #2
}
 8005966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if ( encoding >= 'A' )
 8005968:	2940      	cmp	r1, #64	; 0x40
 800596a:	d9f5      	bls.n	8005958 <u8g2_font_get_glyph_data+0x16>
      font += u8g2->font_info.start_pos_upper_A;
 800596c:	307a      	adds	r0, #122	; 0x7a
 800596e:	e7f1      	b.n	8005954 <u8g2_font_get_glyph_data+0x12>
      font += u8x8_pgm_read( font + 1 );
 8005970:	1824      	adds	r4, r4, r0
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8005972:	e7f1      	b.n	8005958 <u8g2_font_get_glyph_data+0x16>
    font += u8g2->font_info.start_pos_unicode;
 8005974:	307e      	adds	r0, #126	; 0x7e
 8005976:	8800      	ldrh	r0, [r0, #0]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8005978:	2702      	movs	r7, #2
    font += u8g2->font_info.start_pos_unicode;
 800597a:	1824      	adds	r4, r4, r0
    unicode_lookup_table = font; 
 800597c:	0026      	movs	r6, r4
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 800597e:	2100      	movs	r1, #0
 8005980:	0030      	movs	r0, r6
 8005982:	f7ff fe39 	bl	80055f8 <u8g2_font_get_word>
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8005986:	0039      	movs	r1, r7
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8005988:	1824      	adds	r4, r4, r0
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 800598a:	0030      	movs	r0, r6
 800598c:	f7ff fe34 	bl	80055f8 <u8g2_font_get_word>
      unicode_lookup_table+=4;
 8005990:	3604      	adds	r6, #4
    } while( e < encoding );
 8005992:	4285      	cmp	r5, r0
 8005994:	d8f3      	bhi.n	800597e <u8g2_font_get_glyph_data+0x3c>
      e = u8x8_pgm_read( font );
 8005996:	7820      	ldrb	r0, [r4, #0]
      e |= u8x8_pgm_read( font + 1 );
 8005998:	7863      	ldrb	r3, [r4, #1]
      e <<= 8;
 800599a:	0200      	lsls	r0, r0, #8
      e |= u8x8_pgm_read( font + 1 );
 800599c:	4318      	orrs	r0, r3
      if ( e == 0 )
 800599e:	d0e2      	beq.n	8005966 <u8g2_font_get_glyph_data+0x24>
      if ( e == encoding )
 80059a0:	4285      	cmp	r5, r0
 80059a2:	d101      	bne.n	80059a8 <u8g2_font_get_glyph_data+0x66>
	return font+3;	/* skip encoding and glyph size */
 80059a4:	1ce0      	adds	r0, r4, #3
 80059a6:	e7de      	b.n	8005966 <u8g2_font_get_glyph_data+0x24>
      font += u8x8_pgm_read( font + 2 );
 80059a8:	78a3      	ldrb	r3, [r4, #2]
 80059aa:	18e4      	adds	r4, r4, r3
      e = u8x8_pgm_read( font );
 80059ac:	e7f3      	b.n	8005996 <u8g2_font_get_glyph_data+0x54>

080059ae <u8g2_DrawGlyph>:
{
 80059ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b0:	001f      	movs	r7, r3
  switch(u8g2->font_decode.dir)
 80059b2:	0003      	movs	r3, r0
 80059b4:	3366      	adds	r3, #102	; 0x66
{
 80059b6:	0004      	movs	r4, r0
  switch(u8g2->font_decode.dir)
 80059b8:	7818      	ldrb	r0, [r3, #0]
{
 80059ba:	000e      	movs	r6, r1
 80059bc:	0015      	movs	r5, r2
  switch(u8g2->font_decode.dir)
 80059be:	2803      	cmp	r0, #3
 80059c0:	d808      	bhi.n	80059d4 <u8g2_DrawGlyph+0x26>
 80059c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80059c4:	f7fa fbb2 	bl	800012c <__gnu_thumb1_case_uqi>
 80059c8:	1e1a1502 	.word	0x1e1a1502
      y += u8g2->font_calc_vref(u8g2);
 80059cc:	0020      	movs	r0, r4
 80059ce:	4798      	blx	r3
 80059d0:	182d      	adds	r5, r5, r0
      y -= u8g2->font_calc_vref(u8g2);
 80059d2:	b2ed      	uxtb	r5, r5
  u8g2->font_decode.target_x = x;
 80059d4:	0023      	movs	r3, r4
 80059d6:	335c      	adds	r3, #92	; 0x5c
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80059d8:	0039      	movs	r1, r7
  u8g2->font_decode.target_x = x;
 80059da:	701e      	strb	r6, [r3, #0]
  u8g2->font_decode.target_y = y;
 80059dc:	705d      	strb	r5, [r3, #1]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80059de:	0020      	movs	r0, r4
 80059e0:	f7ff ffaf 	bl	8005942 <u8g2_font_get_glyph_data>
 80059e4:	1e01      	subs	r1, r0, #0
  if ( glyph_data != NULL )
 80059e6:	d003      	beq.n	80059f0 <u8g2_DrawGlyph+0x42>
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80059e8:	0020      	movs	r0, r4
 80059ea:	f7ff ff00 	bl	80057ee <u8g2_font_decode_glyph>
 80059ee:	b2c0      	uxtb	r0, r0
}
 80059f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      x -= u8g2->font_calc_vref(u8g2);
 80059f2:	0020      	movs	r0, r4
 80059f4:	4798      	blx	r3
 80059f6:	1a36      	subs	r6, r6, r0
      x += u8g2->font_calc_vref(u8g2);
 80059f8:	b2f6      	uxtb	r6, r6
      break;
 80059fa:	e7eb      	b.n	80059d4 <u8g2_DrawGlyph+0x26>
      y -= u8g2->font_calc_vref(u8g2);
 80059fc:	0020      	movs	r0, r4
 80059fe:	4798      	blx	r3
 8005a00:	1a2d      	subs	r5, r5, r0
 8005a02:	e7e6      	b.n	80059d2 <u8g2_DrawGlyph+0x24>
      x += u8g2->font_calc_vref(u8g2);
 8005a04:	0020      	movs	r0, r4
 8005a06:	4798      	blx	r3
 8005a08:	1836      	adds	r6, r6, r0
 8005a0a:	e7f5      	b.n	80059f8 <u8g2_DrawGlyph+0x4a>

08005a0c <u8g2_draw_string>:
{
 8005a0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a0e:	001f      	movs	r7, r3
 8005a10:	0006      	movs	r6, r0
 8005a12:	000c      	movs	r4, r1
 8005a14:	0015      	movs	r5, r2
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8005a16:	f000 fabd 	bl	8005f94 <u8x8_utf8_init>
  sum = 0;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	9301      	str	r3, [sp, #4]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8005a1e:	6873      	ldr	r3, [r6, #4]
 8005a20:	7839      	ldrb	r1, [r7, #0]
 8005a22:	0030      	movs	r0, r6
 8005a24:	4798      	blx	r3
    if ( e == 0x0ffff )
 8005a26:	4a13      	ldr	r2, [pc, #76]	; (8005a74 <u8g2_draw_string+0x68>)
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8005a28:	0003      	movs	r3, r0
    if ( e == 0x0ffff )
 8005a2a:	4290      	cmp	r0, r2
 8005a2c:	d01f      	beq.n	8005a6e <u8g2_draw_string+0x62>
    if ( e != 0x0fffe )
 8005a2e:	4a12      	ldr	r2, [pc, #72]	; (8005a78 <u8g2_draw_string+0x6c>)
    str++;
 8005a30:	3701      	adds	r7, #1
    if ( e != 0x0fffe )
 8005a32:	4290      	cmp	r0, r2
 8005a34:	d0f3      	beq.n	8005a1e <u8g2_draw_string+0x12>
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8005a36:	002a      	movs	r2, r5
 8005a38:	0021      	movs	r1, r4
 8005a3a:	0030      	movs	r0, r6
 8005a3c:	f7ff ffb7 	bl	80059ae <u8g2_DrawGlyph>
      switch(u8g2->font_decode.dir)
 8005a40:	0032      	movs	r2, r6
 8005a42:	3266      	adds	r2, #102	; 0x66
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8005a44:	0003      	movs	r3, r0
      switch(u8g2->font_decode.dir)
 8005a46:	7810      	ldrb	r0, [r2, #0]
 8005a48:	2803      	cmp	r0, #3
 8005a4a:	d805      	bhi.n	8005a58 <u8g2_draw_string+0x4c>
 8005a4c:	f7fa fb6e 	bl	800012c <__gnu_thumb1_case_uqi>
 8005a50:	0d0b0802 	.word	0x0d0b0802
	  x += delta;
 8005a54:	18e4      	adds	r4, r4, r3
	  x -= delta;
 8005a56:	b2e4      	uxtb	r4, r4
      sum += delta;    
 8005a58:	9a01      	ldr	r2, [sp, #4]
 8005a5a:	18d3      	adds	r3, r2, r3
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	e7dd      	b.n	8005a1c <u8g2_draw_string+0x10>
	  y += delta;
 8005a60:	18ed      	adds	r5, r5, r3
	  y -= delta;
 8005a62:	b2ed      	uxtb	r5, r5
	  break;
 8005a64:	e7f8      	b.n	8005a58 <u8g2_draw_string+0x4c>
	  x -= delta;
 8005a66:	1ae4      	subs	r4, r4, r3
 8005a68:	e7f5      	b.n	8005a56 <u8g2_draw_string+0x4a>
	  y -= delta;
 8005a6a:	1aed      	subs	r5, r5, r3
 8005a6c:	e7f9      	b.n	8005a62 <u8g2_draw_string+0x56>
}
 8005a6e:	9801      	ldr	r0, [sp, #4]
 8005a70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a72:	46c0      	nop			; (mov r8, r8)
 8005a74:	0000ffff 	.word	0x0000ffff
 8005a78:	0000fffe 	.word	0x0000fffe

08005a7c <u8g2_DrawStr>:
{
 8005a7c:	b510      	push	{r4, lr}
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8005a7e:	4c02      	ldr	r4, [pc, #8]	; (8005a88 <u8g2_DrawStr+0xc>)
 8005a80:	6044      	str	r4, [r0, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8005a82:	f7ff ffc3 	bl	8005a0c <u8g2_draw_string>
}
 8005a86:	bd10      	pop	{r4, pc}
 8005a88:	08005f81 	.word	0x08005f81

08005a8c <u8g2_UpdateRefHeight>:
  if ( u8g2->font == NULL )
 8005a8c:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 8005a8e:	b570      	push	{r4, r5, r6, lr}
  if ( u8g2->font == NULL )
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d01d      	beq.n	8005ad0 <u8g2_UpdateRefHeight+0x44>
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8005a94:	0003      	movs	r3, r0
 8005a96:	2600      	movs	r6, #0
 8005a98:	0005      	movs	r5, r0
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8005a9a:	2401      	movs	r4, #1
 8005a9c:	0002      	movs	r2, r0
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8005a9e:	3375      	adds	r3, #117	; 0x75
 8005aa0:	579e      	ldrsb	r6, [r3, r6]
 8005aa2:	3582      	adds	r5, #130	; 0x82
 8005aa4:	702e      	strb	r6, [r5, #0]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8005aa6:	571c      	ldrsb	r4, [r3, r4]
 8005aa8:	3283      	adds	r2, #131	; 0x83
 8005aaa:	7014      	strb	r4, [r2, #0]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8005aac:	330c      	adds	r3, #12
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00d      	beq.n	8005ad0 <u8g2_UpdateRefHeight+0x44>
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d10c      	bne.n	8005ad2 <u8g2_UpdateRefHeight+0x46>
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8005ab8:	0003      	movs	r3, r0
 8005aba:	3377      	adds	r3, #119	; 0x77
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	b25b      	sxtb	r3, r3
 8005ac0:	429e      	cmp	r6, r3
 8005ac2:	da00      	bge.n	8005ac6 <u8g2_UpdateRefHeight+0x3a>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8005ac4:	702b      	strb	r3, [r5, #0]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8005ac6:	2378      	movs	r3, #120	; 0x78
 8005ac8:	56c3      	ldrsb	r3, [r0, r3]
 8005aca:	429c      	cmp	r4, r3
 8005acc:	dd00      	ble.n	8005ad0 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8005ace:	7013      	strb	r3, [r2, #0]
}
 8005ad0:	bd70      	pop	{r4, r5, r6, pc}
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8005ad2:	0003      	movs	r3, r0
 8005ad4:	2174      	movs	r1, #116	; 0x74
 8005ad6:	3372      	adds	r3, #114	; 0x72
 8005ad8:	781b      	ldrb	r3, [r3, #0]
 8005ada:	5641      	ldrsb	r1, [r0, r1]
 8005adc:	b25b      	sxtb	r3, r3
 8005ade:	185b      	adds	r3, r3, r1
 8005ae0:	429e      	cmp	r6, r3
 8005ae2:	da00      	bge.n	8005ae6 <u8g2_UpdateRefHeight+0x5a>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8005ae4:	702b      	strb	r3, [r5, #0]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8005ae6:	428c      	cmp	r4, r1
 8005ae8:	ddf2      	ble.n	8005ad0 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8005aea:	7011      	strb	r1, [r2, #0]
 8005aec:	e7f0      	b.n	8005ad0 <u8g2_UpdateRefHeight+0x44>
	...

08005af0 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8005af0:	4b01      	ldr	r3, [pc, #4]	; (8005af8 <u8g2_SetFontPosBaseline+0x8>)
 8005af2:	6543      	str	r3, [r0, #84]	; 0x54
}
 8005af4:	4770      	bx	lr
 8005af6:	46c0      	nop			; (mov r8, r8)
 8005af8:	0800564b 	.word	0x0800564b

08005afc <u8g2_SetFont>:

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
  if ( u8g2->font != font )
 8005afc:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 8005afe:	b510      	push	{r4, lr}
 8005b00:	0004      	movs	r4, r0
  if ( u8g2->font != font )
 8005b02:	428b      	cmp	r3, r1
 8005b04:	d006      	beq.n	8005b14 <u8g2_SetFont+0x18>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8005b06:	6501      	str	r1, [r0, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 8005b08:	3068      	adds	r0, #104	; 0x68
 8005b0a:	f7ff fda0 	bl	800564e <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8005b0e:	0020      	movs	r0, r4
 8005b10:	f7ff ffbc 	bl	8005a8c <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8005b14:	bd10      	pop	{r4, pc}

08005b16 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005b16:	b537      	push	{r0, r1, r2, r4, r5, lr}

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8005b18:	0005      	movs	r5, r0
 8005b1a:	3540      	adds	r5, #64	; 0x40
 8005b1c:	782d      	ldrb	r5, [r5, #0]
{
 8005b1e:	ac06      	add	r4, sp, #24
 8005b20:	7824      	ldrb	r4, [r4, #0]
  y -= u8g2->pixel_curr_row;
 8005b22:	1b52      	subs	r2, r2, r5
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8005b24:	9400      	str	r4, [sp, #0]
 8005b26:	b2d2      	uxtb	r2, r2
 8005b28:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8005b2a:	47a0      	blx	r4
}
 8005b2c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08005b2e <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005b2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8005b30:	0005      	movs	r5, r0
 8005b32:	3580      	adds	r5, #128	; 0x80
 8005b34:	782d      	ldrb	r5, [r5, #0]
{
 8005b36:	ac08      	add	r4, sp, #32
 8005b38:	7824      	ldrb	r4, [r4, #0]
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8005b3a:	2d00      	cmp	r5, #0
 8005b3c:	d03f      	beq.n	8005bbe <u8g2_DrawHVLine+0x90>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d03d      	beq.n	8005bbe <u8g2_DrawHVLine+0x90>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d904      	bls.n	8005b50 <u8g2_DrawHVLine+0x22>
      {
	if ( dir == 2 )
 8005b46:	2c02      	cmp	r4, #2
 8005b48:	d130      	bne.n	8005bac <u8g2_DrawHVLine+0x7e>
	{
	  x -= len;
	  x++;
 8005b4a:	3101      	adds	r1, #1
 8005b4c:	1ac9      	subs	r1, r1, r3
 8005b4e:	b2c9      	uxtb	r1, r1
	{
	  y -= len;
	  y++;
	}
      }
      dir &= 1;  
 8005b50:	2501      	movs	r5, #1
 8005b52:	402c      	ands	r4, r5
      
      /* clip against the user window */
      if ( dir == 0 )
      {
	if ( y < u8g2->user_y0 )
 8005b54:	0005      	movs	r5, r0
      if ( dir == 0 )
 8005b56:	2c00      	cmp	r4, #0
 8005b58:	d132      	bne.n	8005bc0 <u8g2_DrawHVLine+0x92>
	if ( y < u8g2->user_y0 )
 8005b5a:	3547      	adds	r5, #71	; 0x47
 8005b5c:	782d      	ldrb	r5, [r5, #0]
 8005b5e:	4295      	cmp	r5, r2
 8005b60:	d82d      	bhi.n	8005bbe <u8g2_DrawHVLine+0x90>
	  return;
	if ( y >= u8g2->user_y1 )
 8005b62:	0005      	movs	r5, r0
 8005b64:	3548      	adds	r5, #72	; 0x48
 8005b66:	782d      	ldrb	r5, [r5, #0]
 8005b68:	4295      	cmp	r5, r2
 8005b6a:	d928      	bls.n	8005bbe <u8g2_DrawHVLine+0x90>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8005b6c:	0005      	movs	r5, r0
 8005b6e:	0006      	movs	r6, r0
  b += *len;
 8005b70:	18cb      	adds	r3, r1, r3
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8005b72:	3545      	adds	r5, #69	; 0x45
 8005b74:	3646      	adds	r6, #70	; 0x46
  b += *len;
 8005b76:	b2db      	uxtb	r3, r3
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8005b78:	782d      	ldrb	r5, [r5, #0]
 8005b7a:	7836      	ldrb	r6, [r6, #0]
  if ( a > b )
 8005b7c:	428b      	cmp	r3, r1
 8005b7e:	d21c      	bcs.n	8005bba <u8g2_DrawHVLine+0x8c>
    if ( a < d )
 8005b80:	428e      	cmp	r6, r1
 8005b82:	d919      	bls.n	8005bb8 <u8g2_DrawHVLine+0x8a>
      b--;
 8005b84:	1e73      	subs	r3, r6, #1
 8005b86:	b2db      	uxtb	r3, r3
  if ( b <= c )
 8005b88:	429d      	cmp	r5, r3
 8005b8a:	d218      	bcs.n	8005bbe <u8g2_DrawHVLine+0x90>
 8005b8c:	1c2f      	adds	r7, r5, #0
 8005b8e:	428d      	cmp	r5, r1
 8005b90:	d200      	bcs.n	8005b94 <u8g2_DrawHVLine+0x66>
 8005b92:	1c0f      	adds	r7, r1, #0
 8005b94:	b2f9      	uxtb	r1, r7
 8005b96:	1c35      	adds	r5, r6, #0
 8005b98:	429e      	cmp	r6, r3
 8005b9a:	d900      	bls.n	8005b9e <u8g2_DrawHVLine+0x70>
 8005b9c:	1c1d      	adds	r5, r3, #0
  b -= a;
 8005b9e:	1a6b      	subs	r3, r5, r1
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8005ba0:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8005ba2:	9400      	str	r4, [sp, #0]
  b -= a;
 8005ba4:	b2db      	uxtb	r3, r3
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8005ba6:	68ac      	ldr	r4, [r5, #8]
 8005ba8:	47a0      	blx	r4
 8005baa:	e008      	b.n	8005bbe <u8g2_DrawHVLine+0x90>
	else if ( dir == 3 )
 8005bac:	2c03      	cmp	r4, #3
 8005bae:	d1cf      	bne.n	8005b50 <u8g2_DrawHVLine+0x22>
	  y++;
 8005bb0:	3201      	adds	r2, #1
 8005bb2:	1ad2      	subs	r2, r2, r3
 8005bb4:	b2d2      	uxtb	r2, r2
 8005bb6:	e7cb      	b.n	8005b50 <u8g2_DrawHVLine+0x22>
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8005bb8:	0029      	movs	r1, r5
  if ( a >= d )
 8005bba:	428e      	cmp	r6, r1
 8005bbc:	d8e4      	bhi.n	8005b88 <u8g2_DrawHVLine+0x5a>
    }
}
 8005bbe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	if ( x < u8g2->user_x0 )
 8005bc0:	3545      	adds	r5, #69	; 0x45
 8005bc2:	782d      	ldrb	r5, [r5, #0]
 8005bc4:	428d      	cmp	r5, r1
 8005bc6:	d8fa      	bhi.n	8005bbe <u8g2_DrawHVLine+0x90>
	if ( x >= u8g2->user_x1 )
 8005bc8:	0005      	movs	r5, r0
 8005bca:	3546      	adds	r5, #70	; 0x46
 8005bcc:	782d      	ldrb	r5, [r5, #0]
 8005bce:	428d      	cmp	r5, r1
 8005bd0:	d9f5      	bls.n	8005bbe <u8g2_DrawHVLine+0x90>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8005bd2:	0005      	movs	r5, r0
  b += *len;
 8005bd4:	18d3      	adds	r3, r2, r3
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8005bd6:	3547      	adds	r5, #71	; 0x47
 8005bd8:	782e      	ldrb	r6, [r5, #0]
  b += *len;
 8005bda:	b2db      	uxtb	r3, r3
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8005bdc:	3501      	adds	r5, #1
 8005bde:	782d      	ldrb	r5, [r5, #0]
  if ( a > b )
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d211      	bcs.n	8005c08 <u8g2_DrawHVLine+0xda>
    if ( a < d )
 8005be4:	4295      	cmp	r5, r2
 8005be6:	d90e      	bls.n	8005c06 <u8g2_DrawHVLine+0xd8>
      b--;
 8005be8:	1e6b      	subs	r3, r5, #1
 8005bea:	b2db      	uxtb	r3, r3
  if ( b <= c )
 8005bec:	429e      	cmp	r6, r3
 8005bee:	d2e6      	bcs.n	8005bbe <u8g2_DrawHVLine+0x90>
 8005bf0:	1c37      	adds	r7, r6, #0
 8005bf2:	4296      	cmp	r6, r2
 8005bf4:	d200      	bcs.n	8005bf8 <u8g2_DrawHVLine+0xca>
 8005bf6:	1c17      	adds	r7, r2, #0
 8005bf8:	b2fa      	uxtb	r2, r7
 8005bfa:	1c2e      	adds	r6, r5, #0
 8005bfc:	429d      	cmp	r5, r3
 8005bfe:	d900      	bls.n	8005c02 <u8g2_DrawHVLine+0xd4>
 8005c00:	1c1e      	adds	r6, r3, #0
  b -= a;
 8005c02:	1ab3      	subs	r3, r6, r2
 8005c04:	e7cc      	b.n	8005ba0 <u8g2_DrawHVLine+0x72>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8005c06:	0032      	movs	r2, r6
  if ( a >= d )
 8005c08:	4295      	cmp	r5, r2
 8005c0a:	d9d8      	bls.n	8005bbe <u8g2_DrawHVLine+0x90>
 8005c0c:	e7ee      	b.n	8005bec <u8g2_DrawHVLine+0xbe>

08005c0e <u8g2_DrawPixel>:
}

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 8005c0e:	0003      	movs	r3, r0
{
 8005c10:	b507      	push	{r0, r1, r2, lr}
  if ( y < u8g2->user_y0 )
 8005c12:	3347      	adds	r3, #71	; 0x47
 8005c14:	781b      	ldrb	r3, [r3, #0]
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d813      	bhi.n	8005c42 <u8g2_DrawPixel+0x34>
    return;
  if ( y >= u8g2->user_y1 )
 8005c1a:	0003      	movs	r3, r0
 8005c1c:	3348      	adds	r3, #72	; 0x48
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d90e      	bls.n	8005c42 <u8g2_DrawPixel+0x34>
    return;
  if ( x < u8g2->user_x0 )
 8005c24:	0003      	movs	r3, r0
 8005c26:	3345      	adds	r3, #69	; 0x45
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	428b      	cmp	r3, r1
 8005c2c:	d809      	bhi.n	8005c42 <u8g2_DrawPixel+0x34>
    return;
  if ( x >= u8g2->user_x1 )
 8005c2e:	0003      	movs	r3, r0
 8005c30:	3346      	adds	r3, #70	; 0x46
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	428b      	cmp	r3, r1
 8005c36:	d904      	bls.n	8005c42 <u8g2_DrawPixel+0x34>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8005c38:	2300      	movs	r3, #0
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	f7ff ff76 	bl	8005b2e <u8g2_DrawHVLine>
}
 8005c42:	bd07      	pop	{r0, r1, r2, pc}

08005c44 <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 8005c44:	3086      	adds	r0, #134	; 0x86
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
  if ( color >= 3 )
 8005c46:	2902      	cmp	r1, #2
 8005c48:	d801      	bhi.n	8005c4e <u8g2_SetDrawColor+0xa>
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 8005c4a:	7001      	strb	r1, [r0, #0]
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
}
 8005c4c:	4770      	bx	lr
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 8005c4e:	2301      	movs	r3, #1
 8005c50:	7003      	strb	r3, [r0, #0]
}
 8005c52:	e7fb      	b.n	8005c4c <u8g2_SetDrawColor+0x8>

08005c54 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8005c54:	b510      	push	{r4, lr}
 8005c56:	0004      	movs	r4, r0
  if ( v0 < a1 )		// v0 <= a1
 8005c58:	428a      	cmp	r2, r1
 8005c5a:	d206      	bcs.n	8005c6a <u8g2_is_intersection_decision_tree+0x16>
  {
    if ( v1 > a0 )	// v1 >= a0
    {
      return 1;
 8005c5c:	2001      	movs	r0, #1
    if ( v1 > a0 )	// v1 >= a0
 8005c5e:	42a3      	cmp	r3, r4
 8005c60:	d802      	bhi.n	8005c68 <u8g2_is_intersection_decision_tree+0x14>
      return 1;
 8005c62:	4293      	cmp	r3, r2
 8005c64:	419b      	sbcs	r3, r3
 8005c66:	4258      	negs	r0, r3
    else
    {
      return 0;
    }
  }
}
 8005c68:	bd10      	pop	{r4, pc}
    if ( v1 > a0 )	// v1 >= a0
 8005c6a:	4283      	cmp	r3, r0
 8005c6c:	d8f9      	bhi.n	8005c62 <u8g2_is_intersection_decision_tree+0xe>
      return 0;
 8005c6e:	2000      	movs	r0, #0
 8005c70:	e7fa      	b.n	8005c68 <u8g2_is_intersection_decision_tree+0x14>

08005c72 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8005c72:	b570      	push	{r4, r5, r6, lr}
 8005c74:	000d      	movs	r5, r1
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8005c76:	0001      	movs	r1, r0
{
 8005c78:	0004      	movs	r4, r0
 8005c7a:	001e      	movs	r6, r3
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8005c7c:	3148      	adds	r1, #72	; 0x48
{
 8005c7e:	ab04      	add	r3, sp, #16
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8005c80:	3047      	adds	r0, #71	; 0x47
{
 8005c82:	781b      	ldrb	r3, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8005c84:	7809      	ldrb	r1, [r1, #0]
 8005c86:	7800      	ldrb	r0, [r0, #0]
 8005c88:	f7ff ffe4 	bl	8005c54 <u8g2_is_intersection_decision_tree>
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d008      	beq.n	8005ca2 <u8g2_IsIntersection+0x30>
    return 0; 
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8005c90:	0023      	movs	r3, r4
 8005c92:	3445      	adds	r4, #69	; 0x45
 8005c94:	3346      	adds	r3, #70	; 0x46
 8005c96:	7819      	ldrb	r1, [r3, #0]
 8005c98:	7820      	ldrb	r0, [r4, #0]
 8005c9a:	0033      	movs	r3, r6
 8005c9c:	002a      	movs	r2, r5
 8005c9e:	f7ff ffd9 	bl	8005c54 <u8g2_is_intersection_decision_tree>
}
 8005ca2:	bd70      	pop	{r4, r5, r6, pc}

08005ca4 <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 8005ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ca6:	001e      	movs	r6, r3
 8005ca8:	b087      	sub	sp, #28
 8005caa:	ab0c      	add	r3, sp, #48	; 0x30

  uint8_t swapxy = 0;
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 8005cac:	1a77      	subs	r7, r6, r1
{
 8005cae:	9005      	str	r0, [sp, #20]
 8005cb0:	000c      	movs	r4, r1
 8005cb2:	0015      	movs	r5, r2
 8005cb4:	781b      	ldrb	r3, [r3, #0]
  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 8005cb6:	b2ff      	uxtb	r7, r7
 8005cb8:	42b1      	cmp	r1, r6
 8005cba:	d901      	bls.n	8005cc0 <u8g2_DrawLine+0x1c>
 8005cbc:	1b8f      	subs	r7, r1, r6
 8005cbe:	b2ff      	uxtb	r7, r7
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 8005cc0:	429d      	cmp	r5, r3
 8005cc2:	d908      	bls.n	8005cd6 <u8g2_DrawLine+0x32>
 8005cc4:	1aea      	subs	r2, r5, r3
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	9201      	str	r2, [sp, #4]

  if ( dy > dx ) 
 8005cca:	4297      	cmp	r7, r2
 8005ccc:	d324      	bcc.n	8005d18 <u8g2_DrawLine+0x74>
    swapxy = 1;
    tmp = dx; dx =dy; dy = tmp;
    tmp = x1; x1 =y1; y1 = tmp;
    tmp = x2; x2 =y2; y2 = tmp;
  }
  if ( x1 > x2 ) 
 8005cce:	42b4      	cmp	r4, r6
 8005cd0:	d848      	bhi.n	8005d64 <u8g2_DrawLine+0xc0>
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	e00e      	b.n	8005cf4 <u8g2_DrawLine+0x50>
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 8005cd6:	1b5a      	subs	r2, r3, r5
 8005cd8:	b2d2      	uxtb	r2, r2
 8005cda:	9201      	str	r2, [sp, #4]
  if ( dy > dx ) 
 8005cdc:	4297      	cmp	r7, r2
 8005cde:	d24c      	bcs.n	8005d7a <u8g2_DrawLine+0xd6>
 8005ce0:	003a      	movs	r2, r7
 8005ce2:	9f01      	ldr	r7, [sp, #4]
 8005ce4:	9201      	str	r2, [sp, #4]
 8005ce6:	0032      	movs	r2, r6
 8005ce8:	001e      	movs	r6, r3
 8005cea:	0013      	movs	r3, r2
 8005cec:	0022      	movs	r2, r4
 8005cee:	002c      	movs	r4, r5
 8005cf0:	0015      	movs	r5, r2
    swapxy = 1;
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	9202      	str	r2, [sp, #8]
  {
    tmp = x1; x1 =x2; x2 = tmp;
    tmp = y1; y1 =y2; y2 = tmp;
  }
  err = dx >> 1;
 8005cf6:	087a      	lsrs	r2, r7, #1
 8005cf8:	b252      	sxtb	r2, r2
 8005cfa:	9203      	str	r2, [sp, #12]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	429d      	cmp	r5, r3
 8005d00:	4152      	adcs	r2, r2
 8005d02:	2301      	movs	r3, #1
 8005d04:	4252      	negs	r2, r2
 8005d06:	4313      	orrs	r3, r2
 8005d08:	9304      	str	r3, [sp, #16]
  y = y1;

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
 8005d0a:	2eff      	cmp	r6, #255	; 0xff
 8005d0c:	d100      	bne.n	8005d10 <u8g2_DrawLine+0x6c>
    x2--;
 8005d0e:	3e01      	subs	r6, #1
#else
  if ( x2 == 0xffff )
    x2--;
#endif

  for( x = x1; x <= x2; x++ )
 8005d10:	42a6      	cmp	r6, r4
 8005d12:	d20b      	bcs.n	8005d2c <u8g2_DrawLine+0x88>
    {
      y += (u8g2_uint_t)ystep;
      err += (u8g2_uint_t)dx;
    }
  }
}
 8005d14:	b007      	add	sp, #28
 8005d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ( dy > dx ) 
 8005d18:	003a      	movs	r2, r7
 8005d1a:	9f01      	ldr	r7, [sp, #4]
 8005d1c:	9201      	str	r2, [sp, #4]
 8005d1e:	002a      	movs	r2, r5
 8005d20:	0035      	movs	r5, r6
 8005d22:	0016      	movs	r6, r2
 8005d24:	0022      	movs	r2, r4
 8005d26:	001c      	movs	r4, r3
 8005d28:	0013      	movs	r3, r2
 8005d2a:	e7e2      	b.n	8005cf2 <u8g2_DrawLine+0x4e>
    if ( swapxy == 0 ) 
 8005d2c:	9b02      	ldr	r3, [sp, #8]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d115      	bne.n	8005d5e <u8g2_DrawLine+0xba>
      u8g2_DrawPixel(u8g2, x, y); 
 8005d32:	002a      	movs	r2, r5
 8005d34:	0021      	movs	r1, r4
      u8g2_DrawPixel(u8g2, y, x); 
 8005d36:	9805      	ldr	r0, [sp, #20]
 8005d38:	f7ff ff69 	bl	8005c0e <u8g2_DrawPixel>
    err -= (uint8_t)dy;
 8005d3c:	9b03      	ldr	r3, [sp, #12]
 8005d3e:	9a01      	ldr	r2, [sp, #4]
 8005d40:	1a9b      	subs	r3, r3, r2
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	b25a      	sxtb	r2, r3
 8005d46:	9203      	str	r2, [sp, #12]
    if ( err < 0 ) 
 8005d48:	2a00      	cmp	r2, #0
 8005d4a:	da05      	bge.n	8005d58 <u8g2_DrawLine+0xb4>
      y += (u8g2_uint_t)ystep;
 8005d4c:	9a04      	ldr	r2, [sp, #16]
      err += (u8g2_uint_t)dx;
 8005d4e:	19db      	adds	r3, r3, r7
      y += (u8g2_uint_t)ystep;
 8005d50:	18ad      	adds	r5, r5, r2
      err += (u8g2_uint_t)dx;
 8005d52:	b25b      	sxtb	r3, r3
      y += (u8g2_uint_t)ystep;
 8005d54:	b2ed      	uxtb	r5, r5
      err += (u8g2_uint_t)dx;
 8005d56:	9303      	str	r3, [sp, #12]
  for( x = x1; x <= x2; x++ )
 8005d58:	3401      	adds	r4, #1
 8005d5a:	b2e4      	uxtb	r4, r4
 8005d5c:	e7d8      	b.n	8005d10 <u8g2_DrawLine+0x6c>
      u8g2_DrawPixel(u8g2, y, x); 
 8005d5e:	0022      	movs	r2, r4
 8005d60:	0029      	movs	r1, r5
 8005d62:	e7e8      	b.n	8005d36 <u8g2_DrawLine+0x92>
  err = dx >> 1;
 8005d64:	001d      	movs	r5, r3
 8005d66:	0023      	movs	r3, r4
 8005d68:	0034      	movs	r4, r6
 8005d6a:	001e      	movs	r6, r3
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	087a      	lsrs	r2, r7, #1
 8005d70:	b252      	sxtb	r2, r2
 8005d72:	9302      	str	r3, [sp, #8]
 8005d74:	9203      	str	r2, [sp, #12]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 8005d76:	3301      	adds	r3, #1
 8005d78:	e7c6      	b.n	8005d08 <u8g2_DrawLine+0x64>
  if ( x1 > x2 ) 
 8005d7a:	42b4      	cmp	r4, r6
 8005d7c:	d9a9      	bls.n	8005cd2 <u8g2_DrawLine+0x2e>
  err = dx >> 1;
 8005d7e:	001d      	movs	r5, r3
 8005d80:	0023      	movs	r3, r4
 8005d82:	0034      	movs	r4, r6
 8005d84:	001e      	movs	r6, r3
 8005d86:	2300      	movs	r3, #0
 8005d88:	087a      	lsrs	r2, r7, #1
 8005d8a:	b252      	sxtb	r2, r2
 8005d8c:	9302      	str	r3, [sp, #8]
 8005d8e:	9203      	str	r2, [sp, #12]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 8005d90:	3b01      	subs	r3, #1
 8005d92:	e7b9      	b.n	8005d08 <u8g2_DrawLine+0x64>

08005d94 <u8g2_ll_hvline_horizontal_right_lsb>:
  asumption: 
    all clipping done
*/

void u8g2_ll_hvline_horizontal_right_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005d94:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;

  bit_pos = x;		/* overflow truncate is ok here... */
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
  mask = 128;
  mask >>= bit_pos;
 8005d96:	2580      	movs	r5, #128	; 0x80
{
 8005d98:	4694      	mov	ip, r2
 8005d9a:	ac05      	add	r4, sp, #20
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005d9c:	6802      	ldr	r2, [r0, #0]
{
 8005d9e:	7827      	ldrb	r7, [r4, #0]
  mask >>= bit_pos;
 8005da0:	2407      	movs	r4, #7
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005da2:	7c16      	ldrb	r6, [r2, #16]
  mask >>= bit_pos;
 8005da4:	002a      	movs	r2, r5
 8005da6:	400c      	ands	r4, r1
 8005da8:	4122      	asrs	r2, r4
 8005daa:	b2d4      	uxtb	r4, r2

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
  offset *= tile_width;
 8005dac:	4662      	mov	r2, ip
 8005dae:	4372      	muls	r2, r6
  offset += x>>3;
 8005db0:	08c9      	lsrs	r1, r1, #3
 8005db2:	1852      	adds	r2, r2, r1
  ptr = u8g2->tile_buf_ptr;
  ptr += offset;
 8005db4:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005db6:	b292      	uxth	r2, r2
 8005db8:	188a      	adds	r2, r1, r2
 8005dba:	3086      	adds	r0, #134	; 0x86
  
  if ( dir == 0 )
 8005dbc:	2f00      	cmp	r7, #0
 8005dbe:	d114      	bne.n	8005dea <u8g2_ll_hvline_horizontal_right_lsb+0x56>
  {
      
    do
    {

      if ( u8g2->draw_color <= 1 )
 8005dc0:	7801      	ldrb	r1, [r0, #0]
 8005dc2:	2901      	cmp	r1, #1
 8005dc4:	d802      	bhi.n	8005dcc <u8g2_ll_hvline_horizontal_right_lsb+0x38>
	*ptr |= mask;
 8005dc6:	7811      	ldrb	r1, [r2, #0]
 8005dc8:	4321      	orrs	r1, r4
 8005dca:	7011      	strb	r1, [r2, #0]
      if ( u8g2->draw_color != 1 )
 8005dcc:	7801      	ldrb	r1, [r0, #0]
 8005dce:	2901      	cmp	r1, #1
 8005dd0:	d002      	beq.n	8005dd8 <u8g2_ll_hvline_horizontal_right_lsb+0x44>
	*ptr ^= mask;
 8005dd2:	7811      	ldrb	r1, [r2, #0]
 8005dd4:	4061      	eors	r1, r4
 8005dd6:	7011      	strb	r1, [r2, #0]
      
      mask >>= 1;
 8005dd8:	0864      	lsrs	r4, r4, #1
      if ( mask == 0 )
 8005dda:	d101      	bne.n	8005de0 <u8g2_ll_hvline_horizontal_right_lsb+0x4c>
      {
	mask = 128;
 8005ddc:	002c      	movs	r4, r5
        ptr++;
 8005dde:	3201      	adds	r2, #1
      }
      
      //x++;
      len--;
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b2db      	uxtb	r3, r3
    } while( len != 0 );
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1eb      	bne.n	8005dc0 <u8g2_ll_hvline_horizontal_right_lsb+0x2c>
      ptr += tile_width;
      //y++;
      len--;
    } while( len != 0 );
  }
}
 8005de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ( u8g2->draw_color <= 1 )
 8005dea:	7801      	ldrb	r1, [r0, #0]
 8005dec:	2901      	cmp	r1, #1
 8005dee:	d802      	bhi.n	8005df6 <u8g2_ll_hvline_horizontal_right_lsb+0x62>
	*ptr |= mask;
 8005df0:	7811      	ldrb	r1, [r2, #0]
 8005df2:	4321      	orrs	r1, r4
 8005df4:	7011      	strb	r1, [r2, #0]
      if ( u8g2->draw_color != 1 )
 8005df6:	7801      	ldrb	r1, [r0, #0]
 8005df8:	2901      	cmp	r1, #1
 8005dfa:	d002      	beq.n	8005e02 <u8g2_ll_hvline_horizontal_right_lsb+0x6e>
	*ptr ^= mask;
 8005dfc:	7811      	ldrb	r1, [r2, #0]
 8005dfe:	4061      	eors	r1, r4
 8005e00:	7011      	strb	r1, [r2, #0]
      len--;
 8005e02:	3b01      	subs	r3, #1
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	1992      	adds	r2, r2, r6
    } while( len != 0 );
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1ee      	bne.n	8005dea <u8g2_ll_hvline_horizontal_right_lsb+0x56>
 8005e0c:	e7ec      	b.n	8005de8 <u8g2_ll_hvline_horizontal_right_lsb+0x54>

08005e0e <u8g2_update_dimension_common>:
static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8005e0e:	0003      	movs	r3, r0
{
 8005e10:	b570      	push	{r4, r5, r6, lr}
  t = u8g2->tile_buf_height;
 8005e12:	333c      	adds	r3, #60	; 0x3c
 8005e14:	781a      	ldrb	r2, [r3, #0]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8005e16:	6804      	ldr	r4, [r0, #0]
  t *= 8;
 8005e18:	00d1      	lsls	r1, r2, #3
  u8g2->pixel_buf_height = t;
 8005e1a:	70d9      	strb	r1, [r3, #3]
  
  t = display_info->tile_width;
 8005e1c:	7c23      	ldrb	r3, [r4, #16]
 8005e1e:	1c19      	adds	r1, r3, #0
 8005e20:	2b1f      	cmp	r3, #31
 8005e22:	d900      	bls.n	8005e26 <u8g2_update_dimension_common+0x18>
 8005e24:	211f      	movs	r1, #31
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
  u8g2->pixel_buf_width = t;
 8005e26:	0003      	movs	r3, r0
 8005e28:	b2c9      	uxtb	r1, r1
  t *= 8;
 8005e2a:	00c9      	lsls	r1, r1, #3
  u8g2->pixel_buf_width = t;
 8005e2c:	333e      	adds	r3, #62	; 0x3e
 8005e2e:	7019      	strb	r1, [r3, #0]
  
  t = u8g2->tile_curr_row;
  t *= 8;
  u8g2->pixel_curr_row = t;
 8005e30:	0001      	movs	r1, r0
  t = u8g2->tile_curr_row;
 8005e32:	3b01      	subs	r3, #1
 8005e34:	781d      	ldrb	r5, [r3, #0]
  u8g2->pixel_curr_row = t;
 8005e36:	3140      	adds	r1, #64	; 0x40
  t *= 8;
 8005e38:	00eb      	lsls	r3, r5, #3
 8005e3a:	b2db      	uxtb	r3, r3
  u8g2->pixel_curr_row = t;
 8005e3c:	700b      	strb	r3, [r1, #0]
  
  t = u8g2->tile_buf_height;
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8005e3e:	7c61      	ldrb	r1, [r4, #17]
 8005e40:	1956      	adds	r6, r2, r5
 8005e42:	428e      	cmp	r6, r1
 8005e44:	dd01      	ble.n	8005e4a <u8g2_update_dimension_common+0x3c>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8005e46:	1b4a      	subs	r2, r1, r5
 8005e48:	b2d2      	uxtb	r2, r2
  t *= 8;
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8005e4a:	0001      	movs	r1, r0
  t *= 8;
 8005e4c:	00d2      	lsls	r2, r2, #3
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8005e4e:	3141      	adds	r1, #65	; 0x41
 8005e50:	700b      	strb	r3, [r1, #0]
  u8g2->buf_y1 = u8g2->buf_y0;
  u8g2->buf_y1 += t;
 8005e52:	189b      	adds	r3, r3, r2
 8005e54:	0002      	movs	r2, r0
 8005e56:	3242      	adds	r2, #66	; 0x42
 8005e58:	7013      	strb	r3, [r2, #0]
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8005e5a:	0003      	movs	r3, r0
 8005e5c:	22f0      	movs	r2, #240	; 0xf0
 8005e5e:	3343      	adds	r3, #67	; 0x43
 8005e60:	701a      	strb	r2, [r3, #0]
  if ( display_info->pixel_width <= 240 )
 8005e62:	8aa2      	ldrh	r2, [r4, #20]
 8005e64:	2af0      	cmp	r2, #240	; 0xf0
 8005e66:	d800      	bhi.n	8005e6a <u8g2_update_dimension_common+0x5c>
    u8g2->width = display_info->pixel_width;
 8005e68:	701a      	strb	r2, [r3, #0]
  u8g2->height = display_info->pixel_height;
 8005e6a:	8ae3      	ldrh	r3, [r4, #22]
 8005e6c:	3044      	adds	r0, #68	; 0x44
 8005e6e:	7003      	strb	r3, [r0, #0]
#endif

}
 8005e70:	bd70      	pop	{r4, r5, r6, pc}

08005e72 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005e72:	b513      	push	{r0, r1, r4, lr}
 8005e74:	ac04      	add	r4, sp, #16
 8005e76:	7824      	ldrb	r4, [r4, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8005e78:	9400      	str	r4, [sp, #0]
 8005e7a:	f7ff fe4c 	bl	8005b16 <u8g2_draw_hv_line_2dir>
}
 8005e7e:	bd13      	pop	{r0, r1, r4, pc}

08005e80 <u8g2_apply_clip_window>:
{
 8005e80:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8005e82:	0006      	movs	r6, r0
 8005e84:	0005      	movs	r5, r0
 8005e86:	0007      	movs	r7, r0
{
 8005e88:	0004      	movs	r4, r0
 8005e8a:	b085      	sub	sp, #20
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8005e8c:	304c      	adds	r0, #76	; 0x4c
 8005e8e:	364a      	adds	r6, #74	; 0x4a
 8005e90:	354b      	adds	r5, #75	; 0x4b
 8005e92:	3749      	adds	r7, #73	; 0x49
 8005e94:	7833      	ldrb	r3, [r6, #0]
 8005e96:	782a      	ldrb	r2, [r5, #0]
 8005e98:	7839      	ldrb	r1, [r7, #0]
 8005e9a:	9003      	str	r0, [sp, #12]
 8005e9c:	7800      	ldrb	r0, [r0, #0]
 8005e9e:	9000      	str	r0, [sp, #0]
 8005ea0:	0020      	movs	r0, r4
 8005ea2:	f7ff fee6 	bl	8005c72 <u8g2_IsIntersection>
 8005ea6:	0023      	movs	r3, r4
 8005ea8:	3380      	adds	r3, #128	; 0x80
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	d102      	bne.n	8005eb4 <u8g2_apply_clip_window+0x34>
    u8g2->is_page_clip_window_intersection = 0;
 8005eae:	7018      	strb	r0, [r3, #0]
}
 8005eb0:	b005      	add	sp, #20
 8005eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    u8g2->is_page_clip_window_intersection = 1;
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8005eb8:	0023      	movs	r3, r4
 8005eba:	3345      	adds	r3, #69	; 0x45
 8005ebc:	783a      	ldrb	r2, [r7, #0]
 8005ebe:	7819      	ldrb	r1, [r3, #0]
 8005ec0:	4291      	cmp	r1, r2
 8005ec2:	d200      	bcs.n	8005ec6 <u8g2_apply_clip_window+0x46>
      u8g2->user_x0 = u8g2->clip_x0;
 8005ec4:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8005ec6:	0023      	movs	r3, r4
 8005ec8:	3346      	adds	r3, #70	; 0x46
 8005eca:	7832      	ldrb	r2, [r6, #0]
 8005ecc:	7819      	ldrb	r1, [r3, #0]
 8005ece:	4291      	cmp	r1, r2
 8005ed0:	d900      	bls.n	8005ed4 <u8g2_apply_clip_window+0x54>
      u8g2->user_x1 = u8g2->clip_x1;
 8005ed2:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8005ed4:	0023      	movs	r3, r4
 8005ed6:	3347      	adds	r3, #71	; 0x47
 8005ed8:	782a      	ldrb	r2, [r5, #0]
 8005eda:	7819      	ldrb	r1, [r3, #0]
 8005edc:	4291      	cmp	r1, r2
 8005ede:	d200      	bcs.n	8005ee2 <u8g2_apply_clip_window+0x62>
      u8g2->user_y0 = u8g2->clip_y0;
 8005ee0:	701a      	strb	r2, [r3, #0]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8005ee2:	9b03      	ldr	r3, [sp, #12]
 8005ee4:	3448      	adds	r4, #72	; 0x48
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	7822      	ldrb	r2, [r4, #0]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d9e0      	bls.n	8005eb0 <u8g2_apply_clip_window+0x30>
      u8g2->user_y1 = u8g2->clip_y1;
 8005eee:	7023      	strb	r3, [r4, #0]
}
 8005ef0:	e7de      	b.n	8005eb0 <u8g2_apply_clip_window+0x30>

08005ef2 <u8g2_update_page_win_r0>:
  u8g2->user_x0 = 0;
 8005ef2:	0003      	movs	r3, r0
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	3345      	adds	r3, #69	; 0x45
{
 8005ef8:	b510      	push	{r4, lr}
  u8g2->user_x0 = 0;
 8005efa:	701a      	strb	r2, [r3, #0]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8005efc:	0002      	movs	r2, r0
 8005efe:	3243      	adds	r2, #67	; 0x43
 8005f00:	7812      	ldrb	r2, [r2, #0]
 8005f02:	705a      	strb	r2, [r3, #1]
  u8g2->user_y0 = u8g2->buf_y0;
 8005f04:	0002      	movs	r2, r0
 8005f06:	3241      	adds	r2, #65	; 0x41
 8005f08:	7812      	ldrb	r2, [r2, #0]
 8005f0a:	709a      	strb	r2, [r3, #2]
  u8g2->user_y1 = u8g2->buf_y1;
 8005f0c:	0002      	movs	r2, r0
 8005f0e:	3242      	adds	r2, #66	; 0x42
 8005f10:	7812      	ldrb	r2, [r2, #0]
 8005f12:	70da      	strb	r2, [r3, #3]
  u8g2_apply_clip_window(u8g2);
 8005f14:	f7ff ffb4 	bl	8005e80 <u8g2_apply_clip_window>
}
 8005f18:	bd10      	pop	{r4, pc}

08005f1a <u8g2_update_dimension_r0>:
 8005f1a:	b510      	push	{r4, lr}
 8005f1c:	f7ff ff77 	bl	8005e0e <u8g2_update_dimension_common>
 8005f20:	bd10      	pop	{r4, pc}

08005f22 <u8g2_SetMaxClipWindow>:
  u8g2->clip_x0 = 0;
 8005f22:	0002      	movs	r2, r0
 8005f24:	2300      	movs	r3, #0
 8005f26:	3249      	adds	r2, #73	; 0x49
{
 8005f28:	b510      	push	{r4, lr}
  u8g2->clip_x0 = 0;
 8005f2a:	7013      	strb	r3, [r2, #0]
  u8g2->clip_y0 = 0;
 8005f2c:	7093      	strb	r3, [r2, #2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8005f2e:	3201      	adds	r2, #1
 8005f30:	33ff      	adds	r3, #255	; 0xff
 8005f32:	7013      	strb	r3, [r2, #0]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8005f34:	7093      	strb	r3, [r2, #2]
  u8g2->cb->update_page_win(u8g2);
 8005f36:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	4798      	blx	r3
}
 8005f3c:	bd10      	pop	{r4, pc}

08005f3e <u8g2_SetupBuffer>:
{
 8005f3e:	b570      	push	{r4, r5, r6, lr}
 8005f40:	0004      	movs	r4, r0
  u8g2->ll_hvline = ll_hvline_cb;
 8005f42:	6323      	str	r3, [r4, #48]	; 0x30
  u8g2->tile_buf_height = tile_buf_height;
 8005f44:	0023      	movs	r3, r4
  u8g2->font = NULL;
 8005f46:	2500      	movs	r5, #0
  u8g2->tile_buf_height = tile_buf_height;
 8005f48:	333c      	adds	r3, #60	; 0x3c
  u8g2->tile_buf_ptr = buf;
 8005f4a:	63a1      	str	r1, [r4, #56]	; 0x38
  u8g2->font = NULL;
 8005f4c:	6525      	str	r5, [r4, #80]	; 0x50
  u8g2->tile_buf_height = tile_buf_height;
 8005f4e:	701a      	strb	r2, [r3, #0]
  u8g2->tile_curr_row = 0;
 8005f50:	705d      	strb	r5, [r3, #1]
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8005f52:	3327      	adds	r3, #39	; 0x27
 8005f54:	701d      	strb	r5, [r3, #0]
  u8g2->draw_color = 1;
 8005f56:	0022      	movs	r2, r4
  u8g2->bitmap_transparency = 0;
 8005f58:	3322      	adds	r3, #34	; 0x22
 8005f5a:	701d      	strb	r5, [r3, #0]
  u8g2->draw_color = 1;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	3286      	adds	r2, #134	; 0x86
{
 8005f60:	9804      	ldr	r0, [sp, #16]
  u8g2->draw_color = 1;
 8005f62:	7013      	strb	r3, [r2, #0]
  u8g2->is_auto_page_clear = 1;
 8005f64:	7053      	strb	r3, [r2, #1]
  u8g2->cb->update_dimension(u8g2);
 8005f66:	6803      	ldr	r3, [r0, #0]
  u8g2->cb = u8g2_cb;
 8005f68:	6360      	str	r0, [r4, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 8005f6a:	0020      	movs	r0, r4
 8005f6c:	4798      	blx	r3
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8005f6e:	0020      	movs	r0, r4
 8005f70:	f7ff ffd7 	bl	8005f22 <u8g2_SetMaxClipWindow>
  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8005f74:	0020      	movs	r0, r4
  u8g2->font_decode.dir = 0;
 8005f76:	3466      	adds	r4, #102	; 0x66
  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8005f78:	f7ff fdba 	bl	8005af0 <u8g2_SetFontPosBaseline>
  u8g2->font_decode.dir = 0;
 8005f7c:	7025      	strb	r5, [r4, #0]
}
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}

08005f80 <u8x8_ascii_next>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
}

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8005f80:	2900      	cmp	r1, #0
 8005f82:	d002      	beq.n	8005f8a <u8x8_ascii_next+0xa>
    return 0x0ffff;	/* end of string detected*/
  return b;
 8005f84:	b288      	uxth	r0, r1
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8005f86:	290a      	cmp	r1, #10
 8005f88:	d100      	bne.n	8005f8c <u8x8_ascii_next+0xc>
    return 0x0ffff;	/* end of string detected*/
 8005f8a:	4801      	ldr	r0, [pc, #4]	; (8005f90 <u8x8_ascii_next+0x10>)
}
 8005f8c:	4770      	bx	lr
 8005f8e:	46c0      	nop			; (mov r8, r8)
 8005f90:	0000ffff 	.word	0x0000ffff

08005f94 <u8x8_utf8_init>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8005f94:	2300      	movs	r3, #0
 8005f96:	3008      	adds	r0, #8
 8005f98:	77c3      	strb	r3, [r0, #31]
}
 8005f9a:	4770      	bx	lr

08005f9c <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	0013      	movs	r3, r2
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8005fa0:	6904      	ldr	r4, [r0, #16]
 8005fa2:	000a      	movs	r2, r1
 8005fa4:	2117      	movs	r1, #23
 8005fa6:	47a0      	blx	r4
}
 8005fa8:	bd10      	pop	{r4, pc}

08005faa <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8005faa:	b507      	push	{r0, r1, r2, lr}
 8005fac:	466b      	mov	r3, sp
 8005fae:	1dda      	adds	r2, r3, #7
 8005fb0:	7011      	strb	r1, [r2, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8005fb2:	2101      	movs	r1, #1
 8005fb4:	f7ff fff2 	bl	8005f9c <u8x8_byte_SendBytes>
}
 8005fb8:	bd0e      	pop	{r1, r2, r3, pc}

08005fba <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8005fba:	b510      	push	{r4, lr}
 8005fbc:	000a      	movs	r2, r1
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8005fbe:	68c4      	ldr	r4, [r0, #12]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	2115      	movs	r1, #21
 8005fc4:	47a0      	blx	r4
}
 8005fc6:	bd10      	pop	{r4, pc}

08005fc8 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005fc8:	b510      	push	{r4, lr}
 8005fca:	0013      	movs	r3, r2
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8005fcc:	68c4      	ldr	r4, [r0, #12]
 8005fce:	000a      	movs	r2, r1
 8005fd0:	2117      	movs	r1, #23
 8005fd2:	47a0      	blx	r4
}
 8005fd4:	bd10      	pop	{r4, pc}

08005fd6 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8005fd6:	2300      	movs	r3, #0
{
 8005fd8:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8005fda:	001a      	movs	r2, r3
 8005fdc:	68c4      	ldr	r4, [r0, #12]
 8005fde:	2118      	movs	r1, #24
 8005fe0:	47a0      	blx	r4
}
 8005fe2:	bd10      	pop	{r4, pc}

08005fe4 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8005fe4:	2300      	movs	r3, #0
{
 8005fe6:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8005fe8:	001a      	movs	r2, r3
 8005fea:	68c4      	ldr	r4, [r0, #12]
 8005fec:	2119      	movs	r1, #25
 8005fee:	47a0      	blx	r4
}
 8005ff0:	bd10      	pop	{r4, pc}

08005ff2 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8005ff2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ff4:	0005      	movs	r5, r0
 8005ff6:	000c      	movs	r4, r1
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8005ff8:	7821      	ldrb	r1, [r4, #0]
    data++;
    switch( cmd )
 8005ffa:	2917      	cmp	r1, #23
 8005ffc:	d018      	beq.n	8006030 <u8x8_cad_SendSequence+0x3e>
 8005ffe:	d802      	bhi.n	8006006 <u8x8_cad_SendSequence+0x14>
 8006000:	2915      	cmp	r1, #21
 8006002:	d20c      	bcs.n	800601e <u8x8_cad_SendSequence+0x2c>
	  break;
      default:
	return;
    }
  }
}
 8006004:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    switch( cmd )
 8006006:	2919      	cmp	r1, #25
 8006008:	d91b      	bls.n	8006042 <u8x8_cad_SendSequence+0x50>
 800600a:	29fe      	cmp	r1, #254	; 0xfe
 800600c:	d1fa      	bne.n	8006004 <u8x8_cad_SendSequence+0x12>
	  v = *data;
 800600e:	466b      	mov	r3, sp
 8006010:	7862      	ldrb	r2, [r4, #1]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8006012:	2129      	movs	r1, #41	; 0x29
 8006014:	0028      	movs	r0, r5
	  v = *data;
 8006016:	71da      	strb	r2, [r3, #7]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8006018:	f000 f96b 	bl	80062f2 <u8x8_gpio_call>
 800601c:	e006      	b.n	800602c <u8x8_cad_SendSequence+0x3a>
	  v = *data;
 800601e:	466b      	mov	r3, sp
 8006020:	7862      	ldrb	r2, [r4, #1]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8006022:	0028      	movs	r0, r5
	  v = *data;
 8006024:	71da      	strb	r2, [r3, #7]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8006026:	68ee      	ldr	r6, [r5, #12]
 8006028:	2300      	movs	r3, #0
 800602a:	47b0      	blx	r6
	  data++;
 800602c:	3402      	adds	r4, #2
	  break;
 800602e:	e7e3      	b.n	8005ff8 <u8x8_cad_SendSequence+0x6>
	  v = *data;
 8006030:	466b      	mov	r3, sp
 8006032:	1dda      	adds	r2, r3, #7
 8006034:	7863      	ldrb	r3, [r4, #1]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8006036:	2101      	movs	r1, #1
 8006038:	0028      	movs	r0, r5
	  v = *data;
 800603a:	7013      	strb	r3, [r2, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 800603c:	f7ff ffc4 	bl	8005fc8 <u8x8_cad_SendData>
 8006040:	e7f4      	b.n	800602c <u8x8_cad_SendSequence+0x3a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8006042:	2300      	movs	r3, #0
 8006044:	0028      	movs	r0, r5
 8006046:	001a      	movs	r2, r3
 8006048:	68ee      	ldr	r6, [r5, #12]
    data++;
 800604a:	3401      	adds	r4, #1
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800604c:	47b0      	blx	r6
	  break;
 800604e:	e7d3      	b.n	8005ff8 <u8x8_cad_SendSequence+0x6>

08006050 <u8x8_cad_st7920_spi>:
}

/* cad procedure for the ST7920 in SPI mode */
/* u8x8_byte_SetDC is not used */
uint8_t u8x8_cad_st7920_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006052:	9300      	str	r3, [sp, #0]
  uint8_t b;
  uint8_t i;
  static uint8_t buf[16];
  uint8_t *ptr;
  
  switch(msg)
 8006054:	000b      	movs	r3, r1
 8006056:	3b14      	subs	r3, #20
{
 8006058:	0004      	movs	r4, r0
 800605a:	0016      	movs	r6, r2
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
    default:
      return 0;
 800605c:	2000      	movs	r0, #0
  switch(msg)
 800605e:	2b05      	cmp	r3, #5
 8006060:	d834      	bhi.n	80060cc <u8x8_cad_st7920_spi+0x7c>
 8006062:	0018      	movs	r0, r3
 8006064:	f7fa f862 	bl	800012c <__gnu_thumb1_case_uqi>
 8006068:	33220376 	.word	0x33220376
 800606c:	7676      	.short	0x7676
      u8x8_byte_SendByte(u8x8, 0x0f8);
 800606e:	21f8      	movs	r1, #248	; 0xf8
 8006070:	0020      	movs	r0, r4
 8006072:	f7ff ff9a 	bl	8005faa <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8006076:	2201      	movs	r2, #1
 8006078:	212c      	movs	r1, #44	; 0x2c
 800607a:	0020      	movs	r0, r4
 800607c:	f000 f939 	bl	80062f2 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 8006080:	230f      	movs	r3, #15
 8006082:	0031      	movs	r1, r6
 8006084:	0020      	movs	r0, r4
 8006086:	4399      	bics	r1, r3
 8006088:	f7ff ff8f 	bl	8005faa <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 800608c:	0136      	lsls	r6, r6, #4
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 800608e:	212c      	movs	r1, #44	; 0x2c
 8006090:	0020      	movs	r0, r4
 8006092:	2201      	movs	r2, #1
 8006094:	f000 f92d 	bl	80062f2 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 8006098:	b2f1      	uxtb	r1, r6
 800609a:	0020      	movs	r0, r4
 800609c:	f7ff ff85 	bl	8005faa <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 80060a0:	2201      	movs	r2, #1
 80060a2:	212c      	movs	r1, #44	; 0x2c
 80060a4:	0020      	movs	r0, r4
 80060a6:	f000 f924 	bl	80062f2 <u8x8_gpio_call>
 80060aa:	e00e      	b.n	80060ca <u8x8_cad_st7920_spi+0x7a>
      u8x8_byte_SendByte(u8x8, 0x0f8);
 80060ac:	21f8      	movs	r1, #248	; 0xf8
 80060ae:	0020      	movs	r0, r4
 80060b0:	f7ff ff7b 	bl	8005faa <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 80060b4:	230f      	movs	r3, #15
 80060b6:	0031      	movs	r1, r6
 80060b8:	0020      	movs	r0, r4
 80060ba:	4399      	bics	r1, r3
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 80060bc:	0136      	lsls	r6, r6, #4
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 80060be:	f7ff ff74 	bl	8005faa <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 80060c2:	b2f1      	uxtb	r1, r6
 80060c4:	0020      	movs	r0, r4
 80060c6:	f7ff ff70 	bl	8005faa <u8x8_byte_SendByte>
  }
  return 1;
 80060ca:	2001      	movs	r0, #1
}
 80060cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      while( arg_int >= 8 )
 80060ce:	0035      	movs	r5, r6
      u8x8_byte_SendByte(u8x8, 0x0fa);
 80060d0:	21fa      	movs	r1, #250	; 0xfa
 80060d2:	0020      	movs	r0, r4
 80060d4:	f7ff ff69 	bl	8005faa <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 80060d8:	2201      	movs	r2, #1
 80060da:	212c      	movs	r1, #44	; 0x2c
 80060dc:	0020      	movs	r0, r4
 80060de:	f000 f908 	bl	80062f2 <u8x8_gpio_call>
      data = (uint8_t *)arg_ptr;
 80060e2:	9f00      	ldr	r7, [sp, #0]
      while( arg_int >= 8 )
 80060e4:	2d07      	cmp	r5, #7
 80060e6:	d819      	bhi.n	800611c <u8x8_cad_st7920_spi+0xcc>
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 80060e8:	270f      	movs	r7, #15
 80060ea:	08f1      	lsrs	r1, r6, #3
 80060ec:	9b00      	ldr	r3, [sp, #0]
 80060ee:	00cd      	lsls	r5, r1, #3
 80060f0:	00c9      	lsls	r1, r1, #3
 80060f2:	1a76      	subs	r6, r6, r1
 80060f4:	195d      	adds	r5, r3, r5
 80060f6:	b2f6      	uxtb	r6, r6
 80060f8:	19ab      	adds	r3, r5, r6
 80060fa:	9300      	str	r3, [sp, #0]
      while( arg_int > 0 )
 80060fc:	9b00      	ldr	r3, [sp, #0]
 80060fe:	429d      	cmp	r5, r3
 8006100:	d0ce      	beq.n	80060a0 <u8x8_cad_st7920_spi+0x50>
	b = *data;
 8006102:	782e      	ldrb	r6, [r5, #0]
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 8006104:	0020      	movs	r0, r4
 8006106:	0031      	movs	r1, r6
	u8x8_byte_SendByte(u8x8, b << 4);
 8006108:	0136      	lsls	r6, r6, #4
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 800610a:	43b9      	bics	r1, r7
 800610c:	f7ff ff4d 	bl	8005faa <u8x8_byte_SendByte>
	u8x8_byte_SendByte(u8x8, b << 4);
 8006110:	b2f1      	uxtb	r1, r6
 8006112:	0020      	movs	r0, r4
 8006114:	f7ff ff49 	bl	8005faa <u8x8_byte_SendByte>
	data++;
 8006118:	3501      	adds	r5, #1
 800611a:	e7ef      	b.n	80060fc <u8x8_cad_st7920_spi+0xac>
 800611c:	0038      	movs	r0, r7
      while( arg_int >= 8 )
 800611e:	2100      	movs	r1, #0
	  b = *data++;
 8006120:	7803      	ldrb	r3, [r0, #0]
 8006122:	3001      	adds	r0, #1
 8006124:	9301      	str	r3, [sp, #4]
	  *ptr++= b & 0x0f0;
 8006126:	001a      	movs	r2, r3
 8006128:	230f      	movs	r3, #15
 800612a:	439a      	bics	r2, r3
 800612c:	1c13      	adds	r3, r2, #0
 800612e:	4a0c      	ldr	r2, [pc, #48]	; (8006160 <u8x8_cad_st7920_spi+0x110>)
 8006130:	548b      	strb	r3, [r1, r2]
	  *ptr++= b;
 8006132:	1853      	adds	r3, r2, r1
 8006134:	469c      	mov	ip, r3
 8006136:	4662      	mov	r2, ip
	  b <<= 4;
 8006138:	9b01      	ldr	r3, [sp, #4]
 800613a:	3102      	adds	r1, #2
 800613c:	011b      	lsls	r3, r3, #4
	  *ptr++= b;
 800613e:	7053      	strb	r3, [r2, #1]
	} while( i > 0 );
 8006140:	2910      	cmp	r1, #16
 8006142:	d1ed      	bne.n	8006120 <u8x8_cad_st7920_spi+0xd0>
	arg_int -= 8;
 8006144:	3d08      	subs	r5, #8
	u8x8_byte_SendBytes(u8x8, 16, buf); 
 8006146:	4a06      	ldr	r2, [pc, #24]	; (8006160 <u8x8_cad_st7920_spi+0x110>)
 8006148:	0020      	movs	r0, r4
 800614a:	3708      	adds	r7, #8
	arg_int -= 8;
 800614c:	b2ed      	uxtb	r5, r5
	u8x8_byte_SendBytes(u8x8, 16, buf); 
 800614e:	f7ff ff25 	bl	8005f9c <u8x8_byte_SendBytes>
 8006152:	e7c7      	b.n	80060e4 <u8x8_cad_st7920_spi+0x94>
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8006154:	6925      	ldr	r5, [r4, #16]
 8006156:	9b00      	ldr	r3, [sp, #0]
 8006158:	0020      	movs	r0, r4
 800615a:	47a8      	blx	r5
 800615c:	e7b6      	b.n	80060cc <u8x8_cad_st7920_spi+0x7c>
 800615e:	46c0      	nop			; (mov r8, r8)
 8006160:	20002308 	.word	0x20002308

08006164 <u8x8_d_st7920_common>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_st7920_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006166:	0004      	movs	r4, r0
 8006168:	b085      	sub	sp, #20
 800616a:	001f      	movs	r7, r3
  uint8_t x, y, c, i;
  uint8_t *ptr;
  switch(msg)
 800616c:	290b      	cmp	r1, #11
 800616e:	d00e      	beq.n	800618e <u8x8_d_st7920_common+0x2a>
 8006170:	290f      	cmp	r1, #15
 8006172:	d011      	beq.n	8006198 <u8x8_d_st7920_common+0x34>

      u8x8_cad_EndTransfer(u8x8);

      break;
    default:
      return 0;
 8006174:	2000      	movs	r0, #0
  switch(msg)
 8006176:	290a      	cmp	r1, #10
 8006178:	d107      	bne.n	800618a <u8x8_d_st7920_common+0x26>
      u8x8_d_helper_display_init(u8x8);
 800617a:	0020      	movs	r0, r4
 800617c:	f000 f861 	bl	8006242 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_init_seq);
 8006180:	4923      	ldr	r1, [pc, #140]	; (8006210 <u8x8_d_st7920_common+0xac>)
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 8006182:	0020      	movs	r0, r4
 8006184:	f7ff ff35 	bl	8005ff2 <u8x8_cad_SendSequence>
  }
  return 1;
 8006188:	2001      	movs	r0, #1
}
 800618a:	b005      	add	sp, #20
 800618c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave0_seq);
 800618e:	4921      	ldr	r1, [pc, #132]	; (8006214 <u8x8_d_st7920_common+0xb0>)
      if ( arg_int == 0 )
 8006190:	2a00      	cmp	r2, #0
 8006192:	d0f6      	beq.n	8006182 <u8x8_d_st7920_common+0x1e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 8006194:	4920      	ldr	r1, [pc, #128]	; (8006218 <u8x8_d_st7920_common+0xb4>)
 8006196:	e7f4      	b.n	8006182 <u8x8_d_st7920_common+0x1e>
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 8006198:	799d      	ldrb	r5, [r3, #6]
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 800619a:	795e      	ldrb	r6, [r3, #5]
      y*=8;
 800619c:	00ed      	lsls	r5, r5, #3
 800619e:	b2ed      	uxtb	r5, r5
      x /= 2;		/* not sure whether this is a clever idea, problem is, the ST7920 can address only every second tile */
 80061a0:	0876      	lsrs	r6, r6, #1
      if ( y >= 32 )	/* this is the adjustment for 128x64 displays */
 80061a2:	2d1f      	cmp	r5, #31
 80061a4:	d902      	bls.n	80061ac <u8x8_d_st7920_common+0x48>
	y-=32;
 80061a6:	3d20      	subs	r5, #32
 80061a8:	b2ed      	uxtb	r5, r5
	x+=8;
 80061aa:	3608      	adds	r6, #8
      u8x8_cad_StartTransfer(u8x8);
 80061ac:	0020      	movs	r0, r4
 80061ae:	f7ff ff12 	bl	8005fd6 <u8x8_cad_StartTransfer>
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 80061b2:	683b      	ldr	r3, [r7, #0]
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 80061b4:	213e      	movs	r1, #62	; 0x3e
 80061b6:	0020      	movs	r0, r4
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 80061b8:	9302      	str	r3, [sp, #8]
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 80061ba:	f7ff fefe 	bl	8005fba <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode, issue 487 */
 80061be:	213e      	movs	r1, #62	; 0x3e
 80061c0:	0020      	movs	r0, r4
 80061c2:	f7ff fefa 	bl	8005fba <u8x8_cad_SendCmd>
 80061c6:	2300      	movs	r3, #0
 80061c8:	9301      	str	r3, [sp, #4]
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 80061ca:	3b80      	subs	r3, #128	; 0x80
 80061cc:	431e      	orrs	r6, r3
 80061ce:	b2f3      	uxtb	r3, r6
 80061d0:	9303      	str	r3, [sp, #12]
	u8x8_cad_SendCmd(u8x8, 0x080 | (y+i) );      /* y pos  */
 80061d2:	9b01      	ldr	r3, [sp, #4]
 80061d4:	0020      	movs	r0, r4
 80061d6:	18e9      	adds	r1, r5, r3
 80061d8:	2380      	movs	r3, #128	; 0x80
 80061da:	425b      	negs	r3, r3
 80061dc:	4319      	orrs	r1, r3
 80061de:	b2c9      	uxtb	r1, r1
 80061e0:	f7ff feeb 	bl	8005fba <u8x8_cad_SendCmd>
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 80061e4:	9903      	ldr	r1, [sp, #12]
 80061e6:	0020      	movs	r0, r4
 80061e8:	f7ff fee7 	bl	8005fba <u8x8_cad_SendCmd>
	c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 80061ec:	793e      	ldrb	r6, [r7, #4]
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes, send one line of data */
 80061ee:	9a02      	ldr	r2, [sp, #8]
 80061f0:	0031      	movs	r1, r6
 80061f2:	0020      	movs	r0, r4
 80061f4:	f7ff fee8 	bl	8005fc8 <u8x8_cad_SendData>
	ptr += c;
 80061f8:	9b02      	ldr	r3, [sp, #8]
 80061fa:	199b      	adds	r3, r3, r6
 80061fc:	9302      	str	r3, [sp, #8]
 80061fe:	9b01      	ldr	r3, [sp, #4]
 8006200:	3301      	adds	r3, #1
 8006202:	9301      	str	r3, [sp, #4]
      for( i = 0; i < 8; i++ )
 8006204:	2b08      	cmp	r3, #8
 8006206:	d1e4      	bne.n	80061d2 <u8x8_d_st7920_common+0x6e>
      u8x8_cad_EndTransfer(u8x8);
 8006208:	0020      	movs	r0, r4
 800620a:	f7ff feeb 	bl	8005fe4 <u8x8_cad_EndTransfer>
 800620e:	e7bb      	b.n	8006188 <u8x8_d_st7920_common+0x24>
 8006210:	080090dc 	.word	0x080090dc
 8006214:	080090ef 	.word	0x080090ef
 8006218:	080090f6 	.word	0x080090f6

0800621c <u8x8_d_st7920_128x64>:
  }
  return 1;
}

uint8_t u8x8_d_st7920_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800621c:	b510      	push	{r4, lr}
  switch(msg)
 800621e:	2909      	cmp	r1, #9
 8006220:	d104      	bne.n	800622c <u8x8_d_st7920_128x64+0x10>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
 8006222:	4904      	ldr	r1, [pc, #16]	; (8006234 <u8x8_d_st7920_128x64+0x18>)
 8006224:	f000 f808 	bl	8006238 <u8x8_d_helper_display_setup_memory>
      break;
    default:
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
  }
  return 1;
 8006228:	2001      	movs	r0, #1
}
 800622a:	bd10      	pop	{r4, pc}
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
 800622c:	f7ff ff9a 	bl	8006164 <u8x8_d_st7920_common>
 8006230:	e7fb      	b.n	800622a <u8x8_d_st7920_128x64+0xe>
 8006232:	46c0      	nop			; (mov r8, r8)
 8006234:	08009104 	.word	0x08009104

08006238 <u8x8_d_helper_display_setup_memory>:
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8006238:	6001      	str	r1, [r0, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800623a:	7c8b      	ldrb	r3, [r1, #18]
 800623c:	3003      	adds	r0, #3
 800623e:	77c3      	strb	r3, [r0, #31]
}
 8006240:	4770      	bx	lr

08006242 <u8x8_d_helper_display_init>:
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8006242:	2300      	movs	r3, #0
{
 8006244:	b570      	push	{r4, r5, r6, lr}
      u8x8_gpio_Init(u8x8);
 8006246:	001a      	movs	r2, r3
 8006248:	2128      	movs	r1, #40	; 0x28
 800624a:	6945      	ldr	r5, [r0, #20]
{
 800624c:	0004      	movs	r4, r0
      u8x8_gpio_Init(u8x8);
 800624e:	47a8      	blx	r5
      u8x8_cad_Init(u8x8);
 8006250:	2300      	movs	r3, #0
 8006252:	68e5      	ldr	r5, [r4, #12]
 8006254:	001a      	movs	r2, r3
 8006256:	2114      	movs	r1, #20
 8006258:	0020      	movs	r0, r4
 800625a:	47a8      	blx	r5

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800625c:	0020      	movs	r0, r4
 800625e:	2201      	movs	r2, #1
 8006260:	214b      	movs	r1, #75	; 0x4b
 8006262:	f000 f846 	bl	80062f2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	0020      	movs	r0, r4
 800626a:	791a      	ldrb	r2, [r3, #4]
 800626c:	2129      	movs	r1, #41	; 0x29
 800626e:	f000 f840 	bl	80062f2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8006272:	0020      	movs	r0, r4
 8006274:	2200      	movs	r2, #0
 8006276:	214b      	movs	r1, #75	; 0x4b
 8006278:	f000 f83b 	bl	80062f2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800627c:	6823      	ldr	r3, [r4, #0]
 800627e:	0020      	movs	r0, r4
 8006280:	791a      	ldrb	r2, [r3, #4]
 8006282:	2129      	movs	r1, #41	; 0x29
 8006284:	f000 f835 	bl	80062f2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8006288:	0020      	movs	r0, r4
 800628a:	2201      	movs	r2, #1
 800628c:	214b      	movs	r1, #75	; 0x4b
 800628e:	f000 f830 	bl	80062f2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	2129      	movs	r1, #41	; 0x29
 8006296:	795a      	ldrb	r2, [r3, #5]
 8006298:	0020      	movs	r0, r4
 800629a:	f000 f82a 	bl	80062f2 <u8x8_gpio_call>
}    
 800629e:	bd70      	pop	{r4, r5, r6, pc}

080062a0 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80062a0:	b513      	push	{r0, r1, r4, lr}
  u8x8_tile_t tile;
  tile.x_pos = x;
 80062a2:	466c      	mov	r4, sp
  tile.y_pos = y;
  tile.cnt = cnt;
 80062a4:	7123      	strb	r3, [r4, #4]
  tile.tile_ptr = tile_ptr;
 80062a6:	9b04      	ldr	r3, [sp, #16]
  tile.x_pos = x;
 80062a8:	7161      	strb	r1, [r4, #5]
  tile.y_pos = y;
 80062aa:	71a2      	strb	r2, [r4, #6]
  tile.tile_ptr = tile_ptr;
 80062ac:	9300      	str	r3, [sp, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 80062ae:	6884      	ldr	r4, [r0, #8]
 80062b0:	466b      	mov	r3, sp
 80062b2:	2201      	movs	r2, #1
 80062b4:	210f      	movs	r1, #15
 80062b6:	47a0      	blx	r4
}
 80062b8:	bd16      	pop	{r1, r2, r4, pc}

080062ba <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 80062ba:	2300      	movs	r3, #0
{
 80062bc:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 80062be:	001a      	movs	r2, r3
 80062c0:	6884      	ldr	r4, [r0, #8]
 80062c2:	2109      	movs	r1, #9
 80062c4:	47a0      	blx	r4
}
 80062c6:	bd10      	pop	{r4, pc}

080062c8 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 80062c8:	2300      	movs	r3, #0
{
 80062ca:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 80062cc:	001a      	movs	r2, r3
 80062ce:	6884      	ldr	r4, [r0, #8]
 80062d0:	210a      	movs	r1, #10
 80062d2:	47a0      	blx	r4
}
 80062d4:	bd10      	pop	{r4, pc}

080062d6 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80062d6:	b510      	push	{r4, lr}
 80062d8:	000a      	movs	r2, r1
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80062da:	6884      	ldr	r4, [r0, #8]
 80062dc:	2300      	movs	r3, #0
 80062de:	210b      	movs	r1, #11
 80062e0:	47a0      	blx	r4
}
 80062e2:	bd10      	pop	{r4, pc}

080062e4 <u8x8_RefreshDisplay>:
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80062e4:	2300      	movs	r3, #0
{
 80062e6:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80062e8:	001a      	movs	r2, r3
 80062ea:	6884      	ldr	r4, [r0, #8]
 80062ec:	2110      	movs	r1, #16
 80062ee:	47a0      	blx	r4
}
 80062f0:	bd10      	pop	{r4, pc}

080062f2 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80062f2:	b510      	push	{r4, lr}
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80062f4:	2300      	movs	r3, #0
 80062f6:	6944      	ldr	r4, [r0, #20]
 80062f8:	47a0      	blx	r4
}
 80062fa:	bd10      	pop	{r4, pc}

080062fc <u8x8_dummy_cb>:
/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
}
 80062fc:	2000      	movs	r0, #0
 80062fe:	4770      	bx	lr

08006300 <u8x8_SetupDefaults>:
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
    u8x8->display_info = NULL;
 8006300:	2300      	movs	r3, #0
    u8x8->display_cb = u8x8_dummy_cb;
 8006302:	4a09      	ldr	r2, [pc, #36]	; (8006328 <u8x8_SetupDefaults+0x28>)
    u8x8->display_info = NULL;
 8006304:	6003      	str	r3, [r0, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8006306:	6082      	str	r2, [r0, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8006308:	60c2      	str	r2, [r0, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 800630a:	6102      	str	r2, [r0, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800630c:	6142      	str	r2, [r0, #20]
    u8x8->is_font_inverse_mode = 0;
 800630e:	1d02      	adds	r2, r0, #4
 8006310:	77d3      	strb	r3, [r2, #31]
    u8x8->device_address = 0;
 8006312:	1dc2      	adds	r2, r0, #7
 8006314:	77d3      	strb	r3, [r2, #31]
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8006316:	3201      	adds	r2, #1
 8006318:	77d3      	strb	r3, [r2, #31]
    u8x8->bus_clock = 0;		/* issue 769 */
 800631a:	6183      	str	r3, [r0, #24]
    u8x8->i2c_address = 255;
 800631c:	1d42      	adds	r2, r0, #5
 800631e:	33ff      	adds	r3, #255	; 0xff
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8006320:	3029      	adds	r0, #41	; 0x29
    u8x8->i2c_address = 255;
 8006322:	77d3      	strb	r3, [r2, #31]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8006324:	7003      	strb	r3, [r0, #0]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8006326:	4770      	bx	lr
 8006328:	080062fd 	.word	0x080062fd

0800632c <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632e:	0004      	movs	r4, r0
 8006330:	000f      	movs	r7, r1
 8006332:	0016      	movs	r6, r2
 8006334:	001d      	movs	r5, r3
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8006336:	f7ff ffe3 	bl	8006300 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
  u8x8->cad_cb = cad_cb;
  u8x8->byte_cb = byte_cb;
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800633a:	9b06      	ldr	r3, [sp, #24]
  u8x8->display_cb = display_cb;
 800633c:	60a7      	str	r7, [r4, #8]
  u8x8->cad_cb = cad_cb;
 800633e:	60e6      	str	r6, [r4, #12]
  u8x8->byte_cb = byte_cb;
 8006340:	6125      	str	r5, [r4, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8006342:	6163      	str	r3, [r4, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8006344:	0020      	movs	r0, r4
 8006346:	f7ff ffb8 	bl	80062ba <u8x8_SetupMemory>
}
 800634a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800634c <debug_cons_init_handle>:
char uart_char_buf[CONSOLE_RECIEVE_BUFFER_SIZE];
uint8_t uart_char_buf_index = 0;

void debug_cons_init_handle(UART_HandleTypeDef* huart, osMutexId mutex)
{
	debug_cons_handle = huart;
 800634c:	4b06      	ldr	r3, [pc, #24]	; (8006368 <debug_cons_init_handle+0x1c>)
{
 800634e:	b510      	push	{r4, lr}
	debug_cons_handle = huart;
 8006350:	6018      	str	r0, [r3, #0]
	uart_mutex = mutex;
 8006352:	4b06      	ldr	r3, [pc, #24]	; (800636c <debug_cons_init_handle+0x20>)
	HAL_UART_Receive_DMA(debug_cons_handle, &uart_rcv_buf, 1);
 8006354:	2201      	movs	r2, #1
	uart_mutex = mutex;
 8006356:	6019      	str	r1, [r3, #0]
	HAL_UART_Receive_DMA(debug_cons_handle, &uart_rcv_buf, 1);
 8006358:	4905      	ldr	r1, [pc, #20]	; (8006370 <debug_cons_init_handle+0x24>)
 800635a:	f7fd fdf3 	bl	8003f44 <HAL_UART_Receive_DMA>
	if (CONSOLE_RECIEVE_BUFFER_SIZE < 1)
	{
		debug_cons_println("Internal Error: CONSOLE_RECIEVE_BUFFER_SIZE is 0.");
	}
	uart_char_buf[0] = 0x00;
 800635e:	2200      	movs	r2, #0
 8006360:	4b04      	ldr	r3, [pc, #16]	; (8006374 <debug_cons_init_handle+0x28>)
 8006362:	701a      	strb	r2, [r3, #0]
}
 8006364:	bd10      	pop	{r4, pc}
 8006366:	46c0      	nop			; (mov r8, r8)
 8006368:	20002318 	.word	0x20002318
 800636c:	2000282c 	.word	0x2000282c
 8006370:	20002830 	.word	0x20002830
 8006374:	200027ec 	.word	0x200027ec

08006378 <debug_cons_print>:

void debug_cons_print(char* msg)
{
 8006378:	b570      	push	{r4, r5, r6, lr}
	if (debug_cons_handle == 0x00)
 800637a:	4c0c      	ldr	r4, [pc, #48]	; (80063ac <debug_cons_print+0x34>)
{
 800637c:	0005      	movs	r5, r0
	if (debug_cons_handle == 0x00)
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d103      	bne.n	800638c <debug_cons_print+0x14>
		else
			HAL_Delay(5);
	}
	uart_state = 1; // Occupy UART for transfer
	HAL_UART_Transmit_DMA(debug_cons_handle, (uint8_t*) msg, strlen(msg)); // Transfer the message using DMA.
}
 8006384:	bd70      	pop	{r4, r5, r6, pc}
			osDelay(5); // Delay 5ms for next try and give the RTOS the option to halt the executing thread.
 8006386:	2005      	movs	r0, #5
 8006388:	f7fe f9a6 	bl	80046d8 <osDelay>
	while (uart_state == 1) // Wait for the current transfer to be complete
 800638c:	4b08      	ldr	r3, [pc, #32]	; (80063b0 <debug_cons_print+0x38>)
 800638e:	781a      	ldrb	r2, [r3, #0]
 8006390:	2a01      	cmp	r2, #1
 8006392:	d0f8      	beq.n	8006386 <debug_cons_print+0xe>
	uart_state = 1; // Occupy UART for transfer
 8006394:	2201      	movs	r2, #1
	HAL_UART_Transmit_DMA(debug_cons_handle, (uint8_t*) msg, strlen(msg)); // Transfer the message using DMA.
 8006396:	0028      	movs	r0, r5
	uart_state = 1; // Occupy UART for transfer
 8006398:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(debug_cons_handle, (uint8_t*) msg, strlen(msg)); // Transfer the message using DMA.
 800639a:	f7f9 feb5 	bl	8000108 <strlen>
 800639e:	0029      	movs	r1, r5
 80063a0:	b282      	uxth	r2, r0
 80063a2:	6820      	ldr	r0, [r4, #0]
 80063a4:	f7fd fd88 	bl	8003eb8 <HAL_UART_Transmit_DMA>
 80063a8:	e7ec      	b.n	8006384 <debug_cons_print+0xc>
 80063aa:	46c0      	nop			; (mov r8, r8)
 80063ac:	20002318 	.word	0x20002318
 80063b0:	2000231d 	.word	0x2000231d

080063b4 <debug_cons_print_char>:

void debug_cons_print_char(char ch)
{
 80063b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063b6:	466b      	mov	r3, sp
	if (debug_cons_handle == 0x00)
 80063b8:	4c0a      	ldr	r4, [pc, #40]	; (80063e4 <debug_cons_print_char+0x30>)
{
 80063ba:	1ddd      	adds	r5, r3, #7
	if (debug_cons_handle == 0x00)
 80063bc:	6823      	ldr	r3, [r4, #0]
{
 80063be:	7028      	strb	r0, [r5, #0]
	if (debug_cons_handle == 0x00)
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d103      	bne.n	80063cc <debug_cons_print_char+0x18>
	{
		osDelay(5); // Delay 5ms for next try and give the RTOS the option to halt the executing thread.
	}
	uart_state = 1; // Occupy UART for transfer
	HAL_UART_Transmit_DMA(debug_cons_handle, (uint8_t*) &ch, 1); // Transfer the message using DMA.
}
 80063c4:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
		osDelay(5); // Delay 5ms for next try and give the RTOS the option to halt the executing thread.
 80063c6:	2005      	movs	r0, #5
 80063c8:	f7fe f986 	bl	80046d8 <osDelay>
	while (uart_state == 1) // Wait for the current transfer to be complete
 80063cc:	4b06      	ldr	r3, [pc, #24]	; (80063e8 <debug_cons_print_char+0x34>)
 80063ce:	781a      	ldrb	r2, [r3, #0]
 80063d0:	2a01      	cmp	r2, #1
 80063d2:	d0f8      	beq.n	80063c6 <debug_cons_print_char+0x12>
	uart_state = 1; // Occupy UART for transfer
 80063d4:	2201      	movs	r2, #1
	HAL_UART_Transmit_DMA(debug_cons_handle, (uint8_t*) &ch, 1); // Transfer the message using DMA.
 80063d6:	0029      	movs	r1, r5
 80063d8:	6820      	ldr	r0, [r4, #0]
	uart_state = 1; // Occupy UART for transfer
 80063da:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(debug_cons_handle, (uint8_t*) &ch, 1); // Transfer the message using DMA.
 80063dc:	f7fd fd6c 	bl	8003eb8 <HAL_UART_Transmit_DMA>
 80063e0:	e7f0      	b.n	80063c4 <debug_cons_print_char+0x10>
 80063e2:	46c0      	nop			; (mov r8, r8)
 80063e4:	20002318 	.word	0x20002318
 80063e8:	2000231d 	.word	0x2000231d

080063ec <debug_cons_println>:

void debug_cons_println(char* msg)
{
 80063ec:	b510      	push	{r4, lr}
	debug_cons_print(msg);
 80063ee:	f7ff ffc3 	bl	8006378 <debug_cons_print>
	debug_cons_print(CONSOLE_CHARACTER_NEW_LINE);
 80063f2:	4802      	ldr	r0, [pc, #8]	; (80063fc <debug_cons_println+0x10>)
 80063f4:	f7ff ffc0 	bl	8006378 <debug_cons_print>
}
 80063f8:	bd10      	pop	{r4, pc}
 80063fa:	46c0      	nop			; (mov r8, r8)
 80063fc:	0800911c 	.word	0x0800911c

08006400 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_state = 0; // Free the state to indicate that the current DMA transfer is completed.
 8006400:	2200      	movs	r2, #0
 8006402:	4b01      	ldr	r3, [pc, #4]	; (8006408 <HAL_UART_TxCpltCallback+0x8>)
 8006404:	701a      	strb	r2, [r3, #0]
}
 8006406:	4770      	bx	lr
 8006408:	2000231d 	.word	0x2000231d

0800640c <debug_rcv_proc_cmd>:
		debug_cons_print_char((char) uart_rcv_buf); // Loopback the input of the user.
	}
}

void debug_rcv_proc_cmd(char* cmd)
{
 800640c:	b510      	push	{r4, lr}
 800640e:	0004      	movs	r4, r0
	debug_cons_print("Processing command: ");
 8006410:	4803      	ldr	r0, [pc, #12]	; (8006420 <debug_rcv_proc_cmd+0x14>)
 8006412:	f7ff ffb1 	bl	8006378 <debug_cons_print>
	debug_cons_println(cmd);
 8006416:	0020      	movs	r0, r4
 8006418:	f7ff ffe8 	bl	80063ec <debug_cons_println>
}
 800641c:	bd10      	pop	{r4, pc}
 800641e:	46c0      	nop			; (mov r8, r8)
 8006420:	0800911e 	.word	0x0800911e

08006424 <HAL_UART_RxCpltCallback>:
{
 8006424:	b510      	push	{r4, lr}
	HAL_UART_Receive_DMA(debug_cons_handle, &uart_rcv_buf, 1);
 8006426:	4b0f      	ldr	r3, [pc, #60]	; (8006464 <HAL_UART_RxCpltCallback+0x40>)
 8006428:	4c0f      	ldr	r4, [pc, #60]	; (8006468 <HAL_UART_RxCpltCallback+0x44>)
 800642a:	2201      	movs	r2, #1
 800642c:	0021      	movs	r1, r4
 800642e:	6818      	ldr	r0, [r3, #0]
 8006430:	f7fd fd88 	bl	8003f44 <HAL_UART_Receive_DMA>
	if (((char) uart_rcv_buf) == '\n')
 8006434:	7820      	ldrb	r0, [r4, #0]
 8006436:	4a0d      	ldr	r2, [pc, #52]	; (800646c <HAL_UART_RxCpltCallback+0x48>)
 8006438:	280a      	cmp	r0, #10
 800643a:	d106      	bne.n	800644a <HAL_UART_RxCpltCallback+0x26>
		uart_char_buf_index = 0;
 800643c:	2300      	movs	r3, #0
		uart_char_buf[0] = 0x00;
 800643e:	480c      	ldr	r0, [pc, #48]	; (8006470 <HAL_UART_RxCpltCallback+0x4c>)
		uart_char_buf_index = 0;
 8006440:	7013      	strb	r3, [r2, #0]
		uart_char_buf[0] = 0x00;
 8006442:	7003      	strb	r3, [r0, #0]
		debug_rcv_proc_cmd(uart_char_buf);
 8006444:	f7ff ffe2 	bl	800640c <debug_rcv_proc_cmd>
}
 8006448:	bd10      	pop	{r4, pc}
	else if (uart_char_buf_index < CONSOLE_RECIEVE_BUFFER_SIZE - 1) // Check if the new char fits in the char buffer (plus the size of the binary 0 at the end of the char buffer)
 800644a:	7813      	ldrb	r3, [r2, #0]
 800644c:	2b3e      	cmp	r3, #62	; 0x3e
 800644e:	d8fb      	bhi.n	8006448 <HAL_UART_RxCpltCallback+0x24>
		uart_char_buf[uart_char_buf_index] = (char) uart_rcv_buf;
 8006450:	4907      	ldr	r1, [pc, #28]	; (8006470 <HAL_UART_RxCpltCallback+0x4c>)
 8006452:	54c8      	strb	r0, [r1, r3]
		uart_char_buf_index++;
 8006454:	3301      	adds	r3, #1
 8006456:	b2db      	uxtb	r3, r3
 8006458:	7013      	strb	r3, [r2, #0]
		uart_char_buf[uart_char_buf_index] = 0;
 800645a:	2200      	movs	r2, #0
 800645c:	54ca      	strb	r2, [r1, r3]
		debug_cons_print_char((char) uart_rcv_buf); // Loopback the input of the user.
 800645e:	f7ff ffa9 	bl	80063b4 <debug_cons_print_char>
}
 8006462:	e7f1      	b.n	8006448 <HAL_UART_RxCpltCallback+0x24>
 8006464:	20002318 	.word	0x20002318
 8006468:	20002830 	.word	0x20002830
 800646c:	2000231c 	.word	0x2000231c
 8006470:	200027ec 	.word	0x200027ec

08006474 <display_init>:
void display_init(SPI_HandleTypeDef* hspi, GPIO_TypeDef* cs_port,
		uint16_t cs_pin, GPIO_TypeDef* rst_port, uint16_t rst_pin,
		GPIO_TypeDef* dc_port, uint16_t dc_pin, GPIO_TypeDef* spi_sck_port,
		uint16_t spi_sck_pin, GPIO_TypeDef* spi_mosi_port,
		uint16_t spi_mosi_pin)
{
 8006474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006476:	9301      	str	r3, [sp, #4]
	display_spi_handle = hspi;
 8006478:	4b18      	ldr	r3, [pc, #96]	; (80064dc <display_init+0x68>)
{
 800647a:	ad0a      	add	r5, sp, #40	; 0x28
	display_spi_handle = hspi;
 800647c:	6018      	str	r0, [r3, #0]
	display_cs_port = cs_port;
 800647e:	4818      	ldr	r0, [pc, #96]	; (80064e0 <display_init+0x6c>)
	display_cs_pin = cs_pin;
	display_dc_port = dc_port;
 8006480:	9b09      	ldr	r3, [sp, #36]	; 0x24
	display_cs_port = cs_port;
 8006482:	6001      	str	r1, [r0, #0]
	display_cs_pin = cs_pin;
 8006484:	4917      	ldr	r1, [pc, #92]	; (80064e4 <display_init+0x70>)
{
 8006486:	882f      	ldrh	r7, [r5, #0]
	display_cs_pin = cs_pin;
 8006488:	800a      	strh	r2, [r1, #0]
	display_dc_port = dc_port;
 800648a:	4a17      	ldr	r2, [pc, #92]	; (80064e8 <display_init+0x74>)
{
 800648c:	ad0c      	add	r5, sp, #48	; 0x30
	display_dc_port = dc_port;
 800648e:	6013      	str	r3, [r2, #0]
	display_dc_pin = dc_pin;
 8006490:	4a16      	ldr	r2, [pc, #88]	; (80064ec <display_init+0x78>)
	display_spi_sck_port = spi_sck_port;
 8006492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	display_dc_pin = dc_pin;
 8006494:	8017      	strh	r7, [r2, #0]
	display_spi_sck_port = spi_sck_port;
 8006496:	4a16      	ldr	r2, [pc, #88]	; (80064f0 <display_init+0x7c>)
{
 8006498:	882e      	ldrh	r6, [r5, #0]
	display_spi_sck_port = spi_sck_port;
 800649a:	6013      	str	r3, [r2, #0]
	display_spi_sck_pin = spi_sck_pin;
 800649c:	4a15      	ldr	r2, [pc, #84]	; (80064f4 <display_init+0x80>)
	display_spi_mosi_port = spi_mosi_port;
 800649e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	display_spi_sck_pin = spi_sck_pin;
 80064a0:	8016      	strh	r6, [r2, #0]
	display_spi_mosi_port = spi_mosi_port;
 80064a2:	4a15      	ldr	r2, [pc, #84]	; (80064f8 <display_init+0x84>)
{
 80064a4:	ad0e      	add	r5, sp, #56	; 0x38
	display_spi_mosi_port = spi_mosi_port;
 80064a6:	6013      	str	r3, [r2, #0]
{
 80064a8:	882d      	ldrh	r5, [r5, #0]
	display_spi_mosi_pin = spi_mosi_pin;
 80064aa:	4a14      	ldr	r2, [pc, #80]	; (80064fc <display_init+0x88>)
	display_rst_port = rst_port;
 80064ac:	9b01      	ldr	r3, [sp, #4]
	display_spi_mosi_pin = spi_mosi_pin;
 80064ae:	8015      	strh	r5, [r2, #0]
	display_rst_port = rst_port;
 80064b0:	4a13      	ldr	r2, [pc, #76]	; (8006500 <display_init+0x8c>)
{
 80064b2:	ac08      	add	r4, sp, #32
	display_rst_port = rst_port;
 80064b4:	6013      	str	r3, [r2, #0]
{
 80064b6:	8824      	ldrh	r4, [r4, #0]
	display_rst_pin = rst_pin;
 80064b8:	4b12      	ldr	r3, [pc, #72]	; (8006504 <display_init+0x90>)
 80064ba:	801c      	strh	r4, [r3, #0]

	u8g2_Setup_st7920_s_128x64_2(&u8g2, U8G2_R0, u8g_hw_port_byte_cb,
 80064bc:	4c12      	ldr	r4, [pc, #72]	; (8006508 <display_init+0x94>)
 80064be:	4b13      	ldr	r3, [pc, #76]	; (800650c <display_init+0x98>)
 80064c0:	4a13      	ldr	r2, [pc, #76]	; (8006510 <display_init+0x9c>)
 80064c2:	4914      	ldr	r1, [pc, #80]	; (8006514 <display_init+0xa0>)
 80064c4:	0020      	movs	r0, r4
 80064c6:	f7ff f87b 	bl	80055c0 <u8g2_Setup_st7920_s_128x64_2>
			u8g_hw_port_gpio_delay_cb);
	u8g2_InitDisplay(&u8g2);
 80064ca:	0020      	movs	r0, r4
 80064cc:	f7ff fefc 	bl	80062c8 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0);
 80064d0:	2100      	movs	r1, #0
 80064d2:	0020      	movs	r0, r4
 80064d4:	f7ff feff 	bl	80062d6 <u8x8_SetPowerSave>
}
 80064d8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80064da:	46c0      	nop			; (mov r8, r8)
 80064dc:	2000283c 	.word	0x2000283c
 80064e0:	200026c8 	.word	0x200026c8
 80064e4:	200026c4 	.word	0x200026c4
 80064e8:	20002848 	.word	0x20002848
 80064ec:	20002838 	.word	0x20002838
 80064f0:	20002834 	.word	0x20002834
 80064f4:	2000284c 	.word	0x2000284c
 80064f8:	20002850 	.word	0x20002850
 80064fc:	20002840 	.word	0x20002840
 8006500:	20002844 	.word	0x20002844
 8006504:	2000284e 	.word	0x2000284e
 8006508:	20002508 	.word	0x20002508
 800650c:	080073f1 	.word	0x080073f1
 8006510:	0800730d 	.word	0x0800730d
 8006514:	080090d0 	.word	0x080090d0

08006518 <display_util_draw_selector>:

/*
 * Draws a triangle menu item selector (4x7 pixels) to the given x and y coordinates. The x and y coordinates reference the bottom left of the selector.
 */
void display_util_draw_selector(u8g2_t* u8g2, uint8_t x, uint8_t y)
{
 8006518:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800651a:	0014      	movs	r4, r2
 800651c:	000d      	movs	r5, r1
 800651e:	0006      	movs	r6, r0
	u8g2_DrawLine(u8g2, x, y, x, y - 6);
 8006520:	1f93      	subs	r3, r2, #6
 8006522:	b2db      	uxtb	r3, r3
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	000b      	movs	r3, r1
 8006528:	f7ff fbbc 	bl	8005ca4 <u8g2_DrawLine>
	u8g2_DrawLine(u8g2, x + 1, y - 1, x + 1, y - 5);
 800652c:	1c69      	adds	r1, r5, #1
 800652e:	1f63      	subs	r3, r4, #5
 8006530:	b2c9      	uxtb	r1, r1
 8006532:	1e62      	subs	r2, r4, #1
 8006534:	b2db      	uxtb	r3, r3
 8006536:	0030      	movs	r0, r6
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	b2d2      	uxtb	r2, r2
 800653c:	000b      	movs	r3, r1
 800653e:	f7ff fbb1 	bl	8005ca4 <u8g2_DrawLine>
	u8g2_DrawLine(u8g2, x + 2, y - 2, x + 2, y - 4);
 8006542:	1ca9      	adds	r1, r5, #2
 8006544:	1f23      	subs	r3, r4, #4
 8006546:	b2c9      	uxtb	r1, r1
 8006548:	1ea2      	subs	r2, r4, #2
 800654a:	b2db      	uxtb	r3, r3
 800654c:	0030      	movs	r0, r6
 800654e:	9300      	str	r3, [sp, #0]
	u8g2_DrawPixel(u8g2, x + 3, y - 3);
 8006550:	3503      	adds	r5, #3
	u8g2_DrawLine(u8g2, x + 2, y - 2, x + 2, y - 4);
 8006552:	000b      	movs	r3, r1
 8006554:	b2d2      	uxtb	r2, r2
	u8g2_DrawPixel(u8g2, x + 3, y - 3);
 8006556:	3c03      	subs	r4, #3
	u8g2_DrawLine(u8g2, x + 2, y - 2, x + 2, y - 4);
 8006558:	f7ff fba4 	bl	8005ca4 <u8g2_DrawLine>
	u8g2_DrawPixel(u8g2, x + 3, y - 3);
 800655c:	b2e9      	uxtb	r1, r5
 800655e:	0030      	movs	r0, r6
 8006560:	b2e2      	uxtb	r2, r4
 8006562:	f7ff fb54 	bl	8005c0e <u8g2_DrawPixel>
}
 8006566:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08006568 <roc_menu_open>:

/*
 * Opens the menu with the given menu id.
 */
void roc_menu_open(uint8_t menu_id)
{
 8006568:	b510      	push	{r4, lr}
 800656a:	0004      	movs	r4, r0
	switch (menu_id)
 800656c:	2806      	cmp	r0, #6
 800656e:	d81e      	bhi.n	80065ae <roc_menu_open+0x46>
 8006570:	f7f9 fddc 	bl	800012c <__gnu_thumb1_case_uqi>
 8006574:	120c0904 	.word	0x120c0904
 8006578:	1714      	.short	0x1714
 800657a:	1a          	.byte	0x1a
 800657b:	00          	.byte	0x00
	{
	case ROC_MENU_ID_STARTUP:
		roc_menu_startup_redraw();
 800657c:	f000 fd1e 	bl	8006fbc <roc_menu_startup_redraw>
	default:
		debug_cons_println(
				"[Menu] Error: Unknown menu ID was given to roc_menu_open function.");
		return;
	}
	current_menu_id = menu_id;
 8006580:	4b0d      	ldr	r3, [pc, #52]	; (80065b8 <roc_menu_open+0x50>)
 8006582:	701c      	strb	r4, [r3, #0]
 8006584:	e016      	b.n	80065b4 <roc_menu_open+0x4c>
		roc_menu_main_redraw();
 8006586:	f000 f8ab 	bl	80066e0 <roc_menu_main_redraw>
		break;
 800658a:	e7f9      	b.n	8006580 <roc_menu_open+0x18>
		roc_menu_reflow_profiles_set_mode(ROC_MENU_REFLOW_PROFILES_MODE_SHOW);
 800658c:	2000      	movs	r0, #0
		roc_menu_reflow_profiles_set_mode(ROC_MENU_REFLOW_PROFILES_MODE_SELECT);
 800658e:	f000 fcf1 	bl	8006f74 <roc_menu_reflow_profiles_set_mode>
		roc_menu_reflow_profiles_redraw();
 8006592:	f000 fb1f 	bl	8006bd4 <roc_menu_reflow_profiles_redraw>
		break;
 8006596:	e7f3      	b.n	8006580 <roc_menu_open+0x18>
		roc_menu_reflow_profiles_set_mode(ROC_MENU_REFLOW_PROFILES_MODE_SELECT);
 8006598:	2001      	movs	r0, #1
 800659a:	e7f8      	b.n	800658e <roc_menu_open+0x26>
		roc_menu_reflow_confirm_redraw();
 800659c:	f000 fa7e 	bl	8006a9c <roc_menu_reflow_confirm_redraw>
		break;
 80065a0:	e7ee      	b.n	8006580 <roc_menu_open+0x18>
		roc_menu_reflow_redraw();
 80065a2:	f000 f917 	bl	80067d4 <roc_menu_reflow_redraw>
		break;
 80065a6:	e7eb      	b.n	8006580 <roc_menu_open+0x18>
		roc_menu_credits_redraw();
 80065a8:	f000 f84a 	bl	8006640 <roc_menu_credits_redraw>
		break;
 80065ac:	e7e8      	b.n	8006580 <roc_menu_open+0x18>
		debug_cons_println(
 80065ae:	4803      	ldr	r0, [pc, #12]	; (80065bc <roc_menu_open+0x54>)
 80065b0:	f7ff ff1c 	bl	80063ec <debug_cons_println>
}
 80065b4:	bd10      	pop	{r4, pc}
 80065b6:	46c0      	nop			; (mov r8, r8)
 80065b8:	2000231e 	.word	0x2000231e
 80065bc:	08009133 	.word	0x08009133

080065c0 <roc_menu_run_task>:
{
 80065c0:	b510      	push	{r4, lr}
	roc_menu_open(ROC_MENU_ID_STARTUP);
 80065c2:	2000      	movs	r0, #0
 80065c4:	f7ff ffd0 	bl	8006568 <roc_menu_open>
		switch (current_menu_id)
 80065c8:	4b13      	ldr	r3, [pc, #76]	; (8006618 <roc_menu_run_task+0x58>)
 80065ca:	7818      	ldrb	r0, [r3, #0]
 80065cc:	2806      	cmp	r0, #6
 80065ce:	d80c      	bhi.n	80065ea <roc_menu_run_task+0x2a>
 80065d0:	f7f9 fdac 	bl	800012c <__gnu_thumb1_case_uqi>
 80065d4:	12120f04 	.word	0x12120f04
 80065d8:	1815      	.short	0x1815
 80065da:	1e          	.byte	0x1e
 80065db:	00          	.byte	0x00
			roc_menu_startup_update();
 80065dc:	f000 fce4 	bl	8006fa8 <roc_menu_startup_update>
			rot_enc_turns = 0;
 80065e0:	2300      	movs	r3, #0
 80065e2:	4a0e      	ldr	r2, [pc, #56]	; (800661c <roc_menu_run_task+0x5c>)
 80065e4:	8013      	strh	r3, [r2, #0]
			rot_enc_sw = 0;
 80065e6:	4a0e      	ldr	r2, [pc, #56]	; (8006620 <roc_menu_run_task+0x60>)
 80065e8:	7013      	strb	r3, [r2, #0]
		osDelay(ROC_MENU_UPDATE_DELAY);
 80065ea:	2005      	movs	r0, #5
 80065ec:	f7fe f874 	bl	80046d8 <osDelay>
		switch (current_menu_id)
 80065f0:	e7ea      	b.n	80065c8 <roc_menu_run_task+0x8>
			roc_menu_main_update();
 80065f2:	f000 f8b7 	bl	8006764 <roc_menu_main_update>
			break;
 80065f6:	e7f8      	b.n	80065ea <roc_menu_run_task+0x2a>
			roc_menu_reflow_profiles_update();
 80065f8:	f000 fc36 	bl	8006e68 <roc_menu_reflow_profiles_update>
			break;
 80065fc:	e7f5      	b.n	80065ea <roc_menu_run_task+0x2a>
			roc_menu_reflow_confirm_update();
 80065fe:	f000 faab 	bl	8006b58 <roc_menu_reflow_confirm_update>
			break;
 8006602:	e7f2      	b.n	80065ea <roc_menu_run_task+0x2a>
			roc_menu_reflow_update();
 8006604:	f000 f9ec 	bl	80069e0 <roc_menu_reflow_update>
			rot_enc_turns = 0;
 8006608:	2200      	movs	r2, #0
 800660a:	4b04      	ldr	r3, [pc, #16]	; (800661c <roc_menu_run_task+0x5c>)
 800660c:	801a      	strh	r2, [r3, #0]
			break;
 800660e:	e7ec      	b.n	80065ea <roc_menu_run_task+0x2a>
			roc_menu_credits_update();
 8006610:	f000 f808 	bl	8006624 <roc_menu_credits_update>
 8006614:	e7f8      	b.n	8006608 <roc_menu_run_task+0x48>
 8006616:	46c0      	nop			; (mov r8, r8)
 8006618:	2000231e 	.word	0x2000231e
 800661c:	20002320 	.word	0x20002320
 8006620:	2000231f 	.word	0x2000231f

08006624 <roc_menu_credits_update>:

/*
 * Update function of this menu.
 */
void roc_menu_credits_update(void)
{
 8006624:	b510      	push	{r4, lr}
	if (rot_enc_sw != 0)
 8006626:	4c05      	ldr	r4, [pc, #20]	; (800663c <roc_menu_credits_update+0x18>)
 8006628:	7823      	ldrb	r3, [r4, #0]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d004      	beq.n	8006638 <roc_menu_credits_update+0x14>
	{
		roc_menu_open(ROC_MENU_ID_MAIN);
 800662e:	2001      	movs	r0, #1
 8006630:	f7ff ff9a 	bl	8006568 <roc_menu_open>
		rot_enc_sw = 0;
 8006634:	2300      	movs	r3, #0
 8006636:	7023      	strb	r3, [r4, #0]
	}
}
 8006638:	bd10      	pop	{r4, pc}
 800663a:	46c0      	nop			; (mov r8, r8)
 800663c:	2000231f 	.word	0x2000231f

08006640 <roc_menu_credits_redraw>:

/*
 * Redraw function of this menu.
 */
void roc_menu_credits_redraw(void)
{
 8006640:	b570      	push	{r4, r5, r6, lr}
	u8g2_FirstPage(&u8g2);
 8006642:	4c1e      	ldr	r4, [pc, #120]	; (80066bc <roc_menu_credits_redraw+0x7c>)
	do
	{
		u8g2_SetFont(&u8g2, u8g2_font_tenfatguys_tf);
		u8g2_DrawStr(&u8g2, 1, 11, "ROC");
 8006644:	2501      	movs	r5, #1
	u8g2_FirstPage(&u8g2);
 8006646:	0020      	movs	r0, r4
 8006648:	f7fe ff83 	bl	8005552 <u8g2_FirstPage>
		u8g2_SetFont(&u8g2, u8g2_font_tenfatguys_tf);
 800664c:	491c      	ldr	r1, [pc, #112]	; (80066c0 <roc_menu_credits_redraw+0x80>)
 800664e:	0020      	movs	r0, r4
 8006650:	f7ff fa54 	bl	8005afc <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 1, 11, "ROC");
 8006654:	4b1b      	ldr	r3, [pc, #108]	; (80066c4 <roc_menu_credits_redraw+0x84>)
 8006656:	220b      	movs	r2, #11
 8006658:	0029      	movs	r1, r5
 800665a:	0020      	movs	r0, r4
 800665c:	f7ff fa0e 	bl	8005a7c <u8g2_DrawStr>
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
 8006660:	4919      	ldr	r1, [pc, #100]	; (80066c8 <roc_menu_credits_redraw+0x88>)
 8006662:	0020      	movs	r0, r4
 8006664:	f7ff fa4a 	bl	8005afc <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 1, 21, "Reflow Oven");
 8006668:	4b18      	ldr	r3, [pc, #96]	; (80066cc <roc_menu_credits_redraw+0x8c>)
 800666a:	2215      	movs	r2, #21
 800666c:	0029      	movs	r1, r5
 800666e:	0020      	movs	r0, r4
 8006670:	f7ff fa04 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 1, 31, "Controller by");
 8006674:	4b16      	ldr	r3, [pc, #88]	; (80066d0 <roc_menu_credits_redraw+0x90>)
 8006676:	221f      	movs	r2, #31
 8006678:	0029      	movs	r1, r5
 800667a:	0020      	movs	r0, r4
 800667c:	f7ff f9fe 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 1, 41, "Johannes Berndorfer");
 8006680:	4b14      	ldr	r3, [pc, #80]	; (80066d4 <roc_menu_credits_redraw+0x94>)
 8006682:	2229      	movs	r2, #41	; 0x29
 8006684:	0029      	movs	r1, r5
 8006686:	0020      	movs	r0, r4
 8006688:	f7ff f9f8 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 1, 51, "Copyright (c) 2019");
 800668c:	4b12      	ldr	r3, [pc, #72]	; (80066d8 <roc_menu_credits_redraw+0x98>)
 800668e:	2233      	movs	r2, #51	; 0x33
 8006690:	0029      	movs	r1, r5
 8006692:	0020      	movs	r0, r4
 8006694:	f7ff f9f2 	bl	8005a7c <u8g2_DrawStr>

		u8g2_DrawStr(&u8g2, 102, 62, "Back");
 8006698:	4b10      	ldr	r3, [pc, #64]	; (80066dc <roc_menu_credits_redraw+0x9c>)
 800669a:	223e      	movs	r2, #62	; 0x3e
 800669c:	2166      	movs	r1, #102	; 0x66
 800669e:	0020      	movs	r0, r4
 80066a0:	f7ff f9ec 	bl	8005a7c <u8g2_DrawStr>
		display_util_draw_selector(&u8g2, 97, 61);
 80066a4:	0020      	movs	r0, r4
 80066a6:	223d      	movs	r2, #61	; 0x3d
 80066a8:	2161      	movs	r1, #97	; 0x61
 80066aa:	f7ff ff35 	bl	8006518 <display_util_draw_selector>
	} while (u8g2_NextPage(&u8g2));
 80066ae:	0020      	movs	r0, r4
 80066b0:	f7fe ff5d 	bl	800556e <u8g2_NextPage>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	d1c9      	bne.n	800664c <roc_menu_credits_redraw+0xc>
}
 80066b8:	bd70      	pop	{r4, r5, r6, pc}
 80066ba:	46c0      	nop			; (mov r8, r8)
 80066bc:	20002508 	.word	0x20002508
 80066c0:	08008813 	.word	0x08008813
 80066c4:	08009176 	.word	0x08009176
 80066c8:	08008032 	.word	0x08008032
 80066cc:	0800917a 	.word	0x0800917a
 80066d0:	08009186 	.word	0x08009186
 80066d4:	08009194 	.word	0x08009194
 80066d8:	080091a8 	.word	0x080091a8
 80066dc:	080091bb 	.word	0x080091bb

080066e0 <roc_menu_main_redraw>:

/*
 * Redraw function of this menu.
 */
void roc_menu_main_redraw(void)
{
 80066e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	u8g2_FirstPage(&u8g2);
 80066e2:	4c1b      	ldr	r4, [pc, #108]	; (8006750 <roc_menu_main_redraw+0x70>)
	do
	{
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
		u8g2_DrawStr(&u8g2, 1, 8, "ROC Main Menu");
		u8g2_DrawLine(&u8g2, 0, 10, 127, 10);
 80066e4:	2714      	movs	r7, #20
	u8g2_FirstPage(&u8g2);
 80066e6:	0020      	movs	r0, r4
 80066e8:	f7fe ff33 	bl	8005552 <u8g2_FirstPage>
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
 80066ec:	4919      	ldr	r1, [pc, #100]	; (8006754 <roc_menu_main_redraw+0x74>)
 80066ee:	0020      	movs	r0, r4
 80066f0:	f7ff fa04 	bl	8005afc <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 1, 8, "ROC Main Menu");
 80066f4:	4b18      	ldr	r3, [pc, #96]	; (8006758 <roc_menu_main_redraw+0x78>)
 80066f6:	2208      	movs	r2, #8
 80066f8:	2101      	movs	r1, #1
 80066fa:	0020      	movs	r0, r4
 80066fc:	f7ff f9be 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawLine(&u8g2, 0, 10, 127, 10);
 8006700:	230a      	movs	r3, #10
 8006702:	220a      	movs	r2, #10
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	2100      	movs	r1, #0
 8006708:	3375      	adds	r3, #117	; 0x75
 800670a:	0020      	movs	r0, r4
 800670c:	f7ff faca 	bl	8005ca4 <u8g2_DrawLine>
 8006710:	003d      	movs	r5, r7
 8006712:	2600      	movs	r6, #0
		for (uint8_t draw_index = 0; draw_index < menu_item_count; draw_index++)
		{
			u8g2_DrawStr(&u8g2, 6, MENU_BEGIN_Y + 7 + (8 * draw_index), menu_items[draw_index]);
 8006714:	4b11      	ldr	r3, [pc, #68]	; (800675c <roc_menu_main_redraw+0x7c>)
 8006716:	00b2      	lsls	r2, r6, #2
 8006718:	58d3      	ldr	r3, [r2, r3]
 800671a:	2106      	movs	r1, #6
 800671c:	002a      	movs	r2, r5
 800671e:	0020      	movs	r0, r4
 8006720:	f7ff f9ac 	bl	8005a7c <u8g2_DrawStr>
			if (draw_index == selected_item_index)
 8006724:	4b0e      	ldr	r3, [pc, #56]	; (8006760 <roc_menu_main_redraw+0x80>)
 8006726:	781a      	ldrb	r2, [r3, #0]
 8006728:	b2f3      	uxtb	r3, r6
 800672a:	429a      	cmp	r2, r3
 800672c:	d105      	bne.n	800673a <roc_menu_main_redraw+0x5a>
			{
				display_util_draw_selector(&u8g2, 1, MENU_BEGIN_Y + 6 + (8 * draw_index));
 800672e:	1e6a      	subs	r2, r5, #1
 8006730:	b2d2      	uxtb	r2, r2
 8006732:	2101      	movs	r1, #1
 8006734:	0020      	movs	r0, r4
 8006736:	f7ff feef 	bl	8006518 <display_util_draw_selector>
 800673a:	3508      	adds	r5, #8
 800673c:	3601      	adds	r6, #1
 800673e:	b2ed      	uxtb	r5, r5
		for (uint8_t draw_index = 0; draw_index < menu_item_count; draw_index++)
 8006740:	2e03      	cmp	r6, #3
 8006742:	d1e7      	bne.n	8006714 <roc_menu_main_redraw+0x34>
			}
		}
	} while (u8g2_NextPage(&u8g2));
 8006744:	0020      	movs	r0, r4
 8006746:	f7fe ff12 	bl	800556e <u8g2_NextPage>
 800674a:	2800      	cmp	r0, #0
 800674c:	d1ce      	bne.n	80066ec <roc_menu_main_redraw+0xc>
}
 800674e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006750:	20002508 	.word	0x20002508
 8006754:	08008032 	.word	0x08008032
 8006758:	080091cc 	.word	0x080091cc
 800675c:	080091c0 	.word	0x080091c0
 8006760:	20002322 	.word	0x20002322

08006764 <roc_menu_main_update>:
	if (rot_enc_turns != 0)
 8006764:	4a18      	ldr	r2, [pc, #96]	; (80067c8 <roc_menu_main_update+0x64>)
{
 8006766:	b510      	push	{r4, lr}
	if (rot_enc_turns != 0)
 8006768:	2300      	movs	r3, #0
 800676a:	5ed0      	ldrsh	r0, [r2, r3]
 800676c:	2800      	cmp	r0, #0
 800676e:	d013      	beq.n	8006798 <roc_menu_main_update+0x34>
		int16_t new_index = selected_item_index;
 8006770:	4916      	ldr	r1, [pc, #88]	; (80067cc <roc_menu_main_update+0x68>)
 8006772:	780b      	ldrb	r3, [r1, #0]
		if (rot_enc_turns > 0)
 8006774:	2800      	cmp	r0, #0
 8006776:	dd05      	ble.n	8006784 <roc_menu_main_update+0x20>
			new_index++;
 8006778:	3301      	adds	r3, #1
		while (new_index >= menu_item_count)
 800677a:	2b02      	cmp	r3, #2
 800677c:	dd07      	ble.n	800678e <roc_menu_main_update+0x2a>
 800677e:	3b03      	subs	r3, #3
 8006780:	b21b      	sxth	r3, r3
 8006782:	e7fa      	b.n	800677a <roc_menu_main_update+0x16>
			new_index--;
 8006784:	3b01      	subs	r3, #1
 8006786:	b21b      	sxth	r3, r3
		while (new_index < 0)
 8006788:	1c58      	adds	r0, r3, #1
 800678a:	d1f6      	bne.n	800677a <roc_menu_main_update+0x16>
			new_index = new_index + menu_item_count;
 800678c:	3303      	adds	r3, #3
		selected_item_index = new_index;
 800678e:	700b      	strb	r3, [r1, #0]
		rot_enc_turns = 0;
 8006790:	2300      	movs	r3, #0
 8006792:	8013      	strh	r3, [r2, #0]
		roc_menu_main_redraw();
 8006794:	f7ff ffa4 	bl	80066e0 <roc_menu_main_redraw>
	if (rot_enc_sw != 0)
 8006798:	4c0d      	ldr	r4, [pc, #52]	; (80067d0 <roc_menu_main_update+0x6c>)
 800679a:	7823      	ldrb	r3, [r4, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d009      	beq.n	80067b4 <roc_menu_main_update+0x50>
		switch (selected_item_index)
 80067a0:	4b0a      	ldr	r3, [pc, #40]	; (80067cc <roc_menu_main_update+0x68>)
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d00a      	beq.n	80067be <roc_menu_main_update+0x5a>
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d004      	beq.n	80067b6 <roc_menu_main_update+0x52>
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d008      	beq.n	80067c2 <roc_menu_main_update+0x5e>
		rot_enc_sw = 0;
 80067b0:	2300      	movs	r3, #0
 80067b2:	7023      	strb	r3, [r4, #0]
}
 80067b4:	bd10      	pop	{r4, pc}
			roc_menu_open(ROC_MENU_ID_REFLOW_PROFILES_SELECT);
 80067b6:	2003      	movs	r0, #3
			roc_menu_open(ROC_MENU_ID_CREDITS);
 80067b8:	f7ff fed6 	bl	8006568 <roc_menu_open>
			break;
 80067bc:	e7f8      	b.n	80067b0 <roc_menu_main_update+0x4c>
			roc_menu_open(ROC_MENU_ID_REFLOW_PROFILES);
 80067be:	2002      	movs	r0, #2
 80067c0:	e7fa      	b.n	80067b8 <roc_menu_main_update+0x54>
			roc_menu_open(ROC_MENU_ID_CREDITS);
 80067c2:	2006      	movs	r0, #6
 80067c4:	e7f8      	b.n	80067b8 <roc_menu_main_update+0x54>
 80067c6:	46c0      	nop			; (mov r8, r8)
 80067c8:	20002320 	.word	0x20002320
 80067cc:	20002322 	.word	0x20002322
 80067d0:	2000231f 	.word	0x2000231f

080067d4 <roc_menu_reflow_redraw>:

/*
 * Redraw function of this menu.
 */
void roc_menu_reflow_redraw(void)
{
 80067d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	u8g2_FirstPage(&u8g2);
 80067d6:	4c4b      	ldr	r4, [pc, #300]	; (8006904 <roc_menu_reflow_redraw+0x130>)
{
 80067d8:	b097      	sub	sp, #92	; 0x5c
	u8g2_FirstPage(&u8g2);
 80067da:	0020      	movs	r0, r4
 80067dc:	f7fe feb9 	bl	8005552 <u8g2_FirstPage>
	do
	{
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
		u8g2_DrawStr(&u8g2, 1, 8, "Reflow");
 80067e0:	2501      	movs	r5, #1
		u8g2_DrawLine(&u8g2, 1, 52, 63, 52);

		// Time
		char time_buf[16];
		sprintf(time_buf, "%ds/%ds", time_since_start, time_total);
		u8g2_DrawStr(&u8g2, 65, 20, time_buf);
 80067e2:	2641      	movs	r6, #65	; 0x41
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
 80067e4:	4948      	ldr	r1, [pc, #288]	; (8006908 <roc_menu_reflow_redraw+0x134>)
 80067e6:	0020      	movs	r0, r4
 80067e8:	f7ff f988 	bl	8005afc <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 1, 8, "Reflow");
 80067ec:	4b47      	ldr	r3, [pc, #284]	; (800690c <roc_menu_reflow_redraw+0x138>)
 80067ee:	2208      	movs	r2, #8
 80067f0:	0029      	movs	r1, r5
 80067f2:	0020      	movs	r0, r4
 80067f4:	f7ff f942 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawLine(&u8g2, 0, 10, 127, 10);
 80067f8:	220a      	movs	r2, #10
		u8g2_DrawLine(&u8g2, 1, 12, 1, 52);
 80067fa:	2734      	movs	r7, #52	; 0x34
		u8g2_DrawLine(&u8g2, 0, 10, 127, 10);
 80067fc:	9200      	str	r2, [sp, #0]
 80067fe:	237f      	movs	r3, #127	; 0x7f
 8006800:	2100      	movs	r1, #0
 8006802:	0020      	movs	r0, r4
 8006804:	f7ff fa4e 	bl	8005ca4 <u8g2_DrawLine>
		u8g2_DrawStr(&u8g2, 91, 62, "Cancel");
 8006808:	4b41      	ldr	r3, [pc, #260]	; (8006910 <roc_menu_reflow_redraw+0x13c>)
 800680a:	223e      	movs	r2, #62	; 0x3e
 800680c:	215b      	movs	r1, #91	; 0x5b
 800680e:	0020      	movs	r0, r4
 8006810:	f7ff f934 	bl	8005a7c <u8g2_DrawStr>
		display_util_draw_selector(&u8g2, 86, 61);
 8006814:	223d      	movs	r2, #61	; 0x3d
 8006816:	2156      	movs	r1, #86	; 0x56
 8006818:	0020      	movs	r0, r4
 800681a:	f7ff fe7d 	bl	8006518 <display_util_draw_selector>
		sprintf(graph_div_buf, "%dC/div", 25);
 800681e:	2219      	movs	r2, #25
 8006820:	493c      	ldr	r1, [pc, #240]	; (8006914 <roc_menu_reflow_redraw+0x140>)
 8006822:	a802      	add	r0, sp, #8
 8006824:	f000 fe74 	bl	8007510 <siprintf>
		u8g2_DrawStr(&u8g2, 1, 62, graph_div_buf);
 8006828:	ab02      	add	r3, sp, #8
 800682a:	223e      	movs	r2, #62	; 0x3e
 800682c:	0029      	movs	r1, r5
 800682e:	0020      	movs	r0, r4
 8006830:	f7ff f924 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawLine(&u8g2, 1, 12, 1, 52);
 8006834:	002b      	movs	r3, r5
 8006836:	220c      	movs	r2, #12
 8006838:	0029      	movs	r1, r5
 800683a:	0020      	movs	r0, r4
 800683c:	9700      	str	r7, [sp, #0]
 800683e:	f7ff fa31 	bl	8005ca4 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 1, 52, 63, 52);
 8006842:	233f      	movs	r3, #63	; 0x3f
 8006844:	003a      	movs	r2, r7
 8006846:	0029      	movs	r1, r5
 8006848:	0020      	movs	r0, r4
 800684a:	9700      	str	r7, [sp, #0]
 800684c:	f7ff fa2a 	bl	8005ca4 <u8g2_DrawLine>
		sprintf(time_buf, "%ds/%ds", time_since_start, time_total);
 8006850:	4b31      	ldr	r3, [pc, #196]	; (8006918 <roc_menu_reflow_redraw+0x144>)
 8006852:	4a32      	ldr	r2, [pc, #200]	; (800691c <roc_menu_reflow_redraw+0x148>)
 8006854:	881b      	ldrh	r3, [r3, #0]
 8006856:	8812      	ldrh	r2, [r2, #0]
 8006858:	4931      	ldr	r1, [pc, #196]	; (8006920 <roc_menu_reflow_redraw+0x14c>)
 800685a:	a806      	add	r0, sp, #24
 800685c:	f000 fe58 	bl	8007510 <siprintf>
		u8g2_DrawStr(&u8g2, 65, 20, time_buf);
 8006860:	ab06      	add	r3, sp, #24
 8006862:	2214      	movs	r2, #20
 8006864:	0031      	movs	r1, r6
 8006866:	0020      	movs	r0, r4
 8006868:	f7ff f908 	bl	8005a7c <u8g2_DrawStr>

		// Temp 1
		char temp1_buf[16];
		if (temp_1_info.tc_not_connected)
 800686c:	4b2d      	ldr	r3, [pc, #180]	; (8006924 <roc_menu_reflow_redraw+0x150>)
 800686e:	795a      	ldrb	r2, [r3, #5]
 8006870:	2a00      	cmp	r2, #0
 8006872:	d034      	beq.n	80068de <roc_menu_reflow_redraw+0x10a>
			sprintf(temp1_buf, "T1: N.C.");
 8006874:	492c      	ldr	r1, [pc, #176]	; (8006928 <roc_menu_reflow_redraw+0x154>)
 8006876:	a80a      	add	r0, sp, #40	; 0x28
 8006878:	f000 fe6c 	bl	8007554 <strcpy>
		/*else if (temp_1_info.fault)
			sprintf(temp1_buf, "T1: SHORT");*/
		else
			sprintf(temp1_buf, "T1: %dC", (uint16_t) temp_1_info.temp);
		u8g2_DrawStr(&u8g2, 65, 30, temp1_buf);
 800687c:	ab0a      	add	r3, sp, #40	; 0x28
 800687e:	221e      	movs	r2, #30
 8006880:	0031      	movs	r1, r6
 8006882:	0020      	movs	r0, r4
 8006884:	f7ff f8fa 	bl	8005a7c <u8g2_DrawStr>

		// Temp 2
		char temp2_buf[16];
		if (temp_2_info.tc_not_connected)
 8006888:	4b28      	ldr	r3, [pc, #160]	; (800692c <roc_menu_reflow_redraw+0x158>)
 800688a:	795a      	ldrb	r2, [r3, #5]
 800688c:	2a00      	cmp	r2, #0
 800688e:	d02f      	beq.n	80068f0 <roc_menu_reflow_redraw+0x11c>
			sprintf(temp2_buf, "T2: N.C.");
 8006890:	4927      	ldr	r1, [pc, #156]	; (8006930 <roc_menu_reflow_redraw+0x15c>)
 8006892:	a80e      	add	r0, sp, #56	; 0x38
 8006894:	f000 fe5e 	bl	8007554 <strcpy>
		/*else if (temp_2_info.fault)
			sprintf(temp2_buf, "T2: SHORT");*/
		else
			sprintf(temp2_buf, "T2: %dC", (uint16_t) temp_2_info.temp);
		u8g2_DrawStr(&u8g2, 65, 40, temp2_buf);
 8006898:	ab0e      	add	r3, sp, #56	; 0x38
 800689a:	2228      	movs	r2, #40	; 0x28
 800689c:	0031      	movs	r1, r6
 800689e:	0020      	movs	r0, r4
 80068a0:	f7ff f8ec 	bl	8005a7c <u8g2_DrawStr>

		// Temp target
		char temp_target_buf[16];
		sprintf(temp_target_buf, "S: %dC", set_temp);
 80068a4:	4b23      	ldr	r3, [pc, #140]	; (8006934 <roc_menu_reflow_redraw+0x160>)
 80068a6:	4924      	ldr	r1, [pc, #144]	; (8006938 <roc_menu_reflow_redraw+0x164>)
 80068a8:	881a      	ldrh	r2, [r3, #0]
 80068aa:	a812      	add	r0, sp, #72	; 0x48
 80068ac:	f000 fe30 	bl	8007510 <siprintf>
		u8g2_DrawStr(&u8g2, 65, 50, temp_target_buf);
 80068b0:	ab12      	add	r3, sp, #72	; 0x48
 80068b2:	2232      	movs	r2, #50	; 0x32
 80068b4:	0031      	movs	r1, r6
 80068b6:	0020      	movs	r0, r4
 80068b8:	f7ff f8e0 	bl	8005a7c <u8g2_DrawStr>

		// Heater indicator
		if (heater_enabled == 1)
 80068bc:	4b1f      	ldr	r3, [pc, #124]	; (800693c <roc_menu_reflow_redraw+0x168>)
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d105      	bne.n	80068d0 <roc_menu_reflow_redraw+0xfc>
		{
			u8g2_DrawStr(&u8g2, 59, 62, "H");
 80068c4:	4b1e      	ldr	r3, [pc, #120]	; (8006940 <roc_menu_reflow_redraw+0x16c>)
 80068c6:	223e      	movs	r2, #62	; 0x3e
 80068c8:	213b      	movs	r1, #59	; 0x3b
 80068ca:	0020      	movs	r0, r4
 80068cc:	f7ff f8d6 	bl	8005a7c <u8g2_DrawStr>
		}
	} while (u8g2_NextPage(&u8g2));
 80068d0:	0020      	movs	r0, r4
 80068d2:	f7fe fe4c 	bl	800556e <u8g2_NextPage>
 80068d6:	2800      	cmp	r0, #0
 80068d8:	d184      	bne.n	80067e4 <roc_menu_reflow_redraw+0x10>
}
 80068da:	b017      	add	sp, #92	; 0x5c
 80068dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			sprintf(temp1_buf, "T1: %dC", (uint16_t) temp_1_info.temp);
 80068de:	6818      	ldr	r0, [r3, #0]
 80068e0:	f7f9 fcf8 	bl	80002d4 <__aeabi_f2uiz>
 80068e4:	4917      	ldr	r1, [pc, #92]	; (8006944 <roc_menu_reflow_redraw+0x170>)
 80068e6:	b282      	uxth	r2, r0
 80068e8:	a80a      	add	r0, sp, #40	; 0x28
 80068ea:	f000 fe11 	bl	8007510 <siprintf>
 80068ee:	e7c5      	b.n	800687c <roc_menu_reflow_redraw+0xa8>
			sprintf(temp2_buf, "T2: %dC", (uint16_t) temp_2_info.temp);
 80068f0:	6818      	ldr	r0, [r3, #0]
 80068f2:	f7f9 fcef 	bl	80002d4 <__aeabi_f2uiz>
 80068f6:	4914      	ldr	r1, [pc, #80]	; (8006948 <roc_menu_reflow_redraw+0x174>)
 80068f8:	b282      	uxth	r2, r0
 80068fa:	a80e      	add	r0, sp, #56	; 0x38
 80068fc:	f000 fe08 	bl	8007510 <siprintf>
 8006900:	e7ca      	b.n	8006898 <roc_menu_reflow_redraw+0xc4>
 8006902:	46c0      	nop			; (mov r8, r8)
 8006904:	20002508 	.word	0x20002508
 8006908:	08008032 	.word	0x08008032
 800690c:	08009240 	.word	0x08009240
 8006910:	080091f2 	.word	0x080091f2
 8006914:	080091f9 	.word	0x080091f9
 8006918:	20002342 	.word	0x20002342
 800691c:	20002340 	.word	0x20002340
 8006920:	08009202 	.word	0x08009202
 8006924:	20002330 	.word	0x20002330
 8006928:	0800920a 	.word	0x0800920a
 800692c:	20002338 	.word	0x20002338
 8006930:	0800921c 	.word	0x0800921c
 8006934:	2000232c 	.word	0x2000232c
 8006938:	0800922e 	.word	0x0800922e
 800693c:	20002323 	.word	0x20002323
 8006940:	08009236 	.word	0x08009236
 8006944:	08009213 	.word	0x08009213
 8006948:	08009225 	.word	0x08009225

0800694c <roc_menu_reflow_update_hw>:

/*
 * Updates all necessary hw info and updates the lcd afterwards.
 */
static void roc_menu_reflow_update_hw(void)
{
 800694c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800694e:	b085      	sub	sp, #20
	// Update temps.
	temp_1_info = tc_read_temp(TC_ID_0);
 8006950:	ac02      	add	r4, sp, #8
 8006952:	4d1e      	ldr	r5, [pc, #120]	; (80069cc <roc_menu_reflow_update_hw+0x80>)
 8006954:	0020      	movs	r0, r4
 8006956:	2100      	movs	r1, #0
 8006958:	f000 fc14 	bl	8007184 <tc_read_temp>
 800695c:	0022      	movs	r2, r4
 800695e:	002b      	movs	r3, r5
	temp_2_info = tc_read_temp(TC_ID_1);
 8006960:	4e1b      	ldr	r6, [pc, #108]	; (80069d0 <roc_menu_reflow_update_hw+0x84>)
	temp_1_info = tc_read_temp(TC_ID_0);
 8006962:	ca03      	ldmia	r2!, {r0, r1}
 8006964:	c303      	stmia	r3!, {r0, r1}
	temp_2_info = tc_read_temp(TC_ID_1);
 8006966:	2101      	movs	r1, #1
 8006968:	0020      	movs	r0, r4
 800696a:	f000 fc0b 	bl	8007184 <tc_read_temp>
 800696e:	0033      	movs	r3, r6
 8006970:	cc06      	ldmia	r4!, {r1, r2}
 8006972:	c306      	stmia	r3!, {r1, r2}

	// Evaluate the set temperature
	for (uint8_t i = 0;i < reflow_profiles_get_profile_sample_count(selected_reflow_profile); i++)
 8006974:	2400      	movs	r4, #0
 8006976:	4f17      	ldr	r7, [pc, #92]	; (80069d4 <roc_menu_reflow_update_hw+0x88>)
 8006978:	6838      	ldr	r0, [r7, #0]
 800697a:	f000 fb98 	bl	80070ae <reflow_profiles_get_profile_sample_count>
 800697e:	4284      	cmp	r4, r0
 8006980:	d20d      	bcs.n	800699e <roc_menu_reflow_update_hw+0x52>
	{
		uint16_t sample_time = reflow_profiles_get_time(selected_reflow_profile,i);
 8006982:	0021      	movs	r1, r4
 8006984:	6838      	ldr	r0, [r7, #0]
 8006986:	f000 fb64 	bl	8007052 <reflow_profiles_get_time>
		if (time_since_start <= sample_time)
 800698a:	4b13      	ldr	r3, [pc, #76]	; (80069d8 <roc_menu_reflow_update_hw+0x8c>)
 800698c:	881b      	ldrh	r3, [r3, #0]
 800698e:	4283      	cmp	r3, r0
 8006990:	d810      	bhi.n	80069b4 <roc_menu_reflow_update_hw+0x68>
		{
			set_temp = reflow_profiles_get_temp(selected_reflow_profile, i);
 8006992:	0021      	movs	r1, r4
 8006994:	6838      	ldr	r0, [r7, #0]
 8006996:	f000 fb64 	bl	8007062 <reflow_profiles_get_temp>
 800699a:	4b10      	ldr	r3, [pc, #64]	; (80069dc <roc_menu_reflow_update_hw+0x90>)
 800699c:	8018      	strh	r0, [r3, #0]
			set_temp = ROC_TEMPCTRL_TEMP_COOLDOWN; // Cooldown temperature
		}
	}

	// Update tempctrl
	tempctrl_update(temp_1_info, temp_2_info, set_temp);
 800699e:	4b0f      	ldr	r3, [pc, #60]	; (80069dc <roc_menu_reflow_update_hw+0x90>)
 80069a0:	881b      	ldrh	r3, [r3, #0]
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	ce0c      	ldmia	r6!, {r2, r3}
 80069a6:	cd03      	ldmia	r5!, {r0, r1}
 80069a8:	f000 fc50 	bl	800724c <tempctrl_update>

	roc_menu_reflow_redraw();
 80069ac:	f7ff ff12 	bl	80067d4 <roc_menu_reflow_redraw>
}
 80069b0:	b005      	add	sp, #20
 80069b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (i == reflow_profiles_get_profile_sample_count(selected_reflow_profile) - 1)
 80069b4:	6838      	ldr	r0, [r7, #0]
 80069b6:	f000 fb7a 	bl	80070ae <reflow_profiles_get_profile_sample_count>
 80069ba:	3801      	subs	r0, #1
 80069bc:	4284      	cmp	r4, r0
 80069be:	d102      	bne.n	80069c6 <roc_menu_reflow_update_hw+0x7a>
			set_temp = ROC_TEMPCTRL_TEMP_COOLDOWN; // Cooldown temperature
 80069c0:	2219      	movs	r2, #25
 80069c2:	4b06      	ldr	r3, [pc, #24]	; (80069dc <roc_menu_reflow_update_hw+0x90>)
 80069c4:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0;i < reflow_profiles_get_profile_sample_count(selected_reflow_profile); i++)
 80069c6:	3401      	adds	r4, #1
 80069c8:	b2e4      	uxtb	r4, r4
 80069ca:	e7d4      	b.n	8006976 <roc_menu_reflow_update_hw+0x2a>
 80069cc:	20002330 	.word	0x20002330
 80069d0:	20002338 	.word	0x20002338
 80069d4:	20002328 	.word	0x20002328
 80069d8:	20002340 	.word	0x20002340
 80069dc:	2000232c 	.word	0x2000232c

080069e0 <roc_menu_reflow_update>:
{
 80069e0:	b570      	push	{r4, r5, r6, lr}
	if (rot_enc_sw != 0)
 80069e2:	4e16      	ldr	r6, [pc, #88]	; (8006a3c <roc_menu_reflow_update+0x5c>)
 80069e4:	4c16      	ldr	r4, [pc, #88]	; (8006a40 <roc_menu_reflow_update+0x60>)
 80069e6:	7833      	ldrb	r3, [r6, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00b      	beq.n	8006a04 <roc_menu_reflow_update+0x24>
		timer_started = 0;
 80069ec:	2500      	movs	r5, #0
		tempctrl_disable();
 80069ee:	f000 fc87 	bl	8007300 <tempctrl_disable>
		timer_started = 0;
 80069f2:	4b14      	ldr	r3, [pc, #80]	; (8006a44 <roc_menu_reflow_update+0x64>)
		roc_menu_open(ROC_MENU_ID_MAIN);
 80069f4:	2001      	movs	r0, #1
		timer_started = 0;
 80069f6:	701d      	strb	r5, [r3, #0]
		time_since_start = 0;
 80069f8:	4b13      	ldr	r3, [pc, #76]	; (8006a48 <roc_menu_reflow_update+0x68>)
		hw_update_ticks = 0;
 80069fa:	8025      	strh	r5, [r4, #0]
		time_since_start = 0;
 80069fc:	801d      	strh	r5, [r3, #0]
		roc_menu_open(ROC_MENU_ID_MAIN);
 80069fe:	f7ff fdb3 	bl	8006568 <roc_menu_open>
		rot_enc_sw = 0;
 8006a02:	7035      	strb	r5, [r6, #0]
	time_update_ticks++;
 8006a04:	4a11      	ldr	r2, [pc, #68]	; (8006a4c <roc_menu_reflow_update+0x6c>)
 8006a06:	8813      	ldrh	r3, [r2, #0]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	8013      	strh	r3, [r2, #0]
	if (time_update_ticks >= (1000 / ROC_MENU_UPDATE_DELAY))
 8006a0e:	2bc7      	cmp	r3, #199	; 0xc7
 8006a10:	d909      	bls.n	8006a26 <roc_menu_reflow_update+0x46>
 * Updates the time of the reflow menu (adds one second => This method should be called every 1000ms)
 */
static void roc_menu_reflow_update_time(void)
{
	// Update time.
	if (timer_started)
 8006a12:	4b0c      	ldr	r3, [pc, #48]	; (8006a44 <roc_menu_reflow_update+0x64>)
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d003      	beq.n	8006a22 <roc_menu_reflow_update+0x42>
		time_since_start++;
 8006a1a:	490b      	ldr	r1, [pc, #44]	; (8006a48 <roc_menu_reflow_update+0x68>)
 8006a1c:	880b      	ldrh	r3, [r1, #0]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	800b      	strh	r3, [r1, #0]
		time_update_ticks = 0;
 8006a22:	2300      	movs	r3, #0
 8006a24:	8013      	strh	r3, [r2, #0]
	hw_update_ticks++;
 8006a26:	8823      	ldrh	r3, [r4, #0]
 8006a28:	3301      	adds	r3, #1
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	8023      	strh	r3, [r4, #0]
	if (hw_update_ticks >= (ROC_MENU_REFLOW_HW_UPDATE_MS / ROC_MENU_UPDATE_DELAY))
 8006a2e:	2b63      	cmp	r3, #99	; 0x63
 8006a30:	d903      	bls.n	8006a3a <roc_menu_reflow_update+0x5a>
		roc_menu_reflow_update_hw();
 8006a32:	f7ff ff8b 	bl	800694c <roc_menu_reflow_update_hw>
		hw_update_ticks = 0;
 8006a36:	2300      	movs	r3, #0
 8006a38:	8023      	strh	r3, [r4, #0]
}
 8006a3a:	bd70      	pop	{r4, r5, r6, pc}
 8006a3c:	2000231f 	.word	0x2000231f
 8006a40:	20002324 	.word	0x20002324
 8006a44:	20002346 	.word	0x20002346
 8006a48:	20002340 	.word	0x20002340
 8006a4c:	20002344 	.word	0x20002344

08006a50 <roc_menu_reflow_set_profile>:
	selected_reflow_profile = reflow_profile;
 8006a50:	4b01      	ldr	r3, [pc, #4]	; (8006a58 <roc_menu_reflow_set_profile+0x8>)
 8006a52:	6018      	str	r0, [r3, #0]
}
 8006a54:	4770      	bx	lr
 8006a56:	46c0      	nop			; (mov r8, r8)
 8006a58:	20002328 	.word	0x20002328

08006a5c <roc_menu_reflow_start>:
	timer_started = 1;
 8006a5c:	2201      	movs	r2, #1
{
 8006a5e:	b570      	push	{r4, r5, r6, lr}
	time_total = reflow_profiles_get_total_time(selected_reflow_profile) + reflow_profiles_get_profile_cooldown_time(selected_reflow_profile);
 8006a60:	4d08      	ldr	r5, [pc, #32]	; (8006a84 <roc_menu_reflow_start+0x28>)
	timer_started = 1;
 8006a62:	4b09      	ldr	r3, [pc, #36]	; (8006a88 <roc_menu_reflow_start+0x2c>)
	time_total = reflow_profiles_get_total_time(selected_reflow_profile) + reflow_profiles_get_profile_cooldown_time(selected_reflow_profile);
 8006a64:	6828      	ldr	r0, [r5, #0]
	timer_started = 1;
 8006a66:	701a      	strb	r2, [r3, #0]
	time_total = reflow_profiles_get_total_time(selected_reflow_profile) + reflow_profiles_get_profile_cooldown_time(selected_reflow_profile);
 8006a68:	f000 fb18 	bl	800709c <reflow_profiles_get_total_time>
 8006a6c:	0004      	movs	r4, r0
 8006a6e:	6828      	ldr	r0, [r5, #0]
 8006a70:	f000 fb1b 	bl	80070aa <reflow_profiles_get_profile_cooldown_time>
 8006a74:	4b05      	ldr	r3, [pc, #20]	; (8006a8c <roc_menu_reflow_start+0x30>)
 8006a76:	1824      	adds	r4, r4, r0
 8006a78:	801c      	strh	r4, [r3, #0]
	roc_menu_reflow_update_hw();
 8006a7a:	f7ff ff67 	bl	800694c <roc_menu_reflow_update_hw>
	tempctrl_enable();
 8006a7e:	f000 fc39 	bl	80072f4 <tempctrl_enable>
}
 8006a82:	bd70      	pop	{r4, r5, r6, pc}
 8006a84:	20002328 	.word	0x20002328
 8006a88:	20002346 	.word	0x20002346
 8006a8c:	20002342 	.word	0x20002342

08006a90 <roc_menu_reflow_update_heater_status>:
	heater_enabled = status;
 8006a90:	4b01      	ldr	r3, [pc, #4]	; (8006a98 <roc_menu_reflow_update_heater_status+0x8>)
 8006a92:	7018      	strb	r0, [r3, #0]
}
 8006a94:	4770      	bx	lr
 8006a96:	46c0      	nop			; (mov r8, r8)
 8006a98:	20002323 	.word	0x20002323

08006a9c <roc_menu_reflow_confirm_redraw>:

/*
 * Redraw function of this menu.
 */
void roc_menu_reflow_confirm_redraw(void)
{
 8006a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
	u8g2_FirstPage(&u8g2);
 8006a9e:	4c26      	ldr	r4, [pc, #152]	; (8006b38 <roc_menu_reflow_confirm_redraw+0x9c>)
{
 8006aa0:	b089      	sub	sp, #36	; 0x24
	u8g2_FirstPage(&u8g2);
 8006aa2:	0020      	movs	r0, r4
 8006aa4:	f7fe fd55 	bl	8005552 <u8g2_FirstPage>
	do
	{
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
		u8g2_DrawStr(&u8g2, 1, 8, "Confirm Reflow");
 8006aa8:	2501      	movs	r5, #1
		u8g2_DrawLine(&u8g2, 0, 10, 127, 10);
 8006aaa:	270a      	movs	r7, #10
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
 8006aac:	4923      	ldr	r1, [pc, #140]	; (8006b3c <roc_menu_reflow_confirm_redraw+0xa0>)
 8006aae:	0020      	movs	r0, r4
 8006ab0:	f7ff f824 	bl	8005afc <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 1, 8, "Confirm Reflow");
 8006ab4:	4b22      	ldr	r3, [pc, #136]	; (8006b40 <roc_menu_reflow_confirm_redraw+0xa4>)
 8006ab6:	2208      	movs	r2, #8
 8006ab8:	0029      	movs	r1, r5
 8006aba:	0020      	movs	r0, r4
 8006abc:	f7fe ffde 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawLine(&u8g2, 0, 10, 127, 10);
 8006ac0:	220a      	movs	r2, #10
 8006ac2:	237f      	movs	r3, #127	; 0x7f
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	0020      	movs	r0, r4
 8006ac8:	9700      	str	r7, [sp, #0]
 8006aca:	f7ff f8eb 	bl	8005ca4 <u8g2_DrawLine>

		// Profile
		char profile_name_buf[17];
		reflow_profiles_get_profile_name(selected_reflow_profile, profile_name_buf);
 8006ace:	4b1d      	ldr	r3, [pc, #116]	; (8006b44 <roc_menu_reflow_confirm_redraw+0xa8>)
 8006ad0:	a903      	add	r1, sp, #12
 8006ad2:	6818      	ldr	r0, [r3, #0]
 8006ad4:	f000 fab0 	bl	8007038 <reflow_profiles_get_profile_name>
		u8g2_DrawStr(&u8g2, 1, 20, "Selected Profile:");
 8006ad8:	4b1b      	ldr	r3, [pc, #108]	; (8006b48 <roc_menu_reflow_confirm_redraw+0xac>)
 8006ada:	2214      	movs	r2, #20
 8006adc:	0029      	movs	r1, r5
 8006ade:	0020      	movs	r0, r4
 8006ae0:	f7fe ffcc 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 5, 30, profile_name_buf);
 8006ae4:	ab03      	add	r3, sp, #12
 8006ae6:	221e      	movs	r2, #30
 8006ae8:	2105      	movs	r1, #5
 8006aea:	0020      	movs	r0, r4
 8006aec:	f7fe ffc6 	bl	8005a7c <u8g2_DrawStr>

		// Cancel button
		u8g2_DrawStr(&u8g2, 6, 62, "Cancel");
 8006af0:	4b16      	ldr	r3, [pc, #88]	; (8006b4c <roc_menu_reflow_confirm_redraw+0xb0>)
 8006af2:	223e      	movs	r2, #62	; 0x3e
 8006af4:	2106      	movs	r1, #6
 8006af6:	0020      	movs	r0, r4
 8006af8:	f7fe ffc0 	bl	8005a7c <u8g2_DrawStr>
		// Cancel selector
		if (selected_item_index == 1)
 8006afc:	4e14      	ldr	r6, [pc, #80]	; (8006b50 <roc_menu_reflow_confirm_redraw+0xb4>)
 8006afe:	7833      	ldrb	r3, [r6, #0]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d104      	bne.n	8006b0e <roc_menu_reflow_confirm_redraw+0x72>
		{
			display_util_draw_selector(&u8g2, 1, 61);
 8006b04:	223d      	movs	r2, #61	; 0x3d
 8006b06:	0029      	movs	r1, r5
 8006b08:	0020      	movs	r0, r4
 8006b0a:	f7ff fd05 	bl	8006518 <display_util_draw_selector>
		}

		// Next button
		u8g2_DrawStr(&u8g2, 96, 62, "Start");
 8006b0e:	4b11      	ldr	r3, [pc, #68]	; (8006b54 <roc_menu_reflow_confirm_redraw+0xb8>)
 8006b10:	223e      	movs	r2, #62	; 0x3e
 8006b12:	2160      	movs	r1, #96	; 0x60
 8006b14:	0020      	movs	r0, r4
 8006b16:	f7fe ffb1 	bl	8005a7c <u8g2_DrawStr>
		// Next selector
		if (selected_item_index == 0)
 8006b1a:	7833      	ldrb	r3, [r6, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d104      	bne.n	8006b2a <roc_menu_reflow_confirm_redraw+0x8e>
		{
			display_util_draw_selector(&u8g2, 91, 61);
 8006b20:	223d      	movs	r2, #61	; 0x3d
 8006b22:	215b      	movs	r1, #91	; 0x5b
 8006b24:	0020      	movs	r0, r4
 8006b26:	f7ff fcf7 	bl	8006518 <display_util_draw_selector>
		}
	} while (u8g2_NextPage(&u8g2));
 8006b2a:	0020      	movs	r0, r4
 8006b2c:	f7fe fd1f 	bl	800556e <u8g2_NextPage>
 8006b30:	2800      	cmp	r0, #0
 8006b32:	d1bb      	bne.n	8006aac <roc_menu_reflow_confirm_redraw+0x10>
}
 8006b34:	b009      	add	sp, #36	; 0x24
 8006b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b38:	20002508 	.word	0x20002508
 8006b3c:	08008032 	.word	0x08008032
 8006b40:	08009238 	.word	0x08009238
 8006b44:	20002348 	.word	0x20002348
 8006b48:	08009247 	.word	0x08009247
 8006b4c:	080091f2 	.word	0x080091f2
 8006b50:	20002347 	.word	0x20002347
 8006b54:	08009259 	.word	0x08009259

08006b58 <roc_menu_reflow_confirm_update>:
	if (rot_enc_turns != 0)
 8006b58:	4a17      	ldr	r2, [pc, #92]	; (8006bb8 <roc_menu_reflow_confirm_update+0x60>)
{
 8006b5a:	b510      	push	{r4, lr}
	if (rot_enc_turns != 0)
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	5ed0      	ldrsh	r0, [r2, r3]
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d00b      	beq.n	8006b7c <roc_menu_reflow_confirm_update+0x24>
		int16_t new_index = selected_item_index;
 8006b64:	4915      	ldr	r1, [pc, #84]	; (8006bbc <roc_menu_reflow_confirm_update+0x64>)
 8006b66:	780b      	ldrb	r3, [r1, #0]
		if (rot_enc_turns > 0)
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	dd14      	ble.n	8006b96 <roc_menu_reflow_confirm_update+0x3e>
			new_index++;
 8006b6c:	3301      	adds	r3, #1
		selected_item_index = new_index;
 8006b6e:	2001      	movs	r0, #1
 8006b70:	4003      	ands	r3, r0
 8006b72:	700b      	strb	r3, [r1, #0]
		rot_enc_turns = 0;
 8006b74:	2300      	movs	r3, #0
 8006b76:	8013      	strh	r3, [r2, #0]
		roc_menu_reflow_confirm_redraw();
 8006b78:	f7ff ff90 	bl	8006a9c <roc_menu_reflow_confirm_redraw>
	if (rot_enc_sw != 0)
 8006b7c:	4c10      	ldr	r4, [pc, #64]	; (8006bc0 <roc_menu_reflow_confirm_update+0x68>)
 8006b7e:	7823      	ldrb	r3, [r4, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d007      	beq.n	8006b94 <roc_menu_reflow_confirm_update+0x3c>
		switch (selected_item_index)
 8006b84:	4b0d      	ldr	r3, [pc, #52]	; (8006bbc <roc_menu_reflow_confirm_update+0x64>)
 8006b86:	7818      	ldrb	r0, [r3, #0]
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	d00a      	beq.n	8006ba2 <roc_menu_reflow_confirm_update+0x4a>
 8006b8c:	2801      	cmp	r0, #1
 8006b8e:	d00f      	beq.n	8006bb0 <roc_menu_reflow_confirm_update+0x58>
		rot_enc_sw = 0;
 8006b90:	2300      	movs	r3, #0
 8006b92:	7023      	strb	r3, [r4, #0]
}
 8006b94:	bd10      	pop	{r4, pc}
			new_index--;
 8006b96:	3b01      	subs	r3, #1
 8006b98:	b21b      	sxth	r3, r3
		while (new_index < 0)
 8006b9a:	1c58      	adds	r0, r3, #1
 8006b9c:	d1e7      	bne.n	8006b6e <roc_menu_reflow_confirm_update+0x16>
			new_index = new_index + menu_item_count;
 8006b9e:	3302      	adds	r3, #2
 8006ba0:	e7e5      	b.n	8006b6e <roc_menu_reflow_confirm_update+0x16>
			roc_menu_reflow_set_profile(selected_reflow_profile);
 8006ba2:	4b08      	ldr	r3, [pc, #32]	; (8006bc4 <roc_menu_reflow_confirm_update+0x6c>)
 8006ba4:	6818      	ldr	r0, [r3, #0]
 8006ba6:	f7ff ff53 	bl	8006a50 <roc_menu_reflow_set_profile>
			roc_menu_reflow_start();
 8006baa:	f7ff ff57 	bl	8006a5c <roc_menu_reflow_start>
			roc_menu_open(ROC_MENU_ID_REFLOW);
 8006bae:	2005      	movs	r0, #5
			roc_menu_open(ROC_MENU_ID_MAIN);
 8006bb0:	f7ff fcda 	bl	8006568 <roc_menu_open>
			break;
 8006bb4:	e7ec      	b.n	8006b90 <roc_menu_reflow_confirm_update+0x38>
 8006bb6:	46c0      	nop			; (mov r8, r8)
 8006bb8:	20002320 	.word	0x20002320
 8006bbc:	20002347 	.word	0x20002347
 8006bc0:	2000231f 	.word	0x2000231f
 8006bc4:	20002348 	.word	0x20002348

08006bc8 <roc_menu_reflow_confirm_set_profile>:
/*
 * Setter for the reflow profile.
 */
void roc_menu_reflow_confirm_set_profile(uint8_t* reflow_profile)
{
	selected_reflow_profile = reflow_profile;
 8006bc8:	4b01      	ldr	r3, [pc, #4]	; (8006bd0 <roc_menu_reflow_confirm_set_profile+0x8>)
 8006bca:	6018      	str	r0, [r3, #0]
}
 8006bcc:	4770      	bx	lr
 8006bce:	46c0      	nop			; (mov r8, r8)
 8006bd0:	20002348 	.word	0x20002348

08006bd4 <roc_menu_reflow_profiles_redraw>:

/*
 * Redraw function of this menu.
 */
void roc_menu_reflow_profiles_redraw(void)
{
 8006bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
	u8g2_FirstPage(&u8g2);
 8006bd6:	4894      	ldr	r0, [pc, #592]	; (8006e28 <roc_menu_reflow_profiles_redraw+0x254>)
{
 8006bd8:	b09b      	sub	sp, #108	; 0x6c
	u8g2_FirstPage(&u8g2);
 8006bda:	f7fe fcba 	bl	8005552 <u8g2_FirstPage>
	{
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
		if (menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SHOW)
			u8g2_DrawStr(&u8g2, 1, 8, "Reflow Profiles");
		else if (menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SELECT)
			u8g2_DrawStr(&u8g2, 1, 8, "Select Reflow Profile");
 8006bde:	2401      	movs	r4, #1
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
 8006be0:	4d91      	ldr	r5, [pc, #580]	; (8006e28 <roc_menu_reflow_profiles_redraw+0x254>)
 8006be2:	4992      	ldr	r1, [pc, #584]	; (8006e2c <roc_menu_reflow_profiles_redraw+0x258>)
 8006be4:	0028      	movs	r0, r5
 8006be6:	f7fe ff89 	bl	8005afc <u8g2_SetFont>
		if (menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SHOW)
 8006bea:	4b91      	ldr	r3, [pc, #580]	; (8006e30 <roc_menu_reflow_profiles_redraw+0x25c>)
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d000      	beq.n	8006bf4 <roc_menu_reflow_profiles_redraw+0x20>
 8006bf2:	e0a7      	b.n	8006d44 <roc_menu_reflow_profiles_redraw+0x170>
			u8g2_DrawStr(&u8g2, 1, 8, "Reflow Profiles");
 8006bf4:	4b8f      	ldr	r3, [pc, #572]	; (8006e34 <roc_menu_reflow_profiles_redraw+0x260>)
			u8g2_DrawStr(&u8g2, 1, 8, "Select Reflow Profile");
 8006bf6:	2208      	movs	r2, #8
 8006bf8:	0021      	movs	r1, r4
 8006bfa:	0028      	movs	r0, r5
 8006bfc:	f7fe ff3e 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawLine(&u8g2, 0, 10, 127, 10);
 8006c00:	220a      	movs	r2, #10
 8006c02:	2100      	movs	r1, #0
 8006c04:	9200      	str	r2, [sp, #0]
 8006c06:	237f      	movs	r3, #127	; 0x7f
 8006c08:	0028      	movs	r0, r5
 8006c0a:	f7ff f84b 	bl	8005ca4 <u8g2_DrawLine>

		// Profile name
		selected_profile = reflow_profiles_get_profile(selected_profile_id);
 8006c0e:	4b8a      	ldr	r3, [pc, #552]	; (8006e38 <roc_menu_reflow_profiles_redraw+0x264>)
 8006c10:	7818      	ldrb	r0, [r3, #0]
 8006c12:	f000 fa07 	bl	8007024 <reflow_profiles_get_profile>
 8006c16:	4e89      	ldr	r6, [pc, #548]	; (8006e3c <roc_menu_reflow_profiles_redraw+0x268>)
		char profile_name_buf[17];
		reflow_profiles_get_profile_name(selected_profile, profile_name_buf);
 8006c18:	a915      	add	r1, sp, #84	; 0x54
		selected_profile = reflow_profiles_get_profile(selected_profile_id);
 8006c1a:	6030      	str	r0, [r6, #0]
		reflow_profiles_get_profile_name(selected_profile, profile_name_buf);
 8006c1c:	f000 fa0c 	bl	8007038 <reflow_profiles_get_profile_name>
		if (!scroll_item_0)
 8006c20:	4b87      	ldr	r3, [pc, #540]	; (8006e40 <roc_menu_reflow_profiles_redraw+0x26c>)
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d000      	beq.n	8006c2a <roc_menu_reflow_profiles_redraw+0x56>
 8006c28:	e091      	b.n	8006d4e <roc_menu_reflow_profiles_redraw+0x17a>
		{
			u8g2_DrawStr(&u8g2, 6, 20, profile_name_buf);
 8006c2a:	ab15      	add	r3, sp, #84	; 0x54
 8006c2c:	2214      	movs	r2, #20
 8006c2e:	2106      	movs	r1, #6
 8006c30:	0028      	movs	r0, r5
 8006c32:	f7fe ff23 	bl	8005a7c <u8g2_DrawStr>
			u8g2_SetDrawColor(&u8g2, 0);
			u8g2_DrawStr(&u8g2, 6, 20, profile_name_buf);
			u8g2_SetDrawColor(&u8g2, 1);
		}
		// Profile selector
		if (selected_item_index == 0)
 8006c36:	4b83      	ldr	r3, [pc, #524]	; (8006e44 <roc_menu_reflow_profiles_redraw+0x270>)
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d104      	bne.n	8006c48 <roc_menu_reflow_profiles_redraw+0x74>
		{
			display_util_draw_selector(&u8g2, 1, 19);
 8006c3e:	2213      	movs	r2, #19
 8006c40:	0021      	movs	r1, r4
 8006c42:	0028      	movs	r0, r5
 8006c44:	f7ff fc68 	bl	8006518 <display_util_draw_selector>
		}

		// Graph axis
		u8g2_DrawLine(&u8g2, 1, 25, 1, 62);
 8006c48:	233e      	movs	r3, #62	; 0x3e
 8006c4a:	2219      	movs	r2, #25
 8006c4c:	9300      	str	r3, [sp, #0]
 8006c4e:	0021      	movs	r1, r4
 8006c50:	0023      	movs	r3, r4
 8006c52:	0028      	movs	r0, r5
 8006c54:	f7ff f826 	bl	8005ca4 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 1, 62, 63, 62);
 8006c58:	233e      	movs	r3, #62	; 0x3e
 8006c5a:	223e      	movs	r2, #62	; 0x3e
 8006c5c:	0021      	movs	r1, r4
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	0028      	movs	r0, r5
 8006c62:	3301      	adds	r3, #1
 8006c64:	f7ff f81e 	bl	8005ca4 <u8g2_DrawLine>

		// Graph
		uint16_t total_time = reflow_profiles_get_total_time(selected_profile);
 8006c68:	6830      	ldr	r0, [r6, #0]
 8006c6a:	f000 fa17 	bl	800709c <reflow_profiles_get_total_time>
 8006c6e:	9004      	str	r0, [sp, #16]
		uint16_t max_temp = reflow_profiles_get_max_temp(selected_profile);
 8006c70:	6830      	ldr	r0, [r6, #0]
 8006c72:	f000 f9fe 	bl	8007072 <reflow_profiles_get_max_temp>
 8006c76:	9005      	str	r0, [sp, #20]
		uint8_t cooldown_time = reflow_profiles_get_profile_cooldown_time(selected_profile);
 8006c78:	6830      	ldr	r0, [r6, #0]
 8006c7a:	f000 fa16 	bl	80070aa <reflow_profiles_get_profile_cooldown_time>
		uint8_t prev_x = 1;
 8006c7e:	2301      	movs	r3, #1
		uint8_t prev_y = 1;

		for (uint8_t i = 0; i < reflow_profiles_get_profile_sample_count(selected_profile); i++)
 8006c80:	2600      	movs	r6, #0
		uint8_t cooldown_time = reflow_profiles_get_profile_cooldown_time(selected_profile);
 8006c82:	9006      	str	r0, [sp, #24]
		uint8_t prev_y = 1;
 8006c84:	9403      	str	r4, [sp, #12]
		uint8_t prev_x = 1;
 8006c86:	9302      	str	r3, [sp, #8]
		for (uint8_t i = 0; i < reflow_profiles_get_profile_sample_count(selected_profile); i++)
 8006c88:	4d6c      	ldr	r5, [pc, #432]	; (8006e3c <roc_menu_reflow_profiles_redraw+0x268>)
 8006c8a:	6828      	ldr	r0, [r5, #0]
 8006c8c:	f000 fa0f 	bl	80070ae <reflow_profiles_get_profile_sample_count>
 8006c90:	4286      	cmp	r6, r0
 8006c92:	d200      	bcs.n	8006c96 <roc_menu_reflow_profiles_redraw+0xc2>
 8006c94:	e077      	b.n	8006d86 <roc_menu_reflow_profiles_redraw+0x1b2>
			u8g2_DrawLine(&u8g2, 1 + prev_x, 63 - prev_y, 1 + x, 63 - y);
			prev_x = x;
			prev_y = y;
		}

		u8g2_DrawLine(&u8g2, 1 + prev_x, 63 - prev_y, 62, 62);
 8006c96:	223f      	movs	r2, #63	; 0x3f
 8006c98:	9b03      	ldr	r3, [sp, #12]
 8006c9a:	9902      	ldr	r1, [sp, #8]
 8006c9c:	1ad2      	subs	r2, r2, r3
 8006c9e:	233e      	movs	r3, #62	; 0x3e
 8006ca0:	4d61      	ldr	r5, [pc, #388]	; (8006e28 <roc_menu_reflow_profiles_redraw+0x254>)
 8006ca2:	3101      	adds	r1, #1
 8006ca4:	9300      	str	r3, [sp, #0]
 8006ca6:	b2d2      	uxtb	r2, r2
 8006ca8:	b2c9      	uxtb	r1, r1
 8006caa:	0028      	movs	r0, r5
 8006cac:	f7fe fffa 	bl	8005ca4 <u8g2_DrawLine>

		// Time
		char total_time_buf[16];
		sprintf(total_time_buf, "%ds", total_time);
 8006cb0:	9a04      	ldr	r2, [sp, #16]
 8006cb2:	4965      	ldr	r1, [pc, #404]	; (8006e48 <roc_menu_reflow_profiles_redraw+0x274>)
 8006cb4:	a809      	add	r0, sp, #36	; 0x24
 8006cb6:	f000 fc2b 	bl	8007510 <siprintf>
		u8g2_DrawStr(&u8g2, 65, 32, total_time_buf);
 8006cba:	ab09      	add	r3, sp, #36	; 0x24
 8006cbc:	2220      	movs	r2, #32
 8006cbe:	2141      	movs	r1, #65	; 0x41
 8006cc0:	0028      	movs	r0, r5
 8006cc2:	f7fe fedb 	bl	8005a7c <u8g2_DrawStr>
		// Max Temp
		char max_temp_buf[16];
		sprintf(max_temp_buf, "%dC max.", max_temp);
 8006cc6:	9a05      	ldr	r2, [sp, #20]
 8006cc8:	4960      	ldr	r1, [pc, #384]	; (8006e4c <roc_menu_reflow_profiles_redraw+0x278>)
 8006cca:	a80d      	add	r0, sp, #52	; 0x34
 8006ccc:	f000 fc20 	bl	8007510 <siprintf>
		u8g2_DrawStr(&u8g2, 65, 40, max_temp_buf);
 8006cd0:	ab0d      	add	r3, sp, #52	; 0x34
 8006cd2:	2228      	movs	r2, #40	; 0x28
 8006cd4:	2141      	movs	r1, #65	; 0x41
 8006cd6:	0028      	movs	r0, r5
 8006cd8:	f7fe fed0 	bl	8005a7c <u8g2_DrawStr>
		// Cool Time
		char cooldown_buf[16];
		sprintf(cooldown_buf, "%ds cool", cooldown_time);
 8006cdc:	9a06      	ldr	r2, [sp, #24]
 8006cde:	495c      	ldr	r1, [pc, #368]	; (8006e50 <roc_menu_reflow_profiles_redraw+0x27c>)
 8006ce0:	a811      	add	r0, sp, #68	; 0x44
 8006ce2:	f000 fc15 	bl	8007510 <siprintf>
		u8g2_DrawStr(&u8g2, 65, 48, cooldown_buf);
 8006ce6:	ab11      	add	r3, sp, #68	; 0x44
 8006ce8:	2230      	movs	r2, #48	; 0x30
 8006cea:	2141      	movs	r1, #65	; 0x41
 8006cec:	0028      	movs	r0, r5
 8006cee:	f7fe fec5 	bl	8005a7c <u8g2_DrawStr>

		// Back button
		u8g2_DrawStr(&u8g2, 102, 62, "Back");
 8006cf2:	4b58      	ldr	r3, [pc, #352]	; (8006e54 <roc_menu_reflow_profiles_redraw+0x280>)
 8006cf4:	223e      	movs	r2, #62	; 0x3e
 8006cf6:	2166      	movs	r1, #102	; 0x66
 8006cf8:	0028      	movs	r0, r5
 8006cfa:	f7fe febf 	bl	8005a7c <u8g2_DrawStr>
		// Back selector
		if ((selected_item_index == 1 && menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SHOW) || (selected_item_index == 2 && menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SELECT))
 8006cfe:	4f51      	ldr	r7, [pc, #324]	; (8006e44 <roc_menu_reflow_profiles_redraw+0x270>)
 8006d00:	4e4b      	ldr	r6, [pc, #300]	; (8006e30 <roc_menu_reflow_profiles_redraw+0x25c>)
 8006d02:	783b      	ldrb	r3, [r7, #0]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d000      	beq.n	8006d0a <roc_menu_reflow_profiles_redraw+0x136>
 8006d08:	e081      	b.n	8006e0e <roc_menu_reflow_profiles_redraw+0x23a>
 8006d0a:	7833      	ldrb	r3, [r6, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d100      	bne.n	8006d12 <roc_menu_reflow_profiles_redraw+0x13e>
 8006d10:	e084      	b.n	8006e1c <roc_menu_reflow_profiles_redraw+0x248>
		{
			display_util_draw_selector(&u8g2, 97, 61);
		}

		// Next button
		if (menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SELECT)
 8006d12:	7833      	ldrb	r3, [r6, #0]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d10d      	bne.n	8006d34 <roc_menu_reflow_profiles_redraw+0x160>
		{
			u8g2_DrawStr(&u8g2, 72, 62, "Next");
 8006d18:	4b4f      	ldr	r3, [pc, #316]	; (8006e58 <roc_menu_reflow_profiles_redraw+0x284>)
 8006d1a:	223e      	movs	r2, #62	; 0x3e
 8006d1c:	2148      	movs	r1, #72	; 0x48
 8006d1e:	0028      	movs	r0, r5
 8006d20:	f7fe feac 	bl	8005a7c <u8g2_DrawStr>
			if (selected_item_index == 1)
 8006d24:	783b      	ldrb	r3, [r7, #0]
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d104      	bne.n	8006d34 <roc_menu_reflow_profiles_redraw+0x160>
			{
				display_util_draw_selector(&u8g2, 67, 61);
 8006d2a:	223d      	movs	r2, #61	; 0x3d
 8006d2c:	2143      	movs	r1, #67	; 0x43
 8006d2e:	0028      	movs	r0, r5
 8006d30:	f7ff fbf2 	bl	8006518 <display_util_draw_selector>
			}
		}
	} while (u8g2_NextPage(&u8g2));
 8006d34:	0028      	movs	r0, r5
 8006d36:	f7fe fc1a 	bl	800556e <u8g2_NextPage>
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	d000      	beq.n	8006d40 <roc_menu_reflow_profiles_redraw+0x16c>
 8006d3e:	e74f      	b.n	8006be0 <roc_menu_reflow_profiles_redraw+0xc>
}
 8006d40:	b01b      	add	sp, #108	; 0x6c
 8006d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
		else if (menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SELECT)
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d000      	beq.n	8006d4a <roc_menu_reflow_profiles_redraw+0x176>
 8006d48:	e75a      	b.n	8006c00 <roc_menu_reflow_profiles_redraw+0x2c>
			u8g2_DrawStr(&u8g2, 1, 8, "Select Reflow Profile");
 8006d4a:	4b44      	ldr	r3, [pc, #272]	; (8006e5c <roc_menu_reflow_profiles_redraw+0x288>)
 8006d4c:	e753      	b.n	8006bf6 <roc_menu_reflow_profiles_redraw+0x22>
			u8g2_DrawBox(&u8g2, 5, 12, (selected_profile[0] * 6) + 1, 9);
 8006d4e:	2706      	movs	r7, #6
 8006d50:	2209      	movs	r2, #9
 8006d52:	6833      	ldr	r3, [r6, #0]
 8006d54:	0028      	movs	r0, r5
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	2105      	movs	r1, #5
 8006d5a:	437b      	muls	r3, r7
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	9200      	str	r2, [sp, #0]
 8006d62:	3203      	adds	r2, #3
 8006d64:	f7fe fb8c 	bl	8005480 <u8g2_DrawBox>
			u8g2_SetDrawColor(&u8g2, 0);
 8006d68:	0028      	movs	r0, r5
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	f7fe ff6a 	bl	8005c44 <u8g2_SetDrawColor>
			u8g2_DrawStr(&u8g2, 6, 20, profile_name_buf);
 8006d70:	0039      	movs	r1, r7
 8006d72:	ab15      	add	r3, sp, #84	; 0x54
 8006d74:	2214      	movs	r2, #20
 8006d76:	0028      	movs	r0, r5
 8006d78:	f7fe fe80 	bl	8005a7c <u8g2_DrawStr>
			u8g2_SetDrawColor(&u8g2, 1);
 8006d7c:	0021      	movs	r1, r4
 8006d7e:	0028      	movs	r0, r5
 8006d80:	f7fe ff60 	bl	8005c44 <u8g2_SetDrawColor>
 8006d84:	e757      	b.n	8006c36 <roc_menu_reflow_profiles_redraw+0x62>
			uint8_t x = (uint8_t)(((float)62 / (total_time + cooldown_time)) * reflow_profiles_get_time(selected_profile, i));
 8006d86:	0031      	movs	r1, r6
 8006d88:	6828      	ldr	r0, [r5, #0]
 8006d8a:	f000 f962 	bl	8007052 <reflow_profiles_get_time>
 8006d8e:	9b04      	ldr	r3, [sp, #16]
 8006d90:	9a06      	ldr	r2, [sp, #24]
 8006d92:	0007      	movs	r7, r0
 8006d94:	1898      	adds	r0, r3, r2
 8006d96:	f7fa f86b 	bl	8000e70 <__aeabi_i2f>
 8006d9a:	1c01      	adds	r1, r0, #0
 8006d9c:	4830      	ldr	r0, [pc, #192]	; (8006e60 <roc_menu_reflow_profiles_redraw+0x28c>)
 8006d9e:	f7f9 fc43 	bl	8000628 <__aeabi_fdiv>
 8006da2:	9007      	str	r0, [sp, #28]
 8006da4:	0038      	movs	r0, r7
 8006da6:	f7fa f863 	bl	8000e70 <__aeabi_i2f>
 8006daa:	1c01      	adds	r1, r0, #0
 8006dac:	9807      	ldr	r0, [sp, #28]
 8006dae:	f7f9 fd83 	bl	80008b8 <__aeabi_fmul>
 8006db2:	f7f9 fa8f 	bl	80002d4 <__aeabi_f2uiz>
			uint8_t y = (uint8_t)(((float)37 / max_temp) * reflow_profiles_get_temp(selected_profile, i));
 8006db6:	0031      	movs	r1, r6
			uint8_t x = (uint8_t)(((float)62 / (total_time + cooldown_time)) * reflow_profiles_get_time(selected_profile, i));
 8006db8:	b2c7      	uxtb	r7, r0
			uint8_t y = (uint8_t)(((float)37 / max_temp) * reflow_profiles_get_temp(selected_profile, i));
 8006dba:	6828      	ldr	r0, [r5, #0]
 8006dbc:	f000 f951 	bl	8007062 <reflow_profiles_get_temp>
 8006dc0:	9007      	str	r0, [sp, #28]
 8006dc2:	9805      	ldr	r0, [sp, #20]
 8006dc4:	f7fa f854 	bl	8000e70 <__aeabi_i2f>
 8006dc8:	1c01      	adds	r1, r0, #0
 8006dca:	4826      	ldr	r0, [pc, #152]	; (8006e64 <roc_menu_reflow_profiles_redraw+0x290>)
 8006dcc:	f7f9 fc2c 	bl	8000628 <__aeabi_fdiv>
 8006dd0:	1c05      	adds	r5, r0, #0
 8006dd2:	9807      	ldr	r0, [sp, #28]
 8006dd4:	f7fa f84c 	bl	8000e70 <__aeabi_i2f>
 8006dd8:	1c01      	adds	r1, r0, #0
 8006dda:	1c28      	adds	r0, r5, #0
 8006ddc:	f7f9 fd6c 	bl	80008b8 <__aeabi_fmul>
 8006de0:	f7f9 fa78 	bl	80002d4 <__aeabi_f2uiz>
 8006de4:	b2c5      	uxtb	r5, r0
			u8g2_DrawLine(&u8g2, 1 + prev_x, 63 - prev_y, 1 + x, 63 - y);
 8006de6:	203f      	movs	r0, #63	; 0x3f
 8006de8:	9a03      	ldr	r2, [sp, #12]
 8006dea:	9902      	ldr	r1, [sp, #8]
 8006dec:	1a82      	subs	r2, r0, r2
 8006dee:	1b40      	subs	r0, r0, r5
 8006df0:	b2c0      	uxtb	r0, r0
 8006df2:	1c7b      	adds	r3, r7, #1
 8006df4:	3101      	adds	r1, #1
 8006df6:	9000      	str	r0, [sp, #0]
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	b2d2      	uxtb	r2, r2
 8006dfc:	b2c9      	uxtb	r1, r1
 8006dfe:	480a      	ldr	r0, [pc, #40]	; (8006e28 <roc_menu_reflow_profiles_redraw+0x254>)
		for (uint8_t i = 0; i < reflow_profiles_get_profile_sample_count(selected_profile); i++)
 8006e00:	3601      	adds	r6, #1
			u8g2_DrawLine(&u8g2, 1 + prev_x, 63 - prev_y, 1 + x, 63 - y);
 8006e02:	f7fe ff4f 	bl	8005ca4 <u8g2_DrawLine>
		for (uint8_t i = 0; i < reflow_profiles_get_profile_sample_count(selected_profile); i++)
 8006e06:	b2f6      	uxtb	r6, r6
			prev_y = y;
 8006e08:	9503      	str	r5, [sp, #12]
			prev_x = x;
 8006e0a:	9702      	str	r7, [sp, #8]
 8006e0c:	e73c      	b.n	8006c88 <roc_menu_reflow_profiles_redraw+0xb4>
		if ((selected_item_index == 1 && menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SHOW) || (selected_item_index == 2 && menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SELECT))
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d000      	beq.n	8006e14 <roc_menu_reflow_profiles_redraw+0x240>
 8006e12:	e77e      	b.n	8006d12 <roc_menu_reflow_profiles_redraw+0x13e>
 8006e14:	7833      	ldrb	r3, [r6, #0]
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d000      	beq.n	8006e1c <roc_menu_reflow_profiles_redraw+0x248>
 8006e1a:	e77a      	b.n	8006d12 <roc_menu_reflow_profiles_redraw+0x13e>
			display_util_draw_selector(&u8g2, 97, 61);
 8006e1c:	223d      	movs	r2, #61	; 0x3d
 8006e1e:	2161      	movs	r1, #97	; 0x61
 8006e20:	0028      	movs	r0, r5
 8006e22:	f7ff fb79 	bl	8006518 <display_util_draw_selector>
 8006e26:	e774      	b.n	8006d12 <roc_menu_reflow_profiles_redraw+0x13e>
 8006e28:	20002508 	.word	0x20002508
 8006e2c:	08008032 	.word	0x08008032
 8006e30:	2000234c 	.word	0x2000234c
 8006e34:	080091da 	.word	0x080091da
 8006e38:	20002354 	.word	0x20002354
 8006e3c:	20002350 	.word	0x20002350
 8006e40:	2000234d 	.word	0x2000234d
 8006e44:	2000234e 	.word	0x2000234e
 8006e48:	08009206 	.word	0x08009206
 8006e4c:	08009275 	.word	0x08009275
 8006e50:	0800927f 	.word	0x0800927f
 8006e54:	080091bb 	.word	0x080091bb
 8006e58:	08009288 	.word	0x08009288
 8006e5c:	0800925f 	.word	0x0800925f
 8006e60:	42780000 	.word	0x42780000
 8006e64:	42140000 	.word	0x42140000

08006e68 <roc_menu_reflow_profiles_update>:
{
 8006e68:	b570      	push	{r4, r5, r6, lr}
	if (!scroll_item_0)
 8006e6a:	4d3a      	ldr	r5, [pc, #232]	; (8006f54 <roc_menu_reflow_profiles_update+0xec>)
 8006e6c:	4c3a      	ldr	r4, [pc, #232]	; (8006f58 <roc_menu_reflow_profiles_update+0xf0>)
 8006e6e:	782b      	ldrb	r3, [r5, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d143      	bne.n	8006efc <roc_menu_reflow_profiles_update+0x94>
		if (rot_enc_turns != 0)
 8006e74:	2300      	movs	r3, #0
 8006e76:	5ee2      	ldrsh	r2, [r4, r3]
 8006e78:	2a00      	cmp	r2, #0
 8006e7a:	d00e      	beq.n	8006e9a <roc_menu_reflow_profiles_update+0x32>
			int16_t new_index = selected_item_index;
 8006e7c:	4937      	ldr	r1, [pc, #220]	; (8006f5c <roc_menu_reflow_profiles_update+0xf4>)
 8006e7e:	4838      	ldr	r0, [pc, #224]	; (8006f60 <roc_menu_reflow_profiles_update+0xf8>)
 8006e80:	780b      	ldrb	r3, [r1, #0]
			if (rot_enc_turns > 0)
 8006e82:	2a00      	cmp	r2, #0
 8006e84:	dd18      	ble.n	8006eb8 <roc_menu_reflow_profiles_update+0x50>
				new_index++;
 8006e86:	3301      	adds	r3, #1
			while (new_index >= menu_item_count)
 8006e88:	7802      	ldrb	r2, [r0, #0]
				new_index = new_index - menu_item_count;
 8006e8a:	b290      	uxth	r0, r2
			while (new_index >= menu_item_count)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	da1c      	bge.n	8006eca <roc_menu_reflow_profiles_update+0x62>
			selected_item_index = new_index;
 8006e90:	700b      	strb	r3, [r1, #0]
			rot_enc_turns = 0;
 8006e92:	2300      	movs	r3, #0
 8006e94:	8023      	strh	r3, [r4, #0]
			roc_menu_reflow_profiles_redraw();
 8006e96:	f7ff fe9d 	bl	8006bd4 <roc_menu_reflow_profiles_redraw>
		if (rot_enc_sw != 0)
 8006e9a:	4c32      	ldr	r4, [pc, #200]	; (8006f64 <roc_menu_reflow_profiles_update+0xfc>)
 8006e9c:	7823      	ldrb	r3, [r4, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d009      	beq.n	8006eb6 <roc_menu_reflow_profiles_update+0x4e>
			switch (selected_item_index)
 8006ea2:	4b2e      	ldr	r3, [pc, #184]	; (8006f5c <roc_menu_reflow_profiles_update+0xf4>)
 8006ea4:	7818      	ldrb	r0, [r3, #0]
 8006ea6:	2801      	cmp	r0, #1
 8006ea8:	d017      	beq.n	8006eda <roc_menu_reflow_profiles_update+0x72>
 8006eaa:	2800      	cmp	r0, #0
 8006eac:	d010      	beq.n	8006ed0 <roc_menu_reflow_profiles_update+0x68>
 8006eae:	2802      	cmp	r0, #2
 8006eb0:	d022      	beq.n	8006ef8 <roc_menu_reflow_profiles_update+0x90>
			rot_enc_sw = 0;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	7023      	strb	r3, [r4, #0]
}
 8006eb6:	bd70      	pop	{r4, r5, r6, pc}
				new_index = new_index + menu_item_count;
 8006eb8:	7802      	ldrb	r2, [r0, #0]
				new_index--;
 8006eba:	3b01      	subs	r3, #1
				new_index = new_index + menu_item_count;
 8006ebc:	3a01      	subs	r2, #1
				new_index--;
 8006ebe:	b21b      	sxth	r3, r3
				new_index = new_index + menu_item_count;
 8006ec0:	b212      	sxth	r2, r2
			while (new_index < 0)
 8006ec2:	1c5e      	adds	r6, r3, #1
 8006ec4:	d1e0      	bne.n	8006e88 <roc_menu_reflow_profiles_update+0x20>
				new_index = new_index + menu_item_count;
 8006ec6:	0013      	movs	r3, r2
 8006ec8:	e7fb      	b.n	8006ec2 <roc_menu_reflow_profiles_update+0x5a>
 8006eca:	1a1b      	subs	r3, r3, r0
 8006ecc:	b21b      	sxth	r3, r3
 8006ece:	e7dd      	b.n	8006e8c <roc_menu_reflow_profiles_update+0x24>
				scroll_item_0 = 1;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	702b      	strb	r3, [r5, #0]
				roc_menu_reflow_profiles_redraw();
 8006ed4:	f7ff fe7e 	bl	8006bd4 <roc_menu_reflow_profiles_redraw>
				break;
 8006ed8:	e7eb      	b.n	8006eb2 <roc_menu_reflow_profiles_update+0x4a>
				if (menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SHOW)
 8006eda:	4b23      	ldr	r3, [pc, #140]	; (8006f68 <roc_menu_reflow_profiles_update+0x100>)
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d102      	bne.n	8006ee8 <roc_menu_reflow_profiles_update+0x80>
				roc_menu_open(ROC_MENU_ID_MAIN);
 8006ee2:	f7ff fb41 	bl	8006568 <roc_menu_open>
				break;
 8006ee6:	e7e4      	b.n	8006eb2 <roc_menu_reflow_profiles_update+0x4a>
				else if (menu_mode == ROC_MENU_REFLOW_PROFILES_MODE_SELECT)
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d1e2      	bne.n	8006eb2 <roc_menu_reflow_profiles_update+0x4a>
					roc_menu_reflow_confirm_set_profile(selected_profile);
 8006eec:	4b1f      	ldr	r3, [pc, #124]	; (8006f6c <roc_menu_reflow_profiles_update+0x104>)
 8006eee:	6818      	ldr	r0, [r3, #0]
 8006ef0:	f7ff fe6a 	bl	8006bc8 <roc_menu_reflow_confirm_set_profile>
					roc_menu_open(ROC_MENU_ID_REFLOW_CONFRIM);
 8006ef4:	2004      	movs	r0, #4
 8006ef6:	e7f4      	b.n	8006ee2 <roc_menu_reflow_profiles_update+0x7a>
				roc_menu_open(ROC_MENU_ID_MAIN);
 8006ef8:	2001      	movs	r0, #1
 8006efa:	e7f2      	b.n	8006ee2 <roc_menu_reflow_profiles_update+0x7a>
		profile_count = reflow_profiles_get_count();
 8006efc:	f000 f890 	bl	8007020 <reflow_profiles_get_count>
		if (rot_enc_turns != 0)
 8006f00:	2300      	movs	r3, #0
 8006f02:	5ee1      	ldrsh	r1, [r4, r3]
 8006f04:	2900      	cmp	r1, #0
 8006f06:	d010      	beq.n	8006f2a <roc_menu_reflow_profiles_update+0xc2>
			int16_t new_id = selected_profile_id;
 8006f08:	4a19      	ldr	r2, [pc, #100]	; (8006f70 <roc_menu_reflow_profiles_update+0x108>)
 8006f0a:	7813      	ldrb	r3, [r2, #0]
			if (rot_enc_turns > 0)
 8006f0c:	2900      	cmp	r1, #0
 8006f0e:	dd16      	ble.n	8006f3e <roc_menu_reflow_profiles_update+0xd6>
				new_id++;
 8006f10:	3301      	adds	r3, #1
			while (new_id >= profile_count)
 8006f12:	4283      	cmp	r3, r0
 8006f14:	da1b      	bge.n	8006f4e <roc_menu_reflow_profiles_update+0xe6>
			selected_profile_id = new_id;
 8006f16:	b2d8      	uxtb	r0, r3
 8006f18:	7010      	strb	r0, [r2, #0]
			selected_profile = reflow_profiles_get_profile(selected_profile_id);
 8006f1a:	f000 f883 	bl	8007024 <reflow_profiles_get_profile>
 8006f1e:	4b13      	ldr	r3, [pc, #76]	; (8006f6c <roc_menu_reflow_profiles_update+0x104>)
 8006f20:	6018      	str	r0, [r3, #0]
			rot_enc_turns = 0;
 8006f22:	2300      	movs	r3, #0
 8006f24:	8023      	strh	r3, [r4, #0]
			roc_menu_reflow_profiles_redraw();
 8006f26:	f7ff fe55 	bl	8006bd4 <roc_menu_reflow_profiles_redraw>
		if (rot_enc_sw != 0)
 8006f2a:	4c0e      	ldr	r4, [pc, #56]	; (8006f64 <roc_menu_reflow_profiles_update+0xfc>)
 8006f2c:	7823      	ldrb	r3, [r4, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d0c1      	beq.n	8006eb6 <roc_menu_reflow_profiles_update+0x4e>
			scroll_item_0 = 0;
 8006f32:	2600      	movs	r6, #0
 8006f34:	702e      	strb	r6, [r5, #0]
			roc_menu_reflow_profiles_redraw();
 8006f36:	f7ff fe4d 	bl	8006bd4 <roc_menu_reflow_profiles_redraw>
			rot_enc_sw = 0;
 8006f3a:	7026      	strb	r6, [r4, #0]
}
 8006f3c:	e7bb      	b.n	8006eb6 <roc_menu_reflow_profiles_update+0x4e>
				new_id--;
 8006f3e:	3b01      	subs	r3, #1
				new_id = new_id + profile_count;
 8006f40:	1e41      	subs	r1, r0, #1
				new_id--;
 8006f42:	b21b      	sxth	r3, r3
				new_id = new_id + profile_count;
 8006f44:	b209      	sxth	r1, r1
			while (new_id < 0)
 8006f46:	1c5e      	adds	r6, r3, #1
 8006f48:	d1e3      	bne.n	8006f12 <roc_menu_reflow_profiles_update+0xaa>
				new_id = new_id + profile_count;
 8006f4a:	000b      	movs	r3, r1
 8006f4c:	e7fb      	b.n	8006f46 <roc_menu_reflow_profiles_update+0xde>
 8006f4e:	1a1b      	subs	r3, r3, r0
 8006f50:	b21b      	sxth	r3, r3
 8006f52:	e7de      	b.n	8006f12 <roc_menu_reflow_profiles_update+0xaa>
 8006f54:	2000234d 	.word	0x2000234d
 8006f58:	20002320 	.word	0x20002320
 8006f5c:	2000234e 	.word	0x2000234e
 8006f60:	20000008 	.word	0x20000008
 8006f64:	2000231f 	.word	0x2000231f
 8006f68:	2000234c 	.word	0x2000234c
 8006f6c:	20002350 	.word	0x20002350
 8006f70:	20002354 	.word	0x20002354

08006f74 <roc_menu_reflow_profiles_set_mode>:
/*
 * Selects the mode of this menu.
 */
void roc_menu_reflow_profiles_set_mode(uint8_t mode)
{
	menu_mode = mode;
 8006f74:	4b08      	ldr	r3, [pc, #32]	; (8006f98 <roc_menu_reflow_profiles_set_mode+0x24>)
	selected_item_index = 0;
 8006f76:	4a09      	ldr	r2, [pc, #36]	; (8006f9c <roc_menu_reflow_profiles_set_mode+0x28>)
	menu_mode = mode;
 8006f78:	7018      	strb	r0, [r3, #0]
	selected_item_index = 0;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	7013      	strb	r3, [r2, #0]
	selected_profile_id = 0;
 8006f7e:	4a08      	ldr	r2, [pc, #32]	; (8006fa0 <roc_menu_reflow_profiles_set_mode+0x2c>)
 8006f80:	7013      	strb	r3, [r2, #0]
	switch (mode)
 8006f82:	4298      	cmp	r0, r3
 8006f84:	d002      	beq.n	8006f8c <roc_menu_reflow_profiles_set_mode+0x18>
 8006f86:	2801      	cmp	r0, #1
 8006f88:	d004      	beq.n	8006f94 <roc_menu_reflow_profiles_set_mode+0x20>
		break;
	case ROC_MENU_REFLOW_PROFILES_MODE_SELECT:
		menu_item_count = 3;
		break;
	}
}
 8006f8a:	4770      	bx	lr
		menu_item_count = 2;
 8006f8c:	2202      	movs	r2, #2
		menu_item_count = 3;
 8006f8e:	4b05      	ldr	r3, [pc, #20]	; (8006fa4 <roc_menu_reflow_profiles_set_mode+0x30>)
 8006f90:	701a      	strb	r2, [r3, #0]
}
 8006f92:	e7fa      	b.n	8006f8a <roc_menu_reflow_profiles_set_mode+0x16>
		menu_item_count = 3;
 8006f94:	2203      	movs	r2, #3
 8006f96:	e7fa      	b.n	8006f8e <roc_menu_reflow_profiles_set_mode+0x1a>
 8006f98:	2000234c 	.word	0x2000234c
 8006f9c:	2000234e 	.word	0x2000234e
 8006fa0:	20002354 	.word	0x20002354
 8006fa4:	20000008 	.word	0x20000008

08006fa8 <roc_menu_startup_update>:
/*
 * Update function of this menu.
 */
void roc_menu_startup_update(void)
{
	osDelay(ROC_MENU_STARTUP_DELAY);
 8006fa8:	20fa      	movs	r0, #250	; 0xfa
{
 8006faa:	b510      	push	{r4, lr}
	osDelay(ROC_MENU_STARTUP_DELAY);
 8006fac:	0080      	lsls	r0, r0, #2
 8006fae:	f7fd fb93 	bl	80046d8 <osDelay>
	roc_menu_open(ROC_MENU_ID_MAIN);
 8006fb2:	2001      	movs	r0, #1
 8006fb4:	f7ff fad8 	bl	8006568 <roc_menu_open>
}
 8006fb8:	bd10      	pop	{r4, pc}
	...

08006fbc <roc_menu_startup_redraw>:

/*
 * Redraw function of this menu.
 */
void roc_menu_startup_redraw(void)
{
 8006fbc:	b570      	push	{r4, r5, r6, lr}
	u8g2_FirstPage(&u8g2);
 8006fbe:	4c12      	ldr	r4, [pc, #72]	; (8007008 <roc_menu_startup_redraw+0x4c>)
	do
	{
		u8g2_SetFont(&u8g2, u8g2_font_tenfatguys_tf);
		u8g2_DrawStr(&u8g2, 47, 21, "ROC");
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
		u8g2_DrawStr(&u8g2, 1, 62, "Johannes Berndorfer");
 8006fc0:	2501      	movs	r5, #1
	u8g2_FirstPage(&u8g2);
 8006fc2:	0020      	movs	r0, r4
 8006fc4:	f7fe fac5 	bl	8005552 <u8g2_FirstPage>
		u8g2_SetFont(&u8g2, u8g2_font_tenfatguys_tf);
 8006fc8:	4910      	ldr	r1, [pc, #64]	; (800700c <roc_menu_startup_redraw+0x50>)
 8006fca:	0020      	movs	r0, r4
 8006fcc:	f7fe fd96 	bl	8005afc <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 47, 21, "ROC");
 8006fd0:	4b0f      	ldr	r3, [pc, #60]	; (8007010 <roc_menu_startup_redraw+0x54>)
 8006fd2:	2215      	movs	r2, #21
 8006fd4:	212f      	movs	r1, #47	; 0x2f
 8006fd6:	0020      	movs	r0, r4
 8006fd8:	f7fe fd50 	bl	8005a7c <u8g2_DrawStr>
		u8g2_SetFont(&u8g2, u8g2_font_6x10_tf);
 8006fdc:	490d      	ldr	r1, [pc, #52]	; (8007014 <roc_menu_startup_redraw+0x58>)
 8006fde:	0020      	movs	r0, r4
 8006fe0:	f7fe fd8c 	bl	8005afc <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 1, 62, "Johannes Berndorfer");
 8006fe4:	4b0c      	ldr	r3, [pc, #48]	; (8007018 <roc_menu_startup_redraw+0x5c>)
 8006fe6:	223e      	movs	r2, #62	; 0x3e
 8006fe8:	0029      	movs	r1, r5
 8006fea:	0020      	movs	r0, r4
 8006fec:	f7fe fd46 	bl	8005a7c <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 1, 54, "2019");
 8006ff0:	4b0a      	ldr	r3, [pc, #40]	; (800701c <roc_menu_startup_redraw+0x60>)
 8006ff2:	2236      	movs	r2, #54	; 0x36
 8006ff4:	0029      	movs	r1, r5
 8006ff6:	0020      	movs	r0, r4
 8006ff8:	f7fe fd40 	bl	8005a7c <u8g2_DrawStr>
	} while (u8g2_NextPage(&u8g2));
 8006ffc:	0020      	movs	r0, r4
 8006ffe:	f7fe fab6 	bl	800556e <u8g2_NextPage>
 8007002:	2800      	cmp	r0, #0
 8007004:	d1e0      	bne.n	8006fc8 <roc_menu_startup_redraw+0xc>
}
 8007006:	bd70      	pop	{r4, r5, r6, pc}
 8007008:	20002508 	.word	0x20002508
 800700c:	08008813 	.word	0x08008813
 8007010:	08009176 	.word	0x08009176
 8007014:	08008032 	.word	0x08008032
 8007018:	08009194 	.word	0x08009194
 800701c:	080091b6 	.word	0x080091b6

08007020 <reflow_profiles_get_count>:
 * Gets the profile count.
 */
uint8_t reflow_profiles_get_count(void)
{
	return 1;
}
 8007020:	2001      	movs	r0, #1
 8007022:	4770      	bx	lr

08007024 <reflow_profiles_get_profile>:

/*
 * Gets a profile from it's id.
 */
uint8_t* reflow_profiles_get_profile(uint8_t id)
{
 8007024:	0003      	movs	r3, r0
	if (id == 0)
		return DEFAULT_PROFILE;
	else return 0;
 8007026:	425a      	negs	r2, r3
 8007028:	4153      	adcs	r3, r2
		return DEFAULT_PROFILE;
 800702a:	4802      	ldr	r0, [pc, #8]	; (8007034 <reflow_profiles_get_profile+0x10>)
	else return 0;
 800702c:	425b      	negs	r3, r3
 800702e:	4018      	ands	r0, r3
}
 8007030:	4770      	bx	lr
 8007032:	46c0      	nop			; (mov r8, r8)
 8007034:	20000009 	.word	0x20000009

08007038 <reflow_profiles_get_profile_name>:
 * Util function that gets the name of a profile.
 */
void reflow_profiles_get_profile_name(uint8_t* profile, char* buf)
{

	for (uint8_t i = 0; i < reflow_profiles_get_profile_name_length(profile); i++)
 8007038:	2300      	movs	r3, #0
	return profile[0];
 800703a:	7802      	ldrb	r2, [r0, #0]
	for (uint8_t i = 0; i < reflow_profiles_get_profile_name_length(profile); i++)
 800703c:	4293      	cmp	r3, r2
 800703e:	d302      	bcc.n	8007046 <reflow_profiles_get_profile_name+0xe>
	{
		buf[i] = (char)profile[i + 1];
	}
	buf[profile[0]] = 0x00; // 0x00 string terminator at the end.
 8007040:	2300      	movs	r3, #0
 8007042:	548b      	strb	r3, [r1, r2]
}
 8007044:	4770      	bx	lr
		buf[i] = (char)profile[i + 1];
 8007046:	18c2      	adds	r2, r0, r3
 8007048:	7852      	ldrb	r2, [r2, #1]
 800704a:	54ca      	strb	r2, [r1, r3]
	for (uint8_t i = 0; i < reflow_profiles_get_profile_name_length(profile); i++)
 800704c:	3301      	adds	r3, #1
 800704e:	b2db      	uxtb	r3, r3
 8007050:	e7f3      	b.n	800703a <reflow_profiles_get_profile_name+0x2>

08007052 <reflow_profiles_get_time>:
/*
 * Gets the n-th time of the profile.
 */
uint16_t reflow_profiles_get_time(uint8_t* profile, uint8_t index)
{
	return (((uint16_t) profile[19 + (index * 4)]) << 8) + profile[20 + (index * 4)];
 8007052:	0089      	lsls	r1, r1, #2
 8007054:	1841      	adds	r1, r0, r1
 8007056:	7ccb      	ldrb	r3, [r1, #19]
 8007058:	7d08      	ldrb	r0, [r1, #20]
 800705a:	021b      	lsls	r3, r3, #8
 800705c:	18c0      	adds	r0, r0, r3
 800705e:	b280      	uxth	r0, r0
}
 8007060:	4770      	bx	lr

08007062 <reflow_profiles_get_temp>:
/*
 * Gets the n-th temperature of the profile.
 */
uint16_t reflow_profiles_get_temp(uint8_t* profile, uint8_t index)
{
	return (((uint16_t) profile[21 + (index * 4)]) << 8) + profile[22 + (index * 4)];
 8007062:	0089      	lsls	r1, r1, #2
 8007064:	1841      	adds	r1, r0, r1
 8007066:	7d4b      	ldrb	r3, [r1, #21]
 8007068:	7d88      	ldrb	r0, [r1, #22]
 800706a:	021b      	lsls	r3, r3, #8
 800706c:	18c0      	adds	r0, r0, r3
 800706e:	b280      	uxth	r0, r0
}
 8007070:	4770      	bx	lr

08007072 <reflow_profiles_get_max_temp>:

/*
 * Gets the maximum temperature of a reflow profile.
 */
uint16_t reflow_profiles_get_max_temp(uint8_t* profile)
{
 8007072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t current_max = 0x0000;
	for (uint8_t i = 0; i < reflow_profiles_get_profile_sample_count(profile); i++)
 8007074:	2400      	movs	r4, #0
{
 8007076:	0006      	movs	r6, r0
	uint16_t current_max = 0x0000;
 8007078:	0025      	movs	r5, r4
/*
 * Gets the temperature sample count of a profile.
 */
uint8_t reflow_profiles_get_profile_sample_count(uint8_t* profile)
{
	return profile[18];
 800707a:	7c87      	ldrb	r7, [r0, #18]
	for (uint8_t i = 0; i < reflow_profiles_get_profile_sample_count(profile); i++)
 800707c:	42bc      	cmp	r4, r7
 800707e:	d101      	bne.n	8007084 <reflow_profiles_get_max_temp+0x12>
}
 8007080:	0028      	movs	r0, r5
 8007082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint16_t tst_max = reflow_profiles_get_temp(profile, i);
 8007084:	0021      	movs	r1, r4
 8007086:	0030      	movs	r0, r6
 8007088:	f7ff ffeb 	bl	8007062 <reflow_profiles_get_temp>
 800708c:	1c2b      	adds	r3, r5, #0
 800708e:	4285      	cmp	r5, r0
 8007090:	d200      	bcs.n	8007094 <reflow_profiles_get_max_temp+0x22>
 8007092:	1c03      	adds	r3, r0, #0
	for (uint8_t i = 0; i < reflow_profiles_get_profile_sample_count(profile); i++)
 8007094:	3401      	adds	r4, #1
 8007096:	b29d      	uxth	r5, r3
 8007098:	b2e4      	uxtb	r4, r4
 800709a:	e7ef      	b.n	800707c <reflow_profiles_get_max_temp+0xa>

0800709c <reflow_profiles_get_total_time>:
{
 800709c:	b510      	push	{r4, lr}
	return reflow_profiles_get_time(profile, reflow_profiles_get_profile_sample_count(profile) - 1);
 800709e:	7c81      	ldrb	r1, [r0, #18]
 80070a0:	3901      	subs	r1, #1
 80070a2:	b2c9      	uxtb	r1, r1
 80070a4:	f7ff ffd5 	bl	8007052 <reflow_profiles_get_time>
}
 80070a8:	bd10      	pop	{r4, pc}

080070aa <reflow_profiles_get_profile_cooldown_time>:
	return profile[17];
 80070aa:	7c40      	ldrb	r0, [r0, #17]
}
 80070ac:	4770      	bx	lr

080070ae <reflow_profiles_get_profile_sample_count>:
	return profile[18];
 80070ae:	7c80      	ldrb	r0, [r0, #18]
}
 80070b0:	4770      	bx	lr
	...

080070b4 <HAL_GPIO_EXTI_Callback>:
static uint8_t a_toggled = 0;
static uint8_t b_toggled = 0;

void HAL_GPIO_EXTI_Callback(uint16_t gpio_pin)
{
	if (gpio_pin == GPIO_PIN_8)
 80070b4:	2380      	movs	r3, #128	; 0x80
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	4298      	cmp	r0, r3
 80070ba:	d103      	bne.n	80070c4 <HAL_GPIO_EXTI_Callback+0x10>
	{
		// Switch
		rot_enc_sw = 1;
 80070bc:	2201      	movs	r2, #1
 80070be:	4b11      	ldr	r3, [pc, #68]	; (8007104 <HAL_GPIO_EXTI_Callback+0x50>)
			else
				rot_enc_turns--;
		}
		else
		{
			b_toggled = 1;
 80070c0:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80070c2:	e00b      	b.n	80070dc <HAL_GPIO_EXTI_Callback+0x28>
	else if (gpio_pin == GPIO_PIN_5)
 80070c4:	2820      	cmp	r0, #32
 80070c6:	d10d      	bne.n	80070e4 <HAL_GPIO_EXTI_Callback+0x30>
		if (b_toggled)
 80070c8:	4b0f      	ldr	r3, [pc, #60]	; (8007108 <HAL_GPIO_EXTI_Callback+0x54>)
 80070ca:	781a      	ldrb	r2, [r3, #0]
 80070cc:	2a00      	cmp	r2, #0
 80070ce:	d006      	beq.n	80070de <HAL_GPIO_EXTI_Callback+0x2a>
			b_toggled = 0;
 80070d0:	2200      	movs	r2, #0
 80070d2:	701a      	strb	r2, [r3, #0]
				rot_enc_turns--;
 80070d4:	4a0d      	ldr	r2, [pc, #52]	; (800710c <HAL_GPIO_EXTI_Callback+0x58>)
 80070d6:	8813      	ldrh	r3, [r2, #0]
 80070d8:	3b01      	subs	r3, #1
				rot_enc_turns++;
 80070da:	8013      	strh	r3, [r2, #0]
}
 80070dc:	4770      	bx	lr
			a_toggled = 1;
 80070de:	2201      	movs	r2, #1
 80070e0:	4b0b      	ldr	r3, [pc, #44]	; (8007110 <HAL_GPIO_EXTI_Callback+0x5c>)
 80070e2:	e7ed      	b.n	80070c0 <HAL_GPIO_EXTI_Callback+0xc>
	else if (gpio_pin == GPIO_PIN_4)
 80070e4:	2810      	cmp	r0, #16
 80070e6:	d1f9      	bne.n	80070dc <HAL_GPIO_EXTI_Callback+0x28>
		if (a_toggled)
 80070e8:	4b09      	ldr	r3, [pc, #36]	; (8007110 <HAL_GPIO_EXTI_Callback+0x5c>)
 80070ea:	781a      	ldrb	r2, [r3, #0]
 80070ec:	2a00      	cmp	r2, #0
 80070ee:	d005      	beq.n	80070fc <HAL_GPIO_EXTI_Callback+0x48>
			a_toggled = 0;
 80070f0:	2200      	movs	r2, #0
 80070f2:	701a      	strb	r2, [r3, #0]
				rot_enc_turns++;
 80070f4:	4a05      	ldr	r2, [pc, #20]	; (800710c <HAL_GPIO_EXTI_Callback+0x58>)
 80070f6:	8813      	ldrh	r3, [r2, #0]
 80070f8:	3301      	adds	r3, #1
 80070fa:	e7ee      	b.n	80070da <HAL_GPIO_EXTI_Callback+0x26>
			b_toggled = 1;
 80070fc:	2201      	movs	r2, #1
 80070fe:	4b02      	ldr	r3, [pc, #8]	; (8007108 <HAL_GPIO_EXTI_Callback+0x54>)
 8007100:	e7de      	b.n	80070c0 <HAL_GPIO_EXTI_Callback+0xc>
 8007102:	46c0      	nop			; (mov r8, r8)
 8007104:	2000231f 	.word	0x2000231f
 8007108:	20002356 	.word	0x20002356
 800710c:	20002320 	.word	0x20002320
 8007110:	20002355 	.word	0x20002355

08007114 <update_GPIO>:
/*
 * Updates the GPIO
 */
static void update_GPIO(void)
{
	HAL_GPIO_WritePin(SSR_GPIO_PORT, SSR_GPIO_PIN, ssr_state);
 8007114:	2090      	movs	r0, #144	; 0x90
{
 8007116:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(SSR_GPIO_PORT, SSR_GPIO_PIN, ssr_state);
 8007118:	4b03      	ldr	r3, [pc, #12]	; (8007128 <update_GPIO+0x14>)
 800711a:	2110      	movs	r1, #16
 800711c:	781a      	ldrb	r2, [r3, #0]
 800711e:	05c0      	lsls	r0, r0, #23
 8007120:	f7fb fc74 	bl	8002a0c <HAL_GPIO_WritePin>
}
 8007124:	bd10      	pop	{r4, pc}
 8007126:	46c0      	nop			; (mov r8, r8)
 8007128:	20002357 	.word	0x20002357

0800712c <ssr_toggle>:
{
 800712c:	b510      	push	{r4, lr}
	ssr_state = !ssr_state;
 800712e:	4a04      	ldr	r2, [pc, #16]	; (8007140 <ssr_toggle+0x14>)
 8007130:	7813      	ldrb	r3, [r2, #0]
 8007132:	4259      	negs	r1, r3
 8007134:	414b      	adcs	r3, r1
 8007136:	7013      	strb	r3, [r2, #0]
	update_GPIO();
 8007138:	f7ff ffec 	bl	8007114 <update_GPIO>
}
 800713c:	bd10      	pop	{r4, pc}
 800713e:	46c0      	nop			; (mov r8, r8)
 8007140:	20002357 	.word	0x20002357

08007144 <ssr_enable>:
	ssr_state = 1;
 8007144:	2201      	movs	r2, #1
{
 8007146:	b510      	push	{r4, lr}
	ssr_state = 1;
 8007148:	4b02      	ldr	r3, [pc, #8]	; (8007154 <ssr_enable+0x10>)
 800714a:	701a      	strb	r2, [r3, #0]
	update_GPIO();
 800714c:	f7ff ffe2 	bl	8007114 <update_GPIO>
}
 8007150:	bd10      	pop	{r4, pc}
 8007152:	46c0      	nop			; (mov r8, r8)
 8007154:	20002357 	.word	0x20002357

08007158 <ssr_disable>:
	ssr_state = 0;
 8007158:	2200      	movs	r2, #0
{
 800715a:	b510      	push	{r4, lr}
	ssr_state = 0;
 800715c:	4b02      	ldr	r3, [pc, #8]	; (8007168 <ssr_disable+0x10>)
 800715e:	701a      	strb	r2, [r3, #0]
	update_GPIO();
 8007160:	f7ff ffd8 	bl	8007114 <update_GPIO>
}
 8007164:	bd10      	pop	{r4, pc}
 8007166:	46c0      	nop			; (mov r8, r8)
 8007168:	20002357 	.word	0x20002357

0800716c <ssr_get_state>:
	return ssr_state;
 800716c:	4b01      	ldr	r3, [pc, #4]	; (8007174 <ssr_get_state+0x8>)
 800716e:	7818      	ldrb	r0, [r3, #0]
}
 8007170:	4770      	bx	lr
 8007172:	46c0      	nop			; (mov r8, r8)
 8007174:	20002357 	.word	0x20002357

08007178 <tc_init>:

SPI_HandleTypeDef* hspi;

void tc_init(SPI_HandleTypeDef* spi_handle)
{
	hspi = spi_handle;
 8007178:	4b01      	ldr	r3, [pc, #4]	; (8007180 <tc_init+0x8>)
 800717a:	6018      	str	r0, [r3, #0]
}
 800717c:	4770      	bx	lr
 800717e:	46c0      	nop			; (mov r8, r8)
 8007180:	20002854 	.word	0x20002854

08007184 <tc_read_temp>:

tc_info_t tc_read_temp(uint8_t id)
{
 8007184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007186:	0005      	movs	r5, r0
 8007188:	b085      	sub	sp, #20
 800718a:	1e0c      	subs	r4, r1, #0
	uint8_t buf[4];
	tc_info_t tc_info;

	switch (id)
 800718c:	d009      	beq.n	80071a2 <tc_read_temp+0x1e>
 800718e:	2901      	cmp	r1, #1
 8007190:	d049      	beq.n	8007226 <tc_read_temp+0xa2>
		break;
	case TC_ID_1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
		break;
	default:
		return tc_info;
 8007192:	2300      	movs	r3, #0
 8007194:	6003      	str	r3, [r0, #0]
 8007196:	2300      	movs	r3, #0
 8007198:	7103      	strb	r3, [r0, #4]
	tc_info.fault = buf[1] & 0x1;

	tc_info.tc_not_connected = buf[3] & 0x1;

	return tc_info;
}
 800719a:	0028      	movs	r0, r5
	return tc_info;
 800719c:	716b      	strb	r3, [r5, #5]
}
 800719e:	b005      	add	sp, #20
 80071a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80071a2:	000a      	movs	r2, r1
 80071a4:	2108      	movs	r1, #8
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80071a6:	2090      	movs	r0, #144	; 0x90
 80071a8:	05c0      	lsls	r0, r0, #23
 80071aa:	f7fb fc2f 	bl	8002a0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(display_cs_port, display_cs_pin, 0);
 80071ae:	4b24      	ldr	r3, [pc, #144]	; (8007240 <tc_read_temp+0xbc>)
 80071b0:	2200      	movs	r2, #0
 80071b2:	8819      	ldrh	r1, [r3, #0]
 80071b4:	4b23      	ldr	r3, [pc, #140]	; (8007244 <tc_read_temp+0xc0>)
	HAL_SPI_Receive(hspi, buf, 4, 10);
 80071b6:	af03      	add	r7, sp, #12
	HAL_GPIO_WritePin(display_cs_port, display_cs_pin, 0);
 80071b8:	6818      	ldr	r0, [r3, #0]
 80071ba:	f7fb fc27 	bl	8002a0c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspi, buf, 4, 10);
 80071be:	4822      	ldr	r0, [pc, #136]	; (8007248 <tc_read_temp+0xc4>)
 80071c0:	230a      	movs	r3, #10
 80071c2:	2204      	movs	r2, #4
 80071c4:	0039      	movs	r1, r7
 80071c6:	6800      	ldr	r0, [r0, #0]
 80071c8:	f7fc fc86 	bl	8003ad8 <HAL_SPI_Receive>
	switch (id)
 80071cc:	2c00      	cmp	r4, #0
 80071ce:	d02d      	beq.n	800722c <tc_read_temp+0xa8>
 80071d0:	2c01      	cmp	r4, #1
 80071d2:	d032      	beq.n	800723a <tc_read_temp+0xb6>
	uint8_t sign = buf[0] >> 7;
 80071d4:	783b      	ldrb	r3, [r7, #0]
	uint8_t temp_lsb = ((buf[0] & 0xf) << 4) + ((buf[1] & 0xf0) >> 4);
 80071d6:	787e      	ldrb	r6, [r7, #1]
	uint8_t temp_msb = (buf[0] & 0x7f) >> 4;
 80071d8:	065c      	lsls	r4, r3, #25
	int16_t temp = (((uint16_t)temp_msb) << 8) + temp_lsb;
 80071da:	0f64      	lsrs	r4, r4, #29
 80071dc:	0222      	lsls	r2, r4, #8
	uint8_t temp_lsb = ((buf[0] & 0xf) << 4) + ((buf[1] & 0xf0) >> 4);
 80071de:	0931      	lsrs	r1, r6, #4
 80071e0:	011c      	lsls	r4, r3, #4
 80071e2:	1864      	adds	r4, r4, r1
	uint8_t temp_comma = (buf[1] & 0xc) >> 2;
 80071e4:	0730      	lsls	r0, r6, #28
	int16_t temp = (((uint16_t)temp_msb) << 8) + temp_lsb;
 80071e6:	b2e4      	uxtb	r4, r4
	uint8_t temp_comma = (buf[1] & 0xc) >> 2;
 80071e8:	0f80      	lsrs	r0, r0, #30
	int16_t temp = (((uint16_t)temp_msb) << 8) + temp_lsb;
 80071ea:	18a4      	adds	r4, r4, r2
	if (sign == 0x01)
 80071ec:	09db      	lsrs	r3, r3, #7
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d101      	bne.n	80071f6 <tc_read_temp+0x72>
		temp |= 0xf8;
 80071f2:	33f7      	adds	r3, #247	; 0xf7
 80071f4:	431c      	orrs	r4, r3
	tc_info.tc_not_connected = buf[3] & 0x1;
 80071f6:	78fb      	ldrb	r3, [r7, #3]
 80071f8:	2701      	movs	r7, #1
 80071fa:	403b      	ands	r3, r7
 80071fc:	9300      	str	r3, [sp, #0]
	tc_info.temp += (temp_comma * 0.25F);
 80071fe:	f7f9 fe37 	bl	8000e70 <__aeabi_i2f>
 8007202:	21fa      	movs	r1, #250	; 0xfa
 8007204:	0589      	lsls	r1, r1, #22
 8007206:	f7f9 fb57 	bl	80008b8 <__aeabi_fmul>
 800720a:	9001      	str	r0, [sp, #4]
	tc_info.temp = (float) temp;
 800720c:	0020      	movs	r0, r4
 800720e:	f7f9 fe2f 	bl	8000e70 <__aeabi_i2f>
 8007212:	1c01      	adds	r1, r0, #0
	tc_info.temp += (temp_comma * 0.25F);
 8007214:	9801      	ldr	r0, [sp, #4]
 8007216:	f7f9 f875 	bl	8000304 <__aeabi_fadd>
	return tc_info;
 800721a:	466b      	mov	r3, sp
	tc_info.fault = buf[1] & 0x1;
 800721c:	403e      	ands	r6, r7
	return tc_info;
 800721e:	6028      	str	r0, [r5, #0]
 8007220:	712e      	strb	r6, [r5, #4]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	e7b9      	b.n	800719a <tc_read_temp+0x16>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8007226:	2200      	movs	r2, #0
 8007228:	2104      	movs	r1, #4
 800722a:	e7bc      	b.n	80071a6 <tc_read_temp+0x22>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800722c:	2201      	movs	r2, #1
 800722e:	2108      	movs	r1, #8
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8007230:	2090      	movs	r0, #144	; 0x90
 8007232:	05c0      	lsls	r0, r0, #23
 8007234:	f7fb fbea 	bl	8002a0c <HAL_GPIO_WritePin>
		break;
 8007238:	e7cc      	b.n	80071d4 <tc_read_temp+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800723a:	0022      	movs	r2, r4
 800723c:	2104      	movs	r1, #4
 800723e:	e7f7      	b.n	8007230 <tc_read_temp+0xac>
 8007240:	200026c4 	.word	0x200026c4
 8007244:	200026c8 	.word	0x200026c8
 8007248:	20002854 	.word	0x20002854

0800724c <tempctrl_update>:

/*
 * Updates the temperature control
 */
void tempctrl_update(tc_info_t t1, tc_info_t t2, uint16_t set_temp)
{
 800724c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800724e:	9002      	str	r0, [sp, #8]
 8007250:	ab06      	add	r3, sp, #24
	else
	{
		current_avg_temp = (uint16_t)((t1.temp + t2.temp) / 2);
		current_goal_temp = set_temp;
	}*/
	current_avg_temp = (uint16_t) t1.temp;
 8007252:	9802      	ldr	r0, [sp, #8]
{
 8007254:	881c      	ldrh	r4, [r3, #0]
	current_avg_temp = (uint16_t) t1.temp;
 8007256:	f7f9 f83d 	bl	80002d4 <__aeabi_f2uiz>
 800725a:	4b02      	ldr	r3, [pc, #8]	; (8007264 <tempctrl_update+0x18>)
 800725c:	8018      	strh	r0, [r3, #0]
	current_goal_temp = set_temp;
 800725e:	4b02      	ldr	r3, [pc, #8]	; (8007268 <tempctrl_update+0x1c>)
 8007260:	801c      	strh	r4, [r3, #0]
}
 8007262:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8007264:	2000235a 	.word	0x2000235a
 8007268:	2000235c 	.word	0x2000235c

0800726c <tempctrl_tick>:
/*
 * Ticks the temperature control (This updates the heater)
 */
void tempctrl_tick(void)
{
	if (current_avg_temp < current_goal_temp - ROC_TEMPCTRL_LOWER_PADDING_TEMP)
 800726c:	4b09      	ldr	r3, [pc, #36]	; (8007294 <tempctrl_tick+0x28>)
 800726e:	4a0a      	ldr	r2, [pc, #40]	; (8007298 <tempctrl_tick+0x2c>)
 8007270:	8819      	ldrh	r1, [r3, #0]
 8007272:	4b0a      	ldr	r3, [pc, #40]	; (800729c <tempctrl_tick+0x30>)
 8007274:	881b      	ldrh	r3, [r3, #0]
 8007276:	0018      	movs	r0, r3
 8007278:	380a      	subs	r0, #10
 800727a:	4281      	cmp	r1, r0
 800727c:	da02      	bge.n	8007284 <tempctrl_tick+0x18>
	{
		heater_mode = ROC_TEMPCTRL_HEATER_ON;
 800727e:	2301      	movs	r3, #1
	{
		heater_mode = ROC_TEMPCTRL_HEATER_OFF;
	}
	else
	{
		heater_mode = ROC_TEMPCTRL_HEATER_PULSE;
 8007280:	7013      	strb	r3, [r2, #0]
	}
}
 8007282:	4770      	bx	lr
	else if (current_avg_temp > current_goal_temp + ROC_TEMPCTRL_UPPER_PADDING_TEMP)
 8007284:	3305      	adds	r3, #5
 8007286:	4299      	cmp	r1, r3
 8007288:	dd01      	ble.n	800728e <tempctrl_tick+0x22>
		heater_mode = ROC_TEMPCTRL_HEATER_OFF;
 800728a:	2300      	movs	r3, #0
 800728c:	e7f8      	b.n	8007280 <tempctrl_tick+0x14>
		heater_mode = ROC_TEMPCTRL_HEATER_PULSE;
 800728e:	2302      	movs	r3, #2
 8007290:	e7f6      	b.n	8007280 <tempctrl_tick+0x14>
 8007292:	46c0      	nop			; (mov r8, r8)
 8007294:	2000235a 	.word	0x2000235a
 8007298:	2000235e 	.word	0x2000235e
 800729c:	2000235c 	.word	0x2000235c

080072a0 <tempctrl_ssr_tick>:

/*
 * SSR-control tick function. Should be called every 2.5s
 */
void tempctrl_ssr_tick(void)
{
 80072a0:	b510      	push	{r4, lr}
	if (ctrl_active == 1)
 80072a2:	4b12      	ldr	r3, [pc, #72]	; (80072ec <tempctrl_ssr_tick+0x4c>)
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	d112      	bne.n	80072d0 <tempctrl_ssr_tick+0x30>
	{
		uint8_t ssr_state_before = ssr_get_state();
 80072aa:	f7ff ff5f 	bl	800716c <ssr_get_state>
		switch (heater_mode)
 80072ae:	4b10      	ldr	r3, [pc, #64]	; (80072f0 <tempctrl_ssr_tick+0x50>)
		uint8_t ssr_state_before = ssr_get_state();
 80072b0:	0004      	movs	r4, r0
		switch (heater_mode)
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d011      	beq.n	80072dc <tempctrl_ssr_tick+0x3c>
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00a      	beq.n	80072d2 <tempctrl_ssr_tick+0x32>
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d012      	beq.n	80072e6 <tempctrl_ssr_tick+0x46>
			break;
		case ROC_TEMPCTRL_HEATER_PULSE:
			ssr_toggle();
			break;
		}
		if (ssr_state_before != ssr_get_state())
 80072c0:	f7ff ff54 	bl	800716c <ssr_get_state>
 80072c4:	4284      	cmp	r4, r0
 80072c6:	d003      	beq.n	80072d0 <tempctrl_ssr_tick+0x30>
		{
			roc_menu_reflow_update_heater_status(ssr_get_state());
 80072c8:	f7ff ff50 	bl	800716c <ssr_get_state>
 80072cc:	f7ff fbe0 	bl	8006a90 <roc_menu_reflow_update_heater_status>
		}
	}
}
 80072d0:	bd10      	pop	{r4, pc}
			if (ssr_state_before == 1)
 80072d2:	2801      	cmp	r0, #1
 80072d4:	d1f4      	bne.n	80072c0 <tempctrl_ssr_tick+0x20>
				ssr_disable();
 80072d6:	f7ff ff3f 	bl	8007158 <ssr_disable>
 80072da:	e7f1      	b.n	80072c0 <tempctrl_ssr_tick+0x20>
			if (ssr_state_before == 0)
 80072dc:	2800      	cmp	r0, #0
 80072de:	d1ef      	bne.n	80072c0 <tempctrl_ssr_tick+0x20>
				ssr_enable();
 80072e0:	f7ff ff30 	bl	8007144 <ssr_enable>
 80072e4:	e7ec      	b.n	80072c0 <tempctrl_ssr_tick+0x20>
			ssr_toggle();
 80072e6:	f7ff ff21 	bl	800712c <ssr_toggle>
			break;
 80072ea:	e7e9      	b.n	80072c0 <tempctrl_ssr_tick+0x20>
 80072ec:	20002358 	.word	0x20002358
 80072f0:	2000235e 	.word	0x2000235e

080072f4 <tempctrl_enable>:
/*
 * Enables the temperature control
 */
void tempctrl_enable(void)
{
	ctrl_active = 1;
 80072f4:	2201      	movs	r2, #1
 80072f6:	4b01      	ldr	r3, [pc, #4]	; (80072fc <tempctrl_enable+0x8>)
 80072f8:	701a      	strb	r2, [r3, #0]
}
 80072fa:	4770      	bx	lr
 80072fc:	20002358 	.word	0x20002358

08007300 <tempctrl_disable>:
/*
 * Disables the temperature control
 */
void tempctrl_disable(void)
{
	ctrl_active = 0;
 8007300:	2200      	movs	r2, #0
 8007302:	4b01      	ldr	r3, [pc, #4]	; (8007308 <tempctrl_disable+0x8>)
 8007304:	701a      	strb	r2, [r3, #0]
}
 8007306:	4770      	bx	lr
 8007308:	20002358 	.word	0x20002358

0800730c <u8g_hw_port_byte_cb>:

uint8_t u8g_hw_port_byte_cb(u8x8_t* u8g2, uint8_t msg, uint8_t arg_int,
		void* arg_ptr)
{
	uint8_t* data_ptr;
	switch (msg)
 800730c:	3914      	subs	r1, #20
{
 800730e:	b570      	push	{r4, r5, r6, lr}
 8007310:	0004      	movs	r4, r0
 8007312:	001d      	movs	r5, r3
	switch (msg)
 8007314:	0008      	movs	r0, r1
 8007316:	290c      	cmp	r1, #12
 8007318:	d82f      	bhi.n	800737a <u8g_hw_port_byte_cb+0x6e>
 800731a:	f7f8 ff07 	bl	800012c <__gnu_thumb1_case_uqi>
 800731e:	2e2a      	.short	0x2e2a
 8007320:	230c1b2e 	.word	0x230c1b2e
 8007324:	2e2e2e2e 	.word	0x2e2e2e2e
 8007328:	2e2e      	.short	0x2e2e
 800732a:	07          	.byte	0x07
 800732b:	00          	.byte	0x00
	case U8X8_MSG_BYTE_INIT:
		// Init.
		u8x8_gpio_SetCS(u8g2, u8g2->display_info->chip_disable_level);
		break;
	case U8X8_MSG_BYTE_SET_DC:
		u8x8_gpio_SetDC(u8g2, arg_int); // Pass the new set value of DC (in arg_int) to the gpio function.
 800732c:	214a      	movs	r1, #74	; 0x4a
		data_ptr = (uint8_t*) arg_ptr;
		HAL_SPI_Transmit(display_spi_handle, data_ptr, arg_int, 10);
		break;
	case U8X8_MSG_BYTE_END_TRANSFER:
		u8g2->gpio_and_delay_cb(u8g2, U8X8_MSG_DELAY_NANO, u8g2->display_info->pre_chip_disable_wait_ns, NULL);
		u8x8_gpio_SetCS(u8g2, u8g2->display_info->chip_disable_level);
 800732e:	0020      	movs	r0, r4
 8007330:	f7fe ffdf 	bl	80062f2 <u8x8_gpio_call>
 8007334:	e00c      	b.n	8007350 <u8g_hw_port_byte_cb+0x44>
		u8x8_gpio_SetCS(u8g2, u8g2->display_info->chip_enable_level);
 8007336:	6823      	ldr	r3, [r4, #0]
 8007338:	2149      	movs	r1, #73	; 0x49
 800733a:	781a      	ldrb	r2, [r3, #0]
 800733c:	0020      	movs	r0, r4
 800733e:	f7fe ffd8 	bl	80062f2 <u8x8_gpio_call>
		u8g2->gpio_and_delay_cb(u8g2, U8X8_MSG_DELAY_NANO, u8g2->display_info->post_chip_enable_wait_ns, NULL);
 8007342:	6823      	ldr	r3, [r4, #0]
 8007344:	6965      	ldr	r5, [r4, #20]
 8007346:	789a      	ldrb	r2, [r3, #2]
 8007348:	212c      	movs	r1, #44	; 0x2c
 800734a:	2300      	movs	r3, #0
 800734c:	0020      	movs	r0, r4
 800734e:	47a8      	blx	r5
		break;
	default:
		return 0; // Return 0 if the message is not implemented (as specified in porting guide)
	}
	return 1;
 8007350:	2001      	movs	r0, #1
}
 8007352:	bd70      	pop	{r4, r5, r6, pc}
		HAL_SPI_Transmit(display_spi_handle, data_ptr, arg_int, 10);
 8007354:	480a      	ldr	r0, [pc, #40]	; (8007380 <u8g_hw_port_byte_cb+0x74>)
 8007356:	b292      	uxth	r2, r2
 8007358:	230a      	movs	r3, #10
 800735a:	0029      	movs	r1, r5
 800735c:	6800      	ldr	r0, [r0, #0]
 800735e:	f7fc f9b1 	bl	80036c4 <HAL_SPI_Transmit>
 8007362:	e7f5      	b.n	8007350 <u8g_hw_port_byte_cb+0x44>
		u8g2->gpio_and_delay_cb(u8g2, U8X8_MSG_DELAY_NANO, u8g2->display_info->pre_chip_disable_wait_ns, NULL);
 8007364:	6823      	ldr	r3, [r4, #0]
 8007366:	212c      	movs	r1, #44	; 0x2c
 8007368:	78da      	ldrb	r2, [r3, #3]
 800736a:	0020      	movs	r0, r4
 800736c:	2300      	movs	r3, #0
 800736e:	6965      	ldr	r5, [r4, #20]
 8007370:	47a8      	blx	r5
		u8x8_gpio_SetCS(u8g2, u8g2->display_info->chip_disable_level);
 8007372:	6823      	ldr	r3, [r4, #0]
 8007374:	2149      	movs	r1, #73	; 0x49
 8007376:	785a      	ldrb	r2, [r3, #1]
 8007378:	e7d9      	b.n	800732e <u8g_hw_port_byte_cb+0x22>
		return 0; // Return 0 if the message is not implemented (as specified in porting guide)
 800737a:	2000      	movs	r0, #0
 800737c:	e7e9      	b.n	8007352 <u8g_hw_port_byte_cb+0x46>
 800737e:	46c0      	nop			; (mov r8, r8)
 8007380:	2000283c 	.word	0x2000283c

08007384 <u8g_hw_port_delay_ns>:

void u8g_hw_port_delay_ns(uint8_t ns)
{
 8007384:	b510      	push	{r4, lr}
	// Core @72 MHZ: 14ns per instruction.
	// __NOP(); is direct "nop;" instruction to cpu.
	// Divide ns / 28 (extra instruction for jump back to beginning of the loop) for loop cycles.
	for (uint8_t i = 0; i < (ns / 28); i++)
 8007386:	211c      	movs	r1, #28
 8007388:	f7f8 feda 	bl	8000140 <__udivsi3>
 800738c:	2300      	movs	r3, #0
 800738e:	b2c0      	uxtb	r0, r0
 8007390:	4283      	cmp	r3, r0
 8007392:	d100      	bne.n	8007396 <u8g_hw_port_delay_ns+0x12>
	{
		__NOP();
	}
}
 8007394:	bd10      	pop	{r4, pc}
 8007396:	46c0      	nop			; (mov r8, r8)
	for (uint8_t i = 0; i < (ns / 28); i++)
 8007398:	3301      	adds	r3, #1
 800739a:	b2db      	uxtb	r3, r3
 800739c:	e7f8      	b.n	8007390 <u8g_hw_port_delay_ns+0xc>
	...

080073a0 <u8g_hw_port_delay_100ns>:

void u8g_hw_port_delay_100ns(uint8_t ns)
{
 80073a0:	b5d0      	push	{r4, r6, r7, lr}
	// Same as in u8g_hw_port_delay_ns function.
	// 100 / 28 = 3.57;
	for (uint16_t i = 0; i < (ns * 3.57); i++)
 80073a2:	f7fa f935 	bl	8001610 <__aeabi_i2d>
 80073a6:	4a0a      	ldr	r2, [pc, #40]	; (80073d0 <u8g_hw_port_delay_100ns+0x30>)
 80073a8:	4b0a      	ldr	r3, [pc, #40]	; (80073d4 <u8g_hw_port_delay_100ns+0x34>)
 80073aa:	f7f9 feb1 	bl	8001110 <__aeabi_dmul>
 80073ae:	2400      	movs	r4, #0
 80073b0:	0006      	movs	r6, r0
 80073b2:	000f      	movs	r7, r1
 80073b4:	0020      	movs	r0, r4
 80073b6:	f7fa f92b 	bl	8001610 <__aeabi_i2d>
 80073ba:	0032      	movs	r2, r6
 80073bc:	003b      	movs	r3, r7
 80073be:	f7f8 ff61 	bl	8000284 <__aeabi_dcmplt>
 80073c2:	2800      	cmp	r0, #0
 80073c4:	d100      	bne.n	80073c8 <u8g_hw_port_delay_100ns+0x28>
	{
		__NOP();
	}
}
 80073c6:	bdd0      	pop	{r4, r6, r7, pc}
 80073c8:	46c0      	nop			; (mov r8, r8)
	for (uint16_t i = 0; i < (ns * 3.57); i++)
 80073ca:	3401      	adds	r4, #1
 80073cc:	b2a4      	uxth	r4, r4
 80073ce:	e7f1      	b.n	80073b4 <u8g_hw_port_delay_100ns+0x14>
 80073d0:	28f5c28f 	.word	0x28f5c28f
 80073d4:	400c8f5c 	.word	0x400c8f5c

080073d8 <u8g_hw_port_delay_10us>:

void u8g_hw_port_delay_10us(uint8_t us)
{
	// Same as in u8g_hw_port_delay_ns function.
	// 3.57 * 100 ? 357;
	for (uint16_t i = 0; i < (us * 357); i++)
 80073d8:	2366      	movs	r3, #102	; 0x66
 80073da:	33ff      	adds	r3, #255	; 0xff
 80073dc:	4358      	muls	r0, r3
 80073de:	2300      	movs	r3, #0
 80073e0:	4283      	cmp	r3, r0
 80073e2:	db00      	blt.n	80073e6 <u8g_hw_port_delay_10us+0xe>
	{
		__NOP();
	}
}
 80073e4:	4770      	bx	lr
 80073e6:	46c0      	nop			; (mov r8, r8)
	for (uint16_t i = 0; i < (us * 357); i++)
 80073e8:	3301      	adds	r3, #1
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	e7f8      	b.n	80073e0 <u8g_hw_port_delay_10us+0x8>
	...

080073f0 <u8g_hw_port_gpio_delay_cb>:
{
 80073f0:	b510      	push	{r4, lr}
	switch (msg)
 80073f2:	292d      	cmp	r1, #45	; 0x2d
 80073f4:	d012      	beq.n	800741c <u8g_hw_port_gpio_delay_cb+0x2c>
 80073f6:	d813      	bhi.n	8007420 <u8g_hw_port_gpio_delay_cb+0x30>
 80073f8:	292a      	cmp	r1, #42	; 0x2a
 80073fa:	d028      	beq.n	800744e <u8g_hw_port_gpio_delay_cb+0x5e>
 80073fc:	d807      	bhi.n	800740e <u8g_hw_port_gpio_delay_cb+0x1e>
 80073fe:	2928      	cmp	r1, #40	; 0x28
 8007400:	d00c      	beq.n	800741c <u8g_hw_port_gpio_delay_cb+0x2c>
 8007402:	2929      	cmp	r1, #41	; 0x29
 8007404:	d027      	beq.n	8007456 <u8g_hw_port_gpio_delay_cb+0x66>
		u8x8_SetGPIOResult(u8g2, 1); // Default return value.
 8007406:	2301      	movs	r3, #1
 8007408:	3028      	adds	r0, #40	; 0x28
 800740a:	7003      	strb	r3, [r0, #0]
		break;
 800740c:	e006      	b.n	800741c <u8g_hw_port_gpio_delay_cb+0x2c>
	switch (msg)
 800740e:	292b      	cmp	r1, #43	; 0x2b
 8007410:	d019      	beq.n	8007446 <u8g_hw_port_gpio_delay_cb+0x56>
 8007412:	292c      	cmp	r1, #44	; 0x2c
 8007414:	d1f7      	bne.n	8007406 <u8g_hw_port_gpio_delay_cb+0x16>
		u8g_hw_port_delay_ns(arg_int);
 8007416:	0010      	movs	r0, r2
 8007418:	f7ff ffb4 	bl	8007384 <u8g_hw_port_delay_ns>
}
 800741c:	2001      	movs	r0, #1
 800741e:	bd10      	pop	{r4, pc}
	switch (msg)
 8007420:	2949      	cmp	r1, #73	; 0x49
 8007422:	d023      	beq.n	800746c <u8g_hw_port_gpio_delay_cb+0x7c>
 8007424:	d807      	bhi.n	8007436 <u8g_hw_port_gpio_delay_cb+0x46>
 8007426:	2940      	cmp	r1, #64	; 0x40
 8007428:	d019      	beq.n	800745e <u8g_hw_port_gpio_delay_cb+0x6e>
 800742a:	2941      	cmp	r1, #65	; 0x41
 800742c:	d1eb      	bne.n	8007406 <u8g_hw_port_gpio_delay_cb+0x16>
		HAL_GPIO_WritePin(display_spi_mosi_port, display_spi_mosi_pin, arg_int);
 800742e:	4b13      	ldr	r3, [pc, #76]	; (800747c <u8g_hw_port_gpio_delay_cb+0x8c>)
 8007430:	8819      	ldrh	r1, [r3, #0]
 8007432:	4b13      	ldr	r3, [pc, #76]	; (8007480 <u8g_hw_port_gpio_delay_cb+0x90>)
 8007434:	e016      	b.n	8007464 <u8g_hw_port_gpio_delay_cb+0x74>
	switch (msg)
 8007436:	294a      	cmp	r1, #74	; 0x4a
 8007438:	d01c      	beq.n	8007474 <u8g_hw_port_gpio_delay_cb+0x84>
 800743a:	294b      	cmp	r1, #75	; 0x4b
 800743c:	d1e3      	bne.n	8007406 <u8g_hw_port_gpio_delay_cb+0x16>
		HAL_GPIO_WritePin(display_rst_port, display_rst_pin, arg_int);
 800743e:	4b11      	ldr	r3, [pc, #68]	; (8007484 <u8g_hw_port_gpio_delay_cb+0x94>)
 8007440:	8819      	ldrh	r1, [r3, #0]
 8007442:	4b11      	ldr	r3, [pc, #68]	; (8007488 <u8g_hw_port_gpio_delay_cb+0x98>)
 8007444:	e00e      	b.n	8007464 <u8g_hw_port_gpio_delay_cb+0x74>
		u8g_hw_port_delay_100ns(arg_int);
 8007446:	0010      	movs	r0, r2
 8007448:	f7ff ffaa 	bl	80073a0 <u8g_hw_port_delay_100ns>
		break;
 800744c:	e7e6      	b.n	800741c <u8g_hw_port_gpio_delay_cb+0x2c>
		u8g_hw_port_delay_10us(arg_int);
 800744e:	0010      	movs	r0, r2
 8007450:	f7ff ffc2 	bl	80073d8 <u8g_hw_port_delay_10us>
		break;
 8007454:	e7e2      	b.n	800741c <u8g_hw_port_gpio_delay_cb+0x2c>
			HAL_Delay(arg_int);
 8007456:	0010      	movs	r0, r2
 8007458:	f7fa ffa6 	bl	80023a8 <HAL_Delay>
		break;
 800745c:	e7de      	b.n	800741c <u8g_hw_port_gpio_delay_cb+0x2c>
		HAL_GPIO_WritePin(display_spi_sck_port, display_spi_sck_pin, arg_int);
 800745e:	4b0b      	ldr	r3, [pc, #44]	; (800748c <u8g_hw_port_gpio_delay_cb+0x9c>)
 8007460:	8819      	ldrh	r1, [r3, #0]
 8007462:	4b0b      	ldr	r3, [pc, #44]	; (8007490 <u8g_hw_port_gpio_delay_cb+0xa0>)
		HAL_GPIO_WritePin(display_rst_port, display_rst_pin, arg_int);
 8007464:	6818      	ldr	r0, [r3, #0]
 8007466:	f7fb fad1 	bl	8002a0c <HAL_GPIO_WritePin>
		break;
 800746a:	e7d7      	b.n	800741c <u8g_hw_port_gpio_delay_cb+0x2c>
		HAL_GPIO_WritePin(display_cs_port, display_cs_pin, arg_int);
 800746c:	4b09      	ldr	r3, [pc, #36]	; (8007494 <u8g_hw_port_gpio_delay_cb+0xa4>)
 800746e:	8819      	ldrh	r1, [r3, #0]
 8007470:	4b09      	ldr	r3, [pc, #36]	; (8007498 <u8g_hw_port_gpio_delay_cb+0xa8>)
 8007472:	e7f7      	b.n	8007464 <u8g_hw_port_gpio_delay_cb+0x74>
		HAL_GPIO_WritePin(display_dc_port, display_dc_pin, arg_int);
 8007474:	4b09      	ldr	r3, [pc, #36]	; (800749c <u8g_hw_port_gpio_delay_cb+0xac>)
 8007476:	8819      	ldrh	r1, [r3, #0]
 8007478:	4b09      	ldr	r3, [pc, #36]	; (80074a0 <u8g_hw_port_gpio_delay_cb+0xb0>)
 800747a:	e7f3      	b.n	8007464 <u8g_hw_port_gpio_delay_cb+0x74>
 800747c:	20002840 	.word	0x20002840
 8007480:	20002850 	.word	0x20002850
 8007484:	2000284e 	.word	0x2000284e
 8007488:	20002844 	.word	0x20002844
 800748c:	2000284c 	.word	0x2000284c
 8007490:	20002834 	.word	0x20002834
 8007494:	200026c4 	.word	0x200026c4
 8007498:	200026c8 	.word	0x200026c8
 800749c:	20002838 	.word	0x20002838
 80074a0:	20002848 	.word	0x20002848

080074a4 <__libc_init_array>:
 80074a4:	b570      	push	{r4, r5, r6, lr}
 80074a6:	2600      	movs	r6, #0
 80074a8:	4d0c      	ldr	r5, [pc, #48]	; (80074dc <__libc_init_array+0x38>)
 80074aa:	4c0d      	ldr	r4, [pc, #52]	; (80074e0 <__libc_init_array+0x3c>)
 80074ac:	1b64      	subs	r4, r4, r5
 80074ae:	10a4      	asrs	r4, r4, #2
 80074b0:	42a6      	cmp	r6, r4
 80074b2:	d109      	bne.n	80074c8 <__libc_init_array+0x24>
 80074b4:	2600      	movs	r6, #0
 80074b6:	f000 fc5b 	bl	8007d70 <_init>
 80074ba:	4d0a      	ldr	r5, [pc, #40]	; (80074e4 <__libc_init_array+0x40>)
 80074bc:	4c0a      	ldr	r4, [pc, #40]	; (80074e8 <__libc_init_array+0x44>)
 80074be:	1b64      	subs	r4, r4, r5
 80074c0:	10a4      	asrs	r4, r4, #2
 80074c2:	42a6      	cmp	r6, r4
 80074c4:	d105      	bne.n	80074d2 <__libc_init_array+0x2e>
 80074c6:	bd70      	pop	{r4, r5, r6, pc}
 80074c8:	00b3      	lsls	r3, r6, #2
 80074ca:	58eb      	ldr	r3, [r5, r3]
 80074cc:	4798      	blx	r3
 80074ce:	3601      	adds	r6, #1
 80074d0:	e7ee      	b.n	80074b0 <__libc_init_array+0xc>
 80074d2:	00b3      	lsls	r3, r6, #2
 80074d4:	58eb      	ldr	r3, [r5, r3]
 80074d6:	4798      	blx	r3
 80074d8:	3601      	adds	r6, #1
 80074da:	e7f2      	b.n	80074c2 <__libc_init_array+0x1e>
 80074dc:	08009324 	.word	0x08009324
 80074e0:	08009324 	.word	0x08009324
 80074e4:	08009324 	.word	0x08009324
 80074e8:	08009328 	.word	0x08009328

080074ec <memcpy>:
 80074ec:	2300      	movs	r3, #0
 80074ee:	b510      	push	{r4, lr}
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d100      	bne.n	80074f6 <memcpy+0xa>
 80074f4:	bd10      	pop	{r4, pc}
 80074f6:	5ccc      	ldrb	r4, [r1, r3]
 80074f8:	54c4      	strb	r4, [r0, r3]
 80074fa:	3301      	adds	r3, #1
 80074fc:	e7f8      	b.n	80074f0 <memcpy+0x4>

080074fe <memset>:
 80074fe:	0003      	movs	r3, r0
 8007500:	1882      	adds	r2, r0, r2
 8007502:	4293      	cmp	r3, r2
 8007504:	d100      	bne.n	8007508 <memset+0xa>
 8007506:	4770      	bx	lr
 8007508:	7019      	strb	r1, [r3, #0]
 800750a:	3301      	adds	r3, #1
 800750c:	e7f9      	b.n	8007502 <memset+0x4>
	...

08007510 <siprintf>:
 8007510:	b40e      	push	{r1, r2, r3}
 8007512:	b510      	push	{r4, lr}
 8007514:	b09d      	sub	sp, #116	; 0x74
 8007516:	a902      	add	r1, sp, #8
 8007518:	9002      	str	r0, [sp, #8]
 800751a:	6108      	str	r0, [r1, #16]
 800751c:	480b      	ldr	r0, [pc, #44]	; (800754c <siprintf+0x3c>)
 800751e:	2482      	movs	r4, #130	; 0x82
 8007520:	6088      	str	r0, [r1, #8]
 8007522:	6148      	str	r0, [r1, #20]
 8007524:	2001      	movs	r0, #1
 8007526:	4240      	negs	r0, r0
 8007528:	ab1f      	add	r3, sp, #124	; 0x7c
 800752a:	81c8      	strh	r0, [r1, #14]
 800752c:	4808      	ldr	r0, [pc, #32]	; (8007550 <siprintf+0x40>)
 800752e:	cb04      	ldmia	r3!, {r2}
 8007530:	00a4      	lsls	r4, r4, #2
 8007532:	6800      	ldr	r0, [r0, #0]
 8007534:	9301      	str	r3, [sp, #4]
 8007536:	818c      	strh	r4, [r1, #12]
 8007538:	f000 f8d4 	bl	80076e4 <_svfiprintf_r>
 800753c:	2300      	movs	r3, #0
 800753e:	9a02      	ldr	r2, [sp, #8]
 8007540:	7013      	strb	r3, [r2, #0]
 8007542:	b01d      	add	sp, #116	; 0x74
 8007544:	bc10      	pop	{r4}
 8007546:	bc08      	pop	{r3}
 8007548:	b003      	add	sp, #12
 800754a:	4718      	bx	r3
 800754c:	7fffffff 	.word	0x7fffffff
 8007550:	20000040 	.word	0x20000040

08007554 <strcpy>:
 8007554:	1c03      	adds	r3, r0, #0
 8007556:	780a      	ldrb	r2, [r1, #0]
 8007558:	3101      	adds	r1, #1
 800755a:	701a      	strb	r2, [r3, #0]
 800755c:	3301      	adds	r3, #1
 800755e:	2a00      	cmp	r2, #0
 8007560:	d1f9      	bne.n	8007556 <strcpy+0x2>
 8007562:	4770      	bx	lr

08007564 <_malloc_r>:
 8007564:	2303      	movs	r3, #3
 8007566:	b570      	push	{r4, r5, r6, lr}
 8007568:	1ccd      	adds	r5, r1, #3
 800756a:	439d      	bics	r5, r3
 800756c:	3508      	adds	r5, #8
 800756e:	0006      	movs	r6, r0
 8007570:	2d0c      	cmp	r5, #12
 8007572:	d21e      	bcs.n	80075b2 <_malloc_r+0x4e>
 8007574:	250c      	movs	r5, #12
 8007576:	42a9      	cmp	r1, r5
 8007578:	d81d      	bhi.n	80075b6 <_malloc_r+0x52>
 800757a:	0030      	movs	r0, r6
 800757c:	f000 fb6d 	bl	8007c5a <__malloc_lock>
 8007580:	4a25      	ldr	r2, [pc, #148]	; (8007618 <_malloc_r+0xb4>)
 8007582:	6814      	ldr	r4, [r2, #0]
 8007584:	0021      	movs	r1, r4
 8007586:	2900      	cmp	r1, #0
 8007588:	d119      	bne.n	80075be <_malloc_r+0x5a>
 800758a:	4c24      	ldr	r4, [pc, #144]	; (800761c <_malloc_r+0xb8>)
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d103      	bne.n	800759a <_malloc_r+0x36>
 8007592:	0030      	movs	r0, r6
 8007594:	f000 fb32 	bl	8007bfc <_sbrk_r>
 8007598:	6020      	str	r0, [r4, #0]
 800759a:	0029      	movs	r1, r5
 800759c:	0030      	movs	r0, r6
 800759e:	f000 fb2d 	bl	8007bfc <_sbrk_r>
 80075a2:	1c43      	adds	r3, r0, #1
 80075a4:	d12c      	bne.n	8007600 <_malloc_r+0x9c>
 80075a6:	230c      	movs	r3, #12
 80075a8:	0030      	movs	r0, r6
 80075aa:	6033      	str	r3, [r6, #0]
 80075ac:	f000 fb56 	bl	8007c5c <__malloc_unlock>
 80075b0:	e003      	b.n	80075ba <_malloc_r+0x56>
 80075b2:	2d00      	cmp	r5, #0
 80075b4:	dadf      	bge.n	8007576 <_malloc_r+0x12>
 80075b6:	230c      	movs	r3, #12
 80075b8:	6033      	str	r3, [r6, #0]
 80075ba:	2000      	movs	r0, #0
 80075bc:	bd70      	pop	{r4, r5, r6, pc}
 80075be:	680b      	ldr	r3, [r1, #0]
 80075c0:	1b5b      	subs	r3, r3, r5
 80075c2:	d41a      	bmi.n	80075fa <_malloc_r+0x96>
 80075c4:	2b0b      	cmp	r3, #11
 80075c6:	d903      	bls.n	80075d0 <_malloc_r+0x6c>
 80075c8:	600b      	str	r3, [r1, #0]
 80075ca:	18cc      	adds	r4, r1, r3
 80075cc:	6025      	str	r5, [r4, #0]
 80075ce:	e003      	b.n	80075d8 <_malloc_r+0x74>
 80075d0:	428c      	cmp	r4, r1
 80075d2:	d10e      	bne.n	80075f2 <_malloc_r+0x8e>
 80075d4:	6863      	ldr	r3, [r4, #4]
 80075d6:	6013      	str	r3, [r2, #0]
 80075d8:	0030      	movs	r0, r6
 80075da:	f000 fb3f 	bl	8007c5c <__malloc_unlock>
 80075de:	0020      	movs	r0, r4
 80075e0:	2207      	movs	r2, #7
 80075e2:	300b      	adds	r0, #11
 80075e4:	1d23      	adds	r3, r4, #4
 80075e6:	4390      	bics	r0, r2
 80075e8:	1ac3      	subs	r3, r0, r3
 80075ea:	d0e7      	beq.n	80075bc <_malloc_r+0x58>
 80075ec:	425a      	negs	r2, r3
 80075ee:	50e2      	str	r2, [r4, r3]
 80075f0:	e7e4      	b.n	80075bc <_malloc_r+0x58>
 80075f2:	684b      	ldr	r3, [r1, #4]
 80075f4:	6063      	str	r3, [r4, #4]
 80075f6:	000c      	movs	r4, r1
 80075f8:	e7ee      	b.n	80075d8 <_malloc_r+0x74>
 80075fa:	000c      	movs	r4, r1
 80075fc:	6849      	ldr	r1, [r1, #4]
 80075fe:	e7c2      	b.n	8007586 <_malloc_r+0x22>
 8007600:	2303      	movs	r3, #3
 8007602:	1cc4      	adds	r4, r0, #3
 8007604:	439c      	bics	r4, r3
 8007606:	42a0      	cmp	r0, r4
 8007608:	d0e0      	beq.n	80075cc <_malloc_r+0x68>
 800760a:	1a21      	subs	r1, r4, r0
 800760c:	0030      	movs	r0, r6
 800760e:	f000 faf5 	bl	8007bfc <_sbrk_r>
 8007612:	1c43      	adds	r3, r0, #1
 8007614:	d1da      	bne.n	80075cc <_malloc_r+0x68>
 8007616:	e7c6      	b.n	80075a6 <_malloc_r+0x42>
 8007618:	20002360 	.word	0x20002360
 800761c:	20002364 	.word	0x20002364

08007620 <__ssputs_r>:
 8007620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007622:	688e      	ldr	r6, [r1, #8]
 8007624:	b085      	sub	sp, #20
 8007626:	0007      	movs	r7, r0
 8007628:	000c      	movs	r4, r1
 800762a:	9203      	str	r2, [sp, #12]
 800762c:	9301      	str	r3, [sp, #4]
 800762e:	429e      	cmp	r6, r3
 8007630:	d839      	bhi.n	80076a6 <__ssputs_r+0x86>
 8007632:	2390      	movs	r3, #144	; 0x90
 8007634:	898a      	ldrh	r2, [r1, #12]
 8007636:	00db      	lsls	r3, r3, #3
 8007638:	421a      	tst	r2, r3
 800763a:	d034      	beq.n	80076a6 <__ssputs_r+0x86>
 800763c:	2503      	movs	r5, #3
 800763e:	6909      	ldr	r1, [r1, #16]
 8007640:	6823      	ldr	r3, [r4, #0]
 8007642:	1a5b      	subs	r3, r3, r1
 8007644:	9302      	str	r3, [sp, #8]
 8007646:	6963      	ldr	r3, [r4, #20]
 8007648:	9802      	ldr	r0, [sp, #8]
 800764a:	435d      	muls	r5, r3
 800764c:	0feb      	lsrs	r3, r5, #31
 800764e:	195d      	adds	r5, r3, r5
 8007650:	9b01      	ldr	r3, [sp, #4]
 8007652:	106d      	asrs	r5, r5, #1
 8007654:	3301      	adds	r3, #1
 8007656:	181b      	adds	r3, r3, r0
 8007658:	42ab      	cmp	r3, r5
 800765a:	d900      	bls.n	800765e <__ssputs_r+0x3e>
 800765c:	001d      	movs	r5, r3
 800765e:	0553      	lsls	r3, r2, #21
 8007660:	d532      	bpl.n	80076c8 <__ssputs_r+0xa8>
 8007662:	0029      	movs	r1, r5
 8007664:	0038      	movs	r0, r7
 8007666:	f7ff ff7d 	bl	8007564 <_malloc_r>
 800766a:	1e06      	subs	r6, r0, #0
 800766c:	d109      	bne.n	8007682 <__ssputs_r+0x62>
 800766e:	230c      	movs	r3, #12
 8007670:	603b      	str	r3, [r7, #0]
 8007672:	2340      	movs	r3, #64	; 0x40
 8007674:	2001      	movs	r0, #1
 8007676:	89a2      	ldrh	r2, [r4, #12]
 8007678:	4240      	negs	r0, r0
 800767a:	4313      	orrs	r3, r2
 800767c:	81a3      	strh	r3, [r4, #12]
 800767e:	b005      	add	sp, #20
 8007680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007682:	9a02      	ldr	r2, [sp, #8]
 8007684:	6921      	ldr	r1, [r4, #16]
 8007686:	f7ff ff31 	bl	80074ec <memcpy>
 800768a:	89a3      	ldrh	r3, [r4, #12]
 800768c:	4a14      	ldr	r2, [pc, #80]	; (80076e0 <__ssputs_r+0xc0>)
 800768e:	401a      	ands	r2, r3
 8007690:	2380      	movs	r3, #128	; 0x80
 8007692:	4313      	orrs	r3, r2
 8007694:	81a3      	strh	r3, [r4, #12]
 8007696:	9b02      	ldr	r3, [sp, #8]
 8007698:	6126      	str	r6, [r4, #16]
 800769a:	18f6      	adds	r6, r6, r3
 800769c:	6026      	str	r6, [r4, #0]
 800769e:	6165      	str	r5, [r4, #20]
 80076a0:	9e01      	ldr	r6, [sp, #4]
 80076a2:	1aed      	subs	r5, r5, r3
 80076a4:	60a5      	str	r5, [r4, #8]
 80076a6:	9b01      	ldr	r3, [sp, #4]
 80076a8:	42b3      	cmp	r3, r6
 80076aa:	d200      	bcs.n	80076ae <__ssputs_r+0x8e>
 80076ac:	001e      	movs	r6, r3
 80076ae:	0032      	movs	r2, r6
 80076b0:	9903      	ldr	r1, [sp, #12]
 80076b2:	6820      	ldr	r0, [r4, #0]
 80076b4:	f000 fabf 	bl	8007c36 <memmove>
 80076b8:	68a3      	ldr	r3, [r4, #8]
 80076ba:	2000      	movs	r0, #0
 80076bc:	1b9b      	subs	r3, r3, r6
 80076be:	60a3      	str	r3, [r4, #8]
 80076c0:	6823      	ldr	r3, [r4, #0]
 80076c2:	199e      	adds	r6, r3, r6
 80076c4:	6026      	str	r6, [r4, #0]
 80076c6:	e7da      	b.n	800767e <__ssputs_r+0x5e>
 80076c8:	002a      	movs	r2, r5
 80076ca:	0038      	movs	r0, r7
 80076cc:	f000 fb12 	bl	8007cf4 <_realloc_r>
 80076d0:	1e06      	subs	r6, r0, #0
 80076d2:	d1e0      	bne.n	8007696 <__ssputs_r+0x76>
 80076d4:	6921      	ldr	r1, [r4, #16]
 80076d6:	0038      	movs	r0, r7
 80076d8:	f000 fac2 	bl	8007c60 <_free_r>
 80076dc:	e7c7      	b.n	800766e <__ssputs_r+0x4e>
 80076de:	46c0      	nop			; (mov r8, r8)
 80076e0:	fffffb7f 	.word	0xfffffb7f

080076e4 <_svfiprintf_r>:
 80076e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076e6:	b09f      	sub	sp, #124	; 0x7c
 80076e8:	9002      	str	r0, [sp, #8]
 80076ea:	9305      	str	r3, [sp, #20]
 80076ec:	898b      	ldrh	r3, [r1, #12]
 80076ee:	000f      	movs	r7, r1
 80076f0:	0016      	movs	r6, r2
 80076f2:	061b      	lsls	r3, r3, #24
 80076f4:	d511      	bpl.n	800771a <_svfiprintf_r+0x36>
 80076f6:	690b      	ldr	r3, [r1, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10e      	bne.n	800771a <_svfiprintf_r+0x36>
 80076fc:	2140      	movs	r1, #64	; 0x40
 80076fe:	f7ff ff31 	bl	8007564 <_malloc_r>
 8007702:	6038      	str	r0, [r7, #0]
 8007704:	6138      	str	r0, [r7, #16]
 8007706:	2800      	cmp	r0, #0
 8007708:	d105      	bne.n	8007716 <_svfiprintf_r+0x32>
 800770a:	230c      	movs	r3, #12
 800770c:	9a02      	ldr	r2, [sp, #8]
 800770e:	3801      	subs	r0, #1
 8007710:	6013      	str	r3, [r2, #0]
 8007712:	b01f      	add	sp, #124	; 0x7c
 8007714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007716:	2340      	movs	r3, #64	; 0x40
 8007718:	617b      	str	r3, [r7, #20]
 800771a:	2300      	movs	r3, #0
 800771c:	ad06      	add	r5, sp, #24
 800771e:	616b      	str	r3, [r5, #20]
 8007720:	3320      	adds	r3, #32
 8007722:	766b      	strb	r3, [r5, #25]
 8007724:	3310      	adds	r3, #16
 8007726:	76ab      	strb	r3, [r5, #26]
 8007728:	0034      	movs	r4, r6
 800772a:	7823      	ldrb	r3, [r4, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d147      	bne.n	80077c0 <_svfiprintf_r+0xdc>
 8007730:	1ba3      	subs	r3, r4, r6
 8007732:	9304      	str	r3, [sp, #16]
 8007734:	d00d      	beq.n	8007752 <_svfiprintf_r+0x6e>
 8007736:	1ba3      	subs	r3, r4, r6
 8007738:	0032      	movs	r2, r6
 800773a:	0039      	movs	r1, r7
 800773c:	9802      	ldr	r0, [sp, #8]
 800773e:	f7ff ff6f 	bl	8007620 <__ssputs_r>
 8007742:	1c43      	adds	r3, r0, #1
 8007744:	d100      	bne.n	8007748 <_svfiprintf_r+0x64>
 8007746:	e0b5      	b.n	80078b4 <_svfiprintf_r+0x1d0>
 8007748:	696a      	ldr	r2, [r5, #20]
 800774a:	9b04      	ldr	r3, [sp, #16]
 800774c:	4694      	mov	ip, r2
 800774e:	4463      	add	r3, ip
 8007750:	616b      	str	r3, [r5, #20]
 8007752:	7823      	ldrb	r3, [r4, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d100      	bne.n	800775a <_svfiprintf_r+0x76>
 8007758:	e0ac      	b.n	80078b4 <_svfiprintf_r+0x1d0>
 800775a:	2201      	movs	r2, #1
 800775c:	2300      	movs	r3, #0
 800775e:	4252      	negs	r2, r2
 8007760:	606a      	str	r2, [r5, #4]
 8007762:	a902      	add	r1, sp, #8
 8007764:	3254      	adds	r2, #84	; 0x54
 8007766:	1852      	adds	r2, r2, r1
 8007768:	3401      	adds	r4, #1
 800776a:	602b      	str	r3, [r5, #0]
 800776c:	60eb      	str	r3, [r5, #12]
 800776e:	60ab      	str	r3, [r5, #8]
 8007770:	7013      	strb	r3, [r2, #0]
 8007772:	65ab      	str	r3, [r5, #88]	; 0x58
 8007774:	4e58      	ldr	r6, [pc, #352]	; (80078d8 <_svfiprintf_r+0x1f4>)
 8007776:	2205      	movs	r2, #5
 8007778:	7821      	ldrb	r1, [r4, #0]
 800777a:	0030      	movs	r0, r6
 800777c:	f000 fa50 	bl	8007c20 <memchr>
 8007780:	1c62      	adds	r2, r4, #1
 8007782:	2800      	cmp	r0, #0
 8007784:	d120      	bne.n	80077c8 <_svfiprintf_r+0xe4>
 8007786:	6829      	ldr	r1, [r5, #0]
 8007788:	06cb      	lsls	r3, r1, #27
 800778a:	d504      	bpl.n	8007796 <_svfiprintf_r+0xb2>
 800778c:	2353      	movs	r3, #83	; 0x53
 800778e:	ae02      	add	r6, sp, #8
 8007790:	3020      	adds	r0, #32
 8007792:	199b      	adds	r3, r3, r6
 8007794:	7018      	strb	r0, [r3, #0]
 8007796:	070b      	lsls	r3, r1, #28
 8007798:	d504      	bpl.n	80077a4 <_svfiprintf_r+0xc0>
 800779a:	2353      	movs	r3, #83	; 0x53
 800779c:	202b      	movs	r0, #43	; 0x2b
 800779e:	ae02      	add	r6, sp, #8
 80077a0:	199b      	adds	r3, r3, r6
 80077a2:	7018      	strb	r0, [r3, #0]
 80077a4:	7823      	ldrb	r3, [r4, #0]
 80077a6:	2b2a      	cmp	r3, #42	; 0x2a
 80077a8:	d016      	beq.n	80077d8 <_svfiprintf_r+0xf4>
 80077aa:	2000      	movs	r0, #0
 80077ac:	210a      	movs	r1, #10
 80077ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077b0:	7822      	ldrb	r2, [r4, #0]
 80077b2:	3a30      	subs	r2, #48	; 0x30
 80077b4:	2a09      	cmp	r2, #9
 80077b6:	d955      	bls.n	8007864 <_svfiprintf_r+0x180>
 80077b8:	2800      	cmp	r0, #0
 80077ba:	d015      	beq.n	80077e8 <_svfiprintf_r+0x104>
 80077bc:	9309      	str	r3, [sp, #36]	; 0x24
 80077be:	e013      	b.n	80077e8 <_svfiprintf_r+0x104>
 80077c0:	2b25      	cmp	r3, #37	; 0x25
 80077c2:	d0b5      	beq.n	8007730 <_svfiprintf_r+0x4c>
 80077c4:	3401      	adds	r4, #1
 80077c6:	e7b0      	b.n	800772a <_svfiprintf_r+0x46>
 80077c8:	2301      	movs	r3, #1
 80077ca:	1b80      	subs	r0, r0, r6
 80077cc:	4083      	lsls	r3, r0
 80077ce:	6829      	ldr	r1, [r5, #0]
 80077d0:	0014      	movs	r4, r2
 80077d2:	430b      	orrs	r3, r1
 80077d4:	602b      	str	r3, [r5, #0]
 80077d6:	e7cd      	b.n	8007774 <_svfiprintf_r+0x90>
 80077d8:	9b05      	ldr	r3, [sp, #20]
 80077da:	1d18      	adds	r0, r3, #4
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	9005      	str	r0, [sp, #20]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	db39      	blt.n	8007858 <_svfiprintf_r+0x174>
 80077e4:	9309      	str	r3, [sp, #36]	; 0x24
 80077e6:	0014      	movs	r4, r2
 80077e8:	7823      	ldrb	r3, [r4, #0]
 80077ea:	2b2e      	cmp	r3, #46	; 0x2e
 80077ec:	d10b      	bne.n	8007806 <_svfiprintf_r+0x122>
 80077ee:	7863      	ldrb	r3, [r4, #1]
 80077f0:	1c62      	adds	r2, r4, #1
 80077f2:	2b2a      	cmp	r3, #42	; 0x2a
 80077f4:	d13e      	bne.n	8007874 <_svfiprintf_r+0x190>
 80077f6:	9b05      	ldr	r3, [sp, #20]
 80077f8:	3402      	adds	r4, #2
 80077fa:	1d1a      	adds	r2, r3, #4
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	9205      	str	r2, [sp, #20]
 8007800:	2b00      	cmp	r3, #0
 8007802:	db34      	blt.n	800786e <_svfiprintf_r+0x18a>
 8007804:	9307      	str	r3, [sp, #28]
 8007806:	4e35      	ldr	r6, [pc, #212]	; (80078dc <_svfiprintf_r+0x1f8>)
 8007808:	7821      	ldrb	r1, [r4, #0]
 800780a:	2203      	movs	r2, #3
 800780c:	0030      	movs	r0, r6
 800780e:	f000 fa07 	bl	8007c20 <memchr>
 8007812:	2800      	cmp	r0, #0
 8007814:	d006      	beq.n	8007824 <_svfiprintf_r+0x140>
 8007816:	2340      	movs	r3, #64	; 0x40
 8007818:	1b80      	subs	r0, r0, r6
 800781a:	4083      	lsls	r3, r0
 800781c:	682a      	ldr	r2, [r5, #0]
 800781e:	3401      	adds	r4, #1
 8007820:	4313      	orrs	r3, r2
 8007822:	602b      	str	r3, [r5, #0]
 8007824:	7821      	ldrb	r1, [r4, #0]
 8007826:	2206      	movs	r2, #6
 8007828:	482d      	ldr	r0, [pc, #180]	; (80078e0 <_svfiprintf_r+0x1fc>)
 800782a:	1c66      	adds	r6, r4, #1
 800782c:	7629      	strb	r1, [r5, #24]
 800782e:	f000 f9f7 	bl	8007c20 <memchr>
 8007832:	2800      	cmp	r0, #0
 8007834:	d046      	beq.n	80078c4 <_svfiprintf_r+0x1e0>
 8007836:	4b2b      	ldr	r3, [pc, #172]	; (80078e4 <_svfiprintf_r+0x200>)
 8007838:	2b00      	cmp	r3, #0
 800783a:	d12f      	bne.n	800789c <_svfiprintf_r+0x1b8>
 800783c:	6829      	ldr	r1, [r5, #0]
 800783e:	9b05      	ldr	r3, [sp, #20]
 8007840:	2207      	movs	r2, #7
 8007842:	05c9      	lsls	r1, r1, #23
 8007844:	d528      	bpl.n	8007898 <_svfiprintf_r+0x1b4>
 8007846:	189b      	adds	r3, r3, r2
 8007848:	4393      	bics	r3, r2
 800784a:	3308      	adds	r3, #8
 800784c:	9305      	str	r3, [sp, #20]
 800784e:	696b      	ldr	r3, [r5, #20]
 8007850:	9a03      	ldr	r2, [sp, #12]
 8007852:	189b      	adds	r3, r3, r2
 8007854:	616b      	str	r3, [r5, #20]
 8007856:	e767      	b.n	8007728 <_svfiprintf_r+0x44>
 8007858:	425b      	negs	r3, r3
 800785a:	60eb      	str	r3, [r5, #12]
 800785c:	2302      	movs	r3, #2
 800785e:	430b      	orrs	r3, r1
 8007860:	602b      	str	r3, [r5, #0]
 8007862:	e7c0      	b.n	80077e6 <_svfiprintf_r+0x102>
 8007864:	434b      	muls	r3, r1
 8007866:	3401      	adds	r4, #1
 8007868:	189b      	adds	r3, r3, r2
 800786a:	2001      	movs	r0, #1
 800786c:	e7a0      	b.n	80077b0 <_svfiprintf_r+0xcc>
 800786e:	2301      	movs	r3, #1
 8007870:	425b      	negs	r3, r3
 8007872:	e7c7      	b.n	8007804 <_svfiprintf_r+0x120>
 8007874:	2300      	movs	r3, #0
 8007876:	0014      	movs	r4, r2
 8007878:	200a      	movs	r0, #10
 800787a:	001a      	movs	r2, r3
 800787c:	606b      	str	r3, [r5, #4]
 800787e:	7821      	ldrb	r1, [r4, #0]
 8007880:	3930      	subs	r1, #48	; 0x30
 8007882:	2909      	cmp	r1, #9
 8007884:	d903      	bls.n	800788e <_svfiprintf_r+0x1aa>
 8007886:	2b00      	cmp	r3, #0
 8007888:	d0bd      	beq.n	8007806 <_svfiprintf_r+0x122>
 800788a:	9207      	str	r2, [sp, #28]
 800788c:	e7bb      	b.n	8007806 <_svfiprintf_r+0x122>
 800788e:	4342      	muls	r2, r0
 8007890:	3401      	adds	r4, #1
 8007892:	1852      	adds	r2, r2, r1
 8007894:	2301      	movs	r3, #1
 8007896:	e7f2      	b.n	800787e <_svfiprintf_r+0x19a>
 8007898:	3307      	adds	r3, #7
 800789a:	e7d5      	b.n	8007848 <_svfiprintf_r+0x164>
 800789c:	ab05      	add	r3, sp, #20
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	003a      	movs	r2, r7
 80078a2:	4b11      	ldr	r3, [pc, #68]	; (80078e8 <_svfiprintf_r+0x204>)
 80078a4:	0029      	movs	r1, r5
 80078a6:	9802      	ldr	r0, [sp, #8]
 80078a8:	e000      	b.n	80078ac <_svfiprintf_r+0x1c8>
 80078aa:	bf00      	nop
 80078ac:	9003      	str	r0, [sp, #12]
 80078ae:	9b03      	ldr	r3, [sp, #12]
 80078b0:	3301      	adds	r3, #1
 80078b2:	d1cc      	bne.n	800784e <_svfiprintf_r+0x16a>
 80078b4:	89bb      	ldrh	r3, [r7, #12]
 80078b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80078b8:	065b      	lsls	r3, r3, #25
 80078ba:	d400      	bmi.n	80078be <_svfiprintf_r+0x1da>
 80078bc:	e729      	b.n	8007712 <_svfiprintf_r+0x2e>
 80078be:	2001      	movs	r0, #1
 80078c0:	4240      	negs	r0, r0
 80078c2:	e726      	b.n	8007712 <_svfiprintf_r+0x2e>
 80078c4:	ab05      	add	r3, sp, #20
 80078c6:	9300      	str	r3, [sp, #0]
 80078c8:	003a      	movs	r2, r7
 80078ca:	4b07      	ldr	r3, [pc, #28]	; (80078e8 <_svfiprintf_r+0x204>)
 80078cc:	0029      	movs	r1, r5
 80078ce:	9802      	ldr	r0, [sp, #8]
 80078d0:	f000 f87a 	bl	80079c8 <_printf_i>
 80078d4:	e7ea      	b.n	80078ac <_svfiprintf_r+0x1c8>
 80078d6:	46c0      	nop			; (mov r8, r8)
 80078d8:	080092f0 	.word	0x080092f0
 80078dc:	080092f6 	.word	0x080092f6
 80078e0:	080092fa 	.word	0x080092fa
 80078e4:	00000000 	.word	0x00000000
 80078e8:	08007621 	.word	0x08007621

080078ec <_printf_common>:
 80078ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078ee:	0015      	movs	r5, r2
 80078f0:	9301      	str	r3, [sp, #4]
 80078f2:	688a      	ldr	r2, [r1, #8]
 80078f4:	690b      	ldr	r3, [r1, #16]
 80078f6:	9000      	str	r0, [sp, #0]
 80078f8:	000c      	movs	r4, r1
 80078fa:	4293      	cmp	r3, r2
 80078fc:	da00      	bge.n	8007900 <_printf_common+0x14>
 80078fe:	0013      	movs	r3, r2
 8007900:	0022      	movs	r2, r4
 8007902:	602b      	str	r3, [r5, #0]
 8007904:	3243      	adds	r2, #67	; 0x43
 8007906:	7812      	ldrb	r2, [r2, #0]
 8007908:	2a00      	cmp	r2, #0
 800790a:	d001      	beq.n	8007910 <_printf_common+0x24>
 800790c:	3301      	adds	r3, #1
 800790e:	602b      	str	r3, [r5, #0]
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	069b      	lsls	r3, r3, #26
 8007914:	d502      	bpl.n	800791c <_printf_common+0x30>
 8007916:	682b      	ldr	r3, [r5, #0]
 8007918:	3302      	adds	r3, #2
 800791a:	602b      	str	r3, [r5, #0]
 800791c:	2706      	movs	r7, #6
 800791e:	6823      	ldr	r3, [r4, #0]
 8007920:	401f      	ands	r7, r3
 8007922:	d027      	beq.n	8007974 <_printf_common+0x88>
 8007924:	0023      	movs	r3, r4
 8007926:	3343      	adds	r3, #67	; 0x43
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	1e5a      	subs	r2, r3, #1
 800792c:	4193      	sbcs	r3, r2
 800792e:	6822      	ldr	r2, [r4, #0]
 8007930:	0692      	lsls	r2, r2, #26
 8007932:	d430      	bmi.n	8007996 <_printf_common+0xaa>
 8007934:	0022      	movs	r2, r4
 8007936:	9901      	ldr	r1, [sp, #4]
 8007938:	3243      	adds	r2, #67	; 0x43
 800793a:	9800      	ldr	r0, [sp, #0]
 800793c:	9e08      	ldr	r6, [sp, #32]
 800793e:	47b0      	blx	r6
 8007940:	1c43      	adds	r3, r0, #1
 8007942:	d025      	beq.n	8007990 <_printf_common+0xa4>
 8007944:	2306      	movs	r3, #6
 8007946:	6820      	ldr	r0, [r4, #0]
 8007948:	682a      	ldr	r2, [r5, #0]
 800794a:	68e1      	ldr	r1, [r4, #12]
 800794c:	4003      	ands	r3, r0
 800794e:	2500      	movs	r5, #0
 8007950:	2b04      	cmp	r3, #4
 8007952:	d103      	bne.n	800795c <_printf_common+0x70>
 8007954:	1a8d      	subs	r5, r1, r2
 8007956:	43eb      	mvns	r3, r5
 8007958:	17db      	asrs	r3, r3, #31
 800795a:	401d      	ands	r5, r3
 800795c:	68a3      	ldr	r3, [r4, #8]
 800795e:	6922      	ldr	r2, [r4, #16]
 8007960:	4293      	cmp	r3, r2
 8007962:	dd01      	ble.n	8007968 <_printf_common+0x7c>
 8007964:	1a9b      	subs	r3, r3, r2
 8007966:	18ed      	adds	r5, r5, r3
 8007968:	2700      	movs	r7, #0
 800796a:	42bd      	cmp	r5, r7
 800796c:	d120      	bne.n	80079b0 <_printf_common+0xc4>
 800796e:	2000      	movs	r0, #0
 8007970:	e010      	b.n	8007994 <_printf_common+0xa8>
 8007972:	3701      	adds	r7, #1
 8007974:	68e3      	ldr	r3, [r4, #12]
 8007976:	682a      	ldr	r2, [r5, #0]
 8007978:	1a9b      	subs	r3, r3, r2
 800797a:	429f      	cmp	r7, r3
 800797c:	dad2      	bge.n	8007924 <_printf_common+0x38>
 800797e:	0022      	movs	r2, r4
 8007980:	2301      	movs	r3, #1
 8007982:	3219      	adds	r2, #25
 8007984:	9901      	ldr	r1, [sp, #4]
 8007986:	9800      	ldr	r0, [sp, #0]
 8007988:	9e08      	ldr	r6, [sp, #32]
 800798a:	47b0      	blx	r6
 800798c:	1c43      	adds	r3, r0, #1
 800798e:	d1f0      	bne.n	8007972 <_printf_common+0x86>
 8007990:	2001      	movs	r0, #1
 8007992:	4240      	negs	r0, r0
 8007994:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007996:	2030      	movs	r0, #48	; 0x30
 8007998:	18e1      	adds	r1, r4, r3
 800799a:	3143      	adds	r1, #67	; 0x43
 800799c:	7008      	strb	r0, [r1, #0]
 800799e:	0021      	movs	r1, r4
 80079a0:	1c5a      	adds	r2, r3, #1
 80079a2:	3145      	adds	r1, #69	; 0x45
 80079a4:	7809      	ldrb	r1, [r1, #0]
 80079a6:	18a2      	adds	r2, r4, r2
 80079a8:	3243      	adds	r2, #67	; 0x43
 80079aa:	3302      	adds	r3, #2
 80079ac:	7011      	strb	r1, [r2, #0]
 80079ae:	e7c1      	b.n	8007934 <_printf_common+0x48>
 80079b0:	0022      	movs	r2, r4
 80079b2:	2301      	movs	r3, #1
 80079b4:	321a      	adds	r2, #26
 80079b6:	9901      	ldr	r1, [sp, #4]
 80079b8:	9800      	ldr	r0, [sp, #0]
 80079ba:	9e08      	ldr	r6, [sp, #32]
 80079bc:	47b0      	blx	r6
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	d0e6      	beq.n	8007990 <_printf_common+0xa4>
 80079c2:	3701      	adds	r7, #1
 80079c4:	e7d1      	b.n	800796a <_printf_common+0x7e>
	...

080079c8 <_printf_i>:
 80079c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079ca:	b08b      	sub	sp, #44	; 0x2c
 80079cc:	9206      	str	r2, [sp, #24]
 80079ce:	000a      	movs	r2, r1
 80079d0:	3243      	adds	r2, #67	; 0x43
 80079d2:	9307      	str	r3, [sp, #28]
 80079d4:	9005      	str	r0, [sp, #20]
 80079d6:	9204      	str	r2, [sp, #16]
 80079d8:	7e0a      	ldrb	r2, [r1, #24]
 80079da:	000c      	movs	r4, r1
 80079dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079de:	2a6e      	cmp	r2, #110	; 0x6e
 80079e0:	d100      	bne.n	80079e4 <_printf_i+0x1c>
 80079e2:	e08f      	b.n	8007b04 <_printf_i+0x13c>
 80079e4:	d817      	bhi.n	8007a16 <_printf_i+0x4e>
 80079e6:	2a63      	cmp	r2, #99	; 0x63
 80079e8:	d02c      	beq.n	8007a44 <_printf_i+0x7c>
 80079ea:	d808      	bhi.n	80079fe <_printf_i+0x36>
 80079ec:	2a00      	cmp	r2, #0
 80079ee:	d100      	bne.n	80079f2 <_printf_i+0x2a>
 80079f0:	e099      	b.n	8007b26 <_printf_i+0x15e>
 80079f2:	2a58      	cmp	r2, #88	; 0x58
 80079f4:	d054      	beq.n	8007aa0 <_printf_i+0xd8>
 80079f6:	0026      	movs	r6, r4
 80079f8:	3642      	adds	r6, #66	; 0x42
 80079fa:	7032      	strb	r2, [r6, #0]
 80079fc:	e029      	b.n	8007a52 <_printf_i+0x8a>
 80079fe:	2a64      	cmp	r2, #100	; 0x64
 8007a00:	d001      	beq.n	8007a06 <_printf_i+0x3e>
 8007a02:	2a69      	cmp	r2, #105	; 0x69
 8007a04:	d1f7      	bne.n	80079f6 <_printf_i+0x2e>
 8007a06:	6821      	ldr	r1, [r4, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	0608      	lsls	r0, r1, #24
 8007a0c:	d523      	bpl.n	8007a56 <_printf_i+0x8e>
 8007a0e:	1d11      	adds	r1, r2, #4
 8007a10:	6019      	str	r1, [r3, #0]
 8007a12:	6815      	ldr	r5, [r2, #0]
 8007a14:	e025      	b.n	8007a62 <_printf_i+0x9a>
 8007a16:	2a73      	cmp	r2, #115	; 0x73
 8007a18:	d100      	bne.n	8007a1c <_printf_i+0x54>
 8007a1a:	e088      	b.n	8007b2e <_printf_i+0x166>
 8007a1c:	d808      	bhi.n	8007a30 <_printf_i+0x68>
 8007a1e:	2a6f      	cmp	r2, #111	; 0x6f
 8007a20:	d029      	beq.n	8007a76 <_printf_i+0xae>
 8007a22:	2a70      	cmp	r2, #112	; 0x70
 8007a24:	d1e7      	bne.n	80079f6 <_printf_i+0x2e>
 8007a26:	2220      	movs	r2, #32
 8007a28:	6809      	ldr	r1, [r1, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	6022      	str	r2, [r4, #0]
 8007a2e:	e003      	b.n	8007a38 <_printf_i+0x70>
 8007a30:	2a75      	cmp	r2, #117	; 0x75
 8007a32:	d020      	beq.n	8007a76 <_printf_i+0xae>
 8007a34:	2a78      	cmp	r2, #120	; 0x78
 8007a36:	d1de      	bne.n	80079f6 <_printf_i+0x2e>
 8007a38:	0022      	movs	r2, r4
 8007a3a:	2178      	movs	r1, #120	; 0x78
 8007a3c:	3245      	adds	r2, #69	; 0x45
 8007a3e:	7011      	strb	r1, [r2, #0]
 8007a40:	4a6c      	ldr	r2, [pc, #432]	; (8007bf4 <_printf_i+0x22c>)
 8007a42:	e030      	b.n	8007aa6 <_printf_i+0xde>
 8007a44:	000e      	movs	r6, r1
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	3642      	adds	r6, #66	; 0x42
 8007a4a:	1d11      	adds	r1, r2, #4
 8007a4c:	6019      	str	r1, [r3, #0]
 8007a4e:	6813      	ldr	r3, [r2, #0]
 8007a50:	7033      	strb	r3, [r6, #0]
 8007a52:	2301      	movs	r3, #1
 8007a54:	e079      	b.n	8007b4a <_printf_i+0x182>
 8007a56:	0649      	lsls	r1, r1, #25
 8007a58:	d5d9      	bpl.n	8007a0e <_printf_i+0x46>
 8007a5a:	1d11      	adds	r1, r2, #4
 8007a5c:	6019      	str	r1, [r3, #0]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	5ed5      	ldrsh	r5, [r2, r3]
 8007a62:	2d00      	cmp	r5, #0
 8007a64:	da03      	bge.n	8007a6e <_printf_i+0xa6>
 8007a66:	232d      	movs	r3, #45	; 0x2d
 8007a68:	9a04      	ldr	r2, [sp, #16]
 8007a6a:	426d      	negs	r5, r5
 8007a6c:	7013      	strb	r3, [r2, #0]
 8007a6e:	4b62      	ldr	r3, [pc, #392]	; (8007bf8 <_printf_i+0x230>)
 8007a70:	270a      	movs	r7, #10
 8007a72:	9303      	str	r3, [sp, #12]
 8007a74:	e02f      	b.n	8007ad6 <_printf_i+0x10e>
 8007a76:	6820      	ldr	r0, [r4, #0]
 8007a78:	6819      	ldr	r1, [r3, #0]
 8007a7a:	0605      	lsls	r5, r0, #24
 8007a7c:	d503      	bpl.n	8007a86 <_printf_i+0xbe>
 8007a7e:	1d08      	adds	r0, r1, #4
 8007a80:	6018      	str	r0, [r3, #0]
 8007a82:	680d      	ldr	r5, [r1, #0]
 8007a84:	e005      	b.n	8007a92 <_printf_i+0xca>
 8007a86:	0640      	lsls	r0, r0, #25
 8007a88:	d5f9      	bpl.n	8007a7e <_printf_i+0xb6>
 8007a8a:	680d      	ldr	r5, [r1, #0]
 8007a8c:	1d08      	adds	r0, r1, #4
 8007a8e:	6018      	str	r0, [r3, #0]
 8007a90:	b2ad      	uxth	r5, r5
 8007a92:	4b59      	ldr	r3, [pc, #356]	; (8007bf8 <_printf_i+0x230>)
 8007a94:	2708      	movs	r7, #8
 8007a96:	9303      	str	r3, [sp, #12]
 8007a98:	2a6f      	cmp	r2, #111	; 0x6f
 8007a9a:	d018      	beq.n	8007ace <_printf_i+0x106>
 8007a9c:	270a      	movs	r7, #10
 8007a9e:	e016      	b.n	8007ace <_printf_i+0x106>
 8007aa0:	3145      	adds	r1, #69	; 0x45
 8007aa2:	700a      	strb	r2, [r1, #0]
 8007aa4:	4a54      	ldr	r2, [pc, #336]	; (8007bf8 <_printf_i+0x230>)
 8007aa6:	9203      	str	r2, [sp, #12]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	6821      	ldr	r1, [r4, #0]
 8007aac:	1d10      	adds	r0, r2, #4
 8007aae:	6018      	str	r0, [r3, #0]
 8007ab0:	6815      	ldr	r5, [r2, #0]
 8007ab2:	0608      	lsls	r0, r1, #24
 8007ab4:	d522      	bpl.n	8007afc <_printf_i+0x134>
 8007ab6:	07cb      	lsls	r3, r1, #31
 8007ab8:	d502      	bpl.n	8007ac0 <_printf_i+0xf8>
 8007aba:	2320      	movs	r3, #32
 8007abc:	4319      	orrs	r1, r3
 8007abe:	6021      	str	r1, [r4, #0]
 8007ac0:	2710      	movs	r7, #16
 8007ac2:	2d00      	cmp	r5, #0
 8007ac4:	d103      	bne.n	8007ace <_printf_i+0x106>
 8007ac6:	2320      	movs	r3, #32
 8007ac8:	6822      	ldr	r2, [r4, #0]
 8007aca:	439a      	bics	r2, r3
 8007acc:	6022      	str	r2, [r4, #0]
 8007ace:	0023      	movs	r3, r4
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	3343      	adds	r3, #67	; 0x43
 8007ad4:	701a      	strb	r2, [r3, #0]
 8007ad6:	6863      	ldr	r3, [r4, #4]
 8007ad8:	60a3      	str	r3, [r4, #8]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	db5c      	blt.n	8007b98 <_printf_i+0x1d0>
 8007ade:	2204      	movs	r2, #4
 8007ae0:	6821      	ldr	r1, [r4, #0]
 8007ae2:	4391      	bics	r1, r2
 8007ae4:	6021      	str	r1, [r4, #0]
 8007ae6:	2d00      	cmp	r5, #0
 8007ae8:	d158      	bne.n	8007b9c <_printf_i+0x1d4>
 8007aea:	9e04      	ldr	r6, [sp, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d064      	beq.n	8007bba <_printf_i+0x1f2>
 8007af0:	0026      	movs	r6, r4
 8007af2:	9b03      	ldr	r3, [sp, #12]
 8007af4:	3642      	adds	r6, #66	; 0x42
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	7033      	strb	r3, [r6, #0]
 8007afa:	e05e      	b.n	8007bba <_printf_i+0x1f2>
 8007afc:	0648      	lsls	r0, r1, #25
 8007afe:	d5da      	bpl.n	8007ab6 <_printf_i+0xee>
 8007b00:	b2ad      	uxth	r5, r5
 8007b02:	e7d8      	b.n	8007ab6 <_printf_i+0xee>
 8007b04:	6809      	ldr	r1, [r1, #0]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	0608      	lsls	r0, r1, #24
 8007b0a:	d505      	bpl.n	8007b18 <_printf_i+0x150>
 8007b0c:	1d11      	adds	r1, r2, #4
 8007b0e:	6019      	str	r1, [r3, #0]
 8007b10:	6813      	ldr	r3, [r2, #0]
 8007b12:	6962      	ldr	r2, [r4, #20]
 8007b14:	601a      	str	r2, [r3, #0]
 8007b16:	e006      	b.n	8007b26 <_printf_i+0x15e>
 8007b18:	0649      	lsls	r1, r1, #25
 8007b1a:	d5f7      	bpl.n	8007b0c <_printf_i+0x144>
 8007b1c:	1d11      	adds	r1, r2, #4
 8007b1e:	6019      	str	r1, [r3, #0]
 8007b20:	6813      	ldr	r3, [r2, #0]
 8007b22:	8aa2      	ldrh	r2, [r4, #20]
 8007b24:	801a      	strh	r2, [r3, #0]
 8007b26:	2300      	movs	r3, #0
 8007b28:	9e04      	ldr	r6, [sp, #16]
 8007b2a:	6123      	str	r3, [r4, #16]
 8007b2c:	e054      	b.n	8007bd8 <_printf_i+0x210>
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	1d11      	adds	r1, r2, #4
 8007b32:	6019      	str	r1, [r3, #0]
 8007b34:	6816      	ldr	r6, [r2, #0]
 8007b36:	2100      	movs	r1, #0
 8007b38:	6862      	ldr	r2, [r4, #4]
 8007b3a:	0030      	movs	r0, r6
 8007b3c:	f000 f870 	bl	8007c20 <memchr>
 8007b40:	2800      	cmp	r0, #0
 8007b42:	d001      	beq.n	8007b48 <_printf_i+0x180>
 8007b44:	1b80      	subs	r0, r0, r6
 8007b46:	6060      	str	r0, [r4, #4]
 8007b48:	6863      	ldr	r3, [r4, #4]
 8007b4a:	6123      	str	r3, [r4, #16]
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	9a04      	ldr	r2, [sp, #16]
 8007b50:	7013      	strb	r3, [r2, #0]
 8007b52:	e041      	b.n	8007bd8 <_printf_i+0x210>
 8007b54:	6923      	ldr	r3, [r4, #16]
 8007b56:	0032      	movs	r2, r6
 8007b58:	9906      	ldr	r1, [sp, #24]
 8007b5a:	9805      	ldr	r0, [sp, #20]
 8007b5c:	9d07      	ldr	r5, [sp, #28]
 8007b5e:	47a8      	blx	r5
 8007b60:	1c43      	adds	r3, r0, #1
 8007b62:	d043      	beq.n	8007bec <_printf_i+0x224>
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	2500      	movs	r5, #0
 8007b68:	079b      	lsls	r3, r3, #30
 8007b6a:	d40f      	bmi.n	8007b8c <_printf_i+0x1c4>
 8007b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b6e:	68e0      	ldr	r0, [r4, #12]
 8007b70:	4298      	cmp	r0, r3
 8007b72:	da3d      	bge.n	8007bf0 <_printf_i+0x228>
 8007b74:	0018      	movs	r0, r3
 8007b76:	e03b      	b.n	8007bf0 <_printf_i+0x228>
 8007b78:	0022      	movs	r2, r4
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	3219      	adds	r2, #25
 8007b7e:	9906      	ldr	r1, [sp, #24]
 8007b80:	9805      	ldr	r0, [sp, #20]
 8007b82:	9e07      	ldr	r6, [sp, #28]
 8007b84:	47b0      	blx	r6
 8007b86:	1c43      	adds	r3, r0, #1
 8007b88:	d030      	beq.n	8007bec <_printf_i+0x224>
 8007b8a:	3501      	adds	r5, #1
 8007b8c:	68e3      	ldr	r3, [r4, #12]
 8007b8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b90:	1a9b      	subs	r3, r3, r2
 8007b92:	429d      	cmp	r5, r3
 8007b94:	dbf0      	blt.n	8007b78 <_printf_i+0x1b0>
 8007b96:	e7e9      	b.n	8007b6c <_printf_i+0x1a4>
 8007b98:	2d00      	cmp	r5, #0
 8007b9a:	d0a9      	beq.n	8007af0 <_printf_i+0x128>
 8007b9c:	9e04      	ldr	r6, [sp, #16]
 8007b9e:	0028      	movs	r0, r5
 8007ba0:	0039      	movs	r1, r7
 8007ba2:	f7f8 fb53 	bl	800024c <__aeabi_uidivmod>
 8007ba6:	9b03      	ldr	r3, [sp, #12]
 8007ba8:	3e01      	subs	r6, #1
 8007baa:	5c5b      	ldrb	r3, [r3, r1]
 8007bac:	0028      	movs	r0, r5
 8007bae:	7033      	strb	r3, [r6, #0]
 8007bb0:	0039      	movs	r1, r7
 8007bb2:	f7f8 fac5 	bl	8000140 <__udivsi3>
 8007bb6:	1e05      	subs	r5, r0, #0
 8007bb8:	d1f1      	bne.n	8007b9e <_printf_i+0x1d6>
 8007bba:	2f08      	cmp	r7, #8
 8007bbc:	d109      	bne.n	8007bd2 <_printf_i+0x20a>
 8007bbe:	6823      	ldr	r3, [r4, #0]
 8007bc0:	07db      	lsls	r3, r3, #31
 8007bc2:	d506      	bpl.n	8007bd2 <_printf_i+0x20a>
 8007bc4:	6863      	ldr	r3, [r4, #4]
 8007bc6:	6922      	ldr	r2, [r4, #16]
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	dc02      	bgt.n	8007bd2 <_printf_i+0x20a>
 8007bcc:	2330      	movs	r3, #48	; 0x30
 8007bce:	3e01      	subs	r6, #1
 8007bd0:	7033      	strb	r3, [r6, #0]
 8007bd2:	9b04      	ldr	r3, [sp, #16]
 8007bd4:	1b9b      	subs	r3, r3, r6
 8007bd6:	6123      	str	r3, [r4, #16]
 8007bd8:	9b07      	ldr	r3, [sp, #28]
 8007bda:	aa09      	add	r2, sp, #36	; 0x24
 8007bdc:	9300      	str	r3, [sp, #0]
 8007bde:	0021      	movs	r1, r4
 8007be0:	9b06      	ldr	r3, [sp, #24]
 8007be2:	9805      	ldr	r0, [sp, #20]
 8007be4:	f7ff fe82 	bl	80078ec <_printf_common>
 8007be8:	1c43      	adds	r3, r0, #1
 8007bea:	d1b3      	bne.n	8007b54 <_printf_i+0x18c>
 8007bec:	2001      	movs	r0, #1
 8007bee:	4240      	negs	r0, r0
 8007bf0:	b00b      	add	sp, #44	; 0x2c
 8007bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bf4:	08009312 	.word	0x08009312
 8007bf8:	08009301 	.word	0x08009301

08007bfc <_sbrk_r>:
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	b570      	push	{r4, r5, r6, lr}
 8007c00:	4c06      	ldr	r4, [pc, #24]	; (8007c1c <_sbrk_r+0x20>)
 8007c02:	0005      	movs	r5, r0
 8007c04:	0008      	movs	r0, r1
 8007c06:	6023      	str	r3, [r4, #0]
 8007c08:	f000 f8a2 	bl	8007d50 <_sbrk>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d103      	bne.n	8007c18 <_sbrk_r+0x1c>
 8007c10:	6823      	ldr	r3, [r4, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d000      	beq.n	8007c18 <_sbrk_r+0x1c>
 8007c16:	602b      	str	r3, [r5, #0]
 8007c18:	bd70      	pop	{r4, r5, r6, pc}
 8007c1a:	46c0      	nop			; (mov r8, r8)
 8007c1c:	20002858 	.word	0x20002858

08007c20 <memchr>:
 8007c20:	b2c9      	uxtb	r1, r1
 8007c22:	1882      	adds	r2, r0, r2
 8007c24:	4290      	cmp	r0, r2
 8007c26:	d101      	bne.n	8007c2c <memchr+0xc>
 8007c28:	2000      	movs	r0, #0
 8007c2a:	4770      	bx	lr
 8007c2c:	7803      	ldrb	r3, [r0, #0]
 8007c2e:	428b      	cmp	r3, r1
 8007c30:	d0fb      	beq.n	8007c2a <memchr+0xa>
 8007c32:	3001      	adds	r0, #1
 8007c34:	e7f6      	b.n	8007c24 <memchr+0x4>

08007c36 <memmove>:
 8007c36:	b510      	push	{r4, lr}
 8007c38:	4288      	cmp	r0, r1
 8007c3a:	d902      	bls.n	8007c42 <memmove+0xc>
 8007c3c:	188b      	adds	r3, r1, r2
 8007c3e:	4298      	cmp	r0, r3
 8007c40:	d308      	bcc.n	8007c54 <memmove+0x1e>
 8007c42:	2300      	movs	r3, #0
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d007      	beq.n	8007c58 <memmove+0x22>
 8007c48:	5ccc      	ldrb	r4, [r1, r3]
 8007c4a:	54c4      	strb	r4, [r0, r3]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	e7f9      	b.n	8007c44 <memmove+0xe>
 8007c50:	5c8b      	ldrb	r3, [r1, r2]
 8007c52:	5483      	strb	r3, [r0, r2]
 8007c54:	3a01      	subs	r2, #1
 8007c56:	d2fb      	bcs.n	8007c50 <memmove+0x1a>
 8007c58:	bd10      	pop	{r4, pc}

08007c5a <__malloc_lock>:
 8007c5a:	4770      	bx	lr

08007c5c <__malloc_unlock>:
 8007c5c:	4770      	bx	lr
	...

08007c60 <_free_r>:
 8007c60:	b570      	push	{r4, r5, r6, lr}
 8007c62:	0005      	movs	r5, r0
 8007c64:	2900      	cmp	r1, #0
 8007c66:	d010      	beq.n	8007c8a <_free_r+0x2a>
 8007c68:	1f0c      	subs	r4, r1, #4
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	da00      	bge.n	8007c72 <_free_r+0x12>
 8007c70:	18e4      	adds	r4, r4, r3
 8007c72:	0028      	movs	r0, r5
 8007c74:	f7ff fff1 	bl	8007c5a <__malloc_lock>
 8007c78:	4a1d      	ldr	r2, [pc, #116]	; (8007cf0 <_free_r+0x90>)
 8007c7a:	6813      	ldr	r3, [r2, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d105      	bne.n	8007c8c <_free_r+0x2c>
 8007c80:	6063      	str	r3, [r4, #4]
 8007c82:	6014      	str	r4, [r2, #0]
 8007c84:	0028      	movs	r0, r5
 8007c86:	f7ff ffe9 	bl	8007c5c <__malloc_unlock>
 8007c8a:	bd70      	pop	{r4, r5, r6, pc}
 8007c8c:	42a3      	cmp	r3, r4
 8007c8e:	d909      	bls.n	8007ca4 <_free_r+0x44>
 8007c90:	6821      	ldr	r1, [r4, #0]
 8007c92:	1860      	adds	r0, r4, r1
 8007c94:	4283      	cmp	r3, r0
 8007c96:	d1f3      	bne.n	8007c80 <_free_r+0x20>
 8007c98:	6818      	ldr	r0, [r3, #0]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	1841      	adds	r1, r0, r1
 8007c9e:	6021      	str	r1, [r4, #0]
 8007ca0:	e7ee      	b.n	8007c80 <_free_r+0x20>
 8007ca2:	0013      	movs	r3, r2
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	2a00      	cmp	r2, #0
 8007ca8:	d001      	beq.n	8007cae <_free_r+0x4e>
 8007caa:	42a2      	cmp	r2, r4
 8007cac:	d9f9      	bls.n	8007ca2 <_free_r+0x42>
 8007cae:	6819      	ldr	r1, [r3, #0]
 8007cb0:	1858      	adds	r0, r3, r1
 8007cb2:	42a0      	cmp	r0, r4
 8007cb4:	d10b      	bne.n	8007cce <_free_r+0x6e>
 8007cb6:	6820      	ldr	r0, [r4, #0]
 8007cb8:	1809      	adds	r1, r1, r0
 8007cba:	1858      	adds	r0, r3, r1
 8007cbc:	6019      	str	r1, [r3, #0]
 8007cbe:	4282      	cmp	r2, r0
 8007cc0:	d1e0      	bne.n	8007c84 <_free_r+0x24>
 8007cc2:	6810      	ldr	r0, [r2, #0]
 8007cc4:	6852      	ldr	r2, [r2, #4]
 8007cc6:	1841      	adds	r1, r0, r1
 8007cc8:	6019      	str	r1, [r3, #0]
 8007cca:	605a      	str	r2, [r3, #4]
 8007ccc:	e7da      	b.n	8007c84 <_free_r+0x24>
 8007cce:	42a0      	cmp	r0, r4
 8007cd0:	d902      	bls.n	8007cd8 <_free_r+0x78>
 8007cd2:	230c      	movs	r3, #12
 8007cd4:	602b      	str	r3, [r5, #0]
 8007cd6:	e7d5      	b.n	8007c84 <_free_r+0x24>
 8007cd8:	6821      	ldr	r1, [r4, #0]
 8007cda:	1860      	adds	r0, r4, r1
 8007cdc:	4282      	cmp	r2, r0
 8007cde:	d103      	bne.n	8007ce8 <_free_r+0x88>
 8007ce0:	6810      	ldr	r0, [r2, #0]
 8007ce2:	6852      	ldr	r2, [r2, #4]
 8007ce4:	1841      	adds	r1, r0, r1
 8007ce6:	6021      	str	r1, [r4, #0]
 8007ce8:	6062      	str	r2, [r4, #4]
 8007cea:	605c      	str	r4, [r3, #4]
 8007cec:	e7ca      	b.n	8007c84 <_free_r+0x24>
 8007cee:	46c0      	nop			; (mov r8, r8)
 8007cf0:	20002360 	.word	0x20002360

08007cf4 <_realloc_r>:
 8007cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf6:	0007      	movs	r7, r0
 8007cf8:	000d      	movs	r5, r1
 8007cfa:	0016      	movs	r6, r2
 8007cfc:	2900      	cmp	r1, #0
 8007cfe:	d105      	bne.n	8007d0c <_realloc_r+0x18>
 8007d00:	0011      	movs	r1, r2
 8007d02:	f7ff fc2f 	bl	8007564 <_malloc_r>
 8007d06:	0004      	movs	r4, r0
 8007d08:	0020      	movs	r0, r4
 8007d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d0c:	2a00      	cmp	r2, #0
 8007d0e:	d103      	bne.n	8007d18 <_realloc_r+0x24>
 8007d10:	f7ff ffa6 	bl	8007c60 <_free_r>
 8007d14:	0034      	movs	r4, r6
 8007d16:	e7f7      	b.n	8007d08 <_realloc_r+0x14>
 8007d18:	f000 f812 	bl	8007d40 <_malloc_usable_size_r>
 8007d1c:	002c      	movs	r4, r5
 8007d1e:	4286      	cmp	r6, r0
 8007d20:	d9f2      	bls.n	8007d08 <_realloc_r+0x14>
 8007d22:	0031      	movs	r1, r6
 8007d24:	0038      	movs	r0, r7
 8007d26:	f7ff fc1d 	bl	8007564 <_malloc_r>
 8007d2a:	1e04      	subs	r4, r0, #0
 8007d2c:	d0ec      	beq.n	8007d08 <_realloc_r+0x14>
 8007d2e:	0029      	movs	r1, r5
 8007d30:	0032      	movs	r2, r6
 8007d32:	f7ff fbdb 	bl	80074ec <memcpy>
 8007d36:	0029      	movs	r1, r5
 8007d38:	0038      	movs	r0, r7
 8007d3a:	f7ff ff91 	bl	8007c60 <_free_r>
 8007d3e:	e7e3      	b.n	8007d08 <_realloc_r+0x14>

08007d40 <_malloc_usable_size_r>:
 8007d40:	1f0b      	subs	r3, r1, #4
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	1f18      	subs	r0, r3, #4
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	da01      	bge.n	8007d4e <_malloc_usable_size_r+0xe>
 8007d4a:	580b      	ldr	r3, [r1, r0]
 8007d4c:	18c0      	adds	r0, r0, r3
 8007d4e:	4770      	bx	lr

08007d50 <_sbrk>:
 8007d50:	4b05      	ldr	r3, [pc, #20]	; (8007d68 <_sbrk+0x18>)
 8007d52:	0002      	movs	r2, r0
 8007d54:	6819      	ldr	r1, [r3, #0]
 8007d56:	2900      	cmp	r1, #0
 8007d58:	d101      	bne.n	8007d5e <_sbrk+0xe>
 8007d5a:	4904      	ldr	r1, [pc, #16]	; (8007d6c <_sbrk+0x1c>)
 8007d5c:	6019      	str	r1, [r3, #0]
 8007d5e:	6818      	ldr	r0, [r3, #0]
 8007d60:	1882      	adds	r2, r0, r2
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	4770      	bx	lr
 8007d66:	46c0      	nop			; (mov r8, r8)
 8007d68:	20002368 	.word	0x20002368
 8007d6c:	2000285c 	.word	0x2000285c

08007d70 <_init>:
 8007d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d72:	46c0      	nop			; (mov r8, r8)
 8007d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d76:	bc08      	pop	{r3}
 8007d78:	469e      	mov	lr, r3
 8007d7a:	4770      	bx	lr

08007d7c <_fini>:
 8007d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d7e:	46c0      	nop			; (mov r8, r8)
 8007d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d82:	bc08      	pop	{r3}
 8007d84:	469e      	mov	lr, r3
 8007d86:	4770      	bx	lr
