Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  9 13:41:02 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cronometro_on_board_timing_summary_routed.rpt -pb Cronometro_on_board_timing_summary_routed.pb -rpx Cronometro_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : Cronometro_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.276        0.000                      0                  210        0.173        0.000                      0                  210        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.276        0.000                      0                  210        0.173        0.000                      0                  210        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/minutes_counter/Ty_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.606ns (27.048%)  route 1.634ns (72.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/seconds_counter/count
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.150     6.733 r  cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.832     7.565    cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X1Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.605    10.028    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X1Y93          FDRE (Setup_fdre_C_CE)      -0.410     9.841    cron/minutes_counter/Ty_reg[1]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/minutes_counter/Ty_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.606ns (27.048%)  route 1.634ns (72.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/seconds_counter/count
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.150     6.733 r  cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.832     7.565    cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X1Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.605    10.028    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X1Y93          FDRE (Setup_fdre_C_CE)      -0.410     9.841    cron/minutes_counter/Ty_reg[3]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/minutes_counter/Ty_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.606ns (29.544%)  route 1.445ns (70.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/seconds_counter/count
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.150     6.733 r  cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.643     7.376    cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.605    10.028    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.410     9.841    cron/minutes_counter/Ty_reg[0]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/minutes_counter/Ty_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.606ns (29.544%)  route 1.445ns (70.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/seconds_counter/count
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.150     6.733 r  cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.643     7.376    cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.605    10.028    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.410     9.841    cron/minutes_counter/Ty_reg[4]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/minutes_counter/Ty_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.606ns (29.544%)  route 1.445ns (70.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/seconds_counter/count
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.150     6.733 r  cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.643     7.376    cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.605    10.028    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.410     9.841    cron/minutes_counter/Ty_reg[5]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/minutes_counter/Ty_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.606ns (31.147%)  route 1.340ns (68.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/seconds_counter/count
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.150     6.733 r  cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.538     7.270    cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X4Y92          FDRE                                         r  cron/minutes_counter/Ty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.602    10.025    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  cron/minutes_counter/Ty_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.410     9.855    cron/minutes_counter/Ty_reg[2]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/hours_counter/Ty_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.359%)  route 1.465ns (71.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/minutes_counter/count
    SLICE_X4Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.663     7.370    cron/hours_counter/E[0]
    SLICE_X5Y93          FDRE                                         r  cron/hours_counter/Ty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.603    10.026    cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  cron/hours_counter/Ty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.202    10.064    cron/hours_counter/Ty_reg[0]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/hours_counter/Ty_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.359%)  route 1.465ns (71.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/minutes_counter/count
    SLICE_X4Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.663     7.370    cron/hours_counter/E[0]
    SLICE_X5Y93          FDRE                                         r  cron/hours_counter/Ty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.603    10.026    cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  cron/hours_counter/Ty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.202    10.064    cron/hours_counter/Ty_reg[1]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/hours_counter/Ty_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.251%)  route 1.276ns (68.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/minutes_counter/count
    SLICE_X4Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.474     7.181    cron/hours_counter/E[0]
    SLICE_X4Y93          FDRE                                         r  cron/hours_counter/Ty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.603    10.026    cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron/hours_counter/Ty_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.202    10.064    cron/hours_counter/Ty_reg[2]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/hours_counter/Ty_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.251%)  route 1.276ns (68.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.722     5.325    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.802     6.583    cron/minutes_counter/count
    SLICE_X4Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.474     7.181    cron/hours_counter/E[0]
    SLICE_X4Y93          FDRE                                         r  cron/hours_counter/Ty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.603    10.026    cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron/hours_counter/Ty_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.302    
                         clock uncertainty           -0.035    10.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.202    10.064    cron/hours_counter/Ty_reg[3]
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  2.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cron/hours_counter/Ty_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/hours_counter/Ty_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.285ns  (logic 0.191ns (67.107%)  route 0.094ns (32.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 7.039 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.603     6.522    cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  cron/hours_counter/Ty_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.146     6.668 r  cron/hours_counter/Ty_reg[1]/Q
                         net (fo=8, routed)           0.094     6.762    cron/hours_counter/h_out[1]
    SLICE_X4Y93          LUT6 (Prop_lut6_I3_O)        0.045     6.807 r  cron/hours_counter/Ty[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.807    cron/hours_counter/p_1_in[2]
    SLICE_X4Y93          FDRE                                         r  cron/hours_counter/Ty_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.874     7.039    cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron/hours_counter/Ty_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.535    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.099     6.634    cron/hours_counter/Ty_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.807    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cron/time_base/count_for_division.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/time_base/clockfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.417%)  route 0.086ns (27.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    cron/time_base/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  cron/time_base/count_for_division.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  cron/time_base/count_for_division.counter_reg[0]/Q
                         net (fo=4, routed)           0.086     1.736    cron/time_base/counter[0]
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.099     1.835 r  cron/time_base/clockfx_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    cron/time_base/clockfx
    SLICE_X5Y90          FDRE                                         r  cron/time_base/clockfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.038    cron/time_base/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  cron/time_base/clockfx_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.092     1.613    cron/time_base/clockfx_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 racq/icu/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            racq/icu/load_h_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.229ns (66.730%)  route 0.114ns (33.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  racq/icu/FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.114     1.764    racq/icu/FSM_onehot_current_state_reg_n_0_[6]
    SLICE_X4Y91          LUT4 (Prop_lut4_I2_O)        0.101     1.865 r  racq/icu/load_h_i_1/O
                         net (fo=1, routed)           0.000     1.865    racq/icu/load_h_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  racq/icu/load_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.038    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/load_h_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.107     1.628    racq/icu/load_h_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 racq/icu/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            racq/icu/load_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.184ns (53.228%)  route 0.162ns (46.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  racq/icu/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.162     1.824    racq/icu/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.043     1.867 r  racq/icu/load_s_i_1/O
                         net (fo=1, routed)           0.000     1.867    racq/icu/load_s_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  racq/icu/load_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.038    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/load_s_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.107     1.628    racq/icu/load_s_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cron/minutes_counter/Ty_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/minutes_counter/Ty_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.253%)  route 0.155ns (44.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.604     6.523    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  cron/minutes_counter/Ty_reg[0]/Q
                         net (fo=8, routed)           0.155     6.824    cron/minutes_counter/m_out[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.045     6.869 r  cron/minutes_counter/Ty[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.869    cron/minutes_counter/Ty[0]_i_1__0_n_0
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.877     7.042    cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  cron/minutes_counter/Ty_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.518     6.523    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.099     6.622    cron/minutes_counter/Ty_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.622    
                         arrival time                           6.869    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 racq/icu/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            racq/icu/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.437%)  route 0.114ns (33.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  racq/icu/FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.114     1.764    racq/icu/FSM_onehot_current_state_reg_n_0_[6]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.098     1.862 r  racq/icu/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    racq/icu/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.038    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.091     1.612    racq/icu/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 cron/seconds_counter/Ty_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/seconds_counter/Ty_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.191ns (49.373%)  route 0.196ns (50.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 7.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.603     6.522    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  cron/seconds_counter/Ty_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.146     6.668 r  cron/seconds_counter/Ty_reg[0]/Q
                         net (fo=8, routed)           0.196     6.864    cron/seconds_counter/s_out[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.045     6.909 r  cron/seconds_counter/Ty[1]_i_1/O
                         net (fo=1, routed)           0.000     6.909    cron/seconds_counter/Ty[1]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  cron/seconds_counter/Ty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     7.038    cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cron/seconds_counter/Ty_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.558    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.098     6.656    cron/seconds_counter/Ty_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.656    
                         arrival time                           6.909    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 racq/icu/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            racq/icu/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  racq/icu/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.162     1.824    racq/icu/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  racq/icu/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    racq/icu/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.038    racq/icu/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092     1.613    racq/icu/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 OM/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OM/display/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    OM/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  OM/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  OM/display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          0.168     1.831    OM/display/counter_instance/c_reg[0]_0
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  OM/display/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    OM/display/counter_instance/c[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  OM/display/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.875     2.040    OM/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  OM/display/counter_instance/c_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.612    OM/display/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 racq/icu/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            racq/icu/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    racq/icu/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  racq/icu/FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.170     1.833    racq/icu/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X5Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  racq/icu/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    racq/icu/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.038    racq/icu/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  racq/icu/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092     1.613    racq/icu/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     OM/display/clk_divider_instance/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y84     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     OM/display/clk_divider_instance/clockfx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     OM/display/clk_divider_instance/clockfx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     OM/display/clk_divider_instance/clockfx_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     OM/display/clk_divider_instance/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C



