# ğŸ” Sequence Detector (1001) using Mealy FSM â€“ Verilog HDL

## ğŸ“˜ Project Overview
This project implements a **Mealy-type Finite State Machine (FSM)** to detect
the binary sequence **1001** in a serial input stream.
The design is written in **Verilog HDL** and is fully synthesizable for FPGA implementation.

The output is asserted **immediately when the sequence is detected**, making
this a **Mealy FSM**.

---

## âš™ï¸ Features
- Detects binary sequence **1001**
- Mealy FSM implementation
- Overlapping sequence detection supported
- Asynchronous reset
- FPGA synthesizable
- Clean and modular Verilog design

---

## ğŸ§  FSM Description

### ğŸ”¹ States
| State | Meaning |
|------|--------|
| `s0` | Initial state / No match |
| `s1` | Detected `1` |
| `s2` | Detected `10` |
| `s3` | Detected `100` |

---

### ğŸ”¹ State Transitions
- `s0` â†’ `s1` on input `1`
- `s1` â†’ `s2` on input `0`
- `s2` â†’ `s3` on input `0`
- `s3` â†’ Output `1` on input `1` (sequence detected)

Overlapping detection is supported by transitioning back to `s1`.

## ğŸ“Š Simulation Waveform

The waveform below shows the detection of the sequence **1001**.
The output `out` goes HIGH when the final `1` is received.

![Sequence Detector 1001 Waveform](Waveform.png)




