/*
* __regs_ap_dwc_usb3_sspx1_hspx1_ns.h
*
* Copyright (c) 2018 Semidrive Semiconductor.
* All rights reserved.
*
* Description: synopsys usb registers header file
*
* Revision History:
* -----------------
* 011, 3/8/2019 chenqing create this file
*/

#ifndef _AP_APB_DWC_USB3_SSPX1_HSPX1_NS_REG_H
#define _AP_APB_DWC_USB3_SSPX1_HSPX1_NS_REG_H
//--------------------------------------------------------------------------
// IP Ref Info     : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS
// RTL version     :
//--------------------------------------------------------------------------
//--------------------------------------------------------------------------
// Address Block Name : DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP
// Description        :
//--------------------------------------------------------------------------
#define DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR 0x0
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_LO_DATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_IDCODE_HI_DATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_8    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_7    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_RESERVED_15_7_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_DTB_SEL_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_DTB_SEL_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_TX_VREF_SEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_TX_VREF_SEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_TX_VREF_SEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_TX_VREF_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_DEBUG_TX_VREF_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xc)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_VALUE_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_TYPE_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_TYPE_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_SET_VAL    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_MAN_TUNE    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_DEBUG_FLIP_COMP    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x10)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_RTUNE_STAT_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x14)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_REF_SEL_DIV_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_REF_SEL_DIV_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_REF_SEL_DIV_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_PH_SEL    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_ZERO_FREQ    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_8    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_7    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_6    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_5    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_4    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_3    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_VAL_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_DTHR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_PHASE_DTHR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x18)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_OVRD    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_PK_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_PK_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_PK_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_PK_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_PK_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_PK_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_PK_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_CNT_INIT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_CNT_INIT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_CNT_INIT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_CNT_INIT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_CNT_INIT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_CNT_INIT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SS_FREQ_FREQ_CNT_INIT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE
// Register Offset : 0x1c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_RESERVED_15_11_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_RESERVED_15_11_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_RESERVED_15_11_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_RESERVED_15_11_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_RESERVED_15_11_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_VAL_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_VAL_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_VAL_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_VAL_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_VAL_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_VAL_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_VAL_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_DTHR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_DTHR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_DTHR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_SS_PHASE_DTHR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL
// Register Offset : 0x20
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x20)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_14    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_13    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_12    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_11    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_10    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_9    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_8    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_7    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_6    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_5    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_4    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_RESERVED_15_1_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_CNT_CTL_VAR_CNT_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL
// Register Offset : 0x24
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x24)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_ACCESS_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS
// Register Offset : 0x28
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x28)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_DATA_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_DATA_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_DATA_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_CR_PARA_ALU_FLAGS_DATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD
// Register Offset : 0x40
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x40)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_12    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_11    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_10    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_9    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_RESERVED_15_3_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_ATEOVRD_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_REF_USB2_EN    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_REF_CLKDIV2    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO
// Register Offset : 0x44
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x44)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_RES_ACK_IN_OVRD    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_RES_ACK_IN    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_RES_REQ_IN_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_RES_REQ_IN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_RTUNE_REQ_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_RTUNE_REQ    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_6    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_5    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_4    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_3    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_EN_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_LO_MPLL_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI
// Register Offset : 0x48
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x48)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_TX_VBOOST_LVL_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_TX_VBOOST_LVL_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_TX_VBOOST_LVL_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_REFSSC_CLK_EN_OVRD    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_REFSSC_CLK_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_RST    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_FSEL_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_FSEL_2    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_FSEL_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_FSEL_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_WORD_CLK_EN_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_WORD_CLK_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_DWORD_CLK_EN_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_DWORD_CLK_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_QWORD_CLK_EN_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_OVRD_IN_HI_MPLL_QWORD_CLK_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN
// Register Offset : 0x4c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x4c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_OVRD_IN_EN    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_EN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_RANGE_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_RANGE_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_RANGE_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN
// Register Offset : 0x50
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x50)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_RESERVED_15_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_RESERVED_15_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_RESERVED_15_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_RESERVED_15_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_INVERT    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_INIT    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_HIGHZ    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_CLAMP    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_EXTEST_AC    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_EXTEST    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_PRELOAD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_UPDATE_DR    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_CAPTURE_DR    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_SHIFT_DR    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_OVRD_IN_IN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN
// Register Offset : 0x54
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x54)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_BIAS_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_BIAS_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_BIAS_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_MPLL_HALF_RATE_OVRD    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_MPLL_HALF_RATE    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LEVEL_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_LEVEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_LEVEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_LEVEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_LEVEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_OVRD_IN_LOS_LEVEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT
// Register Offset : 0x58
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x58)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_MPLL_STATE_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_MPLL_STATE    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_BS_OUT_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_BS_OUT    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RTUNE_ACK_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RTUNE_ACK    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RES_REQ_OUT_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RES_REQ_OUT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RES_ACK_OUT_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_OVRD_OUT_RES_ACK_OUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN
// Register Offset : 0x5c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x5c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_REFSSC_CLK_EN    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_WORD_CLK_EN    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_DWORD_CLK_EN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_QWORD_CLK_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_RES_ACK_IN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_RES_REQ_IN    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_RTUNE_REQ    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_6    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_5    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_4    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_MPLL_ASIC_IN_MPLL_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN
// Register Offset : 0x60
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x60)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_TX_VBOOST_LVL_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_TX_VBOOST_LVL_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_TX_VBOOST_LVL_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_INVERT    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_INIT    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_HIGHZ    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_CLAMP    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_EXTEST_AC    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_EXTEST    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_PRELOAD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_UPDATE_DR    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_CAPTURE_DR    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_SHIFT_DR    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_BS_ASIC_IN_IN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN
// Register Offset : 0x64
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x64)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_BIAS_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_BIAS_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_BIAS_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_MPLL_HALF_RATE    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_VREG_BYPASS    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_LEVEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_LEVEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_LEVEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_LEVEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_LEVEL_ASIC_IN_LOS_LEVEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN
// Register Offset : 0x68
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x68)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SS_EN    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_RANGE_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_RANGE_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_RANGE_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_FSEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_FSEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SSC_ASIC_IN_FSEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT
// Register Offset : 0x6c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x6c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_MPLL_STATE    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_BS_OUT    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RTUNE_ACK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RES_REQ_OUT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SUP_ASIC_OUT_RES_ACK_OUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS
// Register Offset : 0x70
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x70)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_DTB_OUT_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_DTB_OUT_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_REF_SSP_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_REF_USE_PAD    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_PHY_RESET_IN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_REF_CLKDIV2_IN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_REF_USB2_EN_IN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_ATEOVRD_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_REF_CLKDIV2_OUT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_ATEOVRD_STATUS_REF_USB2_EN_OUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN
// Register Offset : 0x74
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x74)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_HSP_PLL_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_HSP_PLL_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_HSP_BIAS_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_OVRD_IN_HSP_BIAS_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN
// Register Offset : 0x78
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x78)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_REF_USE_XO    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_REF_XO_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_HSP_PLL_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_HSP_ASIC_IN_HSP_BIAS_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES
// Register Offset : 0x80
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_LANE_SELECT_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_LANE_SELECT_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_MASK_SATURATION_MODE    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_MASK_EN    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_ENABLES_XOR_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES
// Register Offset : 0x84
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x84)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_SAMPLES_SAMPLES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT
// Register Offset : 0x88
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x88)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_COUNT_COUNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL
// Register Offset : 0x8c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_13    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_12    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_11    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_10    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_9    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_8    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_7    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_6    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_RESERVED_15_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_MASK_START    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_CTL_MASK_SATURATION    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000
// Register Offset : 0x90
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x90)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_000_MASK_VAL_000_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001
// Register Offset : 0x94
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x94)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_001_MASK_VAL_001_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010
// Register Offset : 0x98
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x98)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_010_MASK_VAL_010_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011
// Register Offset : 0x9c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_011_MASK_VAL_011_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100
// Register Offset : 0xa0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_100_MASK_VAL_100_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101
// Register Offset : 0xa4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_101_MASK_VAL_101_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110
// Register Offset : 0xa8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_110_MASK_VAL_110_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111
// Register Offset : 0xac
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xac)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_DIG_SCOPE_MASK_111_MASK_VAL_111_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL
// Register Offset : 0xc0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xc0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_PROP_CNTRL_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_PROP_CNTRL_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_PROP_CNTRL_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_PROP_CNTRL_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_INT_CNTRL_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_INT_CNTRL_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_GD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_LOOP_CTL_VMB    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1
// Register Offset : 0xc4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xc4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_VPSF    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_VREF    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_VCNTRL    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_GD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_IVCO    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_VP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_VP_CP    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS1_VREG_MPLL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2
// Register Offset : 0xc8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xc8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_IVCO_FILT    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_VDCC_M    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_VDCC_P    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_ATB_SENSE_SEL    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_MEAS_TEMP    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_FRC_MPMIX_VPMIX    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_EN_MPMIX_VPMIX    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_ATB_MEAS2_VDCC_IO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD
// Register Offset : 0xcc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xcc)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_PWRON_LCL    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_EN_PWRON_LCL    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_GS_LCL    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_EN_GS_LCL    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_RST_LCL    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_EN_RST_LCL    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_PMIX_CLK_SEL_LCL    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_MPLL_OVRD_EN_PMIX_CLK_SEL_LCL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL
// Register Offset : 0xd0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xd0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RT_PWRON_FRC_ON    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_X4_FRC_OFF    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RT_DAC_MODE_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RT_DAC_MODE_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RT_DAC_CHOP    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RT_ATB    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RT_SEL_ATBP    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_RTUNE_RTUNE_CTRL_RT_SEL_ATBF    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL
// Register Offset : 0xd4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xd4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ASM_GD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ASP_VP    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ASP_VBG    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ASP_VPHREG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ATEST_AFM    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ATEST_AFP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ATEST_ASM    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_ATB_SWITCHYARD_CTRL_ATEST_ASP    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL
// Register Offset : 0xd8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xd8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_NC    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0
// Register Offset : 0xdc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xdc)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_NUM_OVERRIDE    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_GATE_PMIX_BITS_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_GATE_PMIX_BITS_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_GATE_PMIX_BITS_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_HALF_CLK_EN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_UCLK_EN_N    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_EN_HSPPMIX_VPMIX    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL0_EN_HSPPMIX_FRC_VPMIX    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1
// Register Offset : 0xe0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xe0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUP_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO
// Register Offset : 0x1000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1000)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_LANE_IF_WIDTH_OVRD    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_LANE_IF_WIDTH    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_DETECT_RX_REQ_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_DETECT_RX_REQ    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_BEACON_EN_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_BEACON_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_CM_EN_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_CM_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_EN_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_DATA_EN_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_DATA_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_INVERT_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_INVERT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_TX_LOOPBK_EN_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_LO_LOOPBK_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI
// Register Offset : 0x1004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1004)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_VBOOST_EN_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_VBOOST_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_RESET_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_RESET    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_NYQUIST_DATA    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_CLK_OUT_EN_OVRD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_CLK_OUT_EN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_RATE_OVRD    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_IN_HI_TX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO
// Register Offset : 0x1008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1008)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_EN    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_PREEMPH_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_PREEMPH_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_PREEMPH_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_PREEMPH_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_PREEMPH_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_PREEMPH_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_PREEMPH_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_AMPLITUDE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_AMPLITUDE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_AMPLITUDE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_AMPLITUDE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_AMPLITUDE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_AMPLITUDE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_LO_AMPLITUDE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI
// Register Offset : 0x100c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x100c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_9    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_8    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_7    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_6    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_5    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_4    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_3    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_2    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT
// Register Offset : 0x1010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1010)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_TX_STATE_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_TX_STATE    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_TX_CM_STATE_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_TX_CM_STATE    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_TX_DETECT_RX_ACK_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_TX_DETECT_RX_ACK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_DETECT_RX_RES_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_OVRD_OUT_DETECT_RX_RES    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO
// Register Offset : 0x1014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1014)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_LOS_EN_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_LOS_EN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_TERM_EN_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_TERM_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_BIT_SHIFT_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_BIT_SHIFT    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_ALIGN_EN_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_ALIGN_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_DATA_EN_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_DATA_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_PLL_EN_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_PLL_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_INVERT_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_LO_RX_INVERT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI
// Register Offset : 0x1018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1018)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_RESET_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_RESET    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_EQ_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_EQ_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_EQ_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_EQ_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_EQ_EN_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_EQ_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_LOS_FILTER_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_LOS_FILTER_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_LOS_FILTER_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_RATE_OVRD    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_IN_HI_RX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT
// Register Offset : 0x101c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x101c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_8    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_7    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_RESERVED_15_7_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_ZERO_DATA    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_LOS_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_LOS    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_PLL_STATE_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_PLL_STATE    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_VALID_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_OVRD_OUT_VALID    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN
// Register Offset : 0x1020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1020)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_LANE_IF_WIDTH    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_DATA_EN_S    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_TX_VBOOST_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_TX_CLK_OUT_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_DETECT_RX_REQ    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_BEACON_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_CM_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_TX_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_DATA_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_TX_RESET    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_INVERT    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_LOOPBK_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_TX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_IN_TX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO
// Register Offset : 0x1024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1024)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_PREEMPH_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_PREEMPH_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_PREEMPH_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_PREEMPH_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_PREEMPH_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_PREEMPH_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_PREEMPH_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_AMPLITUDE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_AMPLITUDE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_AMPLITUDE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_AMPLITUDE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_AMPLITUDE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_AMPLITUDE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_LO_AMPLITUDE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI
// Register Offset : 0x1028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1028)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT
// Register Offset : 0x102c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x102c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_STATE    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_CM_STATE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_DETECT_RX_ACK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_ASIC_OUT_DETECT_RX_RES    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN
// Register Offset : 0x1030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1030)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_RX_EQ_EN    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_RX_EQ_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_RX_EQ_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_RX_EQ_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_LOS_FILTER_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_LOS_FILTER_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_LOS_EN    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_TERM_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_CLK_SHIFT    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_ALIGN_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_DATA_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_PLL_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_RX_RESET    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_INVERT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_RX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_IN_RX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT
// Register Offset : 0x1034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1034)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_12    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_11    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_10    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_9    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_RESERVED_15_3_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_LOS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_PLL_STATE    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_ASIC_OUT_VALID    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG
// Register Offset : 0x1040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1040)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RESERVED_15_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RESERVED_15_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RESERVED_15_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_KEEP_TX_REFGEN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_RXDET_MEAS_TIME_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_DETECT_RX_ALWAYS    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_DTB_SEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_DTB_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_DEBUG_DTB_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD
// Register Offset : 0x1044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1044)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0
// Register Offset : 0x1048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1048)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_SHIFT_OUT    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_DONE    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1
// Register Offset : 0x104c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x104c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_FIXED_DONE    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_TRA_DONE    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN
// Register Offset : 0x1050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1050)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_LOAD    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_CLK    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_DATA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL
// Register Offset : 0x1054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1054)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_PAT0_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_TRIGGER_ERR    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_MODE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_MODE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_MODE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_TX_LBERT_CTL_MODE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL
// Register Offset : 0x1058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1058)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_SYNC    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_MODE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_MODE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_MODE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_CTL_MODE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR
// Register Offset : 0x105c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x105c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_OV14    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_LBERT_ERR_COUNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL
// Register Offset : 0x1060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1060)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_RX_VALID_CTL_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_RX_VALID_CTL_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_DELAY_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_MODE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_MODE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_CTL_MODE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE
// Register Offset : 0x1064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1064)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_BASE_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_BASE_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_BASE_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_BASE_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_BASE_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SCOPE_DELAY_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SCOPE_DELAY_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SCOPE_SEL    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_UPDATE    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ
// Register Offset : 0x1068
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1068)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_RESERVED_15_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_RESERVED_15_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_RESERVED_15_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_11    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_10    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_9    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_8    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_7    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_6    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_5    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_4    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_VAL_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_DPLL_FREQ_DTHR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL
// Register Offset : 0x106c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x106c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_DTB_SEL_3    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_DTB_SEL_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_DTB_SEL_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_DTB_SEL_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_ALWAYS_REALIGN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_FAST_START    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_FRUG_VALUE_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_FRUG_VALUE_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_PHUG_VALUE_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_PHUG_VALUE_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_OVRD_DPLL_GAIN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_PHDET_POL    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_PHDET_EDGE_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_PHDET_EDGE_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_PHDET_EN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CTL_PHDET_EN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG
// Register Offset : 0x1070
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1070)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_EQ_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_EQ_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_EQ_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_RX_EQ_CTR_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_RX_EQ_CTR_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_RX_EQ_CTR_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_RX_ANA_EQ_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_RX_ANA_EQ_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_RX_ANA_EQ_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_VALID    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_EN_ADAP    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_EN_EQ    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_ALIGNED    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_RX_VALID    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_TIMEOUT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD
// Register Offset : 0x1074
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1074)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_POLARITY    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC
// Register Offset : 0x1078
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1078)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_RX_EQ_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_RX_EQ_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_RX_EQ_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM
// Register Offset : 0x107c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x107c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_ADAP_STATE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_ADAP_STATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_ADAP_FSM_ADAP_STATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0
// Register Offset : 0x1080
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1080)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_ATB    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_MARG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_ATB_RM_F    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_ATB_RM_S    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_ATB_RP_F    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_ATB_RP_S    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_ATB_VOS    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB0_EN_ATB_VOFF    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1
// Register Offset : 0x1084
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1084)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_4_3_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_4_3_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_EN_ATB_VLOS    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_EN_ATB_VRF    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_MEAS_GD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_MEAS_VP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_2_1_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_2_1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0
// Register Offset : 0x1088
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1088)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_CTL_RXPWRON    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_LCL_RXPWRON    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_CTL_EN_LOS    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_LCL_EN_LOS    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_CTL_RXCK    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_LCL_RXCK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_CTL_ACJT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR0_LCL_ACJT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE
// Register Offset : 0x108c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x108c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_PMIX_PHASE_PHASE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1
// Register Offset : 0x1090
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1090)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_CTL_PHASE_REG_RST    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_LCL_PHASE_REG_RST    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_CTL_BST    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_LCL_BST_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_LCL_BST_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_LCL_BST_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_CTL_RXTERM    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR1_LCL_RXTERM    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2
// Register Offset : 0x1094
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1094)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_EN_RXPMIX_TST    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_EN_RXPMIX_VPMIX    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_EN_RXPMIX_VRX    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RX_DCC_IQ_OFFSET_H_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_EN_RXPMIX_FRC_VPMIX_H    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RX_SCOPE_ATB_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RX_SCOPE_ATB_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_ENPWR2_RX_SCOPE_ATB_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC
// Register Offset : 0x1098
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1098)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_VDCC_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_VDCC_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_NC5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RX_SCOPE_SLEW    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RX_SCOPE_FDIV20    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RX_LOS_LFPS_EN_BIT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RX_DCC_IQ_OFFSET_EN_H    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_RX_SCOPE_VDCC_RX_LOS_LFPS_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL
// Register Offset : 0x10ac
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x10ac)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_PULL_DN_REG    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_PULL_UP_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_OVRD_PULL_UP    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_VCM_HOLD_REG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_OVRD_VCM_HOLD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_REFGEN_PWRDN_OVRD_N    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_NOCONN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TXDRV_CNTRL_NOCONN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL
// Register Offset : 0x10b0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x10b0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_SERIAL_EN_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_CLK_EN_REG    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_DATA_EN_REG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_REFGEN_EN_REG    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_TX_DIV_CLK_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_REFGEN_PDN_REG    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_POWER_CTL_LFPS_HIGH_PRIORITY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK
// Register Offset : 0x10b4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x10b4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_EN_ALT_BUS    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_DRV_SOURCE_REG_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_DRV_SOURCE_REG_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_JTAG_DATA_REG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_TX_RINGO_CNTRL_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_TX_RINGO_CNTRL_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_TX_RINGO_CNTRL_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_BLOCK_OVRD_ALT_BUS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK
// Register Offset : 0x10b8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x10b8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_OVRD_TX_LB    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_TX_LB_EN_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_ATB_VPTX    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_ATB_VREG_TX    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_ATB_VDCCP    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_ATB_VDCCM    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_NOCONN_01    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_ALT_AND_LOOPBACK_SELECT_PMIX_CLK    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG
// Register Offset : 0x10bc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x10bc)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_PBIAS    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_VCM_REP    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_RXDETREF    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_TXFP    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_TXFM    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_TXSP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_TXSM    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_ATB_REG_ATB_VCM    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST
// Register Offset : 0x10c0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x10c0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_OVRD_VBOOST_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_VBOOST_EN_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_VCON_EN_N    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_ATB_VBOOST    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_ATB_VCMBOOST    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_ATB_F_VBOOST_REF    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_OVRD_VREG_DECAP    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_ANA_TX_TX_BOOST_VREG_DECAP_EN_N_REG    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL
// Register Offset : 0x1100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1100)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_OVRD    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL
// Register Offset : 0x1104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1104)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_OVRD    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL
// Register Offset : 0x1108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x1108)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_OVRD    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANE0_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0
// Register Offset : 0x2000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2000)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_PLL_LOCK    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RX_SQUELCH    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_0_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1
// Register Offset : 0x2004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2004)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_VBUS_VALID_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_OTG_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_TX_VREF_VREG_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_1_SQRX_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2
// Register Offset : 0x2008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2008)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_COMP_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_BIAS_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_PLL_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_2_XO_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3
// Register Offset : 0x200c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x200c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_SHRTSER_SHORTDET    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_TXVALID    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_TXVALIDH    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_3_TXREADY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4
// Register Offset : 0x2010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2010)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RXACTIVE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RXVALID    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RXVALIDH    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_4_RXERROR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5
// Register Offset : 0x2014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2014)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_DATAOUT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_DATAOUT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_DATAOUT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_5_DATAOUT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6
// Register Offset : 0x2018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2018)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_6_TX_SLIVER_EN_CT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7
// Register Offset : 0x201c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x201c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_DATAIN_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_DATAIN_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_DATAIN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_7_DATAIN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8
// Register Offset : 0x2020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2020)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_DMINUS    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_DPLUS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_HSDATA    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_8_FSDATA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9
// Register Offset : 0x2024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2024)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_TX_SHORT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_BISTDONE    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_9_BISTERROR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10
// Register Offset : 0x2028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2028)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_10_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11
// Register Offset : 0x202c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x202c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_COMP_DIS_LATCH_ENB    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_COMP_DIS    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_11_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12
// Register Offset : 0x2030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2030)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_UNDEROVERDEBUG    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RECEIVE_START    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_12_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13
// Register Offset : 0x2034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2034)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_TAP_VAL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_TAP_VAL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_TAP_VAL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_13_TAP_VAL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14
// Register Offset : 0x2038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2038)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_14_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15
// Register Offset : 0x203c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x203c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_STAT_RO_15_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0
// Register Offset : 0x2040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2040)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_0_OVERRD_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1
// Register Offset : 0x2044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2044)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_OTG_PU_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_SQRX_PU_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_VBUS_VALID_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_OTG_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_TX_VREF_VREG_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_1_SQRX_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2
// Register Offset : 0x2048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2048)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_COMP_PU_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_BIAS_PU_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_PLL_PU_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_XO_PU_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_COMP_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_BIAS_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_PLL_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_2_XO_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3
// Register Offset : 0x204c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x204c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_XO_ALWAYS_ON    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_SERCLK_RX_ENB    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_3_SERCLK_TX_ENB    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4
// Register Offset : 0x2050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2050)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_LOOPBACKENB_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_VDPU_EN2_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_VDPU_EN1_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_LOOPBACKENB    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_RESERVED_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_VDPU_EN2    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_4_VDPU_EN1    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5
// Register Offset : 0x2054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2054)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_XO_CLK_DIV_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_XO_CLK_DIV_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_MSTR_OVERRD_BIT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_5_OVERRD_ADDR_4    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6
// Register Offset : 0x2058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2058)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_6_TX_SLIVER_EN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7
// Register Offset : 0x205c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x205c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_TX_LS_EN_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_TX_LS_EN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_7_PWR_SEQ_CLK_DIV_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8
// Register Offset : 0x2060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2060)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_BISTEN_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_HS_BIST_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_FS_BIST_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_LS_BIST_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_BISTEN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_HS_BIST    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_FS_BIST    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_8_LS_BIST    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9
// Register Offset : 0x2064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2064)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_INST_BIST_ERR_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_INST_BIST_ERR    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_PLL_LOCK_STS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_DM_PULLDOWN_EN    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_9_DP_PULLDOWN_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10
// Register Offset : 0x2068
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2068)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_FS_DATAOUT_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_FS_ASSERT_SE0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_FS_OUTPUT_ENB    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_10_FS_DATAOUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11
// Register Offset : 0x206c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x206c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RES_REQ_IN_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RES_REQ_IN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_INCR_TUNE_DIS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_COMP_SEL_ANALOG    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_11_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12
// Register Offset : 0x2070
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2070)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RES_ACK_OUT_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_PLL_RESET_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_RES_ACK_OUT    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_PLL_CLK_DIV_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_PLL_CLK_DIV_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_12_PLL_RESET    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13
// Register Offset : 0x2074
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2074)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_BIST_MODE_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_BIST_MODE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_TEST_PKT_RPT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_XO_CLK_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_13_XO_CLK_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14
// Register Offset : 0x2078
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x2078)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_SQUELCH_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_TAP_SEL_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_TAP_SHIFT_ENB    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_TAP_SHIFT_DIR    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_14_SQUELCH    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15
// Register Offset : 0x207c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x207c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_CLKUSABLE_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_PLL_LOCK_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESET_TM_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_CLKUSABLE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_SCALE_DOWN_MODE    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_PLL_LOCK    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORT0_OVRD_RW_15_RESET_TM    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO
// Register Offset : 0x8000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8000)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_LO_DATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI
// Register Offset : 0x8004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8004)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_IDCODE_HI_DATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG
// Register Offset : 0x8008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8008)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_8    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_7    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_RESERVED_15_7_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_DTB_SEL_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_DTB_SEL_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_TX_VREF_SEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_TX_VREF_SEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_TX_VREF_SEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_TX_VREF_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_DEBUG_TX_VREF_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG
// Register Offset : 0x800c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x800c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_VALUE_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_TYPE_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_TYPE_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_SET_VAL    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_MAN_TUNE    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_DEBUG_FLIP_COMP    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT
// Register Offset : 0x8010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8010)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_RTUNE_STAT_STAT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE
// Register Offset : 0x8014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8014)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_REF_SEL_DIV_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_REF_SEL_DIV_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_REF_SEL_DIV_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_PH_SEL    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_ZERO_FREQ    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_8    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_7    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_6    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_5    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_4    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_3    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_VAL_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_DTHR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_PHASE_DTHR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ
// Register Offset : 0x8018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8018)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_OVRD    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_PK_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_PK_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_PK_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_PK_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_PK_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_PK_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_PK_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_CNT_INIT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_CNT_INIT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_CNT_INIT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_CNT_INIT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_CNT_INIT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_CNT_INIT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SS_FREQ_FREQ_CNT_INIT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE
// Register Offset : 0x801c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x801c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_RESERVED_15_11_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_RESERVED_15_11_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_RESERVED_15_11_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_RESERVED_15_11_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_RESERVED_15_11_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_VAL_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_VAL_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_VAL_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_VAL_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_VAL_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_VAL_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_VAL_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_DTHR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_DTHR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_DTHR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_SS_PHASE_DTHR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL
// Register Offset : 0x8020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8020)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_14    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_13    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_12    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_11    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_10    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_9    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_8    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_7    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_6    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_5    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_4    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_RESERVED_15_1_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_CNT_CTL_VAR_CNT_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL
// Register Offset : 0x8024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8024)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_OPCODE_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_CTL_CR_PARA_ALU_ACCESS_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS
// Register Offset : 0x8028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8028)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_DATA_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_DATA_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_DATA_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_CR_PARA_ALU_FLAGS_DATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD
// Register Offset : 0x8040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8040)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_12    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_11    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_10    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_9    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_RESERVED_15_3_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_ATEOVRD_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_REF_USB2_EN    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_REF_CLKDIV2    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO
// Register Offset : 0x8044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8044)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_RES_ACK_IN_OVRD    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_RES_ACK_IN    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_RES_REQ_IN_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_RES_REQ_IN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_RTUNE_REQ_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_RTUNE_REQ    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_6    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_5    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_4    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_3    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_MULTIPLIER_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_EN_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_LO_MPLL_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI
// Register Offset : 0x8048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8048)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_TX_VBOOST_LVL_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_TX_VBOOST_LVL_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_TX_VBOOST_LVL_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_REFSSC_CLK_EN_OVRD    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_REFSSC_CLK_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_RST    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_FSEL_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_FSEL_2    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_FSEL_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_FSEL_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_WORD_CLK_EN_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_WORD_CLK_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_DWORD_CLK_EN_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_DWORD_CLK_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_QWORD_CLK_EN_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_OVRD_IN_HI_MPLL_QWORD_CLK_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN
// Register Offset : 0x804c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x804c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_OVRD_IN_EN    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_EN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_RANGE_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_RANGE_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_RANGE_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_OVRD_IN_SSC_REF_CLK_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN
// Register Offset : 0x8050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8050)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_RESERVED_15_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_RESERVED_15_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_RESERVED_15_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_RESERVED_15_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_INVERT    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_INIT    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_HIGHZ    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_CLAMP    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_EXTEST_AC    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_EXTEST    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_PRELOAD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_UPDATE_DR    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_CAPTURE_DR    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_SHIFT_DR    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_OVRD_IN_IN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN
// Register Offset : 0x8054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8054)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_BIAS_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_BIAS_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_BIAS_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_MPLL_HALF_RATE_OVRD    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_MPLL_HALF_RATE    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LEVEL_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_ACJT_LEVEL_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_LEVEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_LEVEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_LEVEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_LEVEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_OVRD_IN_LOS_LEVEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT
// Register Offset : 0x8058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8058)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_MPLL_STATE_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_MPLL_STATE    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_BS_OUT_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_BS_OUT    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RTUNE_ACK_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RTUNE_ACK    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RES_REQ_OUT_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RES_REQ_OUT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RES_ACK_OUT_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_OVRD_OUT_RES_ACK_OUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN
// Register Offset : 0x805c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x805c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_REFSSC_CLK_EN    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_WORD_CLK_EN    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_DWORD_CLK_EN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_QWORD_CLK_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_RES_ACK_IN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_RES_REQ_IN    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_RTUNE_REQ    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_6    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_5    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_4    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_MULTIPLIER_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_MPLL_ASIC_IN_MPLL_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN
// Register Offset : 0x8060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8060)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_TX_VBOOST_LVL_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_TX_VBOOST_LVL_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_TX_VBOOST_LVL_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_INVERT    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_INIT    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_HIGHZ    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_CLAMP    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_EXTEST_AC    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_EXTEST    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_PRELOAD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_UPDATE_DR    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_CAPTURE_DR    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_SHIFT_DR    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_BS_ASIC_IN_IN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN
// Register Offset : 0x8064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8064)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_BIAS_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_BIAS_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_BIAS_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_MPLL_HALF_RATE    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_VREG_BYPASS    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_ACJT_LEVEL_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_LEVEL_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_LEVEL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_LEVEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_LEVEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_LEVEL_ASIC_IN_LOS_LEVEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN
// Register Offset : 0x8068
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8068)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SS_EN    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_RANGE_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_RANGE_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_RANGE_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_SSC_REF_CLK_SEL_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_FSEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_FSEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SSC_ASIC_IN_FSEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT
// Register Offset : 0x806c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x806c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_MPLL_STATE    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_BS_OUT    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RTUNE_ACK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RES_REQ_OUT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SUP_ASIC_OUT_RES_ACK_OUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS
// Register Offset : 0x8070
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8070)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_DTB_OUT_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_DTB_OUT_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_REF_SSP_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_REF_USE_PAD    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_PHY_RESET_IN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_REF_CLKDIV2_IN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_REF_USB2_EN_IN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_ATEOVRD_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_REF_CLKDIV2_OUT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_ATEOVRD_STATUS_REF_USB2_EN_OUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN
// Register Offset : 0x8074
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8074)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_HSP_PLL_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_HSP_PLL_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_HSP_BIAS_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_OVRD_IN_HSP_BIAS_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN
// Register Offset : 0x8078
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8078)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_REF_USE_XO    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_REF_XO_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_HSP_PLL_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_HSP_ASIC_IN_HSP_BIAS_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES
// Register Offset : 0x8080
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8080)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_LANE_SELECT_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_LANE_SELECT_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_MASK_SATURATION_MODE    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_MASK_EN    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_ENABLES_XOR_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES
// Register Offset : 0x8084
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8084)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_SAMPLES_SAMPLES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT
// Register Offset : 0x8088
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8088)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_COUNT_COUNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL
// Register Offset : 0x808c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x808c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_13    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_12    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_11    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_10    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_9    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_8    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_7    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_6    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_RESERVED_15_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_MASK_START    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_CTL_MASK_SATURATION    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000
// Register Offset : 0x8090
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8090)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_000_MASK_VAL_000_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001
// Register Offset : 0x8094
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8094)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_001_MASK_VAL_001_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010
// Register Offset : 0x8098
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x8098)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_010_MASK_VAL_010_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011
// Register Offset : 0x809c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x809c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_011_MASK_VAL_011_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100
// Register Offset : 0x80a0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80a0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_100_MASK_VAL_100_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101
// Register Offset : 0x80a4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80a4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_101_MASK_VAL_101_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110
// Register Offset : 0x80a8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80a8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_110_MASK_VAL_110_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111
// Register Offset : 0x80ac
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80ac)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_DIG_SCOPE_MASK_111_MASK_VAL_111_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL
// Register Offset : 0x80c0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80c0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_PROP_CNTRL_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_PROP_CNTRL_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_PROP_CNTRL_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_PROP_CNTRL_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_INT_CNTRL_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_INT_CNTRL_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_GD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_LOOP_CTL_VMB    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1
// Register Offset : 0x80c4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80c4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_VPSF    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_VREF    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_VCNTRL    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_GD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_IVCO    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_VP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_VP_CP    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS1_VREG_MPLL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2
// Register Offset : 0x80c8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80c8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_IVCO_FILT    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_VDCC_M    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_VDCC_P    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_ATB_SENSE_SEL    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_MEAS_TEMP    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_FRC_MPMIX_VPMIX    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_EN_MPMIX_VPMIX    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_ATB_MEAS2_VDCC_IO    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD
// Register Offset : 0x80cc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80cc)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_PWRON_LCL    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_EN_PWRON_LCL    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_GS_LCL    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_EN_GS_LCL    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_RST_LCL    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_EN_RST_LCL    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_PMIX_CLK_SEL_LCL    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_MPLL_OVRD_EN_PMIX_CLK_SEL_LCL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL
// Register Offset : 0x80d0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80d0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RT_PWRON_FRC_ON    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_X4_FRC_OFF    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RT_DAC_MODE_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RT_DAC_MODE_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RT_DAC_CHOP    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RT_ATB    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RT_SEL_ATBP    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_RTUNE_RTUNE_CTRL_RT_SEL_ATBF    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL
// Register Offset : 0x80d4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80d4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ASM_GD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ASP_VP    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ASP_VBG    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ASP_VPHREG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ATEST_AFM    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ATEST_AFP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ATEST_ASM    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_ATB_SWITCHYARD_CTRL_ATEST_ASP    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL
// Register Offset : 0x80d8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80d8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_NC    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_SSC_CLK_CNTRL_SSC_CLK_DIV125_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0
// Register Offset : 0x80dc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80dc)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_NUM_OVERRIDE    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_GATE_PMIX_BITS_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_GATE_PMIX_BITS_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_GATE_PMIX_BITS_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_HALF_CLK_EN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_UCLK_EN_N    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_EN_HSPPMIX_VPMIX    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL0_EN_HSPPMIX_FRC_VPMIX    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1
// Register Offset : 0x80e0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x80e0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_UPPER_INT_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_SUPX_ANA_HSP_CLK_DIG_CNTRL1_LOWER_INT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO
// Register Offset : 0x9000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9000)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_LANE_IF_WIDTH_OVRD    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_LANE_IF_WIDTH    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_DETECT_RX_REQ_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_DETECT_RX_REQ    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_BEACON_EN_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_BEACON_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_CM_EN_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_CM_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_EN_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_DATA_EN_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_DATA_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_INVERT_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_INVERT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_TX_LOOPBK_EN_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_LO_LOOPBK_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI
// Register Offset : 0x9004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9004)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_VBOOST_EN_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_VBOOST_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_RESET_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_RESET    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_NYQUIST_DATA    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_CLK_OUT_EN_OVRD    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_CLK_OUT_EN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_RATE_OVRD    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_IN_HI_TX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO
// Register Offset : 0x9008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9008)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_EN    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_PREEMPH_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_PREEMPH_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_PREEMPH_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_PREEMPH_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_PREEMPH_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_PREEMPH_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_PREEMPH_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_AMPLITUDE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_AMPLITUDE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_AMPLITUDE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_AMPLITUDE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_AMPLITUDE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_AMPLITUDE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_LO_AMPLITUDE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI
// Register Offset : 0x900c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x900c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_9    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_8    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_7    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_6    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_5    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_4    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_3    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_2    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_RESERVED_15_6_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_DRV_HI_TERM_OFFSET_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT
// Register Offset : 0x9010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9010)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_TX_STATE_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_TX_STATE    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_TX_CM_STATE_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_TX_CM_STATE    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_TX_DETECT_RX_ACK_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_TX_DETECT_RX_ACK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_DETECT_RX_RES_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_OVRD_OUT_DETECT_RX_RES    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO
// Register Offset : 0x9014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9014)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_LOS_EN_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_LOS_EN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_TERM_EN_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_TERM_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_BIT_SHIFT_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_BIT_SHIFT    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_ALIGN_EN_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_ALIGN_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_DATA_EN_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_DATA_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_PLL_EN_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_PLL_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_INVERT_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_LO_RX_INVERT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI
// Register Offset : 0x9018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9018)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_RESET_OVRD    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_RESET    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_EQ_OVRD    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_EQ_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_EQ_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_EQ_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_EQ_EN_OVRD    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_EQ_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_LOS_FILTER_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_LOS_FILTER_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_LOS_FILTER_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_RATE_OVRD    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_IN_HI_RX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT
// Register Offset : 0x901c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x901c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_8    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_7    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_RESERVED_15_7_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_ZERO_DATA    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_LOS_OVRD    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_LOS    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_PLL_STATE_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_PLL_STATE    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_VALID_OVRD    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_OVRD_OUT_VALID    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN
// Register Offset : 0x9020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9020)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_LANE_IF_WIDTH    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_DATA_EN_S    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_TX_VBOOST_EN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_TX_CLK_OUT_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_DETECT_RX_REQ    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_BEACON_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_CM_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_TX_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_DATA_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_TX_RESET    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_INVERT    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_LOOPBK_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_TX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_IN_TX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO
// Register Offset : 0x9024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9024)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_PREEMPH_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_PREEMPH_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_PREEMPH_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_PREEMPH_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_PREEMPH_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_PREEMPH_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_PREEMPH_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_AMPLITUDE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_AMPLITUDE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_AMPLITUDE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_AMPLITUDE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_AMPLITUDE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_AMPLITUDE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_LO_AMPLITUDE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI
// Register Offset : 0x9028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9028)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_DRV_HI_TERM_OFFSET_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT
// Register Offset : 0x902c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x902c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_STATE    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_CM_STATE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_DETECT_RX_ACK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_ASIC_OUT_DETECT_RX_RES    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN
// Register Offset : 0x9030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9030)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_RX_EQ_EN    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_RX_EQ_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_RX_EQ_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_RX_EQ_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_LOS_FILTER_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_LOS_FILTER_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_LOS_EN    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_TERM_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_CLK_SHIFT    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_ALIGN_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_DATA_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_PLL_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_RX_RESET    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_INVERT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_RX_RATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_IN_RX_RATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT
// Register Offset : 0x9034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9034)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_12    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_11    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_10    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_9    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_RESERVED_15_3_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_LOS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_PLL_STATE    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_ASIC_OUT_VALID    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG
// Register Offset : 0x9040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9040)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RESERVED_15_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RESERVED_15_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RESERVED_15_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_KEEP_TX_REFGEN    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_RXDET_MEAS_TIME_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_DETECT_RX_ALWAYS    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_DTB_SEL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_DTB_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_DEBUG_DTB_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD
// Register Offset : 0x9044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9044)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_RESERVED_15_11_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_EN    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_CM_WAIT_TIME_OVRD_CM_TIME_OVRD_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0
// Register Offset : 0x9048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9048)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_SHIFT_OUT    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_DONE    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_USE_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_0_N_TRISTATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1
// Register Offset : 0x904c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x904c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_FIXED_DONE    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_TRA_DONE    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_6    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_5    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_4    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_FIXED_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_1_N_TRAILER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN
// Register Offset : 0x9050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9050)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_LOAD    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_CLK    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_VMD_FSM_TX_VCM_DEBUG_IN_CONFIG_DATA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL
// Register Offset : 0x9054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9054)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_PAT0_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_TRIGGER_ERR    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_MODE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_MODE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_MODE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_TX_LBERT_CTL_MODE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL
// Register Offset : 0x9058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9058)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_RESERVED_15_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_SYNC    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_MODE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_MODE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_MODE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_CTL_MODE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR
// Register Offset : 0x905c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x905c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_OV14    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_LBERT_ERR_COUNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL
// Register Offset : 0x9060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9060)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_RESERVED_15_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_RESERVED_15_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_RX_VALID_CTL_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_RX_VALID_CTL_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_8    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_7    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_6    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_5    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_4    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_DELAY_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_MODE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_MODE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_CTL_MODE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE
// Register Offset : 0x9064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9064)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_RESERVED_15_15    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_BASE_4    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_BASE_3    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_BASE_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_BASE_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_BASE_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SCOPE_DELAY_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SCOPE_DELAY_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SCOPE_SEL    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_UPDATE    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_SCOPE_PHASE_SAMPLE_PHASE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ
// Register Offset : 0x9068
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9068)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_RESERVED_15_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_RESERVED_15_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_RESERVED_15_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_11    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_10    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_9    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_8    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_7    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_6    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_5    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_4    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_3    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_VAL_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_DPLL_FREQ_DTHR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL
// Register Offset : 0x906c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x906c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_DTB_SEL_3    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_DTB_SEL_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_DTB_SEL_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_DTB_SEL_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_ALWAYS_REALIGN    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_FAST_START    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_FRUG_VALUE_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_FRUG_VALUE_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_PHUG_VALUE_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_PHUG_VALUE_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_OVRD_DPLL_GAIN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_PHDET_POL    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_PHDET_EDGE_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_PHDET_EDGE_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_PHDET_EN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CTL_PHDET_EN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG
// Register Offset : 0x9070
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9070)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_EQ_2    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_EQ_1    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_EQ_0    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_RX_EQ_CTR_2    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_RX_EQ_CTR_1    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_RX_EQ_CTR_0    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_RX_ANA_EQ_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_RX_ANA_EQ_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_RX_ANA_EQ_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_ADAP_RX_VALID    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_EN_ADAP    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_EN_EQ    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_ALIGNED    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_RX_VALID    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_TIMEOUT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_CDR_FSM_DEBUG_CDR_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD
// Register Offset : 0x9074
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9074)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_CTR_LEVEL_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_ADAP_POLARITY    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_OVRD    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_OVRD_LOCK_VECTOR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC
// Register Offset : 0x9078
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9078)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_RESERVED_15_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_RX_EQ_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_RX_EQ_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_RX_EQ_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_EN    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_LOCK_VEC_EQ_LOCKED_VECTOR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM
// Register Offset : 0x907c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x907c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_4    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_3    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_2    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_1    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_MSTR_CTR_0    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_3    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_2    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_1    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_LOOP_CTR_0    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_3    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_2    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_1    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_ADAP_CTR_0    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_ADAP_STATE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_ADAP_STATE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_ADAP_FSM_ADAP_STATE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0
// Register Offset : 0x9080
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9080)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_ATB    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_MARG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_ATB_RM_F    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_ATB_RM_S    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_ATB_RP_F    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_ATB_RP_S    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_ATB_VOS    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB0_EN_ATB_VOFF    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1
// Register Offset : 0x9084
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9084)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_4_3_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_4_3_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_EN_ATB_VLOS    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_EN_ATB_VRF    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_MEAS_GD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_MEAS_VP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_2_1_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ATB1_RX_DCC_IQ_OFFSET_H_2_1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0
// Register Offset : 0x9088
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9088)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_CTL_RXPWRON    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_LCL_RXPWRON    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_CTL_EN_LOS    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_LCL_EN_LOS    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_CTL_RXCK    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_LCL_RXCK    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_CTL_ACJT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR0_LCL_ACJT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE
// Register Offset : 0x908c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x908c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_PMIX_PHASE_PHASE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1
// Register Offset : 0x9090
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9090)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_CTL_PHASE_REG_RST    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_LCL_PHASE_REG_RST    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_CTL_BST    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_LCL_BST_2    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_LCL_BST_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_LCL_BST_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_CTL_RXTERM    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR1_LCL_RXTERM    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2
// Register Offset : 0x9094
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9094)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_EN_RXPMIX_TST    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_EN_RXPMIX_VPMIX    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_EN_RXPMIX_VRX    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RX_DCC_IQ_OFFSET_H_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_EN_RXPMIX_FRC_VPMIX_H    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RX_SCOPE_ATB_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RX_SCOPE_ATB_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_ENPWR2_RX_SCOPE_ATB_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC
// Register Offset : 0x9098
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9098)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_VDCC_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_VDCC_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_NC5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RX_SCOPE_SLEW    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RX_SCOPE_FDIV20    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RX_LOS_LFPS_EN_BIT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RX_DCC_IQ_OFFSET_EN_H    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_RX_SCOPE_VDCC_RX_LOS_LFPS_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL
// Register Offset : 0x90ac
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x90ac)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_PULL_DN_REG    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_PULL_UP_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_OVRD_PULL_UP    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_VCM_HOLD_REG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_OVRD_VCM_HOLD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_REFGEN_PWRDN_OVRD_N    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_NOCONN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TXDRV_CNTRL_NOCONN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL
// Register Offset : 0x90b0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x90b0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_SERIAL_EN_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_CLK_EN_REG    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_DATA_EN_REG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_REFGEN_EN_REG    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_TX_DIV_CLK_EN    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_REFGEN_PDN_REG    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_POWER_CTL_LFPS_HIGH_PRIORITY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK
// Register Offset : 0x90b4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x90b4)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_EN_ALT_BUS    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_DRV_SOURCE_REG_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_DRV_SOURCE_REG_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_JTAG_DATA_REG    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_TX_RINGO_CNTRL_2    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_TX_RINGO_CNTRL_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_TX_RINGO_CNTRL_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_BLOCK_OVRD_ALT_BUS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK
// Register Offset : 0x90b8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x90b8)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_OVRD_TX_LB    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_TX_LB_EN_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_ATB_VPTX    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_ATB_VREG_TX    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_ATB_VDCCP    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_ATB_VDCCM    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_NOCONN_01    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_ALT_AND_LOOPBACK_SELECT_PMIX_CLK    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG
// Register Offset : 0x90bc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x90bc)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_PBIAS    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_VCM_REP    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_RXDETREF    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_TXFP    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_TXFM    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_TXSP    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_TXSM    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_ATB_REG_ATB_VCM    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST
// Register Offset : 0x90c0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x90c0)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_OVRD_VBOOST_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_VBOOST_EN_REG    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_VCON_EN_N    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_ATB_VBOOST    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_ATB_VCMBOOST    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_ATB_F_VBOOST_REF    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_OVRD_VREG_DECAP    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_ANA_TX_TX_BOOST_VREG_DECAP_EN_N_REG    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL
// Register Offset : 0x9100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9100)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_OVRD    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_INIT_CTL_INIT_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL
// Register Offset : 0x9104
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9104)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_OVRD    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_TRACK_CTL_TRACK_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL
// Register Offset : 0x9108
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0x9108)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_OVRD    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_LANEX_DIG_RX_CDR_FSM_LOCK_CTL_LOCK_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0
// Register Offset : 0xa000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa000)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_PLL_LOCK    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RX_SQUELCH    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_0_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1
// Register Offset : 0xa004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa004)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_VBUS_VALID_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_OTG_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_TX_VREF_VREG_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_1_SQRX_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2
// Register Offset : 0xa008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa008)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_COMP_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_BIAS_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_PLL_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_2_XO_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3
// Register Offset : 0xa00c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa00c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_SHRTSER_SHORTDET    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_TXVALID    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_TXVALIDH    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_3_TXREADY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4
// Register Offset : 0xa010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa010)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RXACTIVE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RXVALID    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RXVALIDH    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_4_RXERROR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5
// Register Offset : 0xa014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa014)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_DATAOUT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_DATAOUT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_DATAOUT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_5_DATAOUT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6
// Register Offset : 0xa018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa018)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_TX_SLIVER_EN_CT_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_TX_SLIVER_EN_CT_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_TX_SLIVER_EN_CT_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_6_TX_SLIVER_EN_CT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7
// Register Offset : 0xa01c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa01c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_DATAIN_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_DATAIN_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_DATAIN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_7_DATAIN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8
// Register Offset : 0xa020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa020)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_DMINUS    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_DPLUS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_HSDATA    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_8_FSDATA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9
// Register Offset : 0xa024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa024)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_TX_SHORT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_BISTDONE    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_9_BISTERROR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10
// Register Offset : 0xa028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa028)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_10_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11
// Register Offset : 0xa02c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa02c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_COMP_DIS_LATCH_ENB    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_COMP_DIS    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_11_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12
// Register Offset : 0xa030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa030)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_UNDEROVERDEBUG    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RECEIVE_START    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_12_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13
// Register Offset : 0xa034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa034)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_TAP_VAL_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_TAP_VAL_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_TAP_VAL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_13_TAP_VAL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14
// Register Offset : 0xa038
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa038)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_14_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15
// Register Offset : 0xa03c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa03c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_15_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_3_0_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_3_0_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_3_0_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_STAT_RO_15_RESERVED_3_0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0
// Register Offset : 0xa040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa040)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_0_OVERRD_ADDR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1
// Register Offset : 0xa044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa044)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_VBUS_VALID_PU_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_OTG_PU_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_TX_VREF_VREG_PU_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_SQRX_PU_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_VBUS_VALID_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_OTG_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_TX_VREF_VREG_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_1_SQRX_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2
// Register Offset : 0xa048
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa048)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_COMP_PU_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_BIAS_PU_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_PLL_PU_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_XO_PU_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_COMP_PU    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_BIAS_PU    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_PLL_PU    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_2_XO_PU    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3
// Register Offset : 0xa04c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa04c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_XO_ALWAYS_ON_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_SERCLK_RX_ENB_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_SERCLK_TX_ENB_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_XO_ALWAYS_ON    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_SERCLK_RX_ENB    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_3_SERCLK_TX_ENB    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4
// Register Offset : 0xa050
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa050)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_LOOPBACKENB_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_6    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_VDPU_EN2_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_VDPU_EN1_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_LOOPBACKENB    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_RESERVED_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_VDPU_EN2    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_4_VDPU_EN1    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5
// Register Offset : 0xa054
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa054)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_1    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_XO_CLK_DIV_OVRD_EN_0    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_MSTR_OVERRD_BIT_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_OVERRD_ADDR_4_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_XO_CLK_DIV_1    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_XO_CLK_DIV_0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_MSTR_OVERRD_BIT    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_5_OVERRD_ADDR_4    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6
// Register Offset : 0xa058
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa058)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_3    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_6_TX_SLIVER_EN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7
// Register Offset : 0xa05c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa05c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_TX_LS_EN_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_2    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_PWR_SEQ_CLK_DIV_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_TX_LS_EN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_PWR_SEQ_CLK_DIV_2    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_PWR_SEQ_CLK_DIV_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_7_PWR_SEQ_CLK_DIV_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8
// Register Offset : 0xa060
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa060)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_BISTEN_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_HS_BIST_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_FS_BIST_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_LS_BIST_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_BISTEN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_HS_BIST    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_FS_BIST    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_8_LS_BIST    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9
// Register Offset : 0xa064
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa064)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_INST_BIST_ERR_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_PLL_LOCK_STS_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_DM_PULLDOWN_EN_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_DP_PULLDOWN_EN_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_INST_BIST_ERR    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_PLL_LOCK_STS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_DM_PULLDOWN_EN    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_9_DP_PULLDOWN_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10
// Register Offset : 0xa068
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa068)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_7    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_FS_ASSERT_SE0_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_FS_OUTPUT_ENB_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_FS_DATAOUT_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_RESERVED_3    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_FS_ASSERT_SE0    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_FS_OUTPUT_ENB    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_10_FS_DATAOUT    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11
// Register Offset : 0xa06c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa06c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RES_REQ_IN_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_INCR_TUNE_DIS_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_COMP_SEL_ANALOG_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_4    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RES_REQ_IN    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_INCR_TUNE_DIS    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_COMP_SEL_ANALOG    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_11_RESERVED_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12
// Register Offset : 0xa070
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa070)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RES_ACK_OUT_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_1    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_PLL_CLK_DIV_OVRD_EN_0    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_PLL_RESET_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_RES_ACK_OUT    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_PLL_CLK_DIV_1    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_PLL_CLK_DIV_0    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_12_PLL_RESET    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13
// Register Offset : 0xa074
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa074)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_BIST_MODE_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_TEST_PKT_RPT_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_1    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_XO_CLK_SEL_OVRD_EN_0    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_BIST_MODE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_TEST_PKT_RPT    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_XO_CLK_SEL_1    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_13_XO_CLK_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14
// Register Offset : 0xa078
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa078)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_TAP_SEL_OVRD_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_TAP_SHIFT_ENB_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_TAP_SHIFT_DIR_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_SQUELCH_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_TAP_SEL_OVRD    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_TAP_SHIFT_ENB    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_TAP_SHIFT_DIR    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_14_SQUELCH    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15
// Register Offset : 0xa07c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15 (DWC_USB3_SSPX1_HSPX1_NS_USB3_USB3_MEM_MAP_BASE_ADDR + 0xa07c)
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_CLKUSABLE_OVRD_EN    (BIT_(7))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_SCALE_DOWN_MODE_OVRD_EN    (BIT_(6))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_PLL_LOCK_OVRD_EN    (BIT_(5))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESET_TM_OVRD_EN    (BIT_(4))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_CLKUSABLE    (BIT_(3))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_SCALE_DOWN_MODE    (BIT_(2))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_PLL_LOCK    (BIT_(1))
#define BIT_AP_APB_DWC_USB3_SSPX1_HSPX1_NS_PORTX_OVRD_RW_15_RESET_TM    (BIT_(0))



#endif
