// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha256_sha256_final (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ctx_data_address0,
        ctx_data_ce0,
        ctx_data_we0,
        ctx_data_d0,
        ctx_data_q0,
        ctx_data_address1,
        ctx_data_ce1,
        ctx_data_we1,
        ctx_data_d1,
        ctx_data_q1,
        p_read,
        ctx_bitlen_0_read,
        p_read3,
        p_read2,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read12,
        p_read211,
        p_read34,
        p_read412,
        p_read513,
        p_read614,
        p_read715,
        p_read816,
        p_read917,
        p_read1018,
        p_read11,
        p_read123,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_ST_fsm_state1 = 152'd1;
parameter    ap_ST_fsm_state2 = 152'd2;
parameter    ap_ST_fsm_state3 = 152'd4;
parameter    ap_ST_fsm_state4 = 152'd8;
parameter    ap_ST_fsm_state5 = 152'd16;
parameter    ap_ST_fsm_state6 = 152'd32;
parameter    ap_ST_fsm_state7 = 152'd64;
parameter    ap_ST_fsm_state8 = 152'd128;
parameter    ap_ST_fsm_state9 = 152'd256;
parameter    ap_ST_fsm_state10 = 152'd512;
parameter    ap_ST_fsm_state11 = 152'd1024;
parameter    ap_ST_fsm_state12 = 152'd2048;
parameter    ap_ST_fsm_state13 = 152'd4096;
parameter    ap_ST_fsm_state14 = 152'd8192;
parameter    ap_ST_fsm_state15 = 152'd16384;
parameter    ap_ST_fsm_state16 = 152'd32768;
parameter    ap_ST_fsm_state17 = 152'd65536;
parameter    ap_ST_fsm_state18 = 152'd131072;
parameter    ap_ST_fsm_state19 = 152'd262144;
parameter    ap_ST_fsm_state20 = 152'd524288;
parameter    ap_ST_fsm_state21 = 152'd1048576;
parameter    ap_ST_fsm_state22 = 152'd2097152;
parameter    ap_ST_fsm_state23 = 152'd4194304;
parameter    ap_ST_fsm_state24 = 152'd8388608;
parameter    ap_ST_fsm_state25 = 152'd16777216;
parameter    ap_ST_fsm_state26 = 152'd33554432;
parameter    ap_ST_fsm_state27 = 152'd67108864;
parameter    ap_ST_fsm_state28 = 152'd134217728;
parameter    ap_ST_fsm_state29 = 152'd268435456;
parameter    ap_ST_fsm_state30 = 152'd536870912;
parameter    ap_ST_fsm_state31 = 152'd1073741824;
parameter    ap_ST_fsm_state32 = 152'd2147483648;
parameter    ap_ST_fsm_state33 = 152'd4294967296;
parameter    ap_ST_fsm_state34 = 152'd8589934592;
parameter    ap_ST_fsm_state35 = 152'd17179869184;
parameter    ap_ST_fsm_state36 = 152'd34359738368;
parameter    ap_ST_fsm_state37 = 152'd68719476736;
parameter    ap_ST_fsm_state38 = 152'd137438953472;
parameter    ap_ST_fsm_state39 = 152'd274877906944;
parameter    ap_ST_fsm_state40 = 152'd549755813888;
parameter    ap_ST_fsm_state41 = 152'd1099511627776;
parameter    ap_ST_fsm_state42 = 152'd2199023255552;
parameter    ap_ST_fsm_state43 = 152'd4398046511104;
parameter    ap_ST_fsm_state44 = 152'd8796093022208;
parameter    ap_ST_fsm_state45 = 152'd17592186044416;
parameter    ap_ST_fsm_state46 = 152'd35184372088832;
parameter    ap_ST_fsm_state47 = 152'd70368744177664;
parameter    ap_ST_fsm_state48 = 152'd140737488355328;
parameter    ap_ST_fsm_state49 = 152'd281474976710656;
parameter    ap_ST_fsm_state50 = 152'd562949953421312;
parameter    ap_ST_fsm_state51 = 152'd1125899906842624;
parameter    ap_ST_fsm_state52 = 152'd2251799813685248;
parameter    ap_ST_fsm_state53 = 152'd4503599627370496;
parameter    ap_ST_fsm_state54 = 152'd9007199254740992;
parameter    ap_ST_fsm_state55 = 152'd18014398509481984;
parameter    ap_ST_fsm_state56 = 152'd36028797018963968;
parameter    ap_ST_fsm_state57 = 152'd72057594037927936;
parameter    ap_ST_fsm_state58 = 152'd144115188075855872;
parameter    ap_ST_fsm_state59 = 152'd288230376151711744;
parameter    ap_ST_fsm_state60 = 152'd576460752303423488;
parameter    ap_ST_fsm_state61 = 152'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 152'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 152'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 152'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 152'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 152'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 152'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 152'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 152'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 152'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 152'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 152'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 152'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 152'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 152'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 152'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 152'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 152'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 152'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 152'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 152'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 152'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 152'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 152'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 152'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 152'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 152'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 152'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 152'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 152'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 152'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 152'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 152'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 152'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 152'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 152'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 152'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 152'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 152'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 152'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 152'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 152'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 152'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 152'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 152'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 152'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 152'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 152'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 152'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 152'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 152'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 152'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 152'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 152'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 152'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 152'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 152'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 152'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 152'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 152'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 152'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 152'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 152'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 152'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 152'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 152'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 152'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 152'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 152'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 152'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 152'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 152'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 152'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 152'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 152'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 152'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 152'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 152'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 152'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 152'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 152'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 152'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 152'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 152'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 152'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 152'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 152'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 152'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 152'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 152'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 152'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 152'd2854495385411919762116571938898990272765493248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] ctx_data_address0;
output   ctx_data_ce0;
output   ctx_data_we0;
output  [7:0] ctx_data_d0;
input  [7:0] ctx_data_q0;
output  [5:0] ctx_data_address1;
output   ctx_data_ce1;
output   ctx_data_we1;
output  [7:0] ctx_data_d1;
input  [7:0] ctx_data_q1;
input  [31:0] p_read;
input  [31:0] ctx_bitlen_0_read;
input  [31:0] p_read3;
input  [31:0] p_read2;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [7:0] p_read12;
input  [7:0] p_read211;
input  [7:0] p_read34;
input  [7:0] p_read412;
input  [7:0] p_read513;
input  [7:0] p_read614;
input  [7:0] p_read715;
input  [7:0] p_read816;
input  [7:0] p_read917;
input  [7:0] p_read1018;
input  [7:0] p_read11;
input  [7:0] p_read123;
input  [7:0] p_read13;
input  [7:0] p_read14;
input  [7:0] p_read15;
input  [7:0] p_read16;
input  [7:0] p_read17;
input  [7:0] p_read18;
input  [7:0] p_read19;
input  [7:0] p_read20;
input  [7:0] p_read21;
input  [7:0] p_read22;
input  [7:0] p_read23;
input  [7:0] p_read24;
input  [7:0] p_read25;
input  [7:0] p_read26;
input  [7:0] p_read27;
input  [7:0] p_read28;
input  [7:0] p_read29;
input  [7:0] p_read30;
input  [7:0] p_read31;
input  [7:0] p_read32;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;
output  [7:0] ap_return_10;
output  [7:0] ap_return_11;
output  [7:0] ap_return_12;
output  [7:0] ap_return_13;
output  [7:0] ap_return_14;
output  [7:0] ap_return_15;
output  [7:0] ap_return_16;
output  [7:0] ap_return_17;
output  [7:0] ap_return_18;
output  [7:0] ap_return_19;
output  [7:0] ap_return_20;
output  [7:0] ap_return_21;
output  [7:0] ap_return_22;
output  [7:0] ap_return_23;
output  [7:0] ap_return_24;
output  [7:0] ap_return_25;
output  [7:0] ap_return_26;
output  [7:0] ap_return_27;
output  [7:0] ap_return_28;
output  [7:0] ap_return_29;
output  [7:0] ap_return_30;
output  [7:0] ap_return_31;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] ctx_data_address0;
reg ctx_data_ce0;
reg ctx_data_we0;
reg[7:0] ctx_data_d0;
reg[5:0] ctx_data_address1;
reg ctx_data_ce1;
reg ctx_data_we1;
reg[7:0] ctx_data_d1;

(* fsm_encoding = "none" *) reg   [151:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_995;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state149;
reg   [31:0] reg_1001;
reg   [31:0] reg_1007;
reg   [31:0] reg_1013;
reg   [31:0] reg_1019;
reg   [31:0] reg_1025;
reg   [31:0] reg_1031;
reg   [31:0] reg_1037;
wire   [0:0] icmp_ln108_fu_1043_p2;
reg   [0:0] icmp_ln108_reg_2443;
wire   [6:0] trunc_ln109_fu_1049_p1;
reg   [6:0] trunc_ln109_reg_2447;
wire   [5:0] trunc_ln109_1_fu_1058_p1;
reg   [5:0] trunc_ln109_1_reg_2452;
wire   [7:0] add_ln126_fu_1149_p2;
reg   [7:0] add_ln126_reg_2457;
wire    ap_CS_fsm_state85;
reg   [7:0] trunc_ln2_reg_2462;
reg   [7:0] trunc_ln3_reg_2467;
reg   [7:0] trunc_ln4_reg_2472;
wire   [7:0] trunc_ln130_fu_1185_p1;
reg   [7:0] trunc_ln130_reg_2477;
reg   [7:0] trunc_ln6_reg_2482;
reg   [7:0] trunc_ln7_reg_2487;
reg   [7:0] trunc_ln8_reg_2492;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_done;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_idle;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_ready;
wire   [5:0] grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_address0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_ce0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_we0;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_d0;
wire    grp_sha256_transform_fu_852_ap_start;
wire    grp_sha256_transform_fu_852_ap_done;
wire    grp_sha256_transform_fu_852_ap_idle;
wire    grp_sha256_transform_fu_852_ap_ready;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_0_read;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_1_read;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_2_read;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_3_read;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_4_read;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_5_read;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_6_read;
reg   [31:0] grp_sha256_transform_fu_852_ctx_state_7_read;
wire   [5:0] grp_sha256_transform_fu_852_data_address0;
wire    grp_sha256_transform_fu_852_data_ce0;
wire   [5:0] grp_sha256_transform_fu_852_data_address1;
wire    grp_sha256_transform_fu_852_data_ce1;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_0;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_1;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_2;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_3;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_4;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_5;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_6;
wire   [31:0] grp_sha256_transform_fu_852_ap_return_7;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_done;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_idle;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_ready;
wire   [5:0] grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_address0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_ce0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_we0;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_d0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_idle;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_ready;
wire   [5:0] grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_address0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_ce0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_we0;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_d0;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_done;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_idle;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_ready;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_10_064_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_10_064_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag33_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag33_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag30_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag30_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_11_063_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_11_063_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag36_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag36_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_9_062_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_9_062_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_12_061_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_12_061_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag39_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag39_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag27_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag27_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_13_060_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_13_060_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag43_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag43_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_8_059_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_8_059_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1445_058_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1445_058_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag47_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag47_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag24_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag24_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_15_057_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_15_057_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag50_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag50_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_7_056_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_7_056_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_16_055_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_16_055_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag53_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag53_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag21_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag21_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_17_054_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_17_054_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag56_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag56_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_6_053_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_6_053_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_18_052_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_18_052_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag59_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag59_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag18_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag18_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_19_051_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_19_051_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag62_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag62_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_5_050_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_5_050_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_20_049_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_20_049_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag65_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag65_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag15_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag15_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_21_048_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_21_048_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag68_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag68_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_4_047_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_4_047_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_22_046_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_22_046_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag71_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag71_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag12_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag12_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_23_045_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_23_045_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag74_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag74_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_3_044_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_3_044_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_24_043_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_24_043_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag77_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag77_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag9_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag9_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_25_042_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_25_042_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag80_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag80_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2_041_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2_041_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_26_040_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_26_040_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag84_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag84_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag6_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag6_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2786_039_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2786_039_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag88_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag88_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1_038_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1_038_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_28_037_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_28_037_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag91_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag91_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag3_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag3_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_29_036_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_29_036_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag94_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag94_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_0_035_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_0_035_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_30_034_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_30_034_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag97_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag97_0_out_ap_vld;
wire   [0:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag_0_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag_0_out_ap_vld;
wire   [7:0] grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_31_033_out;
wire    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_31_033_out_ap_vld;
reg   [31:0] ctx_state_0_0_reg_764;
reg    ap_block_state85_on_subcall_done;
wire    ap_CS_fsm_state87;
reg   [31:0] ctx_state_1_0_reg_774;
reg   [31:0] ctx_state_2_0_reg_784;
reg   [31:0] ctx_state_3_0_reg_794;
reg   [31:0] ctx_state_4_0_reg_804;
reg   [31:0] ctx_state_5_0_reg_814;
reg   [31:0] ctx_state_6_0_reg_824;
reg   [31:0] ctx_state_7_0_reg_834;
reg    grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start_reg;
reg   [151:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_sha256_transform_fu_852_ap_start_reg;
wire    ap_CS_fsm_state32;
wire    ap_NS_fsm_state33;
wire    ap_CS_fsm_state98;
wire    ap_NS_fsm_state99;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state118;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state124;
wire    ap_CS_fsm_state125;
wire    ap_CS_fsm_state126;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state130;
wire    ap_CS_fsm_state131;
reg    grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start_reg;
wire    ap_CS_fsm_state84;
reg    grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start_reg;
wire    ap_NS_fsm_state86;
reg    grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start_reg;
wire    ap_CS_fsm_state150;
wire    ap_CS_fsm_state151;
wire   [63:0] zext_ln109_fu_1053_p1;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state152;
wire   [31:0] shl_ln125_fu_1062_p2;
wire   [31:0] xor_ln125_fu_1067_p2;
wire   [0:0] icmp_ln125_fu_1073_p2;
wire   [31:0] add_ln125_fu_1078_p2;
wire   [4:0] trunc_ln125_fu_1090_p1;
wire   [12:0] trunc_ln125_3_fu_1107_p1;
wire   [20:0] trunc_ln125_6_fu_1121_p1;
wire   [23:0] trunc_ln125_7_fu_1124_p3;
wire   [23:0] trunc_ln125_4_fu_1118_p1;
wire   [15:0] trunc_ln125_5_fu_1110_p3;
wire   [15:0] trunc_ln125_2_fu_1104_p1;
wire   [7:0] trunc_ln125_1_fu_1101_p1;
wire   [7:0] trunc_ln1_fu_1093_p3;
wire   [15:0] add_ln126_2_fu_1143_p2;
wire   [23:0] add_ln126_1_fu_1137_p2;
wire   [31:0] add_ln125_1_fu_1132_p2;
wire   [31:0] select_ln125_fu_1083_p3;
wire   [7:0] select_ln148_fu_1411_p3;
wire   [7:0] select_ln148_1_fu_1418_p3;
wire   [7:0] select_ln148_2_fu_1425_p3;
wire   [7:0] select_ln148_3_fu_1432_p3;
wire   [7:0] select_ln148_4_fu_1439_p3;
wire   [7:0] select_ln148_5_fu_1446_p3;
wire   [7:0] select_ln148_6_fu_1453_p3;
wire   [7:0] select_ln148_7_fu_1460_p3;
wire   [7:0] select_ln148_8_fu_1467_p3;
wire   [7:0] select_ln148_9_fu_1474_p3;
wire   [7:0] select_ln148_10_fu_1481_p3;
wire   [7:0] select_ln148_11_fu_1488_p3;
wire   [7:0] select_ln148_12_fu_1495_p3;
wire   [7:0] select_ln148_13_fu_1502_p3;
wire   [7:0] select_ln148_14_fu_1509_p3;
wire   [7:0] select_ln148_15_fu_1516_p3;
wire   [7:0] select_ln148_16_fu_1523_p3;
wire   [7:0] select_ln148_17_fu_1530_p3;
wire   [7:0] select_ln148_18_fu_1537_p3;
wire   [7:0] select_ln148_19_fu_1544_p3;
wire   [7:0] select_ln148_20_fu_1551_p3;
wire   [7:0] select_ln148_21_fu_1558_p3;
wire   [7:0] select_ln148_22_fu_1565_p3;
wire   [7:0] select_ln148_23_fu_1572_p3;
wire   [7:0] select_ln148_24_fu_1579_p3;
wire   [7:0] select_ln148_25_fu_1586_p3;
wire   [7:0] select_ln148_26_fu_1593_p3;
wire   [7:0] select_ln148_27_fu_1600_p3;
wire   [7:0] select_ln148_28_fu_1607_p3;
wire   [7:0] select_ln148_29_fu_1614_p3;
wire   [7:0] select_ln148_30_fu_1621_p3;
wire   [7:0] select_ln148_31_fu_1628_p3;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
reg    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
reg    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
reg    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 152'd1;
#0 grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start_reg = 1'b0;
#0 grp_sha256_transform_fu_852_ap_start_reg = 1'b0;
#0 grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start_reg = 1'b0;
#0 grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start_reg = 1'b0;
#0 grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start_reg = 1'b0;
end

sha256_sha256_final_Pipeline_VITIS_LOOP_115_2 grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start),
    .ap_done(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_done),
    .ap_idle(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_idle),
    .ap_ready(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_ready),
    .trunc_ln(trunc_ln109_reg_2447),
    .p_read(p_read),
    .ctx_data_address0(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_address0),
    .ctx_data_ce0(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_ce0),
    .ctx_data_we0(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_we0),
    .ctx_data_d0(grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_d0)
);

sha256_sha256_transform grp_sha256_transform_fu_852(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha256_transform_fu_852_ap_start),
    .ap_done(grp_sha256_transform_fu_852_ap_done),
    .ap_idle(grp_sha256_transform_fu_852_ap_idle),
    .ap_ready(grp_sha256_transform_fu_852_ap_ready),
    .ap_ce(1'b1),
    .ctx_state_0_read(grp_sha256_transform_fu_852_ctx_state_0_read),
    .ctx_state_1_read(grp_sha256_transform_fu_852_ctx_state_1_read),
    .ctx_state_2_read(grp_sha256_transform_fu_852_ctx_state_2_read),
    .ctx_state_3_read(grp_sha256_transform_fu_852_ctx_state_3_read),
    .ctx_state_4_read(grp_sha256_transform_fu_852_ctx_state_4_read),
    .ctx_state_5_read(grp_sha256_transform_fu_852_ctx_state_5_read),
    .ctx_state_6_read(grp_sha256_transform_fu_852_ctx_state_6_read),
    .ctx_state_7_read(grp_sha256_transform_fu_852_ctx_state_7_read),
    .data_address0(grp_sha256_transform_fu_852_data_address0),
    .data_ce0(grp_sha256_transform_fu_852_data_ce0),
    .data_q0(ctx_data_q0),
    .data_address1(grp_sha256_transform_fu_852_data_address1),
    .data_ce1(grp_sha256_transform_fu_852_data_ce1),
    .data_q1(ctx_data_q1),
    .ap_return_0(grp_sha256_transform_fu_852_ap_return_0),
    .ap_return_1(grp_sha256_transform_fu_852_ap_return_1),
    .ap_return_2(grp_sha256_transform_fu_852_ap_return_2),
    .ap_return_3(grp_sha256_transform_fu_852_ap_return_3),
    .ap_return_4(grp_sha256_transform_fu_852_ap_return_4),
    .ap_return_5(grp_sha256_transform_fu_852_ap_return_5),
    .ap_return_6(grp_sha256_transform_fu_852_ap_return_6),
    .ap_return_7(grp_sha256_transform_fu_852_ap_return_7)
);

sha256_sha256_final_Pipeline_VITIS_LOOP_118_3 grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start),
    .ap_done(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_done),
    .ap_idle(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_idle),
    .ap_ready(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_ready),
    .ctx_data_address0(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_address0),
    .ctx_data_ce0(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_ce0),
    .ctx_data_we0(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_we0),
    .ctx_data_d0(grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_d0)
);

sha256_sha256_final_Pipeline_VITIS_LOOP_110_1 grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start),
    .ap_done(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done),
    .ap_idle(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_idle),
    .ap_ready(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_ready),
    .zext_ln109(trunc_ln109_1_reg_2452),
    .ctx_data_address0(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_address0),
    .ctx_data_ce0(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_ce0),
    .ctx_data_we0(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_we0),
    .ctx_data_d0(grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_d0)
);

sha256_sha256_final_Pipeline_VITIS_LOOP_138_4 grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start),
    .ap_done(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_done),
    .ap_idle(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_idle),
    .ap_ready(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_ready),
    .ctx_state_0_ret1(reg_995),
    .ctx_state_1_ret1(reg_1001),
    .ctx_state_2_ret1(reg_1007),
    .ctx_state_3_ret1(reg_1013),
    .ctx_state_4_ret1(reg_1019),
    .ctx_state_5_ret1(reg_1025),
    .ctx_state_6_ret1(reg_1031),
    .ctx_state_7_ret1(reg_1037),
    .hash_10_064_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_10_064_out),
    .hash_10_064_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_10_064_out_ap_vld),
    .write_flag33_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag33_0_out),
    .write_flag33_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag33_0_out_ap_vld),
    .write_flag30_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag30_0_out),
    .write_flag30_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag30_0_out_ap_vld),
    .hash_11_063_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_11_063_out),
    .hash_11_063_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_11_063_out_ap_vld),
    .write_flag36_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag36_0_out),
    .write_flag36_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag36_0_out_ap_vld),
    .hash_9_062_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_9_062_out),
    .hash_9_062_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_9_062_out_ap_vld),
    .hash_12_061_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_12_061_out),
    .hash_12_061_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_12_061_out_ap_vld),
    .write_flag39_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag39_0_out),
    .write_flag39_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag39_0_out_ap_vld),
    .write_flag27_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag27_0_out),
    .write_flag27_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag27_0_out_ap_vld),
    .hash_13_060_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_13_060_out),
    .hash_13_060_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_13_060_out_ap_vld),
    .write_flag43_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag43_0_out),
    .write_flag43_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag43_0_out_ap_vld),
    .hash_8_059_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_8_059_out),
    .hash_8_059_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_8_059_out_ap_vld),
    .hash_1445_058_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1445_058_out),
    .hash_1445_058_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1445_058_out_ap_vld),
    .write_flag47_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag47_0_out),
    .write_flag47_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag47_0_out_ap_vld),
    .write_flag24_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag24_0_out),
    .write_flag24_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag24_0_out_ap_vld),
    .hash_15_057_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_15_057_out),
    .hash_15_057_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_15_057_out_ap_vld),
    .write_flag50_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag50_0_out),
    .write_flag50_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag50_0_out_ap_vld),
    .hash_7_056_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_7_056_out),
    .hash_7_056_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_7_056_out_ap_vld),
    .hash_16_055_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_16_055_out),
    .hash_16_055_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_16_055_out_ap_vld),
    .write_flag53_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag53_0_out),
    .write_flag53_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag53_0_out_ap_vld),
    .write_flag21_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag21_0_out),
    .write_flag21_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag21_0_out_ap_vld),
    .hash_17_054_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_17_054_out),
    .hash_17_054_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_17_054_out_ap_vld),
    .write_flag56_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag56_0_out),
    .write_flag56_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag56_0_out_ap_vld),
    .hash_6_053_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_6_053_out),
    .hash_6_053_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_6_053_out_ap_vld),
    .hash_18_052_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_18_052_out),
    .hash_18_052_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_18_052_out_ap_vld),
    .write_flag59_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag59_0_out),
    .write_flag59_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag59_0_out_ap_vld),
    .write_flag18_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag18_0_out),
    .write_flag18_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag18_0_out_ap_vld),
    .hash_19_051_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_19_051_out),
    .hash_19_051_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_19_051_out_ap_vld),
    .write_flag62_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag62_0_out),
    .write_flag62_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag62_0_out_ap_vld),
    .hash_5_050_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_5_050_out),
    .hash_5_050_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_5_050_out_ap_vld),
    .hash_20_049_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_20_049_out),
    .hash_20_049_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_20_049_out_ap_vld),
    .write_flag65_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag65_0_out),
    .write_flag65_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag65_0_out_ap_vld),
    .write_flag15_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag15_0_out),
    .write_flag15_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag15_0_out_ap_vld),
    .hash_21_048_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_21_048_out),
    .hash_21_048_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_21_048_out_ap_vld),
    .write_flag68_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag68_0_out),
    .write_flag68_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag68_0_out_ap_vld),
    .hash_4_047_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_4_047_out),
    .hash_4_047_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_4_047_out_ap_vld),
    .hash_22_046_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_22_046_out),
    .hash_22_046_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_22_046_out_ap_vld),
    .write_flag71_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag71_0_out),
    .write_flag71_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag71_0_out_ap_vld),
    .write_flag12_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag12_0_out),
    .write_flag12_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag12_0_out_ap_vld),
    .hash_23_045_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_23_045_out),
    .hash_23_045_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_23_045_out_ap_vld),
    .write_flag74_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag74_0_out),
    .write_flag74_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag74_0_out_ap_vld),
    .hash_3_044_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_3_044_out),
    .hash_3_044_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_3_044_out_ap_vld),
    .hash_24_043_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_24_043_out),
    .hash_24_043_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_24_043_out_ap_vld),
    .write_flag77_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag77_0_out),
    .write_flag77_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag77_0_out_ap_vld),
    .write_flag9_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag9_0_out),
    .write_flag9_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag9_0_out_ap_vld),
    .hash_25_042_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_25_042_out),
    .hash_25_042_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_25_042_out_ap_vld),
    .write_flag80_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag80_0_out),
    .write_flag80_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag80_0_out_ap_vld),
    .hash_2_041_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2_041_out),
    .hash_2_041_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2_041_out_ap_vld),
    .hash_26_040_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_26_040_out),
    .hash_26_040_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_26_040_out_ap_vld),
    .write_flag84_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag84_0_out),
    .write_flag84_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag84_0_out_ap_vld),
    .write_flag6_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag6_0_out),
    .write_flag6_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag6_0_out_ap_vld),
    .hash_2786_039_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2786_039_out),
    .hash_2786_039_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2786_039_out_ap_vld),
    .write_flag88_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag88_0_out),
    .write_flag88_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag88_0_out_ap_vld),
    .hash_1_038_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1_038_out),
    .hash_1_038_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1_038_out_ap_vld),
    .hash_28_037_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_28_037_out),
    .hash_28_037_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_28_037_out_ap_vld),
    .write_flag91_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag91_0_out),
    .write_flag91_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag91_0_out_ap_vld),
    .write_flag3_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag3_0_out),
    .write_flag3_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag3_0_out_ap_vld),
    .hash_29_036_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_29_036_out),
    .hash_29_036_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_29_036_out_ap_vld),
    .write_flag94_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag94_0_out),
    .write_flag94_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag94_0_out_ap_vld),
    .hash_0_035_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_0_035_out),
    .hash_0_035_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_0_035_out_ap_vld),
    .hash_30_034_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_30_034_out),
    .hash_30_034_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_30_034_out_ap_vld),
    .write_flag97_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag97_0_out),
    .write_flag97_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag97_0_out_ap_vld),
    .write_flag_0_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag_0_out),
    .write_flag_0_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag_0_out_ap_vld),
    .hash_31_033_out(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_31_033_out),
    .hash_31_033_out_ap_vld(grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_31_033_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_NS_fsm_state86))) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start_reg <= 1'b1;
        end else if ((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_ready == 1'b1)) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start_reg <= 1'b1;
        end else if ((grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_ready == 1'b1)) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state84)) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start_reg <= 1'b1;
        end else if ((grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_ready == 1'b1)) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state150)) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start_reg <= 1'b1;
        end else if ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_ready == 1'b1)) begin
            grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha256_transform_fu_852_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_NS_fsm_state99) & (1'b1 == ap_CS_fsm_state98)) | ((1'b1 == ap_NS_fsm_state33) & (1'b1 == ap_CS_fsm_state32)))) begin
            grp_sha256_transform_fu_852_ap_start_reg <= 1'b1;
        end else if ((grp_sha256_transform_fu_852_ap_ready == 1'b1)) begin
            grp_sha256_transform_fu_852_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_0_0_reg_764 <= p_read2;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_0_0_reg_764 <= reg_995;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_1_0_reg_774 <= p_read4;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_1_0_reg_774 <= reg_1001;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_2_0_reg_784 <= p_read5;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_2_0_reg_784 <= reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_3_0_reg_794 <= p_read6;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_3_0_reg_794 <= reg_1013;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_4_0_reg_804 <= p_read7;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_4_0_reg_804 <= reg_1019;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_5_0_reg_814 <= p_read8;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_5_0_reg_814 <= reg_1025;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_6_0_reg_824 <= p_read9;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_6_0_reg_824 <= reg_1031;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        ctx_state_7_0_reg_834 <= p_read10;
    end else if (((1'b0 == ap_block_state85_on_subcall_done) & (icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_state_7_0_reg_834 <= reg_1037;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        add_ln126_reg_2457 <= add_ln126_fu_1149_p2;
        trunc_ln130_reg_2477 <= trunc_ln130_fu_1185_p1;
        trunc_ln2_reg_2462 <= {{add_ln126_2_fu_1143_p2[15:8]}};
        trunc_ln3_reg_2467 <= {{add_ln126_1_fu_1137_p2[23:16]}};
        trunc_ln4_reg_2472 <= {{add_ln125_1_fu_1132_p2[31:24]}};
        trunc_ln6_reg_2482 <= {{select_ln125_fu_1083_p3[15:8]}};
        trunc_ln7_reg_2487 <= {{select_ln125_fu_1083_p3[23:16]}};
        trunc_ln8_reg_2492 <= {{select_ln125_fu_1083_p3[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln108_reg_2443 <= icmp_ln108_fu_1043_p2;
        trunc_ln109_1_reg_2452 <= trunc_ln109_1_fu_1058_p1;
        trunc_ln109_reg_2447 <= trunc_ln109_fu_1049_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state83))) begin
        reg_1001 <= grp_sha256_transform_fu_852_ap_return_1;
        reg_1007 <= grp_sha256_transform_fu_852_ap_return_2;
        reg_1013 <= grp_sha256_transform_fu_852_ap_return_3;
        reg_1019 <= grp_sha256_transform_fu_852_ap_return_4;
        reg_1025 <= grp_sha256_transform_fu_852_ap_return_5;
        reg_1031 <= grp_sha256_transform_fu_852_ap_return_6;
        reg_1037 <= grp_sha256_transform_fu_852_ap_return_7;
        reg_995 <= grp_sha256_transform_fu_852_ap_return_0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

always @ (*) begin
    if ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_done == 1'b0)) begin
        ap_ST_fsm_state151_blk = 1'b1;
    end else begin
        ap_ST_fsm_state151_blk = 1'b0;
    end
end

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state85_on_subcall_done)) begin
        ap_ST_fsm_state85_blk = 1'b1;
    end else begin
        ap_ST_fsm_state85_blk = 1'b0;
    end
end

assign ap_ST_fsm_state86_blk = 1'b0;

always @ (*) begin
    if ((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b0)) begin
        ap_ST_fsm_state87_blk = 1'b1;
    end else begin
        ap_ST_fsm_state87_blk = 1'b0;
    end
end

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state152) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        ctx_data_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        ctx_data_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        ctx_data_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        ctx_data_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        ctx_data_address0 = zext_ln109_fu_1053_p1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        ctx_data_address0 = grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_address0;
    end else if (((icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_data_address0 = grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_address0;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        ctx_data_address0 = grp_sha256_transform_fu_852_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_address0 = grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_address0;
    end else begin
        ctx_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        ctx_data_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        ctx_data_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        ctx_data_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        ctx_data_address1 = 64'd63;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        ctx_data_address1 = grp_sha256_transform_fu_852_data_address1;
    end else begin
        ctx_data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        ctx_data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        ctx_data_ce0 = grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_ce0;
    end else if (((icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_data_ce0 = grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_ce0;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        ctx_data_ce0 = grp_sha256_transform_fu_852_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_ce0 = grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_ce0;
    end else begin
        ctx_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88))) begin
        ctx_data_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        ctx_data_ce1 = grp_sha256_transform_fu_852_data_ce1;
    end else begin
        ctx_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        ctx_data_d0 = trunc_ln7_reg_2487;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        ctx_data_d0 = trunc_ln130_reg_2477;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        ctx_data_d0 = trunc_ln3_reg_2467;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        ctx_data_d0 = trunc_ln2_reg_2462;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        ctx_data_d0 = 8'd128;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        ctx_data_d0 = grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_d0;
    end else if (((icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_data_d0 = grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_d0 = grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_d0;
    end else begin
        ctx_data_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        ctx_data_d1 = trunc_ln8_reg_2492;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        ctx_data_d1 = trunc_ln6_reg_2482;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        ctx_data_d1 = trunc_ln4_reg_2472;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        ctx_data_d1 = add_ln126_reg_2457;
    end else begin
        ctx_data_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        ctx_data_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        ctx_data_we0 = grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ctx_data_we0;
    end else if (((icmp_ln108_reg_2443 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        ctx_data_we0 = grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ctx_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_we0 = grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ctx_data_we0;
    end else begin
        ctx_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88))) begin
        ctx_data_we1 = 1'b1;
    end else begin
        ctx_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_0_read = ctx_state_0_0_reg_764;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_0_read = p_read2;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_1_read = ctx_state_1_0_reg_774;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_1_read = p_read4;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_2_read = ctx_state_2_0_reg_784;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_2_read = p_read5;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_2_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_3_read = ctx_state_3_0_reg_794;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_3_read = p_read6;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_3_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_4_read = ctx_state_4_0_reg_804;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_4_read = p_read7;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_4_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_5_read = ctx_state_5_0_reg_814;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_5_read = p_read8;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_5_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_6_read = ctx_state_6_0_reg_824;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_6_read = p_read9;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_6_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_sha256_transform_fu_852_ctx_state_7_read = ctx_state_7_0_reg_834;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_sha256_transform_fu_852_ctx_state_7_read = p_read10;
    end else begin
        grp_sha256_transform_fu_852_ctx_state_7_read = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln108_fu_1043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else if (((icmp_ln108_fu_1043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            if (((1'b0 == ap_block_state85_on_subcall_done) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            if (((grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            if (((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln125_1_fu_1132_p2 = (shl_ln125_fu_1062_p2 + ctx_bitlen_0_read);

assign add_ln125_fu_1078_p2 = (p_read3 + 32'd1);

assign add_ln126_1_fu_1137_p2 = (trunc_ln125_7_fu_1124_p3 + trunc_ln125_4_fu_1118_p1);

assign add_ln126_2_fu_1143_p2 = (trunc_ln125_5_fu_1110_p3 + trunc_ln125_2_fu_1104_p1);

assign add_ln126_fu_1149_p2 = (trunc_ln125_1_fu_1101_p1 + trunc_ln1_fu_1093_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

assign ap_NS_fsm_state33 = ap_NS_fsm[32'd32];

assign ap_NS_fsm_state86 = ap_NS_fsm[32'd85];

assign ap_NS_fsm_state99 = ap_NS_fsm[32'd98];

always @ (*) begin
    ap_block_state85_on_subcall_done = ((grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_done == 1'b0) & (icmp_ln108_reg_2443 == 1'd0));
end

assign ap_return_0 = select_ln148_fu_1411_p3;

assign ap_return_1 = select_ln148_1_fu_1418_p3;

assign ap_return_10 = select_ln148_10_fu_1481_p3;

assign ap_return_11 = select_ln148_11_fu_1488_p3;

assign ap_return_12 = select_ln148_12_fu_1495_p3;

assign ap_return_13 = select_ln148_13_fu_1502_p3;

assign ap_return_14 = select_ln148_14_fu_1509_p3;

assign ap_return_15 = select_ln148_15_fu_1516_p3;

assign ap_return_16 = select_ln148_16_fu_1523_p3;

assign ap_return_17 = select_ln148_17_fu_1530_p3;

assign ap_return_18 = select_ln148_18_fu_1537_p3;

assign ap_return_19 = select_ln148_19_fu_1544_p3;

assign ap_return_2 = select_ln148_2_fu_1425_p3;

assign ap_return_20 = select_ln148_20_fu_1551_p3;

assign ap_return_21 = select_ln148_21_fu_1558_p3;

assign ap_return_22 = select_ln148_22_fu_1565_p3;

assign ap_return_23 = select_ln148_23_fu_1572_p3;

assign ap_return_24 = select_ln148_24_fu_1579_p3;

assign ap_return_25 = select_ln148_25_fu_1586_p3;

assign ap_return_26 = select_ln148_26_fu_1593_p3;

assign ap_return_27 = select_ln148_27_fu_1600_p3;

assign ap_return_28 = select_ln148_28_fu_1607_p3;

assign ap_return_29 = select_ln148_29_fu_1614_p3;

assign ap_return_3 = select_ln148_3_fu_1432_p3;

assign ap_return_30 = select_ln148_30_fu_1621_p3;

assign ap_return_31 = select_ln148_31_fu_1628_p3;

assign ap_return_4 = select_ln148_4_fu_1439_p3;

assign ap_return_5 = select_ln148_5_fu_1446_p3;

assign ap_return_6 = select_ln148_6_fu_1453_p3;

assign ap_return_7 = select_ln148_7_fu_1460_p3;

assign ap_return_8 = select_ln148_8_fu_1467_p3;

assign ap_return_9 = select_ln148_9_fu_1474_p3;

assign grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start = grp_sha256_final_Pipeline_VITIS_LOOP_110_1_fu_880_ap_start_reg;

assign grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start = grp_sha256_final_Pipeline_VITIS_LOOP_115_2_fu_844_ap_start_reg;

assign grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start = grp_sha256_final_Pipeline_VITIS_LOOP_118_3_fu_874_ap_start_reg;

assign grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start = grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_ap_start_reg;

assign grp_sha256_transform_fu_852_ap_start = grp_sha256_transform_fu_852_ap_start_reg;

assign icmp_ln108_fu_1043_p2 = ((p_read < 32'd56) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_1073_p2 = ((ctx_bitlen_0_read > xor_ln125_fu_1067_p2) ? 1'b1 : 1'b0);

assign select_ln125_fu_1083_p3 = ((icmp_ln125_fu_1073_p2[0:0] == 1'b1) ? add_ln125_fu_1078_p2 : p_read3);

assign select_ln148_10_fu_1481_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag30_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_10_064_out : p_read11);

assign select_ln148_11_fu_1488_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag33_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_11_063_out : p_read123);

assign select_ln148_12_fu_1495_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag36_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_12_061_out : p_read13);

assign select_ln148_13_fu_1502_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag39_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_13_060_out : p_read14);

assign select_ln148_14_fu_1509_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag43_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1445_058_out : p_read15);

assign select_ln148_15_fu_1516_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag47_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_15_057_out : p_read16);

assign select_ln148_16_fu_1523_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag50_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_16_055_out : p_read17);

assign select_ln148_17_fu_1530_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag53_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_17_054_out : p_read18);

assign select_ln148_18_fu_1537_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag56_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_18_052_out : p_read19);

assign select_ln148_19_fu_1544_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag59_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_19_051_out : p_read20);

assign select_ln148_1_fu_1418_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag3_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_1_038_out : p_read211);

assign select_ln148_20_fu_1551_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag62_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_20_049_out : p_read21);

assign select_ln148_21_fu_1558_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag65_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_21_048_out : p_read22);

assign select_ln148_22_fu_1565_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag68_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_22_046_out : p_read23);

assign select_ln148_23_fu_1572_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag71_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_23_045_out : p_read24);

assign select_ln148_24_fu_1579_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag74_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_24_043_out : p_read25);

assign select_ln148_25_fu_1586_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag77_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_25_042_out : p_read26);

assign select_ln148_26_fu_1593_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag80_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_26_040_out : p_read27);

assign select_ln148_27_fu_1600_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag84_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2786_039_out : p_read28);

assign select_ln148_28_fu_1607_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag88_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_28_037_out : p_read29);

assign select_ln148_29_fu_1614_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag91_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_29_036_out : p_read30);

assign select_ln148_2_fu_1425_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag6_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_2_041_out : p_read34);

assign select_ln148_30_fu_1621_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag94_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_30_034_out : p_read31);

assign select_ln148_31_fu_1628_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag97_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_31_033_out : p_read32);

assign select_ln148_3_fu_1432_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag9_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_3_044_out : p_read412);

assign select_ln148_4_fu_1439_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag12_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_4_047_out : p_read513);

assign select_ln148_5_fu_1446_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag15_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_5_050_out : p_read614);

assign select_ln148_6_fu_1453_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag18_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_6_053_out : p_read715);

assign select_ln148_7_fu_1460_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag21_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_7_056_out : p_read816);

assign select_ln148_8_fu_1467_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag24_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_8_059_out : p_read917);

assign select_ln148_9_fu_1474_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag27_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_9_062_out : p_read1018);

assign select_ln148_fu_1411_p3 = ((grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_write_flag_0_out[0:0] == 1'b1) ? grp_sha256_final_Pipeline_VITIS_LOOP_138_4_fu_887_hash_0_035_out : p_read12);

assign shl_ln125_fu_1062_p2 = p_read << 32'd3;

assign trunc_ln109_1_fu_1058_p1 = p_read[5:0];

assign trunc_ln109_fu_1049_p1 = p_read[6:0];

assign trunc_ln125_1_fu_1101_p1 = ctx_bitlen_0_read[7:0];

assign trunc_ln125_2_fu_1104_p1 = ctx_bitlen_0_read[15:0];

assign trunc_ln125_3_fu_1107_p1 = p_read[12:0];

assign trunc_ln125_4_fu_1118_p1 = ctx_bitlen_0_read[23:0];

assign trunc_ln125_5_fu_1110_p3 = {{trunc_ln125_3_fu_1107_p1}, {3'd0}};

assign trunc_ln125_6_fu_1121_p1 = p_read[20:0];

assign trunc_ln125_7_fu_1124_p3 = {{trunc_ln125_6_fu_1121_p1}, {3'd0}};

assign trunc_ln125_fu_1090_p1 = p_read[4:0];

assign trunc_ln130_fu_1185_p1 = select_ln125_fu_1083_p3[7:0];

assign trunc_ln1_fu_1093_p3 = {{trunc_ln125_fu_1090_p1}, {3'd0}};

assign xor_ln125_fu_1067_p2 = (shl_ln125_fu_1062_p2 ^ 32'd4294967295);

assign zext_ln109_fu_1053_p1 = p_read;

endmodule //sha256_sha256_final
