
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401998 <.init>:
  401998:	stp	x29, x30, [sp, #-16]!
  40199c:	mov	x29, sp
  4019a0:	bl	402e80 <tigetstr@plt+0xfa0>
  4019a4:	ldp	x29, x30, [sp], #16
  4019a8:	ret

Disassembly of section .plt:

00000000004019b0 <mbrtowc@plt-0x20>:
  4019b0:	stp	x16, x30, [sp, #-16]!
  4019b4:	adrp	x16, 417000 <tigetstr@plt+0x15120>
  4019b8:	ldr	x17, [x16, #4088]
  4019bc:	add	x16, x16, #0xff8
  4019c0:	br	x17
  4019c4:	nop
  4019c8:	nop
  4019cc:	nop

00000000004019d0 <mbrtowc@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  4019d4:	ldr	x17, [x16]
  4019d8:	add	x16, x16, #0x0
  4019dc:	br	x17

00000000004019e0 <memcpy@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  4019e4:	ldr	x17, [x16, #8]
  4019e8:	add	x16, x16, #0x8
  4019ec:	br	x17

00000000004019f0 <memmove@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  4019f4:	ldr	x17, [x16, #16]
  4019f8:	add	x16, x16, #0x10
  4019fc:	br	x17

0000000000401a00 <_exit@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a04:	ldr	x17, [x16, #24]
  401a08:	add	x16, x16, #0x18
  401a0c:	br	x17

0000000000401a10 <strlen@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a14:	ldr	x17, [x16, #32]
  401a18:	add	x16, x16, #0x20
  401a1c:	br	x17

0000000000401a20 <fputs@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a24:	ldr	x17, [x16, #40]
  401a28:	add	x16, x16, #0x28
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a34:	ldr	x17, [x16, #48]
  401a38:	add	x16, x16, #0x30
  401a3c:	br	x17

0000000000401a40 <dup@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a44:	ldr	x17, [x16, #56]
  401a48:	add	x16, x16, #0x38
  401a4c:	br	x17

0000000000401a50 <setupterm@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a54:	ldr	x17, [x16, #64]
  401a58:	add	x16, x16, #0x40
  401a5c:	br	x17

0000000000401a60 <sigprocmask@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a64:	ldr	x17, [x16, #72]
  401a68:	add	x16, x16, #0x48
  401a6c:	br	x17

0000000000401a70 <__sigsetjmp@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a74:	ldr	x17, [x16, #80]
  401a78:	add	x16, x16, #0x50
  401a7c:	br	x17

0000000000401a80 <putp@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a84:	ldr	x17, [x16, #88]
  401a88:	add	x16, x16, #0x58
  401a8c:	br	x17

0000000000401a90 <sprintf@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401a94:	ldr	x17, [x16, #96]
  401a98:	add	x16, x16, #0x60
  401a9c:	br	x17

0000000000401aa0 <__cxa_atexit@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401aa4:	ldr	x17, [x16, #104]
  401aa8:	add	x16, x16, #0x68
  401aac:	br	x17

0000000000401ab0 <fputc@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ab4:	ldr	x17, [x16, #112]
  401ab8:	add	x16, x16, #0x70
  401abc:	br	x17

0000000000401ac0 <kill@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ac4:	ldr	x17, [x16, #120]
  401ac8:	add	x16, x16, #0x78
  401acc:	br	x17

0000000000401ad0 <fork@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ad4:	ldr	x17, [x16, #128]
  401ad8:	add	x16, x16, #0x80
  401adc:	br	x17

0000000000401ae0 <tcgetattr@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ae4:	ldr	x17, [x16, #136]
  401ae8:	add	x16, x16, #0x88
  401aec:	br	x17

0000000000401af0 <fileno@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401af4:	ldr	x17, [x16, #144]
  401af8:	add	x16, x16, #0x90
  401afc:	br	x17

0000000000401b00 <signal@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b04:	ldr	x17, [x16, #152]
  401b08:	add	x16, x16, #0x98
  401b0c:	br	x17

0000000000401b10 <fclose@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b14:	ldr	x17, [x16, #160]
  401b18:	add	x16, x16, #0xa0
  401b1c:	br	x17

0000000000401b20 <fopen@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b24:	ldr	x17, [x16, #168]
  401b28:	add	x16, x16, #0xa8
  401b2c:	br	x17

0000000000401b30 <malloc@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b34:	ldr	x17, [x16, #176]
  401b38:	add	x16, x16, #0xb0
  401b3c:	br	x17

0000000000401b40 <wcwidth@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b44:	ldr	x17, [x16, #184]
  401b48:	add	x16, x16, #0xb8
  401b4c:	br	x17

0000000000401b50 <open@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b54:	ldr	x17, [x16, #192]
  401b58:	add	x16, x16, #0xc0
  401b5c:	br	x17

0000000000401b60 <tparm@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b64:	ldr	x17, [x16, #200]
  401b68:	add	x16, x16, #0xc8
  401b6c:	br	x17

0000000000401b70 <sigemptyset@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b74:	ldr	x17, [x16, #208]
  401b78:	add	x16, x16, #0xd0
  401b7c:	br	x17

0000000000401b80 <bindtextdomain@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b84:	ldr	x17, [x16, #216]
  401b88:	add	x16, x16, #0xd8
  401b8c:	br	x17

0000000000401b90 <__libc_start_main@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401b94:	ldr	x17, [x16, #224]
  401b98:	add	x16, x16, #0xe0
  401b9c:	br	x17

0000000000401ba0 <tigetflag@plt>:
  401ba0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ba4:	ldr	x17, [x16, #232]
  401ba8:	add	x16, x16, #0xe8
  401bac:	br	x17

0000000000401bb0 <memset@plt>:
  401bb0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bb4:	ldr	x17, [x16, #240]
  401bb8:	add	x16, x16, #0xf0
  401bbc:	br	x17

0000000000401bc0 <sleep@plt>:
  401bc0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bc4:	ldr	x17, [x16, #248]
  401bc8:	add	x16, x16, #0xf8
  401bcc:	br	x17

0000000000401bd0 <realloc@plt>:
  401bd0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bd4:	ldr	x17, [x16, #256]
  401bd8:	add	x16, x16, #0x100
  401bdc:	br	x17

0000000000401be0 <getc@plt>:
  401be0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401be4:	ldr	x17, [x16, #264]
  401be8:	add	x16, x16, #0x108
  401bec:	br	x17

0000000000401bf0 <strdup@plt>:
  401bf0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401bf4:	ldr	x17, [x16, #272]
  401bf8:	add	x16, x16, #0x110
  401bfc:	br	x17

0000000000401c00 <close@plt>:
  401c00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c04:	ldr	x17, [x16, #280]
  401c08:	add	x16, x16, #0x118
  401c0c:	br	x17

0000000000401c10 <strrchr@plt>:
  401c10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c14:	ldr	x17, [x16, #288]
  401c18:	add	x16, x16, #0x120
  401c1c:	br	x17

0000000000401c20 <__gmon_start__@plt>:
  401c20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c24:	ldr	x17, [x16, #296]
  401c28:	add	x16, x16, #0x128
  401c2c:	br	x17

0000000000401c30 <fseek@plt>:
  401c30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c34:	ldr	x17, [x16, #304]
  401c38:	add	x16, x16, #0x130
  401c3c:	br	x17

0000000000401c40 <abort@plt>:
  401c40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c44:	ldr	x17, [x16, #312]
  401c48:	add	x16, x16, #0x138
  401c4c:	br	x17

0000000000401c50 <feof@plt>:
  401c50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c54:	ldr	x17, [x16, #320]
  401c58:	add	x16, x16, #0x140
  401c5c:	br	x17

0000000000401c60 <puts@plt>:
  401c60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c64:	ldr	x17, [x16, #328]
  401c68:	add	x16, x16, #0x148
  401c6c:	br	x17

0000000000401c70 <textdomain@plt>:
  401c70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c74:	ldr	x17, [x16, #336]
  401c78:	add	x16, x16, #0x150
  401c7c:	br	x17

0000000000401c80 <execvp@plt>:
  401c80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c84:	ldr	x17, [x16, #344]
  401c88:	add	x16, x16, #0x158
  401c8c:	br	x17

0000000000401c90 <strcmp@plt>:
  401c90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401c94:	ldr	x17, [x16, #352]
  401c98:	add	x16, x16, #0x160
  401c9c:	br	x17

0000000000401ca0 <warn@plt>:
  401ca0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ca4:	ldr	x17, [x16, #360]
  401ca8:	add	x16, x16, #0x168
  401cac:	br	x17

0000000000401cb0 <__ctype_b_loc@plt>:
  401cb0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cb4:	ldr	x17, [x16, #368]
  401cb8:	add	x16, x16, #0x170
  401cbc:	br	x17

0000000000401cc0 <fread@plt>:
  401cc0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cc4:	ldr	x17, [x16, #376]
  401cc8:	add	x16, x16, #0x178
  401ccc:	br	x17

0000000000401cd0 <free@plt>:
  401cd0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cd4:	ldr	x17, [x16, #384]
  401cd8:	add	x16, x16, #0x180
  401cdc:	br	x17

0000000000401ce0 <ungetc@plt>:
  401ce0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ce4:	ldr	x17, [x16, #392]
  401ce8:	add	x16, x16, #0x188
  401cec:	br	x17

0000000000401cf0 <__ctype_get_mb_cur_max@plt>:
  401cf0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401cf4:	ldr	x17, [x16, #400]
  401cf8:	add	x16, x16, #0x190
  401cfc:	br	x17

0000000000401d00 <siglongjmp@plt>:
  401d00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d04:	ldr	x17, [x16, #408]
  401d08:	add	x16, x16, #0x198
  401d0c:	br	x17

0000000000401d10 <fwrite@plt>:
  401d10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d14:	ldr	x17, [x16, #416]
  401d18:	add	x16, x16, #0x1a0
  401d1c:	br	x17

0000000000401d20 <fcntl@plt>:
  401d20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d24:	ldr	x17, [x16, #424]
  401d28:	add	x16, x16, #0x1a8
  401d2c:	br	x17

0000000000401d30 <wait@plt>:
  401d30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d34:	ldr	x17, [x16, #432]
  401d38:	add	x16, x16, #0x1b0
  401d3c:	br	x17

0000000000401d40 <dcngettext@plt>:
  401d40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d44:	ldr	x17, [x16, #440]
  401d48:	add	x16, x16, #0x1b8
  401d4c:	br	x17

0000000000401d50 <fflush@plt>:
  401d50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d54:	ldr	x17, [x16, #448]
  401d58:	add	x16, x16, #0x1c0
  401d5c:	br	x17

0000000000401d60 <strcpy@plt>:
  401d60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d64:	ldr	x17, [x16, #456]
  401d68:	add	x16, x16, #0x1c8
  401d6c:	br	x17

0000000000401d70 <warnx@plt>:
  401d70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d74:	ldr	x17, [x16, #464]
  401d78:	add	x16, x16, #0x1d0
  401d7c:	br	x17

0000000000401d80 <read@plt>:
  401d80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d84:	ldr	x17, [x16, #472]
  401d88:	add	x16, x16, #0x1d8
  401d8c:	br	x17

0000000000401d90 <tcsetattr@plt>:
  401d90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401d94:	ldr	x17, [x16, #480]
  401d98:	add	x16, x16, #0x1e0
  401d9c:	br	x17

0000000000401da0 <isatty@plt>:
  401da0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401da4:	ldr	x17, [x16, #488]
  401da8:	add	x16, x16, #0x1e8
  401dac:	br	x17

0000000000401db0 <dcgettext@plt>:
  401db0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401db4:	ldr	x17, [x16, #496]
  401db8:	add	x16, x16, #0x1f0
  401dbc:	br	x17

0000000000401dc0 <regexec@plt>:
  401dc0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401dc4:	ldr	x17, [x16, #504]
  401dc8:	add	x16, x16, #0x1f8
  401dcc:	br	x17

0000000000401dd0 <regfree@plt>:
  401dd0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401dd4:	ldr	x17, [x16, #512]
  401dd8:	add	x16, x16, #0x200
  401ddc:	br	x17

0000000000401de0 <regcomp@plt>:
  401de0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401de4:	ldr	x17, [x16, #520]
  401de8:	add	x16, x16, #0x208
  401dec:	br	x17

0000000000401df0 <strncpy@plt>:
  401df0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401df4:	ldr	x17, [x16, #528]
  401df8:	add	x16, x16, #0x210
  401dfc:	br	x17

0000000000401e00 <sigaddset@plt>:
  401e00:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e04:	ldr	x17, [x16, #536]
  401e08:	add	x16, x16, #0x218
  401e0c:	br	x17

0000000000401e10 <printf@plt>:
  401e10:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e14:	ldr	x17, [x16, #544]
  401e18:	add	x16, x16, #0x220
  401e1c:	br	x17

0000000000401e20 <__assert_fail@plt>:
  401e20:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e24:	ldr	x17, [x16, #552]
  401e28:	add	x16, x16, #0x228
  401e2c:	br	x17

0000000000401e30 <__errno_location@plt>:
  401e30:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e34:	ldr	x17, [x16, #560]
  401e38:	add	x16, x16, #0x230
  401e3c:	br	x17

0000000000401e40 <regerror@plt>:
  401e40:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e44:	ldr	x17, [x16, #568]
  401e48:	add	x16, x16, #0x238
  401e4c:	br	x17

0000000000401e50 <getenv@plt>:
  401e50:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e54:	ldr	x17, [x16, #576]
  401e58:	add	x16, x16, #0x240
  401e5c:	br	x17

0000000000401e60 <putchar@plt>:
  401e60:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e64:	ldr	x17, [x16, #584]
  401e68:	add	x16, x16, #0x248
  401e6c:	br	x17

0000000000401e70 <__xstat@plt>:
  401e70:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e74:	ldr	x17, [x16, #592]
  401e78:	add	x16, x16, #0x250
  401e7c:	br	x17

0000000000401e80 <tigetnum@plt>:
  401e80:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e84:	ldr	x17, [x16, #600]
  401e88:	add	x16, x16, #0x258
  401e8c:	br	x17

0000000000401e90 <fprintf@plt>:
  401e90:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401e94:	ldr	x17, [x16, #608]
  401e98:	add	x16, x16, #0x260
  401e9c:	br	x17

0000000000401ea0 <err@plt>:
  401ea0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ea4:	ldr	x17, [x16, #616]
  401ea8:	add	x16, x16, #0x268
  401eac:	br	x17

0000000000401eb0 <ioctl@plt>:
  401eb0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401eb4:	ldr	x17, [x16, #624]
  401eb8:	add	x16, x16, #0x270
  401ebc:	br	x17

0000000000401ec0 <setlocale@plt>:
  401ec0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ec4:	ldr	x17, [x16, #632]
  401ec8:	add	x16, x16, #0x278
  401ecc:	br	x17

0000000000401ed0 <ferror@plt>:
  401ed0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ed4:	ldr	x17, [x16, #640]
  401ed8:	add	x16, x16, #0x280
  401edc:	br	x17

0000000000401ee0 <tigetstr@plt>:
  401ee0:	adrp	x16, 418000 <tigetstr@plt+0x16120>
  401ee4:	ldr	x17, [x16, #648]
  401ee8:	add	x16, x16, #0x288
  401eec:	br	x17

Disassembly of section .text:

0000000000401ef0 <.text>:
  401ef0:	sub	sp, sp, #0x7d0
  401ef4:	mov	x2, #0x6b8                 	// #1720
  401ef8:	add	x3, sp, #0x118
  401efc:	stp	x29, x30, [sp]
  401f00:	mov	x29, sp
  401f04:	stp	x19, x20, [sp, #16]
  401f08:	mov	w20, w0
  401f0c:	mov	x19, x1
  401f10:	mov	x0, x3
  401f14:	mov	w1, #0x0                   	// #0
  401f18:	stp	x21, x22, [sp, #32]
  401f1c:	adrp	x21, 406000 <tigetstr@plt+0x4120>
  401f20:	add	x21, x21, #0x373
  401f24:	str	x23, [sp, #48]
  401f28:	str	wzr, [sp, #92]
  401f2c:	bl	401bb0 <memset@plt>
  401f30:	mov	x3, x0
  401f34:	mov	w0, #0xb                   	// #11
  401f38:	str	w0, [sp, #424]
  401f3c:	mov	w0, #0x18                  	// #24
  401f40:	str	w0, [sp, #800]
  401f44:	mov	w0, #0x50                  	// #80
  401f48:	str	w0, [sp, #936]
  401f4c:	mov	w0, #0x2320                	// #8992
  401f50:	movk	w0, #0x1050, lsl #16
  401f54:	str	w0, [sp, #1996]
  401f58:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  401f5c:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  401f60:	add	x1, x1, #0xcae
  401f64:	str	x3, [x0, #720]
  401f68:	mov	w0, #0x6                   	// #6
  401f6c:	bl	401ec0 <setlocale@plt>
  401f70:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  401f74:	add	x1, x1, #0x361
  401f78:	mov	x0, x21
  401f7c:	bl	401b80 <bindtextdomain@plt>
  401f80:	mov	x0, x21
  401f84:	bl	401c70 <textdomain@plt>
  401f88:	adrp	x0, 403000 <tigetstr@plt+0x1120>
  401f8c:	add	x0, x0, #0x350
  401f90:	bl	405b10 <tigetstr@plt+0x3c30>
  401f94:	cmp	w20, #0x1
  401f98:	b.le	402218 <tigetstr@plt+0x338>
  401f9c:	ldr	x21, [x19, #8]
  401fa0:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  401fa4:	add	x1, x1, #0x37e
  401fa8:	mov	x0, x21
  401fac:	bl	401c90 <strcmp@plt>
  401fb0:	cbnz	w0, 4021d8 <tigetstr@plt+0x2f8>
  401fb4:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  401fb8:	mov	w2, #0x5                   	// #5
  401fbc:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  401fc0:	add	x1, x1, #0x385
  401fc4:	ldr	x19, [x0, #688]
  401fc8:	mov	x0, #0x0                   	// #0
  401fcc:	bl	401db0 <dcgettext@plt>
  401fd0:	mov	x1, x19
  401fd4:	bl	401a20 <fputs@plt>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	add	x1, x1, #0x38e
  401fe8:	bl	401db0 <dcgettext@plt>
  401fec:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  401ff0:	ldr	x2, [x1, #704]
  401ff4:	mov	x1, x0
  401ff8:	mov	x0, x19
  401ffc:	bl	401e90 <fprintf@plt>
  402000:	mov	x1, x19
  402004:	mov	w0, #0xa                   	// #10
  402008:	bl	401ab0 <fputc@plt>
  40200c:	mov	w2, #0x5                   	// #5
  402010:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402014:	mov	x0, #0x0                   	// #0
  402018:	add	x1, x1, #0x3a7
  40201c:	bl	401db0 <dcgettext@plt>
  402020:	mov	x1, x19
  402024:	bl	401a20 <fputs@plt>
  402028:	mov	w2, #0x5                   	// #5
  40202c:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402030:	mov	x0, #0x0                   	// #0
  402034:	add	x1, x1, #0x3cf
  402038:	bl	401db0 <dcgettext@plt>
  40203c:	mov	x1, x19
  402040:	bl	401a20 <fputs@plt>
  402044:	mov	w2, #0x5                   	// #5
  402048:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  40204c:	mov	x0, #0x0                   	// #0
  402050:	add	x1, x1, #0x3da
  402054:	bl	401db0 <dcgettext@plt>
  402058:	mov	x1, x19
  40205c:	bl	401a20 <fputs@plt>
  402060:	mov	w2, #0x5                   	// #5
  402064:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402068:	mov	x0, #0x0                   	// #0
  40206c:	add	x1, x1, #0x40d
  402070:	bl	401db0 <dcgettext@plt>
  402074:	mov	x1, x19
  402078:	bl	401a20 <fputs@plt>
  40207c:	mov	w2, #0x5                   	// #5
  402080:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402084:	mov	x0, #0x0                   	// #0
  402088:	add	x1, x1, #0x442
  40208c:	bl	401db0 <dcgettext@plt>
  402090:	mov	x1, x19
  402094:	bl	401a20 <fputs@plt>
  402098:	mov	w2, #0x5                   	// #5
  40209c:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4020a0:	mov	x0, #0x0                   	// #0
  4020a4:	add	x1, x1, #0x46f
  4020a8:	bl	401db0 <dcgettext@plt>
  4020ac:	mov	x1, x19
  4020b0:	bl	401a20 <fputs@plt>
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4020bc:	mov	x0, #0x0                   	// #0
  4020c0:	add	x1, x1, #0x4ad
  4020c4:	bl	401db0 <dcgettext@plt>
  4020c8:	mov	x1, x19
  4020cc:	bl	401a20 <fputs@plt>
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4020d8:	mov	x0, #0x0                   	// #0
  4020dc:	add	x1, x1, #0x4e8
  4020e0:	bl	401db0 <dcgettext@plt>
  4020e4:	mov	x1, x19
  4020e8:	bl	401a20 <fputs@plt>
  4020ec:	mov	w2, #0x5                   	// #5
  4020f0:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	add	x1, x1, #0x51c
  4020fc:	bl	401db0 <dcgettext@plt>
  402100:	mov	x1, x19
  402104:	bl	401a20 <fputs@plt>
  402108:	mov	w2, #0x5                   	// #5
  40210c:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402110:	mov	x0, #0x0                   	// #0
  402114:	add	x1, x1, #0x53f
  402118:	bl	401db0 <dcgettext@plt>
  40211c:	mov	x1, x19
  402120:	bl	401a20 <fputs@plt>
  402124:	mov	w2, #0x5                   	// #5
  402128:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  40212c:	mov	x0, #0x0                   	// #0
  402130:	add	x1, x1, #0x56f
  402134:	bl	401db0 <dcgettext@plt>
  402138:	mov	x1, x19
  40213c:	bl	401a20 <fputs@plt>
  402140:	mov	w2, #0x5                   	// #5
  402144:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402148:	mov	x0, #0x0                   	// #0
  40214c:	add	x1, x1, #0x5a5
  402150:	bl	401db0 <dcgettext@plt>
  402154:	mov	x1, x19
  402158:	bl	401a20 <fputs@plt>
  40215c:	mov	x1, x19
  402160:	mov	w0, #0xa                   	// #10
  402164:	bl	401ab0 <fputc@plt>
  402168:	mov	w2, #0x5                   	// #5
  40216c:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402170:	mov	x0, #0x0                   	// #0
  402174:	add	x1, x1, #0x5e3
  402178:	bl	401db0 <dcgettext@plt>
  40217c:	mov	x1, x0
  402180:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402184:	add	x0, x0, #0x5f5
  402188:	bl	401e10 <printf@plt>
  40218c:	mov	w2, #0x5                   	// #5
  402190:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402194:	mov	x0, #0x0                   	// #0
  402198:	add	x1, x1, #0x609
  40219c:	bl	401db0 <dcgettext@plt>
  4021a0:	mov	x1, x0
  4021a4:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4021a8:	add	x0, x0, #0x619
  4021ac:	bl	401e10 <printf@plt>
  4021b0:	mov	w2, #0x5                   	// #5
  4021b4:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4021b8:	mov	x0, #0x0                   	// #0
  4021bc:	add	x1, x1, #0x62d
  4021c0:	bl	401db0 <dcgettext@plt>
  4021c4:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4021c8:	add	x1, x1, #0x648
  4021cc:	bl	401e10 <printf@plt>
  4021d0:	mov	w0, #0x0                   	// #0
  4021d4:	bl	401a30 <exit@plt>
  4021d8:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4021dc:	mov	x0, x21
  4021e0:	add	x1, x1, #0x650
  4021e4:	bl	401c90 <strcmp@plt>
  4021e8:	cbnz	w0, 402218 <tigetstr@plt+0x338>
  4021ec:	mov	w2, #0x5                   	// #5
  4021f0:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4021f4:	mov	x0, #0x0                   	// #0
  4021f8:	add	x1, x1, #0xb58
  4021fc:	bl	401db0 <dcgettext@plt>
  402200:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  402204:	adrp	x2, 405000 <tigetstr@plt+0x3120>
  402208:	add	x2, x2, #0xb64
  40220c:	ldr	x1, [x1, #704]
  402210:	bl	401e10 <printf@plt>
  402214:	b	4021d0 <tigetstr@plt+0x2f0>
  402218:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  40221c:	mov	w0, #0x6                   	// #6
  402220:	add	x1, x1, #0xcae
  402224:	str	x19, [sp, #440]
  402228:	str	w20, [sp, #448]
  40222c:	bl	401ec0 <setlocale@plt>
  402230:	add	x1, sp, #0x118
  402234:	mov	w0, #0x1                   	// #1
  402238:	bl	401ae0 <tcgetattr@plt>
  40223c:	ldrb	w1, [sp, #1998]
  402240:	bfxil	w1, w0, #0, #1
  402244:	strb	w1, [sp, #1998]
  402248:	tbnz	w1, #0, 4022ec <tigetstr@plt+0x40c>
  40224c:	ldrb	w0, [sp, #299]
  402250:	ldrb	w1, [sp, #300]
  402254:	cmp	w0, #0xff
  402258:	cset	w0, ne  // ne = any
  40225c:	cmp	w1, #0xff
  402260:	cset	w1, ne  // ne = any
  402264:	ubfiz	w1, w1, #6, #2
  402268:	orr	w0, w1, w0, lsl #7
  40226c:	ldrb	w1, [sp, #1996]
  402270:	and	w1, w1, #0x3f
  402274:	orr	w0, w0, w1
  402278:	strb	w0, [sp, #1996]
  40227c:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402280:	add	x0, x0, #0x65a
  402284:	bl	401e50 <getenv@plt>
  402288:	cbnz	x0, 4022a0 <tigetstr@plt+0x3c0>
  40228c:	ldrb	w1, [sp, #1996]
  402290:	mov	w2, #0xffffffd7            	// #-41
  402294:	and	w1, w1, w2
  402298:	orr	w1, w1, #0x8
  40229c:	strb	w1, [sp, #1996]
  4022a0:	add	x2, sp, #0x8c
  4022a4:	mov	w1, #0x1                   	// #1
  4022a8:	bl	401a50 <setupterm@plt>
  4022ac:	ldr	w0, [sp, #140]
  4022b0:	cmp	w0, #0x0
  4022b4:	b.gt	4024b4 <tigetstr@plt+0x5d4>
  4022b8:	ldrb	w0, [sp, #1996]
  4022bc:	mov	w1, #0xffffffd7            	// #-41
  4022c0:	and	w0, w0, w1
  4022c4:	orr	w0, w0, #0x8
  4022c8:	strb	w0, [sp, #1996]
  4022cc:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4022d0:	add	x0, x0, #0x6a8
  4022d4:	bl	401e50 <getenv@plt>
  4022d8:	cmp	x0, #0x0
  4022dc:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4022e0:	add	x1, x1, #0x6ae
  4022e4:	csel	x0, x1, x0, eq  // eq = none
  4022e8:	str	x0, [sp, #456]
  4022ec:	add	x1, sp, #0x118
  4022f0:	mov	w0, #0x0                   	// #0
  4022f4:	bl	401ae0 <tcgetattr@plt>
  4022f8:	ldrb	w1, [sp, #1997]
  4022fc:	bfi	w1, w0, #7, #1
  402300:	mov	w0, #0x2                   	// #2
  402304:	strb	w1, [sp, #1997]
  402308:	add	x1, sp, #0x118
  40230c:	bl	401ae0 <tcgetattr@plt>
  402310:	add	x1, sp, #0x118
  402314:	add	x0, sp, #0x154
  402318:	mov	x2, #0x3c                  	// #60
  40231c:	bl	4019e0 <memcpy@plt>
  402320:	ldr	w0, [sp, #284]
  402324:	mov	w1, #0x1800                	// #6144
  402328:	and	w0, w0, #0x1800
  40232c:	cmp	w0, w1
  402330:	ldrb	w0, [sp, #1997]
  402334:	cset	w1, ne  // ne = any
  402338:	bfi	w0, w1, #2, #1
  40233c:	strb	w0, [sp, #1997]
  402340:	ldrb	w0, [sp, #1998]
  402344:	tbnz	w0, #0, 402360 <tigetstr@plt+0x480>
  402348:	ldr	w0, [sp, #292]
  40234c:	mov	w1, #0xfffffff5            	// #-11
  402350:	and	w0, w0, w1
  402354:	str	w0, [sp, #292]
  402358:	mov	w0, #0x100                 	// #256
  40235c:	strh	w0, [sp, #302]
  402360:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402364:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  402368:	add	x1, x1, #0xd84
  40236c:	ldr	x0, [x0, #704]
  402370:	bl	401c90 <strcmp@plt>
  402374:	cbnz	w0, 402384 <tigetstr@plt+0x4a4>
  402378:	ldrb	w0, [sp, #1997]
  40237c:	eor	w0, w0, #0x40
  402380:	strb	w0, [sp, #1997]
  402384:	add	x0, sp, #0x118
  402388:	bl	403eb4 <tigetstr@plt+0x1fd4>
  40238c:	ldr	w0, [sp, #800]
  402390:	mov	w1, #0x2                   	// #2
  402394:	sdiv	w0, w0, w1
  402398:	sub	w0, w0, #0x1
  40239c:	cmp	w0, #0x0
  4023a0:	csinc	w0, w0, wzr, gt
  4023a4:	str	w0, [sp, #424]
  4023a8:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4023ac:	add	x0, x0, #0x6b6
  4023b0:	bl	401e50 <getenv@plt>
  4023b4:	mov	x1, x0
  4023b8:	cbnz	x0, 40276c <tigetstr@plt+0x88c>
  4023bc:	mov	w22, #0x0                   	// #0
  4023c0:	mov	w23, #0xa                   	// #10
  4023c4:	str	xzr, [sp, #80]
  4023c8:	stp	wzr, wzr, [sp, #96]
  4023cc:	str	wzr, [sp, #104]
  4023d0:	ldr	w1, [sp, #448]
  4023d4:	sub	w1, w1, #0x1
  4023d8:	str	w1, [sp, #448]
  4023dc:	cmp	w1, #0x0
  4023e0:	b.gt	402778 <tigetstr@plt+0x898>
  4023e4:	ldrb	w0, [sp, #1996]
  4023e8:	tbz	w0, #2, 402428 <tigetstr@plt+0x548>
  4023ec:	ldr	x0, [sp, #872]
  4023f0:	cbz	x0, 40241c <tigetstr@plt+0x53c>
  4023f4:	ldrsb	w0, [x0]
  4023f8:	cbz	w0, 40241c <tigetstr@plt+0x53c>
  4023fc:	ldr	x0, [sp, #816]
  402400:	cbz	x0, 40241c <tigetstr@plt+0x53c>
  402404:	ldrsb	w0, [x0]
  402408:	cbz	w0, 40241c <tigetstr@plt+0x53c>
  40240c:	ldr	x0, [sp, #928]
  402410:	cbz	x0, 40241c <tigetstr@plt+0x53c>
  402414:	ldrsb	w0, [x0]
  402418:	cbnz	w0, 40281c <tigetstr@plt+0x93c>
  40241c:	ldrb	w0, [sp, #1996]
  402420:	and	w0, w0, #0xfffffffb
  402424:	strb	w0, [sp, #1996]
  402428:	ldr	w0, [sp, #420]
  40242c:	cbnz	w0, 40243c <tigetstr@plt+0x55c>
  402430:	ldr	w0, [sp, #800]
  402434:	sub	w0, w0, #0x1
  402438:	str	w0, [sp, #420]
  40243c:	ldr	w0, [sp, #420]
  402440:	cmp	w1, #0x2
  402444:	str	w0, [sp, #88]
  402448:	mov	w19, #0x1                   	// #1
  40244c:	ldr	w0, [sp, #92]
  402450:	csel	w0, w0, w19, lt  // lt = tstop
  402454:	str	w0, [sp, #92]
  402458:	ldrsb	w0, [sp, #1997]
  40245c:	tbnz	w0, #31, 40282c <tigetstr@plt+0x94c>
  402460:	cbnz	w1, 40282c <tigetstr@plt+0x94c>
  402464:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402468:	add	x1, x1, #0x6bb
  40246c:	mov	w2, #0x5                   	// #5
  402470:	mov	x0, #0x0                   	// #0
  402474:	bl	401db0 <dcgettext@plt>
  402478:	bl	401d70 <warnx@plt>
  40247c:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402480:	mov	w2, #0x5                   	// #5
  402484:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  402488:	add	x1, x1, #0xb89
  40248c:	ldr	x20, [x0, #680]
  402490:	mov	x0, #0x0                   	// #0
  402494:	bl	401db0 <dcgettext@plt>
  402498:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  40249c:	ldr	x2, [x1, #704]
  4024a0:	mov	x1, x0
  4024a4:	mov	x0, x20
  4024a8:	bl	401e90 <fprintf@plt>
  4024ac:	mov	w0, w19
  4024b0:	b	4021d4 <tigetstr@plt+0x2f4>
  4024b4:	add	x2, sp, #0x90
  4024b8:	mov	x1, #0x5413                	// #21523
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	bl	401eb0 <ioctl@plt>
  4024c4:	tbz	w0, #31, 4024ec <tigetstr@plt+0x60c>
  4024c8:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  4024cc:	add	x0, x0, #0xd98
  4024d0:	bl	401e80 <tigetnum@plt>
  4024d4:	str	w0, [sp, #800]
  4024d8:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4024dc:	add	x0, x0, #0x65f
  4024e0:	bl	401e80 <tigetnum@plt>
  4024e4:	str	w0, [sp, #936]
  4024e8:	b	402514 <tigetstr@plt+0x634>
  4024ec:	ldrh	w0, [sp, #144]
  4024f0:	str	w0, [sp, #800]
  4024f4:	cbnz	w0, 402508 <tigetstr@plt+0x628>
  4024f8:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  4024fc:	add	x0, x0, #0xd98
  402500:	bl	401e80 <tigetnum@plt>
  402504:	str	w0, [sp, #800]
  402508:	ldrh	w0, [sp, #146]
  40250c:	str	w0, [sp, #936]
  402510:	cbz	w0, 4024d8 <tigetstr@plt+0x5f8>
  402514:	ldr	w0, [sp, #800]
  402518:	cmp	w0, #0x0
  40251c:	b.gt	402660 <tigetstr@plt+0x780>
  402520:	ldrb	w0, [sp, #1997]
  402524:	orr	w0, w0, #0x8
  402528:	strb	w0, [sp, #1997]
  40252c:	mov	w0, #0x18                  	// #24
  402530:	str	w0, [sp, #800]
  402534:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402538:	add	x0, x0, #0x667
  40253c:	bl	401ba0 <tigetflag@plt>
  402540:	cbz	w0, 402550 <tigetstr@plt+0x670>
  402544:	ldrb	w0, [sp, #1996]
  402548:	eor	w0, w0, #0x10
  40254c:	strb	w0, [sp, #1996]
  402550:	ldr	w0, [sp, #936]
  402554:	cmp	w0, #0x0
  402558:	b.gt	402564 <tigetstr@plt+0x684>
  40255c:	mov	w0, #0x50                  	// #80
  402560:	str	w0, [sp, #936]
  402564:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402568:	add	x0, x0, #0x66c
  40256c:	bl	401ba0 <tigetflag@plt>
  402570:	ldrb	w1, [sp, #1999]
  402574:	bfi	w1, w0, #4, #1
  402578:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  40257c:	add	x0, x0, #0x66f
  402580:	strb	w1, [sp, #1999]
  402584:	bl	401ba0 <tigetflag@plt>
  402588:	ldrb	w1, [sp, #1996]
  40258c:	bfxil	w1, w0, #0, #1
  402590:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402594:	add	x0, x0, #0x673
  402598:	strb	w1, [sp, #1996]
  40259c:	bl	401ee0 <tigetstr@plt>
  4025a0:	str	x0, [sp, #816]
  4025a4:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4025a8:	add	x0, x0, #0x676
  4025ac:	bl	401ee0 <tigetstr@plt>
  4025b0:	str	x0, [sp, #808]
  4025b4:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4025b8:	add	x0, x0, #0x67c
  4025bc:	bl	401ee0 <tigetstr@plt>
  4025c0:	str	x0, [sp, #824]
  4025c4:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4025c8:	add	x0, x0, #0x681
  4025cc:	bl	401ee0 <tigetstr@plt>
  4025d0:	str	x0, [sp, #832]
  4025d4:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4025d8:	add	x0, x0, #0x686
  4025dc:	bl	401e80 <tigetnum@plt>
  4025e0:	cmp	w0, #0x0
  4025e4:	b.le	4025f4 <tigetstr@plt+0x714>
  4025e8:	ldrb	w0, [sp, #1998]
  4025ec:	orr	w0, w0, #0x20
  4025f0:	strb	w0, [sp, #1998]
  4025f4:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4025f8:	add	x0, x0, #0x697
  4025fc:	bl	401ba0 <tigetflag@plt>
  402600:	cbz	w0, 402674 <tigetstr@plt+0x794>
  402604:	ldrb	w0, [sp, #1996]
  402608:	and	w0, w0, #0xffffffdf
  40260c:	strb	w0, [sp, #1996]
  402610:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402614:	add	x0, x0, #0x68d
  402618:	bl	401ee0 <tigetstr@plt>
  40261c:	cmp	x0, #0x0
  402620:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  402624:	add	x1, x1, #0xcae
  402628:	csel	x0, x1, x0, eq  // eq = none
  40262c:	str	x0, [sp, #856]
  402630:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402634:	add	x0, x0, #0x690
  402638:	bl	401ee0 <tigetstr@plt>
  40263c:	str	x0, [sp, #840]
  402640:	cbnz	x0, 402688 <tigetstr@plt+0x7a8>
  402644:	ldr	x0, [sp, #856]
  402648:	ldrsb	w0, [x0]
  40264c:	cbz	w0, 4026a0 <tigetstr@plt+0x7c0>
  402650:	ldrb	w0, [sp, #1999]
  402654:	and	w0, w0, #0xfffffffe
  402658:	strb	w0, [sp, #1999]
  40265c:	b	4026bc <tigetstr@plt+0x7dc>
  402660:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402664:	add	x0, x0, #0x664
  402668:	bl	401ba0 <tigetflag@plt>
  40266c:	cbnz	w0, 402520 <tigetstr@plt+0x640>
  402670:	b	402534 <tigetstr@plt+0x654>
  402674:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402678:	add	x0, x0, #0x68a
  40267c:	bl	401ba0 <tigetflag@plt>
  402680:	cbnz	w0, 402604 <tigetstr@plt+0x724>
  402684:	b	402610 <tigetstr@plt+0x730>
  402688:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  40268c:	add	x0, x0, #0x695
  402690:	bl	401ee0 <tigetstr@plt>
  402694:	str	x0, [sp, #848]
  402698:	cbnz	x0, 402650 <tigetstr@plt+0x770>
  40269c:	b	402644 <tigetstr@plt+0x764>
  4026a0:	ldr	x0, [sp, #824]
  4026a4:	str	x0, [sp, #840]
  4026a8:	cbnz	x0, 402748 <tigetstr@plt+0x868>
  4026ac:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  4026b0:	add	x0, x0, #0xcae
  4026b4:	str	x0, [sp, #840]
  4026b8:	str	x0, [sp, #848]
  4026bc:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4026c0:	add	x0, x0, #0x69a
  4026c4:	bl	401ee0 <tigetstr@plt>
  4026c8:	str	x0, [sp, #872]
  4026cc:	cbz	x0, 4026d8 <tigetstr@plt+0x7f8>
  4026d0:	ldrsb	w0, [x0]
  4026d4:	cbnz	w0, 402714 <tigetstr@plt+0x834>
  4026d8:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4026dc:	add	x0, x0, #0x69f
  4026e0:	bl	401ee0 <tigetstr@plt>
  4026e4:	str	x0, [sp, #880]
  4026e8:	cbz	x0, 402714 <tigetstr@plt+0x834>
  4026ec:	mov	w2, #0x0                   	// #0
  4026f0:	mov	w1, #0x0                   	// #0
  4026f4:	bl	401b60 <tparm@plt>
  4026f8:	mov	x1, x0
  4026fc:	add	x3, sp, #0x378
  402700:	mov	x2, #0x27                  	// #39
  402704:	mov	x0, x3
  402708:	bl	401df0 <strncpy@plt>
  40270c:	str	x0, [sp, #872]
  402710:	strb	wzr, [sp, #927]
  402714:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402718:	add	x0, x0, #0x6d4
  40271c:	bl	401ee0 <tigetstr@plt>
  402720:	str	x0, [sp, #928]
  402724:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402728:	add	x0, x0, #0x6a3
  40272c:	bl	401ee0 <tigetstr@plt>
  402730:	cmp	x0, #0x0
  402734:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  402738:	add	x1, x1, #0xcad
  40273c:	csel	x0, x1, x0, eq  // eq = none
  402740:	str	x0, [sp, #864]
  402744:	b	4022cc <tigetstr@plt+0x3ec>
  402748:	ldr	x0, [sp, #832]
  40274c:	str	x0, [sp, #848]
  402750:	cbz	x0, 4026ac <tigetstr@plt+0x7cc>
  402754:	ldrb	w0, [sp, #1998]
  402758:	ldrb	w1, [sp, #1999]
  40275c:	ubfx	x0, x0, #5, #1
  402760:	bfxil	w1, w0, #0, #1
  402764:	strb	w1, [sp, #1999]
  402768:	b	4026bc <tigetstr@plt+0x7dc>
  40276c:	add	x0, sp, #0x118
  402770:	bl	402f9c <tigetstr@plt+0x10bc>
  402774:	b	4023bc <tigetstr@plt+0x4dc>
  402778:	ldr	x0, [sp, #440]
  40277c:	add	x2, x0, #0x8
  402780:	ldr	x0, [x0, #8]
  402784:	str	x2, [sp, #440]
  402788:	ldrsb	w2, [x0]
  40278c:	cmp	w2, #0x2d
  402790:	b.ne	4027a4 <tigetstr@plt+0x8c4>  // b.any
  402794:	add	x1, x0, #0x1
  402798:	add	x0, sp, #0x118
  40279c:	bl	402f9c <tigetstr@plt+0x10bc>
  4027a0:	b	4023d0 <tigetstr@plt+0x4f0>
  4027a4:	cmp	w2, #0x2b
  4027a8:	b.ne	4023e4 <tigetstr@plt+0x504>  // b.any
  4027ac:	ldrsb	w1, [x0, #1]
  4027b0:	cmp	w1, #0x2f
  4027b4:	b.ne	4027d4 <tigetstr@plt+0x8f4>  // b.any
  4027b8:	ldr	w1, [sp, #100]
  4027bc:	add	x0, x0, #0x2
  4027c0:	add	w1, w1, #0x1
  4027c4:	str	w1, [sp, #100]
  4027c8:	bl	4033c4 <tigetstr@plt+0x14e4>
  4027cc:	str	x0, [sp, #80]
  4027d0:	b	4023d0 <tigetstr@plt+0x4f0>
  4027d4:	add	x19, x0, #0x1
  4027d8:	ldr	w0, [sp, #96]
  4027dc:	mov	w20, w22
  4027e0:	add	w0, w0, #0x1
  4027e4:	str	w0, [sp, #96]
  4027e8:	ldrsb	w21, [x19]
  4027ec:	cbnz	w21, 4027fc <tigetstr@plt+0x91c>
  4027f0:	sub	w0, w20, #0x1
  4027f4:	str	w0, [sp, #104]
  4027f8:	b	4023d0 <tigetstr@plt+0x4f0>
  4027fc:	bl	401cb0 <__ctype_b_loc@plt>
  402800:	ldr	x0, [x0]
  402804:	ldrh	w0, [x0, w21, sxtw #1]
  402808:	tbz	w0, #11, 402814 <tigetstr@plt+0x934>
  40280c:	madd	w20, w20, w23, w21
  402810:	sub	w20, w20, #0x30
  402814:	add	x19, x19, #0x1
  402818:	b	4027e8 <tigetstr@plt+0x908>
  40281c:	ldrb	w0, [sp, #1997]
  402820:	orr	w0, w0, #0x40
  402824:	strb	w0, [sp, #1997]
  402828:	b	402428 <tigetstr@plt+0x548>
  40282c:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402830:	ldr	x0, [x0, #696]
  402834:	str	x0, [sp, #72]
  402838:	ldrb	w0, [sp, #1998]
  40283c:	tbnz	w0, #0, 4028ac <tigetstr@plt+0x9cc>
  402840:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  402844:	mov	w0, #0x3                   	// #3
  402848:	add	x1, x1, #0x178
  40284c:	bl	401b00 <signal@plt>
  402850:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  402854:	mov	w0, #0x2                   	// #2
  402858:	add	x1, x1, #0xb04
  40285c:	bl	401b00 <signal@plt>
  402860:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  402864:	mov	w0, #0x1c                  	// #28
  402868:	add	x1, x1, #0x25c
  40286c:	bl	401b00 <signal@plt>
  402870:	mov	x1, #0x1                   	// #1
  402874:	mov	w0, #0x14                  	// #20
  402878:	bl	401b00 <signal@plt>
  40287c:	cbnz	x0, 40289c <tigetstr@plt+0x9bc>
  402880:	adrp	x1, 404000 <tigetstr@plt+0x2120>
  402884:	mov	w0, #0x14                  	// #20
  402888:	add	x1, x1, #0x600
  40288c:	bl	401b00 <signal@plt>
  402890:	ldrb	w0, [sp, #1996]
  402894:	eor	w0, w0, #0x2
  402898:	strb	w0, [sp, #1996]
  40289c:	add	x2, sp, #0x118
  4028a0:	mov	w1, #0x0                   	// #0
  4028a4:	mov	w0, #0x2                   	// #2
  4028a8:	bl	401d90 <tcsetattr@plt>
  4028ac:	ldrsb	w0, [sp, #1997]
  4028b0:	tbz	w0, #31, 4028e0 <tigetstr@plt+0xa00>
  4028b4:	ldrb	w0, [sp, #1998]
  4028b8:	tbz	w0, #0, 4028f8 <tigetstr@plt+0xa18>
  4028bc:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4028c0:	ldr	x0, [x0, #696]
  4028c4:	bl	4035c0 <tigetstr@plt+0x16e0>
  4028c8:	ldr	w0, [sp, #92]
  4028cc:	add	w0, w0, #0x1
  4028d0:	str	w0, [sp, #92]
  4028d4:	ldrb	w0, [sp, #1997]
  4028d8:	and	w0, w0, #0x7e
  4028dc:	strb	w0, [sp, #1997]
  4028e0:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4028e4:	add	x0, x0, #0x67a
  4028e8:	str	x0, [sp, #112]
  4028ec:	add	x0, sp, #0x190
  4028f0:	str	x0, [sp, #120]
  4028f4:	b	402a60 <tigetstr@plt+0xb80>
  4028f8:	ldr	x0, [sp, #72]
  4028fc:	bl	401be0 <getc@plt>
  402900:	mov	w19, w0
  402904:	cmp	w0, #0xc
  402908:	b.ne	402974 <tigetstr@plt+0xa94>  // b.any
  40290c:	add	x0, sp, #0x118
  402910:	bl	40313c <tigetstr@plt+0x125c>
  402914:	ldr	w0, [sp, #100]
  402918:	cbz	w0, 4029a0 <tigetstr@plt+0xac0>
  40291c:	ldr	x0, [sp, #944]
  402920:	bl	401cd0 <free@plt>
  402924:	ldr	x0, [sp, #80]
  402928:	bl	4033c4 <tigetstr@plt+0x14e4>
  40292c:	str	x0, [sp, #944]
  402930:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402934:	mov	w3, #0x1                   	// #1
  402938:	ldr	x1, [sp, #80]
  40293c:	ldr	x2, [x0, #696]
  402940:	add	x0, sp, #0x118
  402944:	bl	4046e0 <tigetstr@plt+0x2800>
  402948:	ldrb	w0, [sp, #1997]
  40294c:	ldr	w1, [sp, #88]
  402950:	ubfx	x0, x0, #6, #1
  402954:	sub	w0, w1, w0
  402958:	str	w0, [sp, #88]
  40295c:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402960:	ldr	w2, [sp, #88]
  402964:	ldr	x1, [x0, #696]
  402968:	add	x0, sp, #0x118
  40296c:	bl	40528c <tigetstr@plt+0x33ac>
  402970:	b	4028c8 <tigetstr@plt+0x9e8>
  402974:	ldr	x1, [sp, #72]
  402978:	bl	401ce0 <ungetc@plt>
  40297c:	ldrb	w0, [sp, #1997]
  402980:	tbz	w0, #6, 402914 <tigetstr@plt+0xa34>
  402984:	cmn	w19, #0x1
  402988:	b.eq	402914 <tigetstr@plt+0xa34>  // b.none
  40298c:	ldrb	w0, [sp, #1996]
  402990:	tbz	w0, #2, 40290c <tigetstr@plt+0xa2c>
  402994:	ldr	x0, [sp, #872]
  402998:	bl	401a80 <putp@plt>
  40299c:	b	402914 <tigetstr@plt+0xa34>
  4029a0:	ldr	w0, [sp, #96]
  4029a4:	cbz	w0, 40295c <tigetstr@plt+0xa7c>
  4029a8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4029ac:	ldr	w1, [sp, #104]
  4029b0:	ldr	x2, [x0, #696]
  4029b4:	add	x0, sp, #0x118
  4029b8:	bl	403638 <tigetstr@plt+0x1758>
  4029bc:	b	40295c <tigetstr@plt+0xa7c>
  4029c0:	ldr	x1, [sp, #440]
  4029c4:	ldr	x20, [x1, w0, sxtw #3]
  4029c8:	add	x1, sp, #0x98
  4029cc:	mov	x0, x20
  4029d0:	bl	405b20 <tigetstr@plt+0x3c40>
  4029d4:	cmn	w0, #0x1
  4029d8:	b.ne	402a1c <tigetstr@plt+0xb3c>  // b.any
  4029dc:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4029e0:	ldr	x0, [x0, #688]
  4029e4:	bl	401d50 <fflush@plt>
  4029e8:	ldrb	w0, [sp, #1996]
  4029ec:	tbnz	w0, #2, 402a10 <tigetstr@plt+0xb30>
  4029f0:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4029f4:	add	x1, x1, #0x6c5
  4029f8:	mov	w2, #0x5                   	// #5
  4029fc:	mov	x0, #0x0                   	// #0
  402a00:	bl	401db0 <dcgettext@plt>
  402a04:	mov	x1, x20
  402a08:	bl	401ca0 <warn@plt>
  402a0c:	b	402a48 <tigetstr@plt+0xb68>
  402a10:	ldr	x0, [sp, #816]
  402a14:	bl	401a80 <putp@plt>
  402a18:	b	4029f0 <tigetstr@plt+0xb10>
  402a1c:	ldr	w0, [sp, #168]
  402a20:	and	w0, w0, #0xf000
  402a24:	cmp	w0, #0x4, lsl #12
  402a28:	b.ne	402a90 <tigetstr@plt+0xbb0>  // b.any
  402a2c:	mov	w2, #0x5                   	// #5
  402a30:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402a34:	mov	x0, #0x0                   	// #0
  402a38:	add	x1, x1, #0x6d7
  402a3c:	bl	401db0 <dcgettext@plt>
  402a40:	mov	x1, x20
  402a44:	bl	401e10 <printf@plt>
  402a48:	ldr	w0, [sp, #416]
  402a4c:	add	w0, w0, #0x1
  402a50:	str	w0, [sp, #416]
  402a54:	ldrb	w0, [sp, #1997]
  402a58:	and	w0, w0, #0xfffffffe
  402a5c:	strb	w0, [sp, #1997]
  402a60:	ldr	w0, [sp, #416]
  402a64:	ldr	w1, [sp, #448]
  402a68:	cmp	w0, w1
  402a6c:	b.lt	4029c0 <tigetstr@plt+0xae0>  // b.tstop
  402a70:	ldr	x0, [sp, #944]
  402a74:	bl	401cd0 <free@plt>
  402a78:	ldr	x0, [sp, #80]
  402a7c:	bl	401cd0 <free@plt>
  402a80:	ldr	x0, [sp, #784]
  402a84:	bl	401cd0 <free@plt>
  402a88:	bl	403a7c <tigetstr@plt+0x1b9c>
  402a8c:	b	4021d0 <tigetstr@plt+0x2f0>
  402a90:	ldr	x1, [sp, #112]
  402a94:	mov	x0, x20
  402a98:	str	xzr, [sp, #400]
  402a9c:	str	wzr, [sp, #432]
  402aa0:	bl	401b20 <fopen@plt>
  402aa4:	mov	x19, x0
  402aa8:	cbnz	x0, 402ac8 <tigetstr@plt+0xbe8>
  402aac:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402ab0:	ldr	x0, [x0, #688]
  402ab4:	bl	401d50 <fflush@plt>
  402ab8:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402abc:	mov	w2, #0x5                   	// #5
  402ac0:	add	x1, x1, #0x6f0
  402ac4:	b	4029fc <tigetstr@plt+0xb1c>
  402ac8:	mov	w2, #0x0                   	// #0
  402acc:	mov	x1, #0x0                   	// #0
  402ad0:	bl	401c30 <fseek@plt>
  402ad4:	cbz	w0, 402b48 <tigetstr@plt+0xc68>
  402ad8:	mov	x0, x19
  402adc:	bl	401af0 <fileno@plt>
  402ae0:	mov	w2, #0x1                   	// #1
  402ae4:	mov	w1, #0x2                   	// #2
  402ae8:	bl	401d20 <fcntl@plt>
  402aec:	ldr	x0, [sp, #120]
  402af0:	mov	x1, x19
  402af4:	bl	403620 <tigetstr@plt+0x1740>
  402af8:	cmp	w0, #0xc
  402afc:	cset	w1, eq  // eq = none
  402b00:	str	w1, [sp, #108]
  402b04:	ldr	x1, [sp, #400]
  402b08:	sub	x1, x1, #0x1
  402b0c:	str	x1, [sp, #400]
  402b10:	mov	x1, x19
  402b14:	bl	401ce0 <ungetc@plt>
  402b18:	ldr	x1, [sp, #200]
  402b1c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402b20:	str	wzr, [sp, #432]
  402b24:	cmp	x1, #0x0
  402b28:	str	xzr, [sp, #952]
  402b2c:	csel	x0, x0, x1, eq  // eq = none
  402b30:	str	x0, [sp, #408]
  402b34:	ldrb	w0, [sp, #1997]
  402b38:	str	xzr, [sp, #960]
  402b3c:	tbnz	w0, #0, 402bdc <tigetstr@plt+0xcfc>
  402b40:	str	x19, [sp, #72]
  402b44:	b	402bec <tigetstr@plt+0xd0c>
  402b48:	mov	x3, x19
  402b4c:	add	x0, sp, #0x88
  402b50:	mov	x2, #0x1                   	// #1
  402b54:	mov	x1, #0x2                   	// #2
  402b58:	bl	401cc0 <fread@plt>
  402b5c:	cmp	x0, #0x1
  402b60:	b.ne	402b94 <tigetstr@plt+0xcb4>  // b.any
  402b64:	ldrsb	w1, [sp, #137]
  402b68:	ldrsb	w2, [sp, #136]
  402b6c:	add	w1, w2, w1, lsl #8
  402b70:	cmp	w1, #0x10b
  402b74:	b.gt	402ba8 <tigetstr@plt+0xcc8>
  402b78:	cmp	w1, #0x104
  402b7c:	b.le	402b94 <tigetstr@plt+0xcb4>
  402b80:	sub	w1, w1, #0x105
  402b84:	lsl	x1, x0, x1
  402b88:	mov	x0, #0x5d                  	// #93
  402b8c:	tst	x1, x0
  402b90:	b.ne	402bb4 <tigetstr@plt+0xcd4>  // b.any
  402b94:	mov	x0, x19
  402b98:	mov	w2, #0x0                   	// #0
  402b9c:	mov	x1, #0x0                   	// #0
  402ba0:	bl	401c30 <fseek@plt>
  402ba4:	b	402ad8 <tigetstr@plt+0xbf8>
  402ba8:	mov	w0, #0x457f                	// #17791
  402bac:	cmp	w1, w0
  402bb0:	b.ne	402b94 <tigetstr@plt+0xcb4>  // b.any
  402bb4:	mov	w2, #0x5                   	// #5
  402bb8:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  402bbc:	mov	x0, #0x0                   	// #0
  402bc0:	add	x1, x1, #0x6ff
  402bc4:	bl	401db0 <dcgettext@plt>
  402bc8:	mov	x1, x20
  402bcc:	bl	401e10 <printf@plt>
  402bd0:	mov	x0, x19
  402bd4:	bl	401b10 <fclose@plt>
  402bd8:	b	402a48 <tigetstr@plt+0xb68>
  402bdc:	add	x0, sp, #0x1d8
  402be0:	mov	w1, #0x1                   	// #1
  402be4:	str	x19, [sp, #72]
  402be8:	bl	401a70 <__sigsetjmp@plt>
  402bec:	ldrb	w0, [sp, #1997]
  402bf0:	tbz	w0, #0, 402d64 <tigetstr@plt+0xe84>
  402bf4:	and	w0, w0, #0xfffffffe
  402bf8:	strb	w0, [sp, #1997]
  402bfc:	ldr	w0, [sp, #100]
  402c00:	cbz	w0, 402c70 <tigetstr@plt+0xd90>
  402c04:	ldr	x0, [sp, #944]
  402c08:	bl	401cd0 <free@plt>
  402c0c:	ldr	x0, [sp, #80]
  402c10:	bl	4033c4 <tigetstr@plt+0x14e4>
  402c14:	str	x0, [sp, #944]
  402c18:	ldp	x2, x1, [sp, #72]
  402c1c:	add	x0, sp, #0x118
  402c20:	mov	w3, #0x1                   	// #1
  402c24:	bl	4046e0 <tigetstr@plt+0x2800>
  402c28:	ldrb	w0, [sp, #1997]
  402c2c:	tbz	w0, #6, 402e24 <tigetstr@plt+0xf44>
  402c30:	ldr	w0, [sp, #88]
  402c34:	subs	w0, w0, #0x1
  402c38:	str	w0, [sp, #88]
  402c3c:	b.ne	402ca0 <tigetstr@plt+0xdc0>  // b.any
  402c40:	add	x0, sp, #0x1d8
  402c44:	mov	w1, #0x1                   	// #1
  402c48:	bl	401a70 <__sigsetjmp@plt>
  402c4c:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402c50:	ldr	x0, [x0, #688]
  402c54:	bl	401d50 <fflush@plt>
  402c58:	ldr	x0, [sp, #72]
  402c5c:	bl	401b10 <fclose@plt>
  402c60:	add	x0, sp, #0x3b8
  402c64:	stp	xzr, xzr, [x0]
  402c68:	stp	xzr, xzr, [x0, #16]
  402c6c:	b	402a48 <tigetstr@plt+0xb68>
  402c70:	ldr	w0, [sp, #96]
  402c74:	cbz	w0, 402c88 <tigetstr@plt+0xda8>
  402c78:	ldr	w1, [sp, #104]
  402c7c:	add	x0, sp, #0x118
  402c80:	ldr	x2, [sp, #72]
  402c84:	bl	403638 <tigetstr@plt+0x1758>
  402c88:	ldr	w0, [sp, #88]
  402c8c:	cbz	w0, 402c40 <tigetstr@plt+0xd60>
  402c90:	ldrb	w0, [sp, #1997]
  402c94:	tbnz	w0, #6, 402ca0 <tigetstr@plt+0xdc0>
  402c98:	ldr	w0, [sp, #108]
  402c9c:	cbz	w0, 402cc0 <tigetstr@plt+0xde0>
  402ca0:	ldr	x1, [sp, #408]
  402ca4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402ca8:	cmp	x1, x0
  402cac:	b.eq	402cc0 <tigetstr@plt+0xde0>  // b.none
  402cb0:	ldrb	w0, [sp, #1996]
  402cb4:	tbz	w0, #2, 402da8 <tigetstr@plt+0xec8>
  402cb8:	ldr	x0, [sp, #872]
  402cbc:	bl	401a80 <putp@plt>
  402cc0:	ldr	w0, [sp, #92]
  402cc4:	cbz	w0, 402d50 <tigetstr@plt+0xe70>
  402cc8:	ldrb	w0, [sp, #1996]
  402ccc:	tbnz	w0, #0, 402db4 <tigetstr@plt+0xed4>
  402cd0:	ldrb	w0, [sp, #1996]
  402cd4:	tbnz	w0, #2, 402dc4 <tigetstr@plt+0xee4>
  402cd8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402cdc:	ldr	x1, [x0, #688]
  402ce0:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402ce4:	add	x0, x0, #0x728
  402ce8:	bl	401a20 <fputs@plt>
  402cec:	ldr	w0, [sp, #428]
  402cf0:	cmp	w0, #0xe
  402cf4:	b.gt	402dd0 <tigetstr@plt+0xef0>
  402cf8:	mov	w0, #0xa                   	// #10
  402cfc:	bl	401e60 <putchar@plt>
  402d00:	ldrb	w0, [sp, #1996]
  402d04:	tbnz	w0, #2, 402de0 <tigetstr@plt+0xf00>
  402d08:	ldrsw	x1, [sp, #416]
  402d0c:	ldr	x0, [sp, #440]
  402d10:	ldr	x0, [x0, x1, lsl #3]
  402d14:	bl	401c60 <puts@plt>
  402d18:	ldrb	w0, [sp, #1996]
  402d1c:	tbnz	w0, #2, 402dec <tigetstr@plt+0xf0c>
  402d20:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402d24:	ldr	x1, [x0, #688]
  402d28:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  402d2c:	add	x0, x0, #0x737
  402d30:	bl	401a20 <fputs@plt>
  402d34:	ldr	w0, [sp, #800]
  402d38:	ldr	w2, [sp, #88]
  402d3c:	sub	w1, w0, #0x3
  402d40:	cmp	w1, w2
  402d44:	b.gt	402d50 <tigetstr@plt+0xe70>
  402d48:	sub	w0, w0, #0x4
  402d4c:	str	w0, [sp, #88]
  402d50:	ldrb	w0, [sp, #1998]
  402d54:	tbz	w0, #0, 402df8 <tigetstr@plt+0xf18>
  402d58:	ldr	x0, [sp, #72]
  402d5c:	bl	4035c0 <tigetstr@plt+0x16e0>
  402d60:	b	402c40 <tigetstr@plt+0xd60>
  402d64:	ldr	w1, [sp, #416]
  402d68:	ldr	w0, [sp, #448]
  402d6c:	cmp	w1, w0
  402d70:	b.ge	402c88 <tigetstr@plt+0xda8>  // b.tcont
  402d74:	ldrb	w0, [sp, #1998]
  402d78:	tbnz	w0, #0, 402c88 <tigetstr@plt+0xda8>
  402d7c:	add	x0, sp, #0x1d8
  402d80:	mov	w1, #0x1                   	// #1
  402d84:	bl	401a70 <__sigsetjmp@plt>
  402d88:	ldrsw	x1, [sp, #416]
  402d8c:	ldr	x0, [sp, #440]
  402d90:	ldr	x2, [sp, #72]
  402d94:	ldr	x1, [x0, x1, lsl #3]
  402d98:	add	x0, sp, #0x118
  402d9c:	bl	404994 <tigetstr@plt+0x2ab4>
  402da0:	str	w0, [sp, #88]
  402da4:	b	402c88 <tigetstr@plt+0xda8>
  402da8:	add	x0, sp, #0x118
  402dac:	bl	40313c <tigetstr@plt+0x125c>
  402db0:	b	402cc0 <tigetstr@plt+0xde0>
  402db4:	add	x0, sp, #0x118
  402db8:	mov	w1, #0x0                   	// #0
  402dbc:	bl	4036a0 <tigetstr@plt+0x17c0>
  402dc0:	b	402cd0 <tigetstr@plt+0xdf0>
  402dc4:	ldr	x0, [sp, #816]
  402dc8:	bl	401a80 <putp@plt>
  402dcc:	b	402cd8 <tigetstr@plt+0xdf8>
  402dd0:	add	x0, sp, #0x118
  402dd4:	mov	w1, #0xe                   	// #14
  402dd8:	bl	4036a0 <tigetstr@plt+0x17c0>
  402ddc:	b	402cf8 <tigetstr@plt+0xe18>
  402de0:	ldr	x0, [sp, #816]
  402de4:	bl	401a80 <putp@plt>
  402de8:	b	402d08 <tigetstr@plt+0xe28>
  402dec:	ldr	x0, [sp, #816]
  402df0:	bl	401a80 <putp@plt>
  402df4:	b	402d20 <tigetstr@plt+0xe40>
  402df8:	ldr	w2, [sp, #88]
  402dfc:	ldr	x1, [sp, #72]
  402e00:	ldrb	w0, [sp, #1999]
  402e04:	orr	w0, w0, #0x8
  402e08:	strb	w0, [sp, #1999]
  402e0c:	add	x0, sp, #0x118
  402e10:	bl	40528c <tigetstr@plt+0x33ac>
  402e14:	ldrb	w0, [sp, #1999]
  402e18:	and	w0, w0, #0xfffffff7
  402e1c:	strb	w0, [sp, #1999]
  402e20:	b	402c40 <tigetstr@plt+0xd60>
  402e24:	ldr	w0, [sp, #88]
  402e28:	cbnz	w0, 402c98 <tigetstr@plt+0xdb8>
  402e2c:	b	402c40 <tigetstr@plt+0xd60>
  402e30:	mov	x29, #0x0                   	// #0
  402e34:	mov	x30, #0x0                   	// #0
  402e38:	mov	x5, x0
  402e3c:	ldr	x1, [sp]
  402e40:	add	x2, sp, #0x8
  402e44:	mov	x6, sp
  402e48:	movz	x0, #0x0, lsl #48
  402e4c:	movk	x0, #0x0, lsl #32
  402e50:	movk	x0, #0x40, lsl #16
  402e54:	movk	x0, #0x1ef0
  402e58:	movz	x3, #0x0, lsl #48
  402e5c:	movk	x3, #0x0, lsl #32
  402e60:	movk	x3, #0x40, lsl #16
  402e64:	movk	x3, #0x5a88
  402e68:	movz	x4, #0x0, lsl #48
  402e6c:	movk	x4, #0x0, lsl #32
  402e70:	movk	x4, #0x40, lsl #16
  402e74:	movk	x4, #0x5b08
  402e78:	bl	401b90 <__libc_start_main@plt>
  402e7c:	bl	401c40 <abort@plt>
  402e80:	adrp	x0, 417000 <tigetstr@plt+0x15120>
  402e84:	ldr	x0, [x0, #4064]
  402e88:	cbz	x0, 402e90 <tigetstr@plt+0xfb0>
  402e8c:	b	401c20 <__gmon_start__@plt>
  402e90:	ret
  402e94:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402e98:	add	x1, x0, #0x2a8
  402e9c:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402ea0:	add	x0, x0, #0x2a8
  402ea4:	cmp	x1, x0
  402ea8:	b.eq	402ed4 <tigetstr@plt+0xff4>  // b.none
  402eac:	sub	sp, sp, #0x10
  402eb0:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  402eb4:	ldr	x1, [x1, #2888]
  402eb8:	str	x1, [sp, #8]
  402ebc:	cbz	x1, 402ecc <tigetstr@plt+0xfec>
  402ec0:	mov	x16, x1
  402ec4:	add	sp, sp, #0x10
  402ec8:	br	x16
  402ecc:	add	sp, sp, #0x10
  402ed0:	ret
  402ed4:	ret
  402ed8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402edc:	add	x1, x0, #0x2a8
  402ee0:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  402ee4:	add	x0, x0, #0x2a8
  402ee8:	sub	x1, x1, x0
  402eec:	mov	x2, #0x2                   	// #2
  402ef0:	asr	x1, x1, #3
  402ef4:	sdiv	x1, x1, x2
  402ef8:	cbz	x1, 402f24 <tigetstr@plt+0x1044>
  402efc:	sub	sp, sp, #0x10
  402f00:	adrp	x2, 405000 <tigetstr@plt+0x3120>
  402f04:	ldr	x2, [x2, #2896]
  402f08:	str	x2, [sp, #8]
  402f0c:	cbz	x2, 402f1c <tigetstr@plt+0x103c>
  402f10:	mov	x16, x2
  402f14:	add	sp, sp, #0x10
  402f18:	br	x16
  402f1c:	add	sp, sp, #0x10
  402f20:	ret
  402f24:	ret
  402f28:	stp	x29, x30, [sp, #-32]!
  402f2c:	mov	x29, sp
  402f30:	str	x19, [sp, #16]
  402f34:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  402f38:	ldrb	w0, [x19, #712]
  402f3c:	cbnz	w0, 402f4c <tigetstr@plt+0x106c>
  402f40:	bl	402e94 <tigetstr@plt+0xfb4>
  402f44:	mov	w0, #0x1                   	// #1
  402f48:	strb	w0, [x19, #712]
  402f4c:	ldr	x19, [sp, #16]
  402f50:	ldp	x29, x30, [sp], #32
  402f54:	ret
  402f58:	b	402ed8 <tigetstr@plt+0xff8>
  402f5c:	cmp	w1, #0x1
  402f60:	b.le	402f94 <tigetstr@plt+0x10b4>
  402f64:	ldrsb	w2, [x0]
  402f68:	ldrsb	w1, [x0, #1]
  402f6c:	cmp	w2, #0x5f
  402f70:	b.ne	402f80 <tigetstr@plt+0x10a0>  // b.any
  402f74:	cmp	w1, #0x8
  402f78:	cset	w0, eq  // eq = none
  402f7c:	ret
  402f80:	cmp	w1, #0x8
  402f84:	b.ne	402f94 <tigetstr@plt+0x10b4>  // b.any
  402f88:	ldrsb	w0, [x0, #2]
  402f8c:	cmp	w0, #0x5f
  402f90:	b	402f78 <tigetstr@plt+0x1098>
  402f94:	mov	w0, #0x0                   	// #0
  402f98:	b	402f7c <tigetstr@plt+0x109c>
  402f9c:	stp	x29, x30, [sp, #-32]!
  402fa0:	adrp	x3, 406000 <tigetstr@plt+0x4120>
  402fa4:	mov	x6, #0x200                 	// #512
  402fa8:	mov	x29, sp
  402fac:	add	x3, x3, #0x748
  402fb0:	str	x19, [sp, #16]
  402fb4:	mov	x19, x1
  402fb8:	mov	w4, #0x0                   	// #0
  402fbc:	mov	w5, #0xa                   	// #10
  402fc0:	movk	x6, #0x2001, lsl #32
  402fc4:	ldrsb	w2, [x19]
  402fc8:	cbnz	w2, 402fd8 <tigetstr@plt+0x10f8>
  402fcc:	ldr	x19, [sp, #16]
  402fd0:	ldp	x29, x30, [sp], #32
  402fd4:	ret
  402fd8:	cmp	w2, #0x75
  402fdc:	b.gt	40300c <tigetstr@plt+0x112c>
  402fe0:	cmp	w2, #0x62
  402fe4:	b.gt	403060 <tigetstr@plt+0x1180>
  402fe8:	cmp	w2, #0x39
  402fec:	b.gt	40307c <tigetstr@plt+0x119c>
  402ff0:	cmp	w2, #0x2f
  402ff4:	b.gt	4030b4 <tigetstr@plt+0x11d4>
  402ff8:	and	w2, w2, #0xff
  402ffc:	cmp	w2, #0x2d
  403000:	b.hi	40300c <tigetstr@plt+0x112c>  // b.pmore
  403004:	lsr	x2, x6, x2
  403008:	tbnz	w2, #0, 4030d4 <tigetstr@plt+0x11f4>
  40300c:	mov	w2, #0x5                   	// #5
  403010:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403014:	mov	x0, #0x0                   	// #0
  403018:	add	x1, x1, #0xb76
  40301c:	bl	401db0 <dcgettext@plt>
  403020:	mov	x1, x19
  403024:	bl	401d70 <warnx@plt>
  403028:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  40302c:	mov	w2, #0x5                   	// #5
  403030:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403034:	add	x1, x1, #0xb89
  403038:	ldr	x19, [x0, #680]
  40303c:	mov	x0, #0x0                   	// #0
  403040:	bl	401db0 <dcgettext@plt>
  403044:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  403048:	ldr	x2, [x1, #704]
  40304c:	mov	x1, x0
  403050:	mov	x0, x19
  403054:	bl	401e90 <fprintf@plt>
  403058:	mov	w0, #0x1                   	// #1
  40305c:	b	4030b0 <tigetstr@plt+0x11d0>
  403060:	sub	w2, w2, #0x63
  403064:	cmp	w2, #0x12
  403068:	b.hi	40300c <tigetstr@plt+0x112c>  // b.pmore
  40306c:	ldrb	w1, [x3, w2, uxtw]
  403070:	adr	x2, 40307c <tigetstr@plt+0x119c>
  403074:	add	x1, x2, w1, sxtb #2
  403078:	br	x1
  40307c:	cmp	w2, #0x56
  403080:	b.ne	40300c <tigetstr@plt+0x112c>  // b.any
  403084:	mov	w2, #0x5                   	// #5
  403088:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  40308c:	mov	x0, #0x0                   	// #0
  403090:	add	x1, x1, #0xb58
  403094:	bl	401db0 <dcgettext@plt>
  403098:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  40309c:	adrp	x2, 405000 <tigetstr@plt+0x3120>
  4030a0:	add	x2, x2, #0xb64
  4030a4:	ldr	x1, [x1, #704]
  4030a8:	bl	401e10 <printf@plt>
  4030ac:	mov	w0, #0x0                   	// #0
  4030b0:	bl	401a30 <exit@plt>
  4030b4:	cbnz	w4, 4030bc <tigetstr@plt+0x11dc>
  4030b8:	str	wzr, [x0, #140]
  4030bc:	ldrsb	w2, [x19]
  4030c0:	mov	w4, #0x1                   	// #1
  4030c4:	ldr	w1, [x0, #140]
  4030c8:	madd	w1, w1, w5, w2
  4030cc:	sub	w1, w1, #0x30
  4030d0:	str	w1, [x0, #140]
  4030d4:	add	x19, x19, #0x1
  4030d8:	b	402fc4 <tigetstr@plt+0x10e4>
  4030dc:	ldrb	w1, [x0, #1718]
  4030e0:	orr	w1, w1, #0xffffff80
  4030e4:	strb	w1, [x0, #1718]
  4030e8:	b	4030d4 <tigetstr@plt+0x11f4>
  4030ec:	ldrb	w1, [x0, #1718]
  4030f0:	and	w1, w1, #0xffffffbf
  4030f4:	b	4030e4 <tigetstr@plt+0x1204>
  4030f8:	ldrb	w1, [x0, #1717]
  4030fc:	and	w1, w1, #0xfffffffd
  403100:	strb	w1, [x0, #1717]
  403104:	b	4030d4 <tigetstr@plt+0x11f4>
  403108:	ldrb	w1, [x0, #1717]
  40310c:	orr	w1, w1, #0x40
  403110:	b	403100 <tigetstr@plt+0x1220>
  403114:	ldrb	w1, [x0, #1716]
  403118:	orr	w1, w1, #0x4
  40311c:	strb	w1, [x0, #1716]
  403120:	b	4030d4 <tigetstr@plt+0x11f4>
  403124:	ldrb	w1, [x0, #1718]
  403128:	orr	w1, w1, #0x8
  40312c:	b	4030e4 <tigetstr@plt+0x1204>
  403130:	ldrb	w1, [x0, #1716]
  403134:	and	w1, w1, #0xffffffdf
  403138:	b	40311c <tigetstr@plt+0x123c>
  40313c:	stp	x29, x30, [sp, #-32]!
  403140:	mov	x29, sp
  403144:	str	x19, [sp, #16]
  403148:	mov	x19, x0
  40314c:	ldr	x0, [x0, #528]
  403150:	cbz	x0, 40316c <tigetstr@plt+0x128c>
  403154:	ldrb	w1, [x19, #1717]
  403158:	tbnz	w1, #3, 40316c <tigetstr@plt+0x128c>
  40315c:	bl	401a80 <putp@plt>
  403160:	mov	w0, #0xd                   	// #13
  403164:	bl	401e60 <putchar@plt>
  403168:	str	wzr, [x19, #148]
  40316c:	ldr	x19, [sp, #16]
  403170:	ldp	x29, x30, [sp], #32
  403174:	ret
  403178:	stp	x29, x30, [sp, #-48]!
  40317c:	mov	x1, #0x1                   	// #1
  403180:	mov	w0, #0x3                   	// #3
  403184:	mov	x29, sp
  403188:	stp	x19, x20, [sp, #16]
  40318c:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  403190:	adrp	x19, 403000 <tigetstr@plt+0x1120>
  403194:	str	x21, [sp, #32]
  403198:	bl	401b00 <signal@plt>
  40319c:	ldr	x0, [x20, #720]
  4031a0:	add	x19, x19, #0x178
  4031a4:	ldrb	w1, [x0, #1719]
  4031a8:	tbnz	w1, #2, 403200 <tigetstr@plt+0x1320>
  4031ac:	mov	w0, #0xa                   	// #10
  4031b0:	bl	401e60 <putchar@plt>
  4031b4:	ldr	x0, [x20, #720]
  4031b8:	ldrb	w1, [x0, #1718]
  4031bc:	tbnz	w1, #4, 4031dc <tigetstr@plt+0x12fc>
  4031c0:	mov	x1, x19
  4031c4:	mov	w0, #0x3                   	// #3
  4031c8:	bl	401b00 <signal@plt>
  4031cc:	ldr	x0, [x20, #720]
  4031d0:	mov	w1, #0x1                   	// #1
  4031d4:	add	x0, x0, #0xc0
  4031d8:	bl	401d00 <siglongjmp@plt>
  4031dc:	ldrb	w1, [x0, #1717]
  4031e0:	orr	w1, w1, #0x10
  4031e4:	strb	w1, [x0, #1717]
  4031e8:	mov	x1, x19
  4031ec:	mov	w0, #0x3                   	// #3
  4031f0:	ldp	x19, x20, [sp, #16]
  4031f4:	ldr	x21, [sp, #32]
  4031f8:	ldp	x29, x30, [sp], #48
  4031fc:	b	401b00 <signal@plt>
  403200:	ldr	w0, [x0, #1716]
  403204:	and	w0, w0, #0xffe000
  403208:	and	w0, w0, #0xff803fff
  40320c:	cmp	w0, #0x2, lsl #12
  403210:	b.ne	4031e8 <tigetstr@plt+0x1308>  // b.any
  403214:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  403218:	mov	w2, #0x5                   	// #5
  40321c:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403220:	add	x1, x1, #0xbb0
  403224:	ldr	x21, [x0, #680]
  403228:	mov	x0, #0x0                   	// #0
  40322c:	bl	401db0 <dcgettext@plt>
  403230:	mov	x1, x0
  403234:	mov	x0, x21
  403238:	bl	401e90 <fprintf@plt>
  40323c:	ldr	x1, [x20, #720]
  403240:	ldr	w2, [x1, #148]
  403244:	add	w2, w2, w0
  403248:	ldrb	w0, [x1, #1717]
  40324c:	str	w2, [x1, #148]
  403250:	and	w0, w0, #0xffffffdf
  403254:	strb	w0, [x1, #1717]
  403258:	b	4031e8 <tigetstr@plt+0x1308>
  40325c:	stp	x29, x30, [sp, #-32]!
  403260:	mov	x1, #0x1                   	// #1
  403264:	mov	w0, #0x1c                  	// #28
  403268:	mov	x29, sp
  40326c:	bl	401b00 <signal@plt>
  403270:	add	x2, sp, #0x18
  403274:	mov	x1, #0x5413                	// #21523
  403278:	mov	w0, #0x1                   	// #1
  40327c:	bl	401eb0 <ioctl@plt>
  403280:	cmn	w0, #0x1
  403284:	b.eq	4032cc <tigetstr@plt+0x13ec>  // b.none
  403288:	ldrh	w0, [sp, #24]
  40328c:	cbz	w0, 4032b8 <tigetstr@plt+0x13d8>
  403290:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  403294:	ldr	x2, [x1, #720]
  403298:	asr	w1, w0, #1
  40329c:	sub	w1, w1, #0x1
  4032a0:	cmp	w1, #0x0
  4032a4:	csinc	w1, w1, wzr, gt
  4032a8:	str	w1, [x2, #144]
  4032ac:	str	w0, [x2, #520]
  4032b0:	sub	w0, w0, #0x1
  4032b4:	str	w0, [x2, #140]
  4032b8:	ldrh	w0, [sp, #26]
  4032bc:	cbz	w0, 4032cc <tigetstr@plt+0x13ec>
  4032c0:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  4032c4:	ldr	x1, [x1, #720]
  4032c8:	str	w0, [x1, #656]
  4032cc:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  4032d0:	mov	w0, #0x1c                  	// #28
  4032d4:	add	x1, x1, #0x25c
  4032d8:	bl	401b00 <signal@plt>
  4032dc:	ldp	x29, x30, [sp], #32
  4032e0:	ret
  4032e4:	stp	x29, x30, [sp, #-32]!
  4032e8:	mov	x29, sp
  4032ec:	stp	x19, x20, [sp, #16]
  4032f0:	mov	x19, x0
  4032f4:	bl	401e30 <__errno_location@plt>
  4032f8:	str	wzr, [x0]
  4032fc:	mov	x20, x0
  403300:	mov	x0, x19
  403304:	bl	401ed0 <ferror@plt>
  403308:	cbz	w0, 403324 <tigetstr@plt+0x1444>
  40330c:	ldr	w0, [x20]
  403310:	cmp	w0, #0x9
  403314:	csetm	w0, ne  // ne = any
  403318:	ldp	x19, x20, [sp, #16]
  40331c:	ldp	x29, x30, [sp], #32
  403320:	ret
  403324:	mov	x0, x19
  403328:	bl	401d50 <fflush@plt>
  40332c:	cbnz	w0, 40330c <tigetstr@plt+0x142c>
  403330:	mov	x0, x19
  403334:	bl	401af0 <fileno@plt>
  403338:	tbnz	w0, #31, 40330c <tigetstr@plt+0x142c>
  40333c:	bl	401a40 <dup@plt>
  403340:	tbnz	w0, #31, 40330c <tigetstr@plt+0x142c>
  403344:	bl	401c00 <close@plt>
  403348:	cbz	w0, 403318 <tigetstr@plt+0x1438>
  40334c:	b	40330c <tigetstr@plt+0x142c>
  403350:	stp	x29, x30, [sp, #-16]!
  403354:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  403358:	mov	x29, sp
  40335c:	ldr	x0, [x0, #688]
  403360:	bl	4032e4 <tigetstr@plt+0x1404>
  403364:	cbz	w0, 4033ac <tigetstr@plt+0x14cc>
  403368:	bl	401e30 <__errno_location@plt>
  40336c:	ldr	w0, [x0]
  403370:	cmp	w0, #0x20
  403374:	b.eq	4033ac <tigetstr@plt+0x14cc>  // b.none
  403378:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  40337c:	mov	w2, #0x5                   	// #5
  403380:	add	x1, x1, #0xbc5
  403384:	cbz	w0, 40339c <tigetstr@plt+0x14bc>
  403388:	mov	x0, #0x0                   	// #0
  40338c:	bl	401db0 <dcgettext@plt>
  403390:	bl	401ca0 <warn@plt>
  403394:	mov	w0, #0x1                   	// #1
  403398:	bl	401a00 <_exit@plt>
  40339c:	mov	x0, #0x0                   	// #0
  4033a0:	bl	401db0 <dcgettext@plt>
  4033a4:	bl	401d70 <warnx@plt>
  4033a8:	b	403394 <tigetstr@plt+0x14b4>
  4033ac:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4033b0:	ldr	x0, [x0, #680]
  4033b4:	bl	4032e4 <tigetstr@plt+0x1404>
  4033b8:	cbnz	w0, 403394 <tigetstr@plt+0x14b4>
  4033bc:	ldp	x29, x30, [sp], #16
  4033c0:	ret
  4033c4:	stp	x29, x30, [sp, #-16]!
  4033c8:	mov	x29, sp
  4033cc:	cbnz	x0, 4033f0 <tigetstr@plt+0x1510>
  4033d0:	adrp	x3, 406000 <tigetstr@plt+0x4120>
  4033d4:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4033d8:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  4033dc:	add	x3, x3, #0x7b4
  4033e0:	add	x1, x1, #0xbd1
  4033e4:	add	x0, x0, #0xbe4
  4033e8:	mov	w2, #0x4a                  	// #74
  4033ec:	bl	401e20 <__assert_fail@plt>
  4033f0:	bl	401bf0 <strdup@plt>
  4033f4:	cbnz	x0, 403408 <tigetstr@plt+0x1528>
  4033f8:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4033fc:	mov	w0, #0x1                   	// #1
  403400:	add	x1, x1, #0xbe8
  403404:	bl	401ea0 <err@plt>
  403408:	ldp	x29, x30, [sp], #16
  40340c:	ret
  403410:	stp	x29, x30, [sp, #-96]!
  403414:	mov	x3, x1
  403418:	mov	w4, w2
  40341c:	mov	x29, sp
  403420:	stp	x19, x20, [sp, #16]
  403424:	mov	x19, x0
  403428:	stp	x21, x22, [sp, #32]
  40342c:	stp	x23, x24, [sp, #48]
  403430:	adrp	x24, 418000 <tigetstr@plt+0x16120>
  403434:	stp	x25, x26, [sp, #64]
  403438:	subs	w23, w4, #0x1
  40343c:	b.pl	403458 <tigetstr@plt+0x1578>  // b.nfrst
  403440:	ldp	x19, x20, [sp, #16]
  403444:	ldp	x21, x22, [sp, #32]
  403448:	ldp	x23, x24, [sp, #48]
  40344c:	ldp	x25, x26, [sp, #64]
  403450:	ldp	x29, x30, [sp], #96
  403454:	ret
  403458:	ldrb	w0, [x19, #1716]
  40345c:	ldrsb	w22, [x3]
  403460:	tbnz	w0, #5, 40347c <tigetstr@plt+0x159c>
  403464:	add	x20, x3, #0x1
  403468:	mov	w0, w22
  40346c:	bl	401e60 <putchar@plt>
  403470:	mov	w4, w23
  403474:	mov	x3, x20
  403478:	b	403438 <tigetstr@plt+0x1558>
  40347c:	ldrb	w5, [x19, #1719]
  403480:	cmp	w22, #0x20
  403484:	b.ne	4034a8 <tigetstr@plt+0x15c8>  // b.any
  403488:	and	w0, w5, #0x3
  40348c:	cmp	w0, #0x1
  403490:	b.ne	4034a8 <tigetstr@plt+0x15c8>  // b.any
  403494:	add	x20, x3, #0x1
  403498:	sub	w1, w4, #0x2
  40349c:	mov	x0, x20
  4034a0:	bl	402f5c <tigetstr@plt+0x107c>
  4034a4:	cbnz	w0, 403470 <tigetstr@plt+0x1590>
  4034a8:	mov	w1, w23
  4034ac:	mov	x0, x3
  4034b0:	bl	402f5c <tigetstr@plt+0x107c>
  4034b4:	mov	w21, w0
  4034b8:	cbz	w0, 403588 <tigetstr@plt+0x16a8>
  4034bc:	cmp	w22, #0x5f
  4034c0:	b.ne	4034c8 <tigetstr@plt+0x15e8>  // b.any
  4034c4:	ldrsb	w22, [x3, #2]
  4034c8:	sub	w23, w4, #0x3
  4034cc:	add	x20, x3, #0x3
  4034d0:	ubfx	x0, x5, #1, #1
  4034d4:	cmp	w0, w21
  4034d8:	b.eq	403510 <tigetstr@plt+0x1630>  // b.none
  4034dc:	cmp	w22, #0x20
  4034e0:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  4034e4:	b.ne	4034fc <tigetstr@plt+0x161c>  // b.any
  4034e8:	tbz	w5, #0, 4034fc <tigetstr@plt+0x161c>
  4034ec:	sub	w1, w23, #0x1
  4034f0:	mov	x0, x20
  4034f4:	bl	402f5c <tigetstr@plt+0x107c>
  4034f8:	cbnz	w0, 403590 <tigetstr@plt+0x16b0>
  4034fc:	ldr	x1, [x19, #568]
  403500:	cmp	w21, #0x0
  403504:	ldr	x0, [x19, #560]
  403508:	csel	x0, x1, x0, eq  // eq = none
  40350c:	bl	401a80 <putp@plt>
  403510:	cmp	w22, #0x20
  403514:	b.eq	403594 <tigetstr@plt+0x16b4>  // b.none
  403518:	add	w2, w23, #0x1
  40351c:	sub	x26, x20, #0x1
  403520:	add	x3, sp, #0x58
  403524:	mov	x1, x26
  403528:	sxtw	x2, w2
  40352c:	add	x0, sp, #0x54
  403530:	str	xzr, [sp, #88]
  403534:	bl	4019d0 <mbrtowc@plt>
  403538:	mov	x22, x0
  40353c:	cmn	x0, #0x3
  403540:	b.ls	403548 <tigetstr@plt+0x1668>  // b.plast
  403544:	mov	x22, #0x1                   	// #1
  403548:	mov	x25, x26
  40354c:	add	x20, x20, x22
  403550:	add	x25, x25, #0x1
  403554:	cmp	x20, x25
  403558:	b.ne	4035b4 <tigetstr@plt+0x16d4>  // b.any
  40355c:	add	x20, x26, x22
  403560:	cbz	w21, 4035a4 <tigetstr@plt+0x16c4>
  403564:	ldr	x0, [x19, #576]
  403568:	ldrsb	w0, [x0]
  40356c:	cbz	w0, 4035a4 <tigetstr@plt+0x16c4>
  403570:	ldr	x1, [x24, #688]
  403574:	ldr	x0, [x19, #584]
  403578:	bl	401a20 <fputs@plt>
  40357c:	ldr	x0, [x19, #576]
  403580:	bl	401a80 <putp@plt>
  403584:	b	4035a4 <tigetstr@plt+0x16c4>
  403588:	add	x20, x3, #0x1
  40358c:	b	4034d0 <tigetstr@plt+0x15f0>
  403590:	mov	w21, #0x1                   	// #1
  403594:	ldrb	w0, [x19, #1719]
  403598:	tbz	w0, #1, 403518 <tigetstr@plt+0x1638>
  40359c:	cbnz	w21, 403518 <tigetstr@plt+0x1638>
  4035a0:	tbz	w0, #0, 403518 <tigetstr@plt+0x1638>
  4035a4:	ldrb	w0, [x19, #1719]
  4035a8:	bfi	w0, w21, #1, #1
  4035ac:	strb	w0, [x19, #1719]
  4035b0:	b	403470 <tigetstr@plt+0x1590>
  4035b4:	ldursb	w0, [x25, #-1]
  4035b8:	bl	401e60 <putchar@plt>
  4035bc:	b	403550 <tigetstr@plt+0x1670>
  4035c0:	mov	x12, #0x2020                	// #8224
  4035c4:	sub	sp, sp, x12
  4035c8:	stp	x29, x30, [sp]
  4035cc:	mov	x29, sp
  4035d0:	stp	x19, x20, [sp, #16]
  4035d4:	mov	x19, x0
  4035d8:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  4035dc:	mov	x2, #0x2000                	// #8192
  4035e0:	mov	x3, x19
  4035e4:	add	x0, sp, #0x20
  4035e8:	mov	x1, #0x1                   	// #1
  4035ec:	bl	401cc0 <fread@plt>
  4035f0:	mov	x2, x0
  4035f4:	cbnz	x0, 40360c <tigetstr@plt+0x172c>
  4035f8:	mov	x12, #0x2020                	// #8224
  4035fc:	ldp	x29, x30, [sp]
  403600:	ldp	x19, x20, [sp, #16]
  403604:	add	sp, sp, x12
  403608:	ret
  40360c:	ldr	x3, [x20, #688]
  403610:	add	x0, sp, #0x20
  403614:	mov	x1, #0x1                   	// #1
  403618:	bl	401d10 <fwrite@plt>
  40361c:	b	4035dc <tigetstr@plt+0x16fc>
  403620:	mov	x2, x0
  403624:	mov	x0, x1
  403628:	ldr	x3, [x2]
  40362c:	add	x3, x3, #0x1
  403630:	str	x3, [x2]
  403634:	b	401be0 <getc@plt>
  403638:	stp	x29, x30, [sp, #-48]!
  40363c:	mov	x29, sp
  403640:	stp	x19, x20, [sp, #16]
  403644:	mov	x20, x0
  403648:	mov	w19, w1
  40364c:	stp	x21, x22, [sp, #32]
  403650:	mov	x21, x2
  403654:	add	x22, x0, #0x78
  403658:	cmp	w19, #0x0
  40365c:	b.gt	403678 <tigetstr@plt+0x1798>
  403660:	ldp	x19, x20, [sp, #16]
  403664:	ldp	x21, x22, [sp, #32]
  403668:	ldp	x29, x30, [sp], #48
  40366c:	ret
  403670:	cmn	w0, #0x1
  403674:	b.eq	403660 <tigetstr@plt+0x1780>  // b.none
  403678:	mov	x1, x21
  40367c:	mov	x0, x22
  403680:	bl	403620 <tigetstr@plt+0x1740>
  403684:	cmp	w0, #0xa
  403688:	b.ne	403670 <tigetstr@plt+0x1790>  // b.any
  40368c:	ldr	w0, [x20, #152]
  403690:	sub	w19, w19, #0x1
  403694:	add	w0, w0, #0x1
  403698:	str	w0, [x20, #152]
  40369c:	b	403658 <tigetstr@plt+0x1778>
  4036a0:	stp	x29, x30, [sp, #-32]!
  4036a4:	mov	x29, sp
  4036a8:	stp	x19, x20, [sp, #16]
  4036ac:	mov	x19, x0
  4036b0:	ldr	w0, [x0, #148]
  4036b4:	cbz	w0, 4036cc <tigetstr@plt+0x17ec>
  4036b8:	ldrb	w0, [x19, #1717]
  4036bc:	tbz	w0, #3, 4036d8 <tigetstr@plt+0x17f8>
  4036c0:	mov	w0, #0xa                   	// #10
  4036c4:	bl	401e60 <putchar@plt>
  4036c8:	str	wzr, [x19, #148]
  4036cc:	ldp	x19, x20, [sp, #16]
  4036d0:	ldp	x29, x30, [sp], #32
  4036d4:	ret
  4036d8:	mov	w20, w1
  4036dc:	cbnz	w1, 4036e8 <tigetstr@plt+0x1808>
  4036e0:	mov	w0, #0xd                   	// #13
  4036e4:	bl	401e60 <putchar@plt>
  4036e8:	ldrb	w0, [x19, #1716]
  4036ec:	tbnz	w0, #3, 403700 <tigetstr@plt+0x1820>
  4036f0:	ldr	x0, [x19, #536]
  4036f4:	cbz	x0, 403700 <tigetstr@plt+0x1820>
  4036f8:	bl	401a80 <putp@plt>
  4036fc:	b	4036c8 <tigetstr@plt+0x17e8>
  403700:	ldr	w1, [x19, #148]
  403704:	adrp	x2, 405000 <tigetstr@plt+0x3120>
  403708:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  40370c:	add	x2, x2, #0xcae
  403710:	sub	w1, w1, w20
  403714:	add	x0, x0, #0xc00
  403718:	bl	401e10 <printf@plt>
  40371c:	b	4036c8 <tigetstr@plt+0x17e8>
  403720:	stp	x29, x30, [sp, #-32]!
  403724:	mov	w1, #0x0                   	// #0
  403728:	mov	x29, sp
  40372c:	str	x19, [sp, #16]
  403730:	mov	x19, x0
  403734:	bl	4036a0 <tigetstr@plt+0x17c0>
  403738:	ldr	x0, [x19, #536]
  40373c:	cbz	x0, 403748 <tigetstr@plt+0x1868>
  403740:	ldrb	w0, [x19, #1716]
  403744:	tbz	w0, #3, 403758 <tigetstr@plt+0x1878>
  403748:	ldr	x19, [sp, #16]
  40374c:	mov	w0, #0xd                   	// #13
  403750:	ldp	x29, x30, [sp], #32
  403754:	b	401e60 <putchar@plt>
  403758:	ldr	x19, [sp, #16]
  40375c:	ldp	x29, x30, [sp], #32
  403760:	ret
  403764:	stp	x29, x30, [sp, #-32]!
  403768:	mov	x29, sp
  40376c:	stp	x19, x20, [sp, #16]
  403770:	mov	x20, x1
  403774:	ldrb	w1, [x0, #1716]
  403778:	mov	x19, x0
  40377c:	tbz	w1, #2, 403890 <tigetstr@plt+0x19b0>
  403780:	ldr	x0, [x0, #536]
  403784:	bl	401a80 <putp@plt>
  403788:	ldrb	w0, [x19, #1717]
  40378c:	tbnz	w0, #3, 4038d0 <tigetstr@plt+0x19f0>
  403790:	ldr	x0, [x19, #544]
  403794:	str	wzr, [x19, #148]
  403798:	cbz	x0, 4037bc <tigetstr@plt+0x18dc>
  40379c:	ldr	x1, [x19, #552]
  4037a0:	cbz	x1, 4037bc <tigetstr@plt+0x18dc>
  4037a4:	bl	401a80 <putp@plt>
  4037a8:	ldrb	w0, [x19, #1718]
  4037ac:	ldr	w1, [x19, #148]
  4037b0:	ubfx	x0, x0, #5, #1
  4037b4:	add	w0, w1, w0, lsl #1
  4037b8:	str	w0, [x19, #148]
  4037bc:	ldrb	w0, [x19, #1716]
  4037c0:	tbz	w0, #2, 4037cc <tigetstr@plt+0x18ec>
  4037c4:	ldr	x0, [x19, #536]
  4037c8:	bl	401a80 <putp@plt>
  4037cc:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4037d0:	add	x1, x1, #0xc04
  4037d4:	mov	w2, #0x5                   	// #5
  4037d8:	mov	x0, #0x0                   	// #0
  4037dc:	bl	401db0 <dcgettext@plt>
  4037e0:	bl	401e10 <printf@plt>
  4037e4:	ldr	w1, [x19, #148]
  4037e8:	add	w1, w1, w0
  4037ec:	str	w1, [x19, #148]
  4037f0:	cbz	x20, 4038a4 <tigetstr@plt+0x19c4>
  4037f4:	mov	w2, #0x5                   	// #5
  4037f8:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4037fc:	mov	x0, #0x0                   	// #0
  403800:	add	x1, x1, #0xc0d
  403804:	bl	401db0 <dcgettext@plt>
  403808:	mov	x1, x20
  40380c:	bl	401e10 <printf@plt>
  403810:	ldr	w1, [x19, #148]
  403814:	add	w1, w1, w0
  403818:	str	w1, [x19, #148]
  40381c:	ldrsb	w0, [x19, #1718]
  403820:	tbz	w0, #31, 403848 <tigetstr@plt+0x1968>
  403824:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403828:	add	x1, x1, #0xc24
  40382c:	mov	w2, #0x5                   	// #5
  403830:	mov	x0, #0x0                   	// #0
  403834:	bl	401db0 <dcgettext@plt>
  403838:	bl	401e10 <printf@plt>
  40383c:	ldr	w1, [x19, #148]
  403840:	add	w1, w1, w0
  403844:	str	w1, [x19, #148]
  403848:	ldr	x0, [x19, #544]
  40384c:	cbz	x0, 40385c <tigetstr@plt+0x197c>
  403850:	ldr	x0, [x19, #552]
  403854:	cbz	x0, 40385c <tigetstr@plt+0x197c>
  403858:	bl	401a80 <putp@plt>
  40385c:	ldrb	w0, [x19, #1716]
  403860:	tbz	w0, #2, 40386c <tigetstr@plt+0x198c>
  403864:	ldr	x0, [x19, #648]
  403868:	bl	401a80 <putp@plt>
  40386c:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  403870:	ldr	x0, [x0, #688]
  403874:	bl	401d50 <fflush@plt>
  403878:	ldrb	w0, [x19, #1719]
  40387c:	eor	w0, w0, #0x4
  403880:	strb	w0, [x19, #1719]
  403884:	ldp	x19, x20, [sp, #16]
  403888:	ldp	x29, x30, [sp], #32
  40388c:	ret
  403890:	ldr	w1, [x0, #148]
  403894:	cmp	w1, #0x0
  403898:	b.le	403788 <tigetstr@plt+0x18a8>
  40389c:	bl	403720 <tigetstr@plt+0x1840>
  4038a0:	b	403788 <tigetstr@plt+0x18a8>
  4038a4:	ldrsb	w0, [x19, #1717]
  4038a8:	tbnz	w0, #31, 40381c <tigetstr@plt+0x193c>
  4038ac:	ldr	x0, [x19, #120]
  4038b0:	mov	x1, #0x64                  	// #100
  4038b4:	mul	x0, x0, x1
  4038b8:	ldr	x1, [x19, #128]
  4038bc:	sdiv	x1, x0, x1
  4038c0:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  4038c4:	add	x0, x0, #0xc1d
  4038c8:	bl	401e10 <printf@plt>
  4038cc:	b	403810 <tigetstr@plt+0x1930>
  4038d0:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4038d4:	ldr	x1, [x0, #680]
  4038d8:	mov	w0, #0x7                   	// #7
  4038dc:	bl	401ab0 <fputc@plt>
  4038e0:	b	403878 <tigetstr@plt+0x1998>
  4038e4:	stp	x29, x30, [sp, #-48]!
  4038e8:	mov	x29, sp
  4038ec:	stp	x19, x20, [sp, #16]
  4038f0:	mov	x20, x1
  4038f4:	ldrb	w1, [x0, #1716]
  4038f8:	str	x21, [sp, #32]
  4038fc:	mov	x19, x0
  403900:	tbz	w1, #2, 40396c <tigetstr@plt+0x1a8c>
  403904:	ldr	x0, [x0, #536]
  403908:	bl	401a80 <putp@plt>
  40390c:	mov	x0, x20
  403910:	bl	401a10 <strlen@plt>
  403914:	ldr	w1, [x19, #148]
  403918:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  40391c:	add	w1, w1, w0
  403920:	str	w1, [x19, #148]
  403924:	ldr	x0, [x19, #544]
  403928:	cbz	x0, 403974 <tigetstr@plt+0x1a94>
  40392c:	ldr	x1, [x19, #552]
  403930:	cbz	x1, 403974 <tigetstr@plt+0x1a94>
  403934:	bl	401a80 <putp@plt>
  403938:	ldr	x1, [x21, #688]
  40393c:	mov	x0, x20
  403940:	bl	401a20 <fputs@plt>
  403944:	ldr	x0, [x19, #552]
  403948:	bl	401a80 <putp@plt>
  40394c:	ldr	x0, [x21, #688]
  403950:	bl	401d50 <fflush@plt>
  403954:	ldrb	w0, [x19, #1718]
  403958:	mov	w1, #0x1                   	// #1
  40395c:	eor	w0, w0, #0x2
  403960:	strb	w0, [x19, #1718]
  403964:	add	x0, x19, #0xc0
  403968:	bl	401d00 <siglongjmp@plt>
  40396c:	bl	403720 <tigetstr@plt+0x1840>
  403970:	b	40390c <tigetstr@plt+0x1a2c>
  403974:	ldr	x1, [x21, #688]
  403978:	mov	x0, x20
  40397c:	bl	401a20 <fputs@plt>
  403980:	b	40394c <tigetstr@plt+0x1a6c>
  403984:	stp	x29, x30, [sp, #-32]!
  403988:	cmp	w1, #0x0
  40398c:	mov	x29, sp
  403990:	stp	x19, x20, [sp, #16]
  403994:	mov	w20, w1
  403998:	mov	x19, x0
  40399c:	ldr	w1, [x0, #136]
  4039a0:	b.le	403a5c <tigetstr@plt+0x1b7c>
  4039a4:	ldr	w0, [x0, #168]
  4039a8:	add	w2, w20, w1
  4039ac:	cmp	w0, w2
  4039b0:	b.gt	4039bc <tigetstr@plt+0x1adc>
  4039b4:	sub	w1, w0, w1
  4039b8:	sub	w20, w1, #0x1
  4039bc:	ldr	w0, [x19, #136]
  4039c0:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4039c4:	add	x1, x1, #0xc4c
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	adds	w0, w20, w0
  4039d0:	csel	w0, w0, wzr, pl  // pl = nfrst
  4039d4:	str	w0, [x19, #136]
  4039d8:	mov	x0, #0x0                   	// #0
  4039dc:	bl	401db0 <dcgettext@plt>
  4039e0:	bl	401c60 <puts@plt>
  4039e4:	ldrb	w0, [x19, #1716]
  4039e8:	tbz	w0, #2, 4039f4 <tigetstr@plt+0x1b14>
  4039ec:	ldr	x0, [x19, #536]
  4039f0:	bl	401a80 <putp@plt>
  4039f4:	cmp	w20, #0x0
  4039f8:	mov	w2, #0x5                   	// #5
  4039fc:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  403a00:	b.le	403a70 <tigetstr@plt+0x1b90>
  403a04:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403a08:	add	x1, x1, #0xc5a
  403a0c:	mov	x0, #0x0                   	// #0
  403a10:	bl	401db0 <dcgettext@plt>
  403a14:	ldr	x1, [x20, #688]
  403a18:	bl	401a20 <fputs@plt>
  403a1c:	ldrsw	x1, [x19, #136]
  403a20:	ldr	x0, [x19, #160]
  403a24:	ldr	x0, [x0, x1, lsl #3]
  403a28:	bl	401c60 <puts@plt>
  403a2c:	ldrb	w0, [x19, #1716]
  403a30:	tbz	w0, #2, 403a3c <tigetstr@plt+0x1b5c>
  403a34:	ldr	x0, [x19, #536]
  403a38:	bl	401a80 <putp@plt>
  403a3c:	mov	w0, #0xa                   	// #10
  403a40:	bl	401e60 <putchar@plt>
  403a44:	ldr	w0, [x19, #136]
  403a48:	sub	w0, w0, #0x1
  403a4c:	str	w0, [x19, #136]
  403a50:	ldp	x19, x20, [sp, #16]
  403a54:	ldp	x29, x30, [sp], #32
  403a58:	ret
  403a5c:	ldrb	w0, [x0, #1719]
  403a60:	tbz	w0, #3, 4039bc <tigetstr@plt+0x1adc>
  403a64:	add	w1, w1, #0x1
  403a68:	str	w1, [x19, #136]
  403a6c:	b	4039bc <tigetstr@plt+0x1adc>
  403a70:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403a74:	add	x1, x1, #0xc6f
  403a78:	b	403a0c <tigetstr@plt+0x1b2c>
  403a7c:	stp	x29, x30, [sp, #-32]!
  403a80:	mov	x29, sp
  403a84:	str	x19, [sp, #16]
  403a88:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  403a8c:	ldr	x0, [x19, #720]
  403a90:	ldrb	w1, [x0, #1718]
  403a94:	tbnz	w1, #0, 403af8 <tigetstr@plt+0x1c18>
  403a98:	ldrb	w1, [x0, #1719]
  403a9c:	tbz	w1, #1, 403ac4 <tigetstr@plt+0x1be4>
  403aa0:	ldr	x0, [x0, #568]
  403aa4:	bl	401a80 <putp@plt>
  403aa8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  403aac:	ldr	x0, [x0, #688]
  403ab0:	bl	401d50 <fflush@plt>
  403ab4:	ldr	x1, [x19, #720]
  403ab8:	ldrb	w0, [x1, #1719]
  403abc:	and	w0, w0, #0xfffffffd
  403ac0:	strb	w0, [x1, #1719]
  403ac4:	ldr	x2, [x19, #720]
  403ac8:	mov	w1, #0xa                   	// #10
  403acc:	add	x2, x2, #0x3c
  403ad0:	ldur	w0, [x2, #-48]
  403ad4:	orr	w0, w0, w1
  403ad8:	stur	w0, [x2, #-48]
  403adc:	ldrh	w0, [x2, #22]
  403ae0:	mov	w1, #0x0                   	// #0
  403ae4:	sturh	w0, [x2, #-38]
  403ae8:	mov	w0, #0x2                   	// #2
  403aec:	ldr	x19, [sp, #16]
  403af0:	ldp	x29, x30, [sp], #32
  403af4:	b	401d90 <tcsetattr@plt>
  403af8:	ldr	x19, [sp, #16]
  403afc:	ldp	x29, x30, [sp], #32
  403b00:	ret
  403b04:	stp	x29, x30, [sp, #-32]!
  403b08:	mov	x1, #0x1                   	// #1
  403b0c:	mov	w0, #0x2                   	// #2
  403b10:	mov	x29, sp
  403b14:	str	x19, [sp, #16]
  403b18:	bl	401b00 <signal@plt>
  403b1c:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  403b20:	bl	403a7c <tigetstr@plt+0x1b9c>
  403b24:	ldr	x0, [x19, #720]
  403b28:	ldrb	w1, [x0, #1716]
  403b2c:	tbz	w1, #2, 403b70 <tigetstr@plt+0x1c90>
  403b30:	mov	w0, #0xd                   	// #13
  403b34:	bl	401e60 <putchar@plt>
  403b38:	ldr	x0, [x19, #720]
  403b3c:	ldr	x0, [x0, #536]
  403b40:	bl	401a80 <putp@plt>
  403b44:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  403b48:	ldr	x0, [x0, #688]
  403b4c:	bl	401d50 <fflush@plt>
  403b50:	ldr	x0, [x19, #720]
  403b54:	ldr	x0, [x0, #664]
  403b58:	bl	401cd0 <free@plt>
  403b5c:	ldr	x0, [x19, #720]
  403b60:	ldr	x0, [x0, #504]
  403b64:	bl	401cd0 <free@plt>
  403b68:	mov	w0, #0x0                   	// #0
  403b6c:	bl	401a00 <_exit@plt>
  403b70:	ldr	w1, [x0, #148]
  403b74:	cmp	w1, #0x0
  403b78:	b.le	403b84 <tigetstr@plt+0x1ca4>
  403b7c:	bl	403720 <tigetstr@plt+0x1840>
  403b80:	b	403b44 <tigetstr@plt+0x1c64>
  403b84:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  403b88:	ldr	x1, [x0, #680]
  403b8c:	mov	w0, #0xa                   	// #10
  403b90:	bl	401ab0 <fputc@plt>
  403b94:	b	403b50 <tigetstr@plt+0x1c70>
  403b98:	stp	x29, x30, [sp, #-144]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	mov	x19, x0
  403ba8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  403bac:	str	x23, [sp, #48]
  403bb0:	mov	w23, #0xb                   	// #11
  403bb4:	ldr	x0, [x0, #688]
  403bb8:	mov	x20, x2
  403bbc:	stp	x21, x22, [sp, #32]
  403bc0:	mov	x22, x1
  403bc4:	stp	x3, x4, [x29, #104]
  403bc8:	stp	x5, x6, [x29, #120]
  403bcc:	str	x7, [x29, #136]
  403bd0:	bl	401d50 <fflush@plt>
  403bd4:	bl	403a7c <tigetstr@plt+0x1b9c>
  403bd8:	bl	401ad0 <fork@plt>
  403bdc:	mov	w21, w0
  403be0:	cmp	w0, #0x0
  403be4:	b.ge	403c20 <tigetstr@plt+0x1d40>  // b.tcont
  403be8:	subs	w23, w23, #0x1
  403bec:	b.ne	403c14 <tigetstr@plt+0x1d34>  // b.any
  403bf0:	mov	w2, #0x5                   	// #5
  403bf4:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403bf8:	mov	x0, #0x0                   	// #0
  403bfc:	add	x1, x1, #0xc9f
  403c00:	bl	401db0 <dcgettext@plt>
  403c04:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  403c08:	ldr	x1, [x1, #680]
  403c0c:	bl	401a20 <fputs@plt>
  403c10:	b	403df8 <tigetstr@plt+0x1f18>
  403c14:	mov	w0, #0x5                   	// #5
  403c18:	bl	401bc0 <sleep@plt>
  403c1c:	b	403bd8 <tigetstr@plt+0x1cf8>
  403c20:	b.ne	403d84 <tigetstr@plt+0x1ea4>  // b.any
  403c24:	bl	401da0 <isatty@plt>
  403c28:	cbnz	w0, 403c40 <tigetstr@plt+0x1d60>
  403c2c:	bl	401c00 <close@plt>
  403c30:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  403c34:	mov	w1, #0x0                   	// #0
  403c38:	add	x0, x0, #0xc89
  403c3c:	bl	401b50 <open@plt>
  403c40:	add	x0, x29, #0x90
  403c44:	add	x5, x29, #0x60
  403c48:	ldr	x6, [x29, #104]
  403c4c:	mov	x2, x0
  403c50:	mov	w3, #0xffffffe0            	// #-32
  403c54:	stp	x0, x0, [x29, #64]
  403c58:	str	x5, [x29, #80]
  403c5c:	stp	w3, wzr, [x29, #88]
  403c60:	add	w1, w21, #0x1
  403c64:	cbnz	x6, 403ce8 <tigetstr@plt+0x1e08>
  403c68:	sbfiz	x1, x1, #3, #32
  403c6c:	add	x0, x29, #0x90
  403c70:	add	x1, x1, #0xf
  403c74:	add	x3, x29, #0x90
  403c78:	and	x1, x1, #0xfffffffffffffff0
  403c7c:	str	x5, [x29, #80]
  403c80:	sub	sp, sp, x1
  403c84:	stp	x0, x0, [x29, #64]
  403c88:	mov	x1, sp
  403c8c:	ldr	x4, [x29, #104]
  403c90:	mov	x5, x1
  403c94:	mov	w0, #0xffffffe0            	// #-32
  403c98:	str	xzr, [x1, w21, sxtw #3]
  403c9c:	str	w0, [x29, #88]
  403ca0:	str	wzr, [x29, #92]
  403ca4:	cbnz	x4, 403d34 <tigetstr@plt+0x1e54>
  403ca8:	mov	x0, x20
  403cac:	bl	401c80 <execvp@plt>
  403cb0:	bl	401e30 <__errno_location@plt>
  403cb4:	ldr	w19, [x0]
  403cb8:	mov	w2, #0x5                   	// #5
  403cbc:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403cc0:	mov	x0, #0x0                   	// #0
  403cc4:	add	x1, x1, #0xc92
  403cc8:	bl	401db0 <dcgettext@plt>
  403ccc:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  403cd0:	ldr	x1, [x1, #680]
  403cd4:	bl	401a20 <fputs@plt>
  403cd8:	cmp	w19, #0x2
  403cdc:	cset	w0, eq  // eq = none
  403ce0:	add	w0, w0, #0x7e
  403ce4:	bl	401a30 <exit@plt>
  403ce8:	tbnz	w3, #31, 403d0c <tigetstr@plt+0x1e2c>
  403cec:	add	x0, x2, #0xf
  403cf0:	mov	w4, w3
  403cf4:	and	x0, x0, #0xfffffffffffffff8
  403cf8:	mov	w3, w4
  403cfc:	mov	w21, w1
  403d00:	ldr	x6, [x2]
  403d04:	mov	x2, x0
  403d08:	b	403c60 <tigetstr@plt+0x1d80>
  403d0c:	add	w4, w3, #0x8
  403d10:	cmp	w4, #0x0
  403d14:	b.le	403d24 <tigetstr@plt+0x1e44>
  403d18:	add	x0, x2, #0xf
  403d1c:	and	x0, x0, #0xfffffffffffffff8
  403d20:	b	403cf8 <tigetstr@plt+0x1e18>
  403d24:	mov	x0, x2
  403d28:	add	x2, x29, #0x90
  403d2c:	add	x2, x2, w3, sxtw
  403d30:	b	403cf8 <tigetstr@plt+0x1e18>
  403d34:	str	x4, [x5]
  403d38:	tbnz	w0, #31, 403d5c <tigetstr@plt+0x1e7c>
  403d3c:	add	x2, x3, #0xf
  403d40:	mov	w6, w0
  403d44:	and	x2, x2, #0xfffffffffffffff8
  403d48:	add	x5, x5, #0x8
  403d4c:	mov	w0, w6
  403d50:	ldr	x4, [x3]
  403d54:	mov	x3, x2
  403d58:	b	403ca4 <tigetstr@plt+0x1dc4>
  403d5c:	add	w6, w0, #0x8
  403d60:	cmp	w6, #0x0
  403d64:	b.le	403d74 <tigetstr@plt+0x1e94>
  403d68:	add	x2, x3, #0xf
  403d6c:	and	x2, x2, #0xfffffffffffffff8
  403d70:	b	403d48 <tigetstr@plt+0x1e68>
  403d74:	mov	x2, x3
  403d78:	add	x3, x29, #0x90
  403d7c:	add	x3, x3, w0, sxtw
  403d80:	b	403d48 <tigetstr@plt+0x1e68>
  403d84:	mov	x1, #0x1                   	// #1
  403d88:	mov	w0, #0x2                   	// #2
  403d8c:	bl	401b00 <signal@plt>
  403d90:	mov	x1, #0x1                   	// #1
  403d94:	mov	w0, #0x3                   	// #3
  403d98:	bl	401b00 <signal@plt>
  403d9c:	ldrb	w0, [x19, #1716]
  403da0:	tbz	w0, #1, 403db0 <tigetstr@plt+0x1ed0>
  403da4:	mov	x1, #0x0                   	// #0
  403da8:	mov	w0, #0x14                  	// #20
  403dac:	bl	401b00 <signal@plt>
  403db0:	mov	x0, #0x0                   	// #0
  403db4:	bl	401d30 <wait@plt>
  403db8:	cmp	w0, #0x0
  403dbc:	b.gt	403db0 <tigetstr@plt+0x1ed0>
  403dc0:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  403dc4:	mov	w0, #0x2                   	// #2
  403dc8:	add	x1, x1, #0xb04
  403dcc:	bl	401b00 <signal@plt>
  403dd0:	adrp	x1, 403000 <tigetstr@plt+0x1120>
  403dd4:	mov	w0, #0x3                   	// #3
  403dd8:	add	x1, x1, #0x178
  403ddc:	bl	401b00 <signal@plt>
  403de0:	ldrb	w0, [x19, #1716]
  403de4:	tbz	w0, #1, 403df8 <tigetstr@plt+0x1f18>
  403de8:	adrp	x1, 404000 <tigetstr@plt+0x2120>
  403dec:	mov	w0, #0x14                  	// #20
  403df0:	add	x1, x1, #0x600
  403df4:	bl	401b00 <signal@plt>
  403df8:	ldr	w0, [x19, #12]
  403dfc:	mov	w1, #0xfffffff5            	// #-11
  403e00:	mov	x2, x19
  403e04:	and	w0, w0, w1
  403e08:	str	w0, [x19, #12]
  403e0c:	mov	w0, #0x100                 	// #256
  403e10:	strh	w0, [x19, #22]
  403e14:	mov	w1, #0x0                   	// #0
  403e18:	mov	w0, #0x2                   	// #2
  403e1c:	bl	401d90 <tcsetattr@plt>
  403e20:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  403e24:	add	x0, x0, #0xe99
  403e28:	bl	401c60 <puts@plt>
  403e2c:	mov	x1, x22
  403e30:	mov	x0, x19
  403e34:	bl	403764 <tigetstr@plt+0x1884>
  403e38:	mov	sp, x29
  403e3c:	ldp	x19, x20, [sp, #16]
  403e40:	ldp	x21, x22, [sp, #32]
  403e44:	ldr	x23, [sp, #48]
  403e48:	ldp	x29, x30, [sp], #144
  403e4c:	ret
  403e50:	ldrsb	w0, [x0, #1716]
  403e54:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  403e58:	ldr	x1, [x1, #680]
  403e5c:	tbz	w0, #31, 403e6c <tigetstr@plt+0x1f8c>
  403e60:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  403e64:	add	x0, x0, #0xcab
  403e68:	b	401a20 <fputs@plt>
  403e6c:	mov	w0, #0x8                   	// #8
  403e70:	b	401ab0 <fputc@plt>
  403e74:	stp	x29, x30, [sp, #-32]!
  403e78:	mov	x29, sp
  403e7c:	str	x19, [sp, #16]
  403e80:	mov	x19, x1
  403e84:	bl	401bd0 <realloc@plt>
  403e88:	cmp	x0, #0x0
  403e8c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403e90:	b.eq	403ea8 <tigetstr@plt+0x1fc8>  // b.none
  403e94:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403e98:	mov	x2, x19
  403e9c:	add	x1, x1, #0xcaf
  403ea0:	mov	w0, #0x1                   	// #1
  403ea4:	bl	401ea0 <err@plt>
  403ea8:	ldr	x19, [sp, #16]
  403eac:	ldp	x29, x30, [sp], #32
  403eb0:	ret
  403eb4:	stp	x29, x30, [sp, #-32]!
  403eb8:	mov	x29, sp
  403ebc:	stp	x19, x20, [sp, #16]
  403ec0:	mov	x19, x0
  403ec4:	ldr	w0, [x0, #656]
  403ec8:	ldr	x1, [x19, #512]
  403ecc:	lsl	w0, w0, #2
  403ed0:	cmp	x1, w0, sxtw
  403ed4:	b.cs	403ef8 <tigetstr@plt+0x2018>  // b.hs, b.nlast
  403ed8:	sxtw	x20, w0
  403edc:	mov	x0, #0x100                 	// #256
  403ee0:	cmp	x20, #0x100
  403ee4:	csel	x20, x20, x0, cs  // cs = hs, nlast
  403ee8:	ldr	x0, [x19, #504]
  403eec:	add	x1, x20, #0x2
  403ef0:	bl	403e74 <tigetstr@plt+0x1f94>
  403ef4:	stp	x0, x20, [x19, #504]
  403ef8:	ldp	x19, x20, [sp, #16]
  403efc:	ldp	x29, x30, [sp], #32
  403f00:	ret
  403f04:	stp	x29, x30, [sp, #-48]!
  403f08:	mov	x29, sp
  403f0c:	stp	x19, x20, [sp, #16]
  403f10:	mov	x20, x0
  403f14:	bl	401e30 <__errno_location@plt>
  403f18:	str	wzr, [x0]
  403f1c:	mov	x19, x0
  403f20:	add	x1, sp, #0x2f
  403f24:	mov	x2, #0x1                   	// #1
  403f28:	mov	w0, #0x2                   	// #2
  403f2c:	bl	401d80 <read@plt>
  403f30:	cmp	x0, #0x0
  403f34:	b.gt	403f54 <tigetstr@plt+0x2074>
  403f38:	ldr	w0, [x19]
  403f3c:	cmp	w0, #0x4
  403f40:	b.eq	403f4c <tigetstr@plt+0x206c>  // b.none
  403f44:	mov	w0, #0x0                   	// #0
  403f48:	bl	403b04 <tigetstr@plt+0x1c24>
  403f4c:	ldrb	w0, [x20]
  403f50:	strb	w0, [sp, #47]
  403f54:	ldrb	w0, [sp, #47]
  403f58:	ldp	x19, x20, [sp, #16]
  403f5c:	ldp	x29, x30, [sp], #48
  403f60:	ret
  403f64:	stp	x29, x30, [sp, #-128]!
  403f68:	mov	x29, sp
  403f6c:	stp	x19, x20, [sp, #16]
  403f70:	mov	x19, x0
  403f74:	stp	x21, x22, [sp, #32]
  403f78:	mov	x22, x1
  403f7c:	mov	x21, x1
  403f80:	stp	x23, x24, [sp, #48]
  403f84:	mov	w24, w2
  403f88:	mov	w23, #0x0                   	// #0
  403f8c:	stp	x25, x26, [sp, #64]
  403f90:	adrp	x26, 405000 <tigetstr@plt+0x3120>
  403f94:	add	x26, x26, #0xcab
  403f98:	stp	x27, x28, [sp, #80]
  403f9c:	sxtb	w27, w3
  403fa0:	mov	w25, #0x0                   	// #0
  403fa4:	sub	x28, x21, x22
  403fa8:	cmp	x28, w24, sxtw
  403fac:	b.lt	403ff4 <tigetstr@plt+0x2114>  // b.tstop
  403fb0:	sturb	wzr, [x21, #-1]
  403fb4:	sub	x1, x21, #0x1
  403fb8:	ldr	x0, [x19, #536]
  403fbc:	cbnz	x0, 403fc4 <tigetstr@plt+0x20e4>
  403fc0:	str	w25, [x19, #148]
  403fc4:	sub	w24, w24, #0x1
  403fc8:	sub	x22, x1, x22
  403fcc:	cmp	x22, w24, sxtw
  403fd0:	b.lt	404318 <tigetstr@plt+0x2438>  // b.tstop
  403fd4:	mov	w2, #0x5                   	// #5
  403fd8:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  403fdc:	mov	x0, #0x0                   	// #0
  403fe0:	add	x1, x1, #0xcc9
  403fe4:	bl	401db0 <dcgettext@plt>
  403fe8:	mov	x1, x0
  403fec:	mov	x0, x19
  403ff0:	bl	4038e4 <tigetstr@plt+0x1a04>
  403ff4:	ldr	w0, [x19, #148]
  403ff8:	cmp	w25, w0
  403ffc:	csel	w25, w25, w0, ge  // ge = tcont
  404000:	add	x0, x19, #0x14
  404004:	bl	403f04 <tigetstr@plt+0x2024>
  404008:	mov	w20, w0
  40400c:	cmp	w0, #0x5c
  404010:	and	w0, w0, #0xff
  404014:	b.ne	40404c <tigetstr@plt+0x216c>  // b.any
  404018:	add	w23, w23, #0x1
  40401c:	ldrb	w1, [x19, #20]
  404020:	cmp	w1, w0
  404024:	b.eq	404034 <tigetstr@plt+0x2154>  // b.none
  404028:	ldrb	w1, [x19, #19]
  40402c:	cmp	w1, w0
  404030:	b.ne	404040 <tigetstr@plt+0x2160>  // b.any
  404034:	sub	x21, x21, #0x1
  404038:	mov	x0, x19
  40403c:	bl	403e50 <tigetstr@plt+0x1f70>
  404040:	cmp	w20, #0x5c
  404044:	csel	w23, w23, wzr, eq  // eq = none
  404048:	b	40429c <tigetstr@plt+0x23bc>
  40404c:	ldrb	w1, [x19, #19]
  404050:	cmp	w1, w0
  404054:	b.ne	404194 <tigetstr@plt+0x22b4>  // b.any
  404058:	cbnz	w23, 404194 <tigetstr@plt+0x22b4>
  40405c:	cmp	x21, x22
  404060:	b.ls	40417c <tigetstr@plt+0x229c>  // b.plast
  404064:	bl	401cf0 <__ctype_get_mb_cur_max@plt>
  404068:	cmp	x0, #0x1
  40406c:	b.ls	404160 <tigetstr@plt+0x2280>  // b.plast
  404070:	mov	x4, #0x0                   	// #0
  404074:	str	xzr, [sp, #120]
  404078:	ldr	x6, [sp, #120]
  40407c:	add	x1, x22, x4
  404080:	add	x3, sp, #0x78
  404084:	mov	x2, x28
  404088:	add	x0, sp, #0x74
  40408c:	stp	x4, x6, [sp, #96]
  404090:	bl	4019d0 <mbrtowc@plt>
  404094:	mov	x5, #0x1                   	// #1
  404098:	mov	x20, x0
  40409c:	cmn	x0, #0x3
  4040a0:	ldr	x4, [sp, #96]
  4040a4:	b.ls	404118 <tigetstr@plt+0x2238>  // b.plast
  4040a8:	mov	x20, x5
  4040ac:	ldr	x6, [sp, #104]
  4040b0:	str	x6, [sp, #120]
  4040b4:	add	x4, x4, x20
  4040b8:	add	x0, x22, x4
  4040bc:	cmp	x21, x0
  4040c0:	b.hi	404078 <tigetstr@plt+0x2198>  // b.pmore
  4040c4:	cmp	x20, #0x1
  4040c8:	b.ne	404128 <tigetstr@plt+0x2248>  // b.any
  4040cc:	mov	x0, x19
  4040d0:	bl	403e50 <tigetstr@plt+0x1f70>
  4040d4:	mov	x0, x20
  4040d8:	sub	x0, x0, #0x1
  4040dc:	cmn	x0, #0x1
  4040e0:	b.ne	404150 <tigetstr@plt+0x2270>  // b.any
  4040e4:	sub	x21, x21, x20
  4040e8:	ldrsb	w0, [x21]
  4040ec:	cmp	w0, #0x1f
  4040f0:	ccmp	w0, #0xa, #0x4, le
  4040f4:	b.ne	404100 <tigetstr@plt+0x2220>  // b.any
  4040f8:	cmp	w0, #0x7f
  4040fc:	b.ne	403fa4 <tigetstr@plt+0x20c4>  // b.any
  404100:	ldr	w0, [x19, #148]
  404104:	sub	w0, w0, #0x1
  404108:	str	w0, [x19, #148]
  40410c:	mov	x0, x19
  404110:	bl	403e50 <tigetstr@plt+0x1f70>
  404114:	b	403fa4 <tigetstr@plt+0x20c4>
  404118:	sub	x0, x0, #0x1
  40411c:	cmn	x0, #0x3
  404120:	csel	x20, x20, x5, cc  // cc = lo, ul, last
  404124:	b	4040b4 <tigetstr@plt+0x21d4>
  404128:	ldr	w0, [sp, #116]
  40412c:	bl	401b40 <wcwidth@plt>
  404130:	cmp	w0, #0x0
  404134:	csinc	w28, w0, wzr, gt
  404138:	sub	w28, w28, #0x1
  40413c:	cmn	w28, #0x1
  404140:	b.eq	4040d4 <tigetstr@plt+0x21f4>  // b.none
  404144:	mov	x0, x19
  404148:	bl	403e50 <tigetstr@plt+0x1f70>
  40414c:	b	404138 <tigetstr@plt+0x2258>
  404150:	ldr	w1, [x19, #148]
  404154:	sub	w1, w1, #0x1
  404158:	str	w1, [x19, #148]
  40415c:	b	4040d8 <tigetstr@plt+0x21f8>
  404160:	ldr	w0, [x19, #148]
  404164:	sub	x21, x21, #0x1
  404168:	sub	w0, w0, #0x1
  40416c:	str	w0, [x19, #148]
  404170:	mov	x0, x19
  404174:	bl	403e50 <tigetstr@plt+0x1f70>
  404178:	b	4040e8 <tigetstr@plt+0x2208>
  40417c:	ldr	x0, [x19, #536]
  404180:	cbnz	x0, 404188 <tigetstr@plt+0x22a8>
  404184:	str	w25, [x19, #148]
  404188:	add	x0, x19, #0xc0
  40418c:	mov	w1, #0x1                   	// #1
  404190:	bl	401d00 <siglongjmp@plt>
  404194:	ldrb	w1, [x19, #20]
  404198:	cmp	w1, w0
  40419c:	b.ne	404298 <tigetstr@plt+0x23b8>  // b.any
  4041a0:	cbnz	w23, 40401c <tigetstr@plt+0x213c>
  4041a4:	ldrb	w1, [x19, #1717]
  4041a8:	tbz	w1, #3, 40423c <tigetstr@plt+0x235c>
  4041ac:	sxtb	w20, w20
  4041b0:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  4041b4:	cmp	w20, #0x1f
  4041b8:	ccmp	w20, #0xa, #0x4, le
  4041bc:	b.eq	404204 <tigetstr@plt+0x2324>  // b.none
  4041c0:	cmp	w20, #0x1b
  4041c4:	b.ne	404234 <tigetstr@plt+0x2354>  // b.any
  4041c8:	ldr	x1, [x21, #680]
  4041cc:	mov	w0, w20
  4041d0:	bl	401ab0 <fputc@plt>
  4041d4:	ldr	w0, [x19, #148]
  4041d8:	add	w0, w0, #0x1
  4041dc:	str	w0, [x19, #148]
  4041e0:	mov	w0, #0xa                   	// #10
  4041e4:	bl	401e60 <putchar@plt>
  4041e8:	mov	w0, w27
  4041ec:	bl	401e60 <putchar@plt>
  4041f0:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4041f4:	mov	x21, x22
  4041f8:	ldr	x0, [x0, #688]
  4041fc:	bl	401d50 <fflush@plt>
  404200:	b	403fa4 <tigetstr@plt+0x20c4>
  404204:	cmp	w20, #0x7f
  404208:	b.ne	4041c8 <tigetstr@plt+0x22e8>  // b.any
  40420c:	mov	w20, #0xc0                  	// #192
  404210:	ldr	x1, [x21, #680]
  404214:	add	w20, w0, w20
  404218:	mov	w0, #0x5e                  	// #94
  40421c:	sxtb	w20, w20
  404220:	bl	401ab0 <fputc@plt>
  404224:	ldr	w0, [x19, #148]
  404228:	add	w0, w0, #0x1
  40422c:	str	w0, [x19, #148]
  404230:	b	4041c8 <tigetstr@plt+0x22e8>
  404234:	mov	w20, #0x40                  	// #64
  404238:	b	404210 <tigetstr@plt+0x2330>
  40423c:	mov	w0, #0xd                   	// #13
  404240:	bl	401e60 <putchar@plt>
  404244:	mov	w0, w27
  404248:	bl	401e60 <putchar@plt>
  40424c:	ldr	x0, [x19, #536]
  404250:	cbz	x0, 40426c <tigetstr@plt+0x238c>
  404254:	mov	x0, x19
  404258:	mov	w1, #0x1                   	// #1
  40425c:	bl	4036a0 <tigetstr@plt+0x17c0>
  404260:	mov	w0, #0x1                   	// #1
  404264:	str	w0, [x19, #148]
  404268:	b	4041f0 <tigetstr@plt+0x2310>
  40426c:	ldrb	w0, [x19, #1716]
  404270:	tbz	w0, #6, 404260 <tigetstr@plt+0x2380>
  404274:	adrp	x20, 418000 <tigetstr@plt+0x16120>
  404278:	ldr	w0, [x19, #148]
  40427c:	subs	w1, w0, #0x1
  404280:	str	w1, [x19, #148]
  404284:	b.le	404260 <tigetstr@plt+0x2380>
  404288:	ldr	x1, [x20, #680]
  40428c:	mov	x0, x26
  404290:	bl	401a20 <fputs@plt>
  404294:	b	404278 <tigetstr@plt+0x2398>
  404298:	cbnz	w23, 40401c <tigetstr@plt+0x213c>
  40429c:	strb	w20, [x21], #1
  4042a0:	cmp	w20, #0x1f
  4042a4:	ccmp	w20, #0xa, #0x4, le
  4042a8:	b.eq	4042e0 <tigetstr@plt+0x2400>  // b.none
  4042ac:	cmp	w20, #0x1b
  4042b0:	b.ne	404310 <tigetstr@plt+0x2430>  // b.any
  4042b4:	cmp	w20, #0xa
  4042b8:	ccmp	w20, #0x1b, #0x4, ne  // ne = any
  4042bc:	b.eq	403fb0 <tigetstr@plt+0x20d0>  // b.none
  4042c0:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4042c4:	ldr	x1, [x0, #680]
  4042c8:	mov	w0, w20
  4042cc:	bl	401ab0 <fputc@plt>
  4042d0:	ldr	w0, [x19, #148]
  4042d4:	add	w0, w0, #0x1
  4042d8:	str	w0, [x19, #148]
  4042dc:	b	403fa4 <tigetstr@plt+0x20c4>
  4042e0:	cmp	w20, #0x7f
  4042e4:	b.ne	4042b4 <tigetstr@plt+0x23d4>  // b.any
  4042e8:	mov	w0, #0xffffffc0            	// #-64
  4042ec:	add	w20, w20, w0
  4042f0:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4042f4:	ldr	x1, [x0, #680]
  4042f8:	mov	w0, #0x5e                  	// #94
  4042fc:	bl	401ab0 <fputc@plt>
  404300:	ldr	w0, [x19, #148]
  404304:	add	w0, w0, #0x1
  404308:	str	w0, [x19, #148]
  40430c:	b	4042b4 <tigetstr@plt+0x23d4>
  404310:	mov	w0, #0x40                  	// #64
  404314:	b	4042ec <tigetstr@plt+0x240c>
  404318:	ldp	x19, x20, [sp, #16]
  40431c:	ldp	x21, x22, [sp, #32]
  404320:	ldp	x23, x24, [sp, #48]
  404324:	ldp	x25, x26, [sp, #64]
  404328:	ldp	x27, x28, [sp, #80]
  40432c:	ldp	x29, x30, [sp], #128
  404330:	ret
  404334:	stp	x29, x30, [sp, #-336]!
  404338:	mov	x29, sp
  40433c:	stp	x19, x20, [sp, #16]
  404340:	mov	x20, x0
  404344:	stp	x21, x22, [sp, #32]
  404348:	add	x22, x20, #0x2cc
  40434c:	stp	x23, x24, [sp, #48]
  404350:	adrp	x24, 418000 <tigetstr@plt+0x16120>
  404354:	stp	x25, x26, [sp, #64]
  404358:	mov	x25, x1
  40435c:	mov	w26, #0x1                   	// #1
  404360:	stp	x27, x28, [sp, #80]
  404364:	bl	403720 <tigetstr@plt+0x1840>
  404368:	mov	w0, #0x21                  	// #33
  40436c:	bl	401e60 <putchar@plt>
  404370:	ldr	x0, [x24, #688]
  404374:	bl	401d50 <fflush@plt>
  404378:	str	w26, [x20, #148]
  40437c:	ldrb	w0, [x20, #1718]
  404380:	tbz	w0, #2, 4043dc <tigetstr@plt+0x24fc>
  404384:	ldr	x1, [x24, #688]
  404388:	mov	x0, x22
  40438c:	bl	401a20 <fputs@plt>
  404390:	ldr	x0, [x24, #688]
  404394:	bl	401d50 <fflush@plt>
  404398:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  40439c:	ldr	x1, [x0, #680]
  4043a0:	mov	w0, #0xa                   	// #10
  4043a4:	bl	401ab0 <fputc@plt>
  4043a8:	str	wzr, [x20, #148]
  4043ac:	ldr	x3, [x20, #176]
  4043b0:	mov	w0, #0x1                   	// #1
  4043b4:	str	w0, [x20, #184]
  4043b8:	mov	x5, x22
  4043bc:	mov	x1, x25
  4043c0:	mov	x2, x3
  4043c4:	mov	x0, x20
  4043c8:	mov	w6, #0x0                   	// #0
  4043cc:	adrp	x4, 405000 <tigetstr@plt+0x3120>
  4043d0:	add	x4, x4, #0xd0d
  4043d4:	bl	403b98 <tigetstr@plt+0x1cb8>
  4043d8:	b	40456c <tigetstr@plt+0x268c>
  4043dc:	mov	w3, #0x21                  	// #33
  4043e0:	mov	w2, #0xc6                  	// #198
  4043e4:	add	x1, sp, #0x88
  4043e8:	mov	x0, x20
  4043ec:	bl	403f64 <tigetstr@plt+0x2084>
  4043f0:	ldrsw	x1, [x20, #136]
  4043f4:	ldr	x0, [x20, #160]
  4043f8:	ldr	x0, [x0, x1, lsl #3]
  4043fc:	bl	401a10 <strlen@plt>
  404400:	mov	x21, x0
  404404:	mov	x0, x22
  404408:	bl	401a10 <strlen@plt>
  40440c:	add	w21, w21, w0
  404410:	add	w0, w21, #0x1
  404414:	add	w21, w21, #0xc9
  404418:	str	w0, [sp, #104]
  40441c:	sxtw	x23, w21
  404420:	mov	x0, x23
  404424:	bl	401b30 <malloc@plt>
  404428:	cmp	x0, #0x0
  40442c:	mov	x19, x0
  404430:	ccmp	x23, #0x0, #0x4, eq  // eq = none
  404434:	b.eq	4045c0 <tigetstr@plt+0x26e0>  // b.none
  404438:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  40443c:	mov	x2, x23
  404440:	add	x1, x1, #0xcaf
  404444:	mov	w0, w26
  404448:	bl	401ea0 <err@plt>
  40444c:	ldr	w1, [sp, #104]
  404450:	sub	x5, x19, x28
  404454:	sub	w0, w27, w5
  404458:	cmp	w1, w0
  40445c:	b.lt	404488 <tigetstr@plt+0x25a8>  // b.tstop
  404460:	add	w27, w27, w21
  404464:	mov	x0, x28
  404468:	str	w3, [sp, #108]
  40446c:	sxtw	x1, w27
  404470:	stp	x2, x5, [sp, #112]
  404474:	bl	403e74 <tigetstr@plt+0x1f94>
  404478:	ldp	x2, x5, [sp, #112]
  40447c:	mov	x28, x0
  404480:	ldr	w3, [sp, #108]
  404484:	add	x19, x0, w5, sxtw
  404488:	cmp	w3, #0x25
  40448c:	b.eq	4044c8 <tigetstr@plt+0x25e8>  // b.none
  404490:	cmp	w3, #0x5c
  404494:	b.eq	40459c <tigetstr@plt+0x26bc>  // b.none
  404498:	cmp	w3, #0x21
  40449c:	b.ne	4045b8 <tigetstr@plt+0x26d8>  // b.any
  4044a0:	ldr	w0, [x20, #184]
  4044a4:	cbnz	w0, 404588 <tigetstr@plt+0x26a8>
  4044a8:	mov	w2, #0x5                   	// #5
  4044ac:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4044b0:	mov	x0, #0x0                   	// #0
  4044b4:	add	x1, x1, #0xcd7
  4044b8:	bl	401db0 <dcgettext@plt>
  4044bc:	mov	x1, x0
  4044c0:	mov	x0, x20
  4044c4:	bl	4038e4 <tigetstr@plt+0x1a04>
  4044c8:	ldrsb	w0, [x20, #1717]
  4044cc:	tbnz	w0, #31, 4045b8 <tigetstr@plt+0x26d8>
  4044d0:	ldrsw	x1, [x20, #136]
  4044d4:	ldr	x0, [x20, #160]
  4044d8:	ldr	x1, [x0, x1, lsl #3]
  4044dc:	mov	x0, x19
  4044e0:	bl	401d60 <strcpy@plt>
  4044e4:	ldrsw	x1, [x20, #136]
  4044e8:	ldr	x0, [x20, #160]
  4044ec:	ldr	x0, [x0, x1, lsl #3]
  4044f0:	bl	401a10 <strlen@plt>
  4044f4:	add	w23, w23, #0x1
  4044f8:	add	x19, x19, x0
  4044fc:	mov	x2, x26
  404500:	mov	x26, x2
  404504:	ldrsb	w3, [x26], #1
  404508:	cbnz	w3, 40444c <tigetstr@plt+0x256c>
  40450c:	strb	wzr, [x19]
  404510:	cbz	x28, 4045dc <tigetstr@plt+0x26fc>
  404514:	mov	x0, x28
  404518:	bl	401a10 <strlen@plt>
  40451c:	cmp	x0, #0x3e7
  404520:	b.hi	4045d4 <tigetstr@plt+0x26f4>  // b.pmore
  404524:	mov	x1, x28
  404528:	mov	x0, x22
  40452c:	bl	401d60 <strcpy@plt>
  404530:	mov	x0, x28
  404534:	bl	401cd0 <free@plt>
  404538:	cmn	w23, #0x1
  40453c:	b.ne	4045dc <tigetstr@plt+0x26fc>  // b.any
  404540:	mov	w2, #0x5                   	// #5
  404544:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404548:	mov	x0, #0x0                   	// #0
  40454c:	add	x1, x1, #0xcfd
  404550:	bl	401db0 <dcgettext@plt>
  404554:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  404558:	ldr	x1, [x1, #680]
  40455c:	bl	401a20 <fputs@plt>
  404560:	mov	x1, x25
  404564:	mov	x0, x20
  404568:	bl	403764 <tigetstr@plt+0x1884>
  40456c:	ldp	x19, x20, [sp, #16]
  404570:	ldp	x21, x22, [sp, #32]
  404574:	ldp	x23, x24, [sp, #48]
  404578:	ldp	x25, x26, [sp, #64]
  40457c:	ldp	x27, x28, [sp, #80]
  404580:	ldp	x29, x30, [sp], #336
  404584:	ret
  404588:	mov	x1, x22
  40458c:	mov	x0, x19
  404590:	bl	401d60 <strcpy@plt>
  404594:	mov	x0, x22
  404598:	b	4044f0 <tigetstr@plt+0x2610>
  40459c:	ldrsb	w0, [x2, #1]
  4045a0:	and	w1, w0, #0xfffffffb
  4045a4:	cmp	w1, #0x21
  4045a8:	b.ne	4045b8 <tigetstr@plt+0x26d8>  // b.any
  4045ac:	add	x26, x2, #0x2
  4045b0:	strb	w0, [x19], #1
  4045b4:	b	4044fc <tigetstr@plt+0x261c>
  4045b8:	strb	w3, [x19], #1
  4045bc:	b	4044fc <tigetstr@plt+0x261c>
  4045c0:	mov	w27, w21
  4045c4:	mov	x28, x0
  4045c8:	add	x2, sp, #0x88
  4045cc:	mov	w23, #0x0                   	// #0
  4045d0:	b	404500 <tigetstr@plt+0x2620>
  4045d4:	mov	w23, #0xffffffff            	// #-1
  4045d8:	b	404530 <tigetstr@plt+0x2650>
  4045dc:	cbz	w23, 404390 <tigetstr@plt+0x24b0>
  4045e0:	mov	x0, x20
  4045e4:	bl	403720 <tigetstr@plt+0x1840>
  4045e8:	mov	x1, x22
  4045ec:	adrp	x0, 405000 <tigetstr@plt+0x3120>
  4045f0:	add	x0, x0, #0xd09
  4045f4:	bl	401e10 <printf@plt>
  4045f8:	str	w0, [x20, #148]
  4045fc:	b	404390 <tigetstr@plt+0x24b0>
  404600:	stp	x29, x30, [sp, #-288]!
  404604:	mov	x1, #0x1                   	// #1
  404608:	mov	w0, #0x16                  	// #22
  40460c:	mov	x29, sp
  404610:	str	x19, [sp, #16]
  404614:	bl	401b00 <signal@plt>
  404618:	bl	403a7c <tigetstr@plt+0x1b9c>
  40461c:	adrp	x19, 418000 <tigetstr@plt+0x16120>
  404620:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  404624:	ldr	x0, [x0, #688]
  404628:	bl	401d50 <fflush@plt>
  40462c:	mov	x1, #0x0                   	// #0
  404630:	mov	w0, #0x16                  	// #22
  404634:	bl	401b00 <signal@plt>
  404638:	mov	x1, #0x0                   	// #0
  40463c:	mov	w0, #0x14                  	// #20
  404640:	bl	401b00 <signal@plt>
  404644:	add	x0, sp, #0x20
  404648:	bl	401b70 <sigemptyset@plt>
  40464c:	mov	w1, #0x14                  	// #20
  404650:	add	x0, sp, #0x20
  404654:	bl	401e00 <sigaddset@plt>
  404658:	add	x2, sp, #0xa0
  40465c:	add	x1, sp, #0x20
  404660:	mov	w0, #0x1                   	// #1
  404664:	bl	401a60 <sigprocmask@plt>
  404668:	mov	w1, #0x14                  	// #20
  40466c:	mov	w0, #0x0                   	// #0
  404670:	bl	401ac0 <kill@plt>
  404674:	mov	x2, #0x0                   	// #0
  404678:	add	x1, sp, #0xa0
  40467c:	mov	w0, #0x2                   	// #2
  404680:	bl	401a60 <sigprocmask@plt>
  404684:	adrp	x1, 404000 <tigetstr@plt+0x2120>
  404688:	mov	w0, #0x14                  	// #20
  40468c:	add	x1, x1, #0x600
  404690:	bl	401b00 <signal@plt>
  404694:	ldr	x2, [x19, #720]
  404698:	mov	w1, #0xfffffff5            	// #-11
  40469c:	ldr	w0, [x2, #12]
  4046a0:	and	w0, w0, w1
  4046a4:	str	w0, [x2, #12]
  4046a8:	mov	w0, #0x100                 	// #256
  4046ac:	strh	w0, [x2, #22]
  4046b0:	mov	w1, #0x0                   	// #0
  4046b4:	mov	w0, #0x2                   	// #2
  4046b8:	bl	401d90 <tcsetattr@plt>
  4046bc:	ldr	x0, [x19, #720]
  4046c0:	ldrb	w1, [x0, #1719]
  4046c4:	tbz	w1, #2, 4046d4 <tigetstr@plt+0x27f4>
  4046c8:	add	x0, x0, #0xc0
  4046cc:	mov	w1, #0x1                   	// #1
  4046d0:	bl	401d00 <siglongjmp@plt>
  4046d4:	ldr	x19, [sp, #16]
  4046d8:	ldp	x29, x30, [sp], #288
  4046dc:	ret
  4046e0:	stp	x29, x30, [sp, #-256]!
  4046e4:	mov	x29, sp
  4046e8:	stp	x19, x20, [sp, #16]
  4046ec:	mov	x19, x0
  4046f0:	stp	x25, x26, [sp, #64]
  4046f4:	ldr	w26, [x0, #152]
  4046f8:	stp	x21, x22, [sp, #32]
  4046fc:	stp	x23, x24, [sp, #48]
  404700:	stp	x27, x28, [sp, #80]
  404704:	ldr	x22, [x0, #120]
  404708:	sxtw	x0, w26
  40470c:	str	x22, [x19, #672]
  404710:	str	x0, [x19, #680]
  404714:	cbz	x1, 404914 <tigetstr@plt+0x2a34>
  404718:	mov	x21, x2
  40471c:	mov	w23, w3
  404720:	add	x0, sp, #0x70
  404724:	mov	w2, #0x8                   	// #8
  404728:	bl	401de0 <regcomp@plt>
  40472c:	mov	w20, w0
  404730:	cbz	w0, 404930 <tigetstr@plt+0x2a50>
  404734:	add	x1, sp, #0x70
  404738:	add	x2, sp, #0xb0
  40473c:	mov	x3, #0x50                  	// #80
  404740:	bl	401e40 <regerror@plt>
  404744:	add	x1, sp, #0xb0
  404748:	mov	x0, x19
  40474c:	bl	4038e4 <tigetstr@plt+0x1a04>
  404750:	strb	w0, [x2], #1
  404754:	b	404824 <tigetstr@plt+0x2944>
  404758:	mov	w0, #0xa                   	// #10
  40475c:	bl	401e60 <putchar@plt>
  404760:	ldrb	w0, [x19, #1716]
  404764:	tbz	w0, #2, 404770 <tigetstr@plt+0x2890>
  404768:	ldr	x0, [x19, #536]
  40476c:	bl	401a80 <putp@plt>
  404770:	mov	w2, #0x5                   	// #5
  404774:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404778:	mov	x0, #0x0                   	// #0
  40477c:	add	x1, x1, #0xd10
  404780:	bl	401db0 <dcgettext@plt>
  404784:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  404788:	ldr	x1, [x1, #688]
  40478c:	bl	401a20 <fputs@plt>
  404790:	ldrsb	w0, [x19, #1717]
  404794:	tbz	w0, #31, 4048a0 <tigetstr@plt+0x29c0>
  404798:	mov	x0, x19
  40479c:	bl	403720 <tigetstr@plt+0x1840>
  4047a0:	ldrb	w0, [x19, #1717]
  4047a4:	tbz	w0, #6, 4047c0 <tigetstr@plt+0x28e0>
  4047a8:	ldrb	w0, [x19, #1716]
  4047ac:	tbz	w0, #2, 4047f4 <tigetstr@plt+0x2914>
  4047b0:	ldr	x0, [x19, #592]
  4047b4:	bl	401a80 <putp@plt>
  4047b8:	ldr	x0, [x19, #536]
  4047bc:	bl	401a80 <putp@plt>
  4047c0:	ldr	x0, [x19, #504]
  4047c4:	bl	401c60 <puts@plt>
  4047c8:	b	4048d4 <tigetstr@plt+0x29f4>
  4047cc:	ldrb	w0, [x19, #1716]
  4047d0:	tbz	w0, #2, 4047e8 <tigetstr@plt+0x2908>
  4047d4:	ldr	x0, [x19, #592]
  4047d8:	bl	401a80 <putp@plt>
  4047dc:	ldr	x0, [x19, #536]
  4047e0:	bl	401a80 <putp@plt>
  4047e4:	b	4048d4 <tigetstr@plt+0x29f4>
  4047e8:	mov	x0, x19
  4047ec:	bl	40313c <tigetstr@plt+0x125c>
  4047f0:	b	4048d4 <tigetstr@plt+0x29f4>
  4047f4:	mov	x0, x19
  4047f8:	bl	40313c <tigetstr@plt+0x125c>
  4047fc:	b	4047c0 <tigetstr@plt+0x28e0>
  404800:	mov	x24, x25
  404804:	mov	x25, x27
  404808:	mov	x0, x21
  40480c:	bl	401c50 <feof@plt>
  404810:	cbnz	w0, 4048d4 <tigetstr@plt+0x29f4>
  404814:	mov	x0, x19
  404818:	ldr	x27, [x19, #120]
  40481c:	bl	403eb4 <tigetstr@plt+0x1fd4>
  404820:	ldr	x2, [x19, #504]
  404824:	mov	x1, x21
  404828:	mov	x0, x28
  40482c:	str	x2, [sp, #104]
  404830:	bl	403620 <tigetstr@plt+0x1740>
  404834:	cmp	w0, #0xa
  404838:	ldr	x2, [sp, #104]
  40483c:	b.eq	404968 <tigetstr@plt+0x2a88>  // b.none
  404840:	cmn	w0, #0x1
  404844:	b.eq	40485c <tigetstr@plt+0x297c>  // b.none
  404848:	ldp	x3, x1, [x19, #504]
  40484c:	sub	x3, x2, x3
  404850:	sub	x1, x1, #0x1
  404854:	cmp	x3, x1
  404858:	b.cc	404750 <tigetstr@plt+0x2870>  // b.lo, b.ul, b.last
  40485c:	strb	wzr, [x2]
  404860:	add	w20, w20, #0x1
  404864:	add	x0, sp, #0x70
  404868:	mov	w4, #0x0                   	// #0
  40486c:	ldr	x1, [x19, #504]
  404870:	mov	x3, #0x0                   	// #0
  404874:	mov	x2, #0x0                   	// #0
  404878:	bl	401dc0 <regexec@plt>
  40487c:	cbnz	w0, 404800 <tigetstr@plt+0x2920>
  404880:	subs	w23, w23, #0x1
  404884:	b.ne	404800 <tigetstr@plt+0x2920>  // b.any
  404888:	cmp	w20, #0x3
  40488c:	b.gt	404758 <tigetstr@plt+0x2878>
  404890:	cmp	w20, #0x1
  404894:	b.eq	404790 <tigetstr@plt+0x28b0>  // b.none
  404898:	ldrsb	w0, [x19, #1717]
  40489c:	tbnz	w0, #31, 404758 <tigetstr@plt+0x2878>
  4048a0:	cmp	w20, #0x3
  4048a4:	mov	w0, #0x3                   	// #3
  4048a8:	csel	w0, w20, w0, le
  4048ac:	ldr	w20, [x19, #152]
  4048b0:	str	x24, [x19, #120]
  4048b4:	mov	x1, x24
  4048b8:	sub	w20, w20, w0
  4048bc:	str	w20, [x19, #152]
  4048c0:	mov	x0, x21
  4048c4:	mov	w2, #0x0                   	// #0
  4048c8:	bl	401c30 <fseek@plt>
  4048cc:	ldrb	w0, [x19, #1717]
  4048d0:	tbnz	w0, #6, 4047cc <tigetstr@plt+0x28ec>
  4048d4:	add	x0, sp, #0x70
  4048d8:	bl	401dd0 <regfree@plt>
  4048dc:	mov	x0, x21
  4048e0:	bl	401c50 <feof@plt>
  4048e4:	cbz	w0, 404978 <tigetstr@plt+0x2a98>
  4048e8:	ldrsb	w0, [x19, #1717]
  4048ec:	tbnz	w0, #31, 404940 <tigetstr@plt+0x2a60>
  4048f0:	str	x22, [x19, #120]
  4048f4:	mov	x1, x22
  4048f8:	str	w26, [x19, #152]
  4048fc:	mov	w2, #0x0                   	// #0
  404900:	mov	x0, x21
  404904:	bl	401c30 <fseek@plt>
  404908:	ldr	x0, [x19, #664]
  40490c:	bl	401cd0 <free@plt>
  404910:	str	xzr, [x19, #664]
  404914:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404918:	add	x1, x1, #0xd31
  40491c:	mov	w2, #0x5                   	// #5
  404920:	mov	x0, #0x0                   	// #0
  404924:	bl	401db0 <dcgettext@plt>
  404928:	mov	x1, x0
  40492c:	b	404748 <tigetstr@plt+0x2868>
  404930:	mov	x24, x22
  404934:	mov	x25, x22
  404938:	add	x28, x19, #0x78
  40493c:	b	404808 <tigetstr@plt+0x2928>
  404940:	mov	w2, #0x5                   	// #5
  404944:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404948:	mov	x0, #0x0                   	// #0
  40494c:	add	x1, x1, #0xd1d
  404950:	bl	401db0 <dcgettext@plt>
  404954:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  404958:	ldr	x1, [x1, #688]
  40495c:	bl	401a20 <fputs@plt>
  404960:	mov	w0, #0x0                   	// #0
  404964:	bl	403b04 <tigetstr@plt+0x1c24>
  404968:	ldr	w0, [x19, #152]
  40496c:	add	w0, w0, #0x1
  404970:	str	w0, [x19, #152]
  404974:	b	40485c <tigetstr@plt+0x297c>
  404978:	ldp	x19, x20, [sp, #16]
  40497c:	ldp	x21, x22, [sp, #32]
  404980:	ldp	x23, x24, [sp, #48]
  404984:	ldp	x25, x26, [sp, #64]
  404988:	ldp	x27, x28, [sp, #80]
  40498c:	ldp	x29, x30, [sp], #256
  404990:	ret
  404994:	stp	x29, x30, [sp, #-176]!
  404998:	mov	x29, sp
  40499c:	stp	x21, x22, [sp, #32]
  4049a0:	mov	x22, x2
  4049a4:	ldrb	w2, [x0, #1718]
  4049a8:	stp	x19, x20, [sp, #16]
  4049ac:	mov	x19, x0
  4049b0:	stp	x23, x24, [sp, #48]
  4049b4:	mov	x23, x1
  4049b8:	stp	x25, x26, [sp, #64]
  4049bc:	stp	x27, x28, [sp, #80]
  4049c0:	tbnz	w2, #1, 404a04 <tigetstr@plt+0x2b24>
  4049c4:	bl	403764 <tigetstr@plt+0x1884>
  4049c8:	add	x24, x19, #0x14
  4049cc:	add	x26, sp, #0x63
  4049d0:	mov	w25, #0xa                   	// #10
  4049d4:	mov	w20, #0x0                   	// #0
  4049d8:	mov	x0, x24
  4049dc:	bl	403f04 <tigetstr@plt+0x2024>
  4049e0:	sxtb	w21, w0
  4049e4:	mov	w27, w0
  4049e8:	bl	401cb0 <__ctype_b_loc@plt>
  4049ec:	ldr	x0, [x0]
  4049f0:	ldrh	w0, [x0, w21, sxtw #1]
  4049f4:	tbz	w0, #11, 404a10 <tigetstr@plt+0x2b30>
  4049f8:	madd	w20, w20, w25, w21
  4049fc:	sub	w20, w20, #0x30
  404a00:	b	4049d8 <tigetstr@plt+0x2af8>
  404a04:	and	w2, w2, #0xfffffffd
  404a08:	strb	w2, [x0, #1718]
  404a0c:	b	4049c8 <tigetstr@plt+0x2ae8>
  404a10:	ldrb	w0, [x19, #20]
  404a14:	cmp	w0, w27, uxtb
  404a18:	b.eq	4049d4 <tigetstr@plt+0x2af4>  // b.none
  404a1c:	ldrb	w0, [x19, #1718]
  404a20:	cmp	w21, #0x2e
  404a24:	b.eq	404a64 <tigetstr@plt+0x2b84>  // b.none
  404a28:	and	w0, w0, #0xfffffffb
  404a2c:	strb	w0, [x19, #1718]
  404a30:	mov	w0, #0x0                   	// #0
  404a34:	ldrb	w2, [x19, #19]
  404a38:	and	w1, w21, #0xff
  404a3c:	str	w21, [x19, #704]
  404a40:	str	w20, [x19, #708]
  404a44:	cmp	w2, w21, uxtb
  404a48:	b.ne	404a8c <tigetstr@plt+0x2bac>  // b.any
  404a4c:	mov	x0, x19
  404a50:	bl	403720 <tigetstr@plt+0x1840>
  404a54:	mov	x1, x23
  404a58:	mov	x0, x19
  404a5c:	bl	403764 <tigetstr@plt+0x1884>
  404a60:	b	4049d4 <tigetstr@plt+0x2af4>
  404a64:	ldr	w21, [x19, #704]
  404a68:	orr	w0, w0, #0x4
  404a6c:	strb	w0, [x19, #1718]
  404a70:	ldr	w20, [x19, #708]
  404a74:	cmp	w21, #0x3a
  404a78:	b.eq	404a84 <tigetstr@plt+0x2ba4>  // b.none
  404a7c:	sxtb	w21, w21
  404a80:	b	404a30 <tigetstr@plt+0x2b50>
  404a84:	ldrsb	w0, [x19, #712]
  404a88:	b	404a34 <tigetstr@plt+0x2b54>
  404a8c:	cmp	w21, #0x3a
  404a90:	b.eq	404bc4 <tigetstr@plt+0x2ce4>  // b.none
  404a94:	b.gt	404b8c <tigetstr@plt+0x2cac>
  404a98:	cmp	w21, #0x20
  404a9c:	b.eq	405284 <tigetstr@plt+0x33a4>  // b.none
  404aa0:	b.gt	404b64 <tigetstr@plt+0x2c84>
  404aa4:	sub	w0, w1, #0x2
  404aa8:	and	w0, w0, #0xff
  404aac:	cmp	w0, #0xa
  404ab0:	b.ls	404b40 <tigetstr@plt+0x2c60>  // b.plast
  404ab4:	ldrsb	w0, [x19, #1718]
  404ab8:	tbz	w0, #31, 404bf8 <tigetstr@plt+0x2d18>
  404abc:	mov	x0, x19
  404ac0:	bl	403720 <tigetstr@plt+0x1840>
  404ac4:	ldr	x0, [x19, #544]
  404ac8:	adrp	x20, 406000 <tigetstr@plt+0x4120>
  404acc:	add	x20, x20, #0x343
  404ad0:	cbz	x0, 40525c <tigetstr@plt+0x337c>
  404ad4:	ldr	x1, [x19, #552]
  404ad8:	cbz	x1, 40525c <tigetstr@plt+0x337c>
  404adc:	bl	401a80 <putp@plt>
  404ae0:	mov	x1, x20
  404ae4:	mov	w2, #0x5                   	// #5
  404ae8:	mov	x0, #0x0                   	// #0
  404aec:	bl	401db0 <dcgettext@plt>
  404af0:	bl	401e10 <printf@plt>
  404af4:	ldrb	w1, [x19, #1718]
  404af8:	ubfx	x1, x1, #5, #1
  404afc:	add	w1, w0, w1, lsl #1
  404b00:	str	w1, [x19, #148]
  404b04:	ldr	x0, [x19, #552]
  404b08:	bl	401a80 <putp@plt>
  404b0c:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  404b10:	ldr	x0, [x0, #688]
  404b14:	bl	401d50 <fflush@plt>
  404b18:	b	4049d4 <tigetstr@plt+0x2af4>
  404b1c:	sub	w1, w21, #0x62
  404b20:	cmp	w1, #0x18
  404b24:	b.hi	404ab4 <tigetstr@plt+0x2bd4>  // b.pmore
  404b28:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  404b2c:	add	x0, x0, #0x75c
  404b30:	ldrh	w0, [x0, w1, uxtw #1]
  404b34:	adr	x1, 404b40 <tigetstr@plt+0x2c60>
  404b38:	add	x0, x1, w0, sxth #2
  404b3c:	br	x0
  404b40:	sub	w1, w21, #0x2
  404b44:	cmp	w1, #0xa
  404b48:	b.hi	404ab4 <tigetstr@plt+0x2bd4>  // b.pmore
  404b4c:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  404b50:	add	x0, x0, #0x790
  404b54:	ldrh	w0, [x0, w1, uxtw #1]
  404b58:	adr	x1, 404b64 <tigetstr@plt+0x2c84>
  404b5c:	add	x0, x1, w0, sxth #2
  404b60:	br	x0
  404b64:	cmp	w21, #0x27
  404b68:	b.eq	404f48 <tigetstr@plt+0x3068>  // b.none
  404b6c:	cmp	w21, #0x2f
  404b70:	b.eq	404fdc <tigetstr@plt+0x30fc>  // b.none
  404b74:	cmp	w21, #0x21
  404b78:	b.ne	404ab4 <tigetstr@plt+0x2bd4>  // b.any
  404b7c:	mov	x1, x23
  404b80:	mov	x0, x19
  404b84:	bl	404334 <tigetstr@plt+0x2454>
  404b88:	b	4049d4 <tigetstr@plt+0x2af4>
  404b8c:	cmp	w21, #0x7a
  404b90:	b.gt	404ab4 <tigetstr@plt+0x2bd4>
  404b94:	cmp	w21, #0x61
  404b98:	b.gt	404b1c <tigetstr@plt+0x2c3c>
  404b9c:	cmp	w21, #0x3d
  404ba0:	b.eq	404f94 <tigetstr@plt+0x30b4>  // b.none
  404ba4:	cmp	w21, #0x3c
  404ba8:	b.le	404ab4 <tigetstr@plt+0x2bd4>
  404bac:	cmp	w21, #0x3f
  404bb0:	b.eq	405084 <tigetstr@plt+0x31a4>  // b.none
  404bb4:	cmp	w21, #0x51
  404bb8:	b.ne	404ab4 <tigetstr@plt+0x2bd4>  // b.any
  404bbc:	mov	w0, #0x0                   	// #0
  404bc0:	bl	403b04 <tigetstr@plt+0x1c24>
  404bc4:	cbnz	w0, 404bd4 <tigetstr@plt+0x2cf4>
  404bc8:	mov	x0, x24
  404bcc:	bl	403f04 <tigetstr@plt+0x2024>
  404bd0:	sxtb	w0, w0
  404bd4:	str	w0, [x19, #712]
  404bd8:	cmp	w0, #0x71
  404bdc:	b.gt	404bf8 <tigetstr@plt+0x2d18>
  404be0:	cmp	w0, #0x65
  404be4:	b.gt	404c0c <tigetstr@plt+0x2d2c>
  404be8:	cmp	w0, #0x21
  404bec:	b.eq	404b7c <tigetstr@plt+0x2c9c>  // b.none
  404bf0:	cmp	w0, #0x51
  404bf4:	b.eq	404bbc <tigetstr@plt+0x2cdc>  // b.none
  404bf8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  404bfc:	ldr	x1, [x0, #680]
  404c00:	mov	w0, #0x7                   	// #7
  404c04:	bl	401ab0 <fputc@plt>
  404c08:	b	4049d4 <tigetstr@plt+0x2af4>
  404c0c:	sub	w0, w0, #0x66
  404c10:	cmp	w0, #0xb
  404c14:	b.hi	404bf8 <tigetstr@plt+0x2d18>  // b.pmore
  404c18:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  404c1c:	add	x1, x1, #0x7a8
  404c20:	ldrb	w0, [x1, w0, uxtw]
  404c24:	adr	x1, 404c30 <tigetstr@plt+0x2d50>
  404c28:	add	x0, x1, w0, sxtb #2
  404c2c:	br	x0
  404c30:	mov	x0, x19
  404c34:	bl	403720 <tigetstr@plt+0x1840>
  404c38:	ldrsb	w0, [x19, #1717]
  404c3c:	mov	w2, #0x5                   	// #5
  404c40:	tbnz	w0, #31, 404c70 <tigetstr@plt+0x2d90>
  404c44:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404c48:	mov	x0, #0x0                   	// #0
  404c4c:	add	x1, x1, #0xd46
  404c50:	bl	401db0 <dcgettext@plt>
  404c54:	ldrsw	x3, [x19, #136]
  404c58:	ldr	x1, [x19, #160]
  404c5c:	ldr	w2, [x19, #152]
  404c60:	ldr	x1, [x1, x3, lsl #3]
  404c64:	bl	401e10 <printf@plt>
  404c68:	str	w0, [x19, #148]
  404c6c:	b	404b0c <tigetstr@plt+0x2c2c>
  404c70:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404c74:	mov	x0, #0x0                   	// #0
  404c78:	add	x1, x1, #0xd53
  404c7c:	bl	401db0 <dcgettext@plt>
  404c80:	ldr	w1, [x19, #152]
  404c84:	bl	401e10 <printf@plt>
  404c88:	b	404c68 <tigetstr@plt+0x2d88>
  404c8c:	cbnz	w20, 404ca8 <tigetstr@plt+0x2dc8>
  404c90:	ldr	w0, [x19, #168]
  404c94:	mov	w20, #0x1                   	// #1
  404c98:	ldr	w1, [x19, #136]
  404c9c:	sub	w0, w0, #0x1
  404ca0:	cmp	w1, w0
  404ca4:	b.ge	404bbc <tigetstr@plt+0x2cdc>  // b.tcont
  404ca8:	mov	w0, #0xd                   	// #13
  404cac:	bl	401e60 <putchar@plt>
  404cb0:	mov	w1, #0x0                   	// #0
  404cb4:	mov	x0, x19
  404cb8:	bl	4036a0 <tigetstr@plt+0x17c0>
  404cbc:	mov	w1, w20
  404cc0:	mov	w20, #0x0                   	// #0
  404cc4:	mov	x0, x19
  404cc8:	bl	403984 <tigetstr@plt+0x1aa4>
  404ccc:	mov	w0, #0xd                   	// #13
  404cd0:	bl	401e60 <putchar@plt>
  404cd4:	ldr	w0, [x19, #1716]
  404cd8:	mov	w1, #0xdfff                	// #57343
  404cdc:	movk	w1, #0xfbff, lsl #16
  404ce0:	and	w0, w0, w1
  404ce4:	orr	w0, w0, #0x2000
  404ce8:	str	w0, [x19, #1716]
  404cec:	b	404d38 <tigetstr@plt+0x2e58>
  404cf0:	ldrsb	w0, [x19, #1717]
  404cf4:	tbnz	w0, #31, 404bf8 <tigetstr@plt+0x2d18>
  404cf8:	mov	w0, #0xd                   	// #13
  404cfc:	bl	401e60 <putchar@plt>
  404d00:	mov	w1, #0x0                   	// #0
  404d04:	mov	x0, x19
  404d08:	bl	4036a0 <tigetstr@plt+0x17c0>
  404d0c:	neg	w1, w20
  404d10:	cmp	w20, #0x0
  404d14:	csinv	w1, w1, wzr, ne  // ne = any
  404d18:	b	404cc0 <tigetstr@plt+0x2de0>
  404d1c:	ldrsb	w0, [x19, #1717]
  404d20:	tbz	w0, #31, 404d58 <tigetstr@plt+0x2e78>
  404d24:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  404d28:	mov	w20, #0xffffffff            	// #-1
  404d2c:	ldr	x1, [x0, #680]
  404d30:	mov	w0, #0x7                   	// #7
  404d34:	bl	401ab0 <fputc@plt>
  404d38:	mov	w0, w20
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	ldp	x21, x22, [sp, #32]
  404d44:	ldp	x23, x24, [sp, #48]
  404d48:	ldp	x25, x26, [sp, #64]
  404d4c:	ldp	x27, x28, [sp, #80]
  404d50:	ldp	x29, x30, [sp], #176
  404d54:	ret
  404d58:	cmp	w20, #0x0
  404d5c:	mov	w0, #0xd                   	// #13
  404d60:	csinc	w20, w20, wzr, ne  // ne = any
  404d64:	bl	401e60 <putchar@plt>
  404d68:	mov	w1, #0x0                   	// #0
  404d6c:	mov	x0, x19
  404d70:	bl	4036a0 <tigetstr@plt+0x17c0>
  404d74:	mov	w0, #0xa                   	// #10
  404d78:	bl	401e60 <putchar@plt>
  404d7c:	ldrb	w0, [x19, #1716]
  404d80:	tbz	w0, #2, 404d8c <tigetstr@plt+0x2eac>
  404d84:	ldr	x0, [x19, #536]
  404d88:	bl	401a80 <putp@plt>
  404d8c:	sxtw	x3, w20
  404d90:	adrp	x2, 405000 <tigetstr@plt+0x3120>
  404d94:	add	x2, x2, #0xd68
  404d98:	mov	w4, #0x5                   	// #5
  404d9c:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404da0:	mov	x0, #0x0                   	// #0
  404da4:	add	x1, x1, #0xd79
  404da8:	bl	401d40 <dcngettext@plt>
  404dac:	mov	w1, w20
  404db0:	bl	401e10 <printf@plt>
  404db4:	ldrb	w0, [x19, #1716]
  404db8:	tbz	w0, #2, 404dc4 <tigetstr@plt+0x2ee4>
  404dbc:	ldr	x0, [x19, #536]
  404dc0:	bl	401a80 <putp@plt>
  404dc4:	mov	w0, #0xa                   	// #10
  404dc8:	bl	401e60 <putchar@plt>
  404dcc:	ldr	w0, [x19, #140]
  404dd0:	mov	w2, #0x0                   	// #0
  404dd4:	str	xzr, [x19, #120]
  404dd8:	mov	x1, #0x0                   	// #0
  404ddc:	madd	w0, w20, w0, w0
  404de0:	ldr	w20, [x19, #152]
  404de4:	sub	w20, w20, w0
  404de8:	ldrb	w0, [x19, #1717]
  404dec:	tst	x0, #0x40
  404df0:	cset	w0, eq  // eq = none
  404df4:	sub	w20, w20, w0
  404df8:	mov	x0, x22
  404dfc:	bl	401c30 <fseek@plt>
  404e00:	str	wzr, [x19, #152]
  404e04:	cmp	w20, #0x0
  404e08:	mov	x0, x19
  404e0c:	csel	w1, w20, wzr, ge  // ge = tcont
  404e10:	mov	x2, x22
  404e14:	bl	403638 <tigetstr@plt+0x1758>
  404e18:	ldr	w20, [x19, #140]
  404e1c:	ldrb	w0, [x19, #1717]
  404e20:	tst	x0, #0x40
  404e24:	cinc	w20, w20, eq  // eq = none
  404e28:	b	404ccc <tigetstr@plt+0x2dec>
  404e2c:	cbnz	w20, 404f10 <tigetstr@plt+0x3030>
  404e30:	ldr	w20, [x19, #140]
  404e34:	b	404ccc <tigetstr@plt+0x2dec>
  404e38:	cbz	w20, 404e40 <tigetstr@plt+0x2f60>
  404e3c:	str	w20, [x19, #144]
  404e40:	ldr	w20, [x19, #144]
  404e44:	b	404ccc <tigetstr@plt+0x2dec>
  404e48:	cmp	w20, #0x0
  404e4c:	csinc	w20, w20, wzr, ne  // ne = any
  404e50:	cmp	w21, #0x66
  404e54:	b.ne	404e60 <tigetstr@plt+0x2f80>  // b.any
  404e58:	ldr	w0, [x19, #140]
  404e5c:	mul	w20, w20, w0
  404e60:	mov	w0, #0xd                   	// #13
  404e64:	bl	401e60 <putchar@plt>
  404e68:	mov	w1, #0x0                   	// #0
  404e6c:	mov	x0, x19
  404e70:	bl	4036a0 <tigetstr@plt+0x17c0>
  404e74:	mov	w0, #0xa                   	// #10
  404e78:	bl	401e60 <putchar@plt>
  404e7c:	ldrb	w0, [x19, #1716]
  404e80:	tbz	w0, #2, 404e8c <tigetstr@plt+0x2fac>
  404e84:	ldr	x0, [x19, #536]
  404e88:	bl	401a80 <putp@plt>
  404e8c:	sxtw	x3, w20
  404e90:	adrp	x2, 405000 <tigetstr@plt+0x3120>
  404e94:	add	x2, x2, #0xd89
  404e98:	mov	w4, #0x5                   	// #5
  404e9c:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404ea0:	mov	x0, #0x0                   	// #0
  404ea4:	add	x1, x1, #0xd9e
  404ea8:	bl	401d40 <dcngettext@plt>
  404eac:	mov	w1, w20
  404eb0:	bl	401e10 <printf@plt>
  404eb4:	ldrb	w0, [x19, #1716]
  404eb8:	tbz	w0, #2, 404ec4 <tigetstr@plt+0x2fe4>
  404ebc:	ldr	x0, [x19, #536]
  404ec0:	bl	401a80 <putp@plt>
  404ec4:	add	x21, x19, #0x78
  404ec8:	mov	w0, #0xa                   	// #10
  404ecc:	bl	401e60 <putchar@plt>
  404ed0:	cmp	w20, #0x0
  404ed4:	b.gt	404ee4 <tigetstr@plt+0x3004>
  404ed8:	b	404e30 <tigetstr@plt+0x2f50>
  404edc:	cmn	w0, #0x1
  404ee0:	b.eq	40527c <tigetstr@plt+0x339c>  // b.none
  404ee4:	mov	x1, x22
  404ee8:	mov	x0, x21
  404eec:	bl	403620 <tigetstr@plt+0x1740>
  404ef0:	cmp	w0, #0xa
  404ef4:	b.ne	404edc <tigetstr@plt+0x2ffc>  // b.any
  404ef8:	ldr	w0, [x19, #152]
  404efc:	sub	w20, w20, #0x1
  404f00:	add	w0, w0, #0x1
  404f04:	str	w0, [x19, #152]
  404f08:	b	404ed0 <tigetstr@plt+0x2ff0>
  404f0c:	cbz	w20, 405274 <tigetstr@plt+0x3394>
  404f10:	str	w20, [x19, #140]
  404f14:	b	404ccc <tigetstr@plt+0x2dec>
  404f18:	ldrsb	w0, [x19, #1717]
  404f1c:	tbnz	w0, #31, 404bf8 <tigetstr@plt+0x2d18>
  404f20:	mov	x0, x19
  404f24:	bl	40313c <tigetstr@plt+0x125c>
  404f28:	ldr	x1, [x19, #688]
  404f2c:	str	x1, [x19, #120]
  404f30:	mov	x0, x22
  404f34:	mov	w2, #0x0                   	// #0
  404f38:	bl	401c30 <fseek@plt>
  404f3c:	ldr	x0, [x19, #696]
  404f40:	str	w0, [x19, #152]
  404f44:	b	404e30 <tigetstr@plt+0x2f50>
  404f48:	ldrsb	w0, [x19, #1717]
  404f4c:	tbnz	w0, #31, 404bf8 <tigetstr@plt+0x2d18>
  404f50:	mov	x0, x19
  404f54:	bl	403720 <tigetstr@plt+0x1840>
  404f58:	mov	w2, #0x5                   	// #5
  404f5c:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404f60:	mov	x0, #0x0                   	// #0
  404f64:	add	x1, x1, #0xdb2
  404f68:	bl	401db0 <dcgettext@plt>
  404f6c:	adrp	x1, 418000 <tigetstr@plt+0x16120>
  404f70:	ldr	x1, [x1, #688]
  404f74:	bl	401a20 <fputs@plt>
  404f78:	ldr	x1, [x19, #672]
  404f7c:	str	x1, [x19, #120]
  404f80:	mov	x0, x22
  404f84:	mov	w2, #0x0                   	// #0
  404f88:	bl	401c30 <fseek@plt>
  404f8c:	ldr	x0, [x19, #680]
  404f90:	b	404f40 <tigetstr@plt+0x3060>
  404f94:	mov	x0, x19
  404f98:	bl	403720 <tigetstr@plt+0x1840>
  404f9c:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  404fa0:	ldr	w1, [x19, #152]
  404fa4:	add	x0, x0, #0x333
  404fa8:	b	404c84 <tigetstr@plt+0x2da4>
  404fac:	ldr	x0, [x19, #664]
  404fb0:	cbnz	x0, 404fd0 <tigetstr@plt+0x30f0>
  404fb4:	mov	w2, #0x5                   	// #5
  404fb8:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  404fbc:	add	x1, x1, #0xdc0
  404fc0:	bl	401db0 <dcgettext@plt>
  404fc4:	mov	x1, x0
  404fc8:	mov	x0, x19
  404fcc:	bl	4038e4 <tigetstr@plt+0x1a04>
  404fd0:	ldrb	w0, [x19, #1718]
  404fd4:	eor	w0, w0, #0x4
  404fd8:	strb	w0, [x19, #1718]
  404fdc:	cmp	w20, #0x0
  404fe0:	mov	w21, #0x1                   	// #1
  404fe4:	mov	x0, x19
  404fe8:	csel	w20, w20, w21, ne  // ne = any
  404fec:	bl	403720 <tigetstr@plt+0x1840>
  404ff0:	mov	w0, #0x2f                  	// #47
  404ff4:	bl	401e60 <putchar@plt>
  404ff8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  404ffc:	str	w21, [x19, #148]
  405000:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  405004:	ldr	x0, [x0, #688]
  405008:	bl	401d50 <fflush@plt>
  40500c:	ldrb	w0, [x19, #1718]
  405010:	tbz	w0, #2, 405040 <tigetstr@plt+0x3160>
  405014:	ldr	x1, [x21, #680]
  405018:	mov	w0, #0xd                   	// #13
  40501c:	bl	401ab0 <fputc@plt>
  405020:	ldr	x1, [x19, #664]
  405024:	mov	w3, w20
  405028:	mov	x2, x22
  40502c:	mov	x0, x19
  405030:	bl	4046e0 <tigetstr@plt+0x2800>
  405034:	ldr	w20, [x19, #140]
  405038:	sub	w20, w20, #0x1
  40503c:	b	404ccc <tigetstr@plt+0x2dec>
  405040:	mov	w3, #0x2f                  	// #47
  405044:	mov	w2, #0x4e                  	// #78
  405048:	add	x1, sp, #0x60
  40504c:	mov	x0, x19
  405050:	bl	403f64 <tigetstr@plt+0x2084>
  405054:	ldr	x1, [x21, #680]
  405058:	mov	w0, #0xd                   	// #13
  40505c:	bl	401ab0 <fputc@plt>
  405060:	ldr	x0, [x19, #664]
  405064:	bl	401cd0 <free@plt>
  405068:	add	x0, sp, #0x60
  40506c:	bl	4033c4 <tigetstr@plt+0x14e4>
  405070:	mov	w3, w20
  405074:	mov	x2, x22
  405078:	add	x1, sp, #0x60
  40507c:	str	x0, [x19, #664]
  405080:	b	40502c <tigetstr@plt+0x314c>
  405084:	ldrb	w0, [x19, #1717]
  405088:	tbz	w0, #6, 405094 <tigetstr@plt+0x31b4>
  40508c:	mov	x0, x19
  405090:	bl	40313c <tigetstr@plt+0x125c>
  405094:	adrp	x21, 418000 <tigetstr@plt+0x16120>
  405098:	mov	w2, #0x5                   	// #5
  40509c:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4050a0:	mov	x0, #0x0                   	// #0
  4050a4:	add	x1, x1, #0xddf
  4050a8:	bl	401db0 <dcgettext@plt>
  4050ac:	ldr	x1, [x21, #688]
  4050b0:	adrp	x20, 405000 <tigetstr@plt+0x3120>
  4050b4:	add	x20, x20, #0xe62
  4050b8:	bl	401a20 <fputs@plt>
  4050bc:	mov	x0, x20
  4050c0:	bl	401c60 <puts@plt>
  4050c4:	mov	w2, #0x5                   	// #5
  4050c8:	adrp	x1, 405000 <tigetstr@plt+0x3120>
  4050cc:	mov	x0, #0x0                   	// #0
  4050d0:	add	x1, x1, #0xeb2
  4050d4:	bl	401db0 <dcgettext@plt>
  4050d8:	ldr	x1, [x21, #688]
  4050dc:	bl	401a20 <fputs@plt>
  4050e0:	mov	x0, x20
  4050e4:	bl	401c60 <puts@plt>
  4050e8:	b	404a54 <tigetstr@plt+0x2b74>
  4050ec:	ldrsb	w0, [x19, #1717]
  4050f0:	tbnz	w0, #31, 404ab4 <tigetstr@plt+0x2bd4>
  4050f4:	ldr	w0, [x19, #140]
  4050f8:	ldr	w27, [x19, #152]
  4050fc:	sub	w1, w27, w0
  405100:	cmp	w1, #0x0
  405104:	b.le	40520c <tigetstr@plt+0x332c>
  405108:	add	w0, w0, #0x1
  40510c:	mov	w1, #0x2                   	// #2
  405110:	sdiv	w0, w0, w1
  405114:	sub	w27, w27, w0
  405118:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  40511c:	adrp	x28, 405000 <tigetstr@plt+0x3120>
  405120:	add	x0, x0, #0x31f
  405124:	add	x28, x28, #0xd43
  405128:	bl	401e50 <getenv@plt>
  40512c:	mov	x20, x0
  405130:	cbz	x0, 40513c <tigetstr@plt+0x325c>
  405134:	ldrsb	w0, [x0]
  405138:	cbnz	w0, 40515c <tigetstr@plt+0x327c>
  40513c:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  405140:	add	x0, x0, #0x326
  405144:	bl	401e50 <getenv@plt>
  405148:	mov	x20, x0
  40514c:	cbz	x0, 405214 <tigetstr@plt+0x3334>
  405150:	ldrsb	w0, [x0]
  405154:	cmp	w0, #0x0
  405158:	csel	x20, x20, x28, ne  // ne = any
  40515c:	mov	w1, #0x2f                  	// #47
  405160:	mov	x0, x20
  405164:	bl	401c10 <strrchr@plt>
  405168:	cmp	x0, #0x0
  40516c:	csinc	x21, x20, x0, eq  // eq = none
  405170:	mov	x1, x28
  405174:	mov	x0, x21
  405178:	bl	401c90 <strcmp@plt>
  40517c:	cbz	w0, 405194 <tigetstr@plt+0x32b4>
  405180:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  405184:	mov	x0, x21
  405188:	add	x1, x1, #0x32d
  40518c:	bl	401c90 <strcmp@plt>
  405190:	cbnz	w0, 40521c <tigetstr@plt+0x333c>
  405194:	mov	w21, #0x1                   	// #1
  405198:	mov	w2, w27
  40519c:	add	x0, sp, #0x60
  4051a0:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  4051a4:	add	x1, x1, #0x330
  4051a8:	bl	401a90 <sprintf@plt>
  4051ac:	mov	x0, x19
  4051b0:	bl	403720 <tigetstr@plt+0x1840>
  4051b4:	ldrsw	x1, [x19, #136]
  4051b8:	add	x2, sp, #0x60
  4051bc:	ldr	x0, [x19, #160]
  4051c0:	ldr	x3, [x0, x1, lsl #3]
  4051c4:	mov	x1, x20
  4051c8:	adrp	x0, 406000 <tigetstr@plt+0x4120>
  4051cc:	add	x0, x0, #0x33a
  4051d0:	bl	401e10 <printf@plt>
  4051d4:	ldrsw	x1, [x19, #136]
  4051d8:	ldr	x0, [x19, #160]
  4051dc:	cbz	w21, 405238 <tigetstr@plt+0x3358>
  4051e0:	strb	wzr, [sp, #98]
  4051e4:	mov	x5, x26
  4051e8:	add	x4, sp, #0x60
  4051ec:	mov	x3, x20
  4051f0:	ldr	x6, [x0, x1, lsl #3]
  4051f4:	mov	x2, x20
  4051f8:	mov	x1, x23
  4051fc:	mov	x0, x19
  405200:	mov	x7, #0x0                   	// #0
  405204:	bl	403b98 <tigetstr@plt+0x1cb8>
  405208:	b	4049d4 <tigetstr@plt+0x2af4>
  40520c:	mov	w27, #0x1                   	// #1
  405210:	b	405118 <tigetstr@plt+0x3238>
  405214:	mov	x20, x28
  405218:	b	40515c <tigetstr@plt+0x327c>
  40521c:	mov	w2, w27
  405220:	add	x0, sp, #0x60
  405224:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  405228:	mov	w21, #0x0                   	// #0
  40522c:	add	x1, x1, #0x336
  405230:	bl	401a90 <sprintf@plt>
  405234:	b	4051ac <tigetstr@plt+0x32cc>
  405238:	ldr	x5, [x0, x1, lsl #3]
  40523c:	add	x4, sp, #0x60
  405240:	mov	x3, x20
  405244:	mov	x2, x20
  405248:	mov	x1, x23
  40524c:	mov	x0, x19
  405250:	mov	x6, #0x0                   	// #0
  405254:	bl	403b98 <tigetstr@plt+0x1cb8>
  405258:	b	4049d4 <tigetstr@plt+0x2af4>
  40525c:	mov	x1, x20
  405260:	mov	w2, #0x5                   	// #5
  405264:	mov	x0, #0x0                   	// #0
  405268:	bl	401db0 <dcgettext@plt>
  40526c:	bl	401e10 <printf@plt>
  405270:	b	404c68 <tigetstr@plt+0x2d88>
  405274:	mov	w20, #0x1                   	// #1
  405278:	b	404ccc <tigetstr@plt+0x2dec>
  40527c:	mov	w20, #0x0                   	// #0
  405280:	b	404cd4 <tigetstr@plt+0x2df4>
  405284:	cbz	w20, 404e30 <tigetstr@plt+0x2f50>
  405288:	b	404ccc <tigetstr@plt+0x2dec>
  40528c:	stp	x29, x30, [sp, #-160]!
  405290:	mov	x29, sp
  405294:	stp	x23, x24, [sp, #48]
  405298:	mov	w24, w2
  40529c:	stp	x19, x20, [sp, #16]
  4052a0:	stp	x21, x22, [sp, #32]
  4052a4:	stp	x25, x26, [sp, #64]
  4052a8:	stp	x27, x28, [sp, #80]
  4052ac:	stp	x0, x1, [sp, #104]
  4052b0:	add	x0, sp, #0x91
  4052b4:	str	x0, [sp, #120]
  4052b8:	cmp	w24, #0x0
  4052bc:	b.le	4052cc <tigetstr@plt+0x33ec>
  4052c0:	ldr	x0, [sp, #104]
  4052c4:	ldrb	w0, [x0, #1717]
  4052c8:	tbz	w0, #4, 4053c4 <tigetstr@plt+0x34e4>
  4052cc:	ldr	x0, [sp, #104]
  4052d0:	ldrb	w0, [x0, #1719]
  4052d4:	tbz	w0, #1, 4052f8 <tigetstr@plt+0x3418>
  4052d8:	ldr	x0, [sp, #104]
  4052dc:	ldr	x0, [x0, #568]
  4052e0:	bl	401a80 <putp@plt>
  4052e4:	ldr	x0, [sp, #104]
  4052e8:	ldr	x1, [sp, #104]
  4052ec:	ldrb	w0, [x0, #1719]
  4052f0:	and	w0, w0, #0xfffffffd
  4052f4:	strb	w0, [x1, #1719]
  4052f8:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4052fc:	ldr	x0, [x0, #688]
  405300:	bl	401d50 <fflush@plt>
  405304:	ldp	x0, x1, [sp, #104]
  405308:	add	x0, x0, #0x78
  40530c:	bl	403620 <tigetstr@plt+0x1740>
  405310:	mov	w19, w0
  405314:	cmn	w0, #0x1
  405318:	ldr	x0, [sp, #104]
  40531c:	b.eq	405680 <tigetstr@plt+0x37a0>  // b.none
  405320:	ldrh	w1, [x0, #1716]
  405324:	mov	w0, #0x1004                	// #4100
  405328:	bics	wzr, w0, w1
  40532c:	b.eq	405a1c <tigetstr@plt+0x3b3c>  // b.none
  405330:	ldr	x0, [sp, #104]
  405334:	ldr	x1, [sp, #104]
  405338:	ldr	x0, [x0, #120]
  40533c:	sub	x0, x0, #0x1
  405340:	str	x0, [x1, #120]
  405344:	ldr	x1, [sp, #112]
  405348:	mov	w0, w19
  40534c:	bl	401ce0 <ungetc@plt>
  405350:	ldr	x0, [sp, #104]
  405354:	mov	w1, #0x1                   	// #1
  405358:	add	x0, x0, #0xc0
  40535c:	bl	401a70 <__sigsetjmp@plt>
  405360:	ldp	x0, x2, [sp, #104]
  405364:	mov	w1, #0xefff                	// #61439
  405368:	movk	w1, #0xffef, lsl #16
  40536c:	ldr	w0, [x0, #1716]
  405370:	and	w0, w0, w1
  405374:	ldr	x1, [sp, #104]
  405378:	str	w0, [x1, #1716]
  40537c:	mov	x1, #0x0                   	// #0
  405380:	ldr	x0, [sp, #104]
  405384:	bl	404994 <tigetstr@plt+0x2ab4>
  405388:	mov	w24, w0
  40538c:	cbz	w0, 405694 <tigetstr@plt+0x37b4>
  405390:	ldr	x0, [sp, #104]
  405394:	ldrb	w0, [x0, #1717]
  405398:	tbnz	w0, #3, 405a2c <tigetstr@plt+0x3b4c>
  40539c:	ldr	x0, [sp, #104]
  4053a0:	ldrb	w0, [x0, #1717]
  4053a4:	tbnz	w0, #6, 405a4c <tigetstr@plt+0x3b6c>
  4053a8:	ldr	x0, [sp, #104]
  4053ac:	ldr	x1, [sp, #104]
  4053b0:	ldrsw	x0, [x0, #152]
  4053b4:	str	x0, [x1, #696]
  4053b8:	ldr	x0, [x1, #120]
  4053bc:	str	x0, [x1, #688]
  4053c0:	b	4052b8 <tigetstr@plt+0x33d8>
  4053c4:	ldr	x0, [sp, #104]
  4053c8:	str	xzr, [sp, #136]
  4053cc:	ldr	x25, [x0, #120]
  4053d0:	bl	403eb4 <tigetstr@plt+0x1fd4>
  4053d4:	ldp	x0, x1, [sp, #104]
  4053d8:	add	x27, x0, #0x78
  4053dc:	ldr	x21, [x0, #504]
  4053e0:	mov	x0, x27
  4053e4:	bl	403620 <tigetstr@plt+0x1740>
  4053e8:	mov	w22, w0
  4053ec:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4053f0:	ldr	w0, [x0, #728]
  4053f4:	cbnz	w0, 4054b0 <tigetstr@plt+0x35d0>
  4053f8:	mov	w26, #0x0                   	// #0
  4053fc:	mov	x23, #0x0                   	// #0
  405400:	mov	w19, #0x0                   	// #0
  405404:	ldr	x0, [sp, #104]
  405408:	ldr	x0, [x0, #512]
  40540c:	sub	x1, x0, #0x1
  405410:	ldr	x0, [sp, #104]
  405414:	ldr	x0, [x0, #504]
  405418:	add	x0, x0, x1
  40541c:	cmp	x21, x0
  405420:	b.cs	4056cc <tigetstr@plt+0x37ec>  // b.hs, b.nlast
  405424:	ldr	x0, [sp, #104]
  405428:	ldrb	w0, [x0, #1717]
  40542c:	tbz	w0, #1, 40564c <tigetstr@plt+0x376c>
  405430:	cbz	w26, 40564c <tigetstr@plt+0x376c>
  405434:	bl	401cf0 <__ctype_get_mb_cur_max@plt>
  405438:	cmp	x0, #0x1
  40543c:	b.ls	40564c <tigetstr@plt+0x376c>  // b.plast
  405440:	add	x0, sp, #0x90
  405444:	ldr	x28, [sp, #136]
  405448:	strb	w22, [x0, x23]
  40544c:	add	x23, x23, #0x1
  405450:	add	x3, sp, #0x88
  405454:	mov	x2, x23
  405458:	add	x1, sp, #0x90
  40545c:	add	x0, sp, #0x84
  405460:	bl	4019d0 <mbrtowc@plt>
  405464:	cmn	x0, #0x2
  405468:	b.eq	4054e0 <tigetstr@plt+0x3600>  // b.none
  40546c:	cmn	x0, #0x1
  405470:	b.eq	405510 <tigetstr@plt+0x3630>  // b.none
  405474:	ldr	w0, [sp, #132]
  405478:	bl	401b40 <wcwidth@plt>
  40547c:	add	w4, w19, w0
  405480:	ldr	x1, [sp, #104]
  405484:	ldr	w1, [x1, #656]
  405488:	cmp	w4, w1
  40548c:	b.le	405644 <tigetstr@plt+0x3764>
  405490:	ldr	x0, [sp, #104]
  405494:	mov	x1, x25
  405498:	mov	x20, x21
  40549c:	mov	w2, #0x0                   	// #0
  4054a0:	str	x25, [x0, #120]
  4054a4:	ldr	x0, [sp, #112]
  4054a8:	bl	401c30 <fseek@plt>
  4054ac:	b	405554 <tigetstr@plt+0x3674>
  4054b0:	cmp	w22, #0xa
  4054b4:	b.ne	4053f8 <tigetstr@plt+0x3518>  // b.any
  4054b8:	ldr	x0, [sp, #104]
  4054bc:	ldr	x1, [sp, #104]
  4054c0:	ldr	w0, [x0, #152]
  4054c4:	add	w0, w0, #0x1
  4054c8:	str	w0, [x1, #152]
  4054cc:	ldr	x1, [sp, #112]
  4054d0:	mov	x0, x27
  4054d4:	bl	403620 <tigetstr@plt+0x1740>
  4054d8:	mov	w22, w0
  4054dc:	b	4053f8 <tigetstr@plt+0x3518>
  4054e0:	mov	x20, x21
  4054e4:	str	x28, [sp, #136]
  4054e8:	ldr	x0, [sp, #104]
  4054ec:	ldr	w0, [x0, #656]
  4054f0:	cmp	w0, w19
  4054f4:	b.le	405558 <tigetstr@plt+0x3678>
  4054f8:	ldr	x1, [sp, #112]
  4054fc:	mov	x0, x27
  405500:	mov	x21, x20
  405504:	bl	403620 <tigetstr@plt+0x1740>
  405508:	mov	w22, w0
  40550c:	b	405404 <tigetstr@plt+0x3524>
  405510:	mov	x20, x21
  405514:	ldrsb	w0, [sp, #144]
  405518:	add	w19, w19, #0x1
  40551c:	add	x25, x25, #0x1
  405520:	strb	w0, [x20], #1
  405524:	ldr	x0, [sp, #104]
  405528:	str	x28, [sp, #136]
  40552c:	ldr	w0, [x0, #656]
  405530:	cmp	w19, w0
  405534:	b.lt	4055d0 <tigetstr@plt+0x36f0>  // b.tstop
  405538:	ldr	x0, [sp, #104]
  40553c:	mov	x1, x25
  405540:	mov	w2, #0x0                   	// #0
  405544:	mov	w26, #0x0                   	// #0
  405548:	str	x25, [x0, #120]
  40554c:	ldr	x0, [sp, #112]
  405550:	bl	401c30 <fseek@plt>
  405554:	cbz	w26, 4054e8 <tigetstr@plt+0x3608>
  405558:	ldr	x0, [sp, #104]
  40555c:	ldr	w0, [x0, #656]
  405560:	cmp	w0, w19
  405564:	b.gt	405584 <tigetstr@plt+0x36a4>
  405568:	cmp	w0, #0x0
  40556c:	b.le	405584 <tigetstr@plt+0x36a4>
  405570:	ldr	x0, [sp, #104]
  405574:	ldrb	w0, [x0, #1719]
  405578:	tbnz	w0, #4, 405584 <tigetstr@plt+0x36a4>
  40557c:	mov	w0, #0xa                   	// #10
  405580:	strb	w0, [x20], #1
  405584:	ldr	x0, [sp, #104]
  405588:	ldr	w0, [x0, #656]
  40558c:	cmp	w19, w0
  405590:	b.ne	405908 <tigetstr@plt+0x3a28>  // b.any
  405594:	ldr	x0, [sp, #104]
  405598:	ldrb	w0, [x0, #1717]
  40559c:	tbz	w0, #1, 405908 <tigetstr@plt+0x3a28>
  4055a0:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  4055a4:	mov	w1, #0x1                   	// #1
  4055a8:	str	w1, [x0, #728]
  4055ac:	ldr	x0, [sp, #104]
  4055b0:	ldr	w1, [x0, #1716]
  4055b4:	mov	w0, #0x10                  	// #16
  4055b8:	movk	w0, #0x1000, lsl #16
  4055bc:	bics	wzr, w0, w1
  4055c0:	b.ne	405910 <tigetstr@plt+0x3a30>  // b.any
  4055c4:	mov	w0, #0xa                   	// #10
  4055c8:	strb	w0, [x20], #1
  4055cc:	b	405910 <tigetstr@plt+0x3a30>
  4055d0:	ldr	x1, [sp, #120]
  4055d4:	sub	x23, x23, #0x1
  4055d8:	mov	x2, x23
  4055dc:	add	x0, sp, #0x90
  4055e0:	bl	4019f0 <memmove@plt>
  4055e4:	cbz	x23, 40563c <tigetstr@plt+0x375c>
  4055e8:	add	x0, sp, #0x90
  4055ec:	mov	x21, x20
  4055f0:	strb	wzr, [x0, x23]
  4055f4:	b	405450 <tigetstr@plt+0x3570>
  4055f8:	add	x2, sp, #0x90
  4055fc:	ldrsb	w2, [x2, x1]
  405600:	strb	w2, [x21, x1]
  405604:	add	x1, x1, #0x1
  405608:	ldr	x2, [sp, #104]
  40560c:	add	x20, x21, x1
  405610:	ldr	x2, [x2, #512]
  405614:	sub	x3, x2, #0x1
  405618:	ldr	x2, [sp, #104]
  40561c:	ldr	x2, [x2, #504]
  405620:	add	x2, x2, x3
  405624:	cmp	x20, x2
  405628:	b.cs	405634 <tigetstr@plt+0x3754>  // b.hs, b.nlast
  40562c:	cmp	x23, x1
  405630:	b.ne	4055f8 <tigetstr@plt+0x3718>  // b.any
  405634:	cmp	w0, #0x0
  405638:	csel	w19, w19, w4, le
  40563c:	mov	w26, #0x0                   	// #0
  405640:	b	4054e8 <tigetstr@plt+0x3608>
  405644:	mov	x1, #0x0                   	// #0
  405648:	b	405608 <tigetstr@plt+0x3728>
  40564c:	cmn	w22, #0x1
  405650:	b.ne	4056b0 <tigetstr@plt+0x37d0>  // b.any
  405654:	ldr	x0, [sp, #104]
  405658:	ldr	x0, [x0, #504]
  40565c:	cmp	x0, x21
  405660:	b.cs	40567c <tigetstr@plt+0x379c>  // b.hs, b.nlast
  405664:	ldr	x0, [sp, #104]
  405668:	strb	wzr, [x21]
  40566c:	ldr	x2, [x0, #504]
  405670:	sub	w21, w21, w2
  405674:	cmn	w19, #0x1
  405678:	b.ne	405924 <tigetstr@plt+0x3a44>  // b.any
  40567c:	ldr	x0, [sp, #104]
  405680:	ldrb	w0, [x0, #1716]
  405684:	tbz	w0, #2, 405694 <tigetstr@plt+0x37b4>
  405688:	ldr	x0, [sp, #104]
  40568c:	ldr	x0, [x0, #648]
  405690:	bl	401a80 <putp@plt>
  405694:	ldp	x19, x20, [sp, #16]
  405698:	ldp	x21, x22, [sp, #32]
  40569c:	ldp	x23, x24, [sp, #48]
  4056a0:	ldp	x25, x26, [sp, #64]
  4056a4:	ldp	x27, x28, [sp, #80]
  4056a8:	ldp	x29, x30, [sp], #160
  4056ac:	ret
  4056b0:	cmp	w22, #0xa
  4056b4:	b.ne	4056d4 <tigetstr@plt+0x37f4>  // b.any
  4056b8:	ldr	x0, [sp, #104]
  4056bc:	ldr	x1, [sp, #104]
  4056c0:	ldr	w0, [x0, #152]
  4056c4:	add	w0, w0, #0x1
  4056c8:	str	w0, [x1, #152]
  4056cc:	mov	x20, x21
  4056d0:	b	405558 <tigetstr@plt+0x3678>
  4056d4:	mov	x20, x21
  4056d8:	sxtb	w28, w22
  4056dc:	cmp	w22, #0x9
  4056e0:	strb	w28, [x20], #1
  4056e4:	b.ne	4057d0 <tigetstr@plt+0x38f0>  // b.any
  4056e8:	ldr	x0, [sp, #104]
  4056ec:	ldrb	w0, [x0, #1717]
  4056f0:	tbz	w0, #2, 405738 <tigetstr@plt+0x3858>
  4056f4:	ldr	x1, [sp, #104]
  4056f8:	ldr	w1, [x1, #148]
  4056fc:	cmp	w1, w19
  405700:	b.le	4057c4 <tigetstr@plt+0x38e4>
  405704:	tbnz	w0, #3, 4057c4 <tigetstr@plt+0x38e4>
  405708:	ldr	x0, [sp, #104]
  40570c:	ldr	x0, [x0, #536]
  405710:	cbz	x0, 405738 <tigetstr@plt+0x3858>
  405714:	ldr	x1, [sp, #104]
  405718:	ldrb	w1, [x1, #1716]
  40571c:	tbnz	w1, #3, 405738 <tigetstr@plt+0x3858>
  405720:	orr	w19, w19, #0x7
  405724:	add	w19, w19, #0x1
  405728:	bl	401a80 <putp@plt>
  40572c:	ldr	x0, [sp, #104]
  405730:	str	wzr, [x0, #148]
  405734:	b	405780 <tigetstr@plt+0x38a0>
  405738:	mov	x20, x21
  40573c:	mov	w2, #0x20                  	// #32
  405740:	ldr	x0, [sp, #104]
  405744:	ldr	x0, [x0, #512]
  405748:	sub	x1, x0, #0x1
  40574c:	ldr	x0, [sp, #104]
  405750:	ldr	x0, [x0, #504]
  405754:	add	x0, x0, x1
  405758:	cmp	x20, x0
  40575c:	b.cs	405770 <tigetstr@plt+0x3890>  // b.hs, b.nlast
  405760:	add	w19, w19, #0x1
  405764:	strb	w2, [x20], #1
  405768:	tst	x19, #0x7
  40576c:	b.ne	405740 <tigetstr@plt+0x3860>  // b.any
  405770:	ldr	x0, [sp, #104]
  405774:	ldr	w0, [x0, #148]
  405778:	cmp	w0, w19
  40577c:	b.le	40572c <tigetstr@plt+0x384c>
  405780:	ldr	x0, [sp, #104]
  405784:	ldr	w0, [x0, #656]
  405788:	cmp	w0, w19
  40578c:	b.gt	40579c <tigetstr@plt+0x38bc>
  405790:	ldr	x0, [sp, #104]
  405794:	ldrb	w0, [x0, #1717]
  405798:	tbnz	w0, #1, 405558 <tigetstr@plt+0x3678>
  40579c:	cbnz	w26, 4054f8 <tigetstr@plt+0x3618>
  4057a0:	ldr	x0, [sp, #104]
  4057a4:	ldr	x0, [x0, #512]
  4057a8:	sub	x1, x0, #0x5
  4057ac:	ldr	x0, [sp, #104]
  4057b0:	ldr	x0, [x0, #504]
  4057b4:	add	x0, x0, x1
  4057b8:	cmp	x20, x0
  4057bc:	b.cc	4054f8 <tigetstr@plt+0x3618>  // b.lo, b.ul, b.last
  4057c0:	b	405558 <tigetstr@plt+0x3678>
  4057c4:	orr	w19, w19, #0x7
  4057c8:	add	w19, w19, #0x1
  4057cc:	b	405780 <tigetstr@plt+0x38a0>
  4057d0:	cmp	w19, #0x0
  4057d4:	ccmp	w22, #0x8, #0x0, gt
  4057d8:	b.ne	4057e4 <tigetstr@plt+0x3904>  // b.any
  4057dc:	sub	w19, w19, #0x1
  4057e0:	b	405780 <tigetstr@plt+0x38a0>
  4057e4:	cmp	w22, #0xd
  4057e8:	b.ne	405828 <tigetstr@plt+0x3948>  // b.any
  4057ec:	ldr	x1, [sp, #112]
  4057f0:	mov	x0, x27
  4057f4:	bl	403620 <tigetstr@plt+0x1740>
  4057f8:	cmp	w0, #0xa
  4057fc:	ldr	x0, [sp, #104]
  405800:	b.eq	4056bc <tigetstr@plt+0x37dc>  // b.none
  405804:	ldr	x1, [sp, #104]
  405808:	mov	w19, #0x0                   	// #0
  40580c:	ldr	x0, [x0, #120]
  405810:	sub	x0, x0, #0x1
  405814:	str	x0, [x1, #120]
  405818:	ldr	x1, [sp, #112]
  40581c:	mov	w0, w22
  405820:	bl	401ce0 <ungetc@plt>
  405824:	b	405780 <tigetstr@plt+0x38a0>
  405828:	cmp	w22, #0xc
  40582c:	b.ne	405864 <tigetstr@plt+0x3984>  // b.any
  405830:	ldr	x0, [sp, #104]
  405834:	ldrb	w0, [x0, #1718]
  405838:	tbz	w0, #6, 405864 <tigetstr@plt+0x3984>
  40583c:	mov	x20, x21
  405840:	mov	w0, #0x4c5e                	// #19550
  405844:	ldr	x1, [sp, #104]
  405848:	add	w19, w19, #0x2
  40584c:	strh	w0, [x20], #2
  405850:	ldr	x0, [sp, #104]
  405854:	ldrb	w0, [x0, #1717]
  405858:	orr	w0, w0, #0x10
  40585c:	strb	w0, [x1, #1717]
  405860:	b	405780 <tigetstr@plt+0x38a0>
  405864:	ldr	x0, [sp, #104]
  405868:	ldrb	w0, [x0, #1717]
  40586c:	tbz	w0, #1, 4058f0 <tigetstr@plt+0x3a10>
  405870:	bl	401cf0 <__ctype_get_mb_cur_max@plt>
  405874:	cmp	x0, #0x1
  405878:	b.ls	4058f0 <tigetstr@plt+0x3a10>  // b.plast
  40587c:	stp	xzr, xzr, [sp, #144]
  405880:	add	x3, sp, #0x88
  405884:	add	x1, sp, #0x90
  405888:	add	x0, sp, #0x84
  40588c:	mov	x2, #0x1                   	// #1
  405890:	strb	w28, [sp, #144]
  405894:	ldr	x28, [sp, #136]
  405898:	bl	4019d0 <mbrtowc@plt>
  40589c:	cmn	x0, #0x2
  4058a0:	b.eq	4058c4 <tigetstr@plt+0x39e4>  // b.none
  4058a4:	cmn	x0, #0x1
  4058a8:	b.eq	4058e4 <tigetstr@plt+0x3a04>  // b.none
  4058ac:	ldr	w0, [sp, #132]
  4058b0:	bl	401b40 <wcwidth@plt>
  4058b4:	cmp	w0, #0x0
  4058b8:	b.le	4058dc <tigetstr@plt+0x39fc>
  4058bc:	add	w19, w19, w0
  4058c0:	b	4058dc <tigetstr@plt+0x39fc>
  4058c4:	ldr	x0, [sp, #104]
  4058c8:	mov	x20, x21
  4058cc:	mov	w26, #0x1                   	// #1
  4058d0:	str	x28, [sp, #136]
  4058d4:	ldr	x25, [x0, #120]
  4058d8:	sub	x25, x25, #0x1
  4058dc:	mov	x23, #0x1                   	// #1
  4058e0:	b	405780 <tigetstr@plt+0x38a0>
  4058e4:	add	w19, w19, #0x1
  4058e8:	str	x28, [sp, #136]
  4058ec:	b	4058dc <tigetstr@plt+0x39fc>
  4058f0:	bl	401cb0 <__ctype_b_loc@plt>
  4058f4:	ldr	x0, [x0]
  4058f8:	ldrh	w0, [x0, w22, sxtw #1]
  4058fc:	ubfx	x0, x0, #14, #1
  405900:	add	w19, w19, w0
  405904:	b	405780 <tigetstr@plt+0x38a0>
  405908:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  40590c:	str	wzr, [x0, #728]
  405910:	ldr	x0, [sp, #104]
  405914:	ldr	x21, [x0, #504]
  405918:	strb	wzr, [x20]
  40591c:	sub	w21, w20, w21
  405920:	b	405674 <tigetstr@plt+0x3794>
  405924:	ldr	x0, [sp, #104]
  405928:	ldrb	w0, [x0, #1718]
  40592c:	tbz	w0, #3, 405940 <tigetstr@plt+0x3a60>
  405930:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  405934:	ldr	w0, [x0, #672]
  405938:	orr	w0, w21, w0
  40593c:	cbz	w0, 4052b8 <tigetstr@plt+0x33d8>
  405940:	adrp	x0, 418000 <tigetstr@plt+0x16120>
  405944:	str	w21, [x0, #672]
  405948:	ldr	x0, [sp, #104]
  40594c:	ldrb	w0, [x0, #1716]
  405950:	tbnz	w0, #0, 4059d8 <tigetstr@plt+0x3af8>
  405954:	ldr	x0, [sp, #104]
  405958:	ldr	x0, [x0, #544]
  40595c:	cbnz	x0, 4059bc <tigetstr@plt+0x3adc>
  405960:	ldr	x0, [sp, #104]
  405964:	ldrb	w0, [x0, #1716]
  405968:	tbnz	w0, #2, 4059e8 <tigetstr@plt+0x3b08>
  40596c:	ldr	x0, [sp, #104]
  405970:	mov	w2, w21
  405974:	ldr	x1, [x0, #504]
  405978:	bl	403410 <tigetstr@plt+0x1530>
  40597c:	ldr	x0, [sp, #104]
  405980:	ldr	w0, [x0, #148]
  405984:	cmp	w0, w19
  405988:	b.le	4059f8 <tigetstr@plt+0x3b18>
  40598c:	ldr	x0, [sp, #104]
  405990:	mov	w1, w19
  405994:	bl	4036a0 <tigetstr@plt+0x17c0>
  405998:	ldr	x0, [sp, #104]
  40599c:	ldr	w0, [x0, #656]
  4059a0:	cmp	w0, w19
  4059a4:	b.gt	405a04 <tigetstr@plt+0x3b24>
  4059a8:	ldr	x0, [sp, #104]
  4059ac:	ldrb	w0, [x0, #1717]
  4059b0:	tbz	w0, #1, 405a04 <tigetstr@plt+0x3b24>
  4059b4:	sub	w24, w24, #0x1
  4059b8:	b	4052b8 <tigetstr@plt+0x33d8>
  4059bc:	ldrsb	w0, [x0]
  4059c0:	cmp	w0, #0x20
  4059c4:	b.ne	405960 <tigetstr@plt+0x3a80>  // b.any
  4059c8:	ldr	x0, [sp, #104]
  4059cc:	ldr	w0, [x0, #148]
  4059d0:	cmp	w0, #0x0
  4059d4:	b.le	405960 <tigetstr@plt+0x3a80>
  4059d8:	ldr	x0, [sp, #104]
  4059dc:	mov	w1, #0x0                   	// #0
  4059e0:	bl	4036a0 <tigetstr@plt+0x17c0>
  4059e4:	b	405960 <tigetstr@plt+0x3a80>
  4059e8:	ldr	x0, [sp, #104]
  4059ec:	ldr	x0, [x0, #536]
  4059f0:	bl	401a80 <putp@plt>
  4059f4:	b	40596c <tigetstr@plt+0x3a8c>
  4059f8:	ldr	x0, [sp, #104]
  4059fc:	str	wzr, [x0, #148]
  405a00:	b	405998 <tigetstr@plt+0x3ab8>
  405a04:	ldr	x0, [sp, #104]
  405a08:	mov	w2, #0x1                   	// #1
  405a0c:	adrp	x1, 406000 <tigetstr@plt+0x4120>
  405a10:	add	x1, x1, #0x6ee
  405a14:	bl	403410 <tigetstr@plt+0x1530>
  405a18:	b	4059b4 <tigetstr@plt+0x3ad4>
  405a1c:	ldr	x0, [sp, #104]
  405a20:	ldr	x0, [x0, #648]
  405a24:	bl	401a80 <putp@plt>
  405a28:	b	405330 <tigetstr@plt+0x3450>
  405a2c:	ldr	x0, [sp, #104]
  405a30:	ldr	w0, [x0, #148]
  405a34:	cmp	w0, #0x0
  405a38:	b.le	40539c <tigetstr@plt+0x34bc>
  405a3c:	ldr	x0, [sp, #104]
  405a40:	mov	w1, #0x0                   	// #0
  405a44:	bl	4036a0 <tigetstr@plt+0x17c0>
  405a48:	b	40539c <tigetstr@plt+0x34bc>
  405a4c:	ldr	x0, [sp, #104]
  405a50:	ldr	w0, [x0, #140]
  405a54:	cmp	w0, w24
  405a58:	b.gt	4053a8 <tigetstr@plt+0x34c8>
  405a5c:	ldr	x0, [sp, #104]
  405a60:	ldrb	w0, [x0, #1716]
  405a64:	tbz	w0, #2, 405a78 <tigetstr@plt+0x3b98>
  405a68:	ldr	x0, [sp, #104]
  405a6c:	ldr	x0, [x0, #592]
  405a70:	bl	401a80 <putp@plt>
  405a74:	b	4053a8 <tigetstr@plt+0x34c8>
  405a78:	ldr	x0, [sp, #104]
  405a7c:	bl	40313c <tigetstr@plt+0x125c>
  405a80:	b	4053a8 <tigetstr@plt+0x34c8>
  405a84:	nop
  405a88:	stp	x29, x30, [sp, #-64]!
  405a8c:	mov	x29, sp
  405a90:	stp	x19, x20, [sp, #16]
  405a94:	adrp	x20, 417000 <tigetstr@plt+0x15120>
  405a98:	add	x20, x20, #0xde0
  405a9c:	stp	x21, x22, [sp, #32]
  405aa0:	adrp	x21, 417000 <tigetstr@plt+0x15120>
  405aa4:	add	x21, x21, #0xdd8
  405aa8:	sub	x20, x20, x21
  405aac:	mov	w22, w0
  405ab0:	stp	x23, x24, [sp, #48]
  405ab4:	mov	x23, x1
  405ab8:	mov	x24, x2
  405abc:	bl	401998 <mbrtowc@plt-0x38>
  405ac0:	cmp	xzr, x20, asr #3
  405ac4:	b.eq	405af0 <tigetstr@plt+0x3c10>  // b.none
  405ac8:	asr	x20, x20, #3
  405acc:	mov	x19, #0x0                   	// #0
  405ad0:	ldr	x3, [x21, x19, lsl #3]
  405ad4:	mov	x2, x24
  405ad8:	add	x19, x19, #0x1
  405adc:	mov	x1, x23
  405ae0:	mov	w0, w22
  405ae4:	blr	x3
  405ae8:	cmp	x20, x19
  405aec:	b.ne	405ad0 <tigetstr@plt+0x3bf0>  // b.any
  405af0:	ldp	x19, x20, [sp, #16]
  405af4:	ldp	x21, x22, [sp, #32]
  405af8:	ldp	x23, x24, [sp, #48]
  405afc:	ldp	x29, x30, [sp], #64
  405b00:	ret
  405b04:	nop
  405b08:	ret
  405b0c:	nop
  405b10:	adrp	x2, 418000 <tigetstr@plt+0x16120>
  405b14:	mov	x1, #0x0                   	// #0
  405b18:	ldr	x2, [x2, #664]
  405b1c:	b	401aa0 <__cxa_atexit@plt>
  405b20:	mov	x2, x1
  405b24:	mov	x1, x0
  405b28:	mov	w0, #0x0                   	// #0
  405b2c:	b	401e70 <__xstat@plt>

Disassembly of section .fini:

0000000000405b30 <.fini>:
  405b30:	stp	x29, x30, [sp, #-16]!
  405b34:	mov	x29, sp
  405b38:	ldp	x29, x30, [sp], #16
  405b3c:	ret
