
D:\Project\Lab3\lab3_gcd\solution1\sim\verilog>set PATH= 

D:\Project\Lab3\lab3_gcd\solution1\sim\verilog>call D:/Xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_gcd_top glbl -prj gcd.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s gcd -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_gcd_top glbl -prj gcd.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s gcd -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/gcd.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_gcd_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/gcd_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_AXILiteS_s_axi
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gcd_AXILiteS_s_axi
Compiling module xil_defaultlib.gcd
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_gcd_top
Compiling module work.glbl
Built simulation snapshot gcd

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/xsim.dir/gcd/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/xsim.dir/gcd/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 29 17:04:36 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 29 17:04:36 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

start_gui
