<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jan 15 09:21:37 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="SDDR_TT_AXI" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="T0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="DDR_T0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="DDR_T1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="DDR_T2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="T3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="DDR_T3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="T4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="DDR_T4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="waiting" SIGIS="undef" SIGNAME="SDDR_TT_0_ttwait">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="ttwait"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="listening" SIGIS="undef" SIGNAME="SDDR_TT_0_ttlisten">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="ttlisten"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_CONFIG_araddr" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_CONFIG_arready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_CONFIG_arvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_CONFIG_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_CONFIG_awready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_CONFIG_awvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_CONFIG_bready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_CONFIG_bresp" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_CONFIG_bvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="TT_CONFIG_rdata" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_CONFIG_rready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_CONFIG_rresp" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_CONFIG_rvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="TT_CONFIG_wdata" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_CONFIG_wready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="TT_CONFIG_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_CONFIG_wvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_DELAY_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DELAY_arready" SIGIS="undef" SIGNAME="DELAY_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DELAY_arvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_DELAY_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DELAY_awready" SIGIS="undef" SIGNAME="DELAY_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DELAY_awvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DELAY_bready" SIGIS="undef" SIGNAME="DELAY_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_DELAY_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DELAY_bvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="TT_DELAY_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DELAY_rready" SIGIS="undef" SIGNAME="DELAY_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_DELAY_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DELAY_rvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="TT_DELAY_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DELAY_wready" SIGIS="undef" SIGNAME="DELAY_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="TT_DELAY_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DELAY_wvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_DATA0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA0_arready" SIGIS="undef" SIGNAME="DATA0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA0_arvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_DATA0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA0_awready" SIGIS="undef" SIGNAME="DATA0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA0_awvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA0_bready" SIGIS="undef" SIGNAME="DATA0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_DATA0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA0_bvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="TT_DATA0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA0_rready" SIGIS="undef" SIGNAME="DATA0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_DATA0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA0_rvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="TT_DATA0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA0_wready" SIGIS="undef" SIGNAME="DATA0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="TT_DATA0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA0_wvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_DATA1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA1_arready" SIGIS="undef" SIGNAME="DATA1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA1_arvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_DATA1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA1_awready" SIGIS="undef" SIGNAME="DATA1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA1_awvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA1_bready" SIGIS="undef" SIGNAME="DATA1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_DATA1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA1_bvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="TT_DATA1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA1_rready" SIGIS="undef" SIGNAME="DATA1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_DATA1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA1_rvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="TT_DATA1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_DATA1_wready" SIGIS="undef" SIGNAME="DATA1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="TT_DATA1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_DATA1_wvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_UTIL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_UTIL_arready" SIGIS="undef" SIGNAME="UTIL_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_UTIL_arvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="TT_UTIL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_UTIL_awready" SIGIS="undef" SIGNAME="UTIL_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_UTIL_awvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_UTIL_bready" SIGIS="undef" SIGNAME="UTIL_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_UTIL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_UTIL_bvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="TT_UTIL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_UTIL_rready" SIGIS="undef" SIGNAME="UTIL_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="TT_UTIL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_UTIL_rvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="TT_UTIL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_UTIL_wready" SIGIS="undef" SIGNAME="UTIL_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="TT_UTIL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TT_UTIL_wvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="DATA1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="DATA0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="TT_CONFIG" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="I" NAME="MCLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_0" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_TT_CONFIG" DATAWIDTH="32" NAME="TT_CONFIG" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_CONFIG_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_CONFIG_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_CONFIG_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_CONFIG_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_CONFIG_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_CONFIG_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_CONFIG_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_CONFIG_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_CONFIG_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_CONFIG_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_CONFIG_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_CONFIG_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_CONFIG_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_CONFIG_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_CONFIG_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_CONFIG_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_CONFIG_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_TT_DATA0" DATAWIDTH="32" NAME="TT_DATA0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_DATA0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_DATA0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_DATA0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_DATA0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_DATA0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_DATA0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_DATA0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_DATA0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_DATA0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_DATA0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_DATA0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_DATA0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_DATA0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_DATA0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_DATA0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_DATA0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_DATA0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_TT_DATA1" DATAWIDTH="32" NAME="TT_DATA1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_DATA1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_DATA1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_DATA1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_DATA1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_DATA1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_DATA1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_DATA1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_DATA1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_DATA1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_DATA1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_DATA1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_DATA1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_DATA1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_DATA1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_DATA1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_DATA1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_DATA1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_TT_DELAY" DATAWIDTH="32" NAME="TT_DELAY" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_DELAY_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_DELAY_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_DELAY_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_DELAY_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_DELAY_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_DELAY_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_DELAY_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_DELAY_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_DELAY_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_DELAY_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_DELAY_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_DELAY_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_DELAY_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_DELAY_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_DELAY_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_DELAY_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_DELAY_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_TT_UTIL" DATAWIDTH="32" NAME="TT_UTIL" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_UTIL_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_UTIL_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_UTIL_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_UTIL_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_UTIL_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_UTIL_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_UTIL_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_UTIL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_UTIL_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_UTIL_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_UTIL_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_UTIL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_UTIL_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_UTIL_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_UTIL_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_UTIL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_UTIL_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="21" FULLNAME="/DATA0" HWVERSION="2.0" INSTANCE="DATA0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_TT_AXI_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="DATA0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="DATA0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="DATA0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="DATA0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="DATA0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="DATA0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_TT_DATA0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SDDR_TT_AXI_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/DATA1" HWVERSION="2.0" INSTANCE="DATA1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_TT_AXI_DATA0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="DATA1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="DATA1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="DATA1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="DATA1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="DATA1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="DATA1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DATA1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="T3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="T4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_TT_DATA1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SDDR_TT_AXI_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/DELAY" HWVERSION="2.0" INSTANCE="DELAY" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_TT_AXI_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="DELAY_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="DELAY_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="DELAY_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="DELAY_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DELAY_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="DELAY_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="DELAY_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_DELAY_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_TT_DELAY" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SDDR_TT_AXI_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SDDR_TT_0" HWVERSION="1.0" INSTANCE="SDDR_TT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SDDR_TT" VLNV="cri.nz:user:SDDR_TT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_TT_AXI_SDDR_TT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESETN" SIGIS="rst" SIGNAME="TT_CONFIG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_CONFIG" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DDR_T0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DDR_T1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DDR_T2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DDR_T3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DDR_T4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DATA0" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DATA0" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="T3" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DATA1" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="T4" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_T4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DATA1" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D0" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D2" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D3" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D4" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DRDY" SIGIS="undef" SIGNAME="SDDR_TT_0_DRDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UTIL" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="TIMEOUTS" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_TIMEOUTS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UTIL" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ttwait" SIGIS="undef" SIGNAME="SDDR_TT_0_ttwait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="waiting"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ttlisten" SIGIS="undef" SIGNAME="SDDR_TT_0_ttlisten">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="listening"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TIME_OUT" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_CONFIG" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/TT_CONFIG" HWVERSION="2.0" INSTANCE="TT_CONFIG" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_TT_AXI_axi_gpio_0_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="TT_CONFIG_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_CONFIG_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="TIME_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="TT_CONFIG_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_TT_CONFIG" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SDDR_TT_AXI_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/UTIL" HWVERSION="2.0" INSTANCE="UTIL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_TT_AXI_axi_gpio_0_3"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="UTIL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="UTIL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="UTIL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="UTIL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="UTIL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_imp" PORT="TT_UTIL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_TIMEOUTS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="TIMEOUTS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_DRDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="DRDY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_TT_UTIL" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SDDR_TT_AXI_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_TT_AXI_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="D3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_0_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_0" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
