<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\Top.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\cpu_rpll\cpu_rpll.v<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\dvi_clkdiv\dvi_clkdiv.v<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\dvi_x5_rpll\dvi_x5_rpll.v<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Alu.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\ClkCounter.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Core.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Decoupled.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\GeneralPurposeOutput.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\IOBus.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Mem.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Spi.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Uart.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\VideoController.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Vram.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\hdmi_tx_gw.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  8 00:19:38 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.616s, Peak memory usage = 347.934MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.541s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.172s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.419s, Peak memory usage = 347.934MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.745s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 347.934MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.471s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 19s, Elapsed time = 0h 0m 20s, Peak memory usage = 347.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.297s, Peak memory usage = 347.934MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.329s, Peak memory usage = 347.934MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 22s, Elapsed time = 0h 0m 23s, Peak memory usage = 347.934MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1393</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>149</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>278</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>224</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>522</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>114</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>58</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3501</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>311</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2086</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>363</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>363</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S1</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4364(3521 LUT, 363 ALU, 80 RAM16) / 8640</td>
<td>51%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1393 / 6693</td>
<td>21%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1393 / 6693</td>
<td>21%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>20 / 26</td>
<td>77%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>i_clk_27MHz</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>i_clk_27MHz_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.0</td>
<td>0.000</td>
<td>83.333</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.0</td>
<td>0.000</td>
<td>125.000</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.6</td>
<td>0.000</td>
<td>2.694</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.8</td>
<td>0.000</td>
<td>4.040</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>13.731(MHz)</td>
<td>41</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>41.723(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>462.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s18/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>core/m_inst_mod/o_qb_10_s18/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s19/I0</td>
</tr>
<tr>
<td>423.058</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s19/F</td>
</tr>
<tr>
<td>424.018</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/I1</td>
</tr>
<tr>
<td>425.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>426.077</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s15/I2</td>
</tr>
<tr>
<td>426.899</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>427.859</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/RAD[0]</td>
</tr>
<tr>
<td>428.118</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/DO</td>
</tr>
<tr>
<td>429.078</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s511/I1</td>
</tr>
<tr>
<td>430.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s511/F</td>
</tr>
<tr>
<td>431.137</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>431.286</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>432.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>433.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>434.238</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>435.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>436.230</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_20_s2/I0</td>
</tr>
<tr>
<td>437.262</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/w_a_20_s2/F</td>
</tr>
<tr>
<td>438.222</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_20_s1/I2</td>
</tr>
<tr>
<td>439.044</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/w_a_20_s1/F</td>
</tr>
<tr>
<td>440.004</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_20_s0/I1</td>
</tr>
<tr>
<td>441.103</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/w_a_20_s0/F</td>
</tr>
<tr>
<td>442.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n52_s8/I2</td>
</tr>
<tr>
<td>442.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/alu/n52_s8/F</td>
</tr>
<tr>
<td>443.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n52_s6/I1</td>
</tr>
<tr>
<td>444.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/alu/n52_s6/F</td>
</tr>
<tr>
<td>445.904</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_11_s19/I1</td>
</tr>
<tr>
<td>447.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/alu/w_out_11_s19/F</td>
</tr>
<tr>
<td>447.963</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_11_s12/I1</td>
</tr>
<tr>
<td>449.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_11_s12/F</td>
</tr>
<tr>
<td>450.022</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_11_s5/I1</td>
</tr>
<tr>
<td>451.121</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/alu/w_out_11_s5/F</td>
</tr>
<tr>
<td>452.081</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_11_s3/I1</td>
</tr>
<tr>
<td>453.180</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>core/alu/w_out_11_s3/F</td>
</tr>
<tr>
<td>454.140</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s11/I1</td>
</tr>
<tr>
<td>455.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s11/F</td>
</tr>
<tr>
<td>456.199</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s10/I2</td>
</tr>
<tr>
<td>457.021</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s10/F</td>
</tr>
<tr>
<td>457.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s8/I3</td>
</tr>
<tr>
<td>458.607</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s8/F</td>
</tr>
<tr>
<td>459.567</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s4/I3</td>
</tr>
<tr>
<td>460.193</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s4/F</td>
</tr>
<tr>
<td>461.153</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s2/I3</td>
</tr>
<tr>
<td>461.778</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s2/F</td>
</tr>
<tr>
<td>462.504</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.888</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.691, 47.073%; route: 22.806, 51.884%; tC2Q: 0.458, 1.043%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-39.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>457.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>core/m_inst_mod/adrb_mod_buf_3_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s18/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>core/m_inst_mod/o_qb_10_s18/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s19/I0</td>
</tr>
<tr>
<td>423.058</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s19/F</td>
</tr>
<tr>
<td>424.018</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/I1</td>
</tr>
<tr>
<td>425.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>426.077</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s15/I2</td>
</tr>
<tr>
<td>426.899</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>427.859</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s4/RAD[0]</td>
</tr>
<tr>
<td>428.118</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s4/DO</td>
</tr>
<tr>
<td>429.078</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s510/I1</td>
</tr>
<tr>
<td>430.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s510/F</td>
</tr>
<tr>
<td>431.137</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/I0</td>
</tr>
<tr>
<td>431.286</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>432.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>433.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>434.238</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>435.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>436.230</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_2_s3/I0</td>
</tr>
<tr>
<td>437.262</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_2_s3/F</td>
</tr>
<tr>
<td>438.222</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_2_s1/I1</td>
</tr>
<tr>
<td>439.321</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/w_a_2_s1/F</td>
</tr>
<tr>
<td>440.281</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_2_s0/I1</td>
</tr>
<tr>
<td>441.380</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/w_a_2_s0/F</td>
</tr>
<tr>
<td>442.340</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n30_s4/I2</td>
</tr>
<tr>
<td>443.162</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/alu/n30_s4/F</td>
</tr>
<tr>
<td>444.122</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n60_s4/I1</td>
</tr>
<tr>
<td>445.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/alu/n60_s4/F</td>
</tr>
<tr>
<td>446.181</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_8_s16/I0</td>
</tr>
<tr>
<td>447.213</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/alu/w_out_8_s16/F</td>
</tr>
<tr>
<td>448.173</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_8_s9/I1</td>
</tr>
<tr>
<td>449.272</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/alu/w_out_8_s9/F</td>
</tr>
<tr>
<td>450.232</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_24_s8/I1</td>
</tr>
<tr>
<td>451.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_24_s8/F</td>
</tr>
<tr>
<td>452.291</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_pc_fetching_24_s7/I0</td>
</tr>
<tr>
<td>453.323</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/w_pc_fetching_24_s7/F</td>
</tr>
<tr>
<td>454.283</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s4/I2</td>
</tr>
<tr>
<td>455.105</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/io_bus/if_vdata_in.valid_0_s4/F</td>
</tr>
<tr>
<td>456.065</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s19/I3</td>
</tr>
<tr>
<td>456.691</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/io_bus/if_vdata_in.valid_0_s19/F</td>
</tr>
<tr>
<td>457.651</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.484, 47.271%; route: 20.160, 51.557%; tC2Q: 0.458, 1.172%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>435.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_gpout_write.valid_0_s3/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>core/io_bus/if_gpout_write.valid_0_s3/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s21/I0</td>
</tr>
<tr>
<td>423.058</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s21/F</td>
</tr>
<tr>
<td>424.018</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s19/I3</td>
</tr>
<tr>
<td>424.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s19/F</td>
</tr>
<tr>
<td>425.604</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s17/I3</td>
</tr>
<tr>
<td>426.230</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>427.190</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s521/I2</td>
</tr>
<tr>
<td>428.012</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s521/F</td>
</tr>
<tr>
<td>428.972</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s505/I1</td>
</tr>
<tr>
<td>429.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s505/O</td>
</tr>
<tr>
<td>430.081</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s451/I1</td>
</tr>
<tr>
<td>430.244</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/m_regfile_ER_RS_s451/O</td>
</tr>
<tr>
<td>431.204</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s503/I0</td>
</tr>
<tr>
<td>432.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>433.196</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.228</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.188</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.581, 39.551%; route: 9.600, 57.694%; tC2Q: 0.458, 2.755%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>435.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_gpout_write.valid_0_s3/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>core/io_bus/if_gpout_write.valid_0_s3/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s21/I0</td>
</tr>
<tr>
<td>423.058</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s21/F</td>
</tr>
<tr>
<td>424.018</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s19/I3</td>
</tr>
<tr>
<td>424.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s19/F</td>
</tr>
<tr>
<td>425.604</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s17/I3</td>
</tr>
<tr>
<td>426.230</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>427.190</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s521/I2</td>
</tr>
<tr>
<td>428.012</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s521/F</td>
</tr>
<tr>
<td>428.972</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s505/I1</td>
</tr>
<tr>
<td>429.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s505/O</td>
</tr>
<tr>
<td>430.081</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s451/I1</td>
</tr>
<tr>
<td>430.244</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/m_regfile_ER_RS_s451/O</td>
</tr>
<tr>
<td>431.204</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s503/I0</td>
</tr>
<tr>
<td>432.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>433.196</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.228</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.188</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.581, 39.551%; route: 9.600, 57.694%; tC2Q: 0.458, 2.755%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>435.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_gpout_write.valid_0_s3/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>core/io_bus/if_gpout_write.valid_0_s3/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s21/I0</td>
</tr>
<tr>
<td>423.058</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s21/F</td>
</tr>
<tr>
<td>424.018</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s19/I3</td>
</tr>
<tr>
<td>424.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s19/F</td>
</tr>
<tr>
<td>425.604</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_10_s17/I3</td>
</tr>
<tr>
<td>426.230</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>427.190</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s521/I2</td>
</tr>
<tr>
<td>428.012</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s521/F</td>
</tr>
<tr>
<td>428.972</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s505/I1</td>
</tr>
<tr>
<td>429.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s505/O</td>
</tr>
<tr>
<td>430.081</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s451/I1</td>
</tr>
<tr>
<td>430.244</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/m_regfile_ER_RS_s451/O</td>
</tr>
<tr>
<td>431.204</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s503/I0</td>
</tr>
<tr>
<td>432.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>433.196</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>434.228</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>435.188</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.581, 39.551%; route: 9.600, 57.694%; tC2Q: 0.458, 2.755%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
