--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Processor.twx Processor.ncd -o Processor.twr Processor.pcf

Design file:              Processor.ncd
Physical constraint file: Processor.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
start       |    1.784(R)|      SLOW  |    0.255(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Address<0>  |         7.085(R)|      SLOW  |         3.761(R)|      FAST  |clk_BUFGP         |   0.000|
Address<1>  |         7.083(R)|      SLOW  |         3.759(R)|      FAST  |clk_BUFGP         |   0.000|
Address<2>  |         6.902(R)|      SLOW  |         3.586(R)|      FAST  |clk_BUFGP         |   0.000|
Address<3>  |         6.883(R)|      SLOW  |         3.552(R)|      FAST  |clk_BUFGP         |   0.000|
Address<5>  |         6.817(R)|      SLOW  |         3.516(R)|      FAST  |clk_BUFGP         |   0.000|
Data<0>     |         7.031(R)|      SLOW  |         3.676(R)|      FAST  |clk_BUFGP         |   0.000|
Data<1>     |         6.865(R)|      SLOW  |         3.579(R)|      FAST  |clk_BUFGP         |   0.000|
Data<2>     |         6.898(R)|      SLOW  |         3.626(R)|      FAST  |clk_BUFGP         |   0.000|
Data<3>     |         6.752(R)|      SLOW  |         3.530(R)|      FAST  |clk_BUFGP         |   0.000|
Data<4>     |         6.991(R)|      SLOW  |         3.703(R)|      FAST  |clk_BUFGP         |   0.000|
Data<5>     |         7.386(R)|      SLOW  |         3.949(R)|      FAST  |clk_BUFGP         |   0.000|
Data<6>     |         7.185(R)|      SLOW  |         3.847(R)|      FAST  |clk_BUFGP         |   0.000|
Data<7>     |         7.344(R)|      SLOW  |         3.912(R)|      FAST  |clk_BUFGP         |   0.000|
RWB         |         7.403(R)|      SLOW  |         3.959(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.442|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jul 11 23:07:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



