ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim2.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.counter2_start,"ax",%progbits
  18              		.align	1
  19              		.global	counter2_start
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	counter2_start:
  26              	.LFB0:
  27              		.file 1 "Src/tim2.c"
   1:Src/tim2.c    **** #include "project.h"
   2:Src/tim2.c    **** void counter2_start(){
  28              		.loc 1 2 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
   3:Src/tim2.c    **** 	
   4:Src/tim2.c    **** 	u32_t temp_reg;
   5:Src/tim2.c    **** 	  /* Enable the TIM Update interrupt UIE*/ 
   6:Src/tim2.c    **** 	 temp_reg = read_reg(TIM_DIER(mTIM2) , ~1u);
  33              		.loc 1 6 0
  34 0000 054A     		ldr	r2, .L2
  35 0002 1368     		ldr	r3, [r2]
  36              	.LVL0:
   7:Src/tim2.c    **** 	 temp_reg |=1u;
  37              		.loc 1 7 0
  38 0004 43F00103 		orr	r3, r3, #1
  39              	.LVL1:
   8:Src/tim2.c    **** 	 write_reg(TIM_DIER(mTIM2) , temp_reg);
  40              		.loc 1 8 0
  41 0008 1360     		str	r3, [r2]
   9:Src/tim2.c    **** 	  	  
  10:Src/tim2.c    **** 	  /* Enable the Peripheral cr1 cen*/
  11:Src/tim2.c    **** 	  //__HAL_TIM_ENABLE(htim);
  12:Src/tim2.c    **** 	 temp_reg = read_reg(TIM_CR1(mTIM2) , ~1u);
  42              		.loc 1 12 0
  43 000a 4FF08042 		mov	r2, #1073741824
  44 000e 1368     		ldr	r3, [r2]
  45              	.LVL2:
  13:Src/tim2.c    **** 	 temp_reg |=1u;
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 2


  46              		.loc 1 13 0
  47 0010 43F00103 		orr	r3, r3, #1
  48              	.LVL3:
  14:Src/tim2.c    **** 	 write_reg(TIM_CR1(mTIM2) , temp_reg);
  49              		.loc 1 14 0
  50 0014 1360     		str	r3, [r2]
  15:Src/tim2.c    **** 	
  16:Src/tim2.c    **** }
  51              		.loc 1 16 0
  52 0016 7047     		bx	lr
  53              	.L3:
  54              		.align	2
  55              	.L2:
  56 0018 0C000040 		.word	1073741836
  57              		.cfi_endproc
  58              	.LFE0:
  60              		.section	.text.TIM_Base_Init,"ax",%progbits
  61              		.align	1
  62              		.global	TIM_Base_Init
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  66              		.fpu fpv4-sp-d16
  68              	TIM_Base_Init:
  69              	.LFB2:
  17:Src/tim2.c    **** void counter2_config(){	
  18:Src/tim2.c    **** 	TIM_Base_Init();
  19:Src/tim2.c    **** 	config_ext_clk1();
  20:Src/tim2.c    **** 	// mTIM_Base_SetConfig(10u , 0u);
  21:Src/tim2.c    **** 	// TIM_SlaveConfigSynchronization();
  22:Src/tim2.c    **** 	// TIMEx_MasterConfigSynchronization();
  23:Src/tim2.c    **** 		
  24:Src/tim2.c    **** }
  25:Src/tim2.c    **** void TIM_Base_Init(){
  70              		.loc 1 25 0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 24
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74 0000 10B5     		push	{r4, lr}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 4, -8
  78              		.cfi_offset 14, -4
  79 0002 86B0     		sub	sp, sp, #24
  80              	.LCFI1:
  81              		.cfi_def_cfa_offset 32
  26:Src/tim2.c    **** 	/* Init the low level hardware :CLOCK , GPIO, NVIC */
  27:Src/tim2.c    ****     //HAL_TIM_Base_MspInit(htim);
  28:Src/tim2.c    **** 	//1.enable clock 
  29:Src/tim2.c    **** 	//2.config gpio
  30:Src/tim2.c    **** 	//3.set priority & enable interrupt
  31:Src/tim2.c    **** 	u32_t temp_reg ;
  32:Src/tim2.c    **** 	mGPIO_TypeDef GPIO_Init;
  33:Src/tim2.c    **** 	GPIO_Init.mpin  =  GPIO_PIN(0);
  82              		.loc 1 33 0
  83 0004 0123     		movs	r3, #1
  84 0006 0093     		str	r3, [sp]
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 3


  34:Src/tim2.c    **** 	GPIO_Init.moder = GPIO_MODER_ALT;
  85              		.loc 1 34 0
  86 0008 0222     		movs	r2, #2
  87 000a 0192     		str	r2, [sp, #4]
  35:Src/tim2.c    **** 	GPIO_Init.type = PUSH_PULL;
  88              		.loc 1 35 0
  89 000c 0024     		movs	r4, #0
  90 000e 0294     		str	r4, [sp, #8]
  36:Src/tim2.c    **** 	GPIO_Init.pull  = NO_PULL;
  91              		.loc 1 36 0
  92 0010 0394     		str	r4, [sp, #12]
  37:Src/tim2.c    **** 	GPIO_Init.speed = FAST_SPEED;
  93              		.loc 1 37 0
  94 0012 0492     		str	r2, [sp, #16]
  38:Src/tim2.c    **** 	GPIO_Init.alternate = 1; 
  95              		.loc 1 38 0
  96 0014 0593     		str	r3, [sp, #20]
  39:Src/tim2.c    **** 	
  40:Src/tim2.c    **** 	/* Peripheral clock enable */
  41:Src/tim2.c    **** 	temp_reg = read_reg(RCC_APB1ENR , ~0u);
  97              		.loc 1 41 0
  98 0016 094A     		ldr	r2, .L6
  99 0018 1368     		ldr	r3, [r2]
 100              	.LVL4:
  42:Src/tim2.c    **** 	temp_reg |= (1u << 0 );
 101              		.loc 1 42 0
 102 001a 43F00103 		orr	r3, r3, #1
 103              	.LVL5:
  43:Src/tim2.c    **** 	write_reg(RCC_APB1ENR , temp_reg);
 104              		.loc 1 43 0
 105 001e 1360     		str	r3, [r2]
  44:Src/tim2.c    **** 	
  45:Src/tim2.c    **** 
  46:Src/tim2.c    **** 	init_pin(GPIOA , &GPIO_Init);
 106              		.loc 1 46 0
 107 0020 6946     		mov	r1, sp
 108 0022 0748     		ldr	r0, .L6+4
 109 0024 FFF7FEFF 		bl	init_pin
 110              	.LVL6:
  47:Src/tim2.c    **** 	
  48:Src/tim2.c    **** 	mNVIC_SetPriority(TIM2_IRQn, 0);
 111              		.loc 1 48 0
 112 0028 2146     		mov	r1, r4
 113 002a 1C20     		movs	r0, #28
 114 002c FFF7FEFF 		bl	mNVIC_SetPriority
 115              	.LVL7:
  49:Src/tim2.c    **** 	mNVIC_EnableIRQ(TIM2_IRQn);
 116              		.loc 1 49 0
 117 0030 1C20     		movs	r0, #28
 118 0032 FFF7FEFF 		bl	mNVIC_EnableIRQ
 119              	.LVL8:
  50:Src/tim2.c    **** 	
  51:Src/tim2.c    **** 
  52:Src/tim2.c    **** }
 120              		.loc 1 52 0
 121 0036 06B0     		add	sp, sp, #24
 122              	.LCFI2:
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 4


 123              		.cfi_def_cfa_offset 8
 124              		@ sp needed
 125 0038 10BD     		pop	{r4, pc}
 126              	.L7:
 127 003a 00BF     		.align	2
 128              	.L6:
 129 003c 40380240 		.word	1073887296
 130 0040 00000240 		.word	1073872896
 131              		.cfi_endproc
 132              	.LFE2:
 134              		.section	.text.counter2_config,"ax",%progbits
 135              		.align	1
 136              		.global	counter2_config
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv4-sp-d16
 142              	counter2_config:
 143              	.LFB1:
  17:Src/tim2.c    **** 	TIM_Base_Init();
 144              		.loc 1 17 0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148 0000 08B5     		push	{r3, lr}
 149              	.LCFI3:
 150              		.cfi_def_cfa_offset 8
 151              		.cfi_offset 3, -8
 152              		.cfi_offset 14, -4
  18:Src/tim2.c    **** 	config_ext_clk1();
 153              		.loc 1 18 0
 154 0002 FFF7FEFF 		bl	TIM_Base_Init
 155              	.LVL9:
  19:Src/tim2.c    **** 	// mTIM_Base_SetConfig(10u , 0u);
 156              		.loc 1 19 0
 157 0006 FFF7FEFF 		bl	config_ext_clk1
 158              	.LVL10:
  24:Src/tim2.c    **** void TIM_Base_Init(){
 159              		.loc 1 24 0
 160 000a 08BD     		pop	{r3, pc}
 161              		.cfi_endproc
 162              	.LFE1:
 164              		.section	.text.mTIM_Base_SetConfig,"ax",%progbits
 165              		.align	1
 166              		.global	mTIM_Base_SetConfig
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	mTIM_Base_SetConfig:
 173              	.LFB3:
  53:Src/tim2.c    **** void mTIM_Base_SetConfig(u32_t arr , u32_t psc ){
 174              		.loc 1 53 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 5


 179              	.LVL11:
  54:Src/tim2.c    **** 	u32_t temp_reg;
  55:Src/tim2.c    **** 	/* Set the Time Base configuration */
  56:Src/tim2.c    **** 	/* 1.Select the Counter Mode CR1*/ 
  57:Src/tim2.c    **** 	 
  58:Src/tim2.c    **** 	 /* Set TIM Time Base Unit parameters ---------------------------------------*/
  59:Src/tim2.c    **** 	// dem suon len 
  60:Src/tim2.c    **** 	temp_reg = read_reg(TIM_CR1(mTIM2), ~(0x07u<<4));
 180              		.loc 1 60 0
 181 0000 4FF08042 		mov	r2, #1073741824
 182 0004 1368     		ldr	r3, [r2]
 183              	.LVL12:
  61:Src/tim2.c    **** 	temp_reg |=  0u<< 4;
  62:Src/tim2.c    **** 	write_reg(TIM_CR1(mTIM2) , temp_reg);
  63:Src/tim2.c    **** 	
  64:Src/tim2.c    **** 	//ckd ClockDivision /1
  65:Src/tim2.c    **** 	temp_reg = read_reg(TIM_CR1(mTIM2) , ~(3u << 8));
 184              		.loc 1 65 0
 185 0006 23F45C73 		bic	r3, r3, #880
 186              	.LVL13:
  66:Src/tim2.c    **** 	write_reg(TIM_CR1(mTIM2) , temp_reg);
 187              		.loc 1 66 0
 188 000a 1360     		str	r3, [r2]
  67:Src/tim2.c    **** 	
  68:Src/tim2.c    **** 	
  69:Src/tim2.c    **** 	/* Set the Auto-reload value  = 10 */
  70:Src/tim2.c    **** 	write_reg(TIM_ARR(mTIM2) , arr);	
 189              		.loc 1 70 0
 190 000c 044B     		ldr	r3, .L11
 191              	.LVL14:
 192 000e 1860     		str	r0, [r3]
  71:Src/tim2.c    **** 	
  72:Src/tim2.c    **** 	/* Set the Prescaler value  */
  73:Src/tim2.c    **** 	write_reg(TIM_PSC(mTIM2) , psc);	
 193              		.loc 1 73 0
 194 0010 043B     		subs	r3, r3, #4
 195 0012 1960     		str	r1, [r3]
  74:Src/tim2.c    **** 
  75:Src/tim2.c    **** 
  76:Src/tim2.c    **** 	/* Generate an update event to reload the Prescaler 
  77:Src/tim2.c    **** 	and the repetition counter(only for TIM1 and TIM8) value immediately */
  78:Src/tim2.c    **** 	temp_reg = read_reg(TIM_EGR(mTIM2) , ~1u);
 196              		.loc 1 78 0
 197 0014 1432     		adds	r2, r2, #20
 198              	.LVL15:
 199 0016 1368     		ldr	r3, [r2]
 200              	.LVL16:
  79:Src/tim2.c    **** 	temp_reg |= 1u;
 201              		.loc 1 79 0
 202 0018 43F00103 		orr	r3, r3, #1
 203              	.LVL17:
  80:Src/tim2.c    **** 	write_reg(TIM_EGR(mTIM2) , temp_reg);	
 204              		.loc 1 80 0
 205 001c 1360     		str	r3, [r2]
  81:Src/tim2.c    **** }
 206              		.loc 1 81 0
 207 001e 7047     		bx	lr
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 6


 208              	.L12:
 209              		.align	2
 210              	.L11:
 211 0020 2C000040 		.word	1073741868
 212              		.cfi_endproc
 213              	.LFE3:
 215              		.section	.text.TIM_SlaveConfigSynchronization,"ax",%progbits
 216              		.align	1
 217              		.global	TIM_SlaveConfigSynchronization
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 221              		.fpu fpv4-sp-d16
 223              	TIM_SlaveConfigSynchronization:
 224              	.LFB4:
  82:Src/tim2.c    **** void TIM_SlaveConfigSynchronization(){
 225              		.loc 1 82 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
  83:Src/tim2.c    **** 	u32_t temp_reg , tmpccer , tmpccmr1;
  84:Src/tim2.c    **** 	//TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
  85:Src/tim2.c    ****     /* Set the Time Base configuration */
  86:Src/tim2.c    **** 		/* Set the Input Trigger source */
  87:Src/tim2.c    **** 		temp_reg = read_reg(TIM_SMCR(mTIM2) , ~(7u <<4));
 230              		.loc 1 87 0
 231 0000 0C4A     		ldr	r2, .L14
 232 0002 1368     		ldr	r3, [r2]
 233 0004 23F07003 		bic	r3, r3, #112
 234              	.LVL18:
  88:Src/tim2.c    **** 		temp_reg |= (5u <<4);
  89:Src/tim2.c    **** 		write_reg(TIM_SMCR(mTIM2) , temp_reg);	
  90:Src/tim2.c    **** 		
  91:Src/tim2.c    **** 		/* Set the slave mode */
  92:Src/tim2.c    **** 		temp_reg = read_reg(TIM_SMCR(mTIM2) , ~(7u <<0));
  93:Src/tim2.c    **** 		temp_reg |= 7u;
 235              		.loc 1 93 0
 236 0008 43F05703 		orr	r3, r3, #87
 237              	.LVL19:
  94:Src/tim2.c    **** 		write_reg(TIM_SMCR(mTIM2) , temp_reg);
 238              		.loc 1 94 0
 239 000c 1360     		str	r3, [r2]
  95:Src/tim2.c    **** 	
  96:Src/tim2.c    ****     	/* Configure the trigger prescaler, filter, and polarity */  
  97:Src/tim2.c    **** 					  
  98:Src/tim2.c    **** 			tmpccer = read_reg(TIMx_CCER(mTIM2) , ~(1u <<0));
 240              		.loc 1 98 0
 241 000e 0A48     		ldr	r0, .L14+4
 242 0010 0268     		ldr	r2, [r0]
 243              	.LVL20:
  99:Src/tim2.c    **** 			tmpccmr1 = read_reg(TIM_CCMR1(mTIM2) , ~0U);
 244              		.loc 1 99 0
 245 0012 0A49     		ldr	r1, .L14+8
 246 0014 0B68     		ldr	r3, [r1]
 247              	.LVL21:
 100:Src/tim2.c    **** 
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 7


 101:Src/tim2.c    **** 			/* Set the filter */
 102:Src/tim2.c    **** 
 103:Src/tim2.c    **** 			tmpccmr1   &= ~(0xFu << 4);
 104:Src/tim2.c    **** 			tmpccmr1   |= (15u << 4);
 248              		.loc 1 104 0
 249 0016 43F0F003 		orr	r3, r3, #240
 250              	.LVL22:
 105:Src/tim2.c    **** 
 106:Src/tim2.c    **** 			// /* Select the Polarity and set the CC1E Bit */
 107:Src/tim2.c    **** 			// tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 108:Src/tim2.c    **** 			// tmpccer |= TIM_ICPolarity;
 109:Src/tim2.c    **** 			tmpccer  &= ~(1u <<0 | 1u << 3);
 251              		.loc 1 109 0
 252 001a 22F00902 		bic	r2, r2, #9
 253              	.LVL23:
 110:Src/tim2.c    **** 			tmpccer |= 0u;
 111:Src/tim2.c    **** 			
 112:Src/tim2.c    **** 			write_reg(TIMx_CCER(mTIM2) , tmpccer);
 254              		.loc 1 112 0
 255 001e 0260     		str	r2, [r0]
 113:Src/tim2.c    **** 			write_reg(TIM_CCMR1(mTIM2) , tmpccmr1);
 256              		.loc 1 113 0
 257 0020 0B60     		str	r3, [r1]
 114:Src/tim2.c    **** 							
 115:Src/tim2.c    **** 			// /* Disable Trigger Interrupt */		
 116:Src/tim2.c    **** 			temp_reg = read_reg(TIM_DIER(mTIM2) , ~(1u << 6));
 258              		.loc 1 116 0
 259 0022 074A     		ldr	r2, .L14+12
 260              	.LVL24:
 261 0024 1368     		ldr	r3, [r2]
 262              	.LVL25:
 117:Src/tim2.c    **** 			write_reg(TIM_DIER(mTIM2) , temp_reg);
 118:Src/tim2.c    **** 			
 119:Src/tim2.c    **** 
 120:Src/tim2.c    **** 			// /* Disable Trigger DMA request */
 121:Src/tim2.c    **** 			temp_reg = read_reg(TIM_DIER(mTIM2) , ~(1u << 14));
 263              		.loc 1 121 0
 264 0026 23F48043 		bic	r3, r3, #16384
 265              	.LVL26:
 266 002a 23F04003 		bic	r3, r3, #64
 267              	.LVL27:
 122:Src/tim2.c    **** 			write_reg(TIM_DIER(mTIM2) , temp_reg);			
 268              		.loc 1 122 0
 269 002e 1360     		str	r3, [r2]
 123:Src/tim2.c    **** 
 124:Src/tim2.c    **** 	
 125:Src/tim2.c    **** }
 270              		.loc 1 125 0
 271 0030 7047     		bx	lr
 272              	.L15:
 273 0032 00BF     		.align	2
 274              	.L14:
 275 0034 08000040 		.word	1073741832
 276 0038 20000040 		.word	1073741856
 277 003c 18000040 		.word	1073741848
 278 0040 0C000040 		.word	1073741836
 279              		.cfi_endproc
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 8


 280              	.LFE4:
 282              		.section	.text.TIMEx_MasterConfigSynchronization,"ax",%progbits
 283              		.align	1
 284              		.global	TIMEx_MasterConfigSynchronization
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 288              		.fpu fpv4-sp-d16
 290              	TIMEx_MasterConfigSynchronization:
 291              	.LFB5:
 126:Src/tim2.c    **** void TIMEx_MasterConfigSynchronization(){
 292              		.loc 1 126 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 127:Src/tim2.c    **** 		u32_t temp_reg;
 128:Src/tim2.c    **** 	  /* Reset the MMS Bits */
 129:Src/tim2.c    **** 		 /* Select the TRGO source */
 130:Src/tim2.c    **** 		temp_reg  = read_reg(TIM_CR2(mTIM2) , ~(7u << 4));
 297              		.loc 1 130 0
 298 0000 054A     		ldr	r2, .L17
 299 0002 1368     		ldr	r3, [r2]
 300 0004 23F07003 		bic	r3, r3, #112
 301              	.LVL28:
 131:Src/tim2.c    **** 		write_reg(TIM_CR2(mTIM2) , temp_reg);
 302              		.loc 1 131 0
 303 0008 1360     		str	r3, [r2]
 132:Src/tim2.c    **** 		
 133:Src/tim2.c    **** 		// /* Set or Reset the MSM Bit */
 134:Src/tim2.c    **** 		// htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 135:Src/tim2.c    **** 		temp_reg  = read_reg(TIM_SMCR(mTIM2) , ~(1u << 7));
 304              		.loc 1 135 0
 305 000a 0432     		adds	r2, r2, #4
 306 000c 1368     		ldr	r3, [r2]
 307              	.LVL29:
 308 000e 23F08003 		bic	r3, r3, #128
 309              	.LVL30:
 136:Src/tim2.c    **** 		write_reg(TIM_SMCR(mTIM2) , temp_reg);
 310              		.loc 1 136 0
 311 0012 1360     		str	r3, [r2]
 137:Src/tim2.c    **** }
 312              		.loc 1 137 0
 313 0014 7047     		bx	lr
 314              	.L18:
 315 0016 00BF     		.align	2
 316              	.L17:
 317 0018 04000040 		.word	1073741828
 318              		.cfi_endproc
 319              	.LFE5:
 321              		.text
 322              	.Letext0:
 323              		.file 2 "Inc/main.h"
 324              		.file 3 "Inc/gpio.h"
 325              		.file 4 "Inc/stm32f4xx_it.h"
 326              		.file 5 "Inc/test.h"
ARM GAS  E:\msys32\tmp\ccVW9559.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 tim2.c
E:\msys32\tmp\ccVW9559.s:18     .text.counter2_start:00000000 $t
E:\msys32\tmp\ccVW9559.s:25     .text.counter2_start:00000000 counter2_start
E:\msys32\tmp\ccVW9559.s:56     .text.counter2_start:00000018 $d
E:\msys32\tmp\ccVW9559.s:61     .text.TIM_Base_Init:00000000 $t
E:\msys32\tmp\ccVW9559.s:68     .text.TIM_Base_Init:00000000 TIM_Base_Init
E:\msys32\tmp\ccVW9559.s:129    .text.TIM_Base_Init:0000003c $d
E:\msys32\tmp\ccVW9559.s:135    .text.counter2_config:00000000 $t
E:\msys32\tmp\ccVW9559.s:142    .text.counter2_config:00000000 counter2_config
E:\msys32\tmp\ccVW9559.s:165    .text.mTIM_Base_SetConfig:00000000 $t
E:\msys32\tmp\ccVW9559.s:172    .text.mTIM_Base_SetConfig:00000000 mTIM_Base_SetConfig
E:\msys32\tmp\ccVW9559.s:211    .text.mTIM_Base_SetConfig:00000020 $d
E:\msys32\tmp\ccVW9559.s:216    .text.TIM_SlaveConfigSynchronization:00000000 $t
E:\msys32\tmp\ccVW9559.s:223    .text.TIM_SlaveConfigSynchronization:00000000 TIM_SlaveConfigSynchronization
E:\msys32\tmp\ccVW9559.s:275    .text.TIM_SlaveConfigSynchronization:00000034 $d
E:\msys32\tmp\ccVW9559.s:283    .text.TIMEx_MasterConfigSynchronization:00000000 $t
E:\msys32\tmp\ccVW9559.s:290    .text.TIMEx_MasterConfigSynchronization:00000000 TIMEx_MasterConfigSynchronization
E:\msys32\tmp\ccVW9559.s:317    .text.TIMEx_MasterConfigSynchronization:00000018 $d

UNDEFINED SYMBOLS
init_pin
mNVIC_SetPriority
mNVIC_EnableIRQ
config_ext_clk1
