
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v
# synth_design -part xc7z020clg484-3 -top elementwise_add_core_18_18_16 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top elementwise_add_core_18_18_16 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 202478 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.270 ; gain = 52.895 ; free physical = 242689 ; free virtual = 307181
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_16' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.035 ; gain = 97.660 ; free physical = 242724 ; free virtual = 307200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.035 ; gain = 97.660 ; free physical = 242724 ; free virtual = 307200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.035 ; gain = 105.660 ; free physical = 242723 ; free virtual = 307199
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.035 ; gain = 113.660 ; free physical = 242729 ; free virtual = 307194
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module elementwise_add_core_18_18_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.633 ; gain = 235.258 ; free physical = 242504 ; free virtual = 306967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242487 ; free virtual = 306950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242458 ; free virtual = 306921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242502 ; free virtual = 306965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242501 ; free virtual = 306964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242501 ; free virtual = 306964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242501 ; free virtual = 306964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242501 ; free virtual = 306964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242501 ; free virtual = 306964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    80|
|2     |LUT2   |   289|
|3     |FDRE   |   866|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1235|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242501 ; free virtual = 306964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.637 ; gain = 235.262 ; free physical = 242503 ; free virtual = 306965
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.641 ; gain = 235.262 ; free physical = 242503 ; free virtual = 306966
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'elementwise_add_core_18_18_16' is not ideal for floorplanning, since the cellview 'elementwise_add_core_18_18_16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.805 ; gain = 0.000 ; free physical = 242175 ; free virtual = 306637
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1780.805 ; gain = 332.527 ; free physical = 242215 ; free virtual = 306678
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2407.492 ; gain = 626.688 ; free physical = 241650 ; free virtual = 306113
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.492 ; gain = 0.000 ; free physical = 241651 ; free virtual = 306113
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.500 ; gain = 0.000 ; free physical = 241651 ; free virtual = 306114
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241566 ; free virtual = 306029

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15ce72846

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241570 ; free virtual = 306033

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15ce72846

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241575 ; free virtual = 306037
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ce72846

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241575 ; free virtual = 306037
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18a3dd627

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241575 ; free virtual = 306038
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18a3dd627

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241575 ; free virtual = 306038
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241572 ; free virtual = 306035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241572 ; free virtual = 306035
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241572 ; free virtual = 306035
Ending Logic Optimization Task | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241570 ; free virtual = 306032

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306039

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306039

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306039
Ending Netlist Obfuscation Task | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306039
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2493.551 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306039
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: b9d2f8e9
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module elementwise_add_core_18_18_16 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2513.531 ; gain = 3.988 ; free physical = 241546 ; free virtual = 306010
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2518.531 ; gain = 2.004 ; free physical = 241525 ; free virtual = 305990
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.194 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2520.531 ; gain = 10.988 ; free physical = 241526 ; free virtual = 305995
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2707.707 ; gain = 189.176 ; free physical = 241520 ; free virtual = 305989
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2707.707 ; gain = 198.164 ; free physical = 241520 ; free virtual = 305989

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241559 ; free virtual = 306028


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design elementwise_add_core_18_18_16 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 866
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241559 ; free virtual = 306029
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b9d2f8e9
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2707.707 ; gain = 214.156 ; free physical = 241553 ; free virtual = 306022
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28434312 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241583 ; free virtual = 306052
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241582 ; free virtual = 306051
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241580 ; free virtual = 306049
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306046
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306046

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306046
Ending Netlist Obfuscation Task | Checksum: b9d2f8e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241577 ; free virtual = 306046
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241502 ; free virtual = 305972
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 40dcea93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241502 ; free virtual = 305972
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241502 ; free virtual = 305972

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40dcea93

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241492 ; free virtual = 305963

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 626f8b81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241499 ; free virtual = 305970

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 626f8b81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241499 ; free virtual = 305970
Phase 1 Placer Initialization | Checksum: 626f8b81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241499 ; free virtual = 305970

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e3096086

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241499 ; free virtual = 305969

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241490 ; free virtual = 305956

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1238c919d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241490 ; free virtual = 305956
Phase 2 Global Placement | Checksum: 86c8d106

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241490 ; free virtual = 305956

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 86c8d106

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241490 ; free virtual = 305956

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb1649f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241487 ; free virtual = 305953

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: da252bbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241489 ; free virtual = 305955

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1473ef19e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241489 ; free virtual = 305955

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1586dbca1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241473 ; free virtual = 305939

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1586dbca1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241473 ; free virtual = 305939

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12d970682

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241473 ; free virtual = 305939
Phase 3 Detail Placement | Checksum: 12d970682

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241472 ; free virtual = 305938

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fa8a7ab8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: fa8a7ab8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241470 ; free virtual = 305936
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.031. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 8e327b86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241470 ; free virtual = 305936
Phase 4.1 Post Commit Optimization | Checksum: 8e327b86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241470 ; free virtual = 305936

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8e327b86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241468 ; free virtual = 305934

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8e327b86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241467 ; free virtual = 305933

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241467 ; free virtual = 305932
Phase 4.4 Final Placement Cleanup | Checksum: 8e327b86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241465 ; free virtual = 305931
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8e327b86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241464 ; free virtual = 305930
Ending Placer Task | Checksum: 80285c23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241484 ; free virtual = 305949
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241483 ; free virtual = 305949
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241454 ; free virtual = 305919
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241450 ; free virtual = 305915
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 241459 ; free virtual = 305937
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3f4b7190 ConstDB: 0 ShapeSum: 40dcea93 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_11[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_11[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12b6107a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244076 ; free virtual = 308524
Post Restoration Checksum: NetGraph: d3d6c9df NumContArr: 578a3dc8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12b6107a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244072 ; free virtual = 308520

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12b6107a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244034 ; free virtual = 308482

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12b6107a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244034 ; free virtual = 308482
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2a1035d65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244020 ; free virtual = 308468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.042  | TNS=0.000  | WHS=0.135  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2c3421514

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244028 ; free virtual = 308475

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cbe620f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244013 ; free virtual = 308461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.958  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17c21397e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244010 ; free virtual = 308457
Phase 4 Rip-up And Reroute | Checksum: 17c21397e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244010 ; free virtual = 308457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17c21397e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244010 ; free virtual = 308457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c21397e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244009 ; free virtual = 308457
Phase 5 Delay and Skew Optimization | Checksum: 17c21397e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244009 ; free virtual = 308457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10591d87b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244008 ; free virtual = 308456
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.958  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10591d87b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244008 ; free virtual = 308456
Phase 6 Post Hold Fix | Checksum: 10591d87b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244008 ; free virtual = 308456

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00610956 %
  Global Horizontal Routing Utilization  = 0.00862069 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10591d87b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 243996 ; free virtual = 308444

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10591d87b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 243995 ; free virtual = 308443

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d920bb9b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 243993 ; free virtual = 308441

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.958  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d920bb9b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 243992 ; free virtual = 308440
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244022 ; free virtual = 308470

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244021 ; free virtual = 308469
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244020 ; free virtual = 308468
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244007 ; free virtual = 308456
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2707.707 ; gain = 0.000 ; free physical = 244003 ; free virtual = 308453
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2840.203 ; gain = 0.000 ; free physical = 243073 ; free virtual = 307527
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:35:40 2022...
