library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity relojFinal is 

port (
     clk:in std_logic;
	  sentidoI: in std_logic;
	  displayDecenas:out std_logic_vector(6 downto 0)
	  displayUnidades:out std_logic_vector(6 downto 0));
	  
end relojFinal;


architecture arch_relojFinal of relojFinal is

component divisorFrecuencia is
	port(clk:in bit;
	out1,out2:buffer bit);

end component;
	
component Contador is

port(
CLK:in std_logic;
sentido:in std_logic;
salida: out std_logic_vector(5 downto 0) );
end component;
	
component Displays7Seg4bits is
   port  (
	abcd : in std_logic_vector(3 downto 0) ;
	salida1 : out std_logic_vector(6 downto 0));

end component;


signal divisor: std_logic;
signal contador1: unsigned(5 downto 0);
signal contador2<= contador1(5 downto 3);
signal contador3<= contador1(2 downto 0);

begin

paso1: divisorFrecuencia port map(clk<=clk, out1<=divisor);
paso2: contador port map(CLK<=divisor, sentido<=sentidoI, salida<=contador1);
paso3: displays7Seg4bits port map (abcd<=contador2, salida1<=displayDecenas);
paso4: displays7Seg4bits port map (abcd<=contador3, salida1<=displayUnidades);

end arch_relojFinal;