#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x160f4b0 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0x1660c70_0 .net "PC", 31 0, v0x1660280_0;  1 drivers
v0x1660da0_0 .var "PCCon", 31 0;
v0x1660eb0_0 .var "PCPlus4", 31 0;
v0x1660f50_0 .var "instr", 31 0;
v0x1660ff0_0 .var "jump", 0 0;
S_0x1604240 .scope module, "j" "jump" 2 27, 2 1 0, S_0x160f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x16604e0_0 .net "PC", 31 0, v0x1660280_0;  alias, 1 drivers
v0x16605c0_0 .net "PCCon", 31 0, v0x1660da0_0;  1 drivers
v0x1660690_0 .var "PCHigh", 3 0;
v0x1660760_0 .var "PCLow", 27 0;
v0x1660840_0 .var "PCNew", 31 0;
v0x1660950_0 .net "PCPlus4", 31 0, v0x1660eb0_0;  1 drivers
v0x1660a10_0 .net "instr", 31 0, v0x1660f50_0;  1 drivers
v0x1660af0_0 .net "jump", 0 0, v0x1660ff0_0;  1 drivers
E_0x1640820 .event edge, v0x1660950_0, v0x1660a10_0, v0x1660760_0, v0x1660690_0;
S_0x158fac0 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x1604240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x16387e0_0 .net "in1", 31 0, v0x1660da0_0;  alias, 1 drivers
v0x16601a0_0 .net "in2", 31 0, v0x1660840_0;  1 drivers
v0x1660280_0 .var "out", 31 0;
v0x1660370_0 .net "select", 0 0, v0x1660ff0_0;  alias, 1 drivers
E_0x15b8a30 .event edge, v0x1660370_0, v0x16387e0_0, v0x16601a0_0;
S_0x1632f80 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
o0x7f22e7de7348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1661190_0 .net "in1", 4 0, o0x7f22e7de7348;  0 drivers
o0x7f22e7de7378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1661290_0 .net "in2", 4 0, o0x7f22e7de7378;  0 drivers
v0x1661370_0 .var "out", 4 0;
o0x7f22e7de73d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1661430_0 .net "select", 0 0, o0x7f22e7de73d8;  0 drivers
E_0x1661130 .event edge, v0x1661430_0, v0x1661190_0, v0x1661290_0;
S_0x163f820 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0x167bfc0_0 .var "clk", 0 0;
S_0x1661570 .scope module, "cpu" "cpu" 4 6, 5 16 0, S_0x163f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x167c3d0 .functor AND 1, v0x1662a00_0, L_0x167c290, C4<1>, C4<1>;
L_0x167c6c0 .functor AND 1, v0x1662a00_0, L_0x167c5e0, C4<1>, C4<1>;
v0x16777e0_0 .net "ALUControlD", 2 0, v0x1662920_0;  1 drivers
v0x1677910_0 .net "ALUControlE", 2 0, v0x16650e0_0;  1 drivers
v0x1677a20_0 .net "ALUOutE", 31 0, v0x1662050_0;  1 drivers
v0x1677b10_0 .net "ALUOutM", 31 0, v0x166e6d0_0;  1 drivers
v0x1677bd0_0 .net "ALUOutW", 31 0, v0x16768d0_0;  1 drivers
v0x1677d30_0 .net "ALUSrcD", 0 0, v0x1662840_0;  1 drivers
v0x1677e20_0 .net "ALUSrcE", 0 0, v0x1665290_0;  1 drivers
v0x1677f10_0 .net "BranchD", 0 0, v0x1662a00_0;  1 drivers
v0x1677fb0_0 .net "EqualD1", 31 0, v0x1672330_0;  1 drivers
v0x1678100_0 .net "EqualD2", 31 0, v0x1672970_0;  1 drivers
v0x16781a0_0 .net "FlushE", 0 0, v0x1667520_0;  1 drivers
v0x1678240_0 .net "ForwardAD", 0 0, v0x16675e0_0;  1 drivers
v0x1678330_0 .net "ForwardAE", 1 0, v0x16676b0_0;  1 drivers
v0x1678420_0 .net "ForwardBD", 0 0, v0x1667750_0;  1 drivers
v0x1678510_0 .net "ForwardBE", 1 0, v0x1667860_0;  1 drivers
v0x1678620_0 .net "Jump", 0 0, v0x1662ad0_0;  1 drivers
v0x16786c0_0 .net "JumpLinkD", 0 0, v0x1662b90_0;  1 drivers
v0x1678870_0 .net "JumpLinkE", 0 0, v0x16656b0_0;  1 drivers
v0x1678960_0 .net "JumpLinkM", 0 0, v0x166e8f0_0;  1 drivers
v0x1678a50_0 .net "JumpLinkW", 0 0, v0x1676b30_0;  1 drivers
v0x1678b40_0 .net "JumpRegister", 0 0, v0x1662ca0_0;  1 drivers
v0x1678be0_0 .net "MemRead", 0 0, v0x1662d60_0;  1 drivers
v0x1678cd0_0 .net "MemWriteD", 0 0, v0x1662ee0_0;  1 drivers
v0x1678dc0_0 .net "MemWriteE", 0 0, v0x16659f0_0;  1 drivers
v0x1678eb0_0 .net "MemWriteM", 0 0, v0x166ec40_0;  1 drivers
v0x1678fa0_0 .net "MemtoRegD", 0 0, v0x1662e20_0;  1 drivers
v0x1679040_0 .net "MemtoRegE", 0 0, v0x1665880_0;  1 drivers
v0x16790e0_0 .net "MemtoRegM", 0 0, v0x166ea80_0;  1 drivers
v0x1679180_0 .net "MemtoRegW", 0 0, v0x1676cf0_0;  1 drivers
v0x1679220_0 .net "PC", 31 0, v0x16745a0_0;  1 drivers
v0x1679310_0 .net "PCBranchD", 31 0, v0x166f930_0;  1 drivers
v0x1679400_0 .net "PCCon", 31 0, v0x1673070_0;  1 drivers
v0x16794a0_0 .net "PCConnn", 31 0, v0x166d880_0;  1 drivers
v0x1678760_0 .net "PCF", 31 0, v0x1669890_0;  1 drivers
v0x1679750_0 .net "PCPlus4D", 31 0, v0x1668fa0_0;  1 drivers
v0x1679880_0 .net "PCPlus4E", 31 0, v0x1665b60_0;  1 drivers
v0x1679920_0 .net "PCPlus4F", 31 0, v0x1661b70_0;  1 drivers
v0x16799c0_0 .net "PCPlus4M", 31 0, v0x166ee40_0;  1 drivers
v0x1679ab0_0 .net "PCPlus4W", 31 0, v0x1676eb0_0;  1 drivers
v0x1679ba0_0 .net "RD1_D", 31 0, L_0x1669720;  1 drivers
v0x1679cd0_0 .net "RD1_E", 31 0, v0x1665dc0_0;  1 drivers
v0x1679d70_0 .net "RD2_D", 31 0, L_0x167c9d0;  1 drivers
v0x1679e10_0 .net "RD2_E", 31 0, v0x1666010_0;  1 drivers
v0x1679f00_0 .net "RdD", 4 0, L_0x167c060;  1 drivers
v0x1679fa0_0 .net "RdE", 4 0, v0x1665ce0_0;  1 drivers
v0x167a090_0 .net "ReadDataM", 31 0, L_0x168d1b0;  1 drivers
v0x167a180_0 .net "ReadDataW", 31 0, v0x16770b0_0;  1 drivers
v0x167a270_0 .net "RegDstD", 1 0, v0x1663030_0;  1 drivers
v0x167a360_0 .net "RegDstE", 1 0, v0x16662b0_0;  1 drivers
v0x167a450_0 .net "RegWriteD", 0 0, v0x1663110_0;  1 drivers
v0x167a540_0 .net "RegWriteE", 0 0, v0x1666480_0;  1 drivers
v0x167a5e0_0 .net "RegWriteM", 0 0, v0x166efb0_0;  1 drivers
v0x167a680_0 .net "RegWriteW", 0 0, v0x1677250_0;  1 drivers
v0x167a720_0 .net "ResultW", 31 0, v0x1673e40_0;  1 drivers
v0x167a850_0 .net "ResultWCon", 31 0, v0x1673750_0;  1 drivers
v0x167a8f0_0 .net "RsD", 4 0, L_0x167c150;  1 drivers
v0x167a9e0_0 .net "RsE", 4 0, v0x16665f0_0;  1 drivers
v0x167aad0_0 .net "RtD", 4 0, L_0x167c1f0;  1 drivers
v0x167abc0_0 .net "RtE", 4 0, v0x1666790_0;  1 drivers
v0x167ac60_0 .net "SignImmD", 31 0, v0x1676210_0;  1 drivers
v0x167ad70_0 .net "SignImmE", 31 0, v0x1666950_0;  1 drivers
v0x167ae80_0 .net "SrcAE", 31 0, v0x1670c60_0;  1 drivers
v0x167af90_0 .net "SrcBE", 31 0, v0x1671b70_0;  1 drivers
v0x167b0a0_0 .net "StallD", 0 0, v0x16680a0_0;  1 drivers
v0x167b190_0 .net "StallF", 0 0, v0x1668140_0;  1 drivers
v0x1679590_0 .net "Std_Out", 31 0, L_0x168cfe0;  1 drivers
v0x1675570_4 .array/port v0x1675570, 4;
v0x16796a0_0 .net "Std_Out_Address", 31 0, v0x1675570_4;  1 drivers
v0x167b690_0 .net "Syscall_Info", 31 0, L_0x167cad0;  1 drivers
v0x167b780_0 .net "WriteDataE", 31 0, v0x1671450_0;  1 drivers
v0x167b820_0 .net "WriteDataM", 31 0, v0x166f120_0;  1 drivers
v0x167b910_0 .net "WriteRegE", 4 0, v0x16703f0_0;  1 drivers
v0x167b9b0_0 .net "WriteRegM", 4 0, v0x166f260_0;  1 drivers
v0x167ba50_0 .net "WriteRegW", 4 0, v0x16773e0_0;  1 drivers
v0x167baf0_0 .net *"_s12", 0 0, L_0x167c5e0;  1 drivers
v0x167bb90_0 .net *"_s6", 0 0, L_0x167c290;  1 drivers
v0x167bc30_0 .net "clk", 0 0, v0x167bfc0_0;  1 drivers
v0x167bde0_0 .net "instrD", 31 0, v0x1668ed0_0;  1 drivers
v0x167be80_0 .net "instrF", 31 0, L_0x167c4d0;  1 drivers
v0x167bf20_0 .var "thirtyone", 4 0;
L_0x167c060 .part v0x1668ed0_0, 11, 5;
L_0x167c150 .part v0x1668ed0_0, 21, 5;
L_0x167c1f0 .part v0x1668ed0_0, 16, 5;
L_0x167c290 .cmp/eq 32, v0x1672330_0, v0x1672970_0;
L_0x167c540 .part v0x1669890_0, 2, 30;
L_0x167c5e0 .cmp/eq 32, v0x1672330_0, v0x1672970_0;
L_0x167cbb0 .part v0x1668ed0_0, 21, 5;
L_0x167cc50 .part v0x1668ed0_0, 16, 5;
L_0x167ccf0 .part v0x1668ed0_0, 0, 16;
S_0x16617a0 .scope module, "add4" "add4" 5 171, 6 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x1661a70_0 .net "inval", 31 0, v0x1669890_0;  alias, 1 drivers
v0x1661b70_0 .var "outval", 31 0;
E_0x16619f0 .event edge, v0x1661a70_0;
S_0x1661cb0 .scope module, "alu" "ALU" 5 278, 7 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x1661f50_0 .net "ALU_control", 2 0, v0x16650e0_0;  alias, 1 drivers
v0x1662050_0 .var "ALU_result", 31 0;
v0x1662130_0 .net "read_data_1", 31 0, v0x1670c60_0;  alias, 1 drivers
v0x1662220_0 .net "read_data_2_or_immediate", 31 0, v0x1671b70_0;  alias, 1 drivers
E_0x1661ef0 .event edge, v0x1661f50_0, v0x1662130_0, v0x1662220_0;
S_0x16623b0 .scope module, "control" "control" 5 184, 8 3 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instr"
    .port_info 2 /INPUT 32 "vreg"
    .port_info 3 /INPUT 32 "str"
    .port_info 4 /OUTPUT 2 "RegDst"
    .port_info 5 /OUTPUT 1 "Jump"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 1 "MemRead"
    .port_info 8 /OUTPUT 1 "MemToReg"
    .port_info 9 /OUTPUT 3 "ALUop"
    .port_info 10 /OUTPUT 1 "RegWrite"
    .port_info 11 /OUTPUT 1 "ALUSrc"
    .port_info 12 /OUTPUT 1 "MemWrite"
    .port_info 13 /OUTPUT 1 "JumpLink"
    .port_info 14 /OUTPUT 1 "JumpReg"
v0x1662840_0 .var "ALUSrc", 0 0;
v0x1662920_0 .var "ALUop", 2 0;
v0x1662a00_0 .var "Branch", 0 0;
v0x1662ad0_0 .var "Jump", 0 0;
v0x1662b90_0 .var "JumpLink", 0 0;
v0x1662ca0_0 .var "JumpReg", 0 0;
v0x1662d60_0 .var "MemRead", 0 0;
v0x1662e20_0 .var "MemToReg", 0 0;
v0x1662ee0_0 .var "MemWrite", 0 0;
v0x1663030_0 .var "RegDst", 1 0;
v0x1663110_0 .var "RegWrite", 0 0;
v0x16631d0_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x1663290_0 .net "funct", 5 0, L_0x167c930;  1 drivers
v0x1663370_0 .net "instr", 31 0, v0x1668ed0_0;  alias, 1 drivers
v0x1663450_0 .net "opcode", 5 0, L_0x167c780;  1 drivers
v0x1663530_0 .net "str", 31 0, L_0x168cfe0;  alias, 1 drivers
v0x1663610_0 .net "vreg", 31 0, L_0x167cad0;  alias, 1 drivers
E_0x1662770/0 .event edge, v0x1663370_0, v0x1663450_0, v0x1663290_0, v0x1663610_0;
E_0x1662770/1 .event edge, v0x1663530_0;
E_0x1662770 .event/or E_0x1662770/0, E_0x1662770/1;
E_0x16627e0 .event edge, v0x16631d0_0;
L_0x167c780 .part v0x1668ed0_0, 26, 6;
L_0x167c930 .part v0x1668ed0_0, 0, 6;
S_0x16639e0 .scope module, "dm" "data_memory" 5 303, 9 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x168cfe0 .functor BUFZ 32, L_0x168d2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1663d00_0 .net *"_s0", 31 0, L_0x167ce30;  1 drivers
L_0x7f22e7d9e060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1663e00_0 .net/2s *"_s10", 31 0, L_0x7f22e7d9e060;  1 drivers
v0x1663ee0_0 .net *"_s12", 31 0, L_0x168d340;  1 drivers
L_0x7f22e7d9e018 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1663fa0_0 .net/2s *"_s2", 31 0, L_0x7f22e7d9e018;  1 drivers
v0x1664080_0 .net *"_s4", 31 0, L_0x168cee0;  1 drivers
v0x16641b0_0 .net *"_s8", 31 0, L_0x168d2a0;  1 drivers
v0x1664290_0 .net "address", 31 0, v0x166e6d0_0;  alias, 1 drivers
v0x1664370_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x1664410_0 .net "mem_read", 0 0, v0x1662d60_0;  alias, 1 drivers
v0x1664570_0 .net "mem_write", 0 0, v0x166ec40_0;  alias, 1 drivers
v0x1664610 .array "mymem", 1052672 1048576, 31 0;
v0x16646b0_0 .net "read_data", 31 0, L_0x168d1b0;  alias, 1 drivers
v0x1664790_0 .net "std_out", 31 0, L_0x168cfe0;  alias, 1 drivers
v0x1664880_0 .net "std_out_address", 31 0, v0x1675570_4;  alias, 1 drivers
v0x1664940_0 .net "write_data", 31 0, v0x166f120_0;  alias, 1 drivers
E_0x1663c80 .event posedge, v0x16631d0_0;
L_0x167ce30 .array/port v0x1664610, L_0x168cee0;
L_0x168cee0 .arith/sub 32, v0x166e6d0_0, L_0x7f22e7d9e018;
L_0x168d1b0 .functor MUXZ 32, L_0x167ce30, v0x166f120_0, v0x166ec40_0, C4<>;
L_0x168d2a0 .array/port v0x1664610, L_0x168d340;
L_0x168d340 .arith/sub 32, v0x1675570_4, L_0x7f22e7d9e060;
S_0x1664b20 .scope module, "ex_reg" "ex_reg" 5 227, 10 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "branchd"
    .port_info 10 /INPUT 2 "regdstd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /INPUT 32 "pcplus4d"
    .port_info 16 /INPUT 1 "jumplinkd"
    .port_info 17 /OUTPUT 1 "regwrite"
    .port_info 18 /OUTPUT 1 "memtoreg"
    .port_info 19 /OUTPUT 1 "memwrite"
    .port_info 20 /OUTPUT 1 "alusrc"
    .port_info 21 /OUTPUT 2 "regdst"
    .port_info 22 /OUTPUT 3 "alucontrol"
    .port_info 23 /OUTPUT 32 "rd1"
    .port_info 24 /OUTPUT 32 "rd2"
    .port_info 25 /OUTPUT 32 "signimm"
    .port_info 26 /OUTPUT 5 "rs"
    .port_info 27 /OUTPUT 5 "rt"
    .port_info 28 /OUTPUT 5 "rd"
    .port_info 29 /OUTPUT 32 "pcplus4"
    .port_info 30 /OUTPUT 1 "jumplink"
v0x16650e0_0 .var "alucontrol", 2 0;
v0x16651c0_0 .net "alucontrold", 2 0, v0x1662920_0;  alias, 1 drivers
v0x1665290_0 .var "alusrc", 0 0;
v0x1665360_0 .net "alusrcd", 0 0, v0x1662840_0;  alias, 1 drivers
v0x1665430_0 .net "branchd", 0 0, v0x1662a00_0;  alias, 1 drivers
v0x1665520_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x1665610_0 .net "flushe", 0 0, v0x1667520_0;  alias, 1 drivers
v0x16656b0_0 .var "jumplink", 0 0;
v0x1665750_0 .net "jumplinkd", 0 0, v0x1662b90_0;  alias, 1 drivers
v0x1665880_0 .var "memtoreg", 0 0;
v0x1665920_0 .net "memtoregd", 0 0, v0x1662e20_0;  alias, 1 drivers
v0x16659f0_0 .var "memwrite", 0 0;
v0x1665a90_0 .net "memwrited", 0 0, v0x1662ee0_0;  alias, 1 drivers
v0x1665b60_0 .var "pcplus4", 31 0;
v0x1665c00_0 .net "pcplus4d", 31 0, v0x1668fa0_0;  alias, 1 drivers
v0x1665ce0_0 .var "rd", 4 0;
v0x1665dc0_0 .var "rd1", 31 0;
v0x1665f70_0 .net "rd1d", 31 0, L_0x1669720;  alias, 1 drivers
v0x1666010_0 .var "rd2", 31 0;
v0x16660f0_0 .net "rd2d", 31 0, L_0x167c9d0;  alias, 1 drivers
v0x16661d0_0 .net "rdd", 4 0, L_0x167c060;  alias, 1 drivers
v0x16662b0_0 .var "regdst", 1 0;
v0x1666390_0 .net "regdstd", 1 0, v0x1663030_0;  alias, 1 drivers
v0x1666480_0 .var "regwrite", 0 0;
v0x1666520_0 .net "regwrited", 0 0, v0x1663110_0;  alias, 1 drivers
v0x16665f0_0 .var "rs", 4 0;
v0x16666b0_0 .net "rsd", 4 0, L_0x167c150;  alias, 1 drivers
v0x1666790_0 .var "rt", 4 0;
v0x1666870_0 .net "rtd", 4 0, L_0x167c1f0;  alias, 1 drivers
v0x1666950_0 .var "signimm", 31 0;
v0x1666a30_0 .net "signimmd", 31 0, v0x1676210_0;  alias, 1 drivers
S_0x1666ff0 .scope module, "hazard" "hazard" 5 342, 11 4 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /OUTPUT 1 "StallF"
    .port_info 14 /OUTPUT 1 "StallD"
    .port_info 15 /OUTPUT 1 "ForwardAD"
    .port_info 16 /OUTPUT 1 "ForwardBD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 2 "ForwardAE"
    .port_info 19 /OUTPUT 2 "ForwardBE"
v0x1667410_0 .net "BranchD", 0 0, v0x1662a00_0;  alias, 1 drivers
v0x1667520_0 .var "FlushE", 0 0;
v0x16675e0_0 .var "ForwardAD", 0 0;
v0x16676b0_0 .var "ForwardAE", 1 0;
v0x1667750_0 .var "ForwardBD", 0 0;
v0x1667860_0 .var "ForwardBE", 1 0;
v0x1667940_0 .net "MemtoRegE", 0 0, v0x1665880_0;  alias, 1 drivers
v0x16679e0_0 .net "MemtoRegM", 0 0, v0x166ea80_0;  alias, 1 drivers
v0x1667a80_0 .net "RegWriteE", 0 0, v0x1666480_0;  alias, 1 drivers
v0x1667be0_0 .net "RegWriteM", 0 0, v0x166efb0_0;  alias, 1 drivers
v0x1667c80_0 .net "RegWriteW", 0 0, v0x1677250_0;  alias, 1 drivers
v0x1667d40_0 .net "RsD", 4 0, L_0x167c150;  alias, 1 drivers
v0x1667e30_0 .net "RsE", 4 0, v0x16665f0_0;  alias, 1 drivers
v0x1667f00_0 .net "RtD", 4 0, L_0x167c1f0;  alias, 1 drivers
v0x1667fd0_0 .net "RtE", 4 0, v0x1666790_0;  alias, 1 drivers
v0x16680a0_0 .var "StallD", 0 0;
v0x1668140_0 .var "StallF", 0 0;
v0x16682f0_0 .net "WriteRegE", 4 0, v0x16703f0_0;  alias, 1 drivers
v0x1668390_0 .net "WriteRegM", 4 0, v0x166f260_0;  alias, 1 drivers
v0x1668450_0 .net "WriteRegW", 4 0, v0x16773e0_0;  alias, 1 drivers
v0x1668530_0 .var "branchstall", 0 0;
v0x16685f0_0 .var "branchstall_1", 0 0;
v0x16686b0_0 .var "branchstall_2", 0 0;
v0x1668770_0 .var "lwstall", 0 0;
E_0x1664da0/0 .event edge, v0x1666790_0, v0x16666b0_0, v0x1666870_0, v0x1665880_0;
E_0x1664da0/1 .event edge, v0x1662a00_0, v0x1666480_0, v0x16682f0_0, v0x16679e0_0;
E_0x1664da0/2 .event edge, v0x1668390_0, v0x16685f0_0, v0x16686b0_0, v0x1668770_0;
E_0x1664da0/3 .event edge, v0x1668530_0, v0x1667be0_0, v0x16665f0_0, v0x1668450_0;
E_0x1664da0/4 .event edge, v0x1667c80_0;
E_0x1664da0 .event/or E_0x1664da0/0, E_0x1664da0/1, E_0x1664da0/2, E_0x1664da0/3, E_0x1664da0/4;
S_0x1668b60 .scope module, "id_reg" "id_reg" 5 176, 12 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instr"
    .port_info 6 /OUTPUT 32 "pcp4"
v0x1668d90_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x1668e30_0 .net "clr", 0 0, L_0x167c6c0;  1 drivers
v0x1668ed0_0 .var "instr", 31 0;
v0x1668fa0_0 .var "pcp4", 31 0;
v0x1669070_0 .net "pcp4f", 31 0, v0x1661b70_0;  alias, 1 drivers
v0x1669160_0 .net "rd", 31 0, L_0x167c4d0;  alias, 1 drivers
v0x1669220_0 .net "stalld", 0 0, v0x16680a0_0;  alias, 1 drivers
S_0x16693f0 .scope module, "if_reg" "if_reg" 5 164, 13 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcreg"
v0x1669660_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x16697b0_0 .net "pcadd", 31 0, v0x16745a0_0;  alias, 1 drivers
v0x1669890_0 .var "pcreg", 31 0;
v0x1669990_0 .net "stallf", 0 0, v0x1668140_0;  alias, 1 drivers
S_0x1669ad0 .scope module, "im" "inst_memory" 5 168, 14 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x167c4d0 .functor BUFZ 32, v0x166cf60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x166a580_0 .net "memout", 31 0, L_0x167c4d0;  alias, 1 drivers
v0x166a620 .array "mymem", 1048832 1048576, 31 0;
v0x166ce70_0 .net "read_addr", 29 0, L_0x167c540;  1 drivers
v0x166cf60_0 .var "regout", 31 0;
v0x166a620_0 .array/port v0x166a620, 0;
v0x166a620_1 .array/port v0x166a620, 1;
v0x166a620_2 .array/port v0x166a620, 2;
E_0x1669d00/0 .event edge, v0x166ce70_0, v0x166a620_0, v0x166a620_1, v0x166a620_2;
v0x166a620_3 .array/port v0x166a620, 3;
v0x166a620_4 .array/port v0x166a620, 4;
v0x166a620_5 .array/port v0x166a620, 5;
v0x166a620_6 .array/port v0x166a620, 6;
E_0x1669d00/1 .event edge, v0x166a620_3, v0x166a620_4, v0x166a620_5, v0x166a620_6;
v0x166a620_7 .array/port v0x166a620, 7;
v0x166a620_8 .array/port v0x166a620, 8;
v0x166a620_9 .array/port v0x166a620, 9;
v0x166a620_10 .array/port v0x166a620, 10;
E_0x1669d00/2 .event edge, v0x166a620_7, v0x166a620_8, v0x166a620_9, v0x166a620_10;
v0x166a620_11 .array/port v0x166a620, 11;
v0x166a620_12 .array/port v0x166a620, 12;
v0x166a620_13 .array/port v0x166a620, 13;
v0x166a620_14 .array/port v0x166a620, 14;
E_0x1669d00/3 .event edge, v0x166a620_11, v0x166a620_12, v0x166a620_13, v0x166a620_14;
v0x166a620_15 .array/port v0x166a620, 15;
v0x166a620_16 .array/port v0x166a620, 16;
v0x166a620_17 .array/port v0x166a620, 17;
v0x166a620_18 .array/port v0x166a620, 18;
E_0x1669d00/4 .event edge, v0x166a620_15, v0x166a620_16, v0x166a620_17, v0x166a620_18;
v0x166a620_19 .array/port v0x166a620, 19;
v0x166a620_20 .array/port v0x166a620, 20;
v0x166a620_21 .array/port v0x166a620, 21;
v0x166a620_22 .array/port v0x166a620, 22;
E_0x1669d00/5 .event edge, v0x166a620_19, v0x166a620_20, v0x166a620_21, v0x166a620_22;
v0x166a620_23 .array/port v0x166a620, 23;
v0x166a620_24 .array/port v0x166a620, 24;
v0x166a620_25 .array/port v0x166a620, 25;
v0x166a620_26 .array/port v0x166a620, 26;
E_0x1669d00/6 .event edge, v0x166a620_23, v0x166a620_24, v0x166a620_25, v0x166a620_26;
v0x166a620_27 .array/port v0x166a620, 27;
v0x166a620_28 .array/port v0x166a620, 28;
v0x166a620_29 .array/port v0x166a620, 29;
v0x166a620_30 .array/port v0x166a620, 30;
E_0x1669d00/7 .event edge, v0x166a620_27, v0x166a620_28, v0x166a620_29, v0x166a620_30;
v0x166a620_31 .array/port v0x166a620, 31;
v0x166a620_32 .array/port v0x166a620, 32;
v0x166a620_33 .array/port v0x166a620, 33;
v0x166a620_34 .array/port v0x166a620, 34;
E_0x1669d00/8 .event edge, v0x166a620_31, v0x166a620_32, v0x166a620_33, v0x166a620_34;
v0x166a620_35 .array/port v0x166a620, 35;
v0x166a620_36 .array/port v0x166a620, 36;
v0x166a620_37 .array/port v0x166a620, 37;
v0x166a620_38 .array/port v0x166a620, 38;
E_0x1669d00/9 .event edge, v0x166a620_35, v0x166a620_36, v0x166a620_37, v0x166a620_38;
v0x166a620_39 .array/port v0x166a620, 39;
v0x166a620_40 .array/port v0x166a620, 40;
v0x166a620_41 .array/port v0x166a620, 41;
v0x166a620_42 .array/port v0x166a620, 42;
E_0x1669d00/10 .event edge, v0x166a620_39, v0x166a620_40, v0x166a620_41, v0x166a620_42;
v0x166a620_43 .array/port v0x166a620, 43;
v0x166a620_44 .array/port v0x166a620, 44;
v0x166a620_45 .array/port v0x166a620, 45;
v0x166a620_46 .array/port v0x166a620, 46;
E_0x1669d00/11 .event edge, v0x166a620_43, v0x166a620_44, v0x166a620_45, v0x166a620_46;
v0x166a620_47 .array/port v0x166a620, 47;
v0x166a620_48 .array/port v0x166a620, 48;
v0x166a620_49 .array/port v0x166a620, 49;
v0x166a620_50 .array/port v0x166a620, 50;
E_0x1669d00/12 .event edge, v0x166a620_47, v0x166a620_48, v0x166a620_49, v0x166a620_50;
v0x166a620_51 .array/port v0x166a620, 51;
v0x166a620_52 .array/port v0x166a620, 52;
v0x166a620_53 .array/port v0x166a620, 53;
v0x166a620_54 .array/port v0x166a620, 54;
E_0x1669d00/13 .event edge, v0x166a620_51, v0x166a620_52, v0x166a620_53, v0x166a620_54;
v0x166a620_55 .array/port v0x166a620, 55;
v0x166a620_56 .array/port v0x166a620, 56;
v0x166a620_57 .array/port v0x166a620, 57;
v0x166a620_58 .array/port v0x166a620, 58;
E_0x1669d00/14 .event edge, v0x166a620_55, v0x166a620_56, v0x166a620_57, v0x166a620_58;
v0x166a620_59 .array/port v0x166a620, 59;
v0x166a620_60 .array/port v0x166a620, 60;
v0x166a620_61 .array/port v0x166a620, 61;
v0x166a620_62 .array/port v0x166a620, 62;
E_0x1669d00/15 .event edge, v0x166a620_59, v0x166a620_60, v0x166a620_61, v0x166a620_62;
v0x166a620_63 .array/port v0x166a620, 63;
v0x166a620_64 .array/port v0x166a620, 64;
v0x166a620_65 .array/port v0x166a620, 65;
v0x166a620_66 .array/port v0x166a620, 66;
E_0x1669d00/16 .event edge, v0x166a620_63, v0x166a620_64, v0x166a620_65, v0x166a620_66;
v0x166a620_67 .array/port v0x166a620, 67;
v0x166a620_68 .array/port v0x166a620, 68;
v0x166a620_69 .array/port v0x166a620, 69;
v0x166a620_70 .array/port v0x166a620, 70;
E_0x1669d00/17 .event edge, v0x166a620_67, v0x166a620_68, v0x166a620_69, v0x166a620_70;
v0x166a620_71 .array/port v0x166a620, 71;
v0x166a620_72 .array/port v0x166a620, 72;
v0x166a620_73 .array/port v0x166a620, 73;
v0x166a620_74 .array/port v0x166a620, 74;
E_0x1669d00/18 .event edge, v0x166a620_71, v0x166a620_72, v0x166a620_73, v0x166a620_74;
v0x166a620_75 .array/port v0x166a620, 75;
v0x166a620_76 .array/port v0x166a620, 76;
v0x166a620_77 .array/port v0x166a620, 77;
v0x166a620_78 .array/port v0x166a620, 78;
E_0x1669d00/19 .event edge, v0x166a620_75, v0x166a620_76, v0x166a620_77, v0x166a620_78;
v0x166a620_79 .array/port v0x166a620, 79;
v0x166a620_80 .array/port v0x166a620, 80;
v0x166a620_81 .array/port v0x166a620, 81;
v0x166a620_82 .array/port v0x166a620, 82;
E_0x1669d00/20 .event edge, v0x166a620_79, v0x166a620_80, v0x166a620_81, v0x166a620_82;
v0x166a620_83 .array/port v0x166a620, 83;
v0x166a620_84 .array/port v0x166a620, 84;
v0x166a620_85 .array/port v0x166a620, 85;
v0x166a620_86 .array/port v0x166a620, 86;
E_0x1669d00/21 .event edge, v0x166a620_83, v0x166a620_84, v0x166a620_85, v0x166a620_86;
v0x166a620_87 .array/port v0x166a620, 87;
v0x166a620_88 .array/port v0x166a620, 88;
v0x166a620_89 .array/port v0x166a620, 89;
v0x166a620_90 .array/port v0x166a620, 90;
E_0x1669d00/22 .event edge, v0x166a620_87, v0x166a620_88, v0x166a620_89, v0x166a620_90;
v0x166a620_91 .array/port v0x166a620, 91;
v0x166a620_92 .array/port v0x166a620, 92;
v0x166a620_93 .array/port v0x166a620, 93;
v0x166a620_94 .array/port v0x166a620, 94;
E_0x1669d00/23 .event edge, v0x166a620_91, v0x166a620_92, v0x166a620_93, v0x166a620_94;
v0x166a620_95 .array/port v0x166a620, 95;
v0x166a620_96 .array/port v0x166a620, 96;
v0x166a620_97 .array/port v0x166a620, 97;
v0x166a620_98 .array/port v0x166a620, 98;
E_0x1669d00/24 .event edge, v0x166a620_95, v0x166a620_96, v0x166a620_97, v0x166a620_98;
v0x166a620_99 .array/port v0x166a620, 99;
v0x166a620_100 .array/port v0x166a620, 100;
v0x166a620_101 .array/port v0x166a620, 101;
v0x166a620_102 .array/port v0x166a620, 102;
E_0x1669d00/25 .event edge, v0x166a620_99, v0x166a620_100, v0x166a620_101, v0x166a620_102;
v0x166a620_103 .array/port v0x166a620, 103;
v0x166a620_104 .array/port v0x166a620, 104;
v0x166a620_105 .array/port v0x166a620, 105;
v0x166a620_106 .array/port v0x166a620, 106;
E_0x1669d00/26 .event edge, v0x166a620_103, v0x166a620_104, v0x166a620_105, v0x166a620_106;
v0x166a620_107 .array/port v0x166a620, 107;
v0x166a620_108 .array/port v0x166a620, 108;
v0x166a620_109 .array/port v0x166a620, 109;
v0x166a620_110 .array/port v0x166a620, 110;
E_0x1669d00/27 .event edge, v0x166a620_107, v0x166a620_108, v0x166a620_109, v0x166a620_110;
v0x166a620_111 .array/port v0x166a620, 111;
v0x166a620_112 .array/port v0x166a620, 112;
v0x166a620_113 .array/port v0x166a620, 113;
v0x166a620_114 .array/port v0x166a620, 114;
E_0x1669d00/28 .event edge, v0x166a620_111, v0x166a620_112, v0x166a620_113, v0x166a620_114;
v0x166a620_115 .array/port v0x166a620, 115;
v0x166a620_116 .array/port v0x166a620, 116;
v0x166a620_117 .array/port v0x166a620, 117;
v0x166a620_118 .array/port v0x166a620, 118;
E_0x1669d00/29 .event edge, v0x166a620_115, v0x166a620_116, v0x166a620_117, v0x166a620_118;
v0x166a620_119 .array/port v0x166a620, 119;
v0x166a620_120 .array/port v0x166a620, 120;
v0x166a620_121 .array/port v0x166a620, 121;
v0x166a620_122 .array/port v0x166a620, 122;
E_0x1669d00/30 .event edge, v0x166a620_119, v0x166a620_120, v0x166a620_121, v0x166a620_122;
v0x166a620_123 .array/port v0x166a620, 123;
v0x166a620_124 .array/port v0x166a620, 124;
v0x166a620_125 .array/port v0x166a620, 125;
v0x166a620_126 .array/port v0x166a620, 126;
E_0x1669d00/31 .event edge, v0x166a620_123, v0x166a620_124, v0x166a620_125, v0x166a620_126;
v0x166a620_127 .array/port v0x166a620, 127;
v0x166a620_128 .array/port v0x166a620, 128;
v0x166a620_129 .array/port v0x166a620, 129;
v0x166a620_130 .array/port v0x166a620, 130;
E_0x1669d00/32 .event edge, v0x166a620_127, v0x166a620_128, v0x166a620_129, v0x166a620_130;
v0x166a620_131 .array/port v0x166a620, 131;
v0x166a620_132 .array/port v0x166a620, 132;
v0x166a620_133 .array/port v0x166a620, 133;
v0x166a620_134 .array/port v0x166a620, 134;
E_0x1669d00/33 .event edge, v0x166a620_131, v0x166a620_132, v0x166a620_133, v0x166a620_134;
v0x166a620_135 .array/port v0x166a620, 135;
v0x166a620_136 .array/port v0x166a620, 136;
v0x166a620_137 .array/port v0x166a620, 137;
v0x166a620_138 .array/port v0x166a620, 138;
E_0x1669d00/34 .event edge, v0x166a620_135, v0x166a620_136, v0x166a620_137, v0x166a620_138;
v0x166a620_139 .array/port v0x166a620, 139;
v0x166a620_140 .array/port v0x166a620, 140;
v0x166a620_141 .array/port v0x166a620, 141;
v0x166a620_142 .array/port v0x166a620, 142;
E_0x1669d00/35 .event edge, v0x166a620_139, v0x166a620_140, v0x166a620_141, v0x166a620_142;
v0x166a620_143 .array/port v0x166a620, 143;
v0x166a620_144 .array/port v0x166a620, 144;
v0x166a620_145 .array/port v0x166a620, 145;
v0x166a620_146 .array/port v0x166a620, 146;
E_0x1669d00/36 .event edge, v0x166a620_143, v0x166a620_144, v0x166a620_145, v0x166a620_146;
v0x166a620_147 .array/port v0x166a620, 147;
v0x166a620_148 .array/port v0x166a620, 148;
v0x166a620_149 .array/port v0x166a620, 149;
v0x166a620_150 .array/port v0x166a620, 150;
E_0x1669d00/37 .event edge, v0x166a620_147, v0x166a620_148, v0x166a620_149, v0x166a620_150;
v0x166a620_151 .array/port v0x166a620, 151;
v0x166a620_152 .array/port v0x166a620, 152;
v0x166a620_153 .array/port v0x166a620, 153;
v0x166a620_154 .array/port v0x166a620, 154;
E_0x1669d00/38 .event edge, v0x166a620_151, v0x166a620_152, v0x166a620_153, v0x166a620_154;
v0x166a620_155 .array/port v0x166a620, 155;
v0x166a620_156 .array/port v0x166a620, 156;
v0x166a620_157 .array/port v0x166a620, 157;
v0x166a620_158 .array/port v0x166a620, 158;
E_0x1669d00/39 .event edge, v0x166a620_155, v0x166a620_156, v0x166a620_157, v0x166a620_158;
v0x166a620_159 .array/port v0x166a620, 159;
v0x166a620_160 .array/port v0x166a620, 160;
v0x166a620_161 .array/port v0x166a620, 161;
v0x166a620_162 .array/port v0x166a620, 162;
E_0x1669d00/40 .event edge, v0x166a620_159, v0x166a620_160, v0x166a620_161, v0x166a620_162;
v0x166a620_163 .array/port v0x166a620, 163;
v0x166a620_164 .array/port v0x166a620, 164;
v0x166a620_165 .array/port v0x166a620, 165;
v0x166a620_166 .array/port v0x166a620, 166;
E_0x1669d00/41 .event edge, v0x166a620_163, v0x166a620_164, v0x166a620_165, v0x166a620_166;
v0x166a620_167 .array/port v0x166a620, 167;
v0x166a620_168 .array/port v0x166a620, 168;
v0x166a620_169 .array/port v0x166a620, 169;
v0x166a620_170 .array/port v0x166a620, 170;
E_0x1669d00/42 .event edge, v0x166a620_167, v0x166a620_168, v0x166a620_169, v0x166a620_170;
v0x166a620_171 .array/port v0x166a620, 171;
v0x166a620_172 .array/port v0x166a620, 172;
v0x166a620_173 .array/port v0x166a620, 173;
v0x166a620_174 .array/port v0x166a620, 174;
E_0x1669d00/43 .event edge, v0x166a620_171, v0x166a620_172, v0x166a620_173, v0x166a620_174;
v0x166a620_175 .array/port v0x166a620, 175;
v0x166a620_176 .array/port v0x166a620, 176;
v0x166a620_177 .array/port v0x166a620, 177;
v0x166a620_178 .array/port v0x166a620, 178;
E_0x1669d00/44 .event edge, v0x166a620_175, v0x166a620_176, v0x166a620_177, v0x166a620_178;
v0x166a620_179 .array/port v0x166a620, 179;
v0x166a620_180 .array/port v0x166a620, 180;
v0x166a620_181 .array/port v0x166a620, 181;
v0x166a620_182 .array/port v0x166a620, 182;
E_0x1669d00/45 .event edge, v0x166a620_179, v0x166a620_180, v0x166a620_181, v0x166a620_182;
v0x166a620_183 .array/port v0x166a620, 183;
v0x166a620_184 .array/port v0x166a620, 184;
v0x166a620_185 .array/port v0x166a620, 185;
v0x166a620_186 .array/port v0x166a620, 186;
E_0x1669d00/46 .event edge, v0x166a620_183, v0x166a620_184, v0x166a620_185, v0x166a620_186;
v0x166a620_187 .array/port v0x166a620, 187;
v0x166a620_188 .array/port v0x166a620, 188;
v0x166a620_189 .array/port v0x166a620, 189;
v0x166a620_190 .array/port v0x166a620, 190;
E_0x1669d00/47 .event edge, v0x166a620_187, v0x166a620_188, v0x166a620_189, v0x166a620_190;
v0x166a620_191 .array/port v0x166a620, 191;
v0x166a620_192 .array/port v0x166a620, 192;
v0x166a620_193 .array/port v0x166a620, 193;
v0x166a620_194 .array/port v0x166a620, 194;
E_0x1669d00/48 .event edge, v0x166a620_191, v0x166a620_192, v0x166a620_193, v0x166a620_194;
v0x166a620_195 .array/port v0x166a620, 195;
v0x166a620_196 .array/port v0x166a620, 196;
v0x166a620_197 .array/port v0x166a620, 197;
v0x166a620_198 .array/port v0x166a620, 198;
E_0x1669d00/49 .event edge, v0x166a620_195, v0x166a620_196, v0x166a620_197, v0x166a620_198;
v0x166a620_199 .array/port v0x166a620, 199;
v0x166a620_200 .array/port v0x166a620, 200;
v0x166a620_201 .array/port v0x166a620, 201;
v0x166a620_202 .array/port v0x166a620, 202;
E_0x1669d00/50 .event edge, v0x166a620_199, v0x166a620_200, v0x166a620_201, v0x166a620_202;
v0x166a620_203 .array/port v0x166a620, 203;
v0x166a620_204 .array/port v0x166a620, 204;
v0x166a620_205 .array/port v0x166a620, 205;
v0x166a620_206 .array/port v0x166a620, 206;
E_0x1669d00/51 .event edge, v0x166a620_203, v0x166a620_204, v0x166a620_205, v0x166a620_206;
v0x166a620_207 .array/port v0x166a620, 207;
v0x166a620_208 .array/port v0x166a620, 208;
v0x166a620_209 .array/port v0x166a620, 209;
v0x166a620_210 .array/port v0x166a620, 210;
E_0x1669d00/52 .event edge, v0x166a620_207, v0x166a620_208, v0x166a620_209, v0x166a620_210;
v0x166a620_211 .array/port v0x166a620, 211;
v0x166a620_212 .array/port v0x166a620, 212;
v0x166a620_213 .array/port v0x166a620, 213;
v0x166a620_214 .array/port v0x166a620, 214;
E_0x1669d00/53 .event edge, v0x166a620_211, v0x166a620_212, v0x166a620_213, v0x166a620_214;
v0x166a620_215 .array/port v0x166a620, 215;
v0x166a620_216 .array/port v0x166a620, 216;
v0x166a620_217 .array/port v0x166a620, 217;
v0x166a620_218 .array/port v0x166a620, 218;
E_0x1669d00/54 .event edge, v0x166a620_215, v0x166a620_216, v0x166a620_217, v0x166a620_218;
v0x166a620_219 .array/port v0x166a620, 219;
v0x166a620_220 .array/port v0x166a620, 220;
v0x166a620_221 .array/port v0x166a620, 221;
v0x166a620_222 .array/port v0x166a620, 222;
E_0x1669d00/55 .event edge, v0x166a620_219, v0x166a620_220, v0x166a620_221, v0x166a620_222;
v0x166a620_223 .array/port v0x166a620, 223;
v0x166a620_224 .array/port v0x166a620, 224;
v0x166a620_225 .array/port v0x166a620, 225;
v0x166a620_226 .array/port v0x166a620, 226;
E_0x1669d00/56 .event edge, v0x166a620_223, v0x166a620_224, v0x166a620_225, v0x166a620_226;
v0x166a620_227 .array/port v0x166a620, 227;
v0x166a620_228 .array/port v0x166a620, 228;
v0x166a620_229 .array/port v0x166a620, 229;
v0x166a620_230 .array/port v0x166a620, 230;
E_0x1669d00/57 .event edge, v0x166a620_227, v0x166a620_228, v0x166a620_229, v0x166a620_230;
v0x166a620_231 .array/port v0x166a620, 231;
v0x166a620_232 .array/port v0x166a620, 232;
v0x166a620_233 .array/port v0x166a620, 233;
v0x166a620_234 .array/port v0x166a620, 234;
E_0x1669d00/58 .event edge, v0x166a620_231, v0x166a620_232, v0x166a620_233, v0x166a620_234;
v0x166a620_235 .array/port v0x166a620, 235;
v0x166a620_236 .array/port v0x166a620, 236;
v0x166a620_237 .array/port v0x166a620, 237;
v0x166a620_238 .array/port v0x166a620, 238;
E_0x1669d00/59 .event edge, v0x166a620_235, v0x166a620_236, v0x166a620_237, v0x166a620_238;
v0x166a620_239 .array/port v0x166a620, 239;
v0x166a620_240 .array/port v0x166a620, 240;
v0x166a620_241 .array/port v0x166a620, 241;
v0x166a620_242 .array/port v0x166a620, 242;
E_0x1669d00/60 .event edge, v0x166a620_239, v0x166a620_240, v0x166a620_241, v0x166a620_242;
v0x166a620_243 .array/port v0x166a620, 243;
v0x166a620_244 .array/port v0x166a620, 244;
v0x166a620_245 .array/port v0x166a620, 245;
v0x166a620_246 .array/port v0x166a620, 246;
E_0x1669d00/61 .event edge, v0x166a620_243, v0x166a620_244, v0x166a620_245, v0x166a620_246;
v0x166a620_247 .array/port v0x166a620, 247;
v0x166a620_248 .array/port v0x166a620, 248;
v0x166a620_249 .array/port v0x166a620, 249;
v0x166a620_250 .array/port v0x166a620, 250;
E_0x1669d00/62 .event edge, v0x166a620_247, v0x166a620_248, v0x166a620_249, v0x166a620_250;
v0x166a620_251 .array/port v0x166a620, 251;
v0x166a620_252 .array/port v0x166a620, 252;
v0x166a620_253 .array/port v0x166a620, 253;
v0x166a620_254 .array/port v0x166a620, 254;
E_0x1669d00/63 .event edge, v0x166a620_251, v0x166a620_252, v0x166a620_253, v0x166a620_254;
v0x166a620_255 .array/port v0x166a620, 255;
v0x166a620_256 .array/port v0x166a620, 256;
E_0x1669d00/64 .event edge, v0x166a620_255, v0x166a620_256;
E_0x1669d00 .event/or E_0x1669d00/0, E_0x1669d00/1, E_0x1669d00/2, E_0x1669d00/3, E_0x1669d00/4, E_0x1669d00/5, E_0x1669d00/6, E_0x1669d00/7, E_0x1669d00/8, E_0x1669d00/9, E_0x1669d00/10, E_0x1669d00/11, E_0x1669d00/12, E_0x1669d00/13, E_0x1669d00/14, E_0x1669d00/15, E_0x1669d00/16, E_0x1669d00/17, E_0x1669d00/18, E_0x1669d00/19, E_0x1669d00/20, E_0x1669d00/21, E_0x1669d00/22, E_0x1669d00/23, E_0x1669d00/24, E_0x1669d00/25, E_0x1669d00/26, E_0x1669d00/27, E_0x1669d00/28, E_0x1669d00/29, E_0x1669d00/30, E_0x1669d00/31, E_0x1669d00/32, E_0x1669d00/33, E_0x1669d00/34, E_0x1669d00/35, E_0x1669d00/36, E_0x1669d00/37, E_0x1669d00/38, E_0x1669d00/39, E_0x1669d00/40, E_0x1669d00/41, E_0x1669d00/42, E_0x1669d00/43, E_0x1669d00/44, E_0x1669d00/45, E_0x1669d00/46, E_0x1669d00/47, E_0x1669d00/48, E_0x1669d00/49, E_0x1669d00/50, E_0x1669d00/51, E_0x1669d00/52, E_0x1669d00/53, E_0x1669d00/54, E_0x1669d00/55, E_0x1669d00/56, E_0x1669d00/57, E_0x1669d00/58, E_0x1669d00/59, E_0x1669d00/60, E_0x1669d00/61, E_0x1669d00/62, E_0x1669d00/63, E_0x1669d00/64;
S_0x166d0a0 .scope module, "j" "jump" 5 151, 2 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x166dad0_0 .net "PC", 31 0, v0x166d880_0;  alias, 1 drivers
v0x166dbb0_0 .net "PCCon", 31 0, v0x1673070_0;  alias, 1 drivers
v0x166dc80_0 .var "PCHigh", 3 0;
v0x166dd50_0 .var "PCLow", 27 0;
v0x166de30_0 .var "PCNew", 31 0;
v0x166df40_0 .net "PCPlus4", 31 0, v0x1668fa0_0;  alias, 1 drivers
v0x166e030_0 .net "instr", 31 0, v0x1668ed0_0;  alias, 1 drivers
v0x166e140_0 .net "jump", 0 0, v0x1662ad0_0;  alias, 1 drivers
E_0x166d320 .event edge, v0x1665c00_0, v0x1663370_0, v0x166dd50_0, v0x166dc80_0;
S_0x166d390 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x166d0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x166d6a0_0 .net "in1", 31 0, v0x1673070_0;  alias, 1 drivers
v0x166d7a0_0 .net "in2", 31 0, v0x166de30_0;  1 drivers
v0x166d880_0 .var "out", 31 0;
v0x166d970_0 .net "select", 0 0, v0x1662ad0_0;  alias, 1 drivers
E_0x166d620 .event edge, v0x1662ad0_0, v0x166d6a0_0, v0x166d7a0_0;
S_0x166e2d0 .scope module, "mem_reg" "mem_reg" 5 285, 15 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /INPUT 32 "pcplus4e"
    .port_info 8 /INPUT 1 "jumplinke"
    .port_info 9 /OUTPUT 1 "regwrite"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "memwrite"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /OUTPUT 5 "writereg"
    .port_info 15 /OUTPUT 32 "pcplus4"
    .port_info 16 /OUTPUT 1 "jumplink"
v0x166e6d0_0 .var "aluout", 31 0;
v0x166e7b0_0 .net "aluoute", 31 0, v0x1662050_0;  alias, 1 drivers
v0x166e850_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x166e8f0_0 .var "jumplink", 0 0;
v0x166e990_0 .net "jumplinke", 0 0, v0x16656b0_0;  alias, 1 drivers
v0x166ea80_0 .var "memtoreg", 0 0;
v0x166eb50_0 .net "memtorege", 0 0, v0x1665880_0;  alias, 1 drivers
v0x166ec40_0 .var "memwrite", 0 0;
v0x166ece0_0 .net "memwritee", 0 0, v0x16659f0_0;  alias, 1 drivers
v0x166ee40_0 .var "pcplus4", 31 0;
v0x166eee0_0 .net "pcplus4e", 31 0, v0x1665b60_0;  alias, 1 drivers
v0x166efb0_0 .var "regwrite", 0 0;
v0x166f080_0 .net "regwritee", 0 0, v0x1666480_0;  alias, 1 drivers
v0x166f120_0 .var "writedata", 31 0;
v0x166f1c0_0 .net "writedatae", 31 0, v0x1671450_0;  alias, 1 drivers
v0x166f260_0 .var "writereg", 4 0;
v0x166f330_0 .net "writerege", 4 0, v0x16703f0_0;  alias, 1 drivers
S_0x166f6f0 .scope module, "multi" "idmultipurpose" 5 220, 6 13 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "PCBranchD"
v0x166f930_0 .var "PCBranchD", 31 0;
v0x166fa30_0 .net "PCPlus4D", 31 0, v0x1668fa0_0;  alias, 1 drivers
v0x166faf0_0 .net "inst_low_16", 15 0, L_0x167ccf0;  1 drivers
v0x166fbe0_0 .var "left_shift", 31 0;
v0x166fcc0_0 .var "temp", 31 0;
E_0x166f8c0 .event edge, v0x166faf0_0, v0x166fcc0_0, v0x166fbe0_0, v0x1665c00_0;
S_0x166fe70 .scope module, "mux_ex1" "threemux5" 5 259, 3 45 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 5 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 5 "out"
v0x1670130_0 .net "in1", 4 0, v0x1666790_0;  alias, 1 drivers
v0x1670260_0 .net "in2", 4 0, v0x1665ce0_0;  alias, 1 drivers
v0x1670320_0 .net "in3", 4 0, v0x167bf20_0;  1 drivers
v0x16703f0_0 .var "out", 4 0;
v0x1670500_0 .net "select", 1 0, v0x16662b0_0;  alias, 1 drivers
E_0x16700c0 .event edge, v0x16662b0_0, v0x1666790_0, v0x1665ce0_0, v0x1670320_0;
S_0x1670690 .scope module, "mux_ex2" "threemux" 5 264, 3 59 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x1670970_0 .net "in1", 31 0, v0x1665dc0_0;  alias, 1 drivers
v0x1670a80_0 .net "in2", 31 0, v0x1673e40_0;  alias, 1 drivers
v0x1670b40_0 .net "in3", 31 0, v0x166e6d0_0;  alias, 1 drivers
v0x1670c60_0 .var "out", 31 0;
v0x1670d20_0 .net "select", 1 0, v0x16676b0_0;  alias, 1 drivers
E_0x16708e0 .event edge, v0x16676b0_0, v0x1665dc0_0, v0x1670a80_0, v0x1664290_0;
S_0x1670ec0 .scope module, "mux_ex3" "threemux" 5 269, 3 59 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x16711a0_0 .net "in1", 31 0, v0x1666010_0;  alias, 1 drivers
v0x16712b0_0 .net "in2", 31 0, v0x1673e40_0;  alias, 1 drivers
v0x1671380_0 .net "in3", 31 0, v0x166e6d0_0;  alias, 1 drivers
v0x1671450_0 .var "out", 31 0;
v0x1671520_0 .net "select", 1 0, v0x1667860_0;  alias, 1 drivers
E_0x1671110 .event edge, v0x1667860_0, v0x1666010_0, v0x1670a80_0, v0x1664290_0;
S_0x16716c0 .scope module, "mux_ex4" "mux" 5 274, 3 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1671980_0 .net "in1", 31 0, v0x1671450_0;  alias, 1 drivers
v0x1671ab0_0 .net "in2", 31 0, v0x1666950_0;  alias, 1 drivers
v0x1671b70_0 .var "out", 31 0;
v0x1671c70_0 .net "select", 0 0, v0x1665290_0;  alias, 1 drivers
E_0x1671900 .event edge, v0x1665290_0, v0x166f1c0_0, v0x1666950_0;
S_0x1671d90 .scope module, "mux_id1" "mux" 5 212, 3 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x16720d0_0 .net "in1", 31 0, L_0x1669720;  alias, 1 drivers
v0x16721e0_0 .net "in2", 31 0, v0x166e6d0_0;  alias, 1 drivers
v0x1672330_0 .var "out", 31 0;
v0x16723f0_0 .net "select", 0 0, v0x16675e0_0;  alias, 1 drivers
E_0x1672070 .event edge, v0x16675e0_0, v0x1665f70_0, v0x1664290_0;
S_0x1672550 .scope module, "mux_id2" "mux" 5 216, 3 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x16727c0_0 .net "in1", 31 0, L_0x167c9d0;  alias, 1 drivers
v0x16728d0_0 .net "in2", 31 0, v0x166e6d0_0;  alias, 1 drivers
v0x1672970_0 .var "out", 31 0;
v0x1672a60_0 .net "select", 0 0, v0x1667750_0;  alias, 1 drivers
E_0x1672740 .event edge, v0x1667750_0, v0x16660f0_0, v0x1664290_0;
S_0x1672bc0 .scope module, "mux_if" "mux_ini" 5 159, 3 25 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1672e80_0 .net "in1", 31 0, v0x1661b70_0;  alias, 1 drivers
v0x1672fb0_0 .net "in2", 31 0, v0x166f930_0;  alias, 1 drivers
v0x1673070_0 .var "out", 31 0;
v0x1673190_0 .net "select", 0 0, L_0x167c3d0;  1 drivers
E_0x1672e00 .event edge, v0x1673190_0, v0x1661b70_0, v0x166f930_0;
S_0x16732b0 .scope module, "mux_wb" "mux" 5 329, 3 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1673570_0 .net "in1", 31 0, v0x16768d0_0;  alias, 1 drivers
v0x1673670_0 .net "in2", 31 0, v0x16770b0_0;  alias, 1 drivers
v0x1673750_0 .var "out", 31 0;
v0x1673840_0 .net "select", 0 0, v0x1676cf0_0;  alias, 1 drivers
E_0x16734f0 .event edge, v0x1673840_0, v0x1673570_0, v0x1673670_0;
S_0x16739b0 .scope module, "mux_wb2" "mux" 5 333, 3 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1673c70_0 .net "in1", 31 0, v0x1673750_0;  alias, 1 drivers
v0x1673d80_0 .net "in2", 31 0, v0x1676eb0_0;  alias, 1 drivers
v0x1673e40_0 .var "out", 31 0;
v0x1673f60_0 .net "select", 0 0, v0x1676b30_0;  alias, 1 drivers
E_0x1673bf0 .event edge, v0x1673f60_0, v0x1673750_0, v0x1673d80_0;
S_0x16740a0 .scope module, "muxnew" "mux" 5 153, 3 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1674360_0 .net "in1", 31 0, v0x166d880_0;  alias, 1 drivers
v0x1674490_0 .net "in2", 31 0, L_0x1669720;  alias, 1 drivers
v0x16745a0_0 .var "out", 31 0;
v0x1674640_0 .net "select", 0 0, v0x1662ca0_0;  alias, 1 drivers
E_0x16742e0 .event edge, v0x1662ca0_0, v0x166d880_0, v0x1665f70_0;
S_0x1674780 .scope module, "registers" "registers" 5 201, 16 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "JumpReg"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
    .port_info 9 /OUTPUT 32 "sys_call_reg"
    .port_info 10 /OUTPUT 32 "std_out_address"
L_0x1669720 .functor BUFZ 32, v0x1674ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x167c9d0 .functor BUFZ 32, v0x1674f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1675570_2 .array/port v0x1675570, 2;
L_0x167cad0 .functor BUFZ 32, v0x1675570_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1674d10_0 .net "JumpReg", 0 0, v0x1662ca0_0;  alias, 1 drivers
v0x1674e20_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x1674ee0_0 .var "data1", 31 0;
v0x1674f80_0 .var "data2", 31 0;
v0x1675060_0 .net "read_data_1", 31 0, L_0x1669720;  alias, 1 drivers
v0x1675170_0 .net "read_data_2", 31 0, L_0x167c9d0;  alias, 1 drivers
v0x1675280_0 .net "read_reg_1", 4 0, L_0x167cbb0;  1 drivers
v0x1675360_0 .net "read_reg_2", 4 0, L_0x167cc50;  1 drivers
v0x1675440_0 .net "reg_write", 0 0, v0x1677250_0;  alias, 1 drivers
v0x1675570 .array "register_file", 0 31, 31 0;
v0x1675b20_0 .net "std_out_address", 31 0, v0x1675570_4;  alias, 1 drivers
v0x1675be0_0 .net "sys_call_reg", 31 0, L_0x167cad0;  alias, 1 drivers
v0x1675c80_0 .net "write_data", 31 0, v0x1673e40_0;  alias, 1 drivers
v0x1675d20_0 .net "write_reg", 4 0, v0x16773e0_0;  alias, 1 drivers
E_0x1674ac0/0 .event edge, v0x1668450_0, v0x1675280_0, v0x1670a80_0, v0x1675360_0;
v0x1675570_0 .array/port v0x1675570, 0;
v0x1675570_1 .array/port v0x1675570, 1;
v0x1675570_3 .array/port v0x1675570, 3;
E_0x1674ac0/1 .event edge, v0x1675570_0, v0x1675570_1, v0x1675570_2, v0x1675570_3;
v0x1675570_5 .array/port v0x1675570, 5;
v0x1675570_6 .array/port v0x1675570, 6;
v0x1675570_7 .array/port v0x1675570, 7;
E_0x1674ac0/2 .event edge, v0x1675570_4, v0x1675570_5, v0x1675570_6, v0x1675570_7;
v0x1675570_8 .array/port v0x1675570, 8;
v0x1675570_9 .array/port v0x1675570, 9;
v0x1675570_10 .array/port v0x1675570, 10;
v0x1675570_11 .array/port v0x1675570, 11;
E_0x1674ac0/3 .event edge, v0x1675570_8, v0x1675570_9, v0x1675570_10, v0x1675570_11;
v0x1675570_12 .array/port v0x1675570, 12;
v0x1675570_13 .array/port v0x1675570, 13;
v0x1675570_14 .array/port v0x1675570, 14;
v0x1675570_15 .array/port v0x1675570, 15;
E_0x1674ac0/4 .event edge, v0x1675570_12, v0x1675570_13, v0x1675570_14, v0x1675570_15;
v0x1675570_16 .array/port v0x1675570, 16;
v0x1675570_17 .array/port v0x1675570, 17;
v0x1675570_18 .array/port v0x1675570, 18;
v0x1675570_19 .array/port v0x1675570, 19;
E_0x1674ac0/5 .event edge, v0x1675570_16, v0x1675570_17, v0x1675570_18, v0x1675570_19;
v0x1675570_20 .array/port v0x1675570, 20;
v0x1675570_21 .array/port v0x1675570, 21;
v0x1675570_22 .array/port v0x1675570, 22;
v0x1675570_23 .array/port v0x1675570, 23;
E_0x1674ac0/6 .event edge, v0x1675570_20, v0x1675570_21, v0x1675570_22, v0x1675570_23;
v0x1675570_24 .array/port v0x1675570, 24;
v0x1675570_25 .array/port v0x1675570, 25;
v0x1675570_26 .array/port v0x1675570, 26;
v0x1675570_27 .array/port v0x1675570, 27;
E_0x1674ac0/7 .event edge, v0x1675570_24, v0x1675570_25, v0x1675570_26, v0x1675570_27;
v0x1675570_28 .array/port v0x1675570, 28;
v0x1675570_29 .array/port v0x1675570, 29;
v0x1675570_30 .array/port v0x1675570, 30;
v0x1675570_31 .array/port v0x1675570, 31;
E_0x1674ac0/8 .event edge, v0x1675570_28, v0x1675570_29, v0x1675570_30, v0x1675570_31;
E_0x1674ac0 .event/or E_0x1674ac0/0, E_0x1674ac0/1, E_0x1674ac0/2, E_0x1674ac0/3, E_0x1674ac0/4, E_0x1674ac0/5, E_0x1674ac0/6, E_0x1674ac0/7, E_0x1674ac0/8;
E_0x1674c50 .event negedge, v0x16631d0_0;
E_0x1674cb0 .event posedge, v0x1662ca0_0;
S_0x1675fb0 .scope module, "smd" "SignImmD" 5 223, 6 6 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "SignImmD"
v0x1676210_0 .var "SignImmD", 31 0;
v0x1676320_0 .net "instr", 31 0, v0x1668ed0_0;  alias, 1 drivers
v0x16763c0_0 .net "temp", 15 0, L_0x167cd90;  1 drivers
E_0x1676190 .event edge, v0x1663370_0, v0x16763c0_0;
L_0x167cd90 .part v0x1668ed0_0, 0, 16;
S_0x1676510 .scope module, "wb" "wb_reg" 5 314, 17 1 0, S_0x1661570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /INPUT 32 "pcplus4m"
    .port_info 7 /INPUT 1 "jumplinkm"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 32 "rd"
    .port_info 11 /OUTPUT 32 "aluout"
    .port_info 12 /OUTPUT 5 "writereg"
    .port_info 13 /OUTPUT 32 "pcplus4"
    .port_info 14 /OUTPUT 1 "jumplink"
v0x16768d0_0 .var "aluout", 31 0;
v0x16769c0_0 .net "aluoutm", 31 0, v0x166e6d0_0;  alias, 1 drivers
v0x1676a60_0 .net "clk", 0 0, v0x167bfc0_0;  alias, 1 drivers
v0x1676b30_0 .var "jumplink", 0 0;
v0x1676c00_0 .net "jumplinkm", 0 0, v0x166e8f0_0;  alias, 1 drivers
v0x1676cf0_0 .var "memtoreg", 0 0;
v0x1676dc0_0 .net "memtoregm", 0 0, v0x166ea80_0;  alias, 1 drivers
v0x1676eb0_0 .var "pcplus4", 31 0;
v0x1676f50_0 .net "pcplus4m", 31 0, v0x166ee40_0;  alias, 1 drivers
v0x16770b0_0 .var "rd", 31 0;
v0x1677180_0 .net "rdm", 31 0, L_0x168d1b0;  alias, 1 drivers
v0x1677250_0 .var "regwrite", 0 0;
v0x16772f0_0 .net "regwritem", 0 0, v0x166efb0_0;  alias, 1 drivers
v0x16773e0_0 .var "writereg", 4 0;
v0x16774d0_0 .net "writeregm", 4 0, v0x166f260_0;  alias, 1 drivers
    .scope S_0x158fac0;
T_0 ;
    %wait E_0x15b8a30;
    %load/vec4 v0x1660370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x16387e0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x16601a0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x1660280_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1604240;
T_1 ;
    %wait E_0x1640820;
    %load/vec4 v0x1660950_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1660690_0, 0, 4;
    %load/vec4 v0x1660a10_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x1660760_0, 0, 28;
    %load/vec4 v0x1660760_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1660760_0, 0, 28;
    %load/vec4 v0x1660690_0;
    %load/vec4 v0x1660760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1660840_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x160f4b0;
T_2 ;
    %pushi/vec4 202375176, 0, 32;
    %store/vec4 v0x1660f50_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x160f4b0;
T_3 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x1660eb0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x160f4b0;
T_4 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x1660da0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x160f4b0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1660ff0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x160f4b0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x1632f80;
T_7 ;
    %wait E_0x1661130;
    %load/vec4 v0x1661430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x1661190_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x1661290_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x1661370_0, 0, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x166d390;
T_8 ;
    %wait E_0x166d620;
    %load/vec4 v0x166d970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x166d6a0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x166d7a0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x166d880_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x166d0a0;
T_9 ;
    %wait E_0x166d320;
    %load/vec4 v0x166df40_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x166dc80_0, 0, 4;
    %load/vec4 v0x166e030_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x166dd50_0, 0, 28;
    %load/vec4 v0x166dd50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x166dd50_0, 0, 28;
    %load/vec4 v0x166dc80_0;
    %load/vec4 v0x166dd50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x166de30_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x16740a0;
T_10 ;
    %wait E_0x16742e0;
    %load/vec4 v0x1674640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x1674360_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x1674490_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x16745a0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1672bc0;
T_11 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x1673070_0, 0;
    %end;
    .thread T_11;
    .scope S_0x1672bc0;
T_12 ;
    %wait E_0x1672e00;
    %load/vec4 v0x1673190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x1672e80_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x1672fb0_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x1673070_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x16693f0;
T_13 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x1669890_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x16693f0;
T_14 ;
    %wait E_0x1663c80;
    %load/vec4 v0x1669990_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x16697b0_0;
    %assign/vec4 v0x1669890_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1669ad0;
T_15 ;
    %vpi_call 14 11 "$readmemh", "hello.v", v0x166a620 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x1669ad0;
T_16 ;
    %wait E_0x1669d00;
    %load/vec4 v0x166ce70_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x166a620, 4;
    %store/vec4 v0x166cf60_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x16617a0;
T_17 ;
    %wait E_0x16619f0;
    %load/vec4 v0x1661a70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1661b70_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1668b60;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1668ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1668fa0_0, 0;
    %end;
    .thread T_18;
    .scope S_0x1668b60;
T_19 ;
    %wait E_0x1663c80;
    %vpi_call 12 17 "$display", $time, " id posedgewrite " {0 0 0};
    %load/vec4 v0x1669220_0;
    %nor/r;
    %load/vec4 v0x1668e30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1669160_0;
    %assign/vec4 v0x1668ed0_0, 0;
    %load/vec4 v0x1669070_0;
    %assign/vec4 v0x1668fa0_0, 0;
T_19.0 ;
    %load/vec4 v0x1668e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1668ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1668fa0_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x16623b0;
T_20 ;
    %wait E_0x16627e0;
    %vpi_call 8 20 "$display", $time, "control display instrD = %x", v0x1663370_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x16623b0;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ca0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x16623b0;
T_22 ;
    %wait E_0x1662770;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ca0_0, 0, 1;
    %vpi_call 8 53 "$display", $time, "control module: instruction being decoded: %x", v0x1663370_0 {0 0 0};
    %load/vec4 v0x1663450_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %vpi_call 8 198 "$display", "%b: That's not a supported instruction!", v0x1663450_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.0 ;
    %vpi_call 8 56 "$display", "%b: ADDI", v0x1663450_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.1 ;
    %vpi_call 8 63 "$display", "%b: ORI", v0x1663450_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662b90_0, 0, 1;
    %jmp T_22.13;
T_22.2 ;
    %vpi_call 8 71 "$display", "%b: LW", v0x1663450_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662e20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.3 ;
    %vpi_call 8 80 "$display", "%b: SW", v0x1663450_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.4 ;
    %vpi_call 8 87 "$display", "%b: BEQ", v0x1663450_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662a00_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.5 ;
    %vpi_call 8 93 "$display", "%b: BNE", v0x1663450_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662a00_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.6 ;
    %vpi_call 8 99 "$display", "%b: J", v0x1663450_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.7 ;
    %vpi_call 8 103 "$display", "%b: JAL", v0x1663450_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662b90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %jmp T_22.13;
T_22.8 ;
    %vpi_call 8 111 "$display", "%b: ADDIU", v0x1663450_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.9 ;
    %vpi_call 8 118 "$display", "%b: SLTIU", v0x1663450_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.10 ;
    %vpi_call 8 125 "$display", "%b: LUI", v0x1663450_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.13;
T_22.11 ;
    %vpi_call 8 132 "$display", "Special instruction detected: %x", v0x1663370_0 {0 0 0};
    %vpi_call 8 133 "$display", "%b: SPECIAL", v0x1663450_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %load/vec4 v0x1663290_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %vpi_call 8 192 "$display", "funct: %b: That's not a supported funct!", v0x1663290_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.23;
T_22.14 ;
    %vpi_call 8 137 "$display", "funct: %b: ADD", v0x1663290_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %jmp T_22.23;
T_22.15 ;
    %vpi_call 8 144 "$display", "%b: ADDU", v0x1663290_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %jmp T_22.23;
T_22.16 ;
    %vpi_call 8 150 "$display", "funct: %b: SUB", v0x1663290_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %jmp T_22.23;
T_22.17 ;
    %vpi_call 8 156 "$display", "funct: %b: AND", v0x1663290_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %jmp T_22.23;
T_22.18 ;
    %vpi_call 8 162 "$display", "funct: %b: OR", v0x1663290_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %jmp T_22.23;
T_22.19 ;
    %vpi_call 8 168 "$display", "funct: %b: SLT", v0x1663290_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1663030_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1662920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1663110_0, 0, 1;
    %jmp T_22.23;
T_22.20 ;
    %vpi_call 8 174 "$display", "funct: %b: JR", v0x1663290_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1662ca0_0, 0, 1;
    %jmp T_22.23;
T_22.21 ;
    %load/vec4 v0x1663610_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %vpi_call 8 185 "$display", "vreg = %x, Syscall, but not a supported one!", v0x1663610_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1662ad0_0, 0, 1;
    %jmp T_22.27;
T_22.24 ;
    %vpi_call 8 179 "$display", "syscall puts %s", v0x1663530_0 {0 0 0};
    %jmp T_22.27;
T_22.25 ;
    %vpi_call 8 181 "$display", "syscall exit" {0 0 0};
    %vpi_call 8 182 "$finish" {0 0 0};
    %jmp T_22.27;
T_22.27 ;
    %pop/vec4 1;
    %jmp T_22.23;
T_22.23 ;
    %pop/vec4 1;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1674780;
T_23 ;
    %wait E_0x1674cb0;
    %load/vec4 v0x1675280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1675570, 4;
    %store/vec4 v0x1674ee0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1674780;
T_24 ;
    %vpi_call 16 26 "$monitor", $time, "read_data_1 = %x, read_data_2 = %x write_data = %x", v0x1675060_0, v0x1675170_0, v0x1675c80_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1675570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1674ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1674f80_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x1674780;
T_25 ;
    %wait E_0x16627e0;
    %vpi_call 16 34 "$display", $time, "$at : %x, $v0: %x, $ra: %x $sp :%x $s8: %x $zero : %x", &A<v0x1675570, 1>, &A<v0x1675570, 2>, &A<v0x1675570, 31>, &A<v0x1675570, 29>, &A<v0x1675570, 30>, &A<v0x1675570, 0> {0 0 0};
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1674780;
T_26 ;
    %wait E_0x1674c50;
    %vpi_call 16 39 "$display", $time, "posedge write: write_data = %x write_reg = %x reg_write = %x", v0x1675c80_0, v0x1675d20_0, v0x1675440_0 {0 0 0};
    %load/vec4 v0x1675440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1675c80_0;
    %load/vec4 v0x1675d20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1675570, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1674780;
T_27 ;
    %wait E_0x1674ac0;
    %load/vec4 v0x1675d20_0;
    %load/vec4 v0x1675280_0;
    %cmp/e;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x1675c80_0;
    %assign/vec4 v0x1674ee0_0, 0;
    %load/vec4 v0x1675360_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1675570, 4;
    %assign/vec4 v0x1674f80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1675d20_0;
    %load/vec4 v0x1675360_0;
    %cmp/e;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x1675280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1675570, 4;
    %assign/vec4 v0x1674ee0_0, 0;
    %load/vec4 v0x1675c80_0;
    %assign/vec4 v0x1674f80_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x1675280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1675570, 4;
    %assign/vec4 v0x1674ee0_0, 0;
    %load/vec4 v0x1675360_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1675570, 4;
    %assign/vec4 v0x1674f80_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1671d90;
T_28 ;
    %wait E_0x1672070;
    %load/vec4 v0x16723f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x16720d0_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x16721e0_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x1672330_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1672550;
T_29 ;
    %wait E_0x1672740;
    %load/vec4 v0x1672a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x16727c0_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x16728d0_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1672970_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x166f6f0;
T_30 ;
    %wait E_0x166f8c0;
    %load/vec4 v0x166faf0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x166faf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x166fcc0_0, 0;
    %load/vec4 v0x166fcc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x166fbe0_0, 0;
    %load/vec4 v0x166fbe0_0;
    %load/vec4 v0x166fa30_0;
    %add;
    %assign/vec4 v0x166f930_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1675fb0;
T_31 ;
    %wait E_0x1676190;
    %load/vec4 v0x1676320_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x16763c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1676210_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1664b20;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1665dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1666010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1666950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1666480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1665880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16659f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1665290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x16662b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x16650e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x16665f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1666790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1665ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1665b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16656b0_0, 0;
    %end;
    .thread T_32;
    .scope S_0x1664b20;
T_33 ;
    %wait E_0x1663c80;
    %load/vec4 v0x1665610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1666520_0;
    %assign/vec4 v0x1666480_0, 0;
    %load/vec4 v0x1665920_0;
    %assign/vec4 v0x1665880_0, 0;
    %load/vec4 v0x1665a90_0;
    %assign/vec4 v0x16659f0_0, 0;
    %load/vec4 v0x1665360_0;
    %assign/vec4 v0x1665290_0, 0;
    %load/vec4 v0x1666390_0;
    %assign/vec4 v0x16662b0_0, 0;
    %load/vec4 v0x16651c0_0;
    %assign/vec4 v0x16650e0_0, 0;
    %load/vec4 v0x1665f70_0;
    %assign/vec4 v0x1665dc0_0, 0;
    %load/vec4 v0x16660f0_0;
    %assign/vec4 v0x1666010_0, 0;
    %load/vec4 v0x1666a30_0;
    %assign/vec4 v0x1666950_0, 0;
    %load/vec4 v0x16666b0_0;
    %assign/vec4 v0x16665f0_0, 0;
    %load/vec4 v0x1666870_0;
    %assign/vec4 v0x1666790_0, 0;
    %load/vec4 v0x16661d0_0;
    %assign/vec4 v0x1665ce0_0, 0;
    %load/vec4 v0x1665c00_0;
    %assign/vec4 v0x1665b60_0, 0;
    %load/vec4 v0x1665750_0;
    %assign/vec4 v0x16656b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1666480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1665880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16659f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1665290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x16662b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x16650e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1665dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1666010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1666950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x16665f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1666790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1665ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1665b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16656b0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x166fe70;
T_34 ;
    %wait E_0x16700c0;
    %load/vec4 v0x1670500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %vpi_call 3 55 "$display", "Error in threemux" {0 0 0};
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x1670130_0;
    %store/vec4 v0x16703f0_0, 0, 5;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x1670260_0;
    %store/vec4 v0x16703f0_0, 0, 5;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x1670320_0;
    %store/vec4 v0x16703f0_0, 0, 5;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1670690;
T_35 ;
    %wait E_0x16708e0;
    %load/vec4 v0x1670d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x1670970_0;
    %store/vec4 v0x1670c60_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x1670a80_0;
    %store/vec4 v0x1670c60_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x1670b40_0;
    %store/vec4 v0x1670c60_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1670ec0;
T_36 ;
    %wait E_0x1671110;
    %load/vec4 v0x1671520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x16711a0_0;
    %store/vec4 v0x1671450_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x16712b0_0;
    %store/vec4 v0x1671450_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x1671380_0;
    %store/vec4 v0x1671450_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x16716c0;
T_37 ;
    %wait E_0x1671900;
    %load/vec4 v0x1671c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %load/vec4 v0x1671980_0;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x1671ab0_0;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x1671b70_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1661cb0;
T_38 ;
    %wait E_0x1661ef0;
    %load/vec4 v0x1661f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_38.6;
T_38.0 ;
    %load/vec4 v0x1662130_0;
    %load/vec4 v0x1662220_0;
    %and;
    %store/vec4 v0x1662050_0, 0, 32;
    %jmp T_38.6;
T_38.1 ;
    %load/vec4 v0x1662130_0;
    %load/vec4 v0x1662220_0;
    %or;
    %store/vec4 v0x1662050_0, 0, 32;
    %jmp T_38.6;
T_38.2 ;
    %load/vec4 v0x1662130_0;
    %load/vec4 v0x1662220_0;
    %add;
    %store/vec4 v0x1662050_0, 0, 32;
    %jmp T_38.6;
T_38.3 ;
    %load/vec4 v0x1662130_0;
    %load/vec4 v0x1662220_0;
    %sub;
    %store/vec4 v0x1662050_0, 0, 32;
    %jmp T_38.6;
T_38.4 ;
    %load/vec4 v0x1662130_0;
    %load/vec4 v0x1662220_0;
    %cmp/u;
    %jmp/0xz  T_38.7, 5;
    %load/vec4 v0x1662130_0;
    %store/vec4 v0x1662050_0, 0, 32;
    %jmp T_38.8;
T_38.7 ;
    %load/vec4 v0x1662220_0;
    %store/vec4 v0x1662050_0, 0, 32;
T_38.8 ;
    %jmp T_38.6;
T_38.6 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x166e2d0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x166e6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x166f260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x166efb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x166ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x166ec40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x166f260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x166ee40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x166e8f0_0, 0;
    %end;
    .thread T_39;
    .scope S_0x166e2d0;
T_40 ;
    %wait E_0x1663c80;
    %load/vec4 v0x166f080_0;
    %assign/vec4 v0x166efb0_0, 0;
    %load/vec4 v0x166eb50_0;
    %assign/vec4 v0x166ea80_0, 0;
    %load/vec4 v0x166ece0_0;
    %assign/vec4 v0x166ec40_0, 0;
    %load/vec4 v0x166e7b0_0;
    %assign/vec4 v0x166e6d0_0, 0;
    %load/vec4 v0x166f1c0_0;
    %assign/vec4 v0x166f120_0, 0;
    %load/vec4 v0x166f330_0;
    %assign/vec4 v0x166f260_0, 0;
    %load/vec4 v0x166eee0_0;
    %assign/vec4 v0x166ee40_0, 0;
    %load/vec4 v0x166e990_0;
    %assign/vec4 v0x166e8f0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x16639e0;
T_41 ;
    %vpi_call 9 14 "$readmemh", "hello.v", v0x1664610 {0 0 0};
    %end;
    .thread T_41;
    .scope S_0x16639e0;
T_42 ;
    %wait E_0x1663c80;
    %load/vec4 v0x1664570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1664940_0;
    %load/vec4 v0x1664290_0;
    %subi 1048576, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1664610, 0, 4;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1676510;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x16768d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x16770b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1677250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1676cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x16773e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1676eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1676b30_0, 0;
    %end;
    .thread T_43;
    .scope S_0x1676510;
T_44 ;
    %wait E_0x1663c80;
    %vpi_call 17 37 "$display", $time, "posedgewrite wbreg aluoutm <= %x aluout <= %x", v0x16769c0_0, v0x16768d0_0 {0 0 0};
    %load/vec4 v0x16772f0_0;
    %assign/vec4 v0x1677250_0, 0;
    %load/vec4 v0x1676dc0_0;
    %assign/vec4 v0x1676cf0_0, 0;
    %load/vec4 v0x16769c0_0;
    %assign/vec4 v0x16768d0_0, 0;
    %load/vec4 v0x1677180_0;
    %assign/vec4 v0x16770b0_0, 0;
    %load/vec4 v0x16774d0_0;
    %assign/vec4 v0x16773e0_0, 0;
    %load/vec4 v0x1676f50_0;
    %assign/vec4 v0x1676eb0_0, 0;
    %load/vec4 v0x1676c00_0;
    %assign/vec4 v0x1676b30_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x16732b0;
T_45 ;
    %wait E_0x16734f0;
    %load/vec4 v0x1673840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0x1673570_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x1673670_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x1673750_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x16739b0;
T_46 ;
    %wait E_0x1673bf0;
    %load/vec4 v0x1673f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %load/vec4 v0x1673c70_0;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0x1673d80_0;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0x1673e40_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1666ff0;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1668770_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x1666ff0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1668530_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x1666ff0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16685f0_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x1666ff0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16686b0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x1666ff0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1668140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16680a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16675e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1667750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x16676b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1667860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1667520_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x1666ff0;
T_52 ;
    %wait E_0x1664da0;
    %load/vec4 v0x1667fd0_0;
    %load/vec4 v0x1667d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1667fd0_0;
    %load/vec4 v0x1667f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1667940_0;
    %and;
    %store/vec4 v0x1668770_0, 0, 1;
    %load/vec4 v0x1667410_0;
    %load/vec4 v0x1667a80_0;
    %and;
    %load/vec4 v0x16682f0_0;
    %load/vec4 v0x1667d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x16682f0_0;
    %load/vec4 v0x1667f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x16685f0_0, 0, 1;
    %load/vec4 v0x1667410_0;
    %load/vec4 v0x16679e0_0;
    %and;
    %load/vec4 v0x1668390_0;
    %load/vec4 v0x1667d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1668390_0;
    %load/vec4 v0x1667f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x16686b0_0, 0, 1;
    %load/vec4 v0x16685f0_0;
    %load/vec4 v0x16686b0_0;
    %or;
    %store/vec4 v0x1668530_0, 0, 1;
    %load/vec4 v0x1668770_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1668530_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1668140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16680a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1667520_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1668140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16680a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1667520_0, 0, 1;
T_52.1 ;
    %load/vec4 v0x1667d40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1667d40_0;
    %load/vec4 v0x1668390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1667be0_0;
    %and;
    %store/vec4 v0x16675e0_0, 0, 1;
    %load/vec4 v0x1667f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1667f00_0;
    %load/vec4 v0x1668390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1667be0_0;
    %and;
    %store/vec4 v0x1667750_0, 0, 1;
    %load/vec4 v0x1667e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1667e30_0;
    %load/vec4 v0x1668390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1667be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x16676b0_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x1667e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1667e30_0;
    %load/vec4 v0x1668450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1667c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x16676b0_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x16676b0_0, 0, 2;
T_52.5 ;
T_52.3 ;
    %load/vec4 v0x1667fd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1667fd0_0;
    %load/vec4 v0x1668390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1667be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1667860_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %load/vec4 v0x1667fd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1667fd0_0;
    %load/vec4 v0x1668450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1667c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1667860_0, 0, 2;
    %jmp T_52.9;
T_52.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1667860_0, 0, 2;
T_52.9 ;
T_52.7 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1661570;
T_53 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x167bf20_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x1661570;
T_54 ;
    %end;
    .thread T_54;
    .scope S_0x1661570;
T_55 ;
    %wait E_0x16627e0;
    %vpi_call 5 134 "$display", $time, "cpudisplay: PCF = %x InstrF = %x aluoutw = %x, readdataw = %x, MemtoRegW = %x, jumplinkw = %x", v0x1678760_0, v0x167be80_0, v0x1677bd0_0, v0x167a180_0, v0x1679180_0, v0x1678a50_0 {0 0 0};
    %vpi_call 5 136 "$display", $time, "cpudisplay: instrD = %x", v0x167bde0_0 {0 0 0};
    %vpi_call 5 137 "$display", $time, "cpudisplay: SrcAE = %x, SrcBE = %x", v0x167ae80_0, v0x167af90_0 {0 0 0};
    %vpi_call 5 138 "$display", $time, "cpudisplay: RD1_D = %x, RD1_E = %x", v0x1679ba0_0, v0x1679cd0_0 {0 0 0};
    %vpi_call 5 139 "$display", $time, "cpudisplay: RD2_D = %x, RD2_E = %x", v0x1679d70_0, v0x1679e10_0 {0 0 0};
    %vpi_call 5 140 "$display", $time, "cpudisplay: ReadReg1 = %x, ReadReg2 = %x", &PV<v0x167bde0_0, 21, 5>, &PV<v0x167bde0_0, 16, 5> {0 0 0};
    %vpi_call 5 141 "$display", $time, "SignImmD = %x SignImmE = %x instrD[15:0] = %x", v0x167ac60_0, v0x167ad70_0, &PV<v0x167bde0_0, 0, 16> {0 0 0};
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x163f820;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x167bfc0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x163f820;
T_57 ;
    %load/vec4 v0x167bfc0_0;
    %inv;
    %assign/vec4 v0x167bfc0_0, 0;
    %delay 5, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x163f820;
T_58 ;
    %delay 500, 0;
    %vpi_call 4 14 "$finish" {0 0 0};
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./registers.v";
    "./wb_reg.v";
