v 20121123 2
T 3600 9000 8 10 1 1 0 6 1
refdes=U?
T 400 9250 8 10 0 0 0 0 1
device=Atmega644
T 400 9450 8 10 0 0 0 0 1
net=Vcc:10
T 400 9650 8 10 0 0 0 0 1
net=GND:11,31
T 400 9850 8 10 0 0 0 0 1
net=AVcc:30
P 4400 1400 4100 1400 1 0 0
{
T 4195 1445 5 8 1 1 0 0 1
pinnumber=12
T 4300 1450 5 8 0 1 90 2 1
pinseq=12
T 4045 1395 9 8 1 1 0 6 1
pinlabel=XTAL2
T 3900 1400 5 8 0 1 90 3 1
pintype=out
}
P 4400 1700 4100 1700 1 0 0
{
T 4195 1745 5 8 1 1 0 0 1
pinnumber=13
T 4300 1750 5 8 0 1 90 2 1
pinseq=13
T 4045 1695 9 8 1 1 0 6 1
pinlabel=XTAL1
T 3900 1700 5 8 0 1 90 3 1
pintype=in
}
P 100 700 300 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=9
T 300 650 5 8 0 1 0 8 1
pinseq=9
T 450 700 9 8 1 1 0 0 1
pinlabel=\_Reset\_
T 450 700 5 8 0 1 0 2 1
pintype=in
}
V 350 700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=10
T 300 1650 5 8 0 1 0 8 1
pinseq=10
T 450 1700 9 8 1 1 0 0 1
pinlabel=VCC
T 450 1700 5 8 0 1 0 2 1
pintype=in
}
P 100 2300 400 2300 1 0 0
{
T 300 2350 5 8 1 1 0 6 1
pinnumber=21
T 300 2250 5 8 0 1 0 8 1
pinseq=21
T 450 2300 9 8 1 1 0 0 1
pinlabel=PD7 (PCINT31/OC2A)
T 450 2300 5 8 0 1 0 2 1
pintype=io
}
P 100 2700 400 2700 1 0 0
{
T 300 2750 5 8 1 1 0 6 1
pinnumber=20
T 300 2650 5 8 0 1 0 8 1
pinseq=20
T 450 2700 9 8 1 1 0 0 1
pinlabel=PD6 (PCINT30/OC2B/ICP)
T 450 2700 5 8 0 1 0 2 1
pintype=io
}
P 100 3100 400 3100 1 0 0
{
T 300 3150 5 8 1 1 0 6 1
pinnumber=19
T 300 3050 5 8 0 1 0 8 1
pinseq=19
T 450 3100 9 8 1 1 0 0 1
pinlabel=PD5 (PCINT29/OC1A)
T 450 3100 5 8 0 1 0 2 1
pintype=io
}
P 100 3500 400 3500 1 0 0
{
T 300 3550 5 8 1 1 0 6 1
pinnumber=18
T 300 3450 5 8 0 1 0 8 1
pinseq=18
T 450 3500 9 8 1 1 0 0 1
pinlabel=PD4 (PCINT28/OC1B)
T 450 3500 5 8 0 1 0 2 1
pintype=io
}
P 100 3900 400 3900 1 0 0
{
T 300 3950 5 8 1 1 0 6 1
pinnumber=17
T 300 3850 5 8 0 1 0 8 1
pinseq=17
T 450 3900 9 8 1 1 0 0 1
pinlabel=PD3 (PCINT27/INT1)
T 450 3900 5 8 0 1 0 2 1
pintype=io
}
P 100 4300 400 4300 1 0 0
{
T 300 4350 5 8 1 1 0 6 1
pinnumber=16
T 300 4250 5 8 0 1 0 8 1
pinseq=16
T 450 4300 9 8 1 1 0 0 1
pinlabel=PD2 (PCINT26/INT0)
T 450 4300 5 8 0 1 0 2 1
pintype=io
}
P 100 4700 400 4700 1 0 0
{
T 300 4750 5 8 1 1 0 6 1
pinnumber=15
T 300 4650 5 8 0 1 0 8 1
pinseq=15
T 450 4700 9 8 1 1 0 0 1
pinlabel=PD1 (PCINT25/TXD0)
T 450 4700 5 8 0 1 0 2 1
pintype=io
}
P 100 5100 400 5100 1 0 0
{
T 300 5150 5 8 1 1 0 6 1
pinnumber=14
T 300 5050 5 8 0 1 0 8 1
pinseq=14
T 450 5100 9 8 1 1 0 0 1
pinlabel=PD0 (PCINT24/RXD0)
T 450 5100 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=8
T 300 5650 5 8 0 1 0 8 1
pinseq=8
T 450 5700 9 8 1 1 0 0 1
pinlabel=PB7 (PCINT15/SCK)
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=7
T 300 6050 5 8 0 1 0 8 1
pinseq=7
T 450 6100 9 8 1 1 0 0 1
pinlabel=PB6 (PCINT14/MISO)
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=6
T 300 6450 5 8 0 1 0 8 1
pinseq=6
T 450 6500 9 8 1 1 0 0 1
pinlabel=PB5 (PCINT13/MOSI)
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=5
T 300 6850 5 8 0 1 0 8 1
pinseq=5
T 450 6900 9 8 1 1 0 0 1
pinlabel=PB4 (PCINT12/OC0B/SS)
T 450 6900 5 8 0 1 0 2 1
pintype=io
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=4
T 300 7250 5 8 0 1 0 8 1
pinseq=4
T 450 7300 9 8 1 1 0 0 1
pinlabel=PB3 (PCINT11/OC0A/AIN1)
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=3
T 300 7650 5 8 0 1 0 8 1
pinseq=3
T 450 7700 9 8 1 1 0 0 1
pinlabel=PB2 (PCINT10/INT2/AIN0)
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=2
T 300 8050 5 8 0 1 0 8 1
pinseq=2
T 450 8100 9 8 1 1 0 0 1
pinlabel=PB1 (PCINT9/CLK0/T1)
T 450 8100 5 8 0 1 0 2 1
pintype=io
}
P 100 8500 400 8500 1 0 0
{
T 300 8550 5 8 1 1 0 6 1
pinnumber=1
T 300 8450 5 8 0 1 0 8 1
pinseq=1
T 450 8500 9 8 1 1 0 0 1
pinlabel=PB0 (PCINT8/XCK0/T0)
T 450 8500 5 8 0 1 0 2 1
pintype=io
}
P 100 1100 400 1100 1 0 0
{
T 300 1150 5 8 1 1 0 6 1
pinnumber=32
T 300 1050 5 8 0 1 0 8 1
pinseq=32
T 450 1100 9 8 1 1 0 0 1
pinlabel=AREF
T 450 1100 5 8 0 1 0 2 1
pintype=in
}
P 4400 700 4100 700 1 0 0
{
T 4200 750 5 8 1 1 0 0 1
pinnumber=11
T 4200 650 5 8 0 1 0 2 1
pinseq=11
T 4050 700 9 8 1 1 0 6 1
pinlabel=GND
T 4050 700 5 8 0 1 0 8 1
pintype=out
}
P 4400 1000 4100 1000 1 0 0
{
T 4200 1050 5 8 1 1 0 0 1
pinnumber=31
T 4200 950 5 8 0 1 0 2 1
pinseq=31
T 4050 1000 9 8 1 1 0 6 1
pinlabel=GND
T 4050 1000 5 8 0 1 0 8 1
pintype=out
}
P 4400 2300 4100 2300 1 0 0
{
T 4200 2350 5 8 1 1 0 0 1
pinnumber=29
T 4200 2250 5 8 0 1 0 2 1
pinseq=29
T 4050 2300 9 8 1 1 0 6 1
pinlabel=(PCINT23/TOSC2) PC7
T 4050 2300 5 8 0 1 0 8 1
pintype=io
}
P 4400 2700 4100 2700 1 0 0
{
T 4200 2750 5 8 1 1 0 0 1
pinnumber=28
T 4200 2650 5 8 0 1 0 2 1
pinseq=28
T 4050 2700 9 8 1 1 0 6 1
pinlabel=(PCINT22/TOSC1) PC6
T 4050 2700 5 8 0 1 0 8 1
pintype=io
}
P 4400 3100 4100 3100 1 0 0
{
T 4200 3150 5 8 1 1 0 0 1
pinnumber=27
T 4200 3050 5 8 0 1 0 2 1
pinseq=27
T 4050 3100 9 8 1 1 0 6 1
pinlabel=(PCINT21/TDI) PC5
T 4050 3100 5 8 0 1 0 8 1
pintype=io
}
P 4400 3500 4100 3500 1 0 0
{
T 4200 3550 5 8 1 1 0 0 1
pinnumber=26
T 4200 3450 5 8 0 1 0 2 1
pinseq=26
T 4050 3500 9 8 1 1 0 6 1
pinlabel=(PCINT20/TDO) PC4
T 4050 3500 5 8 0 1 0 8 1
pintype=io
}
P 4400 3900 4100 3900 1 0 0
{
T 4200 3950 5 8 1 1 0 0 1
pinnumber=25
T 4200 3850 5 8 0 1 0 2 1
pinseq=25
T 4050 3900 9 8 1 1 0 6 1
pinlabel=(PCINT19/TMS) PC3
T 4050 3900 5 8 0 1 0 8 1
pintype=io
}
P 4400 4300 4100 4300 1 0 0
{
T 4200 4350 5 8 1 1 0 0 1
pinnumber=24
T 4200 4250 5 8 0 1 0 2 1
pinseq=24
T 4050 4300 9 8 1 1 0 6 1
pinlabel=(PCINT18/TCK) PC2
T 4050 4300 5 8 0 1 0 8 1
pintype=io
}
P 4400 4700 4100 4700 1 0 0
{
T 4200 4750 5 8 1 1 0 0 1
pinnumber=23
T 4200 4650 5 8 0 1 0 2 1
pinseq=23
T 4050 4700 9 8 1 1 0 6 1
pinlabel=(PCINT17/SDA) PC1
T 4050 4700 5 8 0 1 0 8 1
pintype=io
}
P 4400 5100 4100 5100 1 0 0
{
T 4200 5150 5 8 1 1 0 0 1
pinnumber=22
T 4200 5050 5 8 0 1 0 2 1
pinseq=22
T 4050 5100 9 8 1 1 0 6 1
pinlabel=(PCINT16/SCL) PC0
T 4050 5100 5 8 0 1 0 8 1
pintype=io
}
P 4400 5700 4100 5700 1 0 0
{
T 4200 5750 5 8 1 1 0 0 1
pinnumber=33
T 4200 5650 5 8 0 1 0 2 1
pinseq=33
T 4050 5700 9 8 1 1 0 6 1
pinlabel=(AD7/PCINT7) PA7
T 4050 5700 5 8 0 1 0 8 1
pintype=io
}
P 4400 6100 4100 6100 1 0 0
{
T 4200 6150 5 8 1 1 0 0 1
pinnumber=34
T 4200 6050 5 8 0 1 0 2 1
pinseq=34
T 4050 6100 9 8 1 1 0 6 1
pinlabel=(AD6/PCINT6) PA6
T 4050 6100 5 8 0 1 0 8 1
pintype=io
}
P 4400 6500 4100 6500 1 0 0
{
T 4200 6550 5 8 1 1 0 0 1
pinnumber=35
T 4200 6450 5 8 0 1 0 2 1
pinseq=35
T 4050 6500 9 8 1 1 0 6 1
pinlabel=(AD5/PCINT5) PA5
T 4050 6500 5 8 0 1 0 8 1
pintype=io
}
P 4400 6900 4100 6900 1 0 0
{
T 4200 6950 5 8 1 1 0 0 1
pinnumber=36
T 4200 6850 5 8 0 1 0 2 1
pinseq=36
T 4050 6900 9 8 1 1 0 6 1
pinlabel=(AD4/PCINT4) PA4
T 4050 6900 5 8 0 1 0 8 1
pintype=io
}
P 4400 7300 4100 7300 1 0 0
{
T 4200 7350 5 8 1 1 0 0 1
pinnumber=37
T 4200 7250 5 8 0 1 0 2 1
pinseq=37
T 4050 7300 9 8 1 1 0 6 1
pinlabel=(AD3/PCINT3) PA3
T 4050 7300 5 8 0 1 0 8 1
pintype=io
}
P 4400 7700 4100 7700 1 0 0
{
T 4200 7750 5 8 1 1 0 0 1
pinnumber=38
T 4200 7650 5 8 0 1 0 2 1
pinseq=38
T 4050 7700 9 8 1 1 0 6 1
pinlabel=(AD2/PCINT2) PA2
T 4050 7700 5 8 0 1 0 8 1
pintype=io
}
P 4400 8100 4100 8100 1 0 0
{
T 4200 8150 5 8 1 1 0 0 1
pinnumber=39
T 4200 8050 5 8 0 1 0 2 1
pinseq=39
T 4050 8100 9 8 1 1 0 6 1
pinlabel=(AD1/PCINT1) PA1
T 4050 8100 5 8 0 1 0 8 1
pintype=io
}
P 4400 8500 4100 8500 1 0 0
{
T 4200 8550 5 8 1 1 0 0 1
pinnumber=40
T 4200 8450 5 8 0 1 0 2 1
pinseq=40
T 4050 8500 9 8 1 1 0 6 1
pinlabel=(AD0/PCINT0) PA0
T 4050 8500 5 8 0 1 0 8 1
pintype=io
}
P 100 1400 400 1400 1 0 0
{
T 305 1445 5 8 1 1 0 6 1
pinnumber=30
T 300 1450 5 8 0 1 180 2 1
pinseq=30
T 455 1395 9 8 1 1 0 0 1
pinlabel=AVCC
T 450 1400 5 8 0 1 180 8 1
pintype=out
}
B 400 400 3700 8500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 10050 8 10 0 0 0 0 1
description=8-bit RISC micro controller (Atmel)
T 400 10250 8 10 0 0 0 0 1
numslots=0
T 400 10450 8 10 0 0 0 0 1
author=Thomas Scarsbrook
T 400 8950 9 10 1 0 0 0 1
ATmega64
