verilog work "GenerateTime.v"
verilog work "myRegister.v"
