{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523952002090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523952002095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 01:00:01 2018 " "Processing started: Tue Apr 17 01:00:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523952002095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523952002095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523952002095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523952002413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523952002414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 1 1 " "Found 1 design units, including 1 entities, in source file part5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523952012140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523952012140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_5_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5_to_1 " "Found entity 1: Mux_5_to_1" {  } { { "Mux_5_to_1.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Mux_5_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523952012145 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_5_to_1_testbench " "Found entity 2: Mux_5_to_1_testbench" {  } { { "Mux_5_to_1.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Mux_5_to_1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523952012145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523952012145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3w_5_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3w_5_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_5_to_1 " "Found entity 1: Mux_3w_5_to_1" {  } { { "Mux_3w_5_to_1.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Mux_3w_5_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523952012146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523952012146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhelo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhelo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "HexHELO.sv" "" { Text "E:/TCES330/labs/HW1/Part5/HexHELO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523952012148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523952012148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523952012247 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Part5.sv(4) " "Output port \"HEX0\" at Part5.sv(4) has no driver" {  } { { "Part5.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523952012248 "|Part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Part5.sv(4) " "Output port \"HEX1\" at Part5.sv(4) has no driver" {  } { { "Part5.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523952012248 "|Part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Part5.sv(4) " "Output port \"HEX2\" at Part5.sv(4) has no driver" {  } { { "Part5.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523952012248 "|Part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hout Part5.sv(14) " "Output port \"Hout\" at Part5.sv(14) has no driver" {  } { { "Part5.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523952012248 "|Part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eout Part5.sv(15) " "Output port \"Eout\" at Part5.sv(15) has no driver" {  } { { "Part5.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523952012248 "|Part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Lout Part5.sv(16) " "Output port \"Lout\" at Part5.sv(16) has no driver" {  } { { "Part5.sv" "" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523952012248 "|Part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3w_5_to_1 Mux_3w_5_to_1:M1 " "Elaborating entity \"Mux_3w_5_to_1\" for hierarchy \"Mux_3w_5_to_1:M1\"" {  } { { "Part5.sv" "M1" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523952012249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5_to_1 Mux_3w_5_to_1:M1\|Mux_5_to_1:M0 " "Elaborating entity \"Mux_5_to_1\" for hierarchy \"Mux_3w_5_to_1:M1\|Mux_5_to_1:M0\"" {  } { { "Mux_3w_5_to_1.sv" "M0" { Text "E:/TCES330/labs/HW1/Part5/Mux_3w_5_to_1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523952012250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHELO HexHELO:H0 " "Elaborating entity \"HexHELO\" for hierarchy \"HexHELO:H0\"" {  } { { "Part5.sv" "H0" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523952012252 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H\[2\] HexHELO:H1\|C\[2\] " "Net \"H\[2\]\", which fans out to \"HexHELO:H1\|C\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mux_3w_5_to_1:M2\|M\[2\] " "Net is fed by \"Mux_3w_5_to_1:M2\|M\[2\]\"" {  } { { "Mux_3w_5_to_1.sv" "M\[2\]" { Text "E:/TCES330/labs/HW1/Part5/Mux_3w_5_to_1.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1523952012477 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[14\] " "Net is fed by \"SW\[14\]\"" {  } { { "Part5.sv" "SW\[14\]" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1523952012477 ""}  } { { "Part5.sv" "H\[2\]" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 8 -1 0 } } { "HexHELO.sv" "C\[2\]" { Text "E:/TCES330/labs/HW1/Part5/HexHELO.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1523952012477 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H\[1\] HexHELO:H1\|C\[1\] " "Net \"H\[1\]\", which fans out to \"HexHELO:H1\|C\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mux_3w_5_to_1:M2\|M\[1\] " "Net is fed by \"Mux_3w_5_to_1:M2\|M\[1\]\"" {  } { { "Mux_3w_5_to_1.sv" "M\[1\]" { Text "E:/TCES330/labs/HW1/Part5/Mux_3w_5_to_1.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1523952012479 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[13\] " "Net is fed by \"SW\[13\]\"" {  } { { "Part5.sv" "SW\[13\]" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1523952012479 ""}  } { { "Part5.sv" "H\[1\]" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 8 -1 0 } } { "HexHELO.sv" "C\[1\]" { Text "E:/TCES330/labs/HW1/Part5/HexHELO.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1523952012479 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "H\[0\] HexHELO:H1\|C\[0\] " "Net \"H\[0\]\", which fans out to \"HexHELO:H1\|C\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mux_3w_5_to_1:M2\|M\[0\] " "Net is fed by \"Mux_3w_5_to_1:M2\|M\[0\]\"" {  } { { "Mux_3w_5_to_1.sv" "M\[0\]" { Text "E:/TCES330/labs/HW1/Part5/Mux_3w_5_to_1.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1523952012479 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[12\] " "Net is fed by \"SW\[12\]\"" {  } { { "Part5.sv" "SW\[12\]" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1523952012479 ""}  } { { "Part5.sv" "H\[0\]" { Text "E:/TCES330/labs/HW1/Part5/Part5.sv" 8 -1 0 } } { "HexHELO.sv" "C\[0\]" { Text "E:/TCES330/labs/HW1/Part5/HexHELO.sv" 2 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1523952012479 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523952012768 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 17 01:00:12 2018 " "Processing ended: Tue Apr 17 01:00:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523952012768 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523952012768 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523952012768 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523952012768 ""}
