// Seed: 1115897180
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire [-1 : -1] id_4;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd62
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  inout wire id_4;
  inout wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_3&-1'b0] = 1;
endmodule
