VHDL Project with testbench for serial to parallel converter
============================================================

Inputs: 
* si = serial in
* ens = set to '1' to enable input for incoming bitstream; set to '0' to disable input
* clk = Clock
        
Output: 
* po =  8-bit parallel output
