
*** Running vivado
    with args -log design_1_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 346.738 ; gain = 132.574
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [h:/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [h:/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (1#1) [h:/project_3/project_3.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (2#1) [h:/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 463.816 ; gain = 249.652
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 463.816 ; gain = 249.652
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 601.969 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 601.969 ; gain = 387.805
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 601.969 ; gain = 387.805
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 601.969 ; gain = 387.805
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 601.969 ; gain = 387.805
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 601.969 ; gain = 387.805
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 624.012 ; gain = 409.848
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 624.012 ; gain = 409.848
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 633.699 ; gain = 419.535
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 667.656 ; gain = 404.906
