// Seed: 1571681942
`define pp_8 0
module module_0 (
    input logic id_0,
    input id_1,
    input tri0 id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    output id_7
);
  logic id_8;
  reg   id_9 = 1;
  always SystemTFIdentifier(1'b0, ~{1'h0});
  reg id_10;
  reg id_11;
  assign id_10 = (~id_2[1]);
  reg id_12;
  assign id_9 = {id_11, id_12, 1, id_9};
  assign id_6 = 1'b0;
  type_27 id_13 (
      .id_0 (("")),
      .id_1 (),
      .id_2 (id_4),
      .id_3 (1),
      .id_4 (1),
      .id_5 (1'b0),
      .id_6 (1),
      .id_7 (id_3),
      .id_8 (id_5),
      .id_9 (1'b0),
      .id_10(1),
      .id_11(1),
      .id_12(1)
  );
  assign id_11 = 1;
  assign id_11 = id_12;
  always id_10 <= id_10;
  assign id_12 = 1;
  tri0 id_14, id_15, id_16;
  assign id_16[(1)] = id_3;
  always id_9 <= id_12;
  logic id_17;
endmodule
`default_nettype id_9
