/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(in_data[56] ? celloutsig_0_5z : celloutsig_0_2z);
  assign celloutsig_1_19z = ~(in_data[164] | celloutsig_1_7z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z | celloutsig_0_6z);
  assign celloutsig_0_10z = celloutsig_0_7z | ~(celloutsig_0_0z);
  assign celloutsig_1_7z = in_data[171] | ~(celloutsig_1_3z[0]);
  assign celloutsig_1_10z = celloutsig_1_1z[2] | ~(celloutsig_1_6z[5]);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= in_data[40:30];
  assign celloutsig_1_18z = celloutsig_1_14z[5:0] == celloutsig_1_12z[7:2];
  assign celloutsig_0_2z = { in_data[95:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } > { in_data[66:43], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_0z[8:3] <= in_data[128:123];
  assign celloutsig_1_5z = celloutsig_1_2z && { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_0z = ! in_data[4:2];
  assign celloutsig_0_11z = ! { celloutsig_0_1z[2:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_14z = ! in_data[51:38];
  assign celloutsig_1_0z = in_data[153:145] % { 1'h1, in_data[105:98] };
  assign celloutsig_0_15z = _00_[10:7] !== { celloutsig_0_9z[2:1], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_10z } !== { in_data[177:176], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_3z;
  assign celloutsig_0_3z = ~^ { in_data[68:64], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z[3:1] >> celloutsig_1_0z[8:6];
  assign celloutsig_0_9z = { celloutsig_0_1z[1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z } >>> { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >>> in_data[74:72];
  assign celloutsig_1_2z = in_data[189:186] >>> celloutsig_1_1z;
  assign celloutsig_1_6z = in_data[148:141] >>> celloutsig_1_0z[8:1];
  assign celloutsig_1_8z = { celloutsig_1_0z[7:6], celloutsig_1_7z, celloutsig_1_1z } >>> celloutsig_1_6z[6:0];
  assign celloutsig_1_9z = in_data[124:121] >>> in_data[117:114];
  assign celloutsig_1_12z = { celloutsig_1_9z[2:0], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_7z } >>> { celloutsig_1_8z[3:0], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_14z = { celloutsig_1_0z[5:3], celloutsig_1_10z, celloutsig_1_1z } - { in_data[100:97], celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_1z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_1z = celloutsig_1_0z[7:4];
  assign celloutsig_0_5z = ~((celloutsig_0_1z[1] & celloutsig_0_4z) | (celloutsig_0_1z[2] & celloutsig_0_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
