### **Digital IC Design Engineer**  
**Sep 2022 – June 2026 | Hisilicon**  
Lead the team in the development of the MEM control IP for the SOC system, including the SRAM controller, FLASH controller.<br>
**Sep 2018 – Sep 2022 | Hisilicon**  
Responsible for the development of the coherence bus in the SOC system, including the ROUTER routing module, HNF scheduling module.

#### Key Contributions:  
- During the development of the MEM controller, the emphasis was on designing dynamic low-power solutions, interface timing sampling, optimizing scheduling efficiency, and completing automotive-grade certification.  
- During the development of the coherence bus, the emphasis was on designing solutions for livelock and deadlock prevention, data caching strategies, read-write ordering schemes within the system, routing algorithms, and pathway latency optimization.  
- Complete the specification documents, detailed documentation, code development, and quality activities for the aforementioned solutions.  

---

### **数字IC设计工程师**
**2022年9月 – 2026年6月 | 海思**  
带领小组完成SOC系统MEM控制IP的开发，包括SRAM控制器、FLASH控制器。
带领小组完成SOC系统MEM控制IP的开发，包括SRAM控制器、FLASH控制器。<br>
**2018年9月 – 2022年9月 | 海思**  
负责SOC系统一致性总线的开发，包括ROUTER路由模块、HNF调度模块。

#### 主要贡献:  
- MEM控制器的开发过程中，重点设计动态低功耗方案、接口时序采样、优化调度效率、完成车规认证等。  
- 一致性总线的开发过程中，重点设计活死锁解决方案、数据缓存策略、系统中的读写保序方案、路由算法、通路时延优化等。  
- 完成上述方案的规格文档、细节文档、代码开发、质量活动等。
