# Basic AND logic gate
#
# in_1  -1-+---\
#          | &  |-3- out
# in_2  -2-+---/

.chipsets:
input in_1
input in_2
output out_1
output out_2
and gate1
and gate2

.links:
in_1:1 gate1:1
in_2:1 gate2:1
gate1:3 out_1:1
gate2:3 out_2:1
gate1:2 gate2:3
gate2:2 gate1:3
out_1:1 out_2:1
out_2:1 out_1:1
