$date
	Sun Oct 23 01:51:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#708171
b11100 !
1"
#708174
b11100 &
b11100 %
1$
#708175
0"
#708178
b1110 &
b1110 %
#708182
b111 &
b111 %
#708186
b10110 &
b10110 %
#708190
b1011 &
b1011 %
#708194
b100010 &
b100010 %
#708198
b10001 &
b10001 %
#708202
b110100 &
b110100 %
#708206
b11010 &
b11010 %
#708210
b1101 &
b1101 %
#708214
b101000 &
b101000 %
#708218
b10100 &
b10100 %
#708222
b1010 &
b1010 %
#708226
b101 &
b101 %
#708230
b10000 &
b10000 %
#708234
b1000 &
b1000 %
#708238
b100 &
b100 %
#708242
b10 &
b10 %
#708246
b1 &
1#
b1 %
#708250
b0 &
b0 %
0#
0$
#1739687
b1010 !
1"
#1739690
b1010 &
b1010 %
1$
#1739691
0"
#1739694
b101 &
b101 %
#1739698
b10000 &
b10000 %
#1739702
b1000 &
b1000 %
#1739706
b100 &
b100 %
#1739710
b10 &
b10 %
#1739714
b1 &
b1 %
1#
#1739718
b0 &
0#
b0 %
0$
#2778433
b1101 !
1"
#2778434
b1101 &
b1101 %
1$
#2778435
0"
#2778438
b101000 &
b101000 %
#2778442
b10100 &
b10100 %
#2778446
b1010 &
b1010 %
#2778450
b101 &
b101 %
#2778454
b10000 &
b10000 %
#2778458
b1000 &
b1000 %
#2778462
b100 &
b100 %
#2778466
b10 &
b10 %
#2778470
b1 &
1#
b1 %
#2778474
b0 &
b0 %
0#
0$
#4500012
