Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/53-openroad-rcx/nom/tiny_tonegen.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279    0.967137 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016779    0.367840    1.426784    2.393921 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.367840    0.000151    2.394072 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005761    0.582169    0.427838    2.821909 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.582169    0.000115    2.822025 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004566    0.324314    0.284508    3.106533 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.324314    0.000091    3.106624 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.106624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279    0.967137 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067137   clock uncertainty
                                  0.000000    1.067137   clock reconvergence pessimism
                                  0.189525    1.256662   library hold time
                                              1.256662   data required time
---------------------------------------------------------------------------------------------
                                              1.256662   data required time
                                             -3.106624   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849962   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410    0.968820 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015358    0.348122    1.410974    2.379794 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.348122    0.000202    2.379996 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005315    0.470273    0.394276    2.774271 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.470273    0.000057    2.774329 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004498    0.382367    0.339893    3.114222 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.382367    0.000054    3.114275 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.114275   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410    0.968820 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068820   clock uncertainty
                                  0.000000    1.068820   clock reconvergence pessimism
                                  0.176966    1.245786   library hold time
                                              1.245786   data required time
---------------------------------------------------------------------------------------------
                                              1.245786   data required time
                                             -3.114275   data arrival time
---------------------------------------------------------------------------------------------
                                              1.868489   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172    0.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027329    0.519810    1.537656    2.504687 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.519810    0.000371    2.505057 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005449    0.506974    0.546796    3.051853 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.506974    0.000106    3.051960 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004079    0.296168    0.263906    3.315866 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.296168    0.000078    3.315944 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.315944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172    0.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067031   clock uncertainty
                                  0.000000    1.067031   clock reconvergence pessimism
                                  0.195794    1.262825   library hold time
                                              1.262825   data required time
---------------------------------------------------------------------------------------------
                                              1.262825   data required time
                                             -3.315944   data arrival time
---------------------------------------------------------------------------------------------
                                              2.053118   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030886    0.971689    2.121506    3.088617 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.971689    0.000350    3.088967 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004325    0.354230    0.248405    3.337372 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.354230    0.000085    3.337457 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.337457   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067111   clock uncertainty
                                  0.000000    1.067111   clock reconvergence pessimism
                                  0.182861    1.249972   library hold time
                                              1.249972   data required time
---------------------------------------------------------------------------------------------
                                              1.249972   data required time
                                             -3.337457   data arrival time
---------------------------------------------------------------------------------------------
                                              2.087485   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000390    0.968800 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.021984    0.442762    1.483786    2.452585 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.442762    0.000428    2.453014 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004013    0.285536    0.770565    3.223579 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.285536    0.000045    3.223624 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005965    0.244590    0.670477    3.894100 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.244590    0.000086    3.894186 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.894186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000390    0.968800 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068800   clock uncertainty
                                  0.000000    1.068800   clock reconvergence pessimism
                                  0.207634    1.276433   library hold time
                                              1.276433   data required time
---------------------------------------------------------------------------------------------
                                              1.276433   data required time
                                             -3.894186   data arrival time
---------------------------------------------------------------------------------------------
                                              2.617753   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000342    0.967200 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005827    0.338442    1.695908    2.663109 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.338442    0.000072    2.663181 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006098    0.307396    0.274074    2.937255 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.307396    0.000067    2.937321 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016965    0.772801    0.559312    3.496634 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.772801    0.000189    3.496822 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005027    0.336904    0.247542    3.744364 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.336904    0.000102    3.744466 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005804    0.217547    0.532315    4.276781 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.217547    0.000121    4.276903 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.276903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000372    0.968782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068781   clock uncertainty
                                  0.000000    1.068781   clock reconvergence pessimism
                                  0.214512    1.283294   library hold time
                                              1.283294   data required time
---------------------------------------------------------------------------------------------
                                              1.283294   data required time
                                             -4.276903   data arrival time
---------------------------------------------------------------------------------------------
                                              2.993609   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717285    0.001191    6.680019 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000372    0.968782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068781   clock uncertainty
                                  0.000000    1.068781   clock reconvergence pessimism
                                  0.694213    1.762994   library removal time
                                              1.762994   data required time
---------------------------------------------------------------------------------------------
                                              1.762994   data required time
                                             -6.680019   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917024   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717286    0.001292    6.680120 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000390    0.968800 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068800   clock uncertainty
                                  0.000000    1.068800   clock reconvergence pessimism
                                  0.694213    1.763013   library removal time
                                              1.763013   data required time
---------------------------------------------------------------------------------------------
                                              1.763013   data required time
                                             -6.680120   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917107   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717293    0.002113    6.680941 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410    0.968820 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068820   clock uncertainty
                                  0.000000    1.068820   clock reconvergence pessimism
                                  0.694214    1.763034   library removal time
                                              1.763034   data required time
---------------------------------------------------------------------------------------------
                                              1.763034   data required time
                                             -6.680941   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717286    0.001265    6.680093 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279    0.967137 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067137   clock uncertainty
                                  0.000000    1.067137   clock reconvergence pessimism
                                  0.693875    1.761012   library removal time
                                              1.761012   data required time
---------------------------------------------------------------------------------------------
                                              1.761012   data required time
                                             -6.680093   data arrival time
---------------------------------------------------------------------------------------------
                                              4.919081   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002251    6.681079 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000319    0.967178 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067178   clock uncertainty
                                  0.000000    1.067178   clock reconvergence pessimism
                                  0.693876    1.761053   library removal time
                                              1.761053   data required time
---------------------------------------------------------------------------------------------
                                              1.761053   data required time
                                             -6.681079   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920025   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002280    6.681108 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000342    0.967200 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067200   clock uncertainty
                                  0.000000    1.067200   clock reconvergence pessimism
                                  0.693876    1.761076   library removal time
                                              1.761076   data required time
---------------------------------------------------------------------------------------------
                                              1.761076   data required time
                                             -6.681108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002241    6.681069 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000207    0.967065 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067065   clock uncertainty
                                  0.000000    1.067065   clock reconvergence pessimism
                                  0.693876    1.760941   library removal time
                                              1.760941   data required time
---------------------------------------------------------------------------------------------
                                              1.760941   data required time
                                             -6.681069   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920128   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717296    0.002332    6.681161 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172    0.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067031   clock uncertainty
                                  0.000000    1.067031   clock reconvergence pessimism
                                  0.693876    1.760906   library removal time
                                              1.760906   data required time
---------------------------------------------------------------------------------------------
                                              1.760906   data required time
                                             -6.681161   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920254   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717297    0.002468    6.681296 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067111   clock uncertainty
                                  0.000000    1.067111   clock reconvergence pessimism
                                  0.693876    1.760987   library removal time
                                              1.760987   data required time
---------------------------------------------------------------------------------------------
                                              1.760987   data required time
                                             -6.681296   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920309   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005568    0.239698    0.089205    4.089205 ^ ena (in)
                                                         ena (net)
                      0.239698    0.000000    4.089205 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017349    0.557121    0.582803    4.672008 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.557121    0.000506    4.672513 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027025    0.800426    0.607348    5.279861 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.800426    0.000323    5.280184 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004498    0.786180    0.612752    5.892936 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.786180    0.000054    5.892990 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.892990   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627   20.547768 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420643   20.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410   20.968821 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868820   clock uncertainty
                                  0.000000   20.868820   clock reconvergence pessimism
                                 -0.703634   20.165186   library setup time
                                             20.165186   data required time
---------------------------------------------------------------------------------------------
                                             20.165186   data required time
                                             -5.892990   data arrival time
---------------------------------------------------------------------------------------------
                                             14.272196   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030886    0.971689    2.121506    3.088617 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.971689    0.000350    3.088967 ^ _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.017052    0.638588    1.047557    4.136524 ^ _360_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _123_ (net)
                      0.638588    0.000269    4.136793 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.016903    0.600856    0.430422    4.567214 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _125_ (net)
                      0.600856    0.000328    4.567542 v _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005761    0.404555    0.950190    5.517732 v _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.404555    0.000115    5.517847 v _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004566    0.523542    0.390534    5.908381 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.523542    0.000091    5.908472 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.908472   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279   20.967138 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867138   clock uncertainty
                                  0.000000   20.867138   clock reconvergence pessimism
                                 -0.664978   20.202158   library setup time
                                             20.202158   data required time
---------------------------------------------------------------------------------------------
                                             20.202158   data required time
                                             -5.908472   data arrival time
---------------------------------------------------------------------------------------------
                                             14.293687   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005568    0.239698    0.089205    4.089205 ^ ena (in)
                                                         ena (net)
                      0.239698    0.000000    4.089205 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017349    0.557121    0.582803    4.672008 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.557121    0.000506    4.672513 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027025    0.800426    0.607348    5.279861 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.800426    0.000569    5.280431 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004079    0.506222    0.470672    5.751102 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.506222    0.000078    5.751180 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.751180   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172   20.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867031   clock uncertainty
                                  0.000000   20.867031   clock reconvergence pessimism
                                 -0.661397   20.205635   library setup time
                                             20.205635   data required time
---------------------------------------------------------------------------------------------
                                             20.205635   data required time
                                             -5.751180   data arrival time
---------------------------------------------------------------------------------------------
                                             14.454455   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005568    0.239698    0.089205    4.089205 ^ ena (in)
                                                         ena (net)
                      0.239698    0.000000    4.089205 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017349    0.557121    0.582803    4.672008 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.557121    0.000506    4.672513 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027025    0.800426    0.607348    5.279861 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.800426    0.000528    5.280390 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004325    0.522856    0.451554    5.731944 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.522856    0.000085    5.732029 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.732029   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000252   20.967112 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867111   clock uncertainty
                                  0.000000   20.867111   clock reconvergence pessimism
                                 -0.664836   20.202274   library setup time
                                             20.202274   data required time
---------------------------------------------------------------------------------------------
                                             20.202274   data required time
                                             -5.732029   data arrival time
---------------------------------------------------------------------------------------------
                                             14.470245   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717297    0.002468    6.681296 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681296   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000252   20.967112 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867111   clock uncertainty
                                  0.000000   20.867111   clock reconvergence pessimism
                                  0.391839   21.258951   library recovery time
                                             21.258951   data required time
---------------------------------------------------------------------------------------------
                                             21.258951   data required time
                                             -6.681296   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717296    0.002332    6.681161 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681161   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172   20.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867031   clock uncertainty
                                  0.000000   20.867031   clock reconvergence pessimism
                                  0.391840   21.258871   library recovery time
                                             21.258871   data required time
---------------------------------------------------------------------------------------------
                                             21.258871   data required time
                                             -6.681161   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577710   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002241    6.681069 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681069   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000206   20.967066 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867065   clock uncertainty
                                  0.000000   20.867065   clock reconvergence pessimism
                                  0.391840   21.258905   library recovery time
                                             21.258905   data required time
---------------------------------------------------------------------------------------------
                                             21.258905   data required time
                                             -6.681069   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577835   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002251    6.681079 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681079   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000320   20.967178 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867178   clock uncertainty
                                  0.000000   20.867178   clock reconvergence pessimism
                                  0.391840   21.259018   library recovery time
                                             21.259018   data required time
---------------------------------------------------------------------------------------------
                                             21.259018   data required time
                                             -6.681079   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577939   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002280    6.681108 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681108   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000341   20.967199 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867201   clock uncertainty
                                  0.000000   20.867201   clock reconvergence pessimism
                                  0.391840   21.259039   library recovery time
                                             21.259039   data required time
---------------------------------------------------------------------------------------------
                                             21.259039   data required time
                                             -6.681108   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577932   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000372    0.968782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006598    0.358123    1.711451    2.680232 ^ _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      0.358123    0.000088    2.680320 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     5    0.050253    0.751264    0.811806    3.492126 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net27 (net)
                      0.751267    0.000819    3.492945 ^ fanout26/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.058778    0.863148    0.804762    4.297707 ^ fanout26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net26 (net)
                      0.863148    0.000322    4.298029 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005027    0.660948    0.784645    5.082674 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.660948    0.000102    5.082776 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005804    0.304086    0.588517    5.671293 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.304086    0.000121    5.671414 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.671414   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627   20.547768 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420643   20.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000371   20.968781 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868780   clock uncertainty
                                  0.000000   20.868780   clock reconvergence pessimism
                                 -0.619173   20.249607   library setup time
                                             20.249607   data required time
---------------------------------------------------------------------------------------------
                                             20.249607   data required time
                                             -5.671414   data arrival time
---------------------------------------------------------------------------------------------
                                             14.578194   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717286    0.001265    6.680093 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680093   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279   20.967138 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867138   clock uncertainty
                                  0.000000   20.867138   clock reconvergence pessimism
                                  0.391841   21.258980   library recovery time
                                             21.258980   data required time
---------------------------------------------------------------------------------------------
                                             21.258980   data required time
                                             -6.680093   data arrival time
---------------------------------------------------------------------------------------------
                                             14.578886   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717293    0.002113    6.680941 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680941   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627   20.547768 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420643   20.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410   20.968821 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868820   clock uncertainty
                                  0.000000   20.868820   clock reconvergence pessimism
                                  0.392158   21.260977   library recovery time
                                             21.260977   data required time
---------------------------------------------------------------------------------------------
                                             21.260977   data required time
                                             -6.680941   data arrival time
---------------------------------------------------------------------------------------------
                                             14.580036   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717286    0.001292    6.680120 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680120   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627   20.547768 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420643   20.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000391   20.968801 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868801   clock uncertainty
                                  0.000000   20.868801   clock reconvergence pessimism
                                  0.392158   21.260958   library recovery time
                                             21.260958   data required time
---------------------------------------------------------------------------------------------
                                             21.260958   data required time
                                             -6.680120   data arrival time
---------------------------------------------------------------------------------------------
                                             14.580838   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717285    0.001191    6.680019 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680019   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627   20.547768 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420643   20.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000371   20.968781 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868780   clock uncertainty
                                  0.000000   20.868780   clock reconvergence pessimism
                                  0.392158   21.260941   library recovery time
                                             21.260941   data required time
---------------------------------------------------------------------------------------------
                                             21.260941   data required time
                                             -6.680019   data arrival time
---------------------------------------------------------------------------------------------
                                             14.580922   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030886    0.971689    2.121506    3.088617 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.971689    0.000350    3.088967 ^ _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.017052    0.638588    1.047557    4.136524 ^ _360_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _123_ (net)
                      0.638588    0.000217    4.136741 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004013    0.235866    0.502410    4.639151 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.235866    0.000045    4.639196 ^ _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005965    0.395946    0.997132    5.636328 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.395946    0.000086    5.636414 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.636414   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627   20.547768 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420643   20.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000391   20.968801 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868801   clock uncertainty
                                  0.000000   20.868801   clock reconvergence pessimism
                                 -0.638163   20.230637   library setup time
                                             20.230637   data required time
---------------------------------------------------------------------------------------------
                                             20.230637   data required time
                                             -5.636414   data arrival time
---------------------------------------------------------------------------------------------
                                             14.594223   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717297    0.002468    6.681296 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681296   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000401   20.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318   20.966860 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000252   20.967112 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867111   clock uncertainty
                                  0.000000   20.867111   clock reconvergence pessimism
                                  0.391839   21.258951   library recovery time
                                             21.258951   data required time
---------------------------------------------------------------------------------------------
                                             21.258951   data required time
                                             -6.681296   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577655   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005568    0.239698    0.089205    4.089205 ^ ena (in)
                                                         ena (net)
                      0.239698    0.000000    4.089205 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017349    0.557121    0.582803    4.672008 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.557121    0.000506    4.672513 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027025    0.800426    0.607348    5.279861 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.800426    0.000323    5.280184 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004498    0.786180    0.612752    5.892936 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.786180    0.000054    5.892990 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.892990   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024098    0.227363    0.098591   20.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000   20.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448548   20.547140 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627   20.547768 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420643   20.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410   20.968821 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868820   clock uncertainty
                                  0.000000   20.868820   clock reconvergence pessimism
                                 -0.703634   20.165186   library setup time
                                             20.165186   data required time
---------------------------------------------------------------------------------------------
                                             20.165186   data required time
                                             -5.892990   data arrival time
---------------------------------------------------------------------------------------------
                                             14.272196   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.060005e-04 3.201797e-04 1.031705e-07 1.026283e-03  59.9%
Combinational        8.244024e-05 9.425086e-05 2.199761e-07 1.769111e-04  10.3%
Clock                4.014559e-04 1.082432e-04 4.895475e-07 5.101886e-04  29.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.189897e-03 5.226739e-04 8.126935e-07 1.713383e-03 100.0%
                            69.4%        30.5%         0.0%
%OL_METRIC_F power__internal__total 0.0011898968368768692
%OL_METRIC_F power__switching__total 0.0005226738867349923
%OL_METRIC_F power__leakage__total 8.126935426844284e-7
%OL_METRIC_F power__total 0.0017133833607658744

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.1017893437238369
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.967031 source latency _665_/CLK ^
-0.968820 target latency _666_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101789 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.1017893437238369
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.968820 source latency _666_/CLK ^
-0.967031 target latency _665_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101789 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.849961791673527
nom_ss_125C_4v50: 1.849961791673527
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 14.27219627322545
nom_ss_125C_4v50: 14.27219627322545
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.849962
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 14.293687
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.967031         network latency _665_/CLK
        5.217371 network latency _706_/CLK
---------------
0.967031 5.217371 latency
        4.250340 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.859230         network latency _656_/CLK
        4.810831 network latency _706_/CLK
---------------
3.859230 4.810831 latency
        0.951601 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.897149         network latency _665_/CLK
        0.899043 network latency _666_/CLK
---------------
0.897149 0.899043 latency
        0.001894 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 5.71 fmax = 175.24
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/54-openroad-stapostpnr/nom_ss_125C_4v50/tiny_tonegen__nom_ss_125C_4v50.lib…
