

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 03:27:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  44617|  52729|  44617|  52729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  44616|  52728|  11 ~ 13 |          -|          -|  4056|    no    |
        | + W_Row_Loop                     |      6|      6|         3|          2|          1|     3|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|      40|   1322|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      34|     10|    -|
|Multiplexer      |        -|      -|       -|    158|    -|
|Register         |        -|      -|     233|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     437|   1959|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64nfYi_U1  |cnn_dcmp_64ns_64nfYi  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_5ng8j_U2  |cnn_mac_muladd_5ng8j  | i0 + i1 * i2 |
    |cnn_mul_mul_14s_9hbi_U3  |cnn_mul_mul_14s_9hbi  |    i0 * i1   |
    |cnn_mul_mul_14s_9hbi_U4  |cnn_mul_mul_14s_9hbi  |    i0 * i1   |
    |cnn_mul_mul_14s_9hbi_U5  |cnn_mul_mul_14s_9hbi  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U       |conv_1_conv_1_biaeOg  |        0|  7|   1|    0|     6|    7|     1|           42|
    |conv_1_weights_V_0_U  |conv_1_conv_1_weibkb  |        0|  9|   3|    0|    18|    9|     1|          162|
    |conv_1_weights_V_1_U  |conv_1_conv_1_weicud  |        0|  9|   3|    0|    18|    9|     1|          162|
    |conv_1_weights_V_2_U  |conv_1_conv_1_weidEe  |        0|  9|   3|    0|    18|    9|     1|          162|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0| 34|  10|    0|    60|   34|     4|          528|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_fu_615_p2     |     +    |      0|   0|    8|           6|           6|
    |add_ln1117_2_fu_672_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_3_fu_682_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_fu_662_p2     |     +    |      0|   0|   13|          11|          11|
    |add_ln1192_1_fu_761_p2   |     +    |      0|   0|   36|          29|          29|
    |add_ln1192_2_fu_802_p2   |     +    |      0|   0|   36|          29|          29|
    |add_ln1192_fu_718_p2     |     +    |      0|   0|   36|          29|          29|
    |add_ln11_fu_1161_p2      |     +    |      0|   0|   15|           8|           1|
    |add_ln203_7_fu_558_p2    |     +    |      0|   0|    8|          13|          13|
    |add_ln23_2_fu_366_p2     |     +    |      0|   0|   15|           5|           2|
    |add_ln23_3_fu_450_p2     |     +    |      0|   0|   15|           5|           1|
    |add_ln23_4_fu_510_p2     |     +    |      0|   0|   15|           5|           2|
    |add_ln23_5_fu_528_p2     |     +    |      0|   0|   15|           5|           2|
    |add_ln23_fu_627_p2       |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_963_p2      |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_378_p2        |     +    |      0|   0|   12|          12|           1|
    |add_ln908_fu_1013_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1094_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_360_p2              |     +    |      0|   0|   15|           5|           1|
    |f_fu_1156_p2             |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_889_p2      |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_1053_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_384_p2              |     +    |      0|   0|   15|           5|           1|
    |tmp_V_8_fu_822_p2        |     +    |      0|   0|   19|          14|          14|
    |wr_fu_575_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_fu_609_p2     |     -    |      0|   0|    8|           6|           6|
    |sub_ln1117_fu_656_p2     |     -    |      0|   0|   13|          11|          11|
    |sub_ln203_fu_504_p2      |     -    |      0|   0|    8|          13|          13|
    |sub_ln894_fu_879_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_915_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1028_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1089_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_841_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_943_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln32_fu_444_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_977_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1150_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_931_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_871_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_390_p2      |   icmp   |      0|   0|   11|           8|           8|
    |icmp_ln14_fu_438_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln18_fu_569_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_828_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_2_fu_937_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_905_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_372_p2       |   icmp   |      0|   0|   13|          12|           7|
    |icmp_ln908_fu_997_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_1140_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1134_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_925_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1018_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln32_fu_456_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_983_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1146_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_1043_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln11_fu_1167_p3   |  select  |      0|   0|    8|           1|           1|
    |select_ln32_1_fu_404_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_2_fu_416_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln32_3_fu_424_p3  |  select  |      0|   0|    5|           1|           2|
    |select_ln32_4_fu_462_p3  |  select  |      0|   0|    3|           1|           1|
    |select_ln32_5_fu_470_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_6_fu_516_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_7_fu_534_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_fu_396_p3    |  select  |      0|   0|    5|           1|           1|
    |select_ln915_fu_1081_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_9_fu_846_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1037_p2     |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0            |    xor   |      0|   0|    2|           1|           2|
    |xor_ln32_fu_432_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_957_p2      |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1322|         701|         725|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_347_p4  |  15|          3|   14|         42|
    |ap_phi_mux_wr_0_phi_fu_337_p4        |   9|          2|    2|          4|
    |c_0_reg_299                          |   9|          2|    5|         10|
    |f_0_reg_310                          |   9|          2|    3|          6|
    |indvar_flatten21_reg_265             |   9|          2|   12|         24|
    |indvar_flatten_reg_287               |   9|          2|    8|         16|
    |input_V_address0                     |  15|          3|   10|         30|
    |p_Val2_s_reg_321                     |   9|          2|   14|         28|
    |r_0_reg_276                          |   9|          2|    5|         10|
    |wr_0_reg_333                         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 158|         34|   77|        186|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln1117_3_reg_1299          |  11|   0|   11|          0|
    |add_ln8_reg_1209               |  12|   0|   12|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |c_0_reg_299                    |   5|   0|    5|          0|
    |conv_1_weights_V_2_l_reg_1309  |   9|   0|    9|          0|
    |conv_out_V_addr_reg_1260       |  12|   0|   12|          0|
    |f_0_reg_310                    |   3|   0|    3|          0|
    |icmp_ln11_reg_1214             |   1|   0|    1|          0|
    |icmp_ln18_reg_1265             |   1|   0|    1|          0|
    |icmp_ln885_reg_1337            |   1|   0|    1|          0|
    |icmp_ln908_reg_1363            |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1383          |   1|   0|    1|          0|
    |icmp_ln924_reg_1378            |   1|   0|    1|          0|
    |indvar_flatten21_reg_265       |  12|   0|   12|          0|
    |indvar_flatten_reg_287         |   8|   0|    8|          0|
    |or_ln_reg_1358                 |   1|   0|   32|         31|
    |p_Result_32_reg_1341           |   1|   0|    1|          0|
    |p_Val2_s_reg_321               |  14|   0|   14|          0|
    |r_0_reg_276                    |   5|   0|    5|          0|
    |select_ln32_1_reg_1219         |   5|   0|    5|          0|
    |select_ln32_4_reg_1225         |   3|   0|    3|          0|
    |select_ln32_5_reg_1230         |   5|   0|    5|          0|
    |sub_ln894_reg_1352             |  32|   0|   32|          0|
    |tmp_12_reg_1314                |  14|   0|   14|          0|
    |tmp_V_8_reg_1329               |  14|   0|   14|          0|
    |tmp_V_9_reg_1346               |  14|   0|   14|          0|
    |trunc_ln893_reg_1368           |  11|   0|   11|          0|
    |wr_0_reg_333                   |   2|   0|    2|          0|
    |wr_reg_1269                    |   2|   0|    2|          0|
    |zext_ln203_14_reg_1255         |   3|   0|    6|          3|
    |zext_ln23_reg_1250             |   3|   0|   64|         61|
    |zext_ln32_2_reg_1240           |   5|   0|   11|          6|
    |zext_ln32_3_reg_1245           |   5|   0|   11|          6|
    |zext_ln32_reg_1235             |   5|   0|   11|          6|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 233|   0|  346|        113|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   14|  ap_memory |    input_V   |     array    |
|input_V_address1     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce1          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q1           |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   12|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

