{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716993593486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716993593487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 08:39:53 2024 " "Processing started: Wed May 29 08:39:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716993593487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993593487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993593487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716993594076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716993594076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orrs_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file orrs_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 orrs_32bit " "Found entity 1: orrs_32bit" {  } { { "orrs_32bit.v" "" { Text "D:/CPU/orrs_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "D:/CPU/or_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32bit " "Found entity 1: multiplier_32bit" {  } { { "multiplier_32bit.v" "" { Text "D:/CPU/multiplier_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "D:/CPU/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 0 0 " "Found 0 design units, including 0 entities, in source file half_adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder - copia.v 0 0 " "Found 0 design units, including 0 entities, in source file half_adder - copia.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "full_subtractor.v" "" { Text "D:/CPU/full_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/CPU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/CPU/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_to_two.v 1 1 " "Found 1 design units, including 1 entities, in source file complement_to_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement_to_two " "Found entity 1: complement_to_two" {  } { { "complement_to_two.v" "" { Text "D:/CPU/complement_to_two.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_32bit " "Found entity 1: cmp_32bit" {  } { { "cmp_32bit.v" "" { Text "D:/CPU/cmp_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_compare " "Found entity 1: bit_compare" {  } { { "bit_compare.v" "" { Text "D:/CPU/bit_compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ands_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ands_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ands_32bit " "Found entity 1: ands_32bit" {  } { { "ands_32bit.v" "" { Text "D:/CPU/ands_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "D:/CPU/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_with_carry_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_with_carry_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_with_carry_32bit " "Found entity 1: add_with_carry_32bit" {  } { { "add_with_carry_32bit.v" "" { Text "D:/CPU/add_with_carry_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32bit " "Found entity 1: add_32bit" {  } { { "add_32bit.v" "" { Text "D:/CPU/add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "D:/CPU/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programrom.v 1 1 " "Found 1 design units, including 1 entities, in source file programrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramROM " "Found entity 1: ProgramROM" {  } { { "ProgramROM.v" "" { Text "D:/CPU/ProgramROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "D:/CPU/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(58) " "Verilog HDL warning at ALU.v(58): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "D:/CPU/ALU.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716993604458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "D:/CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "D:/CPU/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelineregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelineregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.v" "" { Text "D:/CPU/PipelineRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC MCU.v(6) " "Verilog HDL Declaration information at MCU.v(6): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "MCU.v" "" { Text "D:/CPU/MCU.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716993604466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "MCU.v" "" { Text "D:/CPU/MCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/CPU/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993604469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_mem_reg_rd MCU.v(73) " "Verilog HDL Implicit Net warning at MCU.v(73): created implicit net for \"ex_mem_reg_rd\"" {  } { { "MCU.v" "" { Text "D:/CPU/MCU.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_wb_reg_rd MCU.v(74) " "Verilog HDL Implicit Net warning at MCU.v(74): created implicit net for \"mem_wb_reg_rd\"" {  } { { "MCU.v" "" { Text "D:/CPU/MCU.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU " "Elaborating entity \"MCU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716993604530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_mem_mem_read MCU.v(86) " "Verilog HDL or VHDL warning at MCU.v(86): object \"ex_mem_mem_read\" assigned a value but never read" {  } { { "MCU.v" "" { Text "D:/CPU/MCU.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716993604534 "|MCU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_mem_mem_write MCU.v(86) " "Verilog HDL or VHDL warning at MCU.v(86): object \"ex_mem_mem_write\" assigned a value but never read" {  } { { "MCU.v" "" { Text "D:/CPU/MCU.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716993604534 "|MCU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wb_alu_result MCU.v(87) " "Verilog HDL or VHDL warning at MCU.v(87): object \"mem_wb_alu_result\" assigned a value but never read" {  } { { "MCU.v" "" { Text "D:/CPU/MCU.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716993604534 "|MCU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "MCU.v" "PC" { Text "D:/CPU/MCU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramROM ProgramROM:ROM " "Elaborating entity \"ProgramROM\" for hierarchy \"ProgramROM:ROM\"" {  } { { "MCU.v" "ROM" { Text "D:/CPU/MCU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604538 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramROM.v(6) " "Net \"rom.data_a\" at ProgramROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramROM.v" "" { Text "D:/CPU/ProgramROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993604540 "|MCU|ProgramROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramROM.v(6) " "Net \"rom.waddr_a\" at ProgramROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramROM.v" "" { Text "D:/CPU/ProgramROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993604540 "|MCU|ProgramROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramROM.v(6) " "Net \"rom.we_a\" at ProgramROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramROM.v" "" { Text "D:/CPU/ProgramROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993604540 "|MCU|ProgramROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "MCU.v" "RF" { Text "D:/CPU/MCU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"alu:my_alu\"" {  } { { "MCU.v" "my_alu" { Text "D:/CPU/MCU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604543 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/CPU/ALU.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716993604547 "|MCU|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.v(26) " "Inferred latch for \"cout\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "D:/CPU/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604547 "|MCU|alu:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_with_carry_32bit alu:my_alu\|add_with_carry_32bit:adder " "Elaborating entity \"add_with_carry_32bit\" for hierarchy \"alu:my_alu\|add_with_carry_32bit:adder\"" {  } { { "ALU.v" "adder" { Text "D:/CPU/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:my_alu\|add_with_carry_32bit:adder\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:my_alu\|add_with_carry_32bit:adder\|full_adder:fa0\"" {  } { { "add_with_carry_32bit.v" "fa0" { Text "D:/CPU/add_with_carry_32bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ands_32bit alu:my_alu\|ands_32bit:ander " "Elaborating entity \"ands_32bit\" for hierarchy \"alu:my_alu\|ands_32bit:ander\"" {  } { { "ALU.v" "ander" { Text "D:/CPU/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate alu:my_alu\|ands_32bit:ander\|and_gate:and_loop\[0\].ag " "Elaborating entity \"and_gate\" for hierarchy \"alu:my_alu\|ands_32bit:ander\|and_gate:and_loop\[0\].ag\"" {  } { { "ands_32bit.v" "and_loop\[0\].ag" { Text "D:/CPU/ands_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orrs_32bit alu:my_alu\|orrs_32bit:orer " "Elaborating entity \"orrs_32bit\" for hierarchy \"alu:my_alu\|orrs_32bit:orer\"" {  } { { "ALU.v" "orer" { Text "D:/CPU/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate alu:my_alu\|orrs_32bit:orer\|or_gate:or_loop\[0\].og " "Elaborating entity \"or_gate\" for hierarchy \"alu:my_alu\|orrs_32bit:orer\|or_gate:or_loop\[0\].og\"" {  } { { "orrs_32bit.v" "or_loop\[0\].og" { Text "D:/CPU/orrs_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32bit alu:my_alu\|multiplier_32bit:muler " "Elaborating entity \"multiplier_32bit\" for hierarchy \"alu:my_alu\|multiplier_32bit:muler\"" {  } { { "ALU.v" "muler" { Text "D:/CPU/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604666 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_output multiplier_32bit.v(10) " "Verilog HDL Always Construct warning at multiplier_32bit.v(10): inferring latch(es) for variable \"adder_output\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_32bit.v" "" { Text "D:/CPU/multiplier_32bit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716993604674 "|MCU|alu:my_alu|multiplier_32bit:muler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DM\"" {  } { { "MCU.v" "DM" { Text "D:/CPU/MCU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:FU " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:FU\"" {  } { { "MCU.v" "FU" { Text "D:/CPU/MCU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993604678 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsber rsbs_32bit " "Node instance \"rsber\" instantiates undefined entity \"rsbs_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ALU.v" "rsber" { Text "D:/CPU/ALU.v" 20 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1716993604680 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "subber subtractor_32bit " "Node instance \"subber\" instantiates undefined entity \"subtractor_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ALU.v" "subber" { Text "D:/CPU/ALU.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1716993604681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file D:/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604758 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716993604855 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 29 08:40:04 2024 " "Processing ended: Wed May 29 08:40:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716993604855 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716993604855 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716993604855 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993604855 ""}
