// Seed: 3942305551
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  always @(negedge 1) id_4 <= id_0;
endmodule
