0.7
2020.2
May  7 2023
15:24:31
C:/Users/potato/Downloads/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
C:/Users/potato/Downloads/Lab3/Lab3.srcs/sim_1/new/testbench.v,1702544857,verilog,,,,testbench,,,,,,,,
C:/Users/potato/Downloads/Lab3/Lab3.srcs/sources_1/new/lab3.v,1702547301,verilog,,C:/Users/potato/Downloads/Lab3/Lab3.srcs/sim_1/new/testbench.v,,alu;alumux;controlunit;counter;datamemory;datapath;exemempipelineregister;fwdmuxa;fwdmuxb;idexepipelineregister;ifidpipelineregister;immediateextender;instructionmemory;memwbpipelineregister;pcadder;registerfile;regrtmultiplexer;wbmux,,,,,,,,
