Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Tue Mar 29 12:59:17 2022
| Host         : DESKTOP-9FAJBKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  15          
TIMING-20  Warning           Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: bt_plus (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bt_sub (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.612        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.612        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.923ns (27.034%)  route 2.491ns (72.966%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.710     6.401    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.497 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.781     8.278    sm_clk_BUFG
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.649 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.649    cnt_reg[20]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.062    15.261    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    cnt_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.519 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.519    cnt_reg[16]_i_1_n_6
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    cnt_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.498 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.498    cnt_reg[16]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    cnt_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.424 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.424    cnt_reg[16]_i_1_n_5
    SLICE_X51Y93         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    cnt_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.408 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.408    cnt_reg[16]_i_1_n_7
    SLICE_X51Y93         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.062    15.236    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.405    cnt_reg[12]_i_1_n_6
    SLICE_X51Y92         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.933    clk_50MHz_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.062    15.235    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.384 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.384    cnt_reg[12]_i_1_n_4
    SLICE_X51Y92         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.933    clk_50MHz_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.062    15.235    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.310 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.310    cnt_reg[12]_i_1_n_5
    SLICE_X51Y92         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.933    clk_50MHz_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.062    15.235    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    cnt_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.294 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.294    cnt_reg[12]_i_1_n_7
    SLICE_X51Y92         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.933    clk_50MHz_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.062    15.235    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.169    cnt_reg_n_0_[1]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.843 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    cnt_reg[0]_i_1_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    cnt_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.291    cnt_reg[8]_i_1_n_6
    SLICE_X51Y91         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.933    clk_50MHz_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)        0.062    15.235    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  7.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    cnt_reg_n_0_[11]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    cnt_reg[8]_i_1_n_4
    SLICE_X51Y91         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.732    cnt_reg_n_0_[3]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    cnt_reg[0]_i_1_n_4
    SLICE_X51Y89         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.105     1.587    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    cnt_reg_n_0_[7]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    cnt_reg[4]_i_1_n_4
    SLICE_X51Y90         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.730    cnt_reg_n_0_[12]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    cnt_reg[12]_i_1_n_7
    SLICE_X51Y92         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.731    cnt_reg_n_0_[16]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[16]_i_1_n_7
    SLICE_X51Y93         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.730    cnt_reg_n_0_[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    cnt_reg[4]_i_1_n_7
    SLICE_X51Y90         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.730    cnt_reg_n_0_[8]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    cnt_reg[8]_i_1_n_7
    SLICE_X51Y91         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.734    cnt_reg_n_0_[6]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    cnt_reg[4]_i_1_n_5
    SLICE_X51Y90         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.733    cnt_reg_n_0_[2]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    cnt_reg[0]_i_1_n_5
    SLICE_X51Y89         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.105     1.587    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[19]/Q
                         net (fo=8, routed)           0.133     1.758    dig[2]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    cnt_reg[16]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y92    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y92    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y92    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y92    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.786ns  (logic 4.923ns (35.714%)  route 8.862ns (64.286%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.862     2.371    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          1.150     3.645    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.769 f  kp1/SEG7_anode_OBUF[0]_inst_i_10/O
                         net (fo=2, routed)           0.836     4.605    kp1/SEG7_anode_OBUF[0]_inst_i_10_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.729 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.035     5.764    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.152     5.916 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.112    10.028    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    13.786 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.786    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.404ns  (logic 4.715ns (35.177%)  route 8.689ns (64.823%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 r  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.855     2.364    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.488 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.875     4.363    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.487 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.312     4.799    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     4.923 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.686     5.609    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124     5.733 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.094     9.827    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.404 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.404    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.248ns  (logic 4.699ns (35.468%)  route 8.549ns (64.532%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 r  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.855     2.364    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.488 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.875     4.363    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.487 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.312     4.799    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     4.923 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.982     5.905    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.029 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658     9.687    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.248 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.248    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.210ns  (logic 4.672ns (35.363%)  route 8.539ns (64.637%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 r  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.855     2.364    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.488 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.875     4.363    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.487 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.312     4.799    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     4.923 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.209     6.132    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.256 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.421     9.677    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.210 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.210    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.153ns  (logic 4.712ns (35.826%)  route 8.441ns (64.174%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.862     2.371    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          1.126     3.621    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124     3.745 f  kp1/SEG7_anode_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.634     4.379    kp1/SEG7_anode_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.503 r  kp1/SEG7_anode_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.258     5.761    kp1/SEG7_anode_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.885 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.694     9.579    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.153 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.153    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.927ns  (logic 4.924ns (38.094%)  route 8.002ns (61.906%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 r  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.855     2.364    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.488 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.875     4.363    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.487 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.312     4.799    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     4.923 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.982     5.905    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.152     6.057 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.111     9.168    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.927 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.927    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.795ns  (logic 4.940ns (38.610%)  route 7.855ns (61.390%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.862     2.371    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          1.126     3.621    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124     3.745 f  kp1/SEG7_anode_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.634     4.379    kp1/SEG7_anode_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.503 r  kp1/SEG7_anode_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.122     5.625    kp1/SEG7_anode_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.150     5.775 r  kp1/SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.244     9.019    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.776    12.795 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.795    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.675ns  (logic 4.863ns (38.368%)  route 7.812ns (61.632%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 r  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.855     2.364    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.124     2.488 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.875     4.363    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.487 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.312     4.799    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     4.923 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.209     6.132    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.153     6.285 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.694     8.979    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    12.675 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.675    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.333ns  (logic 4.675ns (37.910%)  route 7.657ns (62.090%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.862     2.371    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          1.150     3.645    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.769 f  kp1/SEG7_anode_OBUF[0]_inst_i_10/O
                         net (fo=2, routed)           0.836     4.605    kp1/SEG7_anode_OBUF[0]_inst_i_10_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.729 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.035     5.764    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124     5.888 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.907     8.795    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.333 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.333    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.298ns  (logic 4.900ns (39.840%)  route 7.398ns (60.160%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE                         0.000     0.000 r  kp1/CV1_reg[1]/C
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV1_reg[1]/Q
                         net (fo=4, routed)           0.867     1.385    kp1/CV1_reg_n_0_[1]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  kp1/operand[3]_i_3/O
                         net (fo=3, routed)           0.862     2.371    kp1/operand[3]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          0.979     3.474    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.146     3.620 r  kp1/SEG7_anode_OBUF[2]_inst_i_4/O
                         net (fo=4, routed)           0.837     4.457    kp1/SEG7_anode_OBUF[2]_inst_i_4_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.328     4.785 f  kp1/SEG7_anode_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.830     5.615    kp1/SEG7_anode_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.124     5.739 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.024     8.762    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.298 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.298    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/FSM_onehot_curr_col_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (53.955%)  route 0.140ns (46.045%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.140     0.304    kp1/CV4
    SLICE_X50Y94         FDRE                                         r  kp1/FSM_onehot_curr_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.844%)  route 0.146ns (47.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[0]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[0]/Q
                         net (fo=8, routed)           0.146     0.310    kp1/CV1
    SLICE_X50Y93         FDRE                                         r  kp1/CV1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.844%)  route 0.146ns (47.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[0]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[0]/Q
                         net (fo=8, routed)           0.146     0.310    kp1/CV1
    SLICE_X50Y93         FDRE                                         r  kp1/CV1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.844%)  route 0.146ns (47.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[0]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[0]/Q
                         net (fo=8, routed)           0.146     0.310    kp1/CV1
    SLICE_X50Y93         FDRE                                         r  kp1/CV1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV1_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.844%)  route 0.146ns (47.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[0]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[0]/Q
                         net (fo=8, routed)           0.146     0.310    kp1/CV1
    SLICE_X50Y93         FDRE                                         r  kp1/CV1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pr_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.074%)  route 0.134ns (41.926%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  pr_state_reg[2]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pr_state_reg[2]/Q
                         net (fo=50, routed)          0.134     0.275    pr_state[2]
    SLICE_X45Y94         LUT4 (Prop_lut4_I1_O)        0.045     0.320 r  acc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.320    nx_acc[4]
    SLICE_X45Y94         FDCE                                         r  acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            operand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.230ns (66.471%)  route 0.116ns (33.529%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE                         0.000     0.000 r  operand_reg[3]/C
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  operand_reg[3]/Q
                         net (fo=3, routed)           0.116     0.244    operand[3]
    SLICE_X49Y94         LUT2 (Prop_lut2_I0_O)        0.102     0.346 r  operand[7]_i_1/O
                         net (fo=1, routed)           0.000     0.346    nx_operand[7]
    SLICE_X49Y94         FDCE                                         r  operand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.345%)  route 0.182ns (52.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.182     0.346    kp1/CV3
    SLICE_X48Y92         FDRE                                         r  kp1/CV3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.345%)  route 0.182ns (52.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.182     0.346    kp1/CV3
    SLICE_X48Y92         FDRE                                         r  kp1/CV3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pr_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.828%)  route 0.180ns (49.172%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE                         0.000     0.000 r  pr_state_reg[0]/C
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pr_state_reg[0]/Q
                         net (fo=39, routed)          0.180     0.321    pr_state[0]
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  acc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.366    nx_acc[8]
    SLICE_X44Y95         FDCE                                         r  acc_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.859ns  (logic 4.967ns (38.630%)  route 7.891ns (61.370%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.163     6.853    dig[0]
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.152     7.005 f  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.858     7.863    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.189 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.723     8.913    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.035    10.072    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.152    10.224 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.112    14.336    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    18.094 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.094    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.427ns  (logic 4.759ns (38.296%)  route 7.668ns (61.704%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.163     6.853    dig[0]
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.152     7.005 f  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.858     7.863    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.189 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.723     8.913    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.830     9.867    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.991 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.094    14.085    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.662 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.662    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.185ns  (logic 4.513ns (37.036%)  route 7.672ns (62.964%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.163     6.853    dig[0]
    SLICE_X49Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.977 f  SEG7_seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           1.040     8.017    kp1/SEG7_seg_OBUF[6]_inst_i_5_1
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.141 f  kp1/SEG7_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.829     8.971    kp1/SEG7_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.095 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.982    10.077    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124    10.201 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658    13.859    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.419 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.419    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.147ns  (logic 4.486ns (36.927%)  route 7.662ns (63.073%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.163     6.853    dig[0]
    SLICE_X49Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.977 f  SEG7_seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           1.040     8.017    kp1/SEG7_seg_OBUF[6]_inst_i_5_1
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.141 f  kp1/SEG7_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.829     8.971    kp1/SEG7_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.095 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.209    10.303    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.124    10.427 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.421    13.848    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.382 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.382    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.863ns  (logic 4.738ns (39.940%)  route 7.125ns (60.060%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.163     6.853    dig[0]
    SLICE_X49Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.977 f  SEG7_seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           1.040     8.017    kp1/SEG7_seg_OBUF[6]_inst_i_5_1
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.141 f  kp1/SEG7_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.829     8.971    kp1/SEG7_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.095 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.982    10.077    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.152    10.229 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.111    13.340    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    17.098 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.098    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.612ns  (logic 4.677ns (40.279%)  route 6.935ns (59.721%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.163     6.853    dig[0]
    SLICE_X49Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.977 f  SEG7_seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           1.040     8.017    kp1/SEG7_seg_OBUF[6]_inst_i_5_1
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.141 f  kp1/SEG7_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.829     8.971    kp1/SEG7_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.095 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.209    10.303    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.153    10.456 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.694    13.150    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    16.846 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.846    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 4.719ns (41.377%)  route 6.686ns (58.623%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.163     6.853    dig[0]
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.152     7.005 f  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.858     7.863    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.189 r  kp1/SEG7_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.723     8.913    kp1/SEG7_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.035    10.072    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.124    10.196 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.907    13.103    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.640 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.640    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.240ns (45.828%)  route 5.011ns (54.172%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[18]/Q
                         net (fo=8, routed)           1.152     6.843    dig[1]
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.124     6.967 f  SEG7_anode_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.835     7.802    kp1/SEG7_anode[1]
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.024    10.950    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.486 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.486    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.172ns  (logic 4.154ns (45.293%)  route 5.018ns (54.707%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[17]/Q
                         net (fo=11, routed)          1.324     7.014    kp1/dig[0]
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.694    10.833    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.407 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.407    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 4.466ns (50.680%)  route 4.346ns (49.320%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  cnt_reg[18]/Q
                         net (fo=8, routed)           1.152     6.843    dig[1]
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.146     6.989 f  SEG7_anode_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.313     7.302    kp1/SEG7_anode[0]
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.328     7.630 r  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.881    10.510    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    14.046 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.046    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.534ns (55.700%)  route 1.220ns (44.300%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    dig[0]
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.046     1.901 f  SEG7_anode_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.123     2.024    kp1/SEG7_anode[0]
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.111     2.135 r  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.868     3.003    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.239 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.239    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.514ns (54.538%)  route 1.262ns (45.462%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  cnt_reg[18]/Q
                         net (fo=8, routed)           0.222     1.847    kp1/dig[1]
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.047     1.894 r  kp1/SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.040     2.934    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.326     4.260 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.260    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.461ns (51.200%)  route 1.392ns (48.800%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  cnt_reg[18]/Q
                         net (fo=8, routed)           0.146     1.771    kp1/dig[1]
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.246     3.063    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.337 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.337    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.467ns (50.419%)  route 1.443ns (49.581%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    dig[0]
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.900 f  SEG7_anode_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.287     2.188    kp1/SEG7_anode[1]
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.045     2.233 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.926     3.158    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.395 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.395    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.469ns (49.831%)  route 1.479ns (50.169%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    kp1/dig[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.312     2.213    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.045     2.258 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.937     3.194    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.433 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.433    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.487ns (50.010%)  route 1.487ns (49.990%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    kp1/dig[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.448     2.348    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.042     2.390 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.809     3.199    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.259     4.458 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.458    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.133ns  (logic 1.547ns (49.375%)  route 1.586ns (50.625%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    kp1/dig[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.366     2.266    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.043     2.309 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.990     3.299    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.617 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.617    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.465ns (43.809%)  route 1.880ns (56.191%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    kp1/dig[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.448     2.348    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.045     2.393 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.202     3.595    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.829 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.829    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.392ns  (logic 1.492ns (43.990%)  route 1.900ns (56.010%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    kp1/dig[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.366     2.266    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.311 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.304     3.615    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.877 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.877    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.496ns  (logic 1.508ns (43.150%)  route 1.987ns (56.850%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.230     1.855    kp1/dig[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.275     2.175    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.220 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.483     3.703    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.980 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.980    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





