#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ed47021810 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v000001ed4709dec0_0 .net "PC", 31 0, L_000001ed470fb950;  1 drivers
v000001ed4709df60_0 .net "cycles_consumed", 31 0, v000001ed4709d920_0;  1 drivers
v000001ed4709e780_0 .var "input_clk", 0 0;
v000001ed4709e000_0 .var "rst", 0 0;
S_000001ed47028eb0 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_000001ed47021810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_000001ed4700ab30 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_000001ed4701c8a0 .functor NOR 1, v000001ed4709e780_0, v000001ed4709c3e0_0, C4<0>, C4<0>;
L_000001ed470fb950 .functor BUFZ 32, v000001ed47093810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4709c200_0 .net "EX_FLUSH", 0 0, L_000001ed4701d080;  1 drivers
v000001ed4709aea0_0 .net "EX_INST", 31 0, v000001ed47081dd0_0;  1 drivers
v000001ed4709c5c0_0 .net "EX_Immed", 31 0, v000001ed47082230_0;  1 drivers
v000001ed4709ac20_0 .net "EX_PC", 31 0, v000001ed47080d90_0;  1 drivers
v000001ed4709b440_0 .net "EX_PFC", 31 0, v000001ed470810b0_0;  1 drivers
v000001ed4709ca20_0 .net "EX_PFC_to_IF", 31 0, L_000001ed470e7e60;  1 drivers
v000001ed4709d100_0 .net "EX_memread", 0 0, v000001ed47081510_0;  1 drivers
v000001ed4709c660_0 .net "EX_memwrite", 0 0, v000001ed47081e70_0;  1 drivers
v000001ed4709bbc0_0 .net "EX_opcode", 6 0, v000001ed470822d0_0;  1 drivers
v000001ed4709b800_0 .net "EX_rd_ind", 4 0, v000001ed47081a10_0;  1 drivers
v000001ed4709b620_0 .net "EX_regwrite", 0 0, v000001ed47082550_0;  1 drivers
v000001ed4709b120_0 .net "EX_rs1", 31 0, v000001ed47081ab0_0;  1 drivers
v000001ed4709b940_0 .net "EX_rs1_ind", 4 0, v000001ed47081b50_0;  1 drivers
v000001ed4709bc60_0 .net "EX_rs2", 31 0, v000001ed47081bf0_0;  1 drivers
v000001ed4709cb60_0 .net "EX_rs2_ind", 4 0, v000001ed47081f10_0;  1 drivers
v000001ed4709ce80_0 .net "ID_FLUSH_buf", 0 0, L_000001ed470fb4f0;  1 drivers
v000001ed4709bd00_0 .net "ID_INST", 31 0, v000001ed47092190_0;  1 drivers
v000001ed4709b3a0_0 .net "ID_Immed", 31 0, v000001ed47083de0_0;  1 drivers
v000001ed4709acc0_0 .net "ID_PC", 31 0, v000001ed47094670_0;  1 drivers
v000001ed4709b1c0_0 .net "ID_PFC", 31 0, L_000001ed470e8860;  1 drivers
v000001ed4709ad60_0 .net "ID_memread", 0 0, L_000001ed470e75a0;  1 drivers
v000001ed4709bee0_0 .net "ID_memwrite", 0 0, L_000001ed470e7aa0;  1 drivers
v000001ed4709c840_0 .net "ID_opcode", 6 0, v000001ed47093c70_0;  1 drivers
v000001ed4709ae00_0 .net "ID_rd_ind", 4 0, v000001ed470925f0_0;  1 drivers
v000001ed4709b260_0 .net "ID_regwrite", 0 0, L_000001ed470e89a0;  1 drivers
v000001ed4709b4e0_0 .net "ID_rs1", 31 0, L_000001ed46fd44b0;  1 drivers
v000001ed4709d1a0_0 .net "ID_rs1_ind", 4 0, v000001ed47092a50_0;  1 drivers
v000001ed4709c020_0 .net "ID_rs2", 31 0, L_000001ed46fd48a0;  1 drivers
v000001ed4709c160_0 .net "ID_rs2_ind", 4 0, v000001ed47092cd0_0;  1 drivers
v000001ed4709b080_0 .net "IF_FLUSH", 0 0, v000001ed47084100_0;  1 drivers
v000001ed4709c700_0 .net "IF_INST", 31 0, L_000001ed46fd4360;  1 drivers
v000001ed4709b580_0 .net "IF_pc", 31 0, v000001ed47093810_0;  1 drivers
v000001ed4709b6c0_0 .net "MEM_ALU_OUT", 31 0, v000001ed470749e0_0;  1 drivers
v000001ed4709b760_0 .net "MEM_Data_mem_out", 31 0, v000001ed47092c30_0;  1 drivers
v000001ed4709bda0_0 .net "MEM_FLUSH", 0 0, L_000001ed4701d0f0;  1 drivers
v000001ed4709c7a0_0 .net "MEM_INST", 31 0, v000001ed470748a0_0;  1 drivers
v000001ed4709b8a0_0 .net "MEM_PC", 31 0, v000001ed47073fe0_0;  1 drivers
v000001ed4709af40_0 .net "MEM_memread", 0 0, v000001ed47074080_0;  1 drivers
v000001ed4709be40_0 .net "MEM_memwrite", 0 0, v000001ed47075700_0;  1 drivers
v000001ed4709bf80_0 .net "MEM_opcode", 6 0, v000001ed47073cc0_0;  1 drivers
v000001ed4709c8e0_0 .net "MEM_rd_ind", 4 0, v000001ed470750c0_0;  1 drivers
v000001ed4709c2a0_0 .net "MEM_regwrite", 0 0, v000001ed47075020_0;  1 drivers
v000001ed4709c340_0 .net "MEM_rs1_ind", 4 0, v000001ed47075520_0;  1 drivers
v000001ed4709c980_0 .net "MEM_rs2", 31 0, v000001ed47075660_0;  1 drivers
v000001ed4709aa40_0 .net "MEM_rs2_ind", 4 0, v000001ed47074940_0;  1 drivers
v000001ed4709afe0_0 .net "PC", 31 0, L_000001ed470fb950;  alias, 1 drivers
v000001ed4709cac0_0 .net "WB_ALU_OUT", 31 0, v000001ed47095070_0;  1 drivers
v000001ed4709cc00_0 .net "WB_Data_mem_out", 31 0, v000001ed47094710_0;  1 drivers
v000001ed4709cca0_0 .net "WB_INST", 31 0, v000001ed470947b0_0;  1 drivers
v000001ed4709cd40_0 .net "WB_PC", 31 0, v000001ed47095390_0;  1 drivers
v000001ed4709ab80_0 .net "WB_memread", 0 0, v000001ed47094e90_0;  1 drivers
v000001ed4709cde0_0 .net "WB_memwrite", 0 0, v000001ed47094a30_0;  1 drivers
v000001ed4709cf20_0 .net "WB_opcode", 6 0, v000001ed47095110_0;  1 drivers
v000001ed4709cfc0_0 .net "WB_rd_ind", 4 0, v000001ed47094990_0;  1 drivers
v000001ed4709d2e0_0 .net "WB_regwrite", 0 0, v000001ed470951b0_0;  1 drivers
v000001ed4709e140_0 .net "WB_rs1_ind", 4 0, v000001ed47095a70_0;  1 drivers
v000001ed4709d380_0 .net "WB_rs2", 31 0, v000001ed47095250_0;  1 drivers
v000001ed4709d7e0_0 .net "WB_rs2_ind", 4 0, v000001ed47095430_0;  1 drivers
v000001ed4709e6e0_0 .net "Wrong_prediction", 0 0, L_000001ed470fad80;  1 drivers
v000001ed4709d880_0 .net "alu_out", 31 0, v000001ed4707e300_0;  1 drivers
v000001ed4709dba0_0 .net "alu_selA", 1 0, v000001ed47081830_0;  1 drivers
v000001ed4709dc40_0 .net "alu_selB", 2 0, v000001ed470818d0_0;  1 drivers
v000001ed4709d9c0_0 .net "clk", 0 0, L_000001ed4701c8a0;  1 drivers
v000001ed4709d920_0 .var "cycles_consumed", 31 0;
v000001ed4709d6a0_0 .net "exception_flag", 0 0, L_000001ed470e8720;  1 drivers
o000001ed4702df88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ed4709db00_0 .net "forwarded_data", 31 0, o000001ed4702df88;  0 drivers
v000001ed4709dce0_0 .net "hlt", 0 0, v000001ed4709c3e0_0;  1 drivers
v000001ed4709dd80_0 .net "id_flush", 0 0, L_000001ed4701d010;  1 drivers
v000001ed4709de20_0 .net "if_id_write", 0 0, v000001ed47083d40_0;  1 drivers
v000001ed4709da60_0 .net "input_clk", 0 0, v000001ed4709e780_0;  1 drivers
v000001ed4709d560_0 .net "pc_src", 2 0, L_000001ed470e6f60;  1 drivers
v000001ed4709e820_0 .net "pc_write", 0 0, v000001ed470833e0_0;  1 drivers
v000001ed4709d740_0 .net "rs2_out", 31 0, v000001ed4707f520_0;  1 drivers
v000001ed4709d420_0 .net "rst", 0 0, v000001ed4709e000_0;  1 drivers
v000001ed4709e5a0_0 .net "store_rs2_forward", 1 0, v000001ed47081d30_0;  1 drivers
v000001ed4709e280_0 .net "wdata_to_reg_file", 31 0, v000001ed4709c520_0;  1 drivers
S_000001ed47029040 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_000001ed47029610 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed47029648 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed47029680 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed470296b8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed470296f0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed47029728 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed47029760 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed47029798 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed470297d0 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed47029808 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed47029840 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed47029878 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed470298b0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed470298e8 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_000001ed47029920 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_000001ed47029958 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed47029990 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed470299c8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed47029a00 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed47029a38 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed47029a70 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed47029aa8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed47029ae0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed47029b18 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed47029b50 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed47029b88 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed47029bc0 .param/l "xori" 0 5 10, C4<1001110>;
L_000001ed4701d470 .functor OR 1, L_000001ed4709e0a0, L_000001ed4709e1e0, C4<0>, C4<0>;
L_000001ed4701c830 .functor OR 1, L_000001ed4701d470, L_000001ed4709e320, C4<0>, C4<0>;
L_000001ed4701d2b0 .functor OR 1, L_000001ed4701c830, L_000001ed4709e3c0, C4<0>, C4<0>;
L_000001ed4701cc90 .functor OR 1, L_000001ed4701d2b0, L_000001ed4709e460, C4<0>, C4<0>;
L_000001ed4701d4e0 .functor OR 1, L_000001ed4701cc90, L_000001ed4709e500, C4<0>, C4<0>;
L_000001ed4701c6e0 .functor OR 1, L_000001ed4701d4e0, L_000001ed4709e640, C4<0>, C4<0>;
L_000001ed4701d320 .functor OR 1, L_000001ed4701c6e0, L_000001ed4709e8c0, C4<0>, C4<0>;
L_000001ed4701d390 .functor OR 1, L_000001ed4701d320, L_000001ed4709d240, C4<0>, C4<0>;
L_000001ed4701c750 .functor OR 1, L_000001ed4701d390, L_000001ed4709d4c0, C4<0>, C4<0>;
L_000001ed4701d550 .functor OR 1, L_000001ed4701c750, L_000001ed4709d600, C4<0>, C4<0>;
L_000001ed4701c910 .functor OR 1, L_000001ed4701d550, L_000001ed470e76e0, C4<0>, C4<0>;
L_000001ed4701ca60 .functor OR 1, L_000001ed4701c910, L_000001ed470e6ce0, C4<0>, C4<0>;
L_000001ed4701d1d0 .functor OR 1, L_000001ed4701ca60, L_000001ed470e7140, C4<0>, C4<0>;
L_000001ed4701cd70 .functor OR 1, L_000001ed4701d1d0, L_000001ed470e7500, C4<0>, C4<0>;
L_000001ed4701ce50 .functor OR 1, L_000001ed4701cd70, L_000001ed470e73c0, C4<0>, C4<0>;
L_000001ed4701d400 .functor OR 1, L_000001ed4701ce50, L_000001ed470e7460, C4<0>, C4<0>;
L_000001ed4701c980 .functor OR 1, L_000001ed4701d400, L_000001ed470e6c40, C4<0>, C4<0>;
L_000001ed4701cad0 .functor OR 1, L_000001ed4701c980, L_000001ed470e7780, C4<0>, C4<0>;
L_000001ed4701cfa0 .functor OR 1, L_000001ed4701cad0, L_000001ed470e6ba0, C4<0>, C4<0>;
L_000001ed4701cb40 .functor OR 1, L_000001ed4701cfa0, L_000001ed470e8ea0, C4<0>, C4<0>;
L_000001ed4701cbb0 .functor OR 1, L_000001ed4701cb40, L_000001ed470e85e0, C4<0>, C4<0>;
L_000001ed4701cf30 .functor OR 1, L_000001ed4701cbb0, L_000001ed470e7d20, C4<0>, C4<0>;
L_000001ed4701cd00 .functor OR 1, L_000001ed4701cf30, L_000001ed470e8e00, C4<0>, C4<0>;
L_000001ed4701cde0 .functor OR 1, L_000001ed4701cd00, L_000001ed470e8680, C4<0>, C4<0>;
L_000001ed4701d010 .functor BUFZ 1, L_000001ed470e8720, C4<0>, C4<0>, C4<0>;
L_000001ed4701d080 .functor BUFZ 1, L_000001ed470e8720, C4<0>, C4<0>, C4<0>;
L_000001ed4701d0f0 .functor BUFZ 1, L_000001ed470e8720, C4<0>, C4<0>, C4<0>;
v000001ed46fffec0_0 .net "EX_FLUSH", 0 0, L_000001ed4701d080;  alias, 1 drivers
v000001ed47000e60_0 .net "ID_PC", 31 0, v000001ed47094670_0;  alias, 1 drivers
v000001ed470003c0_0 .net "ID_opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
v000001ed470010e0_0 .net "MEM_FLUSH", 0 0, L_000001ed4701d0f0;  alias, 1 drivers
L_000001ed4709e9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ed46ffff60_0 .net/2u *"_ivl_0", 0 0, L_000001ed4709e9f8;  1 drivers
v000001ed47000500_0 .net *"_ivl_101", 0 0, L_000001ed4701d400;  1 drivers
L_000001ed4709ef08 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001ed47001360_0 .net/2u *"_ivl_102", 6 0, L_000001ed4709ef08;  1 drivers
v000001ed47001400_0 .net *"_ivl_104", 0 0, L_000001ed470e6c40;  1 drivers
v000001ed47000a00_0 .net *"_ivl_107", 0 0, L_000001ed4701c980;  1 drivers
L_000001ed4709ef50 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001ed47000aa0_0 .net/2u *"_ivl_108", 6 0, L_000001ed4709ef50;  1 drivers
v000001ed47000d20_0 .net *"_ivl_11", 0 0, L_000001ed4701d470;  1 drivers
v000001ed46fd3140_0 .net *"_ivl_110", 0 0, L_000001ed470e7780;  1 drivers
v000001ed46fd3320_0 .net *"_ivl_113", 0 0, L_000001ed4701cad0;  1 drivers
L_000001ed4709ef98 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001ed46fd2420_0 .net/2u *"_ivl_114", 6 0, L_000001ed4709ef98;  1 drivers
v000001ed46fd1ac0_0 .net *"_ivl_116", 0 0, L_000001ed470e6ba0;  1 drivers
v000001ed47072390_0 .net *"_ivl_119", 0 0, L_000001ed4701cfa0;  1 drivers
L_000001ed4709ead0 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v000001ed47071e90_0 .net/2u *"_ivl_12", 6 0, L_000001ed4709ead0;  1 drivers
L_000001ed4709efe0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001ed47072e30_0 .net/2u *"_ivl_120", 6 0, L_000001ed4709efe0;  1 drivers
v000001ed470729d0_0 .net *"_ivl_122", 0 0, L_000001ed470e8ea0;  1 drivers
v000001ed47073150_0 .net *"_ivl_125", 0 0, L_000001ed4701cb40;  1 drivers
L_000001ed4709f028 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v000001ed47073290_0 .net/2u *"_ivl_126", 6 0, L_000001ed4709f028;  1 drivers
v000001ed47072a70_0 .net *"_ivl_128", 0 0, L_000001ed470e85e0;  1 drivers
v000001ed47072750_0 .net *"_ivl_131", 0 0, L_000001ed4701cbb0;  1 drivers
L_000001ed4709f070 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v000001ed47073330_0 .net/2u *"_ivl_132", 6 0, L_000001ed4709f070;  1 drivers
v000001ed47072430_0 .net *"_ivl_134", 0 0, L_000001ed470e7d20;  1 drivers
v000001ed47073830_0 .net *"_ivl_137", 0 0, L_000001ed4701cf30;  1 drivers
L_000001ed4709f0b8 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v000001ed470722f0_0 .net/2u *"_ivl_138", 6 0, L_000001ed4709f0b8;  1 drivers
v000001ed470731f0_0 .net *"_ivl_14", 0 0, L_000001ed4709e320;  1 drivers
v000001ed47071fd0_0 .net *"_ivl_140", 0 0, L_000001ed470e8e00;  1 drivers
v000001ed47072b10_0 .net *"_ivl_143", 0 0, L_000001ed4701cd00;  1 drivers
L_000001ed4709f100 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001ed470721b0_0 .net/2u *"_ivl_144", 6 0, L_000001ed4709f100;  1 drivers
v000001ed470724d0_0 .net *"_ivl_146", 0 0, L_000001ed470e8680;  1 drivers
v000001ed470733d0_0 .net *"_ivl_149", 0 0, L_000001ed4701cde0;  1 drivers
L_000001ed4709f148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ed470738d0_0 .net/2u *"_ivl_150", 0 0, L_000001ed4709f148;  1 drivers
L_000001ed4709f190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ed47071cb0_0 .net/2u *"_ivl_152", 0 0, L_000001ed4709f190;  1 drivers
v000001ed47072570_0 .net *"_ivl_154", 0 0, L_000001ed470e8f40;  1 drivers
v000001ed47073970_0 .net *"_ivl_17", 0 0, L_000001ed4701c830;  1 drivers
L_000001ed4709eb18 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001ed47072070_0 .net/2u *"_ivl_18", 6 0, L_000001ed4709eb18;  1 drivers
L_000001ed4709ea40 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v000001ed47073470_0 .net/2u *"_ivl_2", 6 0, L_000001ed4709ea40;  1 drivers
v000001ed47071d50_0 .net *"_ivl_20", 0 0, L_000001ed4709e3c0;  1 drivers
v000001ed47072cf0_0 .net *"_ivl_23", 0 0, L_000001ed4701d2b0;  1 drivers
L_000001ed4709eb60 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v000001ed47071df0_0 .net/2u *"_ivl_24", 6 0, L_000001ed4709eb60;  1 drivers
v000001ed470735b0_0 .net *"_ivl_26", 0 0, L_000001ed4709e460;  1 drivers
v000001ed47073510_0 .net *"_ivl_29", 0 0, L_000001ed4701cc90;  1 drivers
L_000001ed4709eba8 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v000001ed47072610_0 .net/2u *"_ivl_30", 6 0, L_000001ed4709eba8;  1 drivers
v000001ed470727f0_0 .net *"_ivl_32", 0 0, L_000001ed4709e500;  1 drivers
v000001ed470726b0_0 .net *"_ivl_35", 0 0, L_000001ed4701d4e0;  1 drivers
L_000001ed4709ebf0 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v000001ed47073650_0 .net/2u *"_ivl_36", 6 0, L_000001ed4709ebf0;  1 drivers
v000001ed470736f0_0 .net *"_ivl_38", 0 0, L_000001ed4709e640;  1 drivers
v000001ed47072bb0_0 .net *"_ivl_4", 0 0, L_000001ed4709e0a0;  1 drivers
v000001ed47072c50_0 .net *"_ivl_41", 0 0, L_000001ed4701c6e0;  1 drivers
L_000001ed4709ec38 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v000001ed47072d90_0 .net/2u *"_ivl_42", 6 0, L_000001ed4709ec38;  1 drivers
v000001ed47072930_0 .net *"_ivl_44", 0 0, L_000001ed4709e8c0;  1 drivers
v000001ed47072890_0 .net *"_ivl_47", 0 0, L_000001ed4701d320;  1 drivers
L_000001ed4709ec80 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v000001ed47073790_0 .net/2u *"_ivl_48", 6 0, L_000001ed4709ec80;  1 drivers
v000001ed47072ed0_0 .net *"_ivl_50", 0 0, L_000001ed4709d240;  1 drivers
v000001ed47071f30_0 .net *"_ivl_53", 0 0, L_000001ed4701d390;  1 drivers
L_000001ed4709ecc8 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v000001ed47073a10_0 .net/2u *"_ivl_54", 6 0, L_000001ed4709ecc8;  1 drivers
v000001ed47072f70_0 .net *"_ivl_56", 0 0, L_000001ed4709d4c0;  1 drivers
v000001ed47073010_0 .net *"_ivl_59", 0 0, L_000001ed4701c750;  1 drivers
L_000001ed4709ea88 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v000001ed47073ab0_0 .net/2u *"_ivl_6", 6 0, L_000001ed4709ea88;  1 drivers
L_000001ed4709ed10 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v000001ed47073b50_0 .net/2u *"_ivl_60", 6 0, L_000001ed4709ed10;  1 drivers
v000001ed47072110_0 .net *"_ivl_62", 0 0, L_000001ed4709d600;  1 drivers
v000001ed47072250_0 .net *"_ivl_65", 0 0, L_000001ed4701d550;  1 drivers
L_000001ed4709ed58 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v000001ed470730b0_0 .net/2u *"_ivl_66", 6 0, L_000001ed4709ed58;  1 drivers
v000001ed470755c0_0 .net *"_ivl_68", 0 0, L_000001ed470e76e0;  1 drivers
v000001ed47073e00_0 .net *"_ivl_71", 0 0, L_000001ed4701c910;  1 drivers
L_000001ed4709eda0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001ed47074620_0 .net/2u *"_ivl_72", 6 0, L_000001ed4709eda0;  1 drivers
v000001ed47075200_0 .net *"_ivl_74", 0 0, L_000001ed470e6ce0;  1 drivers
v000001ed47074f80_0 .net *"_ivl_77", 0 0, L_000001ed4701ca60;  1 drivers
L_000001ed4709ede8 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v000001ed47075340_0 .net/2u *"_ivl_78", 6 0, L_000001ed4709ede8;  1 drivers
v000001ed47074d00_0 .net *"_ivl_8", 0 0, L_000001ed4709e1e0;  1 drivers
v000001ed47073ea0_0 .net *"_ivl_80", 0 0, L_000001ed470e7140;  1 drivers
v000001ed47074c60_0 .net *"_ivl_83", 0 0, L_000001ed4701d1d0;  1 drivers
L_000001ed4709ee30 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001ed470753e0_0 .net/2u *"_ivl_84", 6 0, L_000001ed4709ee30;  1 drivers
v000001ed47073f40_0 .net *"_ivl_86", 0 0, L_000001ed470e7500;  1 drivers
v000001ed47074300_0 .net *"_ivl_89", 0 0, L_000001ed4701cd70;  1 drivers
L_000001ed4709ee78 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v000001ed470741c0_0 .net/2u *"_ivl_90", 6 0, L_000001ed4709ee78;  1 drivers
v000001ed470746c0_0 .net *"_ivl_92", 0 0, L_000001ed470e73c0;  1 drivers
v000001ed47075840_0 .net *"_ivl_95", 0 0, L_000001ed4701ce50;  1 drivers
L_000001ed4709eec0 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001ed47074760_0 .net/2u *"_ivl_96", 6 0, L_000001ed4709eec0;  1 drivers
v000001ed470752a0_0 .net *"_ivl_98", 0 0, L_000001ed470e7460;  1 drivers
v000001ed470744e0_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47074da0_0 .net "excep_flag", 0 0, L_000001ed470e8720;  alias, 1 drivers
v000001ed47073d60_0 .net "id_flush", 0 0, L_000001ed4701d010;  alias, 1 drivers
v000001ed47074440_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
L_000001ed4709e0a0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ea40;
L_000001ed4709e1e0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ea88;
L_000001ed4709e320 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ead0;
L_000001ed4709e3c0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709eb18;
L_000001ed4709e460 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709eb60;
L_000001ed4709e500 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709eba8;
L_000001ed4709e640 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ebf0;
L_000001ed4709e8c0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ec38;
L_000001ed4709d240 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ec80;
L_000001ed4709d4c0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ecc8;
L_000001ed4709d600 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ed10;
L_000001ed470e76e0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ed58;
L_000001ed470e6ce0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709eda0;
L_000001ed470e7140 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ede8;
L_000001ed470e7500 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ee30;
L_000001ed470e73c0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ee78;
L_000001ed470e7460 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709eec0;
L_000001ed470e6c40 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ef08;
L_000001ed470e7780 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ef50;
L_000001ed470e6ba0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709ef98;
L_000001ed470e8ea0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709efe0;
L_000001ed470e85e0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f028;
L_000001ed470e7d20 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f070;
L_000001ed470e8e00 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f0b8;
L_000001ed470e8680 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f100;
L_000001ed470e8f40 .functor MUXZ 1, L_000001ed4709f190, L_000001ed4709f148, L_000001ed4701cde0, C4<>;
L_000001ed470e8720 .functor MUXZ 1, L_000001ed470e8f40, L_000001ed4709e9f8, v000001ed4709e000_0, C4<>;
S_000001ed46e6b3e0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v000001ed47075480_0 .net "EX_ALU_OUT", 31 0, v000001ed4707e300_0;  alias, 1 drivers
v000001ed47074b20_0 .net "EX_FLUSH", 0 0, L_000001ed4701d080;  alias, 1 drivers
v000001ed47074580_0 .net "EX_INST", 31 0, v000001ed47081dd0_0;  alias, 1 drivers
v000001ed47074bc0_0 .net "EX_PC", 31 0, v000001ed47080d90_0;  alias, 1 drivers
v000001ed47075160_0 .net "EX_memread", 0 0, v000001ed47081510_0;  alias, 1 drivers
v000001ed470743a0_0 .net "EX_memwrite", 0 0, v000001ed47081e70_0;  alias, 1 drivers
v000001ed47074e40_0 .net "EX_opcode", 6 0, v000001ed470822d0_0;  alias, 1 drivers
v000001ed47074a80_0 .net "EX_rd_ind", 4 0, v000001ed47081a10_0;  alias, 1 drivers
v000001ed47074ee0_0 .net "EX_regwrite", 0 0, v000001ed47082550_0;  alias, 1 drivers
v000001ed47074800_0 .net "EX_rs1_ind", 4 0, v000001ed47081b50_0;  alias, 1 drivers
v000001ed47075ac0_0 .net "EX_rs2", 31 0, v000001ed4707f520_0;  alias, 1 drivers
v000001ed47075b60_0 .net "EX_rs2_ind", 4 0, v000001ed47081f10_0;  alias, 1 drivers
v000001ed470749e0_0 .var "MEM_ALU_OUT", 31 0;
v000001ed470748a0_0 .var "MEM_INST", 31 0;
v000001ed47073fe0_0 .var "MEM_PC", 31 0;
v000001ed47074080_0 .var "MEM_memread", 0 0;
v000001ed47075700_0 .var "MEM_memwrite", 0 0;
v000001ed47073cc0_0 .var "MEM_opcode", 6 0;
v000001ed470750c0_0 .var "MEM_rd_ind", 4 0;
v000001ed47075020_0 .var "MEM_regwrite", 0 0;
v000001ed47075520_0 .var "MEM_rs1_ind", 4 0;
v000001ed47075660_0 .var "MEM_rs2", 31 0;
v000001ed47074940_0 .var "MEM_rs2_ind", 4 0;
v000001ed47074260_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47074120_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
E_000001ed4700ac30/0 .event negedge, v000001ed470744e0_0;
E_000001ed4700ac30/1 .event posedge, v000001ed47074440_0;
E_000001ed4700ac30 .event/or E_000001ed4700ac30/0, E_000001ed4700ac30/1;
S_000001ed46e9e400 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_000001ed4707dc90 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed4707dcc8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed4707dd00 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed4707dd38 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed4707dd70 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed4707dda8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed4707dde0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed4707de18 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed4707de50 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed4707de88 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed4707dec0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed4707def8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed4707df30 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed4707df68 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed4707dfa0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed4707dfd8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed4707e010 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed4707e048 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed4707e080 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed4707e0b8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed4707e0f0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed4707e128 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed4707e160 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed4707e198 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed4707e1d0 .param/l "xori" 0 5 10, C4<1001110>;
L_000001ed470fabc0 .functor AND 1, L_000001ed470e8ae0, L_000001ed470e70a0, C4<1>, C4<1>;
L_000001ed470fb480 .functor AND 1, L_000001ed470e7f00, L_000001ed470e7fa0, C4<1>, C4<1>;
L_000001ed470fb020 .functor OR 1, L_000001ed470fabc0, L_000001ed470fb480, C4<0>, C4<0>;
L_000001ed470fad80 .functor OR 1, L_000001ed470fb020, L_000001ed470e8360, C4<0>, C4<0>;
v000001ed4707f660_0 .net "CF", 0 0, v000001ed47075a20_0;  1 drivers
v000001ed4707e940_0 .net "EX_PFC", 31 0, v000001ed470810b0_0;  alias, 1 drivers
v000001ed4707f8e0_0 .net "EX_PFC_to_IF", 31 0, L_000001ed470e7e60;  alias, 1 drivers
v000001ed4707e9e0_0 .net "Wrong_prediction", 0 0, L_000001ed470fad80;  alias, 1 drivers
v000001ed4707ee40_0 .net "ZF", 0 0, L_000001ed470fb640;  1 drivers
v000001ed47080100_0 .net *"_ivl_10", 0 0, L_000001ed470e6b00;  1 drivers
L_000001ed4709f970 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001ed4707ef80_0 .net/2u *"_ivl_16", 6 0, L_000001ed4709f970;  1 drivers
v000001ed4707f160_0 .net *"_ivl_18", 0 0, L_000001ed470e8ae0;  1 drivers
v000001ed4707f200_0 .net *"_ivl_20", 0 0, L_000001ed470e70a0;  1 drivers
v000001ed4707f020_0 .net *"_ivl_23", 0 0, L_000001ed470fabc0;  1 drivers
L_000001ed4709f9b8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001ed4707ea80_0 .net/2u *"_ivl_24", 6 0, L_000001ed4709f9b8;  1 drivers
v000001ed4707f2a0_0 .net *"_ivl_26", 0 0, L_000001ed470e7f00;  1 drivers
v000001ed4707f3e0_0 .net *"_ivl_28", 0 0, L_000001ed470e7fa0;  1 drivers
v000001ed4707f5c0_0 .net *"_ivl_31", 0 0, L_000001ed470fb480;  1 drivers
v000001ed4707f840_0 .net *"_ivl_33", 0 0, L_000001ed470fb020;  1 drivers
L_000001ed4709fa00 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001ed4707f980_0 .net/2u *"_ivl_34", 6 0, L_000001ed4709fa00;  1 drivers
v000001ed4707fb60_0 .net *"_ivl_36", 0 0, L_000001ed470e8360;  1 drivers
L_000001ed4709f8e0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001ed4707fc00_0 .net/2u *"_ivl_8", 6 0, L_000001ed4709f8e0;  1 drivers
v000001ed4707fe80_0 .net "alu_op", 3 0, v000001ed4707e580_0;  1 drivers
v000001ed4707fd40_0 .net "alu_out", 31 0, v000001ed4707e300_0;  alias, 1 drivers
v000001ed4707e440_0 .net "alu_selA", 1 0, v000001ed47081830_0;  alias, 1 drivers
v000001ed4707fde0_0 .net "alu_selB", 2 0, v000001ed470818d0_0;  alias, 1 drivers
v000001ed4707e4e0_0 .net "ex_haz", 31 0, v000001ed470749e0_0;  alias, 1 drivers
v000001ed47081290_0 .net "imm", 31 0, v000001ed47082230_0;  alias, 1 drivers
v000001ed47082690_0 .net "mem_haz", 31 0, v000001ed4709c520_0;  alias, 1 drivers
v000001ed47080b10_0 .net "mem_read", 0 0, v000001ed47081510_0;  alias, 1 drivers
v000001ed47080cf0_0 .net "mem_write", 0 0, v000001ed47081e70_0;  alias, 1 drivers
v000001ed47081650_0 .net "opcode", 6 0, v000001ed470822d0_0;  alias, 1 drivers
v000001ed47081330_0 .net "oper1", 31 0, v000001ed4707e260_0;  1 drivers
v000001ed470815b0_0 .net "oper2", 31 0, v000001ed4707ffc0_0;  1 drivers
v000001ed47080890_0 .net "pc", 31 0, v000001ed47080d90_0;  alias, 1 drivers
v000001ed47082050_0 .net "reg_write", 0 0, v000001ed47082550_0;  alias, 1 drivers
v000001ed470816f0_0 .net "rs1", 31 0, v000001ed47081ab0_0;  alias, 1 drivers
v000001ed470809d0_0 .net "rs1_ind", 4 0, v000001ed47081b50_0;  alias, 1 drivers
v000001ed47080930_0 .net "rs2_in", 31 0, v000001ed47081bf0_0;  alias, 1 drivers
v000001ed470820f0_0 .net "rs2_ind", 4 0, v000001ed47081f10_0;  alias, 1 drivers
v000001ed470813d0_0 .net "rs2_out", 31 0, v000001ed4707f520_0;  alias, 1 drivers
v000001ed47082410_0 .net "store_rs2_forward", 1 0, v000001ed47081d30_0;  alias, 1 drivers
L_000001ed470e6b00 .cmp/eq 7, v000001ed470822d0_0, L_000001ed4709f8e0;
L_000001ed470e7e60 .functor MUXZ 32, v000001ed470810b0_0, v000001ed4707e260_0, L_000001ed470e6b00, C4<>;
L_000001ed470e8ae0 .cmp/eq 7, v000001ed470822d0_0, L_000001ed4709f970;
L_000001ed470e70a0 .cmp/ne 32, v000001ed4707e260_0, v000001ed4707ffc0_0;
L_000001ed470e7f00 .cmp/eq 7, v000001ed470822d0_0, L_000001ed4709f9b8;
L_000001ed470e7fa0 .cmp/eq 32, v000001ed4707e260_0, v000001ed4707ffc0_0;
L_000001ed470e8360 .cmp/eq 7, v000001ed470822d0_0, L_000001ed4709fa00;
S_000001ed46e9e590 .scope module, "alu" "ALU" 7 29, 8 1 0, S_000001ed46e9e400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ed4700a670 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_000001ed470fb640 .functor NOT 1, L_000001ed470e7000, C4<0>, C4<0>, C4<0>;
v000001ed470757a0_0 .net "A", 31 0, v000001ed4707e260_0;  alias, 1 drivers
v000001ed470758e0_0 .net "ALUOP", 3 0, v000001ed4707e580_0;  alias, 1 drivers
v000001ed47075980_0 .net "B", 31 0, v000001ed4707ffc0_0;  alias, 1 drivers
v000001ed47075a20_0 .var "CF", 0 0;
v000001ed4707f340_0 .net "ZF", 0 0, L_000001ed470fb640;  alias, 1 drivers
v000001ed4707ff20_0 .net *"_ivl_1", 0 0, L_000001ed470e7000;  1 drivers
v000001ed4707e300_0 .var "res", 31 0;
E_000001ed47009ff0 .event anyedge, v000001ed470758e0_0, v000001ed470757a0_0, v000001ed47075980_0, v000001ed47075a20_0;
L_000001ed470e7000 .reduce/or v000001ed4707e300_0;
S_000001ed46e9aae0 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_000001ed46e9e400;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ed47080220 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed47080258 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed47080290 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed470802c8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed47080300 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed47080338 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed47080370 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed470803a8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed470803e0 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed47080418 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed47080450 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed47080488 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed470804c0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed470804f8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed47080530 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed47080568 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed470805a0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed470805d8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed47080610 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed47080648 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed47080680 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed470806b8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed470806f0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed47080728 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed47080760 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed4707e580_0 .var "ALU_OP", 3 0;
v000001ed4707f700_0 .net "opcode", 6 0, v000001ed470822d0_0;  alias, 1 drivers
E_000001ed4700a6b0 .event anyedge, v000001ed47074e40_0;
S_000001ed46e9ac70 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_000001ed46e9e400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ed4700a0b0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ed4707eda0_0 .net "ina", 31 0, v000001ed47080d90_0;  alias, 1 drivers
v000001ed4707e620_0 .net "inb", 31 0, v000001ed470749e0_0;  alias, 1 drivers
v000001ed4707eb20_0 .net "inc", 31 0, v000001ed4709c520_0;  alias, 1 drivers
v000001ed47080060_0 .net "ind", 31 0, v000001ed47081ab0_0;  alias, 1 drivers
v000001ed4707e260_0 .var "out", 31 0;
v000001ed4707f0c0_0 .net "sel", 1 0, v000001ed47081830_0;  alias, 1 drivers
E_000001ed4700b6b0/0 .event anyedge, v000001ed4707f0c0_0, v000001ed47074bc0_0, v000001ed470749e0_0, v000001ed4707eb20_0;
E_000001ed4700b6b0/1 .event anyedge, v000001ed47080060_0;
E_000001ed4700b6b0 .event/or E_000001ed4700b6b0/0, E_000001ed4700b6b0/1;
S_000001ed46e9a5e0 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_000001ed46e9e400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ed4700bbb0 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001ed4707ed00_0 .net "ina", 31 0, v000001ed47082230_0;  alias, 1 drivers
L_000001ed4709f7c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed4707eee0_0 .net "inb", 31 0, L_000001ed4709f7c0;  1 drivers
v000001ed4707e760_0 .net "inc", 31 0, v000001ed470749e0_0;  alias, 1 drivers
v000001ed4707e6c0_0 .net "ind", 31 0, v000001ed4709c520_0;  alias, 1 drivers
v000001ed4707fca0_0 .net "ine", 31 0, v000001ed47081bf0_0;  alias, 1 drivers
L_000001ed4709f808 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4707e800_0 .net "inf", 31 0, L_000001ed4709f808;  1 drivers
L_000001ed4709f850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4707fac0_0 .net "ing", 31 0, L_000001ed4709f850;  1 drivers
L_000001ed4709f898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4707e3a0_0 .net "inh", 31 0, L_000001ed4709f898;  1 drivers
v000001ed4707ffc0_0 .var "out", 31 0;
v000001ed4707fa20_0 .net "sel", 2 0, v000001ed470818d0_0;  alias, 1 drivers
E_000001ed4700b630/0 .event anyedge, v000001ed4707fa20_0, v000001ed4707ed00_0, v000001ed4707eee0_0, v000001ed470749e0_0;
E_000001ed4700b630/1 .event anyedge, v000001ed4707eb20_0, v000001ed4707fca0_0, v000001ed4707e800_0, v000001ed4707fac0_0;
E_000001ed4700b630/2 .event anyedge, v000001ed4707e3a0_0;
E_000001ed4700b630 .event/or E_000001ed4700b630/0, E_000001ed4700b630/1, E_000001ed4700b630/2;
S_000001ed46e9a770 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_000001ed46e9e400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ed4700b8f0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ed4707ebc0_0 .net "ina", 31 0, v000001ed47081bf0_0;  alias, 1 drivers
v000001ed4707f480_0 .net "inb", 31 0, v000001ed470749e0_0;  alias, 1 drivers
v000001ed4707f7a0_0 .net "inc", 31 0, v000001ed4709c520_0;  alias, 1 drivers
L_000001ed4709f928 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4707e8a0_0 .net "ind", 31 0, L_000001ed4709f928;  1 drivers
v000001ed4707f520_0 .var "out", 31 0;
v000001ed4707ec60_0 .net "sel", 1 0, v000001ed47081d30_0;  alias, 1 drivers
E_000001ed4700b770/0 .event anyedge, v000001ed4707ec60_0, v000001ed4707fca0_0, v000001ed470749e0_0, v000001ed4707eb20_0;
E_000001ed4700b770/1 .event anyedge, v000001ed4707e8a0_0;
E_000001ed4700b770 .event/or E_000001ed4700b770/0, E_000001ed4700b770/1;
S_000001ed46e68530 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 2 "forwardA";
    .port_info 13 /OUTPUT 3 "forwardB";
    .port_info 14 /OUTPUT 2 "store_rs2_forward";
P_000001ed470827b0 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed470827e8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed47082820 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed47082858 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed47082890 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed470828c8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed47082900 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_000001ed47082938 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed47082970 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed470829a8 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed470829e0 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed47082a18 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed47082a50 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed47082a88 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed47082ac0 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed47082af8 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed47082b30 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed47082b68 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed47082ba0 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed47082bd8 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed47082c10 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed47082c48 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed47082c80 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed47082cb8 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed47082cf0 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed47082d28 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed47081790_0 .net "ex_mem_rd", 4 0, v000001ed470750c0_0;  alias, 1 drivers
v000001ed47080e30_0 .net "ex_mem_wr", 0 0, v000001ed47075020_0;  alias, 1 drivers
v000001ed47081830_0 .var "forwardA", 1 0;
v000001ed470818d0_0 .var "forwardB", 2 0;
v000001ed47081970_0 .net "id_ex_opcode", 6 0, v000001ed470822d0_0;  alias, 1 drivers
v000001ed47081150_0 .net "id_ex_rd", 4 0, v000001ed47081a10_0;  alias, 1 drivers
v000001ed470811f0_0 .net "id_ex_rs1", 4 0, v000001ed47081b50_0;  alias, 1 drivers
v000001ed47081c90_0 .net "id_ex_rs2", 4 0, v000001ed47081f10_0;  alias, 1 drivers
v000001ed47080a70_0 .net "id_ex_wr", 0 0, v000001ed47082550_0;  alias, 1 drivers
v000001ed47080f70_0 .net "if_id_opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
v000001ed470824b0_0 .net "if_id_rs1", 4 0, v000001ed47092a50_0;  alias, 1 drivers
v000001ed470825f0_0 .net "if_id_rs2", 4 0, v000001ed47092cd0_0;  alias, 1 drivers
v000001ed47080ed0_0 .net "mem_wb_rd", 4 0, v000001ed47094990_0;  alias, 1 drivers
v000001ed47081470_0 .net "mem_wb_wr", 0 0, v000001ed470951b0_0;  alias, 1 drivers
v000001ed47081d30_0 .var "store_rs2_forward", 1 0;
E_000001ed4700b1f0/0 .event anyedge, v000001ed47074e40_0, v000001ed47075020_0, v000001ed470750c0_0, v000001ed47074800_0;
E_000001ed4700b1f0/1 .event anyedge, v000001ed47081470_0, v000001ed47080ed0_0, v000001ed47075b60_0;
E_000001ed4700b1f0 .event/or E_000001ed4700b1f0/0, E_000001ed4700b1f0/1;
S_000001ed46e8e310 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_000001ed47082d70 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed47082da8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed47082de0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed47082e18 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed47082e50 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed47082e88 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed47082ec0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed47082ef8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed47082f30 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed47082f68 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed47082fa0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed47082fd8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed47083010 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed47083048 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed47083080 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed470830b8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed470830f0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed47083128 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed47083160 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed47083198 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed470831d0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed47083208 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed47083240 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed47083278 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed470832b0 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed47081dd0_0 .var "EX_INST", 31 0;
v000001ed47082230_0 .var "EX_Immed", 31 0;
v000001ed47080d90_0 .var "EX_PC", 31 0;
v000001ed470810b0_0 .var "EX_PFC", 31 0;
v000001ed47081510_0 .var "EX_memread", 0 0;
v000001ed47081e70_0 .var "EX_memwrite", 0 0;
v000001ed470822d0_0 .var "EX_opcode", 6 0;
v000001ed47081a10_0 .var "EX_rd_ind", 4 0;
v000001ed47082550_0 .var "EX_regwrite", 0 0;
v000001ed47081ab0_0 .var "EX_rs1", 31 0;
v000001ed47081b50_0 .var "EX_rs1_ind", 4 0;
v000001ed47081bf0_0 .var "EX_rs2", 31 0;
v000001ed47081f10_0 .var "EX_rs2_ind", 4 0;
v000001ed470807f0_0 .net "ID_FLUSH", 0 0, L_000001ed470fb4f0;  alias, 1 drivers
v000001ed47082370_0 .net "ID_INST", 31 0, v000001ed47092190_0;  alias, 1 drivers
v000001ed47081fb0_0 .net "ID_Immed", 31 0, v000001ed47083de0_0;  alias, 1 drivers
v000001ed47082190_0 .net "ID_PC", 31 0, v000001ed47094670_0;  alias, 1 drivers
v000001ed47080bb0_0 .net "ID_PFC", 31 0, L_000001ed470e8860;  alias, 1 drivers
v000001ed47080c50_0 .net "ID_memread", 0 0, L_000001ed470e75a0;  alias, 1 drivers
v000001ed47081010_0 .net "ID_memwrite", 0 0, L_000001ed470e7aa0;  alias, 1 drivers
v000001ed47084ce0_0 .net "ID_opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
v000001ed47084c40_0 .net "ID_rd_ind", 4 0, v000001ed470925f0_0;  alias, 1 drivers
v000001ed47084a60_0 .net "ID_regwrite", 0 0, L_000001ed470e89a0;  alias, 1 drivers
v000001ed470850a0_0 .net "ID_rs1", 31 0, L_000001ed46fd44b0;  alias, 1 drivers
v000001ed47083e80_0 .net "ID_rs1_ind", 4 0, v000001ed47092a50_0;  alias, 1 drivers
v000001ed470849c0_0 .net "ID_rs2", 31 0, L_000001ed46fd48a0;  alias, 1 drivers
v000001ed47084380_0 .net "ID_rs2_ind", 4 0, v000001ed47092cd0_0;  alias, 1 drivers
v000001ed47084f60_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47084d80_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
S_000001ed46ebf7e0 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "EX_memread";
    .port_info 4 /INPUT 32 "id_haz";
    .port_info 5 /INPUT 32 "ex_haz";
    .port_info 6 /INPUT 32 "mem_haz";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 5 "id_ex_rd_ind";
    .port_info 11 /INPUT 5 "wr_reg_from_wb";
    .port_info 12 /INPUT 1 "id_flush";
    .port_info 13 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 14 /INPUT 1 "Wrong_prediction";
    .port_info 15 /INPUT 1 "exception_flag";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /OUTPUT 32 "pfc";
    .port_info 18 /OUTPUT 32 "rs1";
    .port_info 19 /OUTPUT 32 "rs2";
    .port_info 20 /OUTPUT 3 "pc_src";
    .port_info 21 /OUTPUT 1 "pc_write";
    .port_info 22 /OUTPUT 1 "if_id_write";
    .port_info 23 /OUTPUT 1 "if_id_flush";
    .port_info 24 /OUTPUT 32 "imm";
    .port_info 25 /INPUT 1 "reg_write_from_wb";
    .port_info 26 /OUTPUT 1 "reg_write";
    .port_info 27 /OUTPUT 1 "mem_read";
    .port_info 28 /OUTPUT 1 "mem_write";
    .port_info 29 /INPUT 1 "rst";
P_000001ed47085300 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed47085338 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed47085370 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed470853a8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed470853e0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed47085418 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed47085450 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed47085488 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed470854c0 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed470854f8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed47085530 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed47085568 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed470855a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed470855d8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed47085610 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed47085648 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed47085680 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed470856b8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed470856f0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed47085728 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed47085760 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed47085798 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed470857d0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed47085808 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed47085840 .param/l "xori" 0 5 10, C4<1001110>;
L_000001ed46e5de90 .functor OR 1, L_000001ed470e7320, L_000001ed470e91c0, C4<0>, C4<0>;
L_000001ed470fb4f0 .functor OR 1, L_000001ed4701d010, v000001ed47085000_0, C4<0>, C4<0>;
v000001ed47090d50_0 .net "EX_memread", 0 0, v000001ed47081510_0;  alias, 1 drivers
v000001ed47090170_0 .net "Wrong_prediction", 0 0, L_000001ed470fad80;  alias, 1 drivers
L_000001ed4709f418 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001ed47090c10_0 .net/2u *"_ivl_0", 6 0, L_000001ed4709f418;  1 drivers
v000001ed47091570_0 .net *"_ivl_10", 31 0, L_000001ed470e6e20;  1 drivers
L_000001ed4709f778 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ed47090cb0_0 .net/2u *"_ivl_18", 2 0, L_000001ed4709f778;  1 drivers
v000001ed470919d0_0 .net *"_ivl_2", 0 0, L_000001ed470e7320;  1 drivers
v000001ed47090210_0 .net *"_ivl_20", 2 0, L_000001ed470e7b40;  1 drivers
v000001ed47091110_0 .net *"_ivl_22", 2 0, L_000001ed470e8a40;  1 drivers
L_000001ed4709f460 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001ed47090e90_0 .net/2u *"_ivl_4", 6 0, L_000001ed4709f460;  1 drivers
v000001ed470903f0_0 .net *"_ivl_6", 0 0, L_000001ed470e91c0;  1 drivers
v000001ed47090710_0 .net *"_ivl_9", 0 0, L_000001ed46e5de90;  1 drivers
v000001ed47090490_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47090530_0 .net "ex_haz", 31 0, o000001ed4702df88;  alias, 0 drivers
v000001ed470907b0_0 .net "exception_flag", 0 0, L_000001ed470e8720;  alias, 1 drivers
v000001ed470905d0_0 .net "id_ex_rd_ind", 4 0, v000001ed47081a10_0;  alias, 1 drivers
v000001ed47090850_0 .net "id_ex_stall", 0 0, v000001ed47085000_0;  1 drivers
v000001ed47090ad0_0 .net "id_flush", 0 0, L_000001ed4701d010;  alias, 1 drivers
v000001ed47090f30_0 .net "id_flush_mux_sel", 0 0, L_000001ed470fb4f0;  alias, 1 drivers
v000001ed470911b0_0 .net "id_haz", 31 0, v000001ed4707e300_0;  alias, 1 drivers
v000001ed470908f0_0 .net "if_id_flush", 0 0, v000001ed47084100_0;  alias, 1 drivers
v000001ed47091b10_0 .net "if_id_write", 0 0, v000001ed47083d40_0;  alias, 1 drivers
v000001ed47091bb0_0 .net "imm", 31 0, v000001ed47083de0_0;  alias, 1 drivers
v000001ed47090990_0 .net "inst", 31 0, v000001ed47092190_0;  alias, 1 drivers
v000001ed47090b70_0 .net "mem_haz", 31 0, v000001ed4709c520_0;  alias, 1 drivers
v000001ed470912f0_0 .net "mem_read", 0 0, L_000001ed470e75a0;  alias, 1 drivers
v000001ed47091390_0 .net "mem_read_wire", 0 0, v000001ed47084240_0;  1 drivers
v000001ed470914d0_0 .net "mem_write", 0 0, L_000001ed470e7aa0;  alias, 1 drivers
v000001ed470916b0_0 .net "mem_write_wire", 0 0, v000001ed47083c00_0;  1 drivers
v000001ed47091c50_0 .net "opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
v000001ed47094530_0 .net "pc", 31 0, v000001ed47094670_0;  alias, 1 drivers
v000001ed470939f0_0 .net "pc_src", 2 0, L_000001ed470e6f60;  alias, 1 drivers
v000001ed47093630_0 .net "pc_write", 0 0, v000001ed470833e0_0;  alias, 1 drivers
v000001ed47093a90_0 .net "pfc", 31 0, L_000001ed470e8860;  alias, 1 drivers
v000001ed470927d0_0 .net "reg_write", 0 0, L_000001ed470e89a0;  alias, 1 drivers
v000001ed470936d0_0 .net "reg_write_from_wb", 0 0, v000001ed470951b0_0;  alias, 1 drivers
v000001ed47093090_0 .net "reg_write_wire", 0 0, v000001ed47083b60_0;  1 drivers
v000001ed470945d0_0 .net "rs1", 31 0, L_000001ed46fd44b0;  alias, 1 drivers
v000001ed470920f0_0 .net "rs1_ind", 4 0, v000001ed47092a50_0;  alias, 1 drivers
v000001ed470934f0_0 .net "rs2", 31 0, L_000001ed46fd48a0;  alias, 1 drivers
v000001ed47092eb0_0 .net "rs2_ind", 4 0, v000001ed47092cd0_0;  alias, 1 drivers
v000001ed47093590_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
v000001ed47092f50_0 .net "wr_reg_data", 31 0, v000001ed4709c520_0;  alias, 1 drivers
v000001ed47093130_0 .net "wr_reg_from_wb", 4 0, v000001ed47094990_0;  alias, 1 drivers
L_000001ed470e7320 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f418;
L_000001ed470e91c0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f460;
L_000001ed470e6e20 .arith/sum 32, v000001ed47094670_0, v000001ed47083de0_0;
L_000001ed470e8860 .functor MUXZ 32, v000001ed47083de0_0, L_000001ed470e6e20, L_000001ed46e5de90, C4<>;
L_000001ed470e89a0 .part L_000001ed470e8a40, 2, 1;
L_000001ed470e75a0 .part L_000001ed470e8a40, 1, 1;
L_000001ed470e7aa0 .part L_000001ed470e8a40, 0, 1;
L_000001ed470e7b40 .concat [ 1 1 1 0], v000001ed47083c00_0, v000001ed47084240_0, v000001ed47083b60_0;
L_000001ed470e8a40 .functor MUXZ 3, L_000001ed470e7b40, L_000001ed4709f778, L_000001ed470fb4f0, C4<>;
S_000001ed46e4d1a0 .scope module, "BR" "BranchResolver" 14 41, 15 2 0, S_000001ed46ebf7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_000001ed4708d890 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed4708d8c8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed4708d900 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed4708d938 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed4708d970 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed4708d9a8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed4708d9e0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed4708da18 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed4708da50 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed4708da88 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed4708dac0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed4708daf8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed4708db30 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed4708db68 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed4708dba0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed4708dbd8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed4708dc10 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed4708dc48 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed4708dc80 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed4708dcb8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed4708dcf0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed4708dd28 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed4708dd60 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed4708dd98 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed4708ddd0 .param/l "xori" 0 5 10, C4<1001110>;
L_000001ed470faed0 .functor OR 1, L_000001ed470e7dc0, L_000001ed470e7a00, C4<0>, C4<0>;
L_000001ed470faae0 .functor OR 1, L_000001ed470faed0, L_000001ed470e7820, C4<0>, C4<0>;
L_000001ed470fb800 .functor OR 1, L_000001ed470faae0, L_000001ed470e8900, C4<0>, C4<0>;
v000001ed47084420_0 .net "PC_src", 2 0, L_000001ed470e6f60;  alias, 1 drivers
v000001ed47084920_0 .net "Wrong_prediction", 0 0, L_000001ed470fad80;  alias, 1 drivers
L_000001ed4709f4a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ed47083700_0 .net/2u *"_ivl_0", 2 0, L_000001ed4709f4a8;  1 drivers
L_000001ed4709f5c8 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001ed470842e0_0 .net/2u *"_ivl_10", 6 0, L_000001ed4709f5c8;  1 drivers
v000001ed47083f20_0 .net *"_ivl_12", 0 0, L_000001ed470e7dc0;  1 drivers
L_000001ed4709f610 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001ed47085140_0 .net/2u *"_ivl_14", 6 0, L_000001ed4709f610;  1 drivers
v000001ed470844c0_0 .net *"_ivl_16", 0 0, L_000001ed470e7a00;  1 drivers
v000001ed470847e0_0 .net *"_ivl_19", 0 0, L_000001ed470faed0;  1 drivers
L_000001ed4709f4f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ed47084560_0 .net/2u *"_ivl_2", 2 0, L_000001ed4709f4f0;  1 drivers
L_000001ed4709f658 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001ed47083ac0_0 .net/2u *"_ivl_20", 6 0, L_000001ed4709f658;  1 drivers
v000001ed470851e0_0 .net *"_ivl_22", 0 0, L_000001ed470e7820;  1 drivers
v000001ed47084600_0 .net *"_ivl_25", 0 0, L_000001ed470faae0;  1 drivers
L_000001ed4709f6a0 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001ed470846a0_0 .net/2u *"_ivl_26", 6 0, L_000001ed4709f6a0;  1 drivers
v000001ed47083a20_0 .net *"_ivl_28", 0 0, L_000001ed470e8900;  1 drivers
v000001ed470841a0_0 .net *"_ivl_31", 0 0, L_000001ed470fb800;  1 drivers
L_000001ed4709f6e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ed47084740_0 .net/2u *"_ivl_32", 2 0, L_000001ed4709f6e8;  1 drivers
L_000001ed4709f730 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ed47083fc0_0 .net/2u *"_ivl_34", 2 0, L_000001ed4709f730;  1 drivers
v000001ed47084060_0 .net *"_ivl_36", 2 0, L_000001ed470e78c0;  1 drivers
v000001ed47083340_0 .net *"_ivl_38", 2 0, L_000001ed470e6ec0;  1 drivers
L_000001ed4709f538 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001ed47083520_0 .net/2u *"_ivl_4", 6 0, L_000001ed4709f538;  1 drivers
v000001ed47084880_0 .net *"_ivl_40", 2 0, L_000001ed470e7960;  1 drivers
v000001ed47083480_0 .net *"_ivl_6", 0 0, L_000001ed470e7c80;  1 drivers
L_000001ed4709f580 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ed47084b00_0 .net/2u *"_ivl_8", 2 0, L_000001ed4709f580;  1 drivers
v000001ed470835c0_0 .net "exception_flag", 0 0, L_000001ed470e8720;  alias, 1 drivers
v000001ed47084ba0_0 .net "opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
v000001ed47084e20_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
L_000001ed470e7c80 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f538;
L_000001ed470e7dc0 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f5c8;
L_000001ed470e7a00 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f610;
L_000001ed470e7820 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f658;
L_000001ed470e8900 .cmp/eq 7, v000001ed47093c70_0, L_000001ed4709f6a0;
L_000001ed470e78c0 .functor MUXZ 3, L_000001ed4709f730, L_000001ed4709f6e8, L_000001ed470fb800, C4<>;
L_000001ed470e6ec0 .functor MUXZ 3, L_000001ed470e78c0, L_000001ed4709f580, L_000001ed470e7c80, C4<>;
L_000001ed470e7960 .functor MUXZ 3, L_000001ed470e6ec0, L_000001ed4709f4f0, L_000001ed470fad80, C4<>;
L_000001ed470e6f60 .functor MUXZ 3, L_000001ed470e7960, L_000001ed4709f4a8, L_000001ed470e8720, C4<>;
S_000001ed46e4d330 .scope module, "SDU" "StallDetectionUnit" 14 45, 16 5 0, S_000001ed46ebf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 1 "EX_memread";
    .port_info 3 /INPUT 5 "if_id_rs1";
    .port_info 4 /INPUT 5 "if_id_rs2";
    .port_info 5 /INPUT 5 "id_ex_rd";
    .port_info 6 /OUTPUT 1 "PC_Write";
    .port_info 7 /OUTPUT 1 "if_id_Write";
    .port_info 8 /OUTPUT 1 "if_id_flush";
    .port_info 9 /OUTPUT 1 "id_ex_flush";
P_000001ed4708de10 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed4708de48 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed4708de80 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed4708deb8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed4708def0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed4708df28 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed4708df60 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed4708df98 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed4708dfd0 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed4708e008 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed4708e040 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed4708e078 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed4708e0b0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed4708e0e8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed4708e120 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed4708e158 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed4708e190 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed4708e1c8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed4708e200 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed4708e238 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed4708e270 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed4708e2a8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed4708e2e0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed4708e318 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed4708e350 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed47084ec0_0 .net "EX_memread", 0 0, v000001ed47081510_0;  alias, 1 drivers
v000001ed470833e0_0 .var "PC_Write", 0 0;
v000001ed47083660_0 .net "Wrong_prediction", 0 0, L_000001ed470fad80;  alias, 1 drivers
v000001ed47085000_0 .var "id_ex_flush", 0 0;
v000001ed470837a0_0 .net "id_ex_rd", 4 0, v000001ed47081a10_0;  alias, 1 drivers
v000001ed47083d40_0 .var "if_id_Write", 0 0;
v000001ed47084100_0 .var "if_id_flush", 0 0;
v000001ed47083ca0_0 .net "if_id_opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
v000001ed47083840_0 .net "if_id_rs1", 4 0, v000001ed47092a50_0;  alias, 1 drivers
v000001ed470838e0_0 .net "if_id_rs2", 4 0, v000001ed47092cd0_0;  alias, 1 drivers
E_000001ed4700ba30/0 .event anyedge, v000001ed4707e9e0_0, v000001ed47075160_0, v000001ed47074a80_0, v000001ed470824b0_0;
E_000001ed4700ba30/1 .event anyedge, v000001ed470825f0_0, v000001ed470003c0_0;
E_000001ed4700ba30 .event/or E_000001ed4700ba30/0, E_000001ed4700ba30/1;
S_000001ed46e6c070 .scope module, "cu" "control_unit" 14 44, 17 2 0, S_000001ed46ebf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_000001ed4708e390 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed4708e3c8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed4708e400 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed4708e438 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed4708e470 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed4708e4a8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed4708e4e0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed4708e518 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed4708e550 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed4708e588 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed4708e5c0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed4708e5f8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed4708e630 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed4708e668 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed4708e6a0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed4708e6d8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed4708e710 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed4708e748 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed4708e780 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed4708e7b8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed4708e7f0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed4708e828 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed4708e860 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed4708e898 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed4708e8d0 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed47084240_0 .var "memread", 0 0;
v000001ed47083c00_0 .var "memwrite", 0 0;
v000001ed47083980_0 .net "opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
v000001ed47083b60_0 .var "regwrite", 0 0;
E_000001ed4700af30 .event anyedge, v000001ed470003c0_0;
S_000001ed4708eaf0 .scope module, "immed_gen" "Immed_Gen_unit" 14 30, 18 2 0, S_000001ed46ebf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ed4708f920 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed4708f958 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed4708f990 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed4708f9c8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed4708fa00 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed4708fa38 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed4708fa70 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed4708faa8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed4708fae0 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed4708fb18 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed4708fb50 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed4708fb88 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed4708fbc0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed4708fbf8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed4708fc30 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed4708fc68 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed4708fca0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed4708fcd8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed4708fd10 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed4708fd48 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed4708fd80 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed4708fdb8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed4708fdf0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed4708fe28 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed4708fe60 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed47083de0_0 .var "Immed", 31 0;
v000001ed47090350_0 .net "Inst", 31 0, v000001ed47092190_0;  alias, 1 drivers
v000001ed470900d0_0 .net "opcode", 6 0, v000001ed47093c70_0;  alias, 1 drivers
E_000001ed4700b030 .event anyedge, v000001ed470003c0_0, v000001ed47082370_0;
S_000001ed4708f130 .scope module, "reg_file" "REG_FILE" 14 28, 19 2 0, S_000001ed46ebf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_000001ed4700bc70 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_000001ed46fd44b0 .functor BUFZ 32, L_000001ed470e87c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ed46fd48a0 .functor BUFZ 32, L_000001ed470e8c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed47091a70_0 .net *"_ivl_0", 31 0, L_000001ed470e87c0;  1 drivers
v000001ed47091750_0 .net *"_ivl_10", 6 0, L_000001ed470e7640;  1 drivers
L_000001ed4709f3d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed47091070_0 .net *"_ivl_13", 1 0, L_000001ed4709f3d0;  1 drivers
v000001ed4708ff90_0 .net *"_ivl_2", 6 0, L_000001ed470e7280;  1 drivers
L_000001ed4709f388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed470917f0_0 .net *"_ivl_5", 1 0, L_000001ed4709f388;  1 drivers
v000001ed470902b0_0 .net *"_ivl_8", 31 0, L_000001ed470e8c20;  1 drivers
v000001ed47090a30_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47090030_0 .var/i "i", 31 0;
v000001ed47091890_0 .net "rd_data1", 31 0, L_000001ed46fd44b0;  alias, 1 drivers
v000001ed47091610_0 .net "rd_data2", 31 0, L_000001ed46fd48a0;  alias, 1 drivers
v000001ed47091430_0 .net "rd_reg1", 4 0, v000001ed47092a50_0;  alias, 1 drivers
v000001ed47091d90_0 .net "rd_reg2", 4 0, v000001ed47092cd0_0;  alias, 1 drivers
v000001ed47090df0 .array "reg_file", 0 31, 31 0;
v000001ed47091cf0_0 .net "reg_wr", 0 0, v000001ed470951b0_0;  alias, 1 drivers
v000001ed47091930_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
v000001ed4708fef0_0 .net "wr_data", 31 0, v000001ed4709c520_0;  alias, 1 drivers
v000001ed47090670_0 .net "wr_reg", 4 0, v000001ed47094990_0;  alias, 1 drivers
E_000001ed4700b570 .event posedge, v000001ed47074440_0, v000001ed470744e0_0;
L_000001ed470e87c0 .array/port v000001ed47090df0, L_000001ed470e7280;
L_000001ed470e7280 .concat [ 5 2 0 0], v000001ed47092a50_0, L_000001ed4709f388;
L_000001ed470e8c20 .array/port v000001ed47090df0, L_000001ed470e7640;
L_000001ed470e7640 .concat [ 5 2 0 0], v000001ed47092cd0_0, L_000001ed4709f3d0;
S_000001ed4708f2c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_000001ed4708f130;
 .timescale 0 0;
v000001ed47091250_0 .var/i "i", 31 0;
S_000001ed4708ec80 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ed47095ec0 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed47095ef8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed47095f30 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed47095f68 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed47095fa0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed47095fd8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed47096010 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed47096048 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed47096080 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed470960b8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed470960f0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed47096128 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed47096160 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed47096198 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed470961d0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed47096208 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed47096240 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed47096278 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed470962b0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed470962e8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed47096320 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed47096358 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed47096390 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed470963c8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed47096400 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed47092190_0 .var "ID_INST", 31 0;
v000001ed47094670_0 .var "ID_PC", 31 0;
v000001ed47093c70_0 .var "ID_opcode", 6 0;
v000001ed470925f0_0 .var "ID_rd_ind", 4 0;
v000001ed47092a50_0 .var "ID_rs1_ind", 4 0;
v000001ed47092cd0_0 .var "ID_rs2_ind", 4 0;
v000001ed470933b0_0 .net "IF_FLUSH", 0 0, v000001ed47084100_0;  alias, 1 drivers
v000001ed47093b30_0 .net "IF_INST", 31 0, L_000001ed46fd4360;  alias, 1 drivers
v000001ed47093450_0 .net "IF_PC", 31 0, v000001ed47093810_0;  alias, 1 drivers
v000001ed47094350_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47092910_0 .net "if_id_Write", 0 0, v000001ed47083d40_0;  alias, 1 drivers
v000001ed470922d0_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
S_000001ed4708ee10 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_000001ed4700b3f0 .param/l "handler_addr" 0 21 2, C4<00000000000000000000001111101000>;
v000001ed47092870_0 .net "EX_PFC", 31 0, L_000001ed470e7e60;  alias, 1 drivers
v000001ed47094030_0 .net "ID_PFC", 31 0, L_000001ed470e8860;  alias, 1 drivers
v000001ed470940d0_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47092d70_0 .net "inst", 31 0, L_000001ed46fd4360;  alias, 1 drivers
v000001ed47092e10_0 .net "inst_mem_in", 31 0, v000001ed47093810_0;  alias, 1 drivers
v000001ed47092550_0 .net "pc_next", 31 0, L_000001ed470e6d80;  1 drivers
v000001ed470929b0_0 .net "pc_reg_in", 31 0, v000001ed470924b0_0;  1 drivers
v000001ed47094170_0 .net "pc_src", 2 0, L_000001ed470e6f60;  alias, 1 drivers
v000001ed47094210_0 .net "pc_write", 0 0, v000001ed470833e0_0;  alias, 1 drivers
v000001ed470942b0_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
S_000001ed4708e960 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_000001ed4708ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ed4700b4f0 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_000001ed46fd4360 .functor BUFZ 32, L_000001ed470e7be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed47093f90_0 .net "Data_Out", 31 0, L_000001ed46fd4360;  alias, 1 drivers
v000001ed47092af0 .array "InstMem", 0 1023, 31 0;
v000001ed47093bd0_0 .net *"_ivl_0", 31 0, L_000001ed470e7be0;  1 drivers
v000001ed47093d10_0 .net *"_ivl_3", 9 0, L_000001ed470e6a60;  1 drivers
v000001ed47093770_0 .net *"_ivl_4", 11 0, L_000001ed470e71e0;  1 drivers
L_000001ed4709f2f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed47092ff0_0 .net *"_ivl_7", 1 0, L_000001ed4709f2f8;  1 drivers
v000001ed47092230_0 .net "addr", 31 0, v000001ed47093810_0;  alias, 1 drivers
L_000001ed470e7be0 .array/port v000001ed47092af0, L_000001ed470e71e0;
L_000001ed470e6a60 .part v000001ed47093810_0, 0, 10;
L_000001ed470e71e0 .concat [ 10 2 0 0], L_000001ed470e6a60, L_000001ed4709f2f8;
S_000001ed4708f450 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_000001ed4708ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_000001ed4700b9f0 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_000001ed4709f340 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed470943f0_0 .net "Immed", 31 0, L_000001ed4709f340;  1 drivers
v000001ed47093ef0_0 .net "PC", 31 0, v000001ed47093810_0;  alias, 1 drivers
v000001ed47092730_0 .net "targ_addr", 31 0, L_000001ed470e6d80;  alias, 1 drivers
L_000001ed470e6d80 .arith/sum 32, v000001ed47093810_0, L_000001ed4709f340;
S_000001ed4708f770 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_000001ed4708ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ed4700b9b0 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v000001ed47092690_0 .net "PC_Write", 0 0, v000001ed470833e0_0;  alias, 1 drivers
v000001ed47093270_0 .net "addr_in", 31 0, v000001ed470924b0_0;  alias, 1 drivers
v000001ed47093810_0 .var "addr_out", 31 0;
v000001ed47091f10_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47092370_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
S_000001ed4708f5e0 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_000001ed4708ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ed4700b1b0 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001ed47092410_0 .net "ina", 31 0, L_000001ed470e6d80;  alias, 1 drivers
L_000001ed4709f1d8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ed47093db0_0 .net "inb", 31 0, L_000001ed4709f1d8;  1 drivers
v000001ed470938b0_0 .net "inc", 31 0, L_000001ed470e8860;  alias, 1 drivers
v000001ed470931d0_0 .net "ind", 31 0, v000001ed47093810_0;  alias, 1 drivers
v000001ed47093950_0 .net "ine", 31 0, L_000001ed470e7e60;  alias, 1 drivers
L_000001ed4709f220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed47093e50_0 .net "inf", 31 0, L_000001ed4709f220;  1 drivers
L_000001ed4709f268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed47092050_0 .net "ing", 31 0, L_000001ed4709f268;  1 drivers
L_000001ed4709f2b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed47093310_0 .net "inh", 31 0, L_000001ed4709f2b0;  1 drivers
v000001ed470924b0_0 .var "out", 31 0;
v000001ed47094490_0 .net "sel", 2 0, L_000001ed470e6f60;  alias, 1 drivers
E_000001ed4700bdb0/0 .event anyedge, v000001ed47084420_0, v000001ed47092730_0, v000001ed47093db0_0, v000001ed47080bb0_0;
E_000001ed4700bdb0/1 .event anyedge, v000001ed47093450_0, v000001ed4707f8e0_0, v000001ed47093e50_0, v000001ed47092050_0;
E_000001ed4700bdb0/2 .event anyedge, v000001ed47093310_0;
E_000001ed4700bdb0 .event/or E_000001ed4700bdb0/0, E_000001ed4700bdb0/1, E_000001ed4700bdb0/2;
S_000001ed4708efa0 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /INPUT 1 "clk";
v000001ed47095610_0 .net "addr", 31 0, v000001ed470749e0_0;  alias, 1 drivers
v000001ed47094b70_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47094d50_0 .net "mem_out", 31 0, v000001ed47092c30_0;  alias, 1 drivers
v000001ed47095750_0 .net "mem_read", 0 0, v000001ed47074080_0;  alias, 1 drivers
v000001ed470957f0_0 .net "mem_write", 0 0, v000001ed47075700_0;  alias, 1 drivers
v000001ed47094f30_0 .net "reg_write", 0 0, v000001ed47075020_0;  alias, 1 drivers
v000001ed47094fd0_0 .net "wdata", 31 0, v000001ed47075660_0;  alias, 1 drivers
S_000001ed47096620 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_000001ed4708efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_000001ed4700aff0 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
v000001ed47092b90_0 .net "Data_In", 31 0, v000001ed47075660_0;  alias, 1 drivers
v000001ed47092c30_0 .var "Data_Out", 31 0;
v000001ed47095b10_0 .net "WR", 0 0, v000001ed47075700_0;  alias, 1 drivers
v000001ed47095bb0_0 .net "addr", 31 0, v000001ed470749e0_0;  alias, 1 drivers
v000001ed470956b0_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed47094850 .array "data_mem", 0 1023, 31 0;
E_000001ed4700b530 .event posedge, v000001ed470744e0_0;
S_000001ed47098240 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 28, 26 28 0, S_000001ed47096620;
 .timescale 0 0;
v000001ed47091fb0_0 .var/i "i", 31 0;
S_000001ed47097a70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 27 2 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_000001ed47098450 .param/l "add" 0 5 6, C4<0100000>;
P_000001ed47098488 .param/l "addi" 0 5 10, C4<1001000>;
P_000001ed470984c0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001ed470984f8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001ed47098530 .param/l "andi" 0 5 10, C4<1001100>;
P_000001ed47098568 .param/l "beq" 0 5 10, C4<1000100>;
P_000001ed470985a0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001ed470985d8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001ed47098610 .param/l "j" 0 5 12, C4<1000010>;
P_000001ed47098648 .param/l "jal" 0 5 12, C4<1000011>;
P_000001ed47098680 .param/l "jr" 0 5 8, C4<0001000>;
P_000001ed470986b8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001ed470986f0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001ed47098728 .param/l "or_" 0 5 6, C4<0100101>;
P_000001ed47098760 .param/l "ori" 0 5 10, C4<1001101>;
P_000001ed47098798 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001ed470987d0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001ed47098808 .param/l "slt" 0 5 8, C4<0101010>;
P_000001ed47098840 .param/l "slti" 0 5 10, C4<1101010>;
P_000001ed47098878 .param/l "srl" 0 5 7, C4<0000010>;
P_000001ed470988b0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001ed470988e8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001ed47098920 .param/l "sw" 0 5 10, C4<1101011>;
P_000001ed47098958 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001ed47098990 .param/l "xori" 0 5 10, C4<1001110>;
v000001ed470948f0_0 .net "MEM_ALU_OUT", 31 0, v000001ed470749e0_0;  alias, 1 drivers
v000001ed47095cf0_0 .net "MEM_Data_mem_out", 31 0, v000001ed47092c30_0;  alias, 1 drivers
v000001ed47095d90_0 .net "MEM_FLUSH", 0 0, L_000001ed4701d0f0;  alias, 1 drivers
v000001ed47094ad0_0 .net "MEM_INST", 31 0, v000001ed470748a0_0;  alias, 1 drivers
v000001ed47094df0_0 .net "MEM_PC", 31 0, v000001ed47073fe0_0;  alias, 1 drivers
v000001ed47095890_0 .net "MEM_memread", 0 0, v000001ed47074080_0;  alias, 1 drivers
v000001ed47095930_0 .net "MEM_memwrite", 0 0, v000001ed47075700_0;  alias, 1 drivers
v000001ed470959d0_0 .net "MEM_opcode", 6 0, v000001ed47073cc0_0;  alias, 1 drivers
v000001ed470952f0_0 .net "MEM_rd_ind", 4 0, v000001ed470750c0_0;  alias, 1 drivers
v000001ed47095c50_0 .net "MEM_regwrite", 0 0, v000001ed47075020_0;  alias, 1 drivers
v000001ed47094cb0_0 .net "MEM_rs1_ind", 4 0, v000001ed47075520_0;  alias, 1 drivers
v000001ed47094c10_0 .net "MEM_rs2", 31 0, v000001ed47075660_0;  alias, 1 drivers
v000001ed47095570_0 .net "MEM_rs2_ind", 4 0, v000001ed47074940_0;  alias, 1 drivers
v000001ed47095070_0 .var "WB_ALU_OUT", 31 0;
v000001ed47094710_0 .var "WB_Data_mem_out", 31 0;
v000001ed470947b0_0 .var "WB_INST", 31 0;
v000001ed47095390_0 .var "WB_PC", 31 0;
v000001ed47094e90_0 .var "WB_memread", 0 0;
v000001ed47094a30_0 .var "WB_memwrite", 0 0;
v000001ed47095110_0 .var "WB_opcode", 6 0;
v000001ed47094990_0 .var "WB_rd_ind", 4 0;
v000001ed470951b0_0 .var "WB_regwrite", 0 0;
v000001ed47095a70_0 .var "WB_rs1_ind", 4 0;
v000001ed47095250_0 .var "WB_rs2", 31 0;
v000001ed47095430_0 .var "WB_rs2_ind", 4 0;
v000001ed470954d0_0 .net "clk", 0 0, L_000001ed4701c8a0;  alias, 1 drivers
v000001ed4709c3e0_0 .var "hlt", 0 0;
v000001ed4709aae0_0 .net "rst", 0 0, v000001ed4709e000_0;  alias, 1 drivers
S_000001ed47096940 .scope module, "wb_stage" "WB_stage" 3 105, 28 3 0, S_000001ed47028eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v000001ed4709bb20_0 .net "alu_out", 31 0, v000001ed47095070_0;  alias, 1 drivers
v000001ed4709c480_0 .net "mem_out", 31 0, v000001ed47094710_0;  alias, 1 drivers
v000001ed4709ba80_0 .net "mem_read", 0 0, v000001ed47094e90_0;  alias, 1 drivers
v000001ed4709c0c0_0 .net "wdata_to_reg_file", 31 0, v000001ed4709c520_0;  alias, 1 drivers
S_000001ed47096ad0 .scope module, "wb_mux" "MUX_2x1" 28 13, 29 1 0, S_000001ed47096940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001ed4709d060_0 .net "ina", 31 0, v000001ed47095070_0;  alias, 1 drivers
v000001ed4709b9e0_0 .net "inb", 31 0, v000001ed47094710_0;  alias, 1 drivers
v000001ed4709c520_0 .var "out", 31 0;
v000001ed4709b300_0 .net "sel", 0 0, v000001ed47094e90_0;  alias, 1 drivers
E_000001ed4700b670 .event anyedge, v000001ed47094e90_0, v000001ed47095070_0, v000001ed47094710_0;
    .scope S_000001ed46e68530;
T_0 ;
    %wait E_000001ed4700b1f0;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed47081830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ed47080e30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v000001ed47081790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001ed47081790_0;
    %load/vec4 v000001ed470811f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ed47081830_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ed47081470_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v000001ed47080ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v000001ed47080ed0_0;
    %load/vec4 v000001ed470811f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ed47081830_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ed47081830_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ed470818d0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001ed47081970_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ed470818d0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v000001ed47080e30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v000001ed47081790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v000001ed47081790_0;
    %load/vec4 v000001ed47081c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ed470818d0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v000001ed47081470_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v000001ed47080ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v000001ed47080ed0_0;
    %load/vec4 v000001ed47081c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ed470818d0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ed470818d0_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v000001ed47080e30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v000001ed47081790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v000001ed47081790_0;
    %load/vec4 v000001ed47081c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ed47081d30_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v000001ed47081470_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v000001ed47080ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v000001ed47080ed0_0;
    %load/vec4 v000001ed47081c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ed47081d30_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed47081d30_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ed4708f5e0;
T_1 ;
    %wait E_000001ed4700bdb0;
    %load/vec4 v000001ed47094490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v000001ed47092410_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v000001ed47093db0_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v000001ed470938b0_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000001ed470931d0_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001ed47093950_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001ed47093e50_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001ed47092050_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001ed47093310_0;
    %store/vec4 v000001ed470924b0_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ed4708f770;
T_2 ;
    %wait E_000001ed4700b570;
    %load/vec4 v000001ed47092370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed47093810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ed47092690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001ed47093270_0;
    %assign/vec4 v000001ed47093810_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ed4708e960;
T_3 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47092af0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001ed4708ec80;
T_4 ;
    %wait E_000001ed4700ac30;
    %load/vec4 v000001ed470922d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ed47093c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ed47092a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ed47092cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ed470925f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed47092190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed47094670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ed47092910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001ed470933b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ed47093b30_0;
    %assign/vec4 v000001ed47092190_0, 0;
    %load/vec4 v000001ed47093450_0;
    %assign/vec4 v000001ed47094670_0, 0;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ed47093c70_0, 0;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ed47092cd0_0, 0;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ed470925f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_4.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_4.10;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ed47092a50_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001ed47092a50_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ed47093c70_0, 0;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001ed47092a50_0, 0;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ed47092cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ed470925f0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v000001ed47093b30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ed470925f0_0, 0;
T_4.12 ;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ed47093c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ed47092a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ed47092cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ed470925f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed47092190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed47094670_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ed4708f130;
T_5 ;
    %wait E_000001ed4700b570;
    %load/vec4 v000001ed47091930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed47090030_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001ed47090030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ed47090030_0;
    %store/vec4a v000001ed47090df0, 4, 0;
    %load/vec4 v000001ed47090030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed47090030_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ed47090670_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v000001ed47091cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001ed4708fef0_0;
    %load/vec4 v000001ed47090670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47090df0, 0, 4;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47090df0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ed4708f130;
T_6 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_000001ed4708f2c0;
    %jmp t_0;
    .scope S_000001ed4708f2c0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001ed47091250_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ed47091250_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v000001ed47091250_0;
    %load/vec4a v000001ed47090df0, 4;
    %ix/getv/s 4, v000001ed47091250_0;
    %load/vec4a v000001ed47090df0, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001ed47091250_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001ed47091250_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ed47091250_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ed4708f130;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ed4708eaf0;
T_7 ;
    %wait E_000001ed4700b030;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed47083de0_0, 0, 32;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ed47090350_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ed47083de0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ed470900d0_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.3, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_7.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_7.8;
    %jmp/1 T_7.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_7.7;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ed47090350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ed47083de0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_7.11;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ed47090350_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ed47083de0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_7.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_7.18;
    %jmp/1 T_7.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_7.17;
    %jmp/1 T_7.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_7.16;
    %jmp/1 T_7.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_7.15;
    %jmp/1 T_7.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed470900d0_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_7.14;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v000001ed47090350_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ed47090350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ed47083de0_0, 0;
T_7.12 ;
T_7.10 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ed46e6c070;
T_8 ;
    %wait E_000001ed4700af30;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001ed47083c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47084240_0, 0;
    %assign/vec4 v000001ed47083b60_0, 0;
    %load/vec4 v000001ed47083980_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_8.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ed47083980_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_8.5;
    %jmp/1 T_8.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ed47083980_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_8.4;
    %jmp/1 T_8.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ed47083980_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_8.3;
    %flag_get/vec4 4;
    %jmp/1 T_8.2, 4;
    %load/vec4 v000001ed47083980_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_8.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47083b60_0, 0;
T_8.0 ;
    %load/vec4 v000001ed47083980_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47084240_0, 0;
T_8.6 ;
    %load/vec4 v000001ed47083980_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47083c00_0, 0;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ed46e4d330;
T_9 ;
    %wait E_000001ed4700ba30;
    %load/vec4 v000001ed47083660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed470833e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47083d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47084100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47085000_0, 0;
T_9.0 ;
    %load/vec4 v000001ed47084ec0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.5, 10;
    %load/vec4 v000001ed470837a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v000001ed47083840_0;
    %load/vec4 v000001ed470837a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_9.6, 4;
    %load/vec4 v000001ed470838e0_0;
    %load/vec4 v000001ed470837a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.6;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed470833e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47083d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47084100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47085000_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001ed47083ca0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed470833e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47083d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47084100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47085000_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000001ed47083ca0_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ed47083ca0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed470833e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47083d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47084100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47085000_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed470833e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed47083d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47084100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed47085000_0, 0;
T_9.10 ;
T_9.8 ;
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ed46e8e310;
T_10 ;
    %wait E_000001ed4700ac30;
    %load/vec4 v000001ed47084d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v000001ed47081e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47081510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47082550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47081bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47081ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47082230_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47081dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47080d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47081a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47081f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47081b50_0, 0;
    %assign/vec4 v000001ed470822d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ed470807f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001ed47084ce0_0;
    %assign/vec4 v000001ed470822d0_0, 0;
    %load/vec4 v000001ed47083e80_0;
    %assign/vec4 v000001ed47081b50_0, 0;
    %load/vec4 v000001ed47084380_0;
    %assign/vec4 v000001ed47081f10_0, 0;
    %load/vec4 v000001ed47084c40_0;
    %assign/vec4 v000001ed47081a10_0, 0;
    %load/vec4 v000001ed47082190_0;
    %assign/vec4 v000001ed47080d90_0, 0;
    %load/vec4 v000001ed47082370_0;
    %assign/vec4 v000001ed47081dd0_0, 0;
    %load/vec4 v000001ed47081fb0_0;
    %assign/vec4 v000001ed47082230_0, 0;
    %load/vec4 v000001ed470850a0_0;
    %assign/vec4 v000001ed47081ab0_0, 0;
    %load/vec4 v000001ed470849c0_0;
    %assign/vec4 v000001ed47081bf0_0, 0;
    %load/vec4 v000001ed47084a60_0;
    %assign/vec4 v000001ed47082550_0, 0;
    %load/vec4 v000001ed47080c50_0;
    %assign/vec4 v000001ed47081510_0, 0;
    %load/vec4 v000001ed47081010_0;
    %assign/vec4 v000001ed47081e70_0, 0;
    %load/vec4 v000001ed47082190_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ed470810b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v000001ed470810b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47081e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47081510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47082550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47081bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47081ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47082230_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47081dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47080d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47081a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47081f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47081b50_0, 0;
    %assign/vec4 v000001ed470822d0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ed46e9ac70;
T_11 ;
    %wait E_000001ed4700b6b0;
    %load/vec4 v000001ed4707f0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001ed4707eda0_0;
    %store/vec4 v000001ed4707e260_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001ed4707e620_0;
    %store/vec4 v000001ed4707e260_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001ed4707eb20_0;
    %store/vec4 v000001ed4707e260_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v000001ed47080060_0;
    %store/vec4 v000001ed4707e260_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001ed46e9a5e0;
T_12 ;
    %wait E_000001ed4700b630;
    %load/vec4 v000001ed4707fa20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v000001ed4707ed00_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v000001ed4707eee0_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v000001ed4707e760_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v000001ed4707e6c0_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v000001ed4707fca0_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v000001ed4707e800_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v000001ed4707fac0_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v000001ed4707e3a0_0;
    %store/vec4 v000001ed4707ffc0_0, 0, 32;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001ed46e9e590;
T_13 ;
    %wait E_000001ed47009ff0;
    %load/vec4 v000001ed470758e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v000001ed470757a0_0;
    %pad/u 33;
    %load/vec4 v000001ed47075980_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v000001ed470757a0_0;
    %pad/u 33;
    %load/vec4 v000001ed47075980_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v000001ed470757a0_0;
    %pad/u 33;
    %load/vec4 v000001ed47075980_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v000001ed470757a0_0;
    %pad/u 33;
    %load/vec4 v000001ed47075980_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v000001ed470757a0_0;
    %pad/u 33;
    %load/vec4 v000001ed47075980_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v000001ed470757a0_0;
    %pad/u 33;
    %load/vec4 v000001ed47075980_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v000001ed47075980_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_13.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.12, 8;
T_13.11 ; End of true expr.
    %load/vec4 v000001ed47075a20_0;
    %load/vec4 v000001ed47075980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ed470757a0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ed47075980_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ed47075980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_13.12, 8;
 ; End of false expr.
    %blend;
T_13.12;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %load/vec4 v000001ed470757a0_0;
    %ix/getv 4, v000001ed47075980_0;
    %shiftl 4;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v000001ed47075980_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_13.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.14, 8;
T_13.13 ; End of true expr.
    %load/vec4 v000001ed47075a20_0;
    %load/vec4 v000001ed47075980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ed470757a0_0;
    %load/vec4 v000001ed47075980_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ed47075980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_13.14, 8;
 ; End of false expr.
    %blend;
T_13.14;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %load/vec4 v000001ed470757a0_0;
    %ix/getv 4, v000001ed47075980_0;
    %shiftr 4;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %load/vec4 v000001ed470757a0_0;
    %load/vec4 v000001ed47075980_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.16, 8;
T_13.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.16, 8;
 ; End of false expr.
    %blend;
T_13.16;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed47075a20_0, 0, 1;
    %load/vec4 v000001ed47075980_0;
    %load/vec4 v000001ed470757a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.18, 8;
T_13.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.18, 8;
 ; End of false expr.
    %blend;
T_13.18;
    %store/vec4 v000001ed4707e300_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ed46e9aae0;
T_14 ;
    %wait E_000001ed4700a6b0;
    %load/vec4 v000001ed4707f700_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ed4707e580_0, 0;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ed46e9a770;
T_15 ;
    %wait E_000001ed4700b770;
    %load/vec4 v000001ed4707ec60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v000001ed4707ebc0_0;
    %store/vec4 v000001ed4707f520_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v000001ed4707f480_0;
    %store/vec4 v000001ed4707f520_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v000001ed4707f7a0_0;
    %store/vec4 v000001ed4707f520_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v000001ed4707e8a0_0;
    %store/vec4 v000001ed4707f520_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ed46e6b3e0;
T_16 ;
    %wait E_000001ed4700ac30;
    %load/vec4 v000001ed47074120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001ed47075020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47075700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47074080_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001ed47073cc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed470750c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47074940_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47075520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47075660_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed470748a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47073fe0_0, 0;
    %assign/vec4 v000001ed470749e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001ed47074b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001ed47075480_0;
    %assign/vec4 v000001ed470749e0_0, 0;
    %load/vec4 v000001ed47075ac0_0;
    %assign/vec4 v000001ed47075660_0, 0;
    %load/vec4 v000001ed47074800_0;
    %assign/vec4 v000001ed47075520_0, 0;
    %load/vec4 v000001ed47075b60_0;
    %assign/vec4 v000001ed47074940_0, 0;
    %load/vec4 v000001ed47074a80_0;
    %assign/vec4 v000001ed470750c0_0, 0;
    %load/vec4 v000001ed47074e40_0;
    %assign/vec4 v000001ed47073cc0_0, 0;
    %load/vec4 v000001ed47075160_0;
    %assign/vec4 v000001ed47074080_0, 0;
    %load/vec4 v000001ed470743a0_0;
    %assign/vec4 v000001ed47075700_0, 0;
    %load/vec4 v000001ed47074ee0_0;
    %assign/vec4 v000001ed47075020_0, 0;
    %load/vec4 v000001ed47074bc0_0;
    %assign/vec4 v000001ed47073fe0_0, 0;
    %load/vec4 v000001ed47074580_0;
    %assign/vec4 v000001ed470748a0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001ed47075020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47075700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47074080_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001ed47073cc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed470750c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47074940_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47075520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47075660_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed470748a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47073fe0_0, 0;
    %assign/vec4 v000001ed470749e0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ed47096620;
T_17 ;
    %wait E_000001ed4700b530;
    %load/vec4 v000001ed47095b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001ed47092b90_0;
    %ix/getv 3, v000001ed47095bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed47094850, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ed47096620;
T_18 ;
    %wait E_000001ed4700b530;
    %ix/getv 4, v000001ed47095bb0_0;
    %load/vec4a v000001ed47094850, 4;
    %assign/vec4 v000001ed47092c30_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ed47096620;
T_19 ;
    %delay 20004, 0;
    %vpi_call 26 27 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_000001ed47098240;
    %jmp t_2;
    .scope S_000001ed47098240;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001ed47091fb0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ed47091fb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ed47091fb0_0;
    %load/vec4a v000001ed47094850, 4;
    %vpi_call 26 29 "$display", "addr = %d , Mem[addr] = %d", v000001ed47091fb0_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ed47091fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ed47091fb0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_000001ed47096620;
t_2 %join;
    %end;
    .thread T_19;
    .scope S_000001ed47097a70;
T_20 ;
    %wait E_000001ed4700ac30;
    %load/vec4 v000001ed4709aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001ed4709c3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed470951b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47094a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47094e90_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001ed47095110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47094990_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47095430_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47095a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47094710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47095250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed470947b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47095390_0, 0;
    %assign/vec4 v000001ed47095070_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ed47095d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001ed470948f0_0;
    %assign/vec4 v000001ed47095070_0, 0;
    %load/vec4 v000001ed47094c10_0;
    %assign/vec4 v000001ed47095250_0, 0;
    %load/vec4 v000001ed47095cf0_0;
    %assign/vec4 v000001ed47094710_0, 0;
    %load/vec4 v000001ed47094cb0_0;
    %assign/vec4 v000001ed47095a70_0, 0;
    %load/vec4 v000001ed47095570_0;
    %assign/vec4 v000001ed47095430_0, 0;
    %load/vec4 v000001ed470952f0_0;
    %assign/vec4 v000001ed47094990_0, 0;
    %load/vec4 v000001ed470959d0_0;
    %assign/vec4 v000001ed47095110_0, 0;
    %load/vec4 v000001ed47095890_0;
    %assign/vec4 v000001ed47094e90_0, 0;
    %load/vec4 v000001ed47095930_0;
    %assign/vec4 v000001ed47094a30_0, 0;
    %load/vec4 v000001ed47095c50_0;
    %assign/vec4 v000001ed470951b0_0, 0;
    %load/vec4 v000001ed47094df0_0;
    %assign/vec4 v000001ed47095390_0, 0;
    %load/vec4 v000001ed47094ad0_0;
    %assign/vec4 v000001ed470947b0_0, 0;
    %load/vec4 v000001ed470959d0_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %assign/vec4 v000001ed4709c3e0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001ed4709c3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed470951b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47094a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed47094e90_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001ed47095110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47094990_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47095430_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ed47095a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47094710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47095250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed470947b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ed47095390_0, 0;
    %assign/vec4 v000001ed47095070_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ed47096ad0;
T_21 ;
    %wait E_000001ed4700b670;
    %load/vec4 v000001ed4709b300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v000001ed4709d060_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v000001ed4709b9e0_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v000001ed4709c520_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001ed47028eb0;
T_22 ;
    %wait E_000001ed4700ac30;
    %load/vec4 v000001ed4709d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed4709d920_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001ed4709d920_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ed4709d920_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001ed47021810;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed4709e000_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000001ed47021810;
T_24 ;
    %delay 1, 0;
    %load/vec4 v000001ed4709e780_0;
    %inv;
    %assign/vec4 v000001ed4709e780_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000001ed47021810;
T_25 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed4709e780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4709e000_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed4709e000_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v000001ed4709df60_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
    "./MUX_2x1.v";
