$date
	Tue Jul  6 09:42:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_circuito_booleano $end
$var wire 1 ! F $end
$var wire 1 " E $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var reg 1 & D $end
$scope module M1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 " E $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#100000
1"
1&
1%
1$
1#
#200000
