LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY COUNTER IS 
	PORT( CLK : in std_logic;
		E : in std_logic;
		clr: in std_logic;
		T6 : out std_logic;
		R : out std_logic_vector (3 downto 0)
		);
END COUNTER;


ARCHITECTURE arq_COUNTER OF COUNTER IS

COMPONENT REGISTOR
	PORT( R : in std_logic_vector(3 downto 0);
			CL : in std_logic;
			E : in std_logic;
			Reset : in std_logic;
			TC : out std_logic;
			F : out std_logic_vector (3 downto 0)
			);
END COMPONENT;

COMPONENT SOMADOR
	PORT( A : in std_logic_vector(3 downto 0);
			B : in std_logic_vector(3 downto 0);
			CI : in std_logic;
			R : out std_logic_vector (3 downto 0)
			);
END COMPONENT;


BEGIN


USOMADOR : SOMADOR port map (
	B(0) => '1',
	B(1) => '0',
	B(2) => '0',
	B(3) => '0',
	CI => '0',
	);


END arq_COUNTER;