<!doctype html>
<html>
<head>
<title>ATTR_36 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_36 (PCIE_ATTRIB) Register</p><h1>ATTR_36 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_36 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_36</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000090</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD480090 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00007FFF</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_36</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_36 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_link_cap_l1_exit_latency_comclk_gen1</td><td class="center">14:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Sets the exit latency from L1 state to be applied (at 2.5G) where a common clock is used.<br/>Transferred to the Link Capabilities register.; EP=0x0007; RP=0x0007</td></tr>
<tr valign=top><td>attr_link_cap_l0s_exit_latency_gen2</td><td class="center">11:9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Sets the exit latency from L0s state to be applied (at 5G) where separate clocks are used.<br/>Transferred to the Link Capabilities register.; EP=0x0007; RP=0x0007</td></tr>
<tr valign=top><td>attr_link_cap_l0s_exit_latency_gen1</td><td class="center"> 8:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Sets the exit latency from L0s state to be applied (at 2.5G) where separate clocks are used.<br/>Transferred to the Link Capabilities register.; EP=0x0007; RP=0x0007</td></tr>
<tr valign=top><td>attr_link_cap_l0s_exit_latency_comclk_gen2</td><td class="center"> 5:3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Sets the exit latency from L0s state to be applied (at 5G) where a common clock is used.<br/>Transferred to the Link Capabilities register.; EP=0x0007; RP=0x0007</td></tr>
<tr valign=top><td>attr_link_cap_l0s_exit_latency_comclk_gen1</td><td class="center"> 2:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Sets the exit latency from L0s state to be applied (at 2.5G) where a common clock is used.<br/>Transferred to the Link Capabilities register.; EP=0x0007; RP=0x0007</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>