,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/axi_dma,axi_dma,axi_dma,Flow_completed,0h48m20s,0h12m8s,68762.88299619188,1.71738,17190.72074904797,25,1471.49,29523,0,0,0,0,0,0,0,198,0,-1,-1,1794567,252608,-16.9,-16.9,-1.73,-4.01,-2.43,-1410.13,-1410.13,-34.02,-34.02,-76.25,1189780061,0.0,22.25,22.3,0.22,0.02,-1,29300,29890,9504,10094,0,0,0,29523,207,161,169,161,852,297,120,9135,9643,10128,16,952,23418,735,25105,57.37234652897303,17.43,15,DELAY 1,5,25,1,153.6,153.18,0.3,0,sky130_fd_sc_hd,4,3
