{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524214045113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524214045114 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "persona2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"persona2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524214045172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524214045263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524214045263 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524214046086 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "99.85 2 0 3 " "Fitter is preserving placement for 99.85 percent of the design from 2 Post-Fit partition(s) and 0 imported partition(s) of 3 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1524214046283 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "21 " "Fitter converted 21 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA4~ AB8 " "Pin ~ALTERA_DATA4~ is reserved at location AB8" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA4~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1167 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA3~ AC7 " "Pin ~ALTERA_DATA3~ is reserved at location AC7" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA3~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1169 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA2~ AE8 " "Pin ~ALTERA_DATA2~ is reserved at location AE8" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA2~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1171 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA1~ AE5 " "Pin ~ALTERA_DATA1~ is reserved at location AE5" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1173 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ U7 " "Pin ~ALTERA_DCLK~ is reserved at location U7" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1175 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AE6 " "Pin ~ALTERA_DATA0~ is reserved at location AE6" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1177 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA6~ AE12 " "Pin ~ALTERA_DATA6~ is reserved at location AE12" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA6~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1179 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA5~ AE9 " "Pin ~ALTERA_DATA5~ is reserved at location AE9" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA5~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1181 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA8~ AD11 " "Pin ~ALTERA_DATA8~ is reserved at location AD11" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA8~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1183 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA7~ AD9 " "Pin ~ALTERA_DATA7~ is reserved at location AD9" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA7~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1185 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA10~ AD10 " "Pin ~ALTERA_DATA10~ is reserved at location AD10" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA10~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1187 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA9~ AF10 " "Pin ~ALTERA_DATA9~ is reserved at location AF10" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA9~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1189 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA12~ AC9 " "Pin ~ALTERA_DATA12~ is reserved at location AC9" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA12~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1191 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA11~ AE11 " "Pin ~ALTERA_DATA11~ is reserved at location AE11" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA11~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1193 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA14~ AE7 " "Pin ~ALTERA_DATA14~ is reserved at location AE7" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA14~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1195 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA13~ AH4 " "Pin ~ALTERA_DATA13~ is reserved at location AH4" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA13~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1197 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA15~ AG3 " "Pin ~ALTERA_DATA15~ is reserved at location AG3" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA15~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1199 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_PR_DONE~ AF5 " "Pin ~ALTERA_PR_DONE~ is reserved at location AF5" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_PR_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1201 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_PR_READY~ AG8 " "Pin ~ALTERA_PR_READY~ is reserved at location AG8" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_PR_READY~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1203 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_PR_ERROR~ AF4 " "Pin ~ALTERA_PR_ERROR~ is reserved at location AF4" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_PR_ERROR~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1205 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_PR_REQUEST~ AH28 " "Pin ~ALTERA_PR_REQUEST~ is reserved at location AH28" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_PR_REQUEST~ } } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 1207 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524214046321 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524214046321 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "HEX\[6\] " "Reserve pin assignment ignored because of existing pin with name \"HEX\[6\]\"" {  } { { "g:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX[6] } } } { "g:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX\[6\]" } } } } { "top.sv" "" { Text "G:/NIR2/top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "G:/NIR2/" { { 0 { 0 ""} 0 45 14046 14942 0 0 ""}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1524214046322 ""}
{ "Critical Warning" "WFIOMGR_PR_PINS_ENABLED_BUT_CORECTL_PORT_CONNECTED_TO_VCC" "" "PR pins are enabled, but prblock wysiwyg CORECTL port is connected to VCC which indicate Partial Reconfiguration with an internal host." {  } {  } 1 11151 "PR pins are enabled, but prblock wysiwyg CORECTL port is connected to VCC which indicate Partial Reconfiguration with an internal host." 0 0 "Fitter" 0 -1 1524214046323 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524214046325 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1524214069259 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524214069395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524214069660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524214069662 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524214069664 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524214069673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524214069674 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524214069678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524214069678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1524214069684 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524214069684 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524214069755 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524214089471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524214089471 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524214089471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524214089471 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1524214089471 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "persona2.sdc " "Synopsys Design Constraints File file not found: 'persona2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524214089479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hex_view:hex_view_inst\|count\[26\] clk " "Register hex_view:hex_view_inst\|count\[26\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524214089485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1524214089485 "|top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524214089493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1524214089494 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1524214089496 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524214089497 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524214089497 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524214089497 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524214089497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524214089519 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1524214089796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524214090225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524214090357 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524214091120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524214091120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524214095290 ""}
{ "Info" "IVPR20K_VPR_PR_CAN_USE_SCRUB_INSTRUCTIONS" "" "Fitter recommends that you use the SCRUB programming method for the smallest partial bitstream size." {  } {  } 0 188030 "Fitter recommends that you use the SCRUB programming method for the smallest partial bitstream size." 0 0 "Fitter" 0 -1 1524214129439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "95.93 " "Router is attempting to preserve 95.93 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1524214129681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "G:/NIR2/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524214131510 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524214131510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524214131917 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1524214131917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524214131917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524214131925 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524214134716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524214135153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524214136954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524214136955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524214138400 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524214144971 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524214145470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/NIR2/output_files/persona2.fit.smsg " "Generated suppressed messages file G:/NIR2/output_files/persona2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524214145633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2910 " "Peak virtual memory: 2910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524214146738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 11:49:06 2018 " "Processing ended: Fri Apr 20 11:49:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524214146738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524214146738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524214146738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524214146738 ""}
