;redcode
;assert 1
	SUB 0, 30
	SUB 0, 30
	ADD -12, 8
	SLT 277, 60
	MOV -7, <-20
	SUB 0, 30
	SUB 0, 30
	MOV -1, <-20
	SLT @-121, 103
	SUB 0, 30
	SUB <0, 0
	SUB @121, 106
	MOV -1, <-20
	SUB 0, 30
	SUB <0, 0
	MOV -7, <-20
	DJN -1, @-121
	MOV -1, <-20
	DJN -1, @-121
	SUB 0, 30
	SUB 0, 30
	MOV -1, <-20
	SUB 0, 30
	DJN -1, @-121
	MOV -1, <-20
	SUB 0, 30
	DJN -1, @-121
	MOV -1, <-20
	DJN -1, @-121
	SLT @-121, 103
	SUB @7, @1
	SPL @120, 80
	SUB @127, 106
	SLT @-121, 103
	MOV @127, 106
	SUB @121, 106
	MOV -1, <-20
	SUB 0, 30
	SUB <0, 0
	MOV -1, <-20
	DJN -1, @-121
	SLT 277, 60
	MOV -7, <-20
	DJN -1, @-121
	SUB @7, @1
	SPL @120, 80
	SUB @127, 106
	SLT @-121, 103
	MOV @127, 106
	SUB @121, 106
	MOV @127, 106
	SUB @121, 106
	MOV -1, <-20
	SUB 0, 30
	SUB <0, 0
	DJN -1, @-121
	MOV -1, <-20
	MOV -7, <-26
	MOV -7, <-20
	DJN -1, @-121
	MOV -1, <-20
