<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.280491</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x1931d60: i16 = rotl 0xb183b8, 0xb185c0
  0xb183b8: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x9b87b8, 0x1931bc0, undef:i64
    0x1931bc0: i64 = add 0xb18900, 0x1931b58
      0xb18900: i64 = bitcast 0xb186f8
        0xb186f8: v2i32 = BUILD_VECTOR 0xb184f0, 0xb18690
          0xb184f0: i32 = extract_vector_elt 0x1931e98, Constant:i32&lt;2&gt;
            0x1931e98: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x9b87b8, 0xb18898, undef:i64
              0xb18898: i64 = AssertAlign 0xb18c40
                0xb18c40: i64,ch = CopyFromReg 0x9b87b8, Register:i64 %3
                  0x1931678: i64 = Register %3
              0xb182e8: i64 = undef
            0xb18b08: i32 = Constant&lt;2&gt;
          0xb18690: i32 = extract_vector_elt 0x1931e98, Constant:i32&lt;3&gt;
            0x1931e98: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x9b87b8, 0xb18898, undef:i64
              0xb18898: i64 = AssertAlign 0xb18c40
                0xb18c40: i64,ch = CopyFromReg 0x9b87b8, Register:i64 %3
                  0x1931678: i64 = Register %3
              0xb182e8: i64 = undef
            0xb18628: i32 = Constant&lt;3&gt;
      0x1931b58: i64 = shl 0xb18280, Constant:i32&lt;1&gt;
        0xb18280: i64,i1 = MAD_U64_U32 0xb18f80, 0xb18760, 0x1931a20
          0xb18f80: i32 = and 0xb18eb0, Constant:i32&lt;65535&gt;
            0xb18eb0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x9b87b8, 0xb18e48, undef:i64
              0xb18e48: i64 = add nuw 0xb18d78, Constant:i64&lt;4&gt;
                0xb18d78: i64 = AssertAlign 0x1932038
                  0x1932038: i64,ch = CopyFromReg 0x9b87b8, Register:i64 %2

                0xb18de0: i64 = Constant&lt;4&gt;
              0xb182e8: i64 = undef
            0xb18f18: i32 = Constant&lt;65535&gt;
          0xb18760: i32,ch = CopyFromReg 0x9b87b8, Register:i32 %4
            0x19317b0: i32 = Register %4
          0x1931a20: i64 = add nuw nsw 0xb18488, 0x19319b8
            0xb18488: i64 = zero_extend 0x1931cf8
              0x1931cf8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x9b87b8, 0xb190b8, undef:i64
                0xb190b8: i64 = add 0x1931540, Constant:i64&lt;28&gt;
                  0x1931540: i64 = AssertAlign 0xb18c40

                  0x1931fd0: i64 = Constant&lt;28&gt;
                0xb182e8: i64 = undef
            0x19319b8: i64 = zero_extend 0x1931748
              0x1931748: i32 = AssertZext 0xb18bd8, ValueType:ch:i10
                0xb18bd8: i32,ch = CopyFromReg 0x9b87b8, Register:i32 %0
                  0x1931880: i32 = Register %0
        0xb18a38: i32 = Constant&lt;1&gt;
    0xb182e8: i64 = undef
  0xb185c0: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x9b87b8, 0x1931c90, undef:i64
    0x1931c90: i64 = add 0xb18420, 0x1931b58
      0xb18420: i64 = bitcast 0xb18b70
        0xb18b70: v2i32 = BUILD_VECTOR 0x19315a8, 0xb18aa0
          0x19315a8: i32 = extract_vector_elt 0xb18350, Constant:i32&lt;0&gt;
            0xb18350: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x9b87b8, 0xb18218, undef:i64
              0xb18218: i64 = add nuw 0xb18898, Constant:i64&lt;16&gt;
                0xb18898: i64 = AssertAlign 0xb18c40
                  0xb18c40: i64,ch = CopyFromReg 0x9b87b8, Register:i64 %3

                0xb181b0: i64 = Constant&lt;16&gt;
              0xb182e8: i64 = undef
            0xb18968: i32 = Constant&lt;0&gt;
          0xb18aa0: i32 = extract_vector_elt 0xb18350, Constant:i32&lt;1&gt;
            0xb18350: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x9b87b8, 0xb18218, undef:i64
              0xb18218: i64 = add nuw 0xb18898, Constant:i64&lt;16&gt;
                0xb18898: i64 = AssertAlign 0xb18c40
                  0xb18c40: i64,ch = CopyFromReg 0x9b87b8, Register:i64 %3

                0xb181b0: i64 = Constant&lt;16&gt;
              0xb182e8: i64 = undef
            0xb18a38: i32 = Constant&lt;1&gt;
      0x1931b58: i64 = shl 0xb18280, Constant:i32&lt;1&gt;
        0xb18280: i64,i1 = MAD_U64_U32 0xb18f80, 0xb18760, 0x1931a20
          0xb18f80: i32 = and 0xb18eb0, Constant:i32&lt;65535&gt;
            0xb18eb0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x9b87b8, 0xb18e48, undef:i64
              0xb18e48: i64 = add nuw 0xb18d78, Constant:i64&lt;4&gt;
                0xb18d78: i64 = AssertAlign 0x1932038
                  0x1932038: i64,ch = CopyFromReg 0x9b87b8, Register:i64 %2

                0xb18de0: i64 = Constant&lt;4&gt;
              0xb182e8: i64 = undef
            0xb18f18: i32 = Constant&lt;65535&gt;
          0xb18760: i32,ch = CopyFromReg 0x9b87b8, Register:i32 %4
            0x19317b0: i32 = Register %4
          0x1931a20: i64 = add nuw nsw 0xb18488, 0x19319b8
            0xb18488: i64 = zero_extend 0x1931cf8
              0x1931cf8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x9b87b8, 0xb190b8, undef:i64
                0xb190b8: i64 = add 0x1931540, Constant:i64&lt;28&gt;
                  0x1931540: i64 = AssertAlign 0xb18c40

                  0x1931fd0: i64 = Constant&lt;28&gt;
                0xb182e8: i64 = undef
            0x19319b8: i64 = zero_extend 0x1931748
              0x1931748: i32 = AssertZext 0xb18bd8, ValueType:ch:i10
                0xb18bd8: i32,ch = CopyFromReg 0x9b87b8, Register:i32 %0
                  0x1931880: i32 = Register %0
        0xb18a38: i32 = Constant&lt;1&gt;
    0xb182e8: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
