set_property IOSTANDARD LVCMOS18 [get_ports {Q[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports OE_]
set_property IOSTANDARD LVCMOS18 [get_ports {D[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[1]}]
set_property PULLTYPE PULLDOWN [get_ports {D[8]}]
set_property PULLTYPE PULLDOWN [get_ports {D[7]}]
set_property PULLTYPE PULLDOWN [get_ports {D[6]}]
set_property PULLTYPE PULLDOWN [get_ports {D[5]}]
set_property PULLTYPE PULLDOWN [get_ports {D[4]}]
set_property PULLTYPE PULLDOWN [get_ports {D[3]}]
set_property PULLTYPE PULLDOWN [get_ports {D[2]}]
set_property PULLTYPE PULLDOWN [get_ports {D[1]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[8]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[7]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[6]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[5]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[4]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[3]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[2]}]
set_property PULLTYPE PULLDOWN [get_ports {Q[1]}]
set_property PULLTYPE PULLDOWN [get_ports clk]
set_property PULLTYPE PULLDOWN [get_ports OE_]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_property PACKAGE_PIN R1 [get_ports {Q[8]}]
set_property PACKAGE_PIN P2 [get_ports {Q[7]}]
set_property PACKAGE_PIN P1 [get_ports {Q[6]}]
set_property PACKAGE_PIN N2 [get_ports {Q[5]}]
set_property PACKAGE_PIN M1 [get_ports {Q[4]}]
set_property PACKAGE_PIN M2 [get_ports {Q[3]}]
set_property PACKAGE_PIN L1 [get_ports {Q[2]}]
set_property PACKAGE_PIN J2 [get_ports {Q[1]}]
set_property PULLTYPE PULLDOWN [get_ports clr]
set_property IOSTANDARD LVCMOS18 [get_ports clr]
set_property PACKAGE_PIN R4 [get_ports clk]
set_property PACKAGE_PIN T3 [get_ports clr]
set_property PACKAGE_PIN U3 [get_ports OE_]
set_property PACKAGE_PIN T4 [get_ports {D[8]}]
set_property PACKAGE_PIN V3 [get_ports {D[7]}]
set_property PACKAGE_PIN V4 [get_ports {D[6]}]
set_property PACKAGE_PIN W4 [get_ports {D[5]}]
set_property PACKAGE_PIN Y4 [get_ports {D[4]}]
set_property PACKAGE_PIN Y6 [get_ports {D[3]}]
set_property PACKAGE_PIN W7 [get_ports {D[2]}]
set_property PACKAGE_PIN Y8 [get_ports {D[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clr]