#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Dec  3 14:10:37 2018
# Process ID: 12140
# Current directory: C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1
# Command line: vivado.exe -log mcs_top_vanilla.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mcs_top_vanilla.tcl -notrace
# Log file: C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1/mcs_top_vanilla.vdi
# Journal file: C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mcs_top_vanilla.tcl -notrace
Command: link_design -top mcs_top_vanilla -part xa7a100tcsg324-1I
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/cpu.dcp' for cell 'cpu_unit'
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/U0/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/U0/microblaze_I/U0'
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/U0/rst_0/U0'
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/U0/rst_0/U0'
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'cpu_unit/U0/ilmb/U0'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'cpu_unit/U0/ilmb/U0'
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/U0/dlmb/U0'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/U0/dlmb/U0'
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/U0/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/U0/iomodule_0/U0'
Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/U0'
Finished Parsing XDC File [c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/U0'
Parsing XDC File [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_pdm'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_on'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_scl'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_sda'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_miso'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_mosi'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_sclk'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_ss_n'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[0]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[1]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[2]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[3]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[4]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[7]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[8]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[9]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[10]'. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mcs_top_vanilla'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

9 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 663.527 ; gain = 375.207
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 667.770 ; gain = 4.242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2d8a421fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.785 ; gain = 469.016

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23ad59b79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.820 . Memory (MB): peak = 1136.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 237905a89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 1136.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25efde7af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 549 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25efde7af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.785 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 232be2bce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 232be2bce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.785 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1136.785 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 232be2bce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.785 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.180 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 232be2bce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1311.242 ; gain = 0.000
Ending Power Optimization Task | Checksum: 232be2bce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.242 ; gain = 174.457

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 232be2bce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1311.242 ; gain = 647.715
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1/mcs_top_vanilla_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mcs_top_vanilla_drc_opted.rpt -pb mcs_top_vanilla_drc_opted.pb -rpx mcs_top_vanilla_drc_opted.rpx
Command: report_drc -file mcs_top_vanilla_drc_opted.rpt -pb mcs_top_vanilla_drc_opted.pb -rpx mcs_top_vanilla_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1/mcs_top_vanilla_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1311.242 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bb420911

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1311.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d01559d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 173d9ce0a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 173d9ce0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.242 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 173d9ce0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 196125d7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1311.242 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2346a08a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.242 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1445a70fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1445a70fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e0578083

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b1873566

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b1873566

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18326a313

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 137798e51

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 137798e51

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1311.242 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 137798e51

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 137ab08f7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 137ab08f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.866. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e364bb69

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e364bb69

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e364bb69

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e364bb69

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1085fdb36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1085fdb36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000
Ending Placer Task | Checksum: 663a4332

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.335 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1/mcs_top_vanilla_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mcs_top_vanilla_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mcs_top_vanilla_utilization_placed.rpt -pb mcs_top_vanilla_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1311.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mcs_top_vanilla_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1311.242 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4aba40b ConstDB: 0 ShapeSum: 618e9f27 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e27cacc2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1311.242 ; gain = 0.000
Post Restoration Checksum: NetGraph: 27235cf5 NumContArr: bb594fcd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e27cacc2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e27cacc2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1311.242 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e27cacc2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1311.242 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 0efadce3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1316.297 ; gain = 5.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.905  | TNS=0.000  | WHS=-0.211 | THS=-71.567|

Phase 2 Router Initialization | Checksum: 1e88e7cc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1316.297 ; gain = 5.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23e40bd90

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.973  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fb30258b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.973  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12e8bcbfe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551
Phase 4 Rip-up And Reroute | Checksum: 12e8bcbfe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12e8bcbfe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12e8bcbfe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551
Phase 5 Delay and Skew Optimization | Checksum: 12e8bcbfe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 182b51fb7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.980  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1451f0366

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551
Phase 6 Post Hold Fix | Checksum: 1451f0366

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.511381 %
  Global Horizontal Routing Utilization  = 0.68258 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fab372a6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fab372a6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27bd020d5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 1357.793 ; gain = 46.551

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.980  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 27bd020d5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 1357.793 ; gain = 46.551
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 1357.793 ; gain = 46.551

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1357.793 ; gain = 46.551
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1357.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1/mcs_top_vanilla_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mcs_top_vanilla_drc_routed.rpt -pb mcs_top_vanilla_drc_routed.pb -rpx mcs_top_vanilla_drc_routed.rpx
Command: report_drc -file mcs_top_vanilla_drc_routed.rpt -pb mcs_top_vanilla_drc_routed.pb -rpx mcs_top_vanilla_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1/mcs_top_vanilla_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mcs_top_vanilla_methodology_drc_routed.rpt -pb mcs_top_vanilla_methodology_drc_routed.pb -rpx mcs_top_vanilla_methodology_drc_routed.rpx
Command: report_methodology -file mcs_top_vanilla_methodology_drc_routed.rpt -pb mcs_top_vanilla_methodology_drc_routed.pb -rpx mcs_top_vanilla_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jbu021/Soc_FPGA/Final_Bui/Final_Bui.runs/impl_1/mcs_top_vanilla_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mcs_top_vanilla_power_routed.rpt -pb mcs_top_vanilla_power_summary_routed.pb -rpx mcs_top_vanilla_power_routed.rpx
Command: report_power -file mcs_top_vanilla_power_routed.rpt -pb mcs_top_vanilla_power_summary_routed.pb -rpx mcs_top_vanilla_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mcs_top_vanilla_route_status.rpt -pb mcs_top_vanilla_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mcs_top_vanilla_timing_summary_routed.rpt -pb mcs_top_vanilla_timing_summary_routed.pb -rpx mcs_top_vanilla_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mcs_top_vanilla_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mcs_top_vanilla_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mcs_top_vanilla_bus_skew_routed.rpt -pb mcs_top_vanilla_bus_skew_routed.pb -rpx mcs_top_vanilla_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 14:12:46 2018...
