#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18260b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17f0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17f76b0 .functor NOT 1, L_0x1854a30, C4<0>, C4<0>, C4<0>;
L_0x1854810 .functor XOR 2, L_0x18546b0, L_0x1854770, C4<00>, C4<00>;
L_0x1854920 .functor XOR 2, L_0x1854810, L_0x1854880, C4<00>, C4<00>;
v0x184fbf0_0 .net *"_ivl_10", 1 0, L_0x1854880;  1 drivers
v0x184fcf0_0 .net *"_ivl_12", 1 0, L_0x1854920;  1 drivers
v0x184fdd0_0 .net *"_ivl_2", 1 0, L_0x1852f60;  1 drivers
v0x184fe90_0 .net *"_ivl_4", 1 0, L_0x18546b0;  1 drivers
v0x184ff70_0 .net *"_ivl_6", 1 0, L_0x1854770;  1 drivers
v0x18500a0_0 .net *"_ivl_8", 1 0, L_0x1854810;  1 drivers
v0x1850180_0 .net "a", 0 0, v0x184c900_0;  1 drivers
v0x1850220_0 .net "b", 0 0, v0x184c9a0_0;  1 drivers
v0x18502c0_0 .net "c", 0 0, v0x184ca40_0;  1 drivers
v0x1850360_0 .var "clk", 0 0;
v0x1850400_0 .net "d", 0 0, v0x184cb80_0;  1 drivers
v0x18504a0_0 .net "out_pos_dut", 0 0, L_0x1854450;  1 drivers
v0x1850540_0 .net "out_pos_ref", 0 0, L_0x1851a70;  1 drivers
v0x18505e0_0 .net "out_sop_dut", 0 0, L_0x1854340;  1 drivers
v0x1850680_0 .net "out_sop_ref", 0 0, L_0x18275c0;  1 drivers
v0x1850720_0 .var/2u "stats1", 223 0;
v0x18507c0_0 .var/2u "strobe", 0 0;
v0x1850860_0 .net "tb_match", 0 0, L_0x1854a30;  1 drivers
v0x1850930_0 .net "tb_mismatch", 0 0, L_0x17f76b0;  1 drivers
v0x18509d0_0 .net "wavedrom_enable", 0 0, v0x184ce50_0;  1 drivers
v0x1850aa0_0 .net "wavedrom_title", 511 0, v0x184cef0_0;  1 drivers
L_0x1852f60 .concat [ 1 1 0 0], L_0x1851a70, L_0x18275c0;
L_0x18546b0 .concat [ 1 1 0 0], L_0x1851a70, L_0x18275c0;
L_0x1854770 .concat [ 1 1 0 0], L_0x1854450, L_0x1854340;
L_0x1854880 .concat [ 1 1 0 0], L_0x1851a70, L_0x18275c0;
L_0x1854a30 .cmp/eeq 2, L_0x1852f60, L_0x1854920;
S_0x17f43e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17f0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17f7a90 .functor AND 1, v0x184ca40_0, v0x184cb80_0, C4<1>, C4<1>;
L_0x17f7e70 .functor NOT 1, v0x184c900_0, C4<0>, C4<0>, C4<0>;
L_0x17f8250 .functor NOT 1, v0x184c9a0_0, C4<0>, C4<0>, C4<0>;
L_0x17f84d0 .functor AND 1, L_0x17f7e70, L_0x17f8250, C4<1>, C4<1>;
L_0x180fca0 .functor AND 1, L_0x17f84d0, v0x184ca40_0, C4<1>, C4<1>;
L_0x18275c0 .functor OR 1, L_0x17f7a90, L_0x180fca0, C4<0>, C4<0>;
L_0x1850ef0 .functor NOT 1, v0x184c9a0_0, C4<0>, C4<0>, C4<0>;
L_0x1850f60 .functor OR 1, L_0x1850ef0, v0x184cb80_0, C4<0>, C4<0>;
L_0x1851070 .functor AND 1, v0x184ca40_0, L_0x1850f60, C4<1>, C4<1>;
L_0x1851130 .functor NOT 1, v0x184c900_0, C4<0>, C4<0>, C4<0>;
L_0x1851200 .functor OR 1, L_0x1851130, v0x184c9a0_0, C4<0>, C4<0>;
L_0x1851270 .functor AND 1, L_0x1851070, L_0x1851200, C4<1>, C4<1>;
L_0x18513f0 .functor NOT 1, v0x184c9a0_0, C4<0>, C4<0>, C4<0>;
L_0x1851460 .functor OR 1, L_0x18513f0, v0x184cb80_0, C4<0>, C4<0>;
L_0x1851380 .functor AND 1, v0x184ca40_0, L_0x1851460, C4<1>, C4<1>;
L_0x18515f0 .functor NOT 1, v0x184c900_0, C4<0>, C4<0>, C4<0>;
L_0x18516f0 .functor OR 1, L_0x18515f0, v0x184cb80_0, C4<0>, C4<0>;
L_0x18517b0 .functor AND 1, L_0x1851380, L_0x18516f0, C4<1>, C4<1>;
L_0x1851960 .functor XNOR 1, L_0x1851270, L_0x18517b0, C4<0>, C4<0>;
v0x17f6fe0_0 .net *"_ivl_0", 0 0, L_0x17f7a90;  1 drivers
v0x17f73e0_0 .net *"_ivl_12", 0 0, L_0x1850ef0;  1 drivers
v0x17f77c0_0 .net *"_ivl_14", 0 0, L_0x1850f60;  1 drivers
v0x17f7ba0_0 .net *"_ivl_16", 0 0, L_0x1851070;  1 drivers
v0x17f7f80_0 .net *"_ivl_18", 0 0, L_0x1851130;  1 drivers
v0x17f8360_0 .net *"_ivl_2", 0 0, L_0x17f7e70;  1 drivers
v0x17f85e0_0 .net *"_ivl_20", 0 0, L_0x1851200;  1 drivers
v0x184ae70_0 .net *"_ivl_24", 0 0, L_0x18513f0;  1 drivers
v0x184af50_0 .net *"_ivl_26", 0 0, L_0x1851460;  1 drivers
v0x184b030_0 .net *"_ivl_28", 0 0, L_0x1851380;  1 drivers
v0x184b110_0 .net *"_ivl_30", 0 0, L_0x18515f0;  1 drivers
v0x184b1f0_0 .net *"_ivl_32", 0 0, L_0x18516f0;  1 drivers
v0x184b2d0_0 .net *"_ivl_36", 0 0, L_0x1851960;  1 drivers
L_0x7fc12e57d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x184b390_0 .net *"_ivl_38", 0 0, L_0x7fc12e57d018;  1 drivers
v0x184b470_0 .net *"_ivl_4", 0 0, L_0x17f8250;  1 drivers
v0x184b550_0 .net *"_ivl_6", 0 0, L_0x17f84d0;  1 drivers
v0x184b630_0 .net *"_ivl_8", 0 0, L_0x180fca0;  1 drivers
v0x184b710_0 .net "a", 0 0, v0x184c900_0;  alias, 1 drivers
v0x184b7d0_0 .net "b", 0 0, v0x184c9a0_0;  alias, 1 drivers
v0x184b890_0 .net "c", 0 0, v0x184ca40_0;  alias, 1 drivers
v0x184b950_0 .net "d", 0 0, v0x184cb80_0;  alias, 1 drivers
v0x184ba10_0 .net "out_pos", 0 0, L_0x1851a70;  alias, 1 drivers
v0x184bad0_0 .net "out_sop", 0 0, L_0x18275c0;  alias, 1 drivers
v0x184bb90_0 .net "pos0", 0 0, L_0x1851270;  1 drivers
v0x184bc50_0 .net "pos1", 0 0, L_0x18517b0;  1 drivers
L_0x1851a70 .functor MUXZ 1, L_0x7fc12e57d018, L_0x1851270, L_0x1851960, C4<>;
S_0x184bdd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17f0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x184c900_0 .var "a", 0 0;
v0x184c9a0_0 .var "b", 0 0;
v0x184ca40_0 .var "c", 0 0;
v0x184cae0_0 .net "clk", 0 0, v0x1850360_0;  1 drivers
v0x184cb80_0 .var "d", 0 0;
v0x184cc70_0 .var/2u "fail", 0 0;
v0x184cd10_0 .var/2u "fail1", 0 0;
v0x184cdb0_0 .net "tb_match", 0 0, L_0x1854a30;  alias, 1 drivers
v0x184ce50_0 .var "wavedrom_enable", 0 0;
v0x184cef0_0 .var "wavedrom_title", 511 0;
E_0x18037b0/0 .event negedge, v0x184cae0_0;
E_0x18037b0/1 .event posedge, v0x184cae0_0;
E_0x18037b0 .event/or E_0x18037b0/0, E_0x18037b0/1;
S_0x184c100 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x184bdd0;
 .timescale -12 -12;
v0x184c340_0 .var/2s "i", 31 0;
E_0x1803650 .event posedge, v0x184cae0_0;
S_0x184c440 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x184bdd0;
 .timescale -12 -12;
v0x184c640_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x184c720 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x184bdd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x184d0d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17f0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1851c20 .functor NOT 1, v0x184c9a0_0, C4<0>, C4<0>, C4<0>;
L_0x1851dc0 .functor AND 1, v0x184c900_0, L_0x1851c20, C4<1>, C4<1>;
L_0x1851ea0 .functor NOT 1, v0x184ca40_0, C4<0>, C4<0>, C4<0>;
L_0x1852020 .functor AND 1, L_0x1851dc0, L_0x1851ea0, C4<1>, C4<1>;
L_0x1852160 .functor NOT 1, v0x184cb80_0, C4<0>, C4<0>, C4<0>;
L_0x18522e0 .functor AND 1, L_0x1852020, L_0x1852160, C4<1>, C4<1>;
L_0x1852430 .functor NOT 1, v0x184c900_0, C4<0>, C4<0>, C4<0>;
L_0x18525b0 .functor AND 1, L_0x1852430, v0x184c9a0_0, C4<1>, C4<1>;
L_0x18526c0 .functor AND 1, L_0x18525b0, v0x184ca40_0, C4<1>, C4<1>;
L_0x1852780 .functor AND 1, L_0x18526c0, v0x184cb80_0, C4<1>, C4<1>;
L_0x18528a0 .functor OR 1, L_0x18522e0, L_0x1852780, C4<0>, C4<0>;
L_0x1852960 .functor NOT 1, v0x184c900_0, C4<0>, C4<0>, C4<0>;
L_0x1852a40 .functor NOT 1, v0x184c9a0_0, C4<0>, C4<0>, C4<0>;
L_0x1852ab0 .functor AND 1, L_0x1852960, L_0x1852a40, C4<1>, C4<1>;
L_0x18529d0 .functor NOT 1, v0x184ca40_0, C4<0>, C4<0>, C4<0>;
L_0x1852c40 .functor AND 1, L_0x1852ab0, L_0x18529d0, C4<1>, C4<1>;
L_0x1852de0 .functor NOT 1, v0x184cb80_0, C4<0>, C4<0>, C4<0>;
L_0x1852e50 .functor AND 1, L_0x1852c40, L_0x1852de0, C4<1>, C4<1>;
L_0x1853000 .functor OR 1, L_0x18528a0, L_0x1852e50, C4<0>, C4<0>;
L_0x1853110 .functor NOT 1, v0x184c900_0, C4<0>, C4<0>, C4<0>;
L_0x1853230 .functor OR 1, L_0x1853110, v0x184c9a0_0, C4<0>, C4<0>;
L_0x18532f0 .functor NOT 1, v0x184ca40_0, C4<0>, C4<0>, C4<0>;
L_0x1853420 .functor OR 1, L_0x1853230, L_0x18532f0, C4<0>, C4<0>;
L_0x1853530 .functor NOT 1, v0x184cb80_0, C4<0>, C4<0>, C4<0>;
L_0x1853670 .functor OR 1, L_0x1853420, L_0x1853530, C4<0>, C4<0>;
L_0x1853780 .functor NOT 1, v0x184c9a0_0, C4<0>, C4<0>, C4<0>;
L_0x18538d0 .functor OR 1, v0x184c900_0, L_0x1853780, C4<0>, C4<0>;
L_0x1853990 .functor OR 1, L_0x18538d0, v0x184ca40_0, C4<0>, C4<0>;
L_0x1853b40 .functor OR 1, L_0x1853990, v0x184cb80_0, C4<0>, C4<0>;
L_0x1853c00 .functor AND 1, L_0x1853670, L_0x1853b40, C4<1>, C4<1>;
L_0x1853e10 .functor OR 1, v0x184c900_0, v0x184c9a0_0, C4<0>, C4<0>;
L_0x1853e80 .functor OR 1, L_0x1853e10, v0x184ca40_0, C4<0>, C4<0>;
L_0x1854050 .functor OR 1, L_0x1853e80, v0x184cb80_0, C4<0>, C4<0>;
L_0x1854110 .functor AND 1, L_0x1853c00, L_0x1854050, C4<1>, C4<1>;
L_0x1854340 .functor BUFZ 1, L_0x1853000, C4<0>, C4<0>, C4<0>;
L_0x1854450 .functor BUFZ 1, L_0x1854110, C4<0>, C4<0>, C4<0>;
v0x184d290_0 .net *"_ivl_0", 0 0, L_0x1851c20;  1 drivers
v0x184d370_0 .net *"_ivl_10", 0 0, L_0x18522e0;  1 drivers
v0x184d450_0 .net *"_ivl_12", 0 0, L_0x1852430;  1 drivers
v0x184d540_0 .net *"_ivl_14", 0 0, L_0x18525b0;  1 drivers
v0x184d620_0 .net *"_ivl_16", 0 0, L_0x18526c0;  1 drivers
v0x184d750_0 .net *"_ivl_18", 0 0, L_0x1852780;  1 drivers
v0x184d830_0 .net *"_ivl_2", 0 0, L_0x1851dc0;  1 drivers
v0x184d910_0 .net *"_ivl_20", 0 0, L_0x18528a0;  1 drivers
v0x184d9f0_0 .net *"_ivl_22", 0 0, L_0x1852960;  1 drivers
v0x184db60_0 .net *"_ivl_24", 0 0, L_0x1852a40;  1 drivers
v0x184dc40_0 .net *"_ivl_26", 0 0, L_0x1852ab0;  1 drivers
v0x184dd20_0 .net *"_ivl_28", 0 0, L_0x18529d0;  1 drivers
v0x184de00_0 .net *"_ivl_30", 0 0, L_0x1852c40;  1 drivers
v0x184dee0_0 .net *"_ivl_32", 0 0, L_0x1852de0;  1 drivers
v0x184dfc0_0 .net *"_ivl_34", 0 0, L_0x1852e50;  1 drivers
v0x184e0a0_0 .net *"_ivl_38", 0 0, L_0x1853110;  1 drivers
v0x184e180_0 .net *"_ivl_4", 0 0, L_0x1851ea0;  1 drivers
v0x184e370_0 .net *"_ivl_40", 0 0, L_0x1853230;  1 drivers
v0x184e450_0 .net *"_ivl_42", 0 0, L_0x18532f0;  1 drivers
v0x184e530_0 .net *"_ivl_44", 0 0, L_0x1853420;  1 drivers
v0x184e610_0 .net *"_ivl_46", 0 0, L_0x1853530;  1 drivers
v0x184e6f0_0 .net *"_ivl_48", 0 0, L_0x1853670;  1 drivers
v0x184e7d0_0 .net *"_ivl_50", 0 0, L_0x1853780;  1 drivers
v0x184e8b0_0 .net *"_ivl_52", 0 0, L_0x18538d0;  1 drivers
v0x184e990_0 .net *"_ivl_54", 0 0, L_0x1853990;  1 drivers
v0x184ea70_0 .net *"_ivl_56", 0 0, L_0x1853b40;  1 drivers
v0x184eb50_0 .net *"_ivl_58", 0 0, L_0x1853c00;  1 drivers
v0x184ec30_0 .net *"_ivl_6", 0 0, L_0x1852020;  1 drivers
v0x184ed10_0 .net *"_ivl_60", 0 0, L_0x1853e10;  1 drivers
v0x184edf0_0 .net *"_ivl_62", 0 0, L_0x1853e80;  1 drivers
v0x184eed0_0 .net *"_ivl_64", 0 0, L_0x1854050;  1 drivers
v0x184efb0_0 .net *"_ivl_8", 0 0, L_0x1852160;  1 drivers
v0x184f090_0 .net "a", 0 0, v0x184c900_0;  alias, 1 drivers
v0x184f340_0 .net "b", 0 0, v0x184c9a0_0;  alias, 1 drivers
v0x184f430_0 .net "c", 0 0, v0x184ca40_0;  alias, 1 drivers
v0x184f520_0 .net "d", 0 0, v0x184cb80_0;  alias, 1 drivers
v0x184f610_0 .net "out_pos", 0 0, L_0x1854450;  alias, 1 drivers
v0x184f6d0_0 .net "out_pos_wire", 0 0, L_0x1854110;  1 drivers
v0x184f790_0 .net "out_sop", 0 0, L_0x1854340;  alias, 1 drivers
v0x184f850_0 .net "out_sop_wire", 0 0, L_0x1853000;  1 drivers
S_0x184f9d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17f0320;
 .timescale -12 -12;
E_0x17ec9f0 .event anyedge, v0x18507c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18507c0_0;
    %nor/r;
    %assign/vec4 v0x18507c0_0, 0;
    %wait E_0x17ec9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x184bdd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184cd10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x184bdd0;
T_4 ;
    %wait E_0x18037b0;
    %load/vec4 v0x184cdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184cc70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x184bdd0;
T_5 ;
    %wait E_0x1803650;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %wait E_0x1803650;
    %load/vec4 v0x184cc70_0;
    %store/vec4 v0x184cd10_0, 0, 1;
    %fork t_1, S_0x184c100;
    %jmp t_0;
    .scope S_0x184c100;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x184c340_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x184c340_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1803650;
    %load/vec4 v0x184c340_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x184c340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x184c340_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x184bdd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18037b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x184cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184c9a0_0, 0;
    %assign/vec4 v0x184c900_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x184cc70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x184cd10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17f0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1850360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18507c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17f0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1850360_0;
    %inv;
    %store/vec4 v0x1850360_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17f0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x184cae0_0, v0x1850930_0, v0x1850180_0, v0x1850220_0, v0x18502c0_0, v0x1850400_0, v0x1850680_0, v0x18505e0_0, v0x1850540_0, v0x18504a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17f0320;
T_9 ;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1850720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17f0320;
T_10 ;
    %wait E_0x18037b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1850720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1850720_0, 4, 32;
    %load/vec4 v0x1850860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1850720_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1850720_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1850720_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1850680_0;
    %load/vec4 v0x1850680_0;
    %load/vec4 v0x18505e0_0;
    %xor;
    %load/vec4 v0x1850680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1850720_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1850720_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1850540_0;
    %load/vec4 v0x1850540_0;
    %load/vec4 v0x18504a0_0;
    %xor;
    %load/vec4 v0x1850540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1850720_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1850720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1850720_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response25/top_module.sv";
