

================================================================
== Vitis HLS Report for 'kernel_SLR2'
================================================================
* Date:           Fri Aug  1 23:21:48 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        kernel_SLR2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.326 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+--------+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |     max    |    min   |     max    |   min  |     max    |   Type  |
    +---------+------------+----------+------------+--------+------------+---------+
    |   170252|  4227297002|  0.567 ms|  14.090 sec|  170253|  4227297003|       no|
    +---------+------------+----------+------------+--------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+---------+----------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |           Instance          |      Module      |   min   |   max   |    min    |    max    |  min  |   max   |   Type   |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+---------+----------+
        |grp_process_rtm_SLR2_fu_144  |process_rtm_SLR2  |    17023|  4227295|  56.738 us|  14.090 ms|  16858|  4227130|  dataflow|
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+---------+----------+

        * Loop: 
        +--------------------+---------+------------+-----------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |    Iteration    |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |     Latency     |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_235_1  |   170250|  4227297000|  17025 ~ 4227297|          -|          -|  10 ~ 1000|        no|
        +--------------------+---------+------------+-----------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      55|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |      200|   312|    80084|   55555|  144|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      39|    -|
|Register         |        -|     -|      121|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |      200|   312|    80205|   55649|  144|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       10|    15|        4|       6|   31|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U              |control_s_axi     |        0|    0|    264|    424|    0|
    |grp_process_rtm_SLR2_fu_144  |process_rtm_SLR2  |      200|  312|  79820|  55131|  144|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |Total                        |                  |      200|  312|  80084|  55555|  144|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_216_p2                                 |         +|   0|  0|  31|          31|           1|
    |grp_process_rtm_SLR2_fu_144_out_r_TREADY      |       and|   0|  0|   2|           1|           1|
    |icmp_ln235_fu_226_p2                          |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state1                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_process_rtm_SLR2_fu_144_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_process_rtm_SLR2_fu_144_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  55|          67|          37|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   6|          5|    1|          5|
    |ap_done                   |   2|          2|    1|          2|
    |i_fu_110                  |  29|          2|   31|         62|
    |in_r_TREADY_int_regslice  |   2|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  39|         11|   34|         71|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   4|   0|    4|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_rtm_SLR2_fu_144_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_rtm_SLR2_fu_144_ap_ready  |   1|   0|    1|          0|
    |grp_process_rtm_SLR2_fu_144_ap_start_reg          |   1|   0|    1|          0|
    |i_fu_110                                          |  31|   0|   31|          0|
    |shl_ln235_reg_263                                 |  31|   0|   32|          1|
    |trunc_ln214_1_reg_253                             |  16|   0|   16|          0|
    |trunc_ln214_2_reg_258                             |  16|   0|   16|          0|
    |trunc_ln214_reg_248                               |  16|   0|   16|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 121|   0|  122|          1|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     kernel_SLR2|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     kernel_SLR2|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     kernel_SLR2|  return value|
|in_r_TDATA             |   in|  256|           axis|   in_r_V_data_V|       pointer|
|in_r_TVALID            |   in|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TREADY            |  out|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TLAST             |   in|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TKEEP             |   in|   32|           axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB             |   in|   32|           axis|   in_r_V_strb_V|       pointer|
|out_r_TDATA            |  out|  256|           axis|  out_r_V_data_V|       pointer|
|out_r_TVALID           |  out|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TREADY           |   in|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TLAST            |  out|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TKEEP            |  out|   32|           axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB            |  out|   32|           axis|  out_r_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

