

================================================================
== Vivado HLS Report for 'SetKey'
================================================================
* Date:           Fri Nov 15 16:39:41 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        blowfish.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.992 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    38273|    38427| 0.383 ms | 0.384 ms |  38273|  38427|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SETKEY1   |       36|       36|         2|          -|          -|    18|    no    |
        |- Loop 2    |     2056|     2056|       514|          -|          -|     4|    no    |
        | + SETKEY2  |      512|      512|         2|          -|          -|   256|    no    |
        |- SETKEY3   |       28|      182|  2 ~ 13  |          -|          -|    14|    no    |
        |- SETKEY4   |      198|      198|        11|          -|          -|    18|    no    |
        |- SETKEY5   |      621|      621|        69|          -|          -|     9|    no    |
        |- SETKEY6   |    35328|    35328|        69|          -|          -|   512|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 7 
5 --> 6 4 
6 --> 5 
7 --> 8 19 20 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 7 
20 --> 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 20 
31 --> 32 34 
32 --> 33 
33 --> 31 
34 --> 35 
35 --> 36 
36 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%key_byte_length_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key_byte_length)"   --->   Operation 37 'read' 'key_byte_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%key_buffer = alloca [16 x i32], align 16" [blowfish.cpp:52]   --->   Operation 38 'alloca' 'key_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [blowfish.cpp:34]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln34 = icmp eq i5 %i_0, -14" [blowfish.cpp:34]   --->   Operation 41 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [blowfish.cpp:34]   --->   Operation 43 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader4.preheader, label %2" [blowfish.cpp:34]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %i_0 to i64" [blowfish.cpp:35]   --->   Operation 45 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%initial_parray_addr = getelementptr inbounds [18 x i32]* @initial_parray, i64 0, i64 %zext_ln35" [blowfish.cpp:35]   --->   Operation 46 'getelementptr' 'initial_parray_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%initial_parray_load = load i32* %initial_parray_addr, align 4" [blowfish.cpp:35]   --->   Operation 47 'load' 'initial_parray_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader4" [blowfish.cpp:39]   --->   Operation 48 'br' <Predicate = (icmp_ln34)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str) nounwind" [blowfish.cpp:35]   --->   Operation 49 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%initial_parray_load = load i32* %initial_parray_addr, align 4" [blowfish.cpp:35]   --->   Operation 50 'load' 'initial_parray_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%Blowfish_pary_addr = getelementptr [18 x i32]* %Blowfish_pary_s, i64 0, i64 %zext_ln35" [blowfish.cpp:35]   --->   Operation 51 'getelementptr' 'Blowfish_pary_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.32ns)   --->   "store i32 %initial_parray_load, i32* %Blowfish_pary_addr, align 4" [blowfish.cpp:35]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %1" [blowfish.cpp:34]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.77>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ %i_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 54 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.13ns)   --->   "%icmp_ln39 = icmp eq i3 %i1_0, -4" [blowfish.cpp:39]   --->   Operation 55 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 56 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i1_0, 1" [blowfish.cpp:39]   --->   Operation 57 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %3, label %.preheader3.preheader" [blowfish.cpp:39]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i1_0, i8 0)" [blowfish.cpp:41]   --->   Operation 59 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i11 %tmp_5 to i12" [blowfish.cpp:40]   --->   Operation 60 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader3" [blowfish.cpp:40]   --->   Operation 61 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %key_byte_length_read, i32 31)" [blowfish.cpp:48]   --->   Operation 62 'bitselect' 'tmp_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.55ns)   --->   "%sub_ln48 = sub i32 0, %key_byte_length_read" [blowfish.cpp:48]   --->   Operation 63 'sub' 'sub_ln48' <Predicate = (icmp_ln39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln48, i32 2, i32 31)" [blowfish.cpp:48]   --->   Operation 64 'partselect' 'tmp_3' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i30 %tmp_3 to i31" [blowfish.cpp:48]   --->   Operation 65 'zext' 'zext_ln48' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.49ns)   --->   "%sub_ln48_1 = sub i31 0, %zext_ln48" [blowfish.cpp:48]   --->   Operation 66 'sub' 'sub_ln48_1' <Predicate = (icmp_ln39)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %key_byte_length_read, i32 2, i32 31)" [blowfish.cpp:48]   --->   Operation 67 'partselect' 'tmp_4' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i30 %tmp_4 to i31" [blowfish.cpp:48]   --->   Operation 68 'zext' 'zext_ln48_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.73ns)   --->   "%buffer_length = select i1 %tmp_1, i31 %sub_ln48_1, i31 %zext_ln48_1" [blowfish.cpp:48]   --->   Operation 69 'select' 'buffer_length' <Predicate = (icmp_ln39)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.76ns)   --->   "br label %4" [blowfish.cpp:56]   --->   Operation 70 'br' <Predicate = (icmp_ln39)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 4.89>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ %j, %hls_label_0 ], [ 0, %.preheader3.preheader ]"   --->   Operation 71 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.66ns)   --->   "%icmp_ln40 = icmp eq i9 %j_0, -256" [blowfish.cpp:40]   --->   Operation 72 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 73 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.82ns)   --->   "%j = add i9 %j_0, 1" [blowfish.cpp:40]   --->   Operation 74 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader4.loopexit, label %hls_label_0" [blowfish.cpp:40]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %j_0 to i12" [blowfish.cpp:41]   --->   Operation 76 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.63ns)   --->   "%add_ln41 = add i12 %zext_ln40, %zext_ln41" [blowfish.cpp:41]   --->   Operation 77 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i12 %add_ln41 to i64" [blowfish.cpp:41]   --->   Operation 78 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%initial_sbox_addr = getelementptr [1024 x i32]* @initial_sbox, i64 0, i64 %zext_ln41_1" [blowfish.cpp:41]   --->   Operation 79 'getelementptr' 'initial_sbox_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%initial_sbox_load = load i32* %initial_sbox_addr, align 4" [blowfish.cpp:41]   --->   Operation 80 'load' 'initial_sbox_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 81 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [blowfish.cpp:41]   --->   Operation 82 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [blowfish.cpp:41]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%Blowfish_sbox_addr = getelementptr [1024 x i32]* %Blowfish_sbox_s, i64 0, i64 %zext_ln41_1" [blowfish.cpp:41]   --->   Operation 84 'getelementptr' 'Blowfish_sbox_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%initial_sbox_load = load i32* %initial_sbox_addr, align 4" [blowfish.cpp:41]   --->   Operation 85 'load' 'initial_sbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 86 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_load, i32* %Blowfish_sbox_addr, align 4" [blowfish.cpp:41]   --->   Operation 86 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp)" [blowfish.cpp:41]   --->   Operation 87 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader3" [blowfish.cpp:40]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.13>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ 0, %3 ], [ %i_2, %._crit_edge ]"   --->   Operation 89 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i2_0 to i31" [blowfish.cpp:56]   --->   Operation 90 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.30ns)   --->   "%icmp_ln56 = icmp eq i4 %i2_0, -2" [blowfish.cpp:56]   --->   Operation 91 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 92 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i2_0, 1" [blowfish.cpp:56]   --->   Operation 93 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %.preheader2.preheader, label %5" [blowfish.cpp:56]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [blowfish.cpp:56]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp slt i31 %zext_ln56, %buffer_length" [blowfish.cpp:57]   --->   Operation 96 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln56)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %6, label %._crit_edge" [blowfish.cpp:57]   --->   Operation 97 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i2_0, i2 0)" [blowfish.cpp:60]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln56 & icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %shl_ln to i32" [blowfish.cpp:60]   --->   Operation 99 'zext' 'zext_ln60' <Predicate = (!icmp_ln56 & icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 100 [11/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 100 'srem' 'srem_ln60' <Predicate = (!icmp_ln56 & icmp_ln57)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln61 = or i6 %shl_ln, 1" [blowfish.cpp:61]   --->   Operation 101 'or' 'or_ln61' <Predicate = (!icmp_ln56 & icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i6 %or_ln61 to i32" [blowfish.cpp:61]   --->   Operation 102 'zext' 'zext_ln61' <Predicate = (!icmp_ln56 & icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 103 [11/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 103 'srem' 'srem_ln61' <Predicate = (!icmp_ln56 & icmp_ln57)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader2" [blowfish.cpp:70]   --->   Operation 104 'br' <Predicate = (icmp_ln56)> <Delay = 1.76>

State 8 <SV = 4> <Delay = 4.13>
ST_8 : Operation 105 [10/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 105 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [10/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 106 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln62 = or i6 %shl_ln, 2" [blowfish.cpp:62]   --->   Operation 107 'or' 'or_ln62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %or_ln62 to i32" [blowfish.cpp:62]   --->   Operation 108 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [11/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 109 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln63 = or i6 %shl_ln, 3" [blowfish.cpp:63]   --->   Operation 110 'or' 'or_ln63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %or_ln63 to i32" [blowfish.cpp:63]   --->   Operation 111 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [11/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 112 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.13>
ST_9 : Operation 113 [9/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 113 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [9/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 114 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [10/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 115 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [10/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 116 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.13>
ST_10 : Operation 117 [8/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 117 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [8/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 118 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [9/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 119 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [9/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 120 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.13>
ST_11 : Operation 121 [7/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 121 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [7/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 122 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [8/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 123 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [8/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 124 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.13>
ST_12 : Operation 125 [6/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 125 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [6/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 126 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [7/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 127 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [7/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 128 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.13>
ST_13 : Operation 129 [5/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 129 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [5/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 130 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [6/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 131 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [6/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 132 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.13>
ST_14 : Operation 133 [4/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 133 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [4/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 134 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [5/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 135 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [5/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 136 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.13>
ST_15 : Operation 137 [3/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 137 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [3/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 138 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [4/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 139 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [4/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 140 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.13>
ST_16 : Operation 141 [2/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 141 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [2/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 142 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [3/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 143 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [3/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 144 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 6.45>
ST_17 : Operation 145 [1/11] (4.13ns)   --->   "%srem_ln60 = srem i32 %zext_ln60, %key_byte_length_read" [blowfish.cpp:60]   --->   Operation 145 'srem' 'srem_ln60' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %srem_ln60 to i64" [blowfish.cpp:60]   --->   Operation 146 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [56 x i8]* %key, i64 0, i64 %zext_ln60_1" [blowfish.cpp:60]   --->   Operation 147 'getelementptr' 'key_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [2/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [blowfish.cpp:60]   --->   Operation 148 'load' 'key_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 149 [1/11] (4.13ns)   --->   "%srem_ln61 = srem i32 %zext_ln61, %key_byte_length_read" [blowfish.cpp:61]   --->   Operation 149 'srem' 'srem_ln61' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i32 %srem_ln61 to i64" [blowfish.cpp:61]   --->   Operation 150 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr [56 x i8]* %key, i64 0, i64 %zext_ln61_1" [blowfish.cpp:61]   --->   Operation 151 'getelementptr' 'key_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [2/2] (2.32ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [blowfish.cpp:61]   --->   Operation 152 'load' 'key_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 153 [2/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 153 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [2/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 154 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 6.45>
ST_18 : Operation 155 [1/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [blowfish.cpp:60]   --->   Operation 155 'load' 'key_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 156 [1/2] (2.32ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [blowfish.cpp:61]   --->   Operation 156 'load' 'key_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 157 [1/11] (4.13ns)   --->   "%srem_ln62 = srem i32 %zext_ln62, %key_byte_length_read" [blowfish.cpp:62]   --->   Operation 157 'srem' 'srem_ln62' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %srem_ln62 to i64" [blowfish.cpp:62]   --->   Operation 158 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr [56 x i8]* %key, i64 0, i64 %zext_ln62_1" [blowfish.cpp:62]   --->   Operation 159 'getelementptr' 'key_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [2/2] (2.32ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [blowfish.cpp:62]   --->   Operation 160 'load' 'key_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 161 [1/11] (4.13ns)   --->   "%srem_ln63 = srem i32 %zext_ln63, %key_byte_length_read" [blowfish.cpp:63]   --->   Operation 161 'srem' 'srem_ln63' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i32 %srem_ln63 to i64" [blowfish.cpp:63]   --->   Operation 162 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%key_addr_3 = getelementptr [56 x i8]* %key, i64 0, i64 %zext_ln63_1" [blowfish.cpp:63]   --->   Operation 163 'getelementptr' 'key_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [2/2] (2.32ns)   --->   "%key_load_3 = load i8* %key_addr_3, align 1" [blowfish.cpp:63]   --->   Operation 164 'load' 'key_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 15> <Delay = 4.64>
ST_19 : Operation 165 [1/2] (2.32ns)   --->   "%key_load_2 = load i8* %key_addr_2, align 1" [blowfish.cpp:62]   --->   Operation 165 'load' 'key_load_2' <Predicate = (icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 166 [1/2] (2.32ns)   --->   "%key_load_3 = load i8* %key_addr_3, align 1" [blowfish.cpp:63]   --->   Operation 166 'load' 'key_load_3' <Predicate = (icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%key_word = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %key_load, i8 %key_load_1, i8 %key_load_2, i8 %key_load_3)" [blowfish.cpp:63]   --->   Operation 167 'bitconcatenate' 'key_word' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %i2_0 to i64" [blowfish.cpp:64]   --->   Operation 168 'zext' 'zext_ln64' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%key_buffer_addr = getelementptr inbounds [16 x i32]* %key_buffer, i64 0, i64 %zext_ln64" [blowfish.cpp:64]   --->   Operation 169 'getelementptr' 'key_buffer_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (2.32ns)   --->   "store i32 %key_word, i32* %key_buffer_addr, align 4" [blowfish.cpp:64]   --->   Operation 170 'store' <Predicate = (icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "br label %._crit_edge" [blowfish.cpp:65]   --->   Operation 171 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "br label %4" [blowfish.cpp:56]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 4.11>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%i3_0 = phi i5 [ %i_3, %7 ], [ 0, %.preheader2.preheader ]"   --->   Operation 173 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %i3_0 to i31" [blowfish.cpp:70]   --->   Operation 174 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (1.36ns)   --->   "%icmp_ln70 = icmp eq i5 %i3_0, -14" [blowfish.cpp:70]   --->   Operation 175 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 176 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i3_0, 1" [blowfish.cpp:70]   --->   Operation 177 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader1.preheader, label %7" [blowfish.cpp:70]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [10/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 179 'srem' 'srem_ln71' <Predicate = (!icmp_ln70)> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (1.76ns)   --->   "br label %.preheader1" [blowfish.cpp:87]   --->   Operation 180 'br' <Predicate = (icmp_ln70)> <Delay = 1.76>

State 21 <SV = 5> <Delay = 4.11>
ST_21 : Operation 181 [9/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 181 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 4.11>
ST_22 : Operation 182 [8/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 182 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 4.11>
ST_23 : Operation 183 [7/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 183 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 4.11>
ST_24 : Operation 184 [6/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 184 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 4.11>
ST_25 : Operation 185 [5/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 185 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 4.11>
ST_26 : Operation 186 [4/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 186 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 4.11>
ST_27 : Operation 187 [3/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 187 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 4.11>
ST_28 : Operation 188 [2/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 188 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 6.43>
ST_29 : Operation 189 [1/10] (4.11ns)   --->   "%srem_ln71 = srem i31 %zext_ln70, %buffer_length" [blowfish.cpp:71]   --->   Operation 189 'srem' 'srem_ln71' <Predicate = true> <Delay = 4.11> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i31 %srem_ln71 to i64" [blowfish.cpp:71]   --->   Operation 190 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%key_buffer_addr_1 = getelementptr inbounds [16 x i32]* %key_buffer, i64 0, i64 %zext_ln71" [blowfish.cpp:71]   --->   Operation 191 'getelementptr' 'key_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 192 [2/2] (2.32ns)   --->   "%key_uint32 = load i32* %key_buffer_addr_1, align 4" [blowfish.cpp:71]   --->   Operation 192 'load' 'key_uint32' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i5 %i3_0 to i64" [blowfish.cpp:72]   --->   Operation 193 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%Blowfish_pary_addr_3 = getelementptr [18 x i32]* %Blowfish_pary_s, i64 0, i64 %zext_ln72" [blowfish.cpp:72]   --->   Operation 194 'getelementptr' 'Blowfish_pary_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [2/2] (2.32ns)   --->   "%Blowfish_pary_load = load i32* %Blowfish_pary_addr_3, align 4" [blowfish.cpp:72]   --->   Operation 195 'load' 'Blowfish_pary_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 14> <Delay = 5.63>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [blowfish.cpp:70]   --->   Operation 196 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [1/2] (2.32ns)   --->   "%key_uint32 = load i32* %key_buffer_addr_1, align 4" [blowfish.cpp:71]   --->   Operation 197 'load' 'key_uint32' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 198 [1/2] (2.32ns)   --->   "%Blowfish_pary_load = load i32* %Blowfish_pary_addr_3, align 4" [blowfish.cpp:72]   --->   Operation 198 'load' 'Blowfish_pary_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 199 [1/1] (0.99ns)   --->   "%xor_ln72 = xor i32 %Blowfish_pary_load, %key_uint32" [blowfish.cpp:72]   --->   Operation 199 'xor' 'xor_ln72' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 200 [1/1] (2.32ns)   --->   "store i32 %xor_ln72, i32* %Blowfish_pary_addr_3, align 4" [blowfish.cpp:72]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader2" [blowfish.cpp:70]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 5> <Delay = 3.53>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%right_1_015 = phi i32 [ %right_1, %8 ], [ undef, %.preheader1.preheader ]"   --->   Operation 202 'phi' 'right_1_015' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%left_1_014 = phi i32 [ %left_1, %8 ], [ undef, %.preheader1.preheader ]"   --->   Operation 203 'phi' 'left_1_014' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %i_4, %8 ], [ 0, %.preheader1.preheader ]"   --->   Operation 204 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (1.30ns)   --->   "%icmp_ln87 = icmp eq i4 %i4_0, -7" [blowfish.cpp:87]   --->   Operation 205 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 206 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i4_0, 1" [blowfish.cpp:87]   --->   Operation 207 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.preheader.preheader, label %8" [blowfish.cpp:87]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [2/2] (3.53ns)   --->   "%call_ret = call fastcc { i32, i32 } @sEncryptBlock([18 x i32]* %Blowfish_pary_s, [1024 x i32]* %Blowfish_sbox_s, i32 0, i32 0)" [blowfish.cpp:88]   --->   Operation 209 'call' 'call_ret' <Predicate = (!icmp_ln87)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 210 [1/1] (1.76ns)   --->   "br label %.preheader" [blowfish.cpp:100]   --->   Operation 210 'br' <Predicate = (icmp_ln87)> <Delay = 1.76>

State 32 <SV = 6> <Delay = 3.31>
ST_32 : Operation 211 [1/2] (3.31ns)   --->   "%call_ret = call fastcc { i32, i32 } @sEncryptBlock([18 x i32]* %Blowfish_pary_s, [1024 x i32]* %Blowfish_sbox_s, i32 0, i32 0)" [blowfish.cpp:88]   --->   Operation 211 'call' 'call_ret' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%left_1 = extractvalue { i32, i32 } %call_ret, 0" [blowfish.cpp:88]   --->   Operation 212 'extractvalue' 'left_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%right_1 = extractvalue { i32, i32 } %call_ret, 1" [blowfish.cpp:88]   --->   Operation 213 'extractvalue' 'right_1' <Predicate = true> <Delay = 0.00>

State 33 <SV = 7> <Delay = 2.32>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [blowfish.cpp:87]   --->   Operation 214 'specloopname' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i4_0, i1 false)" [blowfish.cpp:90]   --->   Operation 215 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i5 %shl_ln1 to i64" [blowfish.cpp:90]   --->   Operation 216 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%Blowfish_pary_addr_4 = getelementptr [18 x i32]* %Blowfish_pary_s, i64 0, i64 %zext_ln90" [blowfish.cpp:90]   --->   Operation 217 'getelementptr' 'Blowfish_pary_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (2.32ns)   --->   "store i32 %left_1, i32* %Blowfish_pary_addr_4, align 4" [blowfish.cpp:90]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln91 = or i5 %shl_ln1, 1" [blowfish.cpp:91]   --->   Operation 219 'or' 'or_ln91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i5 %or_ln91 to i64" [blowfish.cpp:91]   --->   Operation 220 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%Blowfish_pary_addr_5 = getelementptr [18 x i32]* %Blowfish_pary_s, i64 0, i64 %zext_ln91" [blowfish.cpp:91]   --->   Operation 221 'getelementptr' 'Blowfish_pary_addr_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (2.32ns)   --->   "store i32 %right_1, i32* %Blowfish_pary_addr_5, align 4" [blowfish.cpp:91]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader1" [blowfish.cpp:87]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 6> <Delay = 3.53>
ST_34 : Operation 224 [1/1] (0.00ns)   --->   "%i5_0 = phi i10 [ %i_5, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 224 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i10 %i5_0 to i8" [blowfish.cpp:100]   --->   Operation 225 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 226 [1/1] (1.77ns)   --->   "%icmp_ln100 = icmp eq i10 %i5_0, -512" [blowfish.cpp:100]   --->   Operation 226 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 227 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 227 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 228 [1/1] (1.73ns)   --->   "%i_5 = add i10 1, %i5_0" [blowfish.cpp:100]   --->   Operation 228 'add' 'i_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %10, label %9" [blowfish.cpp:100]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 230 [2/2] (3.53ns)   --->   "%call_ret2 = call fastcc { i32, i32 } @sEncryptBlock([18 x i32]* %Blowfish_pary_s, [1024 x i32]* %Blowfish_sbox_s, i32 %left_1_014, i32 %right_1_015)" [blowfish.cpp:101]   --->   Operation 230 'call' 'call_ret2' <Predicate = (!icmp_ln100)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "ret void" [blowfish.cpp:110]   --->   Operation 231 'ret' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 35 <SV = 7> <Delay = 3.31>
ST_35 : Operation 232 [1/2] (3.31ns)   --->   "%call_ret2 = call fastcc { i32, i32 } @sEncryptBlock([18 x i32]* %Blowfish_pary_s, [1024 x i32]* %Blowfish_sbox_s, i32 %left_1_014, i32 %right_1_015)" [blowfish.cpp:101]   --->   Operation 232 'call' 'call_ret2' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 233 [1/1] (0.00ns)   --->   "%left_2 = extractvalue { i32, i32 } %call_ret2, 0" [blowfish.cpp:101]   --->   Operation 233 'extractvalue' 'left_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%right_2 = extractvalue { i32, i32 } %call_ret2, 1" [blowfish.cpp:101]   --->   Operation 234 'extractvalue' 'right_2' <Predicate = true> <Delay = 0.00>

State 36 <SV = 8> <Delay = 6.99>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [blowfish.cpp:100]   --->   Operation 235 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %trunc_ln100 to i9" [blowfish.cpp:103]   --->   Operation 236 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %i5_0, i32 8)" [blowfish.cpp:103]   --->   Operation 237 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_2, i8 0)" [blowfish.cpp:103]   --->   Operation 238 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i9 %tmp_7 to i10" [blowfish.cpp:103]   --->   Operation 239 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i10 %i5_0 to i9" [blowfish.cpp:103]   --->   Operation 240 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i9 %trunc_ln103 to i64" [blowfish.cpp:103]   --->   Operation 241 'zext' 'zext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%Blowfish_sbox_addr_1 = getelementptr [1024 x i32]* %Blowfish_sbox_s, i64 0, i64 %zext_ln103_2" [blowfish.cpp:103]   --->   Operation 242 'getelementptr' 'Blowfish_sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (3.25ns)   --->   "store i32 %left_2, i32* %Blowfish_sbox_addr_1, align 4" [blowfish.cpp:103]   --->   Operation 243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 244 [1/1] (1.91ns)   --->   "%add_ln104 = add i9 1, %zext_ln103" [blowfish.cpp:104]   --->   Operation 244 'add' 'add_ln104' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %add_ln104 to i10" [blowfish.cpp:104]   --->   Operation 245 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 246 [1/1] (1.82ns)   --->   "%add_ln104_1 = add i10 %zext_ln103_1, %zext_ln104" [blowfish.cpp:104]   --->   Operation 246 'add' 'add_ln104_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i10 %add_ln104_1 to i64" [blowfish.cpp:104]   --->   Operation 247 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.00ns)   --->   "%Blowfish_sbox_addr_2 = getelementptr [1024 x i32]* %Blowfish_sbox_s, i64 0, i64 %zext_ln104_1" [blowfish.cpp:104]   --->   Operation 248 'getelementptr' 'Blowfish_sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 249 [1/1] (3.25ns)   --->   "store i32 %right_2, i32* %Blowfish_sbox_addr_2, align 4" [blowfish.cpp:104]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader" [blowfish.cpp:100]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', blowfish.cpp:34) [13]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blowfish.cpp:34) [13]  (0 ns)
	'getelementptr' operation ('initial_parray_addr', blowfish.cpp:35) [21]  (0 ns)
	'load' operation ('initial_parray_load', blowfish.cpp:35) on array 'initial_parray' [22]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('initial_parray_load', blowfish.cpp:35) on array 'initial_parray' [22]  (3.25 ns)
	'store' operation ('store_ln35', blowfish.cpp:35) of variable 'initial_parray_load', blowfish.cpp:35 on array 'Blowfish_pary_s' [24]  (2.32 ns)

 <State 4>: 5.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln48', blowfish.cpp:48) [60]  (2.55 ns)
	'sub' operation ('sub_ln48_1', blowfish.cpp:48) [63]  (2.49 ns)
	'select' operation ('buffer_length', blowfish.cpp:48) [66]  (0.733 ns)

 <State 5>: 4.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', blowfish.cpp:40) [39]  (0 ns)
	'add' operation ('add_ln41', blowfish.cpp:41) [48]  (1.64 ns)
	'getelementptr' operation ('initial_sbox_addr', blowfish.cpp:41) [50]  (0 ns)
	'load' operation ('initial_sbox_load', blowfish.cpp:41) on array 'initial_sbox' [52]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_load', blowfish.cpp:41) on array 'initial_sbox' [52]  (3.25 ns)
	'store' operation ('store_ln41', blowfish.cpp:41) of variable 'initial_sbox_load', blowfish.cpp:41 on array 'Blowfish_sbox_s' [53]  (3.25 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blowfish.cpp:56) [69]  (0 ns)
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)

 <State 17>: 6.46ns
The critical path consists of the following:
	'srem' operation ('srem_ln60', blowfish.cpp:60) [82]  (4.13 ns)
	'getelementptr' operation ('key_addr', blowfish.cpp:60) [84]  (0 ns)
	'load' operation ('key_load', blowfish.cpp:60) on array 'key' [85]  (2.32 ns)

 <State 18>: 6.46ns
The critical path consists of the following:
	'srem' operation ('srem_ln62', blowfish.cpp:62) [94]  (4.13 ns)
	'getelementptr' operation ('key_addr_2', blowfish.cpp:62) [96]  (0 ns)
	'load' operation ('key_load_2', blowfish.cpp:62) on array 'key' [97]  (2.32 ns)

 <State 19>: 4.64ns
The critical path consists of the following:
	'load' operation ('key_load_2', blowfish.cpp:62) on array 'key' [97]  (2.32 ns)
	'store' operation ('store_ln64', blowfish.cpp:64) of variable 'key_word', blowfish.cpp:63 on array 'key_buffer', blowfish.cpp:52 [107]  (2.32 ns)

 <State 20>: 4.11ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blowfish.cpp:70) [114]  (0 ns)
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 21>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 22>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 23>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 24>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 25>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 26>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 27>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 28>: 4.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)

 <State 29>: 6.43ns
The critical path consists of the following:
	'srem' operation ('srem_ln71', blowfish.cpp:71) [122]  (4.11 ns)
	'getelementptr' operation ('key_buffer_addr_1', blowfish.cpp:71) [124]  (0 ns)
	'load' operation ('key_uint32', blowfish.cpp:71) on array 'key_buffer', blowfish.cpp:52 [125]  (2.32 ns)

 <State 30>: 5.64ns
The critical path consists of the following:
	'load' operation ('key_uint32', blowfish.cpp:71) on array 'key_buffer', blowfish.cpp:52 [125]  (2.32 ns)
	'xor' operation ('xor_ln72', blowfish.cpp:72) [129]  (0.993 ns)
	'store' operation ('store_ln72', blowfish.cpp:72) of variable 'xor_ln72', blowfish.cpp:72 on array 'Blowfish_pary_s' [130]  (2.32 ns)

 <State 31>: 3.54ns
The critical path consists of the following:
	'call' operation ('call_ret', blowfish.cpp:88) to 'sEncryptBlock' [144]  (3.54 ns)

 <State 32>: 3.31ns
The critical path consists of the following:
	'call' operation ('call_ret', blowfish.cpp:88) to 'sEncryptBlock' [144]  (3.31 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Blowfish_pary_addr_4', blowfish.cpp:90) [149]  (0 ns)
	'store' operation ('store_ln90', blowfish.cpp:90) of variable 'left_1', blowfish.cpp:88 on array 'Blowfish_pary_s' [150]  (2.32 ns)

 <State 34>: 3.54ns
The critical path consists of the following:
	'call' operation ('call_ret2', blowfish.cpp:101) to 'sEncryptBlock' [167]  (3.54 ns)

 <State 35>: 3.31ns
The critical path consists of the following:
	'call' operation ('call_ret2', blowfish.cpp:101) to 'sEncryptBlock' [167]  (3.31 ns)

 <State 36>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln104', blowfish.cpp:104) [178]  (1.92 ns)
	'add' operation ('add_ln104_1', blowfish.cpp:104) [180]  (1.82 ns)
	'getelementptr' operation ('Blowfish_sbox_addr_2', blowfish.cpp:104) [182]  (0 ns)
	'store' operation ('store_ln104', blowfish.cpp:104) of variable 'right_2', blowfish.cpp:101 on array 'Blowfish_sbox_s' [183]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
