$date
	Sat Oct 22 20:29:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#646334
b10100 &
b10100 %
1$
b10100 !
1"
#646335
0"
#646338
b1010 &
b1010 %
#646342
b101 &
b101 %
#646346
b10000 &
b10000 %
#646350
b1000 &
b1000 %
#646354
b100 &
b100 %
#646358
b10 &
b10 %
#646362
b1 &
b1 %
1#
#646366
b0 &
0#
b0 %
0$
#1688251
b1 !
1"
#1688254
b1 &
b1 %
1$
#1688255
0"
#1688258
1#
#1688262
b0 &
0#
b0 %
0$
#2673856
b1110 !
1"
#2673858
b1110 &
b1110 %
1$
#2673859
0"
#2673862
b111 &
b111 %
#2673866
b10110 &
b10110 %
#2673870
b1011 &
b1011 %
#2673874
b100010 &
b100010 %
#2673878
b10001 &
b10001 %
#2673882
b110100 &
b110100 %
#2673886
b11010 &
b11010 %
#2673890
b1101 &
b1101 %
#2673894
b101000 &
b101000 %
#2673898
b10100 &
b10100 %
#2673902
b1010 &
b1010 %
#2673906
b101 &
b101 %
#2673910
b10000 &
b10000 %
#2673914
b1000 &
b1000 %
#2673918
b100 &
b100 %
#2673922
b10 &
b10 %
#2673926
b1 &
1#
b1 %
#2673930
b0 &
b0 %
0#
0$
#4500012
