# **!! IMPORTANT !! This is an Application designed program for windows using Python 2.7.1**

# About

This a parser for Verilog written in Python with the purpose of making tests for Electronic Destin Automation projects, This project provides you with a python written parser and test designer modular to your design's needs, such as supporting multiple modules test and huge report coverage


# Team Members

| Name |
| ---- |
| [Ahmed Mohamed Ibrahim Mohamed Elsheikh](https://github.com/HaoTurnip) Project Leader |
| [Mohamed Fadel](https://github.com/Mohamed-Fadel222) Team Leader |
| [Mazen Ahmed Galal Selim](https://github.com/Mazen421) |
| [Youssef Mahmoud](https://github.com/youssef123tt) |
| Kareem Ahmed |
| Omar Ahmed |
| Basel Ashraf |
| Saif Mohammed |

## Back-End

The code was written in co-op coding lead by [Ahmed Elsheikh](https://github.com/HaoTurnip) in Python 2.7.1

| Libraries Used          |
| ----------------------- |
| hdlparse.verilog_parser |
| re                      |
| random                  |
| os                      |
| math                    |
| Tkinter                 |
| tkFileDialog            |
| tkMessageBox            |
# Progression

- This project is finished for all it's main features
- Extra features may be added (Not planned yet)

