
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NBKQPIB

Implementation : impl_1

# Written on Sun Feb  9 12:42:42 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                      Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                     362.3 MHz     2.760         system       system_clkgroup           0    
                                                                                                                                             
0 -       lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     97.9 MHz      10.210        inferred     Autoconstr_clkgroup_0     2375 
                                                                                                                                             
0 -       lsc_ml_ice40_himax_humandet_top|cam_pclk                   104.7 MHz     9.549         inferred     Autoconstr_clkgroup_1     180  
=============================================================================================================================================


Clock Load Summary
******************

                                                           Clock     Source                            Clock Pin                                                     Non-clock Pin     Non-clock Pin     
Clock                                                      Load      Pin                               Seq Example                                                   Seq Example       Comb Example      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     0         -                                 -                                                             -                 -                 
                                                                                                                                                                                                         
lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock     2375      genblk1\.u_hfosc.CLKHF(HSOSC)     r_result_en_d.C                                               -                 cam_mclk.I[0](and)
                                                                                                                                                                                                         
lsc_ml_ice40_himax_humandet_top|cam_pclk                   180       cam_pclk(port)                    genblk5\.u_ice40_himax_video_process_64.cam_data_d[3:0].C     -                 -                 
=========================================================================================================================================================================================================
