version 3
E:/College/6th Sem/DSD/DSD LAB/DFlipFlop/D.vhd
D
VHDL
VHDL
DWave.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
DF
clk
Q
clk
cr
clk
pr
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Q_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
DF
cr
pr
Q
SIGNAL_ORDER_END
-X-X-X-

