<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 2/4] ARM: move opcode macros to	&lt;target/arm_opcodes.h&gt;
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%202/4%5D%20ARM%3A%20move%20opcode%20macros%20to%0A%09%3Ctarget/arm_opcodes.h%3E&In-Reply-To=%3C200912071112.05500.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013402.html">
   <LINK REL="Next"  HREF="013415.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 2/4] ARM: move opcode macros to	&lt;target/arm_opcodes.h&gt;</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%202/4%5D%20ARM%3A%20move%20opcode%20macros%20to%0A%09%3Ctarget/arm_opcodes.h%3E&In-Reply-To=%3C200912071112.05500.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 2/4] ARM: move opcode macros to	&lt;target/arm_opcodes.h&gt;">david-b at pacbell.net
       </A><BR>
    <I>Mon Dec  7 20:12:05 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="013402.html">[Openocd-development] [patch 1/4] ARM: remove mrc_opcode(),	use MRC() or MCR()
</A></li>
        <LI>Next message: <A HREF="013415.html">[Openocd-development] [patch 2/4] ARM: move opcode macros to &lt;target/arm_opcodes.h&gt;
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13404">[ date ]</a>
              <a href="thread.html#13404">[ thread ]</a>
              <a href="subject.html#13404">[ subject ]</a>
              <a href="author.html#13404">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Move the ARM opcode macros from &lt;target/armv4_5.h&gt;, and a few
Thumb2 ones from &lt;target/armv7m.h&gt;, to more appropriate homes
in a new &lt;target/arm_opcodes.h&gt; file.

Removed duplicate opcodes from that v7m/Thumb2 set.  Protected
a few macro argument references by adding missing parentheses.

Tightening up some of the line lengths turned up a curious artifact:
the macros for the Thumb opcodes are all 32 bits wide, not 16 bits.
There's currently no explanation for why it's done that way...
---
 src/flash/nor/lpc2000.c  |    7 -
 src/target/arm11.c       |    1 
 src/target/arm720t.c     |    1 
 src/target/arm7tdmi.c    |    1 
 src/target/arm920t.c     |    1 
 src/target/arm926ejs.c   |    1 
 src/target/arm966e.c     |    1 
 src/target/arm9tdmi.c    |    1 
 src/target/arm_dpm.c     |    1 
 src/target/arm_opcodes.h |  260 +++++++++++++++++++++++++++++++++++++++++++++
 src/target/armv4_5.h     |  167 ----------------------------
 src/target/armv7a.c      |    2 
 src/target/armv7m.h      |   79 -------------
 src/target/cortex_a8.c   |    1 
 src/target/cortex_m3.c   |    3 
 src/target/fa526.c       |    1 
 src/target/feroceon.c    |    1 
 src/target/xscale.c      |    1 
 18 files changed, 281 insertions(+), 249 deletions(-)

--- a/src/flash/nor/lpc2000.c
+++ b/src/flash/nor/lpc2000.c
@@ -29,6 +29,7 @@
 #include &quot;lpc2000.h&quot;
 #include &lt;helper/binarybuffer.h&gt;
 #include &lt;target/algorithm.h&gt;
+#include &lt;target/arm_opcodes.h&gt;
 #include &lt;target/armv7m.h&gt;
 
 
@@ -263,8 +264,10 @@ static int lpc2000_iap_call(struct flash
 		switch(lpc2000_info-&gt;variant)
 		{
 			case lpc1700:
-				target_buffer_set_u32(target, jump_gate, ARMV7M_T_BX(12));
-				target_buffer_set_u32(target, jump_gate + 4, ARMV7M_T_B(0xfffffe));
+				target_buffer_set_u32(target, jump_gate,
+						ARMV4_5_T_BX(12));
+				target_buffer_set_u32(target, jump_gate + 4,
+						ARMV4_5_T_B(0xfffffe));
 				break;
 			case lpc2000_v1:
 			case lpc2000_v2:
--- a/src/target/arm11.c
+++ b/src/target/arm11.c
@@ -34,6 +34,7 @@
 #include &quot;target_type.h&quot;
 #include &quot;algorithm.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 #if 0
--- a/src/target/arm720t.c
+++ b/src/target/arm720t.c
@@ -28,6 +28,7 @@
 #include &lt;helper/time_support.h&gt;
 #include &quot;target_type.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /*
--- a/src/target/arm7tdmi.c
+++ b/src/target/arm7tdmi.c
@@ -30,6 +30,7 @@
 #include &quot;arm7tdmi.h&quot;
 #include &quot;target_type.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /*
--- a/src/target/arm920t.c
+++ b/src/target/arm920t.c
@@ -25,6 +25,7 @@
 #include &lt;helper/time_support.h&gt;
 #include &quot;target_type.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /*
--- a/src/target/arm926ejs.c
+++ b/src/target/arm926ejs.c
@@ -28,6 +28,7 @@
 #include &lt;helper/time_support.h&gt;
 #include &quot;target_type.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /*
--- a/src/target/arm966e.c
+++ b/src/target/arm966e.c
@@ -26,6 +26,7 @@
 
 #include &quot;arm966e.h&quot;
 #include &quot;target_type.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 #if 0
--- a/src/target/arm9tdmi.c
+++ b/src/target/arm9tdmi.c
@@ -30,6 +30,7 @@
 #include &quot;arm9tdmi.h&quot;
 #include &quot;target_type.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /*
--- a/src/target/arm_dpm.c
+++ b/src/target/arm_dpm.c
@@ -27,6 +27,7 @@
 #include &quot;register.h&quot;
 #include &quot;breakpoints.h&quot;
 #include &quot;target_type.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /**
--- /dev/null
+++ b/src/target/arm_opcodes.h
@@ -0,0 +1,260 @@
+/*
+ * Copyright (C) 2005 by Dominic Rath
+ * <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">Dominic.Rath at gmx.de</A>
+ *
+ * Copyright (C) 2008 by Spencer Oliver
+ * <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">spen at spen-soft.co.uk</A>
+ *
+ * Copyright (C) 2009 by &#216;yvind Harboe
+ * <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">oyvind.harboe at zylin.com</A>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the
+ * Free Software Foundation, Inc.,
+ * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
+ */
+#ifndef __ARM_OPCODES_H
+#define __ARM_OPCODES_H
+
+/* ARM mode instructions */
+
+/* Store multiple increment after
+ * Rn: base register
+ * List: for each bit in list: store register
+ * S: in priviledged mode: store user-mode registers
+ * W = 1: update the base register. W = 0: leave the base register untouched
+ */
+#define ARMV4_5_STMIA(Rn, List, S, W) \
+	(0xe8800000 | ((S) &lt;&lt; 22) | ((W) &lt;&lt; 21) | ((Rn) &lt;&lt; 16) | (List))
+
+/* Load multiple increment after
+ * Rn: base register
+ * List: for each bit in list: store register
+ * S: in priviledged mode: store user-mode registers
+ * W = 1: update the base register. W = 0: leave the base register untouched
+ */
+#define ARMV4_5_LDMIA(Rn, List, S, W) \
+	(0xe8900000 | ((S) &lt;&lt; 22) | ((W) &lt;&lt; 21) | ((Rn) &lt;&lt; 16) | (List))
+
+/* MOV r8, r8 */
+#define ARMV4_5_NOP					(0xe1a08008)
+
+/* Move PSR to general purpose register
+ * R = 1: SPSR R = 0: CPSR
+ * Rn: target register
+ */
+#define ARMV4_5_MRS(Rn, R)	(0xe10f0000 | ((R) &lt;&lt; 22) | ((Rn) &lt;&lt; 12))
+
+/* Store register
+ * Rd: register to store
+ * Rn: base register
+ */
+#define ARMV4_5_STR(Rd, Rn)	(0xe5800000 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
+
+/* Load register
+ * Rd: register to load
+ * Rn: base register
+ */
+#define ARMV4_5_LDR(Rd, Rn)	(0xe5900000 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
+
+/* Move general purpose register to PSR
+ * R = 1: SPSR R = 0: CPSR
+ * Field: Field mask
+ * 1: control field 2: extension field 4: status field 8: flags field
+ * Rm: source register
+ */
+#define ARMV4_5_MSR_GP(Rm, Field, R) \
+	(0xe120f000 | (Rm) | ((Field) &lt;&lt; 16) | ((R) &lt;&lt; 22))
+#define ARMV4_5_MSR_IM(Im, Rotate, Field, R) \
+	(0xe320f000 | (Im)  | ((Rotate) &lt;&lt; 8) | ((Field) &lt;&lt; 16) | ((R) &lt;&lt; 22))
+
+/* Load Register Halfword Immediate Post-Index
+ * Rd: register to load
+ * Rn: base register
+ */
+#define ARMV4_5_LDRH_IP(Rd, Rn)	(0xe0d000b2 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
+
+/* Load Register Byte Immediate Post-Index
+ * Rd: register to load
+ * Rn: base register
+ */
+#define ARMV4_5_LDRB_IP(Rd, Rn)	(0xe4d00001 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
+
+/* Store register Halfword Immediate Post-Index
+ * Rd: register to store
+ * Rn: base register
+ */
+#define ARMV4_5_STRH_IP(Rd, Rn)	(0xe0c000b2 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
+
+/* Store register Byte Immediate Post-Index
+ * Rd: register to store
+ * Rn: base register
+ */
+#define ARMV4_5_STRB_IP(Rd, Rn)	(0xe4c00001 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
+
+/* Branch (and Link)
+ * Im: Branch target (left-shifted by 2 bits, added to PC)
+ * L: 1: branch and link 0: branch only
+ */
+#define ARMV4_5_B(Im, L) (0xea000000 | (Im) | ((L) &lt;&lt; 24))
+
+/* Branch and exchange (ARM state)
+ * Rm: register holding branch target address
+ */
+#define ARMV4_5_BX(Rm) (0xe12fff10 | (Rm))
+
+/* Move to ARM register from coprocessor
+ * CP: Coprocessor number
+ * op1: Coprocessor opcode
+ * Rd: destination register
+ * CRn: first coprocessor operand
+ * CRm: second coprocessor operand
+ * op2: Second coprocessor opcode
+ */
+#define ARMV4_5_MRC(CP, op1, Rd, CRn, CRm, op2) \
+	(0xee100010 | (CRm) | ((op2) &lt;&lt; 5) | ((CP) &lt;&lt; 8) \
+	| ((Rd) &lt;&lt; 12) | ((CRn) &lt;&lt; 16) | ((op1) &lt;&lt; 21))
+
+/* Move to coprocessor from ARM register
+ * CP: Coprocessor number
+ * op1: Coprocessor opcode
+ * Rd: destination register
+ * CRn: first coprocessor operand
+ * CRm: second coprocessor operand
+ * op2: Second coprocessor opcode
+ */
+#define ARMV4_5_MCR(CP, op1, Rd, CRn, CRm, op2) \
+	(0xee000010 | (CRm) | ((op2) &lt;&lt; 5) | ((CP) &lt;&lt; 8) \
+	| ((Rd) &lt;&lt; 12) | ((CRn) &lt;&lt; 16) | ((op1) &lt;&lt; 21))
+
+/* Breakpoint instruction (ARMv5)
+ * Im: 16-bit immediate
+ */
+#define ARMV5_BKPT(Im) (0xe1200070 | ((Im &amp; 0xfff0) &lt;&lt; 8) | (Im &amp; 0xf))
+
+
+/* Thumb mode instructions
+ *
+ * FIXME there must be some reason all these opcodes are 32-bits
+ * not 16-bits ... this should get either an explanatory comment,
+ * or be changed not to duplicate the opcode.
+ */
+
+/* Store register (Thumb mode)
+ * Rd: source register
+ * Rn: base register
+ */
+#define ARMV4_5_T_STR(Rd, Rn) \
+	((0x6000 | (Rd) | ((Rn) &lt;&lt; 3)) | \
+	((0x6000 | (Rd) | ((Rn) &lt;&lt; 3)) &lt;&lt; 16))
+
+/* Load register (Thumb state)
+ * Rd: destination register
+ * Rn: base register
+ */
+#define ARMV4_5_T_LDR(Rd, Rn) \
+	((0x6800 | ((Rn) &lt;&lt; 3) | (Rd)) \
+	| ((0x6800 | ((Rn) &lt;&lt; 3) | (Rd)) &lt;&lt; 16))
+
+/* Load multiple (Thumb state)
+ * Rn: base register
+ * List: for each bit in list: store register
+ */
+#define ARMV4_5_T_LDMIA(Rn, List) \
+	((0xc800 | ((Rn) &lt;&lt; 8) | (List)) \
+	| ((0xc800 | ((Rn) &lt;&lt; 8) | (List)) &lt;&lt; 16))
+
+/* Load register with PC relative addressing
+ * Rd: register to load
+ */
+#define ARMV4_5_T_LDR_PCREL(Rd) \
+	((0x4800 | ((Rd) &lt;&lt; 8)) \
+	| ((0x4800 | ((Rd) &lt;&lt; 8)) &lt;&lt; 16))
+
+/* Move hi register (Thumb mode)
+ * Rd: destination register
+ * Rm: source register
+ */
+#define ARMV4_5_T_MOV(Rd, Rm) \
+	((0x4600 | ((Rd) &amp; 0x7) | (((Rd) &amp; 0x8) &lt;&lt; 4) | \
+		(((Rm) &amp; 0x7) &lt;&lt; 3) | (((Rm) &amp; 0x8) &lt;&lt; 3)) \
+	| ((0x4600 | ((Rd) &amp; 0x7) | (((Rd) &amp; 0x8) &lt;&lt; 4) | \
+		(((Rm) &amp; 0x7) &lt;&lt; 3) | (((Rm) &amp; 0x8) &lt;&lt; 3)) &lt;&lt; 16))
+
+/* No operation (Thumb mode)
+ * NOTE:  this is &quot;MOV r8, r8&quot; ... Thumb2 adds two
+ * architected NOPs, 16-bit and 32-bit.
+ */
+#define ARMV4_5_T_NOP	(0x46c0 | (0x46c0 &lt;&lt; 16))
+
+/* Move immediate to register (Thumb state)
+ * Rd: destination register
+ * Im: 8-bit immediate value
+ */
+#define ARMV4_5_T_MOV_IM(Rd, Im) \
+	((0x2000 | ((Rd) &lt;&lt; 8) | (Im)) \
+	| ((0x2000 | ((Rd) &lt;&lt; 8) | (Im)) &lt;&lt; 16))
+
+/* Branch and Exchange
+ * Rm: register containing branch target
+ */
+#define ARMV4_5_T_BX(Rm) \
+	((0x4700 | ((Rm) &lt;&lt; 3)) \
+	| ((0x4700 | ((Rm) &lt;&lt; 3)) &lt;&lt; 16))
+
+/* Branch (Thumb state)
+ * Imm: Branch target
+ */
+#define ARMV4_5_T_B(Imm) \
+	((0xe000 | (Imm)) \
+	| ((0xe000 | (Imm)) &lt;&lt; 16))
+
+/* Breakpoint instruction (ARMv5) (Thumb state)
+ * Im: 8-bit immediate
+ */
+#define ARMV5_T_BKPT(Im) \
+	((0xbe00 | (Im)) \
+	| ((0xbe00 | (Im)) &lt;&lt; 16))
+
+/* Move to Register from Special Register
+ *	32 bit Thumb2 instruction
+ * Rd: destination register
+ * SYSm: source special register
+ */
+#define ARM_T2_MRS(Rd, SYSm) \
+	((0xF3EF) | ((0x8000 | (Rd &lt;&lt; 8) | SYSm) &lt;&lt; 16))
+
+/* Move from Register from Special Register
+ *	32 bit Thumb2 instruction
+ * Rd: source register
+ * SYSm: destination special register
+ */
+#define ARM_T2_MSR(SYSm, Rn) \
+	((0xF380 | (Rn &lt;&lt; 8)) | ((0x8800 | SYSm) &lt;&lt; 16))
+
+/* Change Processor State.
+ *	16 bit Thumb2 instruction
+ * Rd: source register
+ * IF: A_FLAG and/or I_FLAG and/or F_FLAG
+ */
+#define A_FLAG 4
+#define I_FLAG 2
+#define F_FLAG 1
+#define ARM_T2_CPSID(IF) \
+	((0xB660 | (1 &lt;&lt; 8) | ((IF)&amp;0x3)) \
+	| ((0xB660 | (1 &lt;&lt; 8) | ((IF)&amp;0x3)) &lt;&lt; 16))
+#define ARM_T2_CPSIE(IF) \
+	((0xB660 | (0 &lt;&lt; 8) | ((IF)&amp;0x3)) \
+	| ((0xB660 | (0 &lt;&lt; 8) | ((IF)&amp;0x3)) &lt;&lt; 16))
+
+#endif /* __ARM_OPCODES_H */
--- a/src/target/armv4_5.h
+++ b/src/target/armv4_5.h
@@ -212,171 +212,4 @@ struct reg *arm_reg_current(struct arm *
 extern struct reg arm_gdb_dummy_fp_reg;
 extern struct reg arm_gdb_dummy_fps_reg;
 
-/* ARM mode instructions
- */
-
-/* Store multiple increment after
- * Rn: base register
- * List: for each bit in list: store register
- * S: in priviledged mode: store user-mode registers
- * W = 1: update the base register. W = 0: leave the base register untouched
- */
-#define ARMV4_5_STMIA(Rn, List, S, W)	(0xe8800000 | ((S) &lt;&lt; 22) | ((W) &lt;&lt; 21) | ((Rn) &lt;&lt; 16) | (List))
-
-/* Load multiple increment after
- * Rn: base register
- * List: for each bit in list: store register
- * S: in priviledged mode: store user-mode registers
- * W = 1: update the base register. W = 0: leave the base register untouched
- */
-#define ARMV4_5_LDMIA(Rn, List, S, W)	(0xe8900000 | ((S) &lt;&lt; 22) | ((W) &lt;&lt; 21) | ((Rn) &lt;&lt; 16) | (List))
-
-/* MOV r8, r8 */
-#define ARMV4_5_NOP					(0xe1a08008)
-
-/* Move PSR to general purpose register
- * R = 1: SPSR R = 0: CPSR
- * Rn: target register
- */
-#define ARMV4_5_MRS(Rn, R)			(0xe10f0000 | ((R) &lt;&lt; 22) | ((Rn) &lt;&lt; 12))
-
-/* Store register
- * Rd: register to store
- * Rn: base register
- */
-#define ARMV4_5_STR(Rd, Rn)			(0xe5800000 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
-
-/* Load register
- * Rd: register to load
- * Rn: base register
- */
-#define ARMV4_5_LDR(Rd, Rn)			(0xe5900000 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
-
-/* Move general purpose register to PSR
- * R = 1: SPSR R = 0: CPSR
- * Field: Field mask
- * 1: control field 2: extension field 4: status field 8: flags field
- * Rm: source register
- */
-#define ARMV4_5_MSR_GP(Rm, Field, R)	(0xe120f000 | (Rm) | ((Field) &lt;&lt; 16) | ((R) &lt;&lt; 22))
-#define ARMV4_5_MSR_IM(Im, Rotate, Field, R)	(0xe320f000 | (Im)  | ((Rotate) &lt;&lt; 8) | ((Field) &lt;&lt; 16) | ((R) &lt;&lt; 22))
-
-/* Load Register Halfword Immediate Post-Index
- * Rd: register to load
- * Rn: base register
- */
-#define ARMV4_5_LDRH_IP(Rd, Rn)	(0xe0d000b2 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
-
-/* Load Register Byte Immediate Post-Index
- * Rd: register to load
- * Rn: base register
- */
-#define ARMV4_5_LDRB_IP(Rd, Rn)	(0xe4d00001 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
-
-/* Store register Halfword Immediate Post-Index
- * Rd: register to store
- * Rn: base register
- */
-#define ARMV4_5_STRH_IP(Rd, Rn)	(0xe0c000b2 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
-
-/* Store register Byte Immediate Post-Index
- * Rd: register to store
- * Rn: base register
- */
-#define ARMV4_5_STRB_IP(Rd, Rn)	(0xe4c00001 | ((Rd) &lt;&lt; 12) | ((Rn) &lt;&lt; 16))
-
-/* Branch (and Link)
- * Im: Branch target (left-shifted by 2 bits, added to PC)
- * L: 1: branch and link 0: branch only
- */
-#define ARMV4_5_B(Im, L) (0xea000000 | (Im) | ((L) &lt;&lt; 24))
-
-/* Branch and exchange (ARM state)
- * Rm: register holding branch target address
- */
-#define ARMV4_5_BX(Rm) (0xe12fff10 | (Rm))
-
-/* Move to ARM register from coprocessor
- * CP: Coprocessor number
- * op1: Coprocessor opcode
- * Rd: destination register
- * CRn: first coprocessor operand
- * CRm: second coprocessor operand
- * op2: Second coprocessor opcode
- */
-#define ARMV4_5_MRC(CP, op1, Rd, CRn, CRm, op2) (0xee100010 | (CRm) | ((op2) &lt;&lt; 5) | ((CP) &lt;&lt; 8) | ((Rd) &lt;&lt; 12) | ((CRn) &lt;&lt; 16) | ((op1) &lt;&lt; 21))
-
-/* Move to coprocessor from ARM register
- * CP: Coprocessor number
- * op1: Coprocessor opcode
- * Rd: destination register
- * CRn: first coprocessor operand
- * CRm: second coprocessor operand
- * op2: Second coprocessor opcode
- */
-#define ARMV4_5_MCR(CP, op1, Rd, CRn, CRm, op2) (0xee000010 | (CRm) | ((op2) &lt;&lt; 5) | ((CP) &lt;&lt; 8) | ((Rd) &lt;&lt; 12) | ((CRn) &lt;&lt; 16) | ((op1) &lt;&lt; 21))
-
-/* Breakpoint instruction (ARMv5)
- * Im: 16-bit immediate
- */
-#define ARMV5_BKPT(Im) (0xe1200070 | ((Im &amp; 0xfff0) &lt;&lt; 8) | (Im &amp; 0xf))
-
-
-/* Thumb mode instructions
- */
-
-/* Store register (Thumb mode)
- * Rd: source register
- * Rn: base register
- */
-#define ARMV4_5_T_STR(Rd, Rn)	((0x6000 | (Rd) | ((Rn) &lt;&lt; 3)) | ((0x6000 | (Rd) | ((Rn) &lt;&lt; 3)) &lt;&lt; 16))
-
-/* Load register (Thumb state)
- * Rd: destination register
- * Rn: base register
- */
-#define ARMV4_5_T_LDR(Rd, Rn)	((0x6800 | ((Rn) &lt;&lt; 3) | (Rd)) | ((0x6800 | ((Rn) &lt;&lt; 3) | (Rd)) &lt;&lt; 16))
-
-/* Load multiple (Thumb state)
- * Rn: base register
- * List: for each bit in list: store register
- */
-#define ARMV4_5_T_LDMIA(Rn, List) ((0xc800 | ((Rn) &lt;&lt; 8) | (List)) | ((0xc800 | ((Rn) &lt;&lt; 8) | List) &lt;&lt; 16))
-
-/* Load register with PC relative addressing
- * Rd: register to load
- */
-#define ARMV4_5_T_LDR_PCREL(Rd)	((0x4800 | ((Rd) &lt;&lt; 8)) | ((0x4800 | ((Rd) &lt;&lt; 8)) &lt;&lt; 16))
-
-/* Move hi register (Thumb mode)
- * Rd: destination register
- * Rm: source register
- */
-#define ARMV4_5_T_MOV(Rd, Rm)	((0x4600 | ((Rd) &amp; 0x7) | (((Rd) &amp; 0x8) &lt;&lt; 4) | (((Rm) &amp; 0x7) &lt;&lt; 3) | (((Rm) &amp; 0x8) &lt;&lt; 3)) | ((0x4600 | ((Rd) &amp; 0x7) | (((Rd) &amp; 0x8) &lt;&lt; 4) | (((Rm) &amp; 0x7) &lt;&lt; 3) | (((Rm) &amp; 0x8) &lt;&lt; 3)) &lt;&lt; 16))
-
-/* No operation (Thumb mode)
- */
-#define ARMV4_5_T_NOP	(0x46c0 | (0x46c0 &lt;&lt; 16))
-
-/* Move immediate to register (Thumb state)
- * Rd: destination register
- * Im: 8-bit immediate value
- */
-#define ARMV4_5_T_MOV_IM(Rd, Im)	((0x2000 | ((Rd) &lt;&lt; 8) | (Im)) | ((0x2000 | ((Rd) &lt;&lt; 8) | (Im)) &lt;&lt; 16))
-
-/* Branch and Exchange
- * Rm: register containing branch target
- */
-#define ARMV4_5_T_BX(Rm)		((0x4700 | ((Rm) &lt;&lt; 3)) | ((0x4700 | ((Rm) &lt;&lt; 3)) &lt;&lt; 16))
-
-/* Branch (Thumb state)
- * Imm: Branch target
- */
-#define ARMV4_5_T_B(Imm)	((0xe000 | (Imm)) | ((0xe000 | (Imm)) &lt;&lt; 16))
-
-/* Breakpoint instruction (ARMv5) (Thumb state)
- * Im: 8-bit immediate
- */
-#define ARMV5_T_BKPT(Im) ((0xbe00 | Im) | ((0xbe00 | Im) &lt;&lt; 16))
-
 #endif /* ARMV4_5_H */
--- a/src/target/armv7a.c
+++ b/src/target/armv7a.c
@@ -33,6 +33,8 @@
 #include &lt;string.h&gt;
 #include &lt;unistd.h&gt;
 
+#include &quot;arm_opcodes.h&quot;
+
 
 static void armv7a_show_fault_registers(struct target *target)
 {
--- a/src/target/armv7m.h
+++ b/src/target/armv7m.h
@@ -162,83 +162,4 @@ int armv7m_blank_check_memory(struct tar
 
 extern const struct command_registration armv7m_command_handlers[];
 
-/* Thumb mode instructions
- */
-
-/* Move to Register from Special Register  (Thumb mode) 32 bit Thumb2 instruction
- * Rd: destination register
- * SYSm: source special register
- */
-#define ARMV7M_T_MRS(Rd, SYSm)	((0xF3EF) | ((0x8000 | (Rd &lt;&lt; 8) | SYSm) &lt;&lt; 16))
-
-/* Move from Register from Special Register  (Thumb mode) 32 bit Thumb2 instruction
- * Rd: source register
- * SYSm: destination special register
- */
-#define ARMV7M_T_MSR(SYSm, Rn)	((0xF380 | (Rn &lt;&lt; 8)) | ((0x8800 | SYSm) &lt;&lt; 16))
-
-/* Change Processor State. The instruction modifies the PRIMASK and FAULTMASK
- * special-purpose register values  (Thumb mode) 16 bit Thumb2 instruction
- * Rd: source register
- * IF:
- */
-#define I_FLAG 2
-#define F_FLAG 1
-#define ARMV7M_T_CPSID(IF)	((0xB660 | (1 &lt;&lt; 8) | (IF&amp;0x3)) | ((0xB660 | (1 &lt;&lt; 8) | (IF&amp;0x3)) &lt;&lt; 16))
-#define ARMV7M_T_CPSIE(IF)	((0xB660 | (0 &lt;&lt; 8) | (IF&amp;0x3)) | ((0xB660 | (0 &lt;&lt; 8) | (IF&amp;0x3)) &lt;&lt; 16))
-
-/* Breakpoint (Thumb mode) v5 onwards
- * Im: immediate value used by debugger
- */
-#define ARMV7M_T_BKPT(Im)	((0xBE00 | Im) | ((0xBE00 | Im) &lt;&lt; 16))
-
-/* Store register (Thumb mode)
- * Rd: source register
- * Rn: base register
- */
-#define ARMV7M_T_STR(Rd, Rn)	((0x6000 | Rd | (Rn &lt;&lt; 3)) | ((0x6000 | Rd | (Rn &lt;&lt; 3)) &lt;&lt; 16))
-
-/* Load register (Thumb state)
- * Rd: destination register
- * Rn: base register
- */
-#define ARMV7M_T_LDR(Rd, Rn)	((0x6800 | (Rn &lt;&lt; 3) | Rd) | ((0x6800 | (Rn &lt;&lt; 3) | Rd) &lt;&lt; 16))
-
-/* Load multiple (Thumb state)
- * Rn: base register
- * List: for each bit in list: store register
- */
-#define ARMV7M_T_LDMIA(Rn, List) ((0xc800 | (Rn &lt;&lt; 8) | List) | ((0xc800 | (Rn &lt;&lt; 8) | List) &lt;&lt; 16))
-
-/* Load register with PC relative addressing
- * Rd: register to load
- */
-#define ARMV7M_T_LDR_PCREL(Rd)	((0x4800 | (Rd &lt;&lt; 8)) | ((0x4800 | (Rd &lt;&lt; 8)) &lt;&lt; 16))
-
-/* Move hi register (Thumb mode)
- * Rd: destination register
- * Rm: source register
- */
-#define ARMV7M_T_MOV(Rd, Rm)	((0x4600 | (Rd &amp; 0x7) | ((Rd &amp; 0x8) &lt;&lt; 4) | ((Rm &amp; 0x7) &lt;&lt; 3) | ((Rm &amp; 0x8) &lt;&lt; 3)) | ((0x4600 | (Rd &amp; 0x7) | ((Rd &amp; 0x8) &lt;&lt; 4) | ((Rm &amp; 0x7) &lt;&lt; 3) | ((Rm &amp; 0x8) &lt;&lt; 3)) &lt;&lt; 16))
-
-/* No operation (Thumb mode)
- */
-#define ARMV7M_T_NOP	(0x46c0 | (0x46c0 &lt;&lt; 16))
-
-/* Move immediate to register (Thumb state)
- * Rd: destination register
- * Im: 8-bit immediate value
- */
-#define ARMV7M_T_MOV_IM(Rd, Im)	((0x2000 | (Rd &lt;&lt; 8) | Im) | ((0x2000 | (Rd &lt;&lt; 8) | Im) &lt;&lt; 16))
-
-/* Branch and Exchange
- * Rm: register containing branch target
- */
-#define ARMV7M_T_BX(Rm)		((0x4700 | (Rm &lt;&lt; 3)) | ((0x4700 | (Rm &lt;&lt; 3)) &lt;&lt; 16))
-
-/* Branch (Thumb state)
- * Imm: Branch target
- */
-#define ARMV7M_T_B(Imm)	((0xe000 | Imm) | ((0xe000 | Imm) &lt;&lt; 16))
-
 #endif /* ARMV7M_H */
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -38,6 +38,7 @@
 #include &quot;register.h&quot;
 #include &quot;target_request.h&quot;
 #include &quot;target_type.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 static int cortex_a8_poll(struct target *target);
 static int cortex_a8_debug_entry(struct target *target);
--- a/src/target/cortex_m3.c
+++ b/src/target/cortex_m3.c
@@ -37,6 +37,7 @@
 #include &quot;target_type.h&quot;
 #include &quot;arm_disassembler.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /* NOTE:  most of this should work fine for the Cortex-M1 and
@@ -880,7 +881,7 @@ cortex_m3_set_breakpoint(struct target *
 	else if (breakpoint-&gt;type == BKPT_SOFT)
 	{
 		uint8_t code[4];
-		buf_set_u32(code, 0, 32, ARMV7M_T_BKPT(0x11));
+		buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11));
 		if ((retval = target_read_memory(target, breakpoint-&gt;address &amp; 0xFFFFFFFE, breakpoint-&gt;length, 1, breakpoint-&gt;orig_instr)) != ERROR_OK)
 		{
 			return retval;
--- a/src/target/fa526.c
+++ b/src/target/fa526.c
@@ -33,6 +33,7 @@
 
 #include &quot;arm920t.h&quot;
 #include &quot;target_type.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 static void fa526_change_to_arm(struct target *target, uint32_t *r0, uint32_t *pc)
 {
--- a/src/target/feroceon.c
+++ b/src/target/feroceon.c
@@ -56,6 +56,7 @@
 #include &quot;arm966e.h&quot;
 #include &quot;target_type.h&quot;
 #include &quot;register.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 int feroceon_assert_reset(struct target *target)
--- a/src/target/xscale.c
+++ b/src/target/xscale.c
@@ -36,6 +36,7 @@
 #include &lt;helper/time_support.h&gt;
 #include &quot;register.h&quot;
 #include &quot;image.h&quot;
+#include &quot;arm_opcodes.h&quot;
 
 
 /*

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013402.html">[Openocd-development] [patch 1/4] ARM: remove mrc_opcode(),	use MRC() or MCR()
</A></li>
	<LI>Next message: <A HREF="013415.html">[Openocd-development] [patch 2/4] ARM: move opcode macros to &lt;target/arm_opcodes.h&gt;
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13404">[ date ]</a>
              <a href="thread.html#13404">[ thread ]</a>
              <a href="subject.html#13404">[ subject ]</a>
              <a href="author.html#13404">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
