Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Oct  7 16:40:41 2022
| Host         : PARALED03 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.796        0.000                      0                  223        0.097        0.000                      0                  223        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.796        0.000                      0                  223        0.097        0.000                      0                  223        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.146ns (23.261%)  route 3.781ns (76.739%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.694     7.329    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.296     7.625 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.466     8.091    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.215 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.495     8.710    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.622     9.457    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.503    10.084    Teclado/ps2_keyboard_0_n_10
    SLICE_X3Y44          FDRE                                         r  Teclado/ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Teclado/ascii_reg[5]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.880    Teclado/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.146ns (23.261%)  route 3.781ns (76.739%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.694     7.329    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.296     7.625 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.466     8.091    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.215 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.495     8.710    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.622     9.457    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.503    10.084    Teclado/ps2_keyboard_0_n_10
    SLICE_X3Y44          FDRE                                         r  Teclado/ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Teclado/ascii_reg[6]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.880    Teclado/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.146ns (23.294%)  route 3.774ns (76.706%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.694     7.329    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.296     7.625 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.466     8.091    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.215 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.495     8.710    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.622     9.457    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.496    10.077    Teclado/ps2_keyboard_0_n_10
    SLICE_X0Y45          FDRE                                         r  Teclado/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  Teclado/ascii_reg[4]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.880    Teclado/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.146ns (23.303%)  route 3.772ns (76.697%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.694     7.329    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.296     7.625 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.466     8.091    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.215 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.495     8.710    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.622     9.457    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.495    10.075    Teclado/ps2_keyboard_0_n_10
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y44          FDRE (Setup_fdre_C_CE)      -0.169    14.916    Teclado/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.146ns (23.303%)  route 3.772ns (76.697%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.694     7.329    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.296     7.625 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.466     8.091    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.215 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.495     8.710    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.622     9.457    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.495    10.075    Teclado/ps2_keyboard_0_n_10
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y44          FDRE (Setup_fdre_C_CE)      -0.169    14.916    Teclado/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.146ns (23.981%)  route 3.633ns (76.019%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.694     7.329    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.296     7.625 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.466     8.091    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.215 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.495     8.710    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.622     9.457    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.356     9.936    Teclado/ps2_keyboard_0_n_10
    SLICE_X1Y46          FDRE                                         r  Teclado/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  Teclado/ascii_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y46          FDRE (Setup_fdre_C_CE)      -0.205    14.880    Teclado/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.146ns (23.941%)  route 3.641ns (76.059%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.694     7.329    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.296     7.625 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.466     8.091    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.124     8.215 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.495     8.710    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.834 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.622     9.457    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.364     9.944    Teclado/ps2_keyboard_0_n_10
    SLICE_X2Y45          FDRE                                         r  Teclado/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  Teclado/ascii_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y45          FDRE (Setup_fdre_C_CE)      -0.169    14.916    Teclado/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.533ns (30.667%)  route 3.466ns (69.333%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          2.133     7.769    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.296     8.065 r  Teclado/ps2_keyboard_0/ascii[3]_i_13/O
                         net (fo=1, routed)           0.000     8.065    Teclado/ps2_keyboard_0/ascii[3]_i_13_n_0
    SLICE_X8Y44          MUXF7 (Prop_muxf7_I1_O)      0.214     8.279 r  Teclado/ps2_keyboard_0/ascii_reg[3]_i_9/O
                         net (fo=1, routed)           0.502     8.780    Teclado/ps2_keyboard_0/ascii_reg[3]_i_9_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297     9.077 r  Teclado/ps2_keyboard_0/ascii[3]_i_6/O
                         net (fo=1, routed)           0.395     9.473    Teclado/ps2_keyboard_0/ascii[3]_i_6_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  Teclado/ps2_keyboard_0/ascii[3]_i_3/O
                         net (fo=1, routed)           0.435    10.032    Teclado/ps2_keyboard_0/ascii[3]_i_3_n_0
    SLICE_X2Y44          LUT4 (Prop_lut4_I3_O)        0.124    10.156 r  Teclado/ps2_keyboard_0/ascii[3]_i_1/O
                         net (fo=1, routed)           0.000    10.156    Teclado/ps2_keyboard_0_n_5
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.079    15.164    Teclado/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.146ns (24.384%)  route 3.554ns (75.616%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.939     7.574    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.296     7.870 r  Teclado/ps2_keyboard_0/ascii[4]_i_8/O
                         net (fo=1, routed)           0.491     8.361    Teclado/ps2_keyboard_0/ascii[4]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  Teclado/ps2_keyboard_0/ascii[4]_i_4/O
                         net (fo=1, routed)           0.672     9.157    Teclado/ps2_keyboard_0/ascii[4]_i_4_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.281 r  Teclado/ps2_keyboard_0/ascii[4]_i_3/O
                         net (fo=1, routed)           0.452     9.733    Teclado/ps2_keyboard_0/ascii[4]_i_3_n_0
    SLICE_X0Y45          LUT4 (Prop_lut4_I3_O)        0.124     9.857 r  Teclado/ps2_keyboard_0/ascii[4]_i_1/O
                         net (fo=1, routed)           0.000     9.857    Teclado/ps2_keyboard_0_n_6
    SLICE_X0Y45          FDRE                                         r  Teclado/ascii_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  Teclado/ascii_reg[4]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y45          FDRE (Setup_fdre_C_D)        0.029    15.114    Teclado/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 Teclado/counter1sec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.014ns (25.360%)  route 2.984ns (74.640%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.570     5.091    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  Teclado/counter1sec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  Teclado/counter1sec_reg[8]/Q
                         net (fo=2, routed)           0.676     6.285    Teclado/counter1sec_reg_n_0_[8]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.409 f  Teclado/counter1sec[23]_i_7/O
                         net (fo=1, routed)           0.401     6.811    Teclado/counter1sec[23]_i_7_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.935 f  Teclado/counter1sec[23]_i_5/O
                         net (fo=1, routed)           0.781     7.716    Teclado/counter1sec[23]_i_5_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.840 f  Teclado/counter1sec[23]_i_2/O
                         net (fo=3, routed)           0.165     8.005    Teclado/counter1sec[23]_i_2_n_0
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.129 r  Teclado/counter1sec[23]_i_1/O
                         net (fo=24, routed)          0.961     9.090    Teclado/ascii_new0_out
    SLICE_X10Y46         FDRE                                         r  Teclado/counter1sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.451    14.792    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  Teclado/counter1sec_reg[1]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.524    14.506    Teclado/counter1sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Teclado/st1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.366%)  route 0.167ns (56.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.450    Teclado/CLK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  Teclado/st1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  Teclado/st1_reg/Q
                         net (fo=27, routed)          0.167     1.745    Teclado/st1
    SLICE_X10Y51         FDRE                                         r  Teclado/counter1sec_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.962    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  Teclado/counter1sec_reg[21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y51         FDRE (Hold_fdre_C_CE)       -0.070     1.648    Teclado/counter1sec_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Teclado/st1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.366%)  route 0.167ns (56.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.450    Teclado/CLK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  Teclado/st1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  Teclado/st1_reg/Q
                         net (fo=27, routed)          0.167     1.745    Teclado/st1
    SLICE_X10Y51         FDRE                                         r  Teclado/counter1sec_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.962    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  Teclado/counter1sec_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y51         FDRE (Hold_fdre_C_CE)       -0.070     1.648    Teclado/counter1sec_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Teclado/st1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.366%)  route 0.167ns (56.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.450    Teclado/CLK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  Teclado/st1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  Teclado/st1_reg/Q
                         net (fo=27, routed)          0.167     1.745    Teclado/st1
    SLICE_X10Y51         FDRE                                         r  Teclado/counter1sec_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.962    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  Teclado/counter1sec_reg[23]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y51         FDRE (Hold_fdre_C_CE)       -0.070     1.648    Teclado/counter1sec_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.373ns (67.052%)  route 0.183ns (32.948%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.450    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  Teclado/counter1sec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Teclado/counter1sec_reg[15]/Q
                         net (fo=2, routed)           0.183     1.797    Teclado/counter1sec_reg_n_0_[15]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  Teclado/counter1sec0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.953    Teclado/counter1sec0_carry__2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  Teclado/counter1sec0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.006    Teclado/counter1sec0_carry__3_n_7
    SLICE_X10Y50         FDRE                                         r  Teclado/counter1sec_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.962    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  Teclado/counter1sec_reg[17]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    Teclado/counter1sec_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.386ns (67.805%)  route 0.183ns (32.195%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.450    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  Teclado/counter1sec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Teclado/counter1sec_reg[15]/Q
                         net (fo=2, routed)           0.183     1.797    Teclado/counter1sec_reg_n_0_[15]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  Teclado/counter1sec0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.953    Teclado/counter1sec0_carry__2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.019 r  Teclado/counter1sec0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.019    Teclado/counter1sec0_carry__3_n_5
    SLICE_X10Y50         FDRE                                         r  Teclado/counter1sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.962    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  Teclado/counter1sec_reg[19]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    Teclado/counter1sec_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  Teclado/ps2_keyboard_0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Teclado/ps2_keyboard_0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.116     1.732    Teclado/ps2_keyboard_0/debounce_ps2_clk/Q[0]
    SLICE_X5Y52          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.070     1.558    Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.595     1.478    Teclado/CLK_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  Teclado/ascii_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Teclado/ascii_reg[4]/Q
                         net (fo=1, routed)           0.126     1.745    Teclado/ascii_reg_n_0_[4]
    SLICE_X0Y43          FDRE                                         r  Teclado/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.866     1.993    Teclado/CLK_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  Teclado/ascii_code_reg[4]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.070     1.564    Teclado/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.862%)  route 0.363ns (66.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[4]/Q
                         net (fo=5, routed)           0.363     1.981    Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg_n_0_[4]
    SLICE_X4Y50          LUT4 (Prop_lut4_I1_O)        0.045     2.026 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.026    Teclado/ps2_keyboard_0/debounce_ps2_clk/plusOp[6]
    SLICE_X4Y50          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[6]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     1.838    Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Teclado/counter1sec_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.409ns (69.055%)  route 0.183ns (30.945%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.450    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  Teclado/counter1sec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Teclado/counter1sec_reg[15]/Q
                         net (fo=2, routed)           0.183     1.797    Teclado/counter1sec_reg_n_0_[15]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  Teclado/counter1sec0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.953    Teclado/counter1sec0_carry__2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.042 r  Teclado/counter1sec0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.042    Teclado/counter1sec0_carry__3_n_6
    SLICE_X10Y50         FDRE                                         r  Teclado/counter1sec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.962    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  Teclado/counter1sec_reg[18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    Teclado/counter1sec_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.120     1.736    Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg_n_0_[0]
    SLICE_X4Y52          LUT4 (Prop_lut4_I2_O)        0.048     1.784 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/result_i_1/O
                         net (fo=1, routed)           0.000     1.784    Teclado/ps2_keyboard_0/debounce_ps2_clk/result_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.105     1.593    Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y49   Teclado/counter1sec_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   Teclado/counter1sec_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   Teclado/counter1sec_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y48   Teclado/counter1sec_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y49   Teclado/counter1sec_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y49   Teclado/counter1sec_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y49   Teclado/counter1sec_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y49   Teclado/counter1sec_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50   Teclado/counter1sec_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_interno_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y53    Teclado/ps2_keyboard_0/count_idle_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y53    Teclado/ps2_keyboard_0/count_idle_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46    Teclado/prev_ps2_code_new_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    Teclado/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    Teclado/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    Teclado/break_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    Teclado/caps_lock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    Teclado/control_l_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    Teclado/ps2_keyboard_0/ps2_code_new_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y51    Teclado/ps2_keyboard_0/count_idle_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y51    Teclado/ps2_keyboard_0/count_idle_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    Teclado/ps2_keyboard_0/count_idle_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    Teclado/ps2_keyboard_0/count_idle_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    Teclado/ps2_keyboard_0/count_idle_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    Teclado/ps2_keyboard_0/count_idle_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y46   Teclado/counter1sec_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y46   Teclado/counter1sec_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y46   Teclado/counter1sec_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y46   Teclado/counter1sec_reg[4]/C



