//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<73>;
	.reg .b32 	%r<64>;
	.reg .f32 	%f<260>;
	.reg .b64 	%rd<35>;
	.loc	1 19 0                          // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_0];
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_1];
$L__tmp0:
	.loc	1 21 28                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:21:33
	shl.b32 	%r50, %r1, 9;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_2];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_3];
	.loc	1 22 36                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:22:36
	mov.u32 	%r51, %tid.x;
	shl.b32 	%r52, %r51, 2;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_4];
	and.b32  	%r53, %r52, 508;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_5];
	.loc	1 22 23                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:22:23
	or.b32  	%r54, %r50, %r53;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_6];
	.loc	1 25 21                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:25:21
	bfe.s32 	%r55, %r1, 22, 1;
	shr.u32 	%r56, %r55, 26;
	add.s32 	%r57, %r54, %r56;
	shr.s32 	%r58, %r57, 6;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_8_param_7];
	.loc	1 25 27                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:25:27
	shr.s32 	%r59, %r57, 31;
	shr.u32 	%r60, %r59, 24;
	add.s32 	%r61, %r58, %r60;
	and.b32  	%r62, %r61, -256;
	sub.s32 	%r63, %r58, %r62;
	.loc	1 26 34                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:26:34
	mul.wide.s32 	%rd33, %r54, 4;
	add.s64 	%rd1, %rd25, %rd33;
	mov.pred 	%p1, -1;
	.loc	1 26 39                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:26:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 27 30                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:27:30
	mul.wide.s32 	%rd34, %r63, 4;
	add.s64 	%rd2, %rd27, %rd34;
	.loc	1 27 35                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:27:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 30                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:28:30
	add.s64 	%rd6, %rd28, %rd34;
	.loc	1 28 35                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:28:35
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 29 30                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:29:30
	add.s64 	%rd10, %rd29, %rd34;
	.loc	1 29 35                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:29:35
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r17;
	.loc	1 30 31                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:30:31
	add.s64 	%rd14, %rd30, %rd34;
	.loc	1 30 36                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:30:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd14 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r21;
	mov.b32 	%f6, %r20;
	mov.b32 	%f7, %r19;
	mov.b32 	%f8, %r18;
	.loc	1 31 31                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:31:31
	add.s64 	%rd18, %rd31, %rd34;
	.loc	1 31 36                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:31:36
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd18 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r25;
	mov.b32 	%f10, %r24;
	mov.b32 	%f11, %r23;
	mov.b32 	%f12, %r22;
	.loc	1 32 31                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:32:31
	add.s64 	%rd22, %rd32, %rd33;
	.loc	1 32 36                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:32:36
	// begin inline asm
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	@%p1 ld.global.v4.b32 { %r26, %r27, %r28, %r29 }, [ %rd22 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r26;
	mov.b32 	%f14, %r27;
	mov.b32 	%f15, %r28;
	mov.b32 	%f16, %r29;
	.loc	1 26 39                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:26:39
	mov.b32 	%f17, %r2;
	mov.b32 	%f18, %r3;
	mov.b32 	%f19, %r4;
	mov.b32 	%f20, %r5;
	.loc	1 27 35                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:27:35
	mov.b32 	%f21, %r6;
	mov.b32 	%f22, %r7;
	mov.b32 	%f23, %r8;
	mov.b32 	%f24, %r9;
	.loc	1 28 35                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:28:35
	mov.b32 	%f25, %r13;
	mov.b32 	%f26, %r12;
	mov.b32 	%f27, %r11;
	mov.b32 	%f28, %r10;
	.loc	1 33 18                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:33:18
	add.f32 	%f29, %f20, %f24;
	add.f32 	%f30, %f19, %f23;
	add.f32 	%f31, %f18, %f22;
	add.f32 	%f32, %f17, %f21;
	.loc	1 34 18                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:34:18
	sub.f32 	%f33, %f32, %f28;
	sub.f32 	%f34, %f31, %f27;
	sub.f32 	%f35, %f30, %f26;
	sub.f32 	%f36, %f29, %f25;
	.loc	1 36 18                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:36:18
	add.f32 	%f37, %f1, 0f3727C5AC;
	add.f32 	%f38, %f2, 0f3727C5AC;
	add.f32 	%f39, %f3, 0f3727C5AC;
	add.f32 	%f40, %f4, 0f3727C5AC;
	.loc	1 37 26                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:37:26
	sqrt.approx.ftz.f32 	%f41, %f37;
	sqrt.approx.ftz.f32 	%f42, %f38;
	sqrt.approx.ftz.f32 	%f43, %f39;
	sqrt.approx.ftz.f32 	%f44, %f40;
	.loc	1 39 19                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:39:19
	mov.b32 	%r32, %f41;
	mov.b32 	%r31, 1065353216;
	// begin inline asm
	div.full.f32 %r30, %r31, %r32;
	// end inline asm
	mov.b32 	%f45, %r30;
	mov.b32 	%r35, %f42;
	// begin inline asm
	div.full.f32 %r33, %r31, %r35;
	// end inline asm
	mov.b32 	%f46, %r33;
	mov.b32 	%r38, %f43;
	// begin inline asm
	div.full.f32 %r36, %r31, %r38;
	// end inline asm
	mov.b32 	%f47, %r36;
	mov.b32 	%r41, %f44;
	// begin inline asm
	div.full.f32 %r39, %r31, %r41;
	// end inline asm
	mov.b32 	%f48, %r39;
	.loc	1 42 19                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:42:19
	mul.f32 	%f49, %f36, %f48;
	mul.f32 	%f50, %f35, %f47;
	mul.f32 	%f51, %f34, %f46;
	mul.f32 	%f52, %f33, %f45;
	.loc	1 44 20                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:44:20
	fma.rn.f32 	%f53, %f52, %f8, %f12;
	fma.rn.f32 	%f54, %f51, %f7, %f11;
	fma.rn.f32 	%f55, %f50, %f6, %f10;
	fma.rn.f32 	%f56, %f49, %f5, %f9;
	.loc	1 46 20                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:46:20
	setp.gt.f32 	%p25, %f56, 0f00000000;
	setp.gt.f32 	%p26, %f55, 0f00000000;
	setp.gt.f32 	%p27, %f54, 0f00000000;
	setp.gt.f32 	%p28, %f53, 0f00000000;
	.loc	1 48 28                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:48:28
	mul.f32 	%f57, %f53, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f58, %f57;
	abs.ftz.f32 	%f59, %f53;
	setp.lt.f32 	%p29, %f59, 0f3ED1EB85;
	selp.f32 	%f60, 0f00000000, %f58, %p29;
	setp.eq.f32 	%p30, %f60, 0f43000000;
	selp.f32 	%f61, 0f42FE0000, %f60, %p30;
	ex2.approx.ftz.f32 	%f62, %f61;
	neg.f32 	%f63, %f60;
	mov.f32 	%f64, 0f3F317200;
	fma.rn.ftz.f32 	%f65, %f63, %f64, %f53;
	mov.f32 	%f66, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f67, %f63, %f66, %f65;
	mov.f32 	%f68, 0f3C095663;
	mov.f32 	%f69, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f70, %f69, %f67, %f68;
	mov.f32 	%f71, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f72, %f70, %f67, %f71;
	mov.f32 	%f73, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f74, %f72, %f67, %f73;
	mov.f32 	%f75, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f76, %f74, %f67, %f75;
	mul.f32 	%f77, %f67, %f76;
	fma.rn.ftz.f32 	%f78, %f77, %f67, %f67;
	add.f32 	%f79, %f62, 0fBF800000;
	fma.rn.ftz.f32 	%f80, %f78, %f62, %f79;
	add.f32 	%f81, %f80, %f80;
	selp.f32 	%f82, %f81, %f80, %p30;
	setp.gt.f32 	%p31, %f61, 0f43000000;
	selp.f32 	%f83, 0f7F800000, %f82, %p31;
	setp.lt.f32 	%p32, %f61, 0fC1C80000;
	selp.f32 	%f84, 0fBF800000, %f83, %p32;
	setp.eq.f32 	%p33, %f53, 0f00000000;
	add.f32 	%f85, %f53, %f53;
	selp.f32 	%f86, %f85, %f84, %p33;
	mul.f32 	%f87, %f54, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f88, %f87;
	abs.ftz.f32 	%f89, %f54;
	setp.lt.f32 	%p34, %f89, 0f3ED1EB85;
	selp.f32 	%f90, 0f00000000, %f88, %p34;
	setp.eq.f32 	%p35, %f90, 0f43000000;
	selp.f32 	%f91, 0f42FE0000, %f90, %p35;
	ex2.approx.ftz.f32 	%f92, %f91;
	neg.f32 	%f93, %f90;
	fma.rn.ftz.f32 	%f94, %f93, %f64, %f54;
	fma.rn.ftz.f32 	%f95, %f93, %f66, %f94;
	fma.rn.ftz.f32 	%f96, %f69, %f95, %f68;
	fma.rn.ftz.f32 	%f97, %f96, %f95, %f71;
	fma.rn.ftz.f32 	%f98, %f97, %f95, %f73;
	fma.rn.ftz.f32 	%f99, %f98, %f95, %f75;
	mul.f32 	%f100, %f95, %f99;
	fma.rn.ftz.f32 	%f101, %f100, %f95, %f95;
	add.f32 	%f102, %f92, 0fBF800000;
	fma.rn.ftz.f32 	%f103, %f101, %f92, %f102;
	add.f32 	%f104, %f103, %f103;
	selp.f32 	%f105, %f104, %f103, %p35;
	setp.gt.f32 	%p36, %f91, 0f43000000;
	selp.f32 	%f106, 0f7F800000, %f105, %p36;
	setp.lt.f32 	%p37, %f91, 0fC1C80000;
	selp.f32 	%f107, 0fBF800000, %f106, %p37;
	setp.eq.f32 	%p38, %f54, 0f00000000;
	add.f32 	%f108, %f54, %f54;
	selp.f32 	%f109, %f108, %f107, %p38;
	mul.f32 	%f110, %f55, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f111, %f110;
	abs.ftz.f32 	%f112, %f55;
	setp.lt.f32 	%p39, %f112, 0f3ED1EB85;
	selp.f32 	%f113, 0f00000000, %f111, %p39;
	setp.eq.f32 	%p40, %f113, 0f43000000;
	selp.f32 	%f114, 0f42FE0000, %f113, %p40;
	ex2.approx.ftz.f32 	%f115, %f114;
	neg.f32 	%f116, %f113;
	fma.rn.ftz.f32 	%f117, %f116, %f64, %f55;
	fma.rn.ftz.f32 	%f118, %f116, %f66, %f117;
	fma.rn.ftz.f32 	%f119, %f69, %f118, %f68;
	fma.rn.ftz.f32 	%f120, %f119, %f118, %f71;
	fma.rn.ftz.f32 	%f121, %f120, %f118, %f73;
	fma.rn.ftz.f32 	%f122, %f121, %f118, %f75;
	mul.f32 	%f123, %f118, %f122;
	fma.rn.ftz.f32 	%f124, %f123, %f118, %f118;
	add.f32 	%f125, %f115, 0fBF800000;
	fma.rn.ftz.f32 	%f126, %f124, %f115, %f125;
	add.f32 	%f127, %f126, %f126;
	selp.f32 	%f128, %f127, %f126, %p40;
	setp.gt.f32 	%p41, %f114, 0f43000000;
	selp.f32 	%f129, 0f7F800000, %f128, %p41;
	setp.lt.f32 	%p42, %f114, 0fC1C80000;
	selp.f32 	%f130, 0fBF800000, %f129, %p42;
	setp.eq.f32 	%p43, %f55, 0f00000000;
	add.f32 	%f131, %f55, %f55;
	selp.f32 	%f132, %f131, %f130, %p43;
	mul.f32 	%f133, %f56, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f134, %f133;
	abs.ftz.f32 	%f135, %f56;
	setp.lt.f32 	%p44, %f135, 0f3ED1EB85;
	selp.f32 	%f136, 0f00000000, %f134, %p44;
	setp.eq.f32 	%p45, %f136, 0f43000000;
	selp.f32 	%f137, 0f42FE0000, %f136, %p45;
	ex2.approx.ftz.f32 	%f138, %f137;
	neg.f32 	%f139, %f136;
	fma.rn.ftz.f32 	%f140, %f139, %f64, %f56;
	fma.rn.ftz.f32 	%f141, %f139, %f66, %f140;
	fma.rn.ftz.f32 	%f142, %f69, %f141, %f68;
	fma.rn.ftz.f32 	%f143, %f142, %f141, %f71;
	fma.rn.ftz.f32 	%f144, %f143, %f141, %f73;
	fma.rn.ftz.f32 	%f145, %f144, %f141, %f75;
	mul.f32 	%f146, %f141, %f145;
	fma.rn.ftz.f32 	%f147, %f146, %f141, %f141;
	add.f32 	%f148, %f138, 0fBF800000;
	fma.rn.ftz.f32 	%f149, %f147, %f138, %f148;
	add.f32 	%f150, %f149, %f149;
	selp.f32 	%f151, %f150, %f149, %p45;
	setp.gt.f32 	%p46, %f137, 0f43000000;
	selp.f32 	%f152, 0f7F800000, %f151, %p46;
	setp.lt.f32 	%p47, %f137, 0fC1C80000;
	selp.f32 	%f153, 0fBF800000, %f152, %p47;
	setp.eq.f32 	%p48, %f56, 0f00000000;
	add.f32 	%f154, %f56, %f56;
	selp.f32 	%f155, %f154, %f153, %p48;
	.loc	1 50 35                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:50:35
	selp.f32 	%f156, %f53, %f86, %p28;
	selp.f32 	%f157, %f54, %f109, %p27;
	selp.f32 	%f158, %f55, %f132, %p26;
	selp.f32 	%f159, %f56, %f155, %p25;
	.loc	1 51 20                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:51:20
	add.f32 	%f160, %f159, %f16;
	add.f32 	%f161, %f158, %f15;
	add.f32 	%f162, %f157, %f14;
	add.f32 	%f163, %f156, %f13;
	.loc	1 54 28                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:54:28
	mul.f32 	%f164, %f163, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f165, %f164;
	abs.ftz.f32 	%f166, %f163;
	setp.lt.f32 	%p49, %f166, 0f3ED1EB85;
	selp.f32 	%f167, 0f00000000, %f165, %p49;
	setp.eq.f32 	%p50, %f167, 0f43000000;
	selp.f32 	%f168, 0f42FE0000, %f167, %p50;
	ex2.approx.ftz.f32 	%f169, %f168;
	mul.f32 	%f170, %f162, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f171, %f170;
	abs.ftz.f32 	%f172, %f162;
	setp.lt.f32 	%p51, %f172, 0f3ED1EB85;
	selp.f32 	%f173, 0f00000000, %f171, %p51;
	setp.eq.f32 	%p52, %f173, 0f43000000;
	selp.f32 	%f174, 0f42FE0000, %f173, %p52;
	ex2.approx.ftz.f32 	%f175, %f174;
	mul.f32 	%f176, %f161, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f177, %f176;
	abs.ftz.f32 	%f178, %f161;
	setp.lt.f32 	%p53, %f178, 0f3ED1EB85;
	selp.f32 	%f179, 0f00000000, %f177, %p53;
	setp.eq.f32 	%p54, %f179, 0f43000000;
	selp.f32 	%f180, 0f42FE0000, %f179, %p54;
	ex2.approx.ftz.f32 	%f181, %f180;
	mul.f32 	%f182, %f160, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f183, %f182;
	abs.ftz.f32 	%f184, %f160;
	setp.lt.f32 	%p55, %f184, 0f3ED1EB85;
	selp.f32 	%f185, 0f00000000, %f183, %p55;
	setp.eq.f32 	%p56, %f185, 0f43000000;
	selp.f32 	%f186, 0f42FE0000, %f185, %p56;
	ex2.approx.ftz.f32 	%f187, %f186;
	setp.eq.f32 	%p57, %f160, 0f00000000;
	setp.eq.f32 	%p58, %f163, 0f00000000;
	setp.eq.f32 	%p59, %f162, 0f00000000;
	setp.eq.f32 	%p60, %f161, 0f00000000;
	add.f32 	%f188, %f161, %f161;
	setp.lt.f32 	%p61, %f180, 0fC1C80000;
	setp.gt.f32 	%p62, %f180, 0f43000000;
	neg.f32 	%f189, %f179;
	fma.rn.ftz.f32 	%f190, %f189, %f64, %f161;
	fma.rn.ftz.f32 	%f191, %f189, %f66, %f190;
	fma.rn.ftz.f32 	%f192, %f69, %f191, %f68;
	fma.rn.ftz.f32 	%f193, %f192, %f191, %f71;
	fma.rn.ftz.f32 	%f194, %f193, %f191, %f73;
	fma.rn.ftz.f32 	%f195, %f194, %f191, %f75;
	mul.f32 	%f196, %f191, %f195;
	fma.rn.ftz.f32 	%f197, %f196, %f191, %f191;
	add.f32 	%f198, %f181, 0fBF800000;
	fma.rn.ftz.f32 	%f199, %f197, %f181, %f198;
	add.f32 	%f200, %f199, %f199;
	selp.f32 	%f201, %f200, %f199, %p54;
	selp.f32 	%f202, 0f7F800000, %f201, %p62;
	selp.f32 	%f203, 0fBF800000, %f202, %p61;
	selp.f32 	%f204, %f188, %f203, %p60;
	add.f32 	%f205, %f162, %f162;
	setp.lt.f32 	%p63, %f174, 0fC1C80000;
	setp.gt.f32 	%p64, %f174, 0f43000000;
	neg.f32 	%f206, %f173;
	fma.rn.ftz.f32 	%f207, %f206, %f64, %f162;
	fma.rn.ftz.f32 	%f208, %f206, %f66, %f207;
	fma.rn.ftz.f32 	%f209, %f69, %f208, %f68;
	fma.rn.ftz.f32 	%f210, %f209, %f208, %f71;
	fma.rn.ftz.f32 	%f211, %f210, %f208, %f73;
	fma.rn.ftz.f32 	%f212, %f211, %f208, %f75;
	mul.f32 	%f213, %f208, %f212;
	fma.rn.ftz.f32 	%f214, %f213, %f208, %f208;
	add.f32 	%f215, %f175, 0fBF800000;
	fma.rn.ftz.f32 	%f216, %f214, %f175, %f215;
	add.f32 	%f217, %f216, %f216;
	selp.f32 	%f218, %f217, %f216, %p52;
	selp.f32 	%f219, 0f7F800000, %f218, %p64;
	selp.f32 	%f220, 0fBF800000, %f219, %p63;
	selp.f32 	%f221, %f205, %f220, %p59;
	add.f32 	%f222, %f163, %f163;
	setp.lt.f32 	%p65, %f168, 0fC1C80000;
	setp.gt.f32 	%p66, %f168, 0f43000000;
	neg.f32 	%f223, %f167;
	fma.rn.ftz.f32 	%f224, %f223, %f64, %f163;
	fma.rn.ftz.f32 	%f225, %f223, %f66, %f224;
	fma.rn.ftz.f32 	%f226, %f69, %f225, %f68;
	fma.rn.ftz.f32 	%f227, %f226, %f225, %f71;
	fma.rn.ftz.f32 	%f228, %f227, %f225, %f73;
	fma.rn.ftz.f32 	%f229, %f228, %f225, %f75;
	mul.f32 	%f230, %f225, %f229;
	fma.rn.ftz.f32 	%f231, %f230, %f225, %f225;
	add.f32 	%f232, %f169, 0fBF800000;
	fma.rn.ftz.f32 	%f233, %f231, %f169, %f232;
	add.f32 	%f234, %f233, %f233;
	selp.f32 	%f235, %f234, %f233, %p50;
	selp.f32 	%f236, 0f7F800000, %f235, %p66;
	selp.f32 	%f237, 0fBF800000, %f236, %p65;
	selp.f32 	%f238, %f222, %f237, %p58;
	.loc	1 52 20                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:52:20
	setp.gt.f32 	%p67, %f160, 0f00000000;
	setp.gt.f32 	%p68, %f161, 0f00000000;
	setp.gt.f32 	%p69, %f162, 0f00000000;
	setp.gt.f32 	%p70, %f163, 0f00000000;
	.loc	1 54 28                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:54:28
	neg.f32 	%f239, %f185;
	fma.rn.ftz.f32 	%f240, %f239, %f64, %f160;
	fma.rn.ftz.f32 	%f241, %f239, %f66, %f240;
	fma.rn.ftz.f32 	%f242, %f69, %f241, %f68;
	fma.rn.ftz.f32 	%f243, %f242, %f241, %f71;
	fma.rn.ftz.f32 	%f244, %f243, %f241, %f73;
	fma.rn.ftz.f32 	%f245, %f244, %f241, %f75;
	mul.f32 	%f246, %f241, %f245;
	fma.rn.ftz.f32 	%f247, %f246, %f241, %f241;
	add.f32 	%f248, %f187, 0fBF800000;
	fma.rn.ftz.f32 	%f249, %f247, %f187, %f248;
	add.f32 	%f250, %f249, %f249;
	selp.f32 	%f251, %f250, %f249, %p56;
	setp.gt.f32 	%p71, %f186, 0f43000000;
	selp.f32 	%f252, 0f7F800000, %f251, %p71;
	setp.lt.f32 	%p72, %f186, 0fC1C80000;
	selp.f32 	%f253, 0fBF800000, %f252, %p72;
	add.f32 	%f254, %f160, %f160;
	selp.f32 	%f255, %f254, %f253, %p57;
	.loc	1 56 35                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:56:35
	selp.f32 	%f256, %f163, %f238, %p70;
	selp.f32 	%f257, %f162, %f221, %p69;
	selp.f32 	%f258, %f161, %f204, %p68;
	selp.f32 	%f259, %f160, %f255, %p67;
	.loc	1 57 39                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:57:39
	mov.b32 	%r42, %f32;
	mov.b32 	%r43, %f31;
	mov.b32 	%r44, %f30;
	mov.b32 	%r45, %f29;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd1 + 0 ], { %r42, %r43, %r44, %r45 };
	// end inline asm
	.loc	1 58 28                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:58:28
	add.s64 	%rd24, %rd26, %rd33;
	.loc	1 58 40                         // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:58:40
	mov.b32 	%r46, %f256;
	mov.b32 	%r47, %f257;
	mov.b32 	%r48, %f258;
	mov.b32 	%r49, %f259;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd24 + 0 ], { %r46, %r47, %r48, %r49 };
	// end inline asm
	.loc	1 58 4                          // ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py:58:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/cb/ccbsrxn4patbhow24zeirxhzbjfsws4nbn3vpwnnr6d7chbajmmr.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 99
.b8 98
.b8 115
.b8 114
.b8 120
.b8 110
.b8 52
.b8 112
.b8 97
.b8 116
.b8 98
.b8 104
.b8 111
.b8 119
.b8 50
.b8 52
.b8 122
.b8 101
.b8 105
.b8 114
.b8 120
.b8 104
.b8 122
.b8 98
.b8 106
.b8 102
.b8 115
.b8 119
.b8 115
.b8 52
.b8 110
.b8 98
.b8 110
.b8 51
.b8 118
.b8 112
.b8 119
.b8 110
.b8 110
.b8 114
.b8 54
.b8 100
.b8 55
.b8 99
.b8 104
.b8 98
.b8 97
.b8 106
.b8 109
.b8 109
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 99
.b8 98
.b8 0
	}
	.section	.debug_macinfo	{	}
