Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 397e3db0540942179ded8c696cea692e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Multicycle_MIPS_CPU_tb_behav xil_defaultlib.Multicycle_MIPS_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.state_control
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MUX_MEM
Compiling module xil_defaultlib.IR_Decoder
Compiling module xil_defaultlib.Ins_Reg
Compiling module xil_defaultlib.MUX_write_register
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegisterA
Compiling module xil_defaultlib.RegisterB
Compiling module xil_defaultlib.Reg_ALUout
Compiling module xil_defaultlib.Reg_MEM
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.seg_ctrl
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.Multicycle_MIPS_CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multicycle_MIPS_CPU_tb_behav
