$date
	Wed Apr  4 15:00:44 2007
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cROM_tb $end
$scope module U0 $end
$var wire 8 ! addr[7:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 24 $ data[23:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
b0 !
$end
#5
b0 $
1"
1#
#10
0"
#15
1"
#20
0"
0#
#25
1"
#30
0"
b1 !
#35
b1010 $
1"
#40
0"
b101 !
#45
b110010 $
1"
#50
0"
b11111111 !
#55
b100111110110 $
1"
#60
0"
#65
1"
