WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [Synth 8-10940] macro 'RVX_LDEF_3' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:94]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_085.v:204]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARLOCK' does not match port width (2) of module 'axi_master_c' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1289]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1043]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1105]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1106]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1107]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1108]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1109]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1110]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1111]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1112]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1113]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1114]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1115]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1116]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1117]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1118]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1119]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1120]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1121]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1122]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1123]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1124]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1125]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1126]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1127]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1128]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1129]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1130]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1131]
WARNING: [Synth 8-7071] port 'i_SPI_CR' of module 'bnn_apb_if' is unconnected for instance 'U_BNN_APB_IF' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1503]
WARNING: [Synth 8-7023] instance 'U_BNN_APB_IF' of module 'bnn_apb_if' has 254 connections declared, but only 253 given [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1503]
WARNING: [Synth 8-7071] port 'i_BNN_Status_WrEn' of module 'Bnn_RegBlock' is unconnected for instance 'U_BNN_REG_BLOCK' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1785]
WARNING: [Synth 8-7023] instance 'U_BNN_REG_BLOCK' of module 'Bnn_RegBlock' has 224 connections declared, but only 223 given [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1785]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:84]
WARNING: [Synth 8-689] width (2) of port connection 'M_AXI_AWID' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:89]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWCACHE' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:95]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWPROT' does not match port width (3) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:96]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWQOS' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:97]
WARNING: [Synth 8-689] width (2) of port connection 'M_AXI_ARID' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:118]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARCACHE' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:124]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARPROT' does not match port width (3) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:125]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARQOS' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:126]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.out3_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/register_file.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.read_during_write3_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/register_file.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element from_stage1_incomplete_instruction_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/decode.vhd:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_gen.default_mul_gen.mul_dest_reg' and it is trimmed from '66' to '64' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element amr_base_write_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:580]
WARNING: [Synth 8-6014] Unused sequential element amr_last_write_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:581]
WARNING: [Synth 8-3848] Net mscratch in module/entity sys_call does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:118]
WARNING: [Synth 8-3848] Net mtval in module/entity sys_call does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-3848] Net iaux_oimm_readdata in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:429]
WARNING: [Synth 8-3848] Net iaux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:430]
WARNING: [Synth 8-3848] Net iaux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:431]
WARNING: [Synth 8-3848] Net daux_oimm_readdata in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:438]
WARNING: [Synth 8-3848] Net daux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:439]
WARNING: [Synth 8-3848] Net daux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:440]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[127] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[126] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[125] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[124] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[123] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[122] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[121] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[120] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[119] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[118] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[117] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[116] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[115] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[114] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[113] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[112] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[111] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[110] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[109] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[108] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[107] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[106] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[105] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[104] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[103] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[102] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[101] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[100] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[99] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[98] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[97] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[96] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[95] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[94] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[93] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[92] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[91] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[90] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[89] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[88] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[87] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[86] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[85] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[84] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[83] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[82] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[81] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[80] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[79] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[78] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[77] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[76] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[75] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[74] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[73] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[72] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[71] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[70] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[69] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[68] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[67] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[66] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[65] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[64] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[63] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[62] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[61] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[60] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[59] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[58] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[57] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[56] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[55] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[54] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[53] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[52] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[51] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[50] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[49] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[48] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[47] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[46] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[45] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[44] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[43] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[42] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[41] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[40] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[39] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[38] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[37] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[36] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[35] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[34] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[33] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[32] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[31] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[30] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[29] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[28] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_05_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_026.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_41[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_0_reg' and it is trimmed from '3' to '2' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element r1_DRAM_RD_cnt_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:1783]
WARNING: [Synth 8-6014] Unused sequential element r2_DRAM_RD_cnt_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:1784]
WARNING: [Synth 8-6014] Unused sequential element r0_state_AXI_MASTER_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:1789]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap1_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2266]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap2_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2267]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap3_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2268]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap4_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2269]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap5_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2270]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap6_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2271]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap7_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2272]
WARNING: [Synth 8-6014] Unused sequential element r_start_StartWSTRB_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2437]
WARNING: [Synth 8-6014] Unused sequential element r_start_MidWSTRB_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2438]
WARNING: [Synth 8-6014] Unused sequential element r_start_EndWSTRB_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2439]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_Conv_Ops_Type_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2611]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_wConv_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2675]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_wPW_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2676]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_cConv_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2677]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_cPW_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2678]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_RADDR_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2975]
WARNING: [Synth 8-6014] Unused sequential element r_halt_delay_cnt_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3026]
WARNING: [Synth 8-6014] Unused sequential element r_stride_length_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3027]
WARNING: [Synth 8-6014] Unused sequential element r_ifmap_width_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3028]
WARNING: [Synth 8-6014] Unused sequential element r_ifmap_height_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3029]
WARNING: [Synth 8-6014] Unused sequential element r_ifmap_chanRange_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3030]
WARNING: [Synth 8-6014] Unused sequential element r_ctrl_height_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3031]
WARNING: [Synth 8-6014] Unused sequential element r_wKernel_width_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3034]
WARNING: [Synth 8-6014] Unused sequential element r_wKernel_height_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3035]
WARNING: [Synth 8-6014] Unused sequential element r_wKernel_chanRange_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3036]
WARNING: [Synth 8-6014] Unused sequential element r_ofmap_chanRange_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3040]
WARNING: [Synth 8-6014] Unused sequential element r_fofmap_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3041]
WARNING: [Synth 8-6014] Unused sequential element r_layer_ops_type_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3042]
WARNING: [Synth 8-3848] Net r_AXI_start in module/entity BNN_Ctrl does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:803]
WARNING: [Synth 8-6014] Unused sequential element aresetn_r_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:472]
WARNING: [Synth 8-6014] Unused sequential element aresetn_rr_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:473]
WARNING: [Synth 8-6014] Unused sequential element aresetn_rrr_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:474]
WARNING: [Synth 8-6014] Unused sequential element araddr_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:640]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:674]
WARNING: [Synth 8-6014] Unused sequential element r_bnn_ren_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:718]
WARNING: [Synth 8-6014] Unused sequential element r_bnn_rdata_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:719]
WARNING: [Synth 8-6014] Unused sequential element aw_issue_count_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:793]
WARNING: [Synth 8-6014] Unused sequential element w_issue_count_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:812]
WARNING: [Synth 8-6014] Unused sequential element unread_writes_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:831]
WARNING: [Synth 8-3848] Net error_reg in module/entity axi_master_c does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:232]
WARNING: [Synth 8-6014] Unused sequential element r_en_ifmap_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PEA_v7_512.v:235]
WARNING: [Synth 8-6014] Unused sequential element r_en_new_row_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PEA_v7_512.v:236]
WARNING: [Synth 8-6014] Unused sequential element r_memPing_prev_state_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_mem_state_ctrl_v2.v:106]
WARNING: [Synth 8-6014] Unused sequential element r_memPong_prev_state_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_mem_state_ctrl_v2.v:108]
WARNING: [Synth 8-6014] Unused sequential element r_wMem_addr_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/weight_read_ctrl_v3.v:234]
WARNING: [Synth 8-6014] Unused sequential element r_kernel_line_change_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/weight_read_ctrl_v3.v:286]
WARNING: [Synth 8-6014] Unused sequential element r_pop_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:126]
WARNING: [Synth 8-6014] Unused sequential element r_in0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:155]
WARNING: [Synth 8-6014] Unused sequential element r_in1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:156]
WARNING: [Synth 8-6014] Unused sequential element r_in0_PW_32_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:158]
WARNING: [Synth 8-6014] Unused sequential element r0_in0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:199]
WARNING: [Synth 8-6014] Unused sequential element r0_in1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:200]
WARNING: [Synth 8-6014] Unused sequential element r1_in0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:216]
WARNING: [Synth 8-6014] Unused sequential element r1_in1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:217]
WARNING: [Synth 8-6014] Unused sequential element r_AddOut_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:233]
WARNING: [Synth 8-6014] Unused sequential element r_pop_blank_ctrl_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:424]
WARNING: [Synth 8-6014] Unused sequential element r_pop_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:242]
WARNING: [Synth 8-6014] Unused sequential element r_pop0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:244]
WARNING: [Synth 8-6014] Unused sequential element r_pop1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:245]
WARNING: [Synth 8-3848] Net p_0_in in module/entity ofmap_compute_LPEA does not have driver.
WARNING: [Synth 8-3848] Net w_bofmap0_dout in module/entity nnp_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:616]
WARNING: [Synth 8-3848] Net w_bofmap1_dout in module/entity nnp_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:617]
WARNING: [Synth 8-3848] Net w_bofmap2_dout in module/entity nnp_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:618]
WARNING: [Synth 8-3848] Net w_AXI_WDATA in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:336]
WARNING: [Synth 8-3848] Net w_AXI_WEN in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:337]
WARNING: [Synth 8-3848] Net w_AXI_WADDR in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:338]
WARNING: [Synth 8-3848] Net w_BNN_Reg_MemWDataL in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:462]
WARNING: [Synth 8-3848] Net w_BNN_Reg_MemWDataH in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:463]
WARNING: [Synth 8-3848] Net U_BNN_TOP_master_sxwid in module/entity TIP_HELLO does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/arch/rtl/src/tip_hello.v:291]
WARNING: [Synth 8-7129] Port i_BNN_Status_WrEn in module Bnn_RegBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[8] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[7] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[6] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[5] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[4] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[3] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[2] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[1] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[0] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[15] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[14] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[13] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[12] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[11] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[10] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[9] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[8] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[7] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[6] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[5] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[4] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[3] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[2] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[1] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[0] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_stride in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[15] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[14] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[13] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[12] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[11] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[10] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[9] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[8] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[7] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[6] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[5] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[4] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[3] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[2] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[1] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[0] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[15] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[14] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[13] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[12] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[11] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[10] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[9] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[8] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[7] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[6] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[5] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[4] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[3] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[2] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[1] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[0] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[15] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[14] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[13] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[12] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[11] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[10] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[9] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[8] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[7] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[6] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[5] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[4] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[3] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[2] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[1] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[0] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipeline_register__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module pipeline_register__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (i_rvx_instance_2/FSM_onehot_rvx_signal_00_reg[2]) is unused and will be removed from module ERVP_PLATFORM_CONTROLLER.
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxbready driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxwvalid driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxwlast driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[31] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[30] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[29] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[28] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[27] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[26] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[25] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[24] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[23] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[22] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[21] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[20] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[19] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[18] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[17] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[16] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[15] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[14] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[13] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[12] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[11] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[10] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[9] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[8] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[7] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[6] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[5] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[4] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxawvalid driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawburst[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawburst[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawsize[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawsize[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawsize[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[7] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[6] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[5] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[4] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[31] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[30] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[29] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[28] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[27] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[26] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[25] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[24] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[23] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[22] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[21] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[20] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[19] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[18] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[17] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[16] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[15] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[14] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[13] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[12] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[11] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[10] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[9] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[8] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[7] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[6] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[5] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[4] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port O27[5] driven by constant 0
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__5.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__11.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__10.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__4.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__9.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__7.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-3332] Sequential element (uut_PER2/uut_PE2/FSM_sequential_state_reg[2]) is unused and will be removed from module PEA__1_tempName.
WARNING: [Synth 8-3332] Sequential element (uut_PER2/uut_PE2/FSM_sequential_state_reg[1]) is unused and will be removed from module PEA__1_tempName.
WARNING: [Synth 8-3332] Sequential element (uut_PER2/uut_PE2/FSM_sequential_state_reg[0]) is unused and will be removed from module PEA__1_tempName.
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][5]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][6]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][4]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][100]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][101]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][102]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][103]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][104]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][105]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][106]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][107]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][108]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][109]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][110]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][111]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][112]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][113]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][114]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][115]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][116]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][117]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][118]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][120]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][121]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][122]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][123]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][124]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][125]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][126]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][127]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][128]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][129]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][130]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][131]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][132]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][133]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][134]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][135]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][136]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][137]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][138]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][139]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][140]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][141]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][142]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][143]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][144]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][145]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][146]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][147]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][148]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][149]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][150]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][151]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][152]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][153]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][154]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][155]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][156]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][157]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][158]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][159]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][160]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][161]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][162]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][163]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][164]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][165]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][166]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][167]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][168]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][169]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][170]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][171]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][172]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][173]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][174]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][175]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][176]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][177]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][178]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][179]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][180]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][181]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][182]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][183]_srl32 due to none static srl address bits
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1 input i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1 output i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 227 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1]... and (the first 15 of 225 listed).