
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  08008de0  08008de0  00018de0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092c8  080092c8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080092c8  080092c8  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080092c8  080092c8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092c8  080092c8  000192c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092cc  080092cc  000192cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080092d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000001e4  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003c4  200003c4  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b8fa  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001dad  00000000  00000000  0002bb0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000858  00000000  00000000  0002d8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000790  00000000  00000000  0002e110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003eee  00000000  00000000  0002e8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bd23  00000000  00000000  0003278e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aecf4  00000000  00000000  0003e4b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000ed1a5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003640  00000000  00000000  000ed1f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008dc8 	.word	0x08008dc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008dc8 	.word	0x08008dc8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff39 	bl	8000adc <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcaf 	bl	80005f8 <__aeabi_dmul>
 8000c9a:	f7ff ff6f 	bl	8000b7c <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc30 	bl	8000504 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fca6 	bl	80005f8 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff fae8 	bl	8000288 <__aeabi_dsub>
 8000cb8:	f7ff ff60 	bl	8000b7c <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <CutString>:
 *  Created on: Jun 22, 2023
 *      Author: Utente
 */
# include "ManageStr.h"
Stringa_TypeDef str;
Stringa_TypeDef CutString(char* buffer){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b094      	sub	sp, #80	; 0x50
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
	// Troviamo l'indice del carattere '+' nel buffer
	   int plus_index = strchr(buffer, '+') - buffer;
 8000cd0:	212b      	movs	r1, #43	; 0x2b
 8000cd2:	68f8      	ldr	r0, [r7, #12]
 8000cd4:	f004 f816 	bl	8004d04 <strchr>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	64fb      	str	r3, [r7, #76]	; 0x4c

	   // Estraiamo la stringa contenente il valore della temperatura
	   char temp_str[MAX_BUFFER_LENGTH];
	   strncpy(temp_str, buffer, plus_index);
 8000ce0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce6:	68f9      	ldr	r1, [r7, #12]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f004 f818 	bl	8004d1e <strncpy>
	   temp_str[plus_index] = '\0';
 8000cee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000cf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000cf4:	4413      	add	r3, r2
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]

	   // Estraiamo la stringa contenente il valore dell'umidit√†
	   char hmdy_str[MAX_BUFFER_LENGTH];
	   strncpy(hmdy_str, buffer + plus_index + 1, MAX_BUFFER_LENGTH - plus_index - 1);
 8000cfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	18d1      	adds	r1, r2, r3
 8000d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d04:	f1c3 0313 	rsb	r3, r3, #19
 8000d08:	461a      	mov	r2, r3
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f004 f805 	bl	8004d1e <strncpy>
	   hmdy_str[MAX_BUFFER_LENGTH - plus_index - 1] = '\0';
 8000d14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d16:	f1c3 0313 	rsb	r3, r3, #19
 8000d1a:	3350      	adds	r3, #80	; 0x50
 8000d1c:	443b      	add	r3, r7
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f803 2c3c 	strb.w	r2, [r3, #-60]

	   // Convertiamo le stringhe in valori di tipo float
	   float temp = atof(temp_str);
 8000d24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f003 ff71 	bl	8004c10 <atof>
 8000d2e:	ec53 2b10 	vmov	r2, r3, d0
 8000d32:	4610      	mov	r0, r2
 8000d34:	4619      	mov	r1, r3
 8000d36:	f7ff ff41 	bl	8000bbc <__aeabi_d2f>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	64bb      	str	r3, [r7, #72]	; 0x48
	   float hmdy = atof(hmdy_str);
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	4618      	mov	r0, r3
 8000d44:	f003 ff64 	bl	8004c10 <atof>
 8000d48:	ec53 2b10 	vmov	r2, r3, d0
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f7ff ff34 	bl	8000bbc <__aeabi_d2f>
 8000d54:	4603      	mov	r3, r0
 8000d56:	647b      	str	r3, [r7, #68]	; 0x44
	   str.Temp=temp;
 8000d58:	4a0c      	ldr	r2, [pc, #48]	; (8000d8c <CutString+0xc4>)
 8000d5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000d5c:	6013      	str	r3, [r2, #0]
	   str.Hmdy=hmdy;
 8000d5e:	4a0b      	ldr	r2, [pc, #44]	; (8000d8c <CutString+0xc4>)
 8000d60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d62:	6053      	str	r3, [r2, #4]


return str;
 8000d64:	4a09      	ldr	r2, [pc, #36]	; (8000d8c <CutString+0xc4>)
 8000d66:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d6e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000d72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000d74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d76:	ee07 2a10 	vmov	s14, r2
 8000d7a:	ee07 3a90 	vmov	s15, r3

}
 8000d7e:	eeb0 0a47 	vmov.f32	s0, s14
 8000d82:	eef0 0a67 	vmov.f32	s1, s15
 8000d86:	3750      	adds	r7, #80	; 0x50
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200001fc 	.word	0x200001fc

08000d90 <HAL_UART_RxCpltCallback>:
  * @retval int
  */
float temp0=0,temp1=0,hmdy0=0,hmdy1=0;
Stringa_TypeDef valS0,valS1;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
    if(huart->Instance == huart1.Instance)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b35      	ldr	r3, [pc, #212]	; (8000e74 <HAL_UART_RxCpltCallback+0xe4>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d12e      	bne.n	8000e02 <HAL_UART_RxCpltCallback+0x72>
    {
    HAL_UART_Receive_IT(&huart1, RX_BUFFER, BUFFER_LEN);
 8000da4:	2201      	movs	r2, #1
 8000da6:	4934      	ldr	r1, [pc, #208]	; (8000e78 <HAL_UART_RxCpltCallback+0xe8>)
 8000da8:	4832      	ldr	r0, [pc, #200]	; (8000e74 <HAL_UART_RxCpltCallback+0xe4>)
 8000daa:	f002 fd57 	bl	800385c <HAL_UART_Receive_IT>

    if (RX_BUFFER[0] == stop) {
 8000dae:	4b32      	ldr	r3, [pc, #200]	; (8000e78 <HAL_UART_RxCpltCallback+0xe8>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b73      	cmp	r3, #115	; 0x73
 8000db4:	d11a      	bne.n	8000dec <HAL_UART_RxCpltCallback+0x5c>
               rx_complete = true;
 8000db6:	4b31      	ldr	r3, [pc, #196]	; (8000e7c <HAL_UART_RxCpltCallback+0xec>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
    			valS1=CutString(&rx_buffer);
 8000dbc:	4830      	ldr	r0, [pc, #192]	; (8000e80 <HAL_UART_RxCpltCallback+0xf0>)
 8000dbe:	f7ff ff83 	bl	8000cc8 <CutString>
 8000dc2:	eeb0 7a40 	vmov.f32	s14, s0
 8000dc6:	eef0 7a60 	vmov.f32	s15, s1
 8000dca:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <HAL_UART_RxCpltCallback+0xf4>)
 8000dcc:	ed83 7a00 	vstr	s14, [r3]
 8000dd0:	edc3 7a01 	vstr	s15, [r3, #4]
    	    	 temp0=valS1.Temp;
 8000dd4:	4b2b      	ldr	r3, [pc, #172]	; (8000e84 <HAL_UART_RxCpltCallback+0xf4>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a2b      	ldr	r2, [pc, #172]	; (8000e88 <HAL_UART_RxCpltCallback+0xf8>)
 8000dda:	6013      	str	r3, [r2, #0]
    	    	 hmdy0=valS1.Hmdy;
 8000ddc:	4b29      	ldr	r3, [pc, #164]	; (8000e84 <HAL_UART_RxCpltCallback+0xf4>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	4a2a      	ldr	r2, [pc, #168]	; (8000e8c <HAL_UART_RxCpltCallback+0xfc>)
 8000de2:	6013      	str	r3, [r2, #0]
    	    	rx_index = 0;
 8000de4:	4b2a      	ldr	r3, [pc, #168]	; (8000e90 <HAL_UART_RxCpltCallback+0x100>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	e00a      	b.n	8000e02 <HAL_UART_RxCpltCallback+0x72>
           } else {
               rx_buffer[rx_index] = RX_BUFFER[0];
 8000dec:	4b28      	ldr	r3, [pc, #160]	; (8000e90 <HAL_UART_RxCpltCallback+0x100>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a21      	ldr	r2, [pc, #132]	; (8000e78 <HAL_UART_RxCpltCallback+0xe8>)
 8000df2:	7811      	ldrb	r1, [r2, #0]
 8000df4:	4a22      	ldr	r2, [pc, #136]	; (8000e80 <HAL_UART_RxCpltCallback+0xf0>)
 8000df6:	54d1      	strb	r1, [r2, r3]
               rx_index++;
 8000df8:	4b25      	ldr	r3, [pc, #148]	; (8000e90 <HAL_UART_RxCpltCallback+0x100>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	4a24      	ldr	r2, [pc, #144]	; (8000e90 <HAL_UART_RxCpltCallback+0x100>)
 8000e00:	6013      	str	r3, [r2, #0]
           }

    }
    if(huart->Instance == huart2.Instance)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	4b23      	ldr	r3, [pc, #140]	; (8000e94 <HAL_UART_RxCpltCallback+0x104>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d12e      	bne.n	8000e6c <HAL_UART_RxCpltCallback+0xdc>
       {
       HAL_UART_Receive_IT(&huart2, RX_BUFFER1, BUFFER_LEN);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4921      	ldr	r1, [pc, #132]	; (8000e98 <HAL_UART_RxCpltCallback+0x108>)
 8000e12:	4820      	ldr	r0, [pc, #128]	; (8000e94 <HAL_UART_RxCpltCallback+0x104>)
 8000e14:	f002 fd22 	bl	800385c <HAL_UART_Receive_IT>
       if (RX_BUFFER1[0] == stop) {
 8000e18:	4b1f      	ldr	r3, [pc, #124]	; (8000e98 <HAL_UART_RxCpltCallback+0x108>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b73      	cmp	r3, #115	; 0x73
 8000e1e:	d11a      	bne.n	8000e56 <HAL_UART_RxCpltCallback+0xc6>
                   rx_complete1 = true;
 8000e20:	4b1e      	ldr	r3, [pc, #120]	; (8000e9c <HAL_UART_RxCpltCallback+0x10c>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	701a      	strb	r2, [r3, #0]
    	   	   	   valS1=CutString(&rx_buffer1);
 8000e26:	481e      	ldr	r0, [pc, #120]	; (8000ea0 <HAL_UART_RxCpltCallback+0x110>)
 8000e28:	f7ff ff4e 	bl	8000cc8 <CutString>
 8000e2c:	eeb0 7a40 	vmov.f32	s14, s0
 8000e30:	eef0 7a60 	vmov.f32	s15, s1
 8000e34:	4b13      	ldr	r3, [pc, #76]	; (8000e84 <HAL_UART_RxCpltCallback+0xf4>)
 8000e36:	ed83 7a00 	vstr	s14, [r3]
 8000e3a:	edc3 7a01 	vstr	s15, [r3, #4]
    	       	    temp1=valS1.Temp;
 8000e3e:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <HAL_UART_RxCpltCallback+0xf4>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a18      	ldr	r2, [pc, #96]	; (8000ea4 <HAL_UART_RxCpltCallback+0x114>)
 8000e44:	6013      	str	r3, [r2, #0]
    	       	    hmdy1=valS1.Hmdy;
 8000e46:	4b0f      	ldr	r3, [pc, #60]	; (8000e84 <HAL_UART_RxCpltCallback+0xf4>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	4a17      	ldr	r2, [pc, #92]	; (8000ea8 <HAL_UART_RxCpltCallback+0x118>)
 8000e4c:	6013      	str	r3, [r2, #0]
    	       	   rx_index1 = 0;
 8000e4e:	4b17      	ldr	r3, [pc, #92]	; (8000eac <HAL_UART_RxCpltCallback+0x11c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
                } else {
                    rx_buffer1[rx_index1] = RX_BUFFER1[0];
                    rx_index1++;
                }
       }
}
 8000e54:	e00a      	b.n	8000e6c <HAL_UART_RxCpltCallback+0xdc>
                    rx_buffer1[rx_index1] = RX_BUFFER1[0];
 8000e56:	4b15      	ldr	r3, [pc, #84]	; (8000eac <HAL_UART_RxCpltCallback+0x11c>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a0f      	ldr	r2, [pc, #60]	; (8000e98 <HAL_UART_RxCpltCallback+0x108>)
 8000e5c:	7811      	ldrb	r1, [r2, #0]
 8000e5e:	4a10      	ldr	r2, [pc, #64]	; (8000ea0 <HAL_UART_RxCpltCallback+0x110>)
 8000e60:	54d1      	strb	r1, [r2, r3]
                    rx_index1++;
 8000e62:	4b12      	ldr	r3, [pc, #72]	; (8000eac <HAL_UART_RxCpltCallback+0x11c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	3301      	adds	r3, #1
 8000e68:	4a10      	ldr	r2, [pc, #64]	; (8000eac <HAL_UART_RxCpltCallback+0x11c>)
 8000e6a:	6013      	str	r3, [r2, #0]
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000284 	.word	0x20000284
 8000e78:	20000204 	.word	0x20000204
 8000e7c:	20000244 	.word	0x20000244
 8000e80:	2000020c 	.word	0x2000020c
 8000e84:	200003a4 	.word	0x200003a4
 8000e88:	20000394 	.word	0x20000394
 8000e8c:	2000039c 	.word	0x2000039c
 8000e90:	20000240 	.word	0x20000240
 8000e94:	2000030c 	.word	0x2000030c
 8000e98:	20000208 	.word	0x20000208
 8000e9c:	20000280 	.word	0x20000280
 8000ea0:	20000248 	.word	0x20000248
 8000ea4:	20000398 	.word	0x20000398
 8000ea8:	200003a0 	.word	0x200003a0
 8000eac:	2000027c 	.word	0x2000027c

08000eb0 <main>:




int main(void)
{
 8000eb0:	b5b0      	push	{r4, r5, r7, lr}
 8000eb2:	b088      	sub	sp, #32
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb6:	f000 fc55 	bl	8001764 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eba:	f000 f959 	bl	8001170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ebe:	f000 fa09 	bl	80012d4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ec2:	f000 f9a7 	bl	8001214 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000ec6:	f000 f9d5 	bl	8001274 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, RX_BUFFER1, BUFFER_LEN);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4999      	ldr	r1, [pc, #612]	; (8001134 <main+0x284>)
 8000ece:	489a      	ldr	r0, [pc, #616]	; (8001138 <main+0x288>)
 8000ed0:	f002 fcc4 	bl	800385c <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart1, RX_BUFFER, BUFFER_LEN);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	4999      	ldr	r1, [pc, #612]	; (800113c <main+0x28c>)
 8000ed8:	4899      	ldr	r0, [pc, #612]	; (8001140 <main+0x290>)
 8000eda:	f002 fcbf 	bl	800385c <HAL_UART_Receive_IT>
  /* USER CODE BEGIN WHILE */
  char bufferH[10],bufferT[10];
  while (1)
  {
    /* USER CODE END WHILE */
    if(rx_complete == true &&  rx_complete1 == true){
 8000ede:	4b99      	ldr	r3, [pc, #612]	; (8001144 <main+0x294>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d0fb      	beq.n	8000ede <main+0x2e>
 8000ee6:	4b98      	ldr	r3, [pc, #608]	; (8001148 <main+0x298>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d0f7      	beq.n	8000ede <main+0x2e>

    	    float Temp=(temp0+temp1)/2;
 8000eee:	4b97      	ldr	r3, [pc, #604]	; (800114c <main+0x29c>)
 8000ef0:	ed93 7a00 	vldr	s14, [r3]
 8000ef4:	4b96      	ldr	r3, [pc, #600]	; (8001150 <main+0x2a0>)
 8000ef6:	edd3 7a00 	vldr	s15, [r3]
 8000efa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000efe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000f02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f06:	edc7 7a07 	vstr	s15, [r7, #28]
    	    float Hmdy=(hmdy0+hmdy1)/2;
 8000f0a:	4b92      	ldr	r3, [pc, #584]	; (8001154 <main+0x2a4>)
 8000f0c:	ed93 7a00 	vldr	s14, [r3]
 8000f10:	4b91      	ldr	r3, [pc, #580]	; (8001158 <main+0x2a8>)
 8000f12:	edd3 7a00 	vldr	s15, [r3]
 8000f16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f1a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000f1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f22:	edc7 7a06 	vstr	s15, [r7, #24]





    	    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000f26:	2201      	movs	r2, #1
 8000f28:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8000f2c:	488b      	ldr	r0, [pc, #556]	; (800115c <main+0x2ac>)
 8000f2e:	f000 ff81 	bl	8001e34 <HAL_GPIO_WritePin>




    	    //Trasmissione Temp
    	                			sprintf(bufferT, "TMP:");
 8000f32:	463b      	mov	r3, r7
 8000f34:	498a      	ldr	r1, [pc, #552]	; (8001160 <main+0x2b0>)
 8000f36:	4618      	mov	r0, r3
 8000f38:	f003 fec4 	bl	8004cc4 <siprintf>
    	                			HAL_UART_Transmit(&huart1, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff f946 	bl	80001d0 <strlen>
 8000f44:	4603      	mov	r3, r0
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	4639      	mov	r1, r7
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4e:	487c      	ldr	r0, [pc, #496]	; (8001140 <main+0x290>)
 8000f50:	f002 fbfa 	bl	8003748 <HAL_UART_Transmit>
    	                			gcvt(Temp, sizeof(Temp), bufferT);
 8000f54:	69f8      	ldr	r0, [r7, #28]
 8000f56:	f7ff faf7 	bl	8000548 <__aeabi_f2d>
 8000f5a:	4604      	mov	r4, r0
 8000f5c:	460d      	mov	r5, r1
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	2004      	movs	r0, #4
 8000f64:	ec45 4b10 	vmov	d0, r4, r5
 8000f68:	f003 fe56 	bl	8004c18 <gcvt>
    	                			HAL_UART_Transmit(&huart1, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff f92e 	bl	80001d0 <strlen>
 8000f74:	4603      	mov	r3, r0
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	4639      	mov	r1, r7
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7e:	4870      	ldr	r0, [pc, #448]	; (8001140 <main+0x290>)
 8000f80:	f002 fbe2 	bl	8003748 <HAL_UART_Transmit>
    	                			sprintf(bufferT, "\r");
 8000f84:	463b      	mov	r3, r7
 8000f86:	4977      	ldr	r1, [pc, #476]	; (8001164 <main+0x2b4>)
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f003 fe9b 	bl	8004cc4 <siprintf>
    	                			HAL_UART_Transmit(&huart1, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000f8e:	463b      	mov	r3, r7
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff f91d 	bl	80001d0 <strlen>
 8000f96:	4603      	mov	r3, r0
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	4639      	mov	r1, r7
 8000f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa0:	4867      	ldr	r0, [pc, #412]	; (8001140 <main+0x290>)
 8000fa2:	f002 fbd1 	bl	8003748 <HAL_UART_Transmit>

    	                			//Trasmissione Umidit√†
    	                			sprintf(bufferH, "HDY:");
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	496f      	ldr	r1, [pc, #444]	; (8001168 <main+0x2b8>)
 8000fac:	4618      	mov	r0, r3
 8000fae:	f003 fe89 	bl	8004cc4 <siprintf>
    	                			HAL_UART_Transmit(&huart1, (uint8_t*)bufferH, strlen(bufferH), HAL_MAX_DELAY);
 8000fb2:	f107 030c 	add.w	r3, r7, #12
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff f90a 	bl	80001d0 <strlen>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	f107 010c 	add.w	r1, r7, #12
 8000fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc8:	485d      	ldr	r0, [pc, #372]	; (8001140 <main+0x290>)
 8000fca:	f002 fbbd 	bl	8003748 <HAL_UART_Transmit>
    	                			gcvt(Hmdy, sizeof(Hmdy), bufferH);
 8000fce:	69b8      	ldr	r0, [r7, #24]
 8000fd0:	f7ff faba 	bl	8000548 <__aeabi_f2d>
 8000fd4:	4604      	mov	r4, r0
 8000fd6:	460d      	mov	r5, r1
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	4619      	mov	r1, r3
 8000fde:	2004      	movs	r0, #4
 8000fe0:	ec45 4b10 	vmov	d0, r4, r5
 8000fe4:	f003 fe18 	bl	8004c18 <gcvt>
    	                			HAL_UART_Transmit(&huart1, (uint8_t*)bufferH, strlen(bufferH), HAL_MAX_DELAY);
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff f8ef 	bl	80001d0 <strlen>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	f107 010c 	add.w	r1, r7, #12
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffe:	4850      	ldr	r0, [pc, #320]	; (8001140 <main+0x290>)
 8001000:	f002 fba2 	bl	8003748 <HAL_UART_Transmit>
    	                			sprintf(bufferH, "\r\n");
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	4958      	ldr	r1, [pc, #352]	; (800116c <main+0x2bc>)
 800100a:	4618      	mov	r0, r3
 800100c:	f003 fe5a 	bl	8004cc4 <siprintf>
    	                			HAL_UART_Transmit(&huart1, (uint8_t*)bufferH, strlen(bufferH), HAL_MAX_DELAY);
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff f8db 	bl	80001d0 <strlen>
 800101a:	4603      	mov	r3, r0
 800101c:	b29a      	uxth	r2, r3
 800101e:	f107 010c 	add.w	r1, r7, #12
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	4846      	ldr	r0, [pc, #280]	; (8001140 <main+0x290>)
 8001028:	f002 fb8e 	bl	8003748 <HAL_UART_Transmit>




    	                			 //Trasmissione Temp
    	                			    	                			sprintf(bufferT, "TMP:");
 800102c:	463b      	mov	r3, r7
 800102e:	494c      	ldr	r1, [pc, #304]	; (8001160 <main+0x2b0>)
 8001030:	4618      	mov	r0, r3
 8001032:	f003 fe47 	bl	8004cc4 <siprintf>
    	                			    	                			HAL_UART_Transmit(&huart2, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8001036:	463b      	mov	r3, r7
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f8c9 	bl	80001d0 <strlen>
 800103e:	4603      	mov	r3, r0
 8001040:	b29a      	uxth	r2, r3
 8001042:	4639      	mov	r1, r7
 8001044:	f04f 33ff 	mov.w	r3, #4294967295
 8001048:	483b      	ldr	r0, [pc, #236]	; (8001138 <main+0x288>)
 800104a:	f002 fb7d 	bl	8003748 <HAL_UART_Transmit>
    	                			    	                			gcvt(Temp, sizeof(Temp), bufferT);
 800104e:	69f8      	ldr	r0, [r7, #28]
 8001050:	f7ff fa7a 	bl	8000548 <__aeabi_f2d>
 8001054:	4604      	mov	r4, r0
 8001056:	460d      	mov	r5, r1
 8001058:	463b      	mov	r3, r7
 800105a:	4619      	mov	r1, r3
 800105c:	2004      	movs	r0, #4
 800105e:	ec45 4b10 	vmov	d0, r4, r5
 8001062:	f003 fdd9 	bl	8004c18 <gcvt>
    	                			    	                			HAL_UART_Transmit(&huart2, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8001066:	463b      	mov	r3, r7
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff f8b1 	bl	80001d0 <strlen>
 800106e:	4603      	mov	r3, r0
 8001070:	b29a      	uxth	r2, r3
 8001072:	4639      	mov	r1, r7
 8001074:	f04f 33ff 	mov.w	r3, #4294967295
 8001078:	482f      	ldr	r0, [pc, #188]	; (8001138 <main+0x288>)
 800107a:	f002 fb65 	bl	8003748 <HAL_UART_Transmit>
    	                			    	                			sprintf(bufferT, "\r");
 800107e:	463b      	mov	r3, r7
 8001080:	4938      	ldr	r1, [pc, #224]	; (8001164 <main+0x2b4>)
 8001082:	4618      	mov	r0, r3
 8001084:	f003 fe1e 	bl	8004cc4 <siprintf>
    	                			    	                			HAL_UART_Transmit(&huart2, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8001088:	463b      	mov	r3, r7
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f8a0 	bl	80001d0 <strlen>
 8001090:	4603      	mov	r3, r0
 8001092:	b29a      	uxth	r2, r3
 8001094:	4639      	mov	r1, r7
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	4827      	ldr	r0, [pc, #156]	; (8001138 <main+0x288>)
 800109c:	f002 fb54 	bl	8003748 <HAL_UART_Transmit>

    	                			    	                			//Trasmissione Umidit√†
    	                			    	                			sprintf(bufferH, "HDY:");
 80010a0:	f107 030c 	add.w	r3, r7, #12
 80010a4:	4930      	ldr	r1, [pc, #192]	; (8001168 <main+0x2b8>)
 80010a6:	4618      	mov	r0, r3
 80010a8:	f003 fe0c 	bl	8004cc4 <siprintf>
    	                			    	                			HAL_UART_Transmit(&huart2, (uint8_t*)bufferH, strlen(bufferH), HAL_MAX_DELAY);
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff f88d 	bl	80001d0 <strlen>
 80010b6:	4603      	mov	r3, r0
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	f107 010c 	add.w	r1, r7, #12
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	481d      	ldr	r0, [pc, #116]	; (8001138 <main+0x288>)
 80010c4:	f002 fb40 	bl	8003748 <HAL_UART_Transmit>
    	                			    	                			gcvt(Hmdy, sizeof(Hmdy), bufferH);
 80010c8:	69b8      	ldr	r0, [r7, #24]
 80010ca:	f7ff fa3d 	bl	8000548 <__aeabi_f2d>
 80010ce:	4604      	mov	r4, r0
 80010d0:	460d      	mov	r5, r1
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	4619      	mov	r1, r3
 80010d8:	2004      	movs	r0, #4
 80010da:	ec45 4b10 	vmov	d0, r4, r5
 80010de:	f003 fd9b 	bl	8004c18 <gcvt>
    	                			    	                			HAL_UART_Transmit(&huart2, (uint8_t*)bufferH, strlen(bufferH), HAL_MAX_DELAY);
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff f872 	bl	80001d0 <strlen>
 80010ec:	4603      	mov	r3, r0
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	f107 010c 	add.w	r1, r7, #12
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295
 80010f8:	480f      	ldr	r0, [pc, #60]	; (8001138 <main+0x288>)
 80010fa:	f002 fb25 	bl	8003748 <HAL_UART_Transmit>
    	                			    	                			sprintf(bufferH, "\r\n");
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	491a      	ldr	r1, [pc, #104]	; (800116c <main+0x2bc>)
 8001104:	4618      	mov	r0, r3
 8001106:	f003 fddd 	bl	8004cc4 <siprintf>
    	                			    	                			HAL_UART_Transmit(&huart2, (uint8_t*)bufferH, strlen(bufferH), HAL_MAX_DELAY);
 800110a:	f107 030c 	add.w	r3, r7, #12
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff f85e 	bl	80001d0 <strlen>
 8001114:	4603      	mov	r3, r0
 8001116:	b29a      	uxth	r2, r3
 8001118:	f107 010c 	add.w	r1, r7, #12
 800111c:	f04f 33ff 	mov.w	r3, #4294967295
 8001120:	4805      	ldr	r0, [pc, #20]	; (8001138 <main+0x288>)
 8001122:	f002 fb11 	bl	8003748 <HAL_UART_Transmit>





    	    rx_complete =false;
 8001126:	4b07      	ldr	r3, [pc, #28]	; (8001144 <main+0x294>)
 8001128:	2200      	movs	r2, #0
 800112a:	701a      	strb	r2, [r3, #0]
    	    rx_complete1 =false;
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <main+0x298>)
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
    if(rx_complete == true &&  rx_complete1 == true){
 8001132:	e6d4      	b.n	8000ede <main+0x2e>
 8001134:	20000208 	.word	0x20000208
 8001138:	2000030c 	.word	0x2000030c
 800113c:	20000204 	.word	0x20000204
 8001140:	20000284 	.word	0x20000284
 8001144:	20000244 	.word	0x20000244
 8001148:	20000280 	.word	0x20000280
 800114c:	20000394 	.word	0x20000394
 8001150:	20000398 	.word	0x20000398
 8001154:	2000039c 	.word	0x2000039c
 8001158:	200003a0 	.word	0x200003a0
 800115c:	48001000 	.word	0x48001000
 8001160:	08008de0 	.word	0x08008de0
 8001164:	08008de8 	.word	0x08008de8
 8001168:	08008dec 	.word	0x08008dec
 800116c:	08008df4 	.word	0x08008df4

08001170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b09e      	sub	sp, #120	; 0x78
 8001174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001176:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800117a:	2228      	movs	r2, #40	; 0x28
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fd98 	bl	8004cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001184:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001194:	463b      	mov	r3, r7
 8001196:	223c      	movs	r2, #60	; 0x3c
 8001198:	2100      	movs	r1, #0
 800119a:	4618      	mov	r0, r3
 800119c:	f003 fd8a 	bl	8004cb4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011a0:	2302      	movs	r3, #2
 80011a2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011a4:	2301      	movs	r3, #1
 80011a6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a8:	2310      	movs	r3, #16
 80011aa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80011b4:	4618      	mov	r0, r3
 80011b6:	f000 fe55 	bl	8001e64 <HAL_RCC_OscConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80011c0:	f000 f8e2 	bl	8001388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c4:	230f      	movs	r3, #15
 80011c6:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011c8:	2300      	movs	r3, #0
 80011ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011cc:	2300      	movs	r3, #0
 80011ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011d0:	2300      	movs	r3, #0
 80011d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d4:	2300      	movs	r3, #0
 80011d6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f001 fe7e 	bl	8002ee0 <HAL_RCC_ClockConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80011ea:	f000 f8cd 	bl	8001388 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 80011ee:	2303      	movs	r3, #3
 80011f0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80011f2:	2300      	movs	r3, #0
 80011f4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011fa:	463b      	mov	r3, r7
 80011fc:	4618      	mov	r0, r3
 80011fe:	f002 f8a5 	bl	800334c <HAL_RCCEx_PeriphCLKConfig>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001208:	f000 f8be 	bl	8001388 <Error_Handler>
  }
}
 800120c:	bf00      	nop
 800120e:	3778      	adds	r7, #120	; 0x78
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_USART1_UART_Init+0x58>)
 800121a:	4a15      	ldr	r2, [pc, #84]	; (8001270 <MX_USART1_UART_Init+0x5c>)
 800121c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800121e:	4b13      	ldr	r3, [pc, #76]	; (800126c <MX_USART1_UART_Init+0x58>)
 8001220:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001224:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_USART1_UART_Init+0x58>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_USART1_UART_Init+0x58>)
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_USART1_UART_Init+0x58>)
 8001234:	2200      	movs	r2, #0
 8001236:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001238:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_USART1_UART_Init+0x58>)
 800123a:	220c      	movs	r2, #12
 800123c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <MX_USART1_UART_Init+0x58>)
 8001240:	2200      	movs	r2, #0
 8001242:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001244:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_USART1_UART_Init+0x58>)
 8001246:	2200      	movs	r2, #0
 8001248:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800124a:	4b08      	ldr	r3, [pc, #32]	; (800126c <MX_USART1_UART_Init+0x58>)
 800124c:	2200      	movs	r2, #0
 800124e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001250:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_USART1_UART_Init+0x58>)
 8001252:	2200      	movs	r2, #0
 8001254:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001256:	4805      	ldr	r0, [pc, #20]	; (800126c <MX_USART1_UART_Init+0x58>)
 8001258:	f002 fa28 	bl	80036ac <HAL_UART_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001262:	f000 f891 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000284 	.word	0x20000284
 8001270:	40013800 	.word	0x40013800

08001274 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001278:	4b14      	ldr	r3, [pc, #80]	; (80012cc <MX_USART2_UART_Init+0x58>)
 800127a:	4a15      	ldr	r2, [pc, #84]	; (80012d0 <MX_USART2_UART_Init+0x5c>)
 800127c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <MX_USART2_UART_Init+0x58>)
 8001280:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001284:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001286:	4b11      	ldr	r3, [pc, #68]	; (80012cc <MX_USART2_UART_Init+0x58>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <MX_USART2_UART_Init+0x58>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001292:	4b0e      	ldr	r3, [pc, #56]	; (80012cc <MX_USART2_UART_Init+0x58>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001298:	4b0c      	ldr	r3, [pc, #48]	; (80012cc <MX_USART2_UART_Init+0x58>)
 800129a:	220c      	movs	r2, #12
 800129c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800129e:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <MX_USART2_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a4:	4b09      	ldr	r3, [pc, #36]	; (80012cc <MX_USART2_UART_Init+0x58>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012aa:	4b08      	ldr	r3, [pc, #32]	; (80012cc <MX_USART2_UART_Init+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012b0:	4b06      	ldr	r3, [pc, #24]	; (80012cc <MX_USART2_UART_Init+0x58>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012b6:	4805      	ldr	r0, [pc, #20]	; (80012cc <MX_USART2_UART_Init+0x58>)
 80012b8:	f002 f9f8 	bl	80036ac <HAL_UART_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012c2:	f000 f861 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000030c 	.word	0x2000030c
 80012d0:	40004400 	.word	0x40004400

080012d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b088      	sub	sp, #32
 80012d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ea:	4b25      	ldr	r3, [pc, #148]	; (8001380 <MX_GPIO_Init+0xac>)
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	4a24      	ldr	r2, [pc, #144]	; (8001380 <MX_GPIO_Init+0xac>)
 80012f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012f4:	6153      	str	r3, [r2, #20]
 80012f6:	4b22      	ldr	r3, [pc, #136]	; (8001380 <MX_GPIO_Init+0xac>)
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001302:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <MX_GPIO_Init+0xac>)
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	4a1e      	ldr	r2, [pc, #120]	; (8001380 <MX_GPIO_Init+0xac>)
 8001308:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800130c:	6153      	str	r3, [r2, #20]
 800130e:	4b1c      	ldr	r3, [pc, #112]	; (8001380 <MX_GPIO_Init+0xac>)
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800131a:	4b19      	ldr	r3, [pc, #100]	; (8001380 <MX_GPIO_Init+0xac>)
 800131c:	695b      	ldr	r3, [r3, #20]
 800131e:	4a18      	ldr	r2, [pc, #96]	; (8001380 <MX_GPIO_Init+0xac>)
 8001320:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001324:	6153      	str	r3, [r2, #20]
 8001326:	4b16      	ldr	r3, [pc, #88]	; (8001380 <MX_GPIO_Init+0xac>)
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8001338:	4812      	ldr	r0, [pc, #72]	; (8001384 <MX_GPIO_Init+0xb0>)
 800133a:	f000 fd7b 	bl	8001e34 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800133e:	2301      	movs	r3, #1
 8001340:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001342:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	4619      	mov	r1, r3
 8001352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001356:	f000 fbf3 	bl	8001b40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800135a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800135e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001360:	2301      	movs	r3, #1
 8001362:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001368:	2300      	movs	r3, #0
 800136a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	4619      	mov	r1, r3
 8001372:	4804      	ldr	r0, [pc, #16]	; (8001384 <MX_GPIO_Init+0xb0>)
 8001374:	f000 fbe4 	bl	8001b40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001378:	bf00      	nop
 800137a:	3720      	adds	r7, #32
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000
 8001384:	48001000 	.word	0x48001000

08001388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800138c:	b672      	cpsid	i
}
 800138e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001390:	e7fe      	b.n	8001390 <Error_Handler+0x8>
	...

08001394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <HAL_MspInit+0x44>)
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <HAL_MspInit+0x44>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6193      	str	r3, [r2, #24]
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <HAL_MspInit+0x44>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <HAL_MspInit+0x44>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	4a08      	ldr	r2, [pc, #32]	; (80013d8 <HAL_MspInit+0x44>)
 80013b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013bc:	61d3      	str	r3, [r2, #28]
 80013be:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <HAL_MspInit+0x44>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	603b      	str	r3, [r7, #0]
 80013c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	40021000 	.word	0x40021000

080013dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08c      	sub	sp, #48	; 0x30
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a36      	ldr	r2, [pc, #216]	; (80014d4 <HAL_UART_MspInit+0xf8>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d130      	bne.n	8001460 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013fe:	4b36      	ldr	r3, [pc, #216]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001400:	699b      	ldr	r3, [r3, #24]
 8001402:	4a35      	ldr	r2, [pc, #212]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001408:	6193      	str	r3, [r2, #24]
 800140a:	4b33      	ldr	r3, [pc, #204]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 800140c:	699b      	ldr	r3, [r3, #24]
 800140e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001412:	61bb      	str	r3, [r7, #24]
 8001414:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001416:	4b30      	ldr	r3, [pc, #192]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	4a2f      	ldr	r2, [pc, #188]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 800141c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001420:	6153      	str	r3, [r2, #20]
 8001422:	4b2d      	ldr	r3, [pc, #180]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800142e:	2330      	movs	r3, #48	; 0x30
 8001430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001432:	2302      	movs	r3, #2
 8001434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800143a:	2303      	movs	r3, #3
 800143c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800143e:	2307      	movs	r3, #7
 8001440:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001442:	f107 031c 	add.w	r3, r7, #28
 8001446:	4619      	mov	r1, r3
 8001448:	4824      	ldr	r0, [pc, #144]	; (80014dc <HAL_UART_MspInit+0x100>)
 800144a:	f000 fb79 	bl	8001b40 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800144e:	2200      	movs	r2, #0
 8001450:	2101      	movs	r1, #1
 8001452:	2025      	movs	r0, #37	; 0x25
 8001454:	f000 fac7 	bl	80019e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001458:	2025      	movs	r0, #37	; 0x25
 800145a:	f000 fae0 	bl	8001a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800145e:	e035      	b.n	80014cc <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a1e      	ldr	r2, [pc, #120]	; (80014e0 <HAL_UART_MspInit+0x104>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d130      	bne.n	80014cc <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800146a:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	4a1a      	ldr	r2, [pc, #104]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001474:	61d3      	str	r3, [r2, #28]
 8001476:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001484:	695b      	ldr	r3, [r3, #20]
 8001486:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800148c:	6153      	str	r3, [r2, #20]
 800148e:	4b12      	ldr	r3, [pc, #72]	; (80014d8 <HAL_UART_MspInit+0xfc>)
 8001490:	695b      	ldr	r3, [r3, #20]
 8001492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800149a:	230c      	movs	r3, #12
 800149c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149e:	2302      	movs	r3, #2
 80014a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014aa:	2307      	movs	r3, #7
 80014ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	4619      	mov	r1, r3
 80014b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014b8:	f000 fb42 	bl	8001b40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80014bc:	2200      	movs	r2, #0
 80014be:	2102      	movs	r1, #2
 80014c0:	2026      	movs	r0, #38	; 0x26
 80014c2:	f000 fa90 	bl	80019e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014c6:	2026      	movs	r0, #38	; 0x26
 80014c8:	f000 faa9 	bl	8001a1e <HAL_NVIC_EnableIRQ>
}
 80014cc:	bf00      	nop
 80014ce:	3730      	adds	r7, #48	; 0x30
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40013800 	.word	0x40013800
 80014d8:	40021000 	.word	0x40021000
 80014dc:	48000800 	.word	0x48000800
 80014e0:	40004400 	.word	0x40004400

080014e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <NMI_Handler+0x4>

080014ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ee:	e7fe      	b.n	80014ee <HardFault_Handler+0x4>

080014f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <MemManage_Handler+0x4>

080014f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014fa:	e7fe      	b.n	80014fa <BusFault_Handler+0x4>

080014fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001500:	e7fe      	b.n	8001500 <UsageFault_Handler+0x4>

08001502 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001530:	f000 f95e 	bl	80017f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}

08001538 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800153c:	4802      	ldr	r0, [pc, #8]	; (8001548 <USART1_IRQHandler+0x10>)
 800153e:	f002 f9d1 	bl	80038e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000284 	.word	0x20000284

0800154c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001550:	4802      	ldr	r0, [pc, #8]	; (800155c <USART2_IRQHandler+0x10>)
 8001552:	f002 f9c7 	bl	80038e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	2000030c 	.word	0x2000030c

08001560 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return 1;
 8001564:	2301      	movs	r3, #1
}
 8001566:	4618      	mov	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <_kill>:

int _kill(int pid, int sig)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800157a:	f003 fb71 	bl	8004c60 <__errno>
 800157e:	4603      	mov	r3, r0
 8001580:	2216      	movs	r2, #22
 8001582:	601a      	str	r2, [r3, #0]
  return -1;
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001588:	4618      	mov	r0, r3
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <_exit>:

void _exit (int status)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001598:	f04f 31ff 	mov.w	r1, #4294967295
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ffe7 	bl	8001570 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015a2:	e7fe      	b.n	80015a2 <_exit+0x12>

080015a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	e00a      	b.n	80015cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015b6:	f3af 8000 	nop.w
 80015ba:	4601      	mov	r1, r0
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	60ba      	str	r2, [r7, #8]
 80015c2:	b2ca      	uxtb	r2, r1
 80015c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	3301      	adds	r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	dbf0      	blt.n	80015b6 <_read+0x12>
  }

  return len;
 80015d4:	687b      	ldr	r3, [r7, #4]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b086      	sub	sp, #24
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	60f8      	str	r0, [r7, #12]
 80015e6:	60b9      	str	r1, [r7, #8]
 80015e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	e009      	b.n	8001604 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	60ba      	str	r2, [r7, #8]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	dbf1      	blt.n	80015f0 <_write+0x12>
  }
  return len;
 800160c:	687b      	ldr	r3, [r7, #4]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <_close>:

int _close(int file)
{
 8001616:	b480      	push	{r7}
 8001618:	b083      	sub	sp, #12
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001622:	4618      	mov	r0, r3
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800163e:	605a      	str	r2, [r3, #4]
  return 0;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <_isatty>:

int _isatty(int file)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001656:	2301      	movs	r3, #1
}
 8001658:	4618      	mov	r0, r3
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
	...

08001680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001688:	4a14      	ldr	r2, [pc, #80]	; (80016dc <_sbrk+0x5c>)
 800168a:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <_sbrk+0x60>)
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001694:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <_sbrk+0x64>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800169c:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <_sbrk+0x64>)
 800169e:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <_sbrk+0x68>)
 80016a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016a2:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <_sbrk+0x64>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4413      	add	r3, r2
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d207      	bcs.n	80016c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b0:	f003 fad6 	bl	8004c60 <__errno>
 80016b4:	4603      	mov	r3, r0
 80016b6:	220c      	movs	r2, #12
 80016b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ba:	f04f 33ff 	mov.w	r3, #4294967295
 80016be:	e009      	b.n	80016d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c0:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <_sbrk+0x64>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c6:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <_sbrk+0x64>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	4a05      	ldr	r2, [pc, #20]	; (80016e4 <_sbrk+0x64>)
 80016d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016d2:	68fb      	ldr	r3, [r7, #12]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	2000a000 	.word	0x2000a000
 80016e0:	00000400 	.word	0x00000400
 80016e4:	200003ac 	.word	0x200003ac
 80016e8:	200003c8 	.word	0x200003c8

080016ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <SystemInit+0x20>)
 80016f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016f6:	4a05      	ldr	r2, [pc, #20]	; (800170c <SystemInit+0x20>)
 80016f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001710:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001748 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001714:	f7ff ffea 	bl	80016ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001718:	480c      	ldr	r0, [pc, #48]	; (800174c <LoopForever+0x6>)
  ldr r1, =_edata
 800171a:	490d      	ldr	r1, [pc, #52]	; (8001750 <LoopForever+0xa>)
  ldr r2, =_sidata
 800171c:	4a0d      	ldr	r2, [pc, #52]	; (8001754 <LoopForever+0xe>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001720:	e002      	b.n	8001728 <LoopCopyDataInit>

08001722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001726:	3304      	adds	r3, #4

08001728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800172a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800172c:	d3f9      	bcc.n	8001722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172e:	4a0a      	ldr	r2, [pc, #40]	; (8001758 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001730:	4c0a      	ldr	r4, [pc, #40]	; (800175c <LoopForever+0x16>)
  movs r3, #0
 8001732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001734:	e001      	b.n	800173a <LoopFillZerobss>

08001736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001738:	3204      	adds	r2, #4

0800173a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800173a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800173c:	d3fb      	bcc.n	8001736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800173e:	f003 fa95 	bl	8004c6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001742:	f7ff fbb5 	bl	8000eb0 <main>

08001746 <LoopForever>:

LoopForever:
    b LoopForever
 8001746:	e7fe      	b.n	8001746 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001748:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800174c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001750:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001754:	080092d0 	.word	0x080092d0
  ldr r2, =_sbss
 8001758:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800175c:	200003c4 	.word	0x200003c4

08001760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001760:	e7fe      	b.n	8001760 <ADC1_2_IRQHandler>
	...

08001764 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <HAL_Init+0x28>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a07      	ldr	r2, [pc, #28]	; (800178c <HAL_Init+0x28>)
 800176e:	f043 0310 	orr.w	r3, r3, #16
 8001772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001774:	2003      	movs	r0, #3
 8001776:	f000 f92b 	bl	80019d0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800177a:	200f      	movs	r0, #15
 800177c:	f000 f808 	bl	8001790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001780:	f7ff fe08 	bl	8001394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40022000 	.word	0x40022000

08001790 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <HAL_InitTick+0x54>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <HAL_InitTick+0x58>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 f943 	bl	8001a3a <HAL_SYSTICK_Config>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e00e      	b.n	80017dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2b0f      	cmp	r3, #15
 80017c2:	d80a      	bhi.n	80017da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017c4:	2200      	movs	r2, #0
 80017c6:	6879      	ldr	r1, [r7, #4]
 80017c8:	f04f 30ff 	mov.w	r0, #4294967295
 80017cc:	f000 f90b 	bl	80019e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017d0:	4a06      	ldr	r2, [pc, #24]	; (80017ec <HAL_InitTick+0x5c>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80017d6:	2300      	movs	r3, #0
 80017d8:	e000      	b.n	80017dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000000 	.word	0x20000000
 80017e8:	20000008 	.word	0x20000008
 80017ec:	20000004 	.word	0x20000004

080017f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <HAL_IncTick+0x20>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_IncTick+0x24>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4413      	add	r3, r2
 8001800:	4a04      	ldr	r2, [pc, #16]	; (8001814 <HAL_IncTick+0x24>)
 8001802:	6013      	str	r3, [r2, #0]
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	20000008 	.word	0x20000008
 8001814:	200003b0 	.word	0x200003b0

08001818 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return uwTick;  
 800181c:	4b03      	ldr	r3, [pc, #12]	; (800182c <HAL_GetTick+0x14>)
 800181e:	681b      	ldr	r3, [r3, #0]
}
 8001820:	4618      	mov	r0, r3
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	200003b0 	.word	0x200003b0

08001830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <__NVIC_SetPriorityGrouping+0x44>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001846:	68ba      	ldr	r2, [r7, #8]
 8001848:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800184c:	4013      	ands	r3, r2
 800184e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001858:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800185c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001862:	4a04      	ldr	r2, [pc, #16]	; (8001874 <__NVIC_SetPriorityGrouping+0x44>)
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	60d3      	str	r3, [r2, #12]
}
 8001868:	bf00      	nop
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800187c:	4b04      	ldr	r3, [pc, #16]	; (8001890 <__NVIC_GetPriorityGrouping+0x18>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	0a1b      	lsrs	r3, r3, #8
 8001882:	f003 0307 	and.w	r3, r3, #7
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	db0b      	blt.n	80018be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	f003 021f 	and.w	r2, r3, #31
 80018ac:	4907      	ldr	r1, [pc, #28]	; (80018cc <__NVIC_EnableIRQ+0x38>)
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	095b      	lsrs	r3, r3, #5
 80018b4:	2001      	movs	r0, #1
 80018b6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	e000e100 	.word	0xe000e100

080018d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	6039      	str	r1, [r7, #0]
 80018da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	db0a      	blt.n	80018fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	490c      	ldr	r1, [pc, #48]	; (800191c <__NVIC_SetPriority+0x4c>)
 80018ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ee:	0112      	lsls	r2, r2, #4
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	440b      	add	r3, r1
 80018f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f8:	e00a      	b.n	8001910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	4908      	ldr	r1, [pc, #32]	; (8001920 <__NVIC_SetPriority+0x50>)
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	f003 030f 	and.w	r3, r3, #15
 8001906:	3b04      	subs	r3, #4
 8001908:	0112      	lsls	r2, r2, #4
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	440b      	add	r3, r1
 800190e:	761a      	strb	r2, [r3, #24]
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000e100 	.word	0xe000e100
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001924:	b480      	push	{r7}
 8001926:	b089      	sub	sp, #36	; 0x24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f1c3 0307 	rsb	r3, r3, #7
 800193e:	2b04      	cmp	r3, #4
 8001940:	bf28      	it	cs
 8001942:	2304      	movcs	r3, #4
 8001944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	3304      	adds	r3, #4
 800194a:	2b06      	cmp	r3, #6
 800194c:	d902      	bls.n	8001954 <NVIC_EncodePriority+0x30>
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	3b03      	subs	r3, #3
 8001952:	e000      	b.n	8001956 <NVIC_EncodePriority+0x32>
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001958:	f04f 32ff 	mov.w	r2, #4294967295
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	43da      	mvns	r2, r3
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	401a      	ands	r2, r3
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800196c:	f04f 31ff 	mov.w	r1, #4294967295
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	fa01 f303 	lsl.w	r3, r1, r3
 8001976:	43d9      	mvns	r1, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	4313      	orrs	r3, r2
         );
}
 800197e:	4618      	mov	r0, r3
 8001980:	3724      	adds	r7, #36	; 0x24
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3b01      	subs	r3, #1
 8001998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800199c:	d301      	bcc.n	80019a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800199e:	2301      	movs	r3, #1
 80019a0:	e00f      	b.n	80019c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a2:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <SysTick_Config+0x40>)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019aa:	210f      	movs	r1, #15
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	f7ff ff8e 	bl	80018d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <SysTick_Config+0x40>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ba:	4b04      	ldr	r3, [pc, #16]	; (80019cc <SysTick_Config+0x40>)
 80019bc:	2207      	movs	r2, #7
 80019be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	e000e010 	.word	0xe000e010

080019d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f7ff ff29 	bl	8001830 <__NVIC_SetPriorityGrouping>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	4603      	mov	r3, r0
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f8:	f7ff ff3e 	bl	8001878 <__NVIC_GetPriorityGrouping>
 80019fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	68b9      	ldr	r1, [r7, #8]
 8001a02:	6978      	ldr	r0, [r7, #20]
 8001a04:	f7ff ff8e 	bl	8001924 <NVIC_EncodePriority>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff5d 	bl	80018d0 <__NVIC_SetPriority>
}
 8001a16:	bf00      	nop
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff ff31 	bl	8001894 <__NVIC_EnableIRQ>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b082      	sub	sp, #8
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff ffa2 	bl	800198c <SysTick_Config>
 8001a48:	4603      	mov	r3, r0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d008      	beq.n	8001a76 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2204      	movs	r2, #4
 8001a68:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e020      	b.n	8001ab8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 020e 	bic.w	r2, r2, #14
 8001a84:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 0201 	bic.w	r2, r2, #1
 8001a94:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001acc:	2300      	movs	r3, #0
 8001ace:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d005      	beq.n	8001ae6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2204      	movs	r2, #4
 8001ade:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	73fb      	strb	r3, [r7, #15]
 8001ae4:	e027      	b.n	8001b36 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f022 020e 	bic.w	r2, r2, #14
 8001af4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f022 0201 	bic.w	r2, r2, #1
 8001b04:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b0e:	2101      	movs	r1, #1
 8001b10:	fa01 f202 	lsl.w	r2, r1, r2
 8001b14:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	4798      	blx	r3
    } 
  }
  return status;
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b087      	sub	sp, #28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b4e:	e154      	b.n	8001dfa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	2101      	movs	r1, #1
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8146 	beq.w	8001df4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d005      	beq.n	8001b80 <HAL_GPIO_Init+0x40>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d130      	bne.n	8001be2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	68da      	ldr	r2, [r3, #12]
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	f003 0201 	and.w	r2, r3, #1
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d017      	beq.n	8001c1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	2203      	movs	r2, #3
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d123      	bne.n	8001c72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	08da      	lsrs	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3208      	adds	r2, #8
 8001c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	220f      	movs	r2, #15
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	691a      	ldr	r2, [r3, #16]
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	08da      	lsrs	r2, r3, #3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3208      	adds	r2, #8
 8001c6c:	6939      	ldr	r1, [r7, #16]
 8001c6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f003 0203 	and.w	r2, r3, #3
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 80a0 	beq.w	8001df4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb4:	4b58      	ldr	r3, [pc, #352]	; (8001e18 <HAL_GPIO_Init+0x2d8>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	4a57      	ldr	r2, [pc, #348]	; (8001e18 <HAL_GPIO_Init+0x2d8>)
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	6193      	str	r3, [r2, #24]
 8001cc0:	4b55      	ldr	r3, [pc, #340]	; (8001e18 <HAL_GPIO_Init+0x2d8>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ccc:	4a53      	ldr	r2, [pc, #332]	; (8001e1c <HAL_GPIO_Init+0x2dc>)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	089b      	lsrs	r3, r3, #2
 8001cd2:	3302      	adds	r3, #2
 8001cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	f003 0303 	and.w	r3, r3, #3
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	220f      	movs	r2, #15
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001cf6:	d019      	beq.n	8001d2c <HAL_GPIO_Init+0x1ec>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a49      	ldr	r2, [pc, #292]	; (8001e20 <HAL_GPIO_Init+0x2e0>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d013      	beq.n	8001d28 <HAL_GPIO_Init+0x1e8>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a48      	ldr	r2, [pc, #288]	; (8001e24 <HAL_GPIO_Init+0x2e4>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d00d      	beq.n	8001d24 <HAL_GPIO_Init+0x1e4>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a47      	ldr	r2, [pc, #284]	; (8001e28 <HAL_GPIO_Init+0x2e8>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d007      	beq.n	8001d20 <HAL_GPIO_Init+0x1e0>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a46      	ldr	r2, [pc, #280]	; (8001e2c <HAL_GPIO_Init+0x2ec>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d101      	bne.n	8001d1c <HAL_GPIO_Init+0x1dc>
 8001d18:	2304      	movs	r3, #4
 8001d1a:	e008      	b.n	8001d2e <HAL_GPIO_Init+0x1ee>
 8001d1c:	2305      	movs	r3, #5
 8001d1e:	e006      	b.n	8001d2e <HAL_GPIO_Init+0x1ee>
 8001d20:	2303      	movs	r3, #3
 8001d22:	e004      	b.n	8001d2e <HAL_GPIO_Init+0x1ee>
 8001d24:	2302      	movs	r3, #2
 8001d26:	e002      	b.n	8001d2e <HAL_GPIO_Init+0x1ee>
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e000      	b.n	8001d2e <HAL_GPIO_Init+0x1ee>
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	f002 0203 	and.w	r2, r2, #3
 8001d34:	0092      	lsls	r2, r2, #2
 8001d36:	4093      	lsls	r3, r2
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d3e:	4937      	ldr	r1, [pc, #220]	; (8001e1c <HAL_GPIO_Init+0x2dc>)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	089b      	lsrs	r3, r3, #2
 8001d44:	3302      	adds	r3, #2
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d4c:	4b38      	ldr	r3, [pc, #224]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d70:	4a2f      	ldr	r2, [pc, #188]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d76:	4b2e      	ldr	r3, [pc, #184]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d9a:	4a25      	ldr	r2, [pc, #148]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001da0:	4b23      	ldr	r3, [pc, #140]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	43db      	mvns	r3, r3
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	4013      	ands	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d003      	beq.n	8001dc4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001dc4:	4a1a      	ldr	r2, [pc, #104]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dca:	4b19      	ldr	r3, [pc, #100]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001dee:	4a10      	ldr	r2, [pc, #64]	; (8001e30 <HAL_GPIO_Init+0x2f0>)
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	3301      	adds	r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	fa22 f303 	lsr.w	r3, r2, r3
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	f47f aea3 	bne.w	8001b50 <HAL_GPIO_Init+0x10>
  }
}
 8001e0a:	bf00      	nop
 8001e0c:	bf00      	nop
 8001e0e:	371c      	adds	r7, #28
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	48000400 	.word	0x48000400
 8001e24:	48000800 	.word	0x48000800
 8001e28:	48000c00 	.word	0x48000c00
 8001e2c:	48001000 	.word	0x48001000
 8001e30:	40010400 	.word	0x40010400

08001e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]
 8001e40:	4613      	mov	r3, r2
 8001e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e44:	787b      	ldrb	r3, [r7, #1]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e4a:	887a      	ldrh	r2, [r7, #2]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e50:	e002      	b.n	8001e58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e52:	887a      	ldrh	r2, [r7, #2]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e70:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e74:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d102      	bne.n	8001e8a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	f001 b823 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 817d 	beq.w	800219a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ea0:	4bbc      	ldr	r3, [pc, #752]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 030c 	and.w	r3, r3, #12
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d00c      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001eac:	4bb9      	ldr	r3, [pc, #740]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 030c 	and.w	r3, r3, #12
 8001eb4:	2b08      	cmp	r3, #8
 8001eb6:	d15c      	bne.n	8001f72 <HAL_RCC_OscConfig+0x10e>
 8001eb8:	4bb6      	ldr	r3, [pc, #728]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ec4:	d155      	bne.n	8001f72 <HAL_RCC_OscConfig+0x10e>
 8001ec6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001eca:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ece:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001ed2:	fa93 f3a3 	rbit	r3, r3
 8001ed6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001eda:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ede:	fab3 f383 	clz	r3, r3
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	095b      	lsrs	r3, r3, #5
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d102      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x94>
 8001ef2:	4ba8      	ldr	r3, [pc, #672]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	e015      	b.n	8001f24 <HAL_RCC_OscConfig+0xc0>
 8001ef8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001efc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f00:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001f04:	fa93 f3a3 	rbit	r3, r3
 8001f08:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001f0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f10:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001f14:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001f18:	fa93 f3a3 	rbit	r3, r3
 8001f1c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001f20:	4b9c      	ldr	r3, [pc, #624]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f24:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f28:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001f2c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001f30:	fa92 f2a2 	rbit	r2, r2
 8001f34:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001f38:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001f3c:	fab2 f282 	clz	r2, r2
 8001f40:	b2d2      	uxtb	r2, r2
 8001f42:	f042 0220 	orr.w	r2, r2, #32
 8001f46:	b2d2      	uxtb	r2, r2
 8001f48:	f002 021f 	and.w	r2, r2, #31
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f52:	4013      	ands	r3, r2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 811f 	beq.w	8002198 <HAL_RCC_OscConfig+0x334>
 8001f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f040 8116 	bne.w	8002198 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	f000 bfaf 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f82:	d106      	bne.n	8001f92 <HAL_RCC_OscConfig+0x12e>
 8001f84:	4b83      	ldr	r3, [pc, #524]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a82      	ldr	r2, [pc, #520]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001f8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	e036      	b.n	8002000 <HAL_RCC_OscConfig+0x19c>
 8001f92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d10c      	bne.n	8001fbc <HAL_RCC_OscConfig+0x158>
 8001fa2:	4b7c      	ldr	r3, [pc, #496]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a7b      	ldr	r2, [pc, #492]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fac:	6013      	str	r3, [r2, #0]
 8001fae:	4b79      	ldr	r3, [pc, #484]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a78      	ldr	r2, [pc, #480]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fb8:	6013      	str	r3, [r2, #0]
 8001fba:	e021      	b.n	8002000 <HAL_RCC_OscConfig+0x19c>
 8001fbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fc0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x184>
 8001fce:	4b71      	ldr	r3, [pc, #452]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a70      	ldr	r2, [pc, #448]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	4b6e      	ldr	r3, [pc, #440]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a6d      	ldr	r2, [pc, #436]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	e00b      	b.n	8002000 <HAL_RCC_OscConfig+0x19c>
 8001fe8:	4b6a      	ldr	r3, [pc, #424]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a69      	ldr	r2, [pc, #420]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001fee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	4b67      	ldr	r3, [pc, #412]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a66      	ldr	r2, [pc, #408]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8001ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ffe:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002000:	4b64      	ldr	r3, [pc, #400]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8002002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002004:	f023 020f 	bic.w	r2, r3, #15
 8002008:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800200c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	495f      	ldr	r1, [pc, #380]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8002016:	4313      	orrs	r3, r2
 8002018:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800201a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800201e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d059      	beq.n	80020de <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202a:	f7ff fbf5 	bl	8001818 <HAL_GetTick>
 800202e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002032:	e00a      	b.n	800204a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002034:	f7ff fbf0 	bl	8001818 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b64      	cmp	r3, #100	; 0x64
 8002042:	d902      	bls.n	800204a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	f000 bf43 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
 800204a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800204e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002052:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002056:	fa93 f3a3 	rbit	r3, r3
 800205a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800205e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	fab3 f383 	clz	r3, r3
 8002066:	b2db      	uxtb	r3, r3
 8002068:	095b      	lsrs	r3, r3, #5
 800206a:	b2db      	uxtb	r3, r3
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b01      	cmp	r3, #1
 8002074:	d102      	bne.n	800207c <HAL_RCC_OscConfig+0x218>
 8002076:	4b47      	ldr	r3, [pc, #284]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	e015      	b.n	80020a8 <HAL_RCC_OscConfig+0x244>
 800207c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002080:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002088:	fa93 f3a3 	rbit	r3, r3
 800208c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002090:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002094:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002098:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800209c:	fa93 f3a3 	rbit	r3, r3
 80020a0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80020a4:	4b3b      	ldr	r3, [pc, #236]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 80020a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020ac:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80020b0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80020b4:	fa92 f2a2 	rbit	r2, r2
 80020b8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80020bc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80020c0:	fab2 f282 	clz	r2, r2
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	f042 0220 	orr.w	r2, r2, #32
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	f002 021f 	and.w	r2, r2, #31
 80020d0:	2101      	movs	r1, #1
 80020d2:	fa01 f202 	lsl.w	r2, r1, r2
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d0ab      	beq.n	8002034 <HAL_RCC_OscConfig+0x1d0>
 80020dc:	e05d      	b.n	800219a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020de:	f7ff fb9b 	bl	8001818 <HAL_GetTick>
 80020e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020e6:	e00a      	b.n	80020fe <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020e8:	f7ff fb96 	bl	8001818 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b64      	cmp	r3, #100	; 0x64
 80020f6:	d902      	bls.n	80020fe <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	f000 bee9 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
 80020fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002102:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002106:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800210a:	fa93 f3a3 	rbit	r3, r3
 800210e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002112:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002116:	fab3 f383 	clz	r3, r3
 800211a:	b2db      	uxtb	r3, r3
 800211c:	095b      	lsrs	r3, r3, #5
 800211e:	b2db      	uxtb	r3, r3
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	b2db      	uxtb	r3, r3
 8002126:	2b01      	cmp	r3, #1
 8002128:	d102      	bne.n	8002130 <HAL_RCC_OscConfig+0x2cc>
 800212a:	4b1a      	ldr	r3, [pc, #104]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	e015      	b.n	800215c <HAL_RCC_OscConfig+0x2f8>
 8002130:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002134:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002138:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800213c:	fa93 f3a3 	rbit	r3, r3
 8002140:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002144:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002148:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800214c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002150:	fa93 f3a3 	rbit	r3, r3
 8002154:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002158:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <HAL_RCC_OscConfig+0x330>)
 800215a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002160:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002164:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002168:	fa92 f2a2 	rbit	r2, r2
 800216c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002170:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002174:	fab2 f282 	clz	r2, r2
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	f042 0220 	orr.w	r2, r2, #32
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	f002 021f 	and.w	r2, r2, #31
 8002184:	2101      	movs	r1, #1
 8002186:	fa01 f202 	lsl.w	r2, r1, r2
 800218a:	4013      	ands	r3, r2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1ab      	bne.n	80020e8 <HAL_RCC_OscConfig+0x284>
 8002190:	e003      	b.n	800219a <HAL_RCC_OscConfig+0x336>
 8002192:	bf00      	nop
 8002194:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800219a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800219e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 817d 	beq.w	80024aa <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021b0:	4ba6      	ldr	r3, [pc, #664]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 030c 	and.w	r3, r3, #12
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d00b      	beq.n	80021d4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021bc:	4ba3      	ldr	r3, [pc, #652]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 030c 	and.w	r3, r3, #12
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d172      	bne.n	80022ae <HAL_RCC_OscConfig+0x44a>
 80021c8:	4ba0      	ldr	r3, [pc, #640]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d16c      	bne.n	80022ae <HAL_RCC_OscConfig+0x44a>
 80021d4:	2302      	movs	r3, #2
 80021d6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021da:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80021de:	fa93 f3a3 	rbit	r3, r3
 80021e2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80021e6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ea:	fab3 f383 	clz	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	095b      	lsrs	r3, r3, #5
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d102      	bne.n	8002204 <HAL_RCC_OscConfig+0x3a0>
 80021fe:	4b93      	ldr	r3, [pc, #588]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	e013      	b.n	800222c <HAL_RCC_OscConfig+0x3c8>
 8002204:	2302      	movs	r3, #2
 8002206:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800220e:	fa93 f3a3 	rbit	r3, r3
 8002212:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002216:	2302      	movs	r3, #2
 8002218:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800221c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002220:	fa93 f3a3 	rbit	r3, r3
 8002224:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002228:	4b88      	ldr	r3, [pc, #544]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	2202      	movs	r2, #2
 800222e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002232:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002236:	fa92 f2a2 	rbit	r2, r2
 800223a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800223e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002242:	fab2 f282 	clz	r2, r2
 8002246:	b2d2      	uxtb	r2, r2
 8002248:	f042 0220 	orr.w	r2, r2, #32
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	f002 021f 	and.w	r2, r2, #31
 8002252:	2101      	movs	r1, #1
 8002254:	fa01 f202 	lsl.w	r2, r1, r2
 8002258:	4013      	ands	r3, r2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00a      	beq.n	8002274 <HAL_RCC_OscConfig+0x410>
 800225e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002262:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d002      	beq.n	8002274 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	f000 be2e 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002274:	4b75      	ldr	r3, [pc, #468]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800227c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002280:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	695b      	ldr	r3, [r3, #20]
 8002288:	21f8      	movs	r1, #248	; 0xf8
 800228a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002292:	fa91 f1a1 	rbit	r1, r1
 8002296:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800229a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800229e:	fab1 f181 	clz	r1, r1
 80022a2:	b2c9      	uxtb	r1, r1
 80022a4:	408b      	lsls	r3, r1
 80022a6:	4969      	ldr	r1, [pc, #420]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ac:	e0fd      	b.n	80024aa <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f000 8088 	beq.w	80023d0 <HAL_RCC_OscConfig+0x56c>
 80022c0:	2301      	movs	r3, #1
 80022c2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80022ca:	fa93 f3a3 	rbit	r3, r3
 80022ce:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80022d2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022d6:	fab3 f383 	clz	r3, r3
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80022e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	461a      	mov	r2, r3
 80022e8:	2301      	movs	r3, #1
 80022ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ec:	f7ff fa94 	bl	8001818 <HAL_GetTick>
 80022f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f4:	e00a      	b.n	800230c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022f6:	f7ff fa8f 	bl	8001818 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d902      	bls.n	800230c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	f000 bde2 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
 800230c:	2302      	movs	r3, #2
 800230e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002312:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002316:	fa93 f3a3 	rbit	r3, r3
 800231a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800231e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002322:	fab3 f383 	clz	r3, r3
 8002326:	b2db      	uxtb	r3, r3
 8002328:	095b      	lsrs	r3, r3, #5
 800232a:	b2db      	uxtb	r3, r3
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b01      	cmp	r3, #1
 8002334:	d102      	bne.n	800233c <HAL_RCC_OscConfig+0x4d8>
 8002336:	4b45      	ldr	r3, [pc, #276]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	e013      	b.n	8002364 <HAL_RCC_OscConfig+0x500>
 800233c:	2302      	movs	r3, #2
 800233e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002342:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002346:	fa93 f3a3 	rbit	r3, r3
 800234a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800234e:	2302      	movs	r3, #2
 8002350:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002354:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002358:	fa93 f3a3 	rbit	r3, r3
 800235c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002360:	4b3a      	ldr	r3, [pc, #232]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	2202      	movs	r2, #2
 8002366:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800236a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800236e:	fa92 f2a2 	rbit	r2, r2
 8002372:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002376:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800237a:	fab2 f282 	clz	r2, r2
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	f042 0220 	orr.w	r2, r2, #32
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	f002 021f 	and.w	r2, r2, #31
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	4013      	ands	r3, r2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0af      	beq.n	80022f6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002396:	4b2d      	ldr	r3, [pc, #180]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800239e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	21f8      	movs	r1, #248	; 0xf8
 80023ac:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80023b4:	fa91 f1a1 	rbit	r1, r1
 80023b8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80023bc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80023c0:	fab1 f181 	clz	r1, r1
 80023c4:	b2c9      	uxtb	r1, r1
 80023c6:	408b      	lsls	r3, r1
 80023c8:	4920      	ldr	r1, [pc, #128]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	600b      	str	r3, [r1, #0]
 80023ce:	e06c      	b.n	80024aa <HAL_RCC_OscConfig+0x646>
 80023d0:	2301      	movs	r3, #1
 80023d2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80023da:	fa93 f3a3 	rbit	r3, r3
 80023de:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80023e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023e6:	fab3 f383 	clz	r3, r3
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80023f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	461a      	mov	r2, r3
 80023f8:	2300      	movs	r3, #0
 80023fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fc:	f7ff fa0c 	bl	8001818 <HAL_GetTick>
 8002400:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002404:	e00a      	b.n	800241c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002406:	f7ff fa07 	bl	8001818 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d902      	bls.n	800241c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	f000 bd5a 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
 800241c:	2302      	movs	r3, #2
 800241e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800242e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002432:	fab3 f383 	clz	r3, r3
 8002436:	b2db      	uxtb	r3, r3
 8002438:	095b      	lsrs	r3, r3, #5
 800243a:	b2db      	uxtb	r3, r3
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b01      	cmp	r3, #1
 8002444:	d104      	bne.n	8002450 <HAL_RCC_OscConfig+0x5ec>
 8002446:	4b01      	ldr	r3, [pc, #4]	; (800244c <HAL_RCC_OscConfig+0x5e8>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	e015      	b.n	8002478 <HAL_RCC_OscConfig+0x614>
 800244c:	40021000 	.word	0x40021000
 8002450:	2302      	movs	r3, #2
 8002452:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002456:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800245a:	fa93 f3a3 	rbit	r3, r3
 800245e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002462:	2302      	movs	r3, #2
 8002464:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002468:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002474:	4bc8      	ldr	r3, [pc, #800]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 8002476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002478:	2202      	movs	r2, #2
 800247a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800247e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002482:	fa92 f2a2 	rbit	r2, r2
 8002486:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800248a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800248e:	fab2 f282 	clz	r2, r2
 8002492:	b2d2      	uxtb	r2, r2
 8002494:	f042 0220 	orr.w	r2, r2, #32
 8002498:	b2d2      	uxtb	r2, r2
 800249a:	f002 021f 	and.w	r2, r2, #31
 800249e:	2101      	movs	r1, #1
 80024a0:	fa01 f202 	lsl.w	r2, r1, r2
 80024a4:	4013      	ands	r3, r2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1ad      	bne.n	8002406 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f000 8110 	beq.w	80026e0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d079      	beq.n	80025c4 <HAL_RCC_OscConfig+0x760>
 80024d0:	2301      	movs	r3, #1
 80024d2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80024da:	fa93 f3a3 	rbit	r3, r3
 80024de:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80024e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024e6:	fab3 f383 	clz	r3, r3
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	461a      	mov	r2, r3
 80024ee:	4bab      	ldr	r3, [pc, #684]	; (800279c <HAL_RCC_OscConfig+0x938>)
 80024f0:	4413      	add	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	461a      	mov	r2, r3
 80024f6:	2301      	movs	r3, #1
 80024f8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024fa:	f7ff f98d 	bl	8001818 <HAL_GetTick>
 80024fe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002502:	e00a      	b.n	800251a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002504:	f7ff f988 	bl	8001818 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d902      	bls.n	800251a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	f000 bcdb 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
 800251a:	2302      	movs	r3, #2
 800251c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002520:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002524:	fa93 f3a3 	rbit	r3, r3
 8002528:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800252c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002530:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002534:	2202      	movs	r2, #2
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800253c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	fa93 f2a3 	rbit	r2, r3
 8002546:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800254a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002554:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002558:	2202      	movs	r2, #2
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002560:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	fa93 f2a3 	rbit	r2, r3
 800256a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800256e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002572:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002574:	4b88      	ldr	r3, [pc, #544]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 8002576:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800257c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002580:	2102      	movs	r1, #2
 8002582:	6019      	str	r1, [r3, #0]
 8002584:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002588:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	fa93 f1a3 	rbit	r1, r3
 8002592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002596:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800259a:	6019      	str	r1, [r3, #0]
  return result;
 800259c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025a0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	f003 031f 	and.w	r3, r3, #31
 80025b6:	2101      	movs	r1, #1
 80025b8:	fa01 f303 	lsl.w	r3, r1, r3
 80025bc:	4013      	ands	r3, r2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0a0      	beq.n	8002504 <HAL_RCC_OscConfig+0x6a0>
 80025c2:	e08d      	b.n	80026e0 <HAL_RCC_OscConfig+0x87c>
 80025c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025c8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80025cc:	2201      	movs	r2, #1
 80025ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025d4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	fa93 f2a3 	rbit	r2, r3
 80025de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80025e6:	601a      	str	r2, [r3, #0]
  return result;
 80025e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ec:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80025f0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b68      	ldr	r3, [pc, #416]	; (800279c <HAL_RCC_OscConfig+0x938>)
 80025fc:	4413      	add	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	461a      	mov	r2, r3
 8002602:	2300      	movs	r3, #0
 8002604:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002606:	f7ff f907 	bl	8001818 <HAL_GetTick>
 800260a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800260e:	e00a      	b.n	8002626 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002610:	f7ff f902 	bl	8001818 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d902      	bls.n	8002626 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	f000 bc55 	b.w	8002ed0 <HAL_RCC_OscConfig+0x106c>
 8002626:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800262a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800262e:	2202      	movs	r2, #2
 8002630:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002636:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	fa93 f2a3 	rbit	r2, r3
 8002640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002644:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800264e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002652:	2202      	movs	r2, #2
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800265a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	fa93 f2a3 	rbit	r2, r3
 8002664:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002668:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002672:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002676:	2202      	movs	r2, #2
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800267e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	fa93 f2a3 	rbit	r2, r3
 8002688:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002690:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002692:	4b41      	ldr	r3, [pc, #260]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 8002694:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002696:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800269a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800269e:	2102      	movs	r1, #2
 80026a0:	6019      	str	r1, [r3, #0]
 80026a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026a6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	fa93 f1a3 	rbit	r1, r3
 80026b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026b4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80026b8:	6019      	str	r1, [r3, #0]
  return result;
 80026ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026be:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	fab3 f383 	clz	r3, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	f003 031f 	and.w	r3, r3, #31
 80026d4:	2101      	movs	r1, #1
 80026d6:	fa01 f303 	lsl.w	r3, r1, r3
 80026da:	4013      	ands	r3, r2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d197      	bne.n	8002610 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 81a1 	beq.w	8002a38 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026f6:	2300      	movs	r3, #0
 80026f8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026fc:	4b26      	ldr	r3, [pc, #152]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d116      	bne.n	8002736 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002708:	4b23      	ldr	r3, [pc, #140]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	4a22      	ldr	r2, [pc, #136]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 800270e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002712:	61d3      	str	r3, [r2, #28]
 8002714:	4b20      	ldr	r3, [pc, #128]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 8002716:	69db      	ldr	r3, [r3, #28]
 8002718:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800271c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002720:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800272a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800272e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002730:	2301      	movs	r3, #1
 8002732:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002736:	4b1a      	ldr	r3, [pc, #104]	; (80027a0 <HAL_RCC_OscConfig+0x93c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800273e:	2b00      	cmp	r3, #0
 8002740:	d11a      	bne.n	8002778 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002742:	4b17      	ldr	r3, [pc, #92]	; (80027a0 <HAL_RCC_OscConfig+0x93c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a16      	ldr	r2, [pc, #88]	; (80027a0 <HAL_RCC_OscConfig+0x93c>)
 8002748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800274c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800274e:	f7ff f863 	bl	8001818 <HAL_GetTick>
 8002752:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002756:	e009      	b.n	800276c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002758:	f7ff f85e 	bl	8001818 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b64      	cmp	r3, #100	; 0x64
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e3b1      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800276c:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <HAL_RCC_OscConfig+0x93c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0ef      	beq.n	8002758 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002778:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800277c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d10d      	bne.n	80027a4 <HAL_RCC_OscConfig+0x940>
 8002788:	4b03      	ldr	r3, [pc, #12]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	4a02      	ldr	r2, [pc, #8]	; (8002798 <HAL_RCC_OscConfig+0x934>)
 800278e:	f043 0301 	orr.w	r3, r3, #1
 8002792:	6213      	str	r3, [r2, #32]
 8002794:	e03c      	b.n	8002810 <HAL_RCC_OscConfig+0x9ac>
 8002796:	bf00      	nop
 8002798:	40021000 	.word	0x40021000
 800279c:	10908120 	.word	0x10908120
 80027a0:	40007000 	.word	0x40007000
 80027a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10c      	bne.n	80027ce <HAL_RCC_OscConfig+0x96a>
 80027b4:	4bc1      	ldr	r3, [pc, #772]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	4ac0      	ldr	r2, [pc, #768]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027ba:	f023 0301 	bic.w	r3, r3, #1
 80027be:	6213      	str	r3, [r2, #32]
 80027c0:	4bbe      	ldr	r3, [pc, #760]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	4abd      	ldr	r2, [pc, #756]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027c6:	f023 0304 	bic.w	r3, r3, #4
 80027ca:	6213      	str	r3, [r2, #32]
 80027cc:	e020      	b.n	8002810 <HAL_RCC_OscConfig+0x9ac>
 80027ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	2b05      	cmp	r3, #5
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x994>
 80027de:	4bb7      	ldr	r3, [pc, #732]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	4ab6      	ldr	r2, [pc, #728]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027e4:	f043 0304 	orr.w	r3, r3, #4
 80027e8:	6213      	str	r3, [r2, #32]
 80027ea:	4bb4      	ldr	r3, [pc, #720]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	4ab3      	ldr	r2, [pc, #716]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027f0:	f043 0301 	orr.w	r3, r3, #1
 80027f4:	6213      	str	r3, [r2, #32]
 80027f6:	e00b      	b.n	8002810 <HAL_RCC_OscConfig+0x9ac>
 80027f8:	4bb0      	ldr	r3, [pc, #704]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	4aaf      	ldr	r2, [pc, #700]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80027fe:	f023 0301 	bic.w	r3, r3, #1
 8002802:	6213      	str	r3, [r2, #32]
 8002804:	4bad      	ldr	r3, [pc, #692]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4aac      	ldr	r2, [pc, #688]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 800280a:	f023 0304 	bic.w	r3, r3, #4
 800280e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002810:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002814:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 8081 	beq.w	8002924 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002822:	f7fe fff9 	bl	8001818 <HAL_GetTick>
 8002826:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800282a:	e00b      	b.n	8002844 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800282c:	f7fe fff4 	bl	8001818 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	f241 3288 	movw	r2, #5000	; 0x1388
 800283c:	4293      	cmp	r3, r2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e345      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
 8002844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002848:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800284c:	2202      	movs	r2, #2
 800284e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002854:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	fa93 f2a3 	rbit	r2, r3
 800285e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002862:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800286c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002870:	2202      	movs	r2, #2
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002878:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	fa93 f2a3 	rbit	r2, r3
 8002882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002886:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800288a:	601a      	str	r2, [r3, #0]
  return result;
 800288c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002890:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002894:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002896:	fab3 f383 	clz	r3, r3
 800289a:	b2db      	uxtb	r3, r3
 800289c:	095b      	lsrs	r3, r3, #5
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	f043 0302 	orr.w	r3, r3, #2
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d102      	bne.n	80028b0 <HAL_RCC_OscConfig+0xa4c>
 80028aa:	4b84      	ldr	r3, [pc, #528]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	e013      	b.n	80028d8 <HAL_RCC_OscConfig+0xa74>
 80028b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028b4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80028b8:	2202      	movs	r2, #2
 80028ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028c0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	fa93 f2a3 	rbit	r2, r3
 80028ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028ce:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	4b79      	ldr	r3, [pc, #484]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80028d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028dc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80028e0:	2102      	movs	r1, #2
 80028e2:	6011      	str	r1, [r2, #0]
 80028e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028e8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	fa92 f1a2 	rbit	r1, r2
 80028f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028f6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80028fa:	6011      	str	r1, [r2, #0]
  return result;
 80028fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002900:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	fab2 f282 	clz	r2, r2
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	f002 021f 	and.w	r2, r2, #31
 8002916:	2101      	movs	r1, #1
 8002918:	fa01 f202 	lsl.w	r2, r1, r2
 800291c:	4013      	ands	r3, r2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d084      	beq.n	800282c <HAL_RCC_OscConfig+0x9c8>
 8002922:	e07f      	b.n	8002a24 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002924:	f7fe ff78 	bl	8001818 <HAL_GetTick>
 8002928:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800292c:	e00b      	b.n	8002946 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800292e:	f7fe ff73 	bl	8001818 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	f241 3288 	movw	r2, #5000	; 0x1388
 800293e:	4293      	cmp	r3, r2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e2c4      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
 8002946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800294a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800294e:	2202      	movs	r2, #2
 8002950:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002952:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002956:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	fa93 f2a3 	rbit	r2, r3
 8002960:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002964:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800296e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002972:	2202      	movs	r2, #2
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800297a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	fa93 f2a3 	rbit	r2, r3
 8002984:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002988:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800298c:	601a      	str	r2, [r3, #0]
  return result;
 800298e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002992:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002996:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002998:	fab3 f383 	clz	r3, r3
 800299c:	b2db      	uxtb	r3, r3
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	f043 0302 	orr.w	r3, r3, #2
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d102      	bne.n	80029b2 <HAL_RCC_OscConfig+0xb4e>
 80029ac:	4b43      	ldr	r3, [pc, #268]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	e013      	b.n	80029da <HAL_RCC_OscConfig+0xb76>
 80029b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029b6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80029ba:	2202      	movs	r2, #2
 80029bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029c2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	fa93 f2a3 	rbit	r2, r3
 80029cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029d0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	4b39      	ldr	r3, [pc, #228]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 80029d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80029de:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80029e2:	2102      	movs	r1, #2
 80029e4:	6011      	str	r1, [r2, #0]
 80029e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80029ea:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	fa92 f1a2 	rbit	r1, r2
 80029f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80029f8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80029fc:	6011      	str	r1, [r2, #0]
  return result;
 80029fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a02:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	fab2 f282 	clz	r2, r2
 8002a0c:	b2d2      	uxtb	r2, r2
 8002a0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a12:	b2d2      	uxtb	r2, r2
 8002a14:	f002 021f 	and.w	r2, r2, #31
 8002a18:	2101      	movs	r1, #1
 8002a1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d184      	bne.n	800292e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a24:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d105      	bne.n	8002a38 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a2c:	4b23      	ldr	r3, [pc, #140]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 8002a2e:	69db      	ldr	r3, [r3, #28]
 8002a30:	4a22      	ldr	r2, [pc, #136]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 8002a32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a36:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	69db      	ldr	r3, [r3, #28]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 8242 	beq.w	8002ece <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a4a:	4b1c      	ldr	r3, [pc, #112]	; (8002abc <HAL_RCC_OscConfig+0xc58>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 030c 	and.w	r3, r3, #12
 8002a52:	2b08      	cmp	r3, #8
 8002a54:	f000 8213 	beq.w	8002e7e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a5c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	f040 8162 	bne.w	8002d2e <HAL_RCC_OscConfig+0xeca>
 8002a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a6e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002a72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a7c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	fa93 f2a3 	rbit	r2, r3
 8002a86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a8a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002a8e:	601a      	str	r2, [r3, #0]
  return result;
 8002a90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a94:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002a98:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9a:	fab3 f383 	clz	r3, r3
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002aa4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	461a      	mov	r2, r3
 8002aac:	2300      	movs	r3, #0
 8002aae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab0:	f7fe feb2 	bl	8001818 <HAL_GetTick>
 8002ab4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab8:	e00c      	b.n	8002ad4 <HAL_RCC_OscConfig+0xc70>
 8002aba:	bf00      	nop
 8002abc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac0:	f7fe feaa 	bl	8001818 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e1fd      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
 8002ad4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ad8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002adc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ae0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ae6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	fa93 f2a3 	rbit	r2, r3
 8002af0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002af4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002af8:	601a      	str	r2, [r3, #0]
  return result;
 8002afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002afe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002b02:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b04:	fab3 f383 	clz	r3, r3
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	095b      	lsrs	r3, r3, #5
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	f043 0301 	orr.w	r3, r3, #1
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d102      	bne.n	8002b1e <HAL_RCC_OscConfig+0xcba>
 8002b18:	4bb0      	ldr	r3, [pc, #704]	; (8002ddc <HAL_RCC_OscConfig+0xf78>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	e027      	b.n	8002b6e <HAL_RCC_OscConfig+0xd0a>
 8002b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b22:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002b26:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b30:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	fa93 f2a3 	rbit	r2, r3
 8002b3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b3e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b48:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002b4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b56:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	fa93 f2a3 	rbit	r2, r3
 8002b60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b64:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	4b9c      	ldr	r3, [pc, #624]	; (8002ddc <HAL_RCC_OscConfig+0xf78>)
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b72:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002b76:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002b7a:	6011      	str	r1, [r2, #0]
 8002b7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b80:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	fa92 f1a2 	rbit	r1, r2
 8002b8a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b8e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002b92:	6011      	str	r1, [r2, #0]
  return result;
 8002b94:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b98:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	fab2 f282 	clz	r2, r2
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	f042 0220 	orr.w	r2, r2, #32
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	f002 021f 	and.w	r2, r2, #31
 8002bae:	2101      	movs	r1, #1
 8002bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d182      	bne.n	8002ac0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bba:	4b88      	ldr	r3, [pc, #544]	; (8002ddc <HAL_RCC_OscConfig+0xf78>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	430b      	orrs	r3, r1
 8002bdc:	497f      	ldr	r1, [pc, #508]	; (8002ddc <HAL_RCC_OscConfig+0xf78>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	604b      	str	r3, [r1, #4]
 8002be2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002bea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002bee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	fa93 f2a3 	rbit	r2, r3
 8002bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c02:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002c06:	601a      	str	r2, [r3, #0]
  return result;
 8002c08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c0c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002c10:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c12:	fab3 f383 	clz	r3, r3
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	461a      	mov	r2, r3
 8002c24:	2301      	movs	r3, #1
 8002c26:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c28:	f7fe fdf6 	bl	8001818 <HAL_GetTick>
 8002c2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c30:	e009      	b.n	8002c46 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c32:	f7fe fdf1 	bl	8001818 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e144      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
 8002c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c4a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002c4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c58:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	fa93 f2a3 	rbit	r2, r3
 8002c62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c66:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002c6a:	601a      	str	r2, [r3, #0]
  return result;
 8002c6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c70:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002c74:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c76:	fab3 f383 	clz	r3, r3
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	095b      	lsrs	r3, r3, #5
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	f043 0301 	orr.w	r3, r3, #1
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d102      	bne.n	8002c90 <HAL_RCC_OscConfig+0xe2c>
 8002c8a:	4b54      	ldr	r3, [pc, #336]	; (8002ddc <HAL_RCC_OscConfig+0xf78>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	e027      	b.n	8002ce0 <HAL_RCC_OscConfig+0xe7c>
 8002c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c94:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002c98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	fa93 f2a3 	rbit	r2, r3
 8002cac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cba:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002cbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	fa93 f2a3 	rbit	r2, r3
 8002cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	4b3f      	ldr	r3, [pc, #252]	; (8002ddc <HAL_RCC_OscConfig+0xf78>)
 8002cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ce4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002ce8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002cec:	6011      	str	r1, [r2, #0]
 8002cee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002cf2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	fa92 f1a2 	rbit	r1, r2
 8002cfc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d00:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002d04:	6011      	str	r1, [r2, #0]
  return result;
 8002d06:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d0a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	fab2 f282 	clz	r2, r2
 8002d14:	b2d2      	uxtb	r2, r2
 8002d16:	f042 0220 	orr.w	r2, r2, #32
 8002d1a:	b2d2      	uxtb	r2, r2
 8002d1c:	f002 021f 	and.w	r2, r2, #31
 8002d20:	2101      	movs	r1, #1
 8002d22:	fa01 f202 	lsl.w	r2, r1, r2
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d082      	beq.n	8002c32 <HAL_RCC_OscConfig+0xdce>
 8002d2c:	e0cf      	b.n	8002ece <HAL_RCC_OscConfig+0x106a>
 8002d2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d32:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002d36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002d3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d40:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	fa93 f2a3 	rbit	r2, r3
 8002d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002d52:	601a      	str	r2, [r3, #0]
  return result;
 8002d54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d58:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002d5c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5e:	fab3 f383 	clz	r3, r3
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d68:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	461a      	mov	r2, r3
 8002d70:	2300      	movs	r3, #0
 8002d72:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d74:	f7fe fd50 	bl	8001818 <HAL_GetTick>
 8002d78:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d7c:	e009      	b.n	8002d92 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d7e:	f7fe fd4b 	bl	8001818 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e09e      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
 8002d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d96:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002d9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	fa93 f2a3 	rbit	r2, r3
 8002dae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002db6:	601a      	str	r2, [r3, #0]
  return result;
 8002db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dbc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002dc0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dc2:	fab3 f383 	clz	r3, r3
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	095b      	lsrs	r3, r3, #5
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d104      	bne.n	8002de0 <HAL_RCC_OscConfig+0xf7c>
 8002dd6:	4b01      	ldr	r3, [pc, #4]	; (8002ddc <HAL_RCC_OscConfig+0xf78>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	e029      	b.n	8002e30 <HAL_RCC_OscConfig+0xfcc>
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002de4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002de8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002dec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	fa93 f2a3 	rbit	r2, r3
 8002dfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e00:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e0a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002e0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e18:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	fa93 f2a3 	rbit	r2, r3
 8002e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e26:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	4b2b      	ldr	r3, [pc, #172]	; (8002edc <HAL_RCC_OscConfig+0x1078>)
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e30:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e34:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002e38:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002e3c:	6011      	str	r1, [r2, #0]
 8002e3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e42:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002e46:	6812      	ldr	r2, [r2, #0]
 8002e48:	fa92 f1a2 	rbit	r1, r2
 8002e4c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e50:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002e54:	6011      	str	r1, [r2, #0]
  return result;
 8002e56:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e5a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	fab2 f282 	clz	r2, r2
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	f042 0220 	orr.w	r2, r2, #32
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	f002 021f 	and.w	r2, r2, #31
 8002e70:	2101      	movs	r1, #1
 8002e72:	fa01 f202 	lsl.w	r2, r1, r2
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d180      	bne.n	8002d7e <HAL_RCC_OscConfig+0xf1a>
 8002e7c:	e027      	b.n	8002ece <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e01e      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e92:	4b12      	ldr	r3, [pc, #72]	; (8002edc <HAL_RCC_OscConfig+0x1078>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e9a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002e9e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d10b      	bne.n	8002eca <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002eb2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002eb6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ebe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d001      	beq.n	8002ece <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40021000 	.word	0x40021000

08002ee0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b09e      	sub	sp, #120	; 0x78
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e162      	b.n	80031be <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef8:	4b90      	ldr	r3, [pc, #576]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d910      	bls.n	8002f28 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	4b8d      	ldr	r3, [pc, #564]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f023 0207 	bic.w	r2, r3, #7
 8002f0e:	498b      	ldr	r1, [pc, #556]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f16:	4b89      	ldr	r3, [pc, #548]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e14a      	b.n	80031be <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f34:	4b82      	ldr	r3, [pc, #520]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	497f      	ldr	r1, [pc, #508]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 80dc 	beq.w	800310c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d13c      	bne.n	8002fd6 <HAL_RCC_ClockConfig+0xf6>
 8002f5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f60:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f64:	fa93 f3a3 	rbit	r3, r3
 8002f68:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	f043 0301 	orr.w	r3, r3, #1
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d102      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xa6>
 8002f80:	4b6f      	ldr	r3, [pc, #444]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	e00f      	b.n	8002fa6 <HAL_RCC_ClockConfig+0xc6>
 8002f86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f8e:	fa93 f3a3 	rbit	r3, r3
 8002f92:	667b      	str	r3, [r7, #100]	; 0x64
 8002f94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f98:	663b      	str	r3, [r7, #96]	; 0x60
 8002f9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f9c:	fa93 f3a3 	rbit	r3, r3
 8002fa0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002fa2:	4b67      	ldr	r3, [pc, #412]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002faa:	65ba      	str	r2, [r7, #88]	; 0x58
 8002fac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002fae:	fa92 f2a2 	rbit	r2, r2
 8002fb2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002fb4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002fb6:	fab2 f282 	clz	r2, r2
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	f042 0220 	orr.w	r2, r2, #32
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	f002 021f 	and.w	r2, r2, #31
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d17b      	bne.n	80030ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e0f3      	b.n	80031be <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d13c      	bne.n	8003058 <HAL_RCC_ClockConfig+0x178>
 8002fde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fe2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fe6:	fa93 f3a3 	rbit	r3, r3
 8002fea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002fec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fee:	fab3 f383 	clz	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	095b      	lsrs	r3, r3, #5
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d102      	bne.n	8003008 <HAL_RCC_ClockConfig+0x128>
 8003002:	4b4f      	ldr	r3, [pc, #316]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	e00f      	b.n	8003028 <HAL_RCC_ClockConfig+0x148>
 8003008:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800300c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003010:	fa93 f3a3 	rbit	r3, r3
 8003014:	647b      	str	r3, [r7, #68]	; 0x44
 8003016:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800301a:	643b      	str	r3, [r7, #64]	; 0x40
 800301c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800301e:	fa93 f3a3 	rbit	r3, r3
 8003022:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003024:	4b46      	ldr	r3, [pc, #280]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003028:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800302c:	63ba      	str	r2, [r7, #56]	; 0x38
 800302e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003030:	fa92 f2a2 	rbit	r2, r2
 8003034:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003036:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003038:	fab2 f282 	clz	r2, r2
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	f042 0220 	orr.w	r2, r2, #32
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	f002 021f 	and.w	r2, r2, #31
 8003048:	2101      	movs	r1, #1
 800304a:	fa01 f202 	lsl.w	r2, r1, r2
 800304e:	4013      	ands	r3, r2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d13a      	bne.n	80030ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0b2      	b.n	80031be <HAL_RCC_ClockConfig+0x2de>
 8003058:	2302      	movs	r3, #2
 800305a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305e:	fa93 f3a3 	rbit	r3, r3
 8003062:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003066:	fab3 f383 	clz	r3, r3
 800306a:	b2db      	uxtb	r3, r3
 800306c:	095b      	lsrs	r3, r3, #5
 800306e:	b2db      	uxtb	r3, r3
 8003070:	f043 0301 	orr.w	r3, r3, #1
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b01      	cmp	r3, #1
 8003078:	d102      	bne.n	8003080 <HAL_RCC_ClockConfig+0x1a0>
 800307a:	4b31      	ldr	r3, [pc, #196]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	e00d      	b.n	800309c <HAL_RCC_ClockConfig+0x1bc>
 8003080:	2302      	movs	r3, #2
 8003082:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003086:	fa93 f3a3 	rbit	r3, r3
 800308a:	627b      	str	r3, [r7, #36]	; 0x24
 800308c:	2302      	movs	r3, #2
 800308e:	623b      	str	r3, [r7, #32]
 8003090:	6a3b      	ldr	r3, [r7, #32]
 8003092:	fa93 f3a3 	rbit	r3, r3
 8003096:	61fb      	str	r3, [r7, #28]
 8003098:	4b29      	ldr	r3, [pc, #164]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	2202      	movs	r2, #2
 800309e:	61ba      	str	r2, [r7, #24]
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	fa92 f2a2 	rbit	r2, r2
 80030a6:	617a      	str	r2, [r7, #20]
  return result;
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	fab2 f282 	clz	r2, r2
 80030ae:	b2d2      	uxtb	r2, r2
 80030b0:	f042 0220 	orr.w	r2, r2, #32
 80030b4:	b2d2      	uxtb	r2, r2
 80030b6:	f002 021f 	and.w	r2, r2, #31
 80030ba:	2101      	movs	r1, #1
 80030bc:	fa01 f202 	lsl.w	r2, r1, r2
 80030c0:	4013      	ands	r3, r2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e079      	b.n	80031be <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ca:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f023 0203 	bic.w	r2, r3, #3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	491a      	ldr	r1, [pc, #104]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030dc:	f7fe fb9c 	bl	8001818 <HAL_GetTick>
 80030e0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e2:	e00a      	b.n	80030fa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e4:	f7fe fb98 	bl	8001818 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e061      	b.n	80031be <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fa:	4b11      	ldr	r3, [pc, #68]	; (8003140 <HAL_RCC_ClockConfig+0x260>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f003 020c 	and.w	r2, r3, #12
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	429a      	cmp	r2, r3
 800310a:	d1eb      	bne.n	80030e4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800310c:	4b0b      	ldr	r3, [pc, #44]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	429a      	cmp	r2, r3
 8003118:	d214      	bcs.n	8003144 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800311a:	4b08      	ldr	r3, [pc, #32]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f023 0207 	bic.w	r2, r3, #7
 8003122:	4906      	ldr	r1, [pc, #24]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	4313      	orrs	r3, r2
 8003128:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800312a:	4b04      	ldr	r3, [pc, #16]	; (800313c <HAL_RCC_ClockConfig+0x25c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	429a      	cmp	r2, r3
 8003136:	d005      	beq.n	8003144 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e040      	b.n	80031be <HAL_RCC_ClockConfig+0x2de>
 800313c:	40022000 	.word	0x40022000
 8003140:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	d008      	beq.n	8003162 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003150:	4b1d      	ldr	r3, [pc, #116]	; (80031c8 <HAL_RCC_ClockConfig+0x2e8>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	491a      	ldr	r1, [pc, #104]	; (80031c8 <HAL_RCC_ClockConfig+0x2e8>)
 800315e:	4313      	orrs	r3, r2
 8003160:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800316e:	4b16      	ldr	r3, [pc, #88]	; (80031c8 <HAL_RCC_ClockConfig+0x2e8>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	4912      	ldr	r1, [pc, #72]	; (80031c8 <HAL_RCC_ClockConfig+0x2e8>)
 800317e:	4313      	orrs	r3, r2
 8003180:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003182:	f000 f829 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 8003186:	4601      	mov	r1, r0
 8003188:	4b0f      	ldr	r3, [pc, #60]	; (80031c8 <HAL_RCC_ClockConfig+0x2e8>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003190:	22f0      	movs	r2, #240	; 0xf0
 8003192:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	fa92 f2a2 	rbit	r2, r2
 800319a:	60fa      	str	r2, [r7, #12]
  return result;
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	fab2 f282 	clz	r2, r2
 80031a2:	b2d2      	uxtb	r2, r2
 80031a4:	40d3      	lsrs	r3, r2
 80031a6:	4a09      	ldr	r2, [pc, #36]	; (80031cc <HAL_RCC_ClockConfig+0x2ec>)
 80031a8:	5cd3      	ldrb	r3, [r2, r3]
 80031aa:	fa21 f303 	lsr.w	r3, r1, r3
 80031ae:	4a08      	ldr	r2, [pc, #32]	; (80031d0 <HAL_RCC_ClockConfig+0x2f0>)
 80031b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80031b2:	4b08      	ldr	r3, [pc, #32]	; (80031d4 <HAL_RCC_ClockConfig+0x2f4>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fe faea 	bl	8001790 <HAL_InitTick>
  
  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3778      	adds	r7, #120	; 0x78
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40021000 	.word	0x40021000
 80031cc:	08008df8 	.word	0x08008df8
 80031d0:	20000000 	.word	0x20000000
 80031d4:	20000004 	.word	0x20000004

080031d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	b08b      	sub	sp, #44	; 0x2c
 80031dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
 80031e2:	2300      	movs	r3, #0
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	2300      	movs	r3, #0
 80031e8:	627b      	str	r3, [r7, #36]	; 0x24
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80031f2:	4b29      	ldr	r3, [pc, #164]	; (8003298 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d002      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0x30>
 8003202:	2b08      	cmp	r3, #8
 8003204:	d003      	beq.n	800320e <HAL_RCC_GetSysClockFreq+0x36>
 8003206:	e03c      	b.n	8003282 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003208:	4b24      	ldr	r3, [pc, #144]	; (800329c <HAL_RCC_GetSysClockFreq+0xc4>)
 800320a:	623b      	str	r3, [r7, #32]
      break;
 800320c:	e03c      	b.n	8003288 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003214:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003218:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	fa92 f2a2 	rbit	r2, r2
 8003220:	607a      	str	r2, [r7, #4]
  return result;
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	fab2 f282 	clz	r2, r2
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	40d3      	lsrs	r3, r2
 800322c:	4a1c      	ldr	r2, [pc, #112]	; (80032a0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800322e:	5cd3      	ldrb	r3, [r2, r3]
 8003230:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003232:	4b19      	ldr	r3, [pc, #100]	; (8003298 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	220f      	movs	r2, #15
 800323c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	fa92 f2a2 	rbit	r2, r2
 8003244:	60fa      	str	r2, [r7, #12]
  return result;
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	fab2 f282 	clz	r2, r2
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	40d3      	lsrs	r3, r2
 8003250:	4a14      	ldr	r2, [pc, #80]	; (80032a4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003252:	5cd3      	ldrb	r3, [r2, r3]
 8003254:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d008      	beq.n	8003272 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003260:	4a0e      	ldr	r2, [pc, #56]	; (800329c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	fbb2 f2f3 	udiv	r2, r2, r3
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	fb02 f303 	mul.w	r3, r2, r3
 800326e:	627b      	str	r3, [r7, #36]	; 0x24
 8003270:	e004      	b.n	800327c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	4a0c      	ldr	r2, [pc, #48]	; (80032a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327e:	623b      	str	r3, [r7, #32]
      break;
 8003280:	e002      	b.n	8003288 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003282:	4b06      	ldr	r3, [pc, #24]	; (800329c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003284:	623b      	str	r3, [r7, #32]
      break;
 8003286:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003288:	6a3b      	ldr	r3, [r7, #32]
}
 800328a:	4618      	mov	r0, r3
 800328c:	372c      	adds	r7, #44	; 0x2c
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	40021000 	.word	0x40021000
 800329c:	007a1200 	.word	0x007a1200
 80032a0:	08008e10 	.word	0x08008e10
 80032a4:	08008e20 	.word	0x08008e20
 80032a8:	003d0900 	.word	0x003d0900

080032ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032b0:	4b03      	ldr	r3, [pc, #12]	; (80032c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80032b2:	681b      	ldr	r3, [r3, #0]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	20000000 	.word	0x20000000

080032c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80032ca:	f7ff ffef 	bl	80032ac <HAL_RCC_GetHCLKFreq>
 80032ce:	4601      	mov	r1, r0
 80032d0:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032d8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80032dc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	fa92 f2a2 	rbit	r2, r2
 80032e4:	603a      	str	r2, [r7, #0]
  return result;
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	fab2 f282 	clz	r2, r2
 80032ec:	b2d2      	uxtb	r2, r2
 80032ee:	40d3      	lsrs	r3, r2
 80032f0:	4a04      	ldr	r2, [pc, #16]	; (8003304 <HAL_RCC_GetPCLK1Freq+0x40>)
 80032f2:	5cd3      	ldrb	r3, [r2, r3]
 80032f4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80032f8:	4618      	mov	r0, r3
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40021000 	.word	0x40021000
 8003304:	08008e08 	.word	0x08008e08

08003308 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800330e:	f7ff ffcd 	bl	80032ac <HAL_RCC_GetHCLKFreq>
 8003312:	4601      	mov	r1, r0
 8003314:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800331c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003320:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	fa92 f2a2 	rbit	r2, r2
 8003328:	603a      	str	r2, [r7, #0]
  return result;
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	fab2 f282 	clz	r2, r2
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	40d3      	lsrs	r3, r2
 8003334:	4a04      	ldr	r2, [pc, #16]	; (8003348 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003336:	5cd3      	ldrb	r3, [r2, r3]
 8003338:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800333c:	4618      	mov	r0, r3
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40021000 	.word	0x40021000
 8003348:	08008e08 	.word	0x08008e08

0800334c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b092      	sub	sp, #72	; 0x48
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800335c:	2300      	movs	r3, #0
 800335e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 80d4 	beq.w	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003370:	4b4e      	ldr	r3, [pc, #312]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10e      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800337c:	4b4b      	ldr	r3, [pc, #300]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800337e:	69db      	ldr	r3, [r3, #28]
 8003380:	4a4a      	ldr	r2, [pc, #296]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003386:	61d3      	str	r3, [r2, #28]
 8003388:	4b48      	ldr	r3, [pc, #288]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800338a:	69db      	ldr	r3, [r3, #28]
 800338c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003390:	60bb      	str	r3, [r7, #8]
 8003392:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003394:	2301      	movs	r3, #1
 8003396:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800339a:	4b45      	ldr	r3, [pc, #276]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d118      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033a6:	4b42      	ldr	r3, [pc, #264]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a41      	ldr	r2, [pc, #260]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033b2:	f7fe fa31 	bl	8001818 <HAL_GetTick>
 80033b6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b8:	e008      	b.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ba:	f7fe fa2d 	bl	8001818 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b64      	cmp	r3, #100	; 0x64
 80033c6:	d901      	bls.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e169      	b.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033cc:	4b38      	ldr	r3, [pc, #224]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0f0      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033d8:	4b34      	ldr	r3, [pc, #208]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f000 8084 	beq.w	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d07c      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033f8:	4b2c      	ldr	r3, [pc, #176]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003400:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003402:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003406:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340a:	fa93 f3a3 	rbit	r3, r3
 800340e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	461a      	mov	r2, r3
 800341a:	4b26      	ldr	r3, [pc, #152]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800341c:	4413      	add	r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	461a      	mov	r2, r3
 8003422:	2301      	movs	r3, #1
 8003424:	6013      	str	r3, [r2, #0]
 8003426:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800342a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800342e:	fa93 f3a3 	rbit	r3, r3
 8003432:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003436:	fab3 f383 	clz	r3, r3
 800343a:	b2db      	uxtb	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	4b1d      	ldr	r3, [pc, #116]	; (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003440:	4413      	add	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	461a      	mov	r2, r3
 8003446:	2300      	movs	r3, #0
 8003448:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800344a:	4a18      	ldr	r2, [pc, #96]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800344c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800344e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	d04b      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345a:	f7fe f9dd 	bl	8001818 <HAL_GetTick>
 800345e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003460:	e00a      	b.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003462:	f7fe f9d9 	bl	8001818 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003470:	4293      	cmp	r3, r2
 8003472:	d901      	bls.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e113      	b.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003478:	2302      	movs	r3, #2
 800347a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800347e:	fa93 f3a3 	rbit	r3, r3
 8003482:	627b      	str	r3, [r7, #36]	; 0x24
 8003484:	2302      	movs	r3, #2
 8003486:	623b      	str	r3, [r7, #32]
 8003488:	6a3b      	ldr	r3, [r7, #32]
 800348a:	fa93 f3a3 	rbit	r3, r3
 800348e:	61fb      	str	r3, [r7, #28]
  return result;
 8003490:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003492:	fab3 f383 	clz	r3, r3
 8003496:	b2db      	uxtb	r3, r3
 8003498:	095b      	lsrs	r3, r3, #5
 800349a:	b2db      	uxtb	r3, r3
 800349c:	f043 0302 	orr.w	r3, r3, #2
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d108      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80034a6:	4b01      	ldr	r3, [pc, #4]	; (80034ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	e00d      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80034ac:	40021000 	.word	0x40021000
 80034b0:	40007000 	.word	0x40007000
 80034b4:	10908100 	.word	0x10908100
 80034b8:	2302      	movs	r3, #2
 80034ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	fa93 f3a3 	rbit	r3, r3
 80034c2:	617b      	str	r3, [r7, #20]
 80034c4:	4b78      	ldr	r3, [pc, #480]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c8:	2202      	movs	r2, #2
 80034ca:	613a      	str	r2, [r7, #16]
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	fa92 f2a2 	rbit	r2, r2
 80034d2:	60fa      	str	r2, [r7, #12]
  return result;
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	fab2 f282 	clz	r2, r2
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	f002 021f 	and.w	r2, r2, #31
 80034e6:	2101      	movs	r1, #1
 80034e8:	fa01 f202 	lsl.w	r2, r1, r2
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0b7      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80034f2:	4b6d      	ldr	r3, [pc, #436]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	496a      	ldr	r1, [pc, #424]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003500:	4313      	orrs	r3, r2
 8003502:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003504:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003508:	2b01      	cmp	r3, #1
 800350a:	d105      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350c:	4b66      	ldr	r3, [pc, #408]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800350e:	69db      	ldr	r3, [r3, #28]
 8003510:	4a65      	ldr	r2, [pc, #404]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003512:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003516:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d008      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003524:	4b60      	ldr	r3, [pc, #384]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003528:	f023 0203 	bic.w	r2, r3, #3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	495d      	ldr	r1, [pc, #372]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003532:	4313      	orrs	r3, r2
 8003534:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d008      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003542:	4b59      	ldr	r3, [pc, #356]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003546:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	4956      	ldr	r1, [pc, #344]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003550:	4313      	orrs	r3, r2
 8003552:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003560:	4b51      	ldr	r3, [pc, #324]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003564:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	494e      	ldr	r1, [pc, #312]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800356e:	4313      	orrs	r3, r2
 8003570:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b00      	cmp	r3, #0
 800357c:	d008      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800357e:	4b4a      	ldr	r3, [pc, #296]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003582:	f023 0210 	bic.w	r2, r3, #16
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69db      	ldr	r3, [r3, #28]
 800358a:	4947      	ldr	r1, [pc, #284]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800358c:	4313      	orrs	r3, r2
 800358e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d008      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800359c:	4b42      	ldr	r3, [pc, #264]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a8:	493f      	ldr	r1, [pc, #252]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d008      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035ba:	4b3b      	ldr	r3, [pc, #236]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035be:	f023 0220 	bic.w	r2, r3, #32
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	4938      	ldr	r1, [pc, #224]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d008      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035d8:	4b33      	ldr	r3, [pc, #204]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	4930      	ldr	r1, [pc, #192]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0310 	and.w	r3, r3, #16
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d008      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035f6:	4b2c      	ldr	r3, [pc, #176]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	4929      	ldr	r1, [pc, #164]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003604:	4313      	orrs	r3, r2
 8003606:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003610:	2b00      	cmp	r3, #0
 8003612:	d008      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003614:	4b24      	ldr	r3, [pc, #144]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003620:	4921      	ldr	r1, [pc, #132]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003622:	4313      	orrs	r3, r2
 8003624:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800362e:	2b00      	cmp	r3, #0
 8003630:	d008      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003632:	4b1d      	ldr	r3, [pc, #116]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003636:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363e:	491a      	ldr	r1, [pc, #104]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003640:	4313      	orrs	r3, r2
 8003642:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800364c:	2b00      	cmp	r3, #0
 800364e:	d008      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003650:	4b15      	ldr	r3, [pc, #84]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365c:	4912      	ldr	r1, [pc, #72]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800365e:	4313      	orrs	r3, r2
 8003660:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d008      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800366e:	4b0e      	ldr	r3, [pc, #56]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003672:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367a:	490b      	ldr	r1, [pc, #44]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800367c:	4313      	orrs	r3, r2
 800367e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d008      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800368c:	4b06      	ldr	r3, [pc, #24]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800368e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003690:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003698:	4903      	ldr	r1, [pc, #12]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800369a:	4313      	orrs	r3, r2
 800369c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3748      	adds	r7, #72	; 0x48
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40021000 	.word	0x40021000

080036ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e040      	b.n	8003740 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d106      	bne.n	80036d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7fd fe84 	bl	80013dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2224      	movs	r2, #36	; 0x24
 80036d8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0201 	bic.w	r2, r2, #1
 80036e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 fc00 	bl	8003ef0 <UART_SetConfig>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e022      	b.n	8003740 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 fdc8 	bl	8004298 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003716:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003726:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f000 fe4f 	bl	80043dc <UART_CheckIdleState>
 800373e:	4603      	mov	r3, r0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08a      	sub	sp, #40	; 0x28
 800374c:	af02      	add	r7, sp, #8
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	603b      	str	r3, [r7, #0]
 8003754:	4613      	mov	r3, r2
 8003756:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800375c:	2b20      	cmp	r3, #32
 800375e:	d178      	bne.n	8003852 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d002      	beq.n	800376c <HAL_UART_Transmit+0x24>
 8003766:	88fb      	ldrh	r3, [r7, #6]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e071      	b.n	8003854 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2221      	movs	r2, #33	; 0x21
 800377c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800377e:	f7fe f84b 	bl	8001818 <HAL_GetTick>
 8003782:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	88fa      	ldrh	r2, [r7, #6]
 8003788:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	88fa      	ldrh	r2, [r7, #6]
 8003790:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800379c:	d108      	bne.n	80037b0 <HAL_UART_Transmit+0x68>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d104      	bne.n	80037b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80037a6:	2300      	movs	r3, #0
 80037a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	61bb      	str	r3, [r7, #24]
 80037ae:	e003      	b.n	80037b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037b4:	2300      	movs	r3, #0
 80037b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80037b8:	e030      	b.n	800381c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2200      	movs	r2, #0
 80037c2:	2180      	movs	r1, #128	; 0x80
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f000 feb1 	bl	800452c <UART_WaitOnFlagUntilTimeout>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d004      	beq.n	80037da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e03c      	b.n	8003854 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10b      	bne.n	80037f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	881a      	ldrh	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037ec:	b292      	uxth	r2, r2
 80037ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	3302      	adds	r3, #2
 80037f4:	61bb      	str	r3, [r7, #24]
 80037f6:	e008      	b.n	800380a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	781a      	ldrb	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	b292      	uxth	r2, r2
 8003802:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	3301      	adds	r3, #1
 8003808:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003810:	b29b      	uxth	r3, r3
 8003812:	3b01      	subs	r3, #1
 8003814:	b29a      	uxth	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003822:	b29b      	uxth	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1c8      	bne.n	80037ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	2200      	movs	r2, #0
 8003830:	2140      	movs	r1, #64	; 0x40
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f000 fe7a 	bl	800452c <UART_WaitOnFlagUntilTimeout>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d004      	beq.n	8003848 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2220      	movs	r2, #32
 8003842:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e005      	b.n	8003854 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2220      	movs	r2, #32
 800384c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800384e:	2300      	movs	r3, #0
 8003850:	e000      	b.n	8003854 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003852:	2302      	movs	r3, #2
  }
}
 8003854:	4618      	mov	r0, r3
 8003856:	3720      	adds	r7, #32
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b08a      	sub	sp, #40	; 0x28
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	4613      	mov	r3, r2
 8003868:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003870:	2b20      	cmp	r3, #32
 8003872:	d132      	bne.n	80038da <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d002      	beq.n	8003880 <HAL_UART_Receive_IT+0x24>
 800387a:	88fb      	ldrh	r3, [r7, #6]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e02b      	b.n	80038dc <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d018      	beq.n	80038ca <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	e853 3f00 	ldrex	r3, [r3]
 80038a4:	613b      	str	r3, [r7, #16]
   return(result);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80038ac:	627b      	str	r3, [r7, #36]	; 0x24
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	461a      	mov	r2, r3
 80038b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b6:	623b      	str	r3, [r7, #32]
 80038b8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ba:	69f9      	ldr	r1, [r7, #28]
 80038bc:	6a3a      	ldr	r2, [r7, #32]
 80038be:	e841 2300 	strex	r3, r2, [r1]
 80038c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1e6      	bne.n	8003898 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80038ca:	88fb      	ldrh	r3, [r7, #6]
 80038cc:	461a      	mov	r2, r3
 80038ce:	68b9      	ldr	r1, [r7, #8]
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f000 fe93 	bl	80045fc <UART_Start_Receive_IT>
 80038d6:	4603      	mov	r3, r0
 80038d8:	e000      	b.n	80038dc <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80038da:	2302      	movs	r3, #2
  }
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3728      	adds	r7, #40	; 0x28
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b0ba      	sub	sp, #232	; 0xe8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800390a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800390e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003912:	4013      	ands	r3, r2
 8003914:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003918:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800391c:	2b00      	cmp	r3, #0
 800391e:	d115      	bne.n	800394c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00f      	beq.n	800394c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800392c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003930:	f003 0320 	and.w	r3, r3, #32
 8003934:	2b00      	cmp	r3, #0
 8003936:	d009      	beq.n	800394c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 82ab 	beq.w	8003e98 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	4798      	blx	r3
      }
      return;
 800394a:	e2a5      	b.n	8003e98 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800394c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 8117 	beq.w	8003b84 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003956:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003962:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003966:	4b85      	ldr	r3, [pc, #532]	; (8003b7c <HAL_UART_IRQHandler+0x298>)
 8003968:	4013      	ands	r3, r2
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 810a 	beq.w	8003b84 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003974:	f003 0301 	and.w	r3, r3, #1
 8003978:	2b00      	cmp	r3, #0
 800397a:	d011      	beq.n	80039a0 <HAL_UART_IRQHandler+0xbc>
 800397c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d00b      	beq.n	80039a0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2201      	movs	r2, #1
 800398e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d011      	beq.n	80039d0 <HAL_UART_IRQHandler+0xec>
 80039ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00b      	beq.n	80039d0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2202      	movs	r2, #2
 80039be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039c6:	f043 0204 	orr.w	r2, r3, #4
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039d4:	f003 0304 	and.w	r3, r3, #4
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d011      	beq.n	8003a00 <HAL_UART_IRQHandler+0x11c>
 80039dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00b      	beq.n	8003a00 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2204      	movs	r2, #4
 80039ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039f6:	f043 0202 	orr.w	r2, r3, #2
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d017      	beq.n	8003a3c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d105      	bne.n	8003a24 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a1c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00b      	beq.n	8003a3c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2208      	movs	r2, #8
 8003a2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a32:	f043 0208 	orr.w	r2, r3, #8
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d012      	beq.n	8003a6e <HAL_UART_IRQHandler+0x18a>
 8003a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00c      	beq.n	8003a6e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a64:	f043 0220 	orr.w	r2, r3, #32
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 8211 	beq.w	8003e9c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a7e:	f003 0320 	and.w	r3, r3, #32
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00d      	beq.n	8003aa2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d007      	beq.n	8003aa2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aa8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab6:	2b40      	cmp	r3, #64	; 0x40
 8003ab8:	d005      	beq.n	8003ac6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003aba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003abe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d04f      	beq.n	8003b66 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 fe4c 	bl	8004764 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad6:	2b40      	cmp	r3, #64	; 0x40
 8003ad8:	d141      	bne.n	8003b5e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	3308      	adds	r3, #8
 8003ae0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ae8:	e853 3f00 	ldrex	r3, [r3]
 8003aec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003af0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003af4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003af8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	3308      	adds	r3, #8
 8003b02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003b06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003b0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003b12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003b16:	e841 2300 	strex	r3, r2, [r1]
 8003b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003b1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1d9      	bne.n	8003ada <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d013      	beq.n	8003b56 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b32:	4a13      	ldr	r2, [pc, #76]	; (8003b80 <HAL_UART_IRQHandler+0x29c>)
 8003b34:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fd ffc2 	bl	8001ac4 <HAL_DMA_Abort_IT>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d017      	beq.n	8003b76 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003b50:	4610      	mov	r0, r2
 8003b52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b54:	e00f      	b.n	8003b76 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f9b4 	bl	8003ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b5c:	e00b      	b.n	8003b76 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f9b0 	bl	8003ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b64:	e007      	b.n	8003b76 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 f9ac 	bl	8003ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003b74:	e192      	b.n	8003e9c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b76:	bf00      	nop
    return;
 8003b78:	e190      	b.n	8003e9c <HAL_UART_IRQHandler+0x5b8>
 8003b7a:	bf00      	nop
 8003b7c:	04000120 	.word	0x04000120
 8003b80:	0800482d 	.word	0x0800482d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	f040 814b 	bne.w	8003e24 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b92:	f003 0310 	and.w	r3, r3, #16
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f000 8144 	beq.w	8003e24 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003b9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ba0:	f003 0310 	and.w	r3, r3, #16
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 813d 	beq.w	8003e24 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2210      	movs	r2, #16
 8003bb0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bbc:	2b40      	cmp	r3, #64	; 0x40
 8003bbe:	f040 80b5 	bne.w	8003d2c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003bce:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 8164 	beq.w	8003ea0 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003bde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003be2:	429a      	cmp	r2, r3
 8003be4:	f080 815c 	bcs.w	8003ea0 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003bee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	2b20      	cmp	r3, #32
 8003bfa:	f000 8086 	beq.w	8003d0a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c0a:	e853 3f00 	ldrex	r3, [r3]
 8003c0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003c12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	461a      	mov	r2, r3
 8003c24:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003c28:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003c2c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c30:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003c34:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003c38:	e841 2300 	strex	r3, r2, [r1]
 8003c3c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003c40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1da      	bne.n	8003bfe <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3308      	adds	r3, #8
 8003c4e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c52:	e853 3f00 	ldrex	r3, [r3]
 8003c56:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003c58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c5a:	f023 0301 	bic.w	r3, r3, #1
 8003c5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3308      	adds	r3, #8
 8003c68:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c6c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003c70:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c72:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003c74:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003c78:	e841 2300 	strex	r3, r2, [r1]
 8003c7c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003c7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e1      	bne.n	8003c48 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	3308      	adds	r3, #8
 8003c8a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c8e:	e853 3f00 	ldrex	r3, [r3]
 8003c92:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003c94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3308      	adds	r3, #8
 8003ca4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003ca8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003caa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cac:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003cae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003cb0:	e841 2300 	strex	r3, r2, [r1]
 8003cb4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003cb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1e3      	bne.n	8003c84 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cd2:	e853 3f00 	ldrex	r3, [r3]
 8003cd6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003cd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cda:	f023 0310 	bic.w	r3, r3, #16
 8003cde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cec:	65bb      	str	r3, [r7, #88]	; 0x58
 8003cee:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003cf2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cf4:	e841 2300 	strex	r3, r2, [r1]
 8003cf8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003cfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e4      	bne.n	8003cca <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fd fea4 	bl	8001a52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2202      	movs	r2, #2
 8003d0e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	4619      	mov	r1, r3
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 f8d7 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d2a:	e0b9      	b.n	8003ea0 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f000 80ab 	beq.w	8003ea4 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003d4e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 80a6 	beq.w	8003ea4 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d60:	e853 3f00 	ldrex	r3, [r3]
 8003d64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	461a      	mov	r2, r3
 8003d76:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003d7a:	647b      	str	r3, [r7, #68]	; 0x44
 8003d7c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d82:	e841 2300 	strex	r3, r2, [r1]
 8003d86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1e4      	bne.n	8003d58 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3308      	adds	r3, #8
 8003d94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d98:	e853 3f00 	ldrex	r3, [r3]
 8003d9c:	623b      	str	r3, [r7, #32]
   return(result);
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	f023 0301 	bic.w	r3, r3, #1
 8003da4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3308      	adds	r3, #8
 8003dae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003db2:	633a      	str	r2, [r7, #48]	; 0x30
 8003db4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dba:	e841 2300 	strex	r3, r2, [r1]
 8003dbe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e3      	bne.n	8003d8e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	e853 3f00 	ldrex	r3, [r3]
 8003de6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f023 0310 	bic.w	r3, r3, #16
 8003dee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003dfc:	61fb      	str	r3, [r7, #28]
 8003dfe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e00:	69b9      	ldr	r1, [r7, #24]
 8003e02:	69fa      	ldr	r2, [r7, #28]
 8003e04:	e841 2300 	strex	r3, r2, [r1]
 8003e08:	617b      	str	r3, [r7, #20]
   return(result);
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1e4      	bne.n	8003dda <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e16:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f85b 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e22:	e03f      	b.n	8003ea4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00e      	beq.n	8003e4e <HAL_UART_IRQHandler+0x56a>
 8003e30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d008      	beq.n	8003e4e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003e44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fed8 	bl	8004bfc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e4c:	e02d      	b.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00e      	beq.n	8003e78 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003e5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d008      	beq.n	8003e78 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d01c      	beq.n	8003ea8 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	4798      	blx	r3
    }
    return;
 8003e76:	e017      	b.n	8003ea8 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d012      	beq.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
 8003e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00c      	beq.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fce1 	bl	8004858 <UART_EndTransmit_IT>
    return;
 8003e96:	e008      	b.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
      return;
 8003e98:	bf00      	nop
 8003e9a:	e006      	b.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
    return;
 8003e9c:	bf00      	nop
 8003e9e:	e004      	b.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
      return;
 8003ea0:	bf00      	nop
 8003ea2:	e002      	b.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
      return;
 8003ea4:	bf00      	nop
 8003ea6:	e000      	b.n	8003eaa <HAL_UART_IRQHandler+0x5c6>
    return;
 8003ea8:	bf00      	nop
  }

}
 8003eaa:	37e8      	adds	r7, #232	; 0xe8
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b088      	sub	sp, #32
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	431a      	orrs	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003f1e:	f023 030c 	bic.w	r3, r3, #12
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	6812      	ldr	r2, [r2, #0]
 8003f26:	6979      	ldr	r1, [r7, #20]
 8003f28:	430b      	orrs	r3, r1
 8003f2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68da      	ldr	r2, [r3, #12]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4aa7      	ldr	r2, [pc, #668]	; (8004208 <UART_SetConfig+0x318>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d120      	bne.n	8003fb2 <UART_SetConfig+0xc2>
 8003f70:	4ba6      	ldr	r3, [pc, #664]	; (800420c <UART_SetConfig+0x31c>)
 8003f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f74:	f003 0303 	and.w	r3, r3, #3
 8003f78:	2b03      	cmp	r3, #3
 8003f7a:	d817      	bhi.n	8003fac <UART_SetConfig+0xbc>
 8003f7c:	a201      	add	r2, pc, #4	; (adr r2, 8003f84 <UART_SetConfig+0x94>)
 8003f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f82:	bf00      	nop
 8003f84:	08003f95 	.word	0x08003f95
 8003f88:	08003fa1 	.word	0x08003fa1
 8003f8c:	08003fa7 	.word	0x08003fa7
 8003f90:	08003f9b 	.word	0x08003f9b
 8003f94:	2301      	movs	r3, #1
 8003f96:	77fb      	strb	r3, [r7, #31]
 8003f98:	e0b5      	b.n	8004106 <UART_SetConfig+0x216>
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	77fb      	strb	r3, [r7, #31]
 8003f9e:	e0b2      	b.n	8004106 <UART_SetConfig+0x216>
 8003fa0:	2304      	movs	r3, #4
 8003fa2:	77fb      	strb	r3, [r7, #31]
 8003fa4:	e0af      	b.n	8004106 <UART_SetConfig+0x216>
 8003fa6:	2308      	movs	r3, #8
 8003fa8:	77fb      	strb	r3, [r7, #31]
 8003faa:	e0ac      	b.n	8004106 <UART_SetConfig+0x216>
 8003fac:	2310      	movs	r3, #16
 8003fae:	77fb      	strb	r3, [r7, #31]
 8003fb0:	e0a9      	b.n	8004106 <UART_SetConfig+0x216>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a96      	ldr	r2, [pc, #600]	; (8004210 <UART_SetConfig+0x320>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d124      	bne.n	8004006 <UART_SetConfig+0x116>
 8003fbc:	4b93      	ldr	r3, [pc, #588]	; (800420c <UART_SetConfig+0x31c>)
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fc4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003fc8:	d011      	beq.n	8003fee <UART_SetConfig+0xfe>
 8003fca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003fce:	d817      	bhi.n	8004000 <UART_SetConfig+0x110>
 8003fd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003fd4:	d011      	beq.n	8003ffa <UART_SetConfig+0x10a>
 8003fd6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003fda:	d811      	bhi.n	8004000 <UART_SetConfig+0x110>
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <UART_SetConfig+0xf8>
 8003fe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fe4:	d006      	beq.n	8003ff4 <UART_SetConfig+0x104>
 8003fe6:	e00b      	b.n	8004000 <UART_SetConfig+0x110>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	77fb      	strb	r3, [r7, #31]
 8003fec:	e08b      	b.n	8004106 <UART_SetConfig+0x216>
 8003fee:	2302      	movs	r3, #2
 8003ff0:	77fb      	strb	r3, [r7, #31]
 8003ff2:	e088      	b.n	8004106 <UART_SetConfig+0x216>
 8003ff4:	2304      	movs	r3, #4
 8003ff6:	77fb      	strb	r3, [r7, #31]
 8003ff8:	e085      	b.n	8004106 <UART_SetConfig+0x216>
 8003ffa:	2308      	movs	r3, #8
 8003ffc:	77fb      	strb	r3, [r7, #31]
 8003ffe:	e082      	b.n	8004106 <UART_SetConfig+0x216>
 8004000:	2310      	movs	r3, #16
 8004002:	77fb      	strb	r3, [r7, #31]
 8004004:	e07f      	b.n	8004106 <UART_SetConfig+0x216>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a82      	ldr	r2, [pc, #520]	; (8004214 <UART_SetConfig+0x324>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d124      	bne.n	800405a <UART_SetConfig+0x16a>
 8004010:	4b7e      	ldr	r3, [pc, #504]	; (800420c <UART_SetConfig+0x31c>)
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004018:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800401c:	d011      	beq.n	8004042 <UART_SetConfig+0x152>
 800401e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004022:	d817      	bhi.n	8004054 <UART_SetConfig+0x164>
 8004024:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004028:	d011      	beq.n	800404e <UART_SetConfig+0x15e>
 800402a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800402e:	d811      	bhi.n	8004054 <UART_SetConfig+0x164>
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <UART_SetConfig+0x14c>
 8004034:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004038:	d006      	beq.n	8004048 <UART_SetConfig+0x158>
 800403a:	e00b      	b.n	8004054 <UART_SetConfig+0x164>
 800403c:	2300      	movs	r3, #0
 800403e:	77fb      	strb	r3, [r7, #31]
 8004040:	e061      	b.n	8004106 <UART_SetConfig+0x216>
 8004042:	2302      	movs	r3, #2
 8004044:	77fb      	strb	r3, [r7, #31]
 8004046:	e05e      	b.n	8004106 <UART_SetConfig+0x216>
 8004048:	2304      	movs	r3, #4
 800404a:	77fb      	strb	r3, [r7, #31]
 800404c:	e05b      	b.n	8004106 <UART_SetConfig+0x216>
 800404e:	2308      	movs	r3, #8
 8004050:	77fb      	strb	r3, [r7, #31]
 8004052:	e058      	b.n	8004106 <UART_SetConfig+0x216>
 8004054:	2310      	movs	r3, #16
 8004056:	77fb      	strb	r3, [r7, #31]
 8004058:	e055      	b.n	8004106 <UART_SetConfig+0x216>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a6e      	ldr	r2, [pc, #440]	; (8004218 <UART_SetConfig+0x328>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d124      	bne.n	80040ae <UART_SetConfig+0x1be>
 8004064:	4b69      	ldr	r3, [pc, #420]	; (800420c <UART_SetConfig+0x31c>)
 8004066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004068:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800406c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004070:	d011      	beq.n	8004096 <UART_SetConfig+0x1a6>
 8004072:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004076:	d817      	bhi.n	80040a8 <UART_SetConfig+0x1b8>
 8004078:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800407c:	d011      	beq.n	80040a2 <UART_SetConfig+0x1b2>
 800407e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004082:	d811      	bhi.n	80040a8 <UART_SetConfig+0x1b8>
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <UART_SetConfig+0x1a0>
 8004088:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800408c:	d006      	beq.n	800409c <UART_SetConfig+0x1ac>
 800408e:	e00b      	b.n	80040a8 <UART_SetConfig+0x1b8>
 8004090:	2300      	movs	r3, #0
 8004092:	77fb      	strb	r3, [r7, #31]
 8004094:	e037      	b.n	8004106 <UART_SetConfig+0x216>
 8004096:	2302      	movs	r3, #2
 8004098:	77fb      	strb	r3, [r7, #31]
 800409a:	e034      	b.n	8004106 <UART_SetConfig+0x216>
 800409c:	2304      	movs	r3, #4
 800409e:	77fb      	strb	r3, [r7, #31]
 80040a0:	e031      	b.n	8004106 <UART_SetConfig+0x216>
 80040a2:	2308      	movs	r3, #8
 80040a4:	77fb      	strb	r3, [r7, #31]
 80040a6:	e02e      	b.n	8004106 <UART_SetConfig+0x216>
 80040a8:	2310      	movs	r3, #16
 80040aa:	77fb      	strb	r3, [r7, #31]
 80040ac:	e02b      	b.n	8004106 <UART_SetConfig+0x216>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a5a      	ldr	r2, [pc, #360]	; (800421c <UART_SetConfig+0x32c>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d124      	bne.n	8004102 <UART_SetConfig+0x212>
 80040b8:	4b54      	ldr	r3, [pc, #336]	; (800420c <UART_SetConfig+0x31c>)
 80040ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040bc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80040c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80040c4:	d011      	beq.n	80040ea <UART_SetConfig+0x1fa>
 80040c6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80040ca:	d817      	bhi.n	80040fc <UART_SetConfig+0x20c>
 80040cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80040d0:	d011      	beq.n	80040f6 <UART_SetConfig+0x206>
 80040d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80040d6:	d811      	bhi.n	80040fc <UART_SetConfig+0x20c>
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <UART_SetConfig+0x1f4>
 80040dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040e0:	d006      	beq.n	80040f0 <UART_SetConfig+0x200>
 80040e2:	e00b      	b.n	80040fc <UART_SetConfig+0x20c>
 80040e4:	2300      	movs	r3, #0
 80040e6:	77fb      	strb	r3, [r7, #31]
 80040e8:	e00d      	b.n	8004106 <UART_SetConfig+0x216>
 80040ea:	2302      	movs	r3, #2
 80040ec:	77fb      	strb	r3, [r7, #31]
 80040ee:	e00a      	b.n	8004106 <UART_SetConfig+0x216>
 80040f0:	2304      	movs	r3, #4
 80040f2:	77fb      	strb	r3, [r7, #31]
 80040f4:	e007      	b.n	8004106 <UART_SetConfig+0x216>
 80040f6:	2308      	movs	r3, #8
 80040f8:	77fb      	strb	r3, [r7, #31]
 80040fa:	e004      	b.n	8004106 <UART_SetConfig+0x216>
 80040fc:	2310      	movs	r3, #16
 80040fe:	77fb      	strb	r3, [r7, #31]
 8004100:	e001      	b.n	8004106 <UART_SetConfig+0x216>
 8004102:	2310      	movs	r3, #16
 8004104:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800410e:	d15b      	bne.n	80041c8 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8004110:	7ffb      	ldrb	r3, [r7, #31]
 8004112:	2b08      	cmp	r3, #8
 8004114:	d827      	bhi.n	8004166 <UART_SetConfig+0x276>
 8004116:	a201      	add	r2, pc, #4	; (adr r2, 800411c <UART_SetConfig+0x22c>)
 8004118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411c:	08004141 	.word	0x08004141
 8004120:	08004149 	.word	0x08004149
 8004124:	08004151 	.word	0x08004151
 8004128:	08004167 	.word	0x08004167
 800412c:	08004157 	.word	0x08004157
 8004130:	08004167 	.word	0x08004167
 8004134:	08004167 	.word	0x08004167
 8004138:	08004167 	.word	0x08004167
 800413c:	0800415f 	.word	0x0800415f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004140:	f7ff f8c0 	bl	80032c4 <HAL_RCC_GetPCLK1Freq>
 8004144:	61b8      	str	r0, [r7, #24]
        break;
 8004146:	e013      	b.n	8004170 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004148:	f7ff f8de 	bl	8003308 <HAL_RCC_GetPCLK2Freq>
 800414c:	61b8      	str	r0, [r7, #24]
        break;
 800414e:	e00f      	b.n	8004170 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004150:	4b33      	ldr	r3, [pc, #204]	; (8004220 <UART_SetConfig+0x330>)
 8004152:	61bb      	str	r3, [r7, #24]
        break;
 8004154:	e00c      	b.n	8004170 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004156:	f7ff f83f 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 800415a:	61b8      	str	r0, [r7, #24]
        break;
 800415c:	e008      	b.n	8004170 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800415e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004162:	61bb      	str	r3, [r7, #24]
        break;
 8004164:	e004      	b.n	8004170 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8004166:	2300      	movs	r3, #0
 8004168:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	77bb      	strb	r3, [r7, #30]
        break;
 800416e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 8082 	beq.w	800427c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	005a      	lsls	r2, r3, #1
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	085b      	lsrs	r3, r3, #1
 8004182:	441a      	add	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	fbb2 f3f3 	udiv	r3, r2, r3
 800418c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	2b0f      	cmp	r3, #15
 8004192:	d916      	bls.n	80041c2 <UART_SetConfig+0x2d2>
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800419a:	d212      	bcs.n	80041c2 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	b29b      	uxth	r3, r3
 80041a0:	f023 030f 	bic.w	r3, r3, #15
 80041a4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	085b      	lsrs	r3, r3, #1
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	b29a      	uxth	r2, r3
 80041b2:	89fb      	ldrh	r3, [r7, #14]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	89fa      	ldrh	r2, [r7, #14]
 80041be:	60da      	str	r2, [r3, #12]
 80041c0:	e05c      	b.n	800427c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	77bb      	strb	r3, [r7, #30]
 80041c6:	e059      	b.n	800427c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041c8:	7ffb      	ldrb	r3, [r7, #31]
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d835      	bhi.n	800423a <UART_SetConfig+0x34a>
 80041ce:	a201      	add	r2, pc, #4	; (adr r2, 80041d4 <UART_SetConfig+0x2e4>)
 80041d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d4:	080041f9 	.word	0x080041f9
 80041d8:	08004201 	.word	0x08004201
 80041dc:	08004225 	.word	0x08004225
 80041e0:	0800423b 	.word	0x0800423b
 80041e4:	0800422b 	.word	0x0800422b
 80041e8:	0800423b 	.word	0x0800423b
 80041ec:	0800423b 	.word	0x0800423b
 80041f0:	0800423b 	.word	0x0800423b
 80041f4:	08004233 	.word	0x08004233
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041f8:	f7ff f864 	bl	80032c4 <HAL_RCC_GetPCLK1Freq>
 80041fc:	61b8      	str	r0, [r7, #24]
        break;
 80041fe:	e021      	b.n	8004244 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004200:	f7ff f882 	bl	8003308 <HAL_RCC_GetPCLK2Freq>
 8004204:	61b8      	str	r0, [r7, #24]
        break;
 8004206:	e01d      	b.n	8004244 <UART_SetConfig+0x354>
 8004208:	40013800 	.word	0x40013800
 800420c:	40021000 	.word	0x40021000
 8004210:	40004400 	.word	0x40004400
 8004214:	40004800 	.word	0x40004800
 8004218:	40004c00 	.word	0x40004c00
 800421c:	40005000 	.word	0x40005000
 8004220:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004224:	4b1b      	ldr	r3, [pc, #108]	; (8004294 <UART_SetConfig+0x3a4>)
 8004226:	61bb      	str	r3, [r7, #24]
        break;
 8004228:	e00c      	b.n	8004244 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800422a:	f7fe ffd5 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 800422e:	61b8      	str	r0, [r7, #24]
        break;
 8004230:	e008      	b.n	8004244 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004236:	61bb      	str	r3, [r7, #24]
        break;
 8004238:	e004      	b.n	8004244 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	77bb      	strb	r3, [r7, #30]
        break;
 8004242:	bf00      	nop
    }

    if (pclk != 0U)
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d018      	beq.n	800427c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	085a      	lsrs	r2, r3, #1
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	441a      	add	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	fbb2 f3f3 	udiv	r3, r2, r3
 800425c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	2b0f      	cmp	r3, #15
 8004262:	d909      	bls.n	8004278 <UART_SetConfig+0x388>
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800426a:	d205      	bcs.n	8004278 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	b29a      	uxth	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	60da      	str	r2, [r3, #12]
 8004276:	e001      	b.n	800427c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004288:	7fbb      	ldrb	r3, [r7, #30]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3720      	adds	r7, #32
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	007a1200 	.word	0x007a1200

08004298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00a      	beq.n	80042c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00a      	beq.n	80042e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	430a      	orrs	r2, r1
 80042e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00a      	beq.n	8004306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00a      	beq.n	8004328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	f003 0310 	and.w	r3, r3, #16
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00a      	beq.n	800434a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434e:	f003 0320 	and.w	r3, r3, #32
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004374:	2b00      	cmp	r3, #0
 8004376:	d01a      	beq.n	80043ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004396:	d10a      	bne.n	80043ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00a      	beq.n	80043d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	605a      	str	r2, [r3, #4]
  }
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b098      	sub	sp, #96	; 0x60
 80043e0:	af02      	add	r7, sp, #8
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043ec:	f7fd fa14 	bl	8001818 <HAL_GetTick>
 80043f0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b08      	cmp	r3, #8
 80043fe:	d12e      	bne.n	800445e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004400:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004408:	2200      	movs	r2, #0
 800440a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f88c 	bl	800452c <UART_WaitOnFlagUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d021      	beq.n	800445e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004422:	e853 3f00 	ldrex	r3, [r3]
 8004426:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800442a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800442e:	653b      	str	r3, [r7, #80]	; 0x50
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	461a      	mov	r2, r3
 8004436:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004438:	647b      	str	r3, [r7, #68]	; 0x44
 800443a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800443e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004440:	e841 2300 	strex	r3, r2, [r1]
 8004444:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004446:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1e6      	bne.n	800441a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2220      	movs	r2, #32
 8004450:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e062      	b.n	8004524 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0304 	and.w	r3, r3, #4
 8004468:	2b04      	cmp	r3, #4
 800446a:	d149      	bne.n	8004500 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800446c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004474:	2200      	movs	r2, #0
 8004476:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f856 	bl	800452c <UART_WaitOnFlagUntilTimeout>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d03c      	beq.n	8004500 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448e:	e853 3f00 	ldrex	r3, [r3]
 8004492:	623b      	str	r3, [r7, #32]
   return(result);
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800449a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	461a      	mov	r2, r3
 80044a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044a4:	633b      	str	r3, [r7, #48]	; 0x30
 80044a6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044ac:	e841 2300 	strex	r3, r2, [r1]
 80044b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1e6      	bne.n	8004486 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	3308      	adds	r3, #8
 80044be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f023 0301 	bic.w	r3, r3, #1
 80044ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	3308      	adds	r3, #8
 80044d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044d8:	61fa      	str	r2, [r7, #28]
 80044da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044dc:	69b9      	ldr	r1, [r7, #24]
 80044de:	69fa      	ldr	r2, [r7, #28]
 80044e0:	e841 2300 	strex	r3, r2, [r1]
 80044e4:	617b      	str	r3, [r7, #20]
   return(result);
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e5      	bne.n	80044b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e011      	b.n	8004524 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2220      	movs	r2, #32
 8004504:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2220      	movs	r2, #32
 800450a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3758      	adds	r7, #88	; 0x58
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	4613      	mov	r3, r2
 800453a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800453c:	e049      	b.n	80045d2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004544:	d045      	beq.n	80045d2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004546:	f7fd f967 	bl	8001818 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	429a      	cmp	r2, r3
 8004554:	d302      	bcc.n	800455c <UART_WaitOnFlagUntilTimeout+0x30>
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d101      	bne.n	8004560 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e048      	b.n	80045f2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0304 	and.w	r3, r3, #4
 800456a:	2b00      	cmp	r3, #0
 800456c:	d031      	beq.n	80045d2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	69db      	ldr	r3, [r3, #28]
 8004574:	f003 0308 	and.w	r3, r3, #8
 8004578:	2b08      	cmp	r3, #8
 800457a:	d110      	bne.n	800459e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2208      	movs	r2, #8
 8004582:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 f8ed 	bl	8004764 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2208      	movs	r2, #8
 800458e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e029      	b.n	80045f2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	69db      	ldr	r3, [r3, #28]
 80045a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045ac:	d111      	bne.n	80045d2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 f8d3 	bl	8004764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e00f      	b.n	80045f2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	69da      	ldr	r2, [r3, #28]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	4013      	ands	r3, r2
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	429a      	cmp	r2, r3
 80045e0:	bf0c      	ite	eq
 80045e2:	2301      	moveq	r3, #1
 80045e4:	2300      	movne	r3, #0
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	461a      	mov	r2, r3
 80045ea:	79fb      	ldrb	r3, [r7, #7]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d0a6      	beq.n	800453e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
	...

080045fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b097      	sub	sp, #92	; 0x5c
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	4613      	mov	r3, r2
 8004608:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	88fa      	ldrh	r2, [r7, #6]
 8004614:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	88fa      	ldrh	r2, [r7, #6]
 800461c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800462e:	d10e      	bne.n	800464e <UART_Start_Receive_IT+0x52>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d105      	bne.n	8004644 <UART_Start_Receive_IT+0x48>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800463e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004642:	e01a      	b.n	800467a <UART_Start_Receive_IT+0x7e>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	22ff      	movs	r2, #255	; 0xff
 8004648:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800464c:	e015      	b.n	800467a <UART_Start_Receive_IT+0x7e>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10d      	bne.n	8004672 <UART_Start_Receive_IT+0x76>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d104      	bne.n	8004668 <UART_Start_Receive_IT+0x6c>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	22ff      	movs	r2, #255	; 0xff
 8004662:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004666:	e008      	b.n	800467a <UART_Start_Receive_IT+0x7e>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	227f      	movs	r2, #127	; 0x7f
 800466c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004670:	e003      	b.n	800467a <UART_Start_Receive_IT+0x7e>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2222      	movs	r2, #34	; 0x22
 8004686:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	3308      	adds	r3, #8
 8004690:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004694:	e853 3f00 	ldrex	r3, [r3]
 8004698:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800469a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800469c:	f043 0301 	orr.w	r3, r3, #1
 80046a0:	657b      	str	r3, [r7, #84]	; 0x54
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	3308      	adds	r3, #8
 80046a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80046aa:	64ba      	str	r2, [r7, #72]	; 0x48
 80046ac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80046b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046b2:	e841 2300 	strex	r3, r2, [r1]
 80046b6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80046b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1e5      	bne.n	800468a <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c6:	d107      	bne.n	80046d8 <UART_Start_Receive_IT+0xdc>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d103      	bne.n	80046d8 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4a22      	ldr	r2, [pc, #136]	; (800475c <UART_Start_Receive_IT+0x160>)
 80046d4:	669a      	str	r2, [r3, #104]	; 0x68
 80046d6:	e002      	b.n	80046de <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4a21      	ldr	r2, [pc, #132]	; (8004760 <UART_Start_Receive_IT+0x164>)
 80046dc:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d019      	beq.n	800471a <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ee:	e853 3f00 	ldrex	r3, [r3]
 80046f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80046f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80046fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	461a      	mov	r2, r3
 8004702:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004704:	637b      	str	r3, [r7, #52]	; 0x34
 8004706:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004708:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800470a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800470c:	e841 2300 	strex	r3, r2, [r1]
 8004710:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1e6      	bne.n	80046e6 <UART_Start_Receive_IT+0xea>
 8004718:	e018      	b.n	800474c <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	e853 3f00 	ldrex	r3, [r3]
 8004726:	613b      	str	r3, [r7, #16]
   return(result);
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	f043 0320 	orr.w	r3, r3, #32
 800472e:	653b      	str	r3, [r7, #80]	; 0x50
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	461a      	mov	r2, r3
 8004736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004738:	623b      	str	r3, [r7, #32]
 800473a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473c:	69f9      	ldr	r1, [r7, #28]
 800473e:	6a3a      	ldr	r2, [r7, #32]
 8004740:	e841 2300 	strex	r3, r2, [r1]
 8004744:	61bb      	str	r3, [r7, #24]
   return(result);
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1e6      	bne.n	800471a <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	375c      	adds	r7, #92	; 0x5c
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	08004a55 	.word	0x08004a55
 8004760:	080048ad 	.word	0x080048ad

08004764 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004764:	b480      	push	{r7}
 8004766:	b095      	sub	sp, #84	; 0x54
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004774:	e853 3f00 	ldrex	r3, [r3]
 8004778:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800477a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004780:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800478a:	643b      	str	r3, [r7, #64]	; 0x40
 800478c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004790:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004792:	e841 2300 	strex	r3, r2, [r1]
 8004796:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1e6      	bne.n	800476c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	3308      	adds	r3, #8
 80047a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	e853 3f00 	ldrex	r3, [r3]
 80047ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	f023 0301 	bic.w	r3, r3, #1
 80047b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	3308      	adds	r3, #8
 80047bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047c6:	e841 2300 	strex	r3, r2, [r1]
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1e5      	bne.n	800479e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d118      	bne.n	800480c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	e853 3f00 	ldrex	r3, [r3]
 80047e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	f023 0310 	bic.w	r3, r3, #16
 80047ee:	647b      	str	r3, [r7, #68]	; 0x44
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	461a      	mov	r2, r3
 80047f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047f8:	61bb      	str	r3, [r7, #24]
 80047fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fc:	6979      	ldr	r1, [r7, #20]
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	e841 2300 	strex	r3, r2, [r1]
 8004804:	613b      	str	r3, [r7, #16]
   return(result);
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1e6      	bne.n	80047da <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004820:	bf00      	nop
 8004822:	3754      	adds	r7, #84	; 0x54
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004838:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f7ff fb3a 	bl	8003ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004850:	bf00      	nop
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b088      	sub	sp, #32
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	e853 3f00 	ldrex	r3, [r3]
 800486c:	60bb      	str	r3, [r7, #8]
   return(result);
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004874:	61fb      	str	r3, [r7, #28]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	61bb      	str	r3, [r7, #24]
 8004880:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004882:	6979      	ldr	r1, [r7, #20]
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	e841 2300 	strex	r3, r2, [r1]
 800488a:	613b      	str	r3, [r7, #16]
   return(result);
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1e6      	bne.n	8004860 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2220      	movs	r2, #32
 8004896:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7ff fb06 	bl	8003eb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048a4:	bf00      	nop
 80048a6:	3720      	adds	r7, #32
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b09c      	sub	sp, #112	; 0x70
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80048ba:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048c4:	2b22      	cmp	r3, #34	; 0x22
 80048c6:	f040 80b9 	bne.w	8004a3c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80048d0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80048d4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80048d8:	b2d9      	uxtb	r1, r3
 80048da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e4:	400a      	ands	r2, r1
 80048e6:	b2d2      	uxtb	r2, r2
 80048e8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b29a      	uxth	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800490c:	b29b      	uxth	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	f040 809c 	bne.w	8004a4c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800491c:	e853 3f00 	ldrex	r3, [r3]
 8004920:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004924:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004928:	66bb      	str	r3, [r7, #104]	; 0x68
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	461a      	mov	r2, r3
 8004930:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004932:	65bb      	str	r3, [r7, #88]	; 0x58
 8004934:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004936:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004938:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800493a:	e841 2300 	strex	r3, r2, [r1]
 800493e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004940:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1e6      	bne.n	8004914 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	3308      	adds	r3, #8
 800494c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004950:	e853 3f00 	ldrex	r3, [r3]
 8004954:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004958:	f023 0301 	bic.w	r3, r3, #1
 800495c:	667b      	str	r3, [r7, #100]	; 0x64
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	3308      	adds	r3, #8
 8004964:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004966:	647a      	str	r2, [r7, #68]	; 0x44
 8004968:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800496c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800496e:	e841 2300 	strex	r3, r2, [r1]
 8004972:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1e5      	bne.n	8004946 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2220      	movs	r2, #32
 800497e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d018      	beq.n	80049ce <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	623b      	str	r3, [r7, #32]
   return(result);
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80049b0:	663b      	str	r3, [r7, #96]	; 0x60
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	461a      	mov	r2, r3
 80049b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049ba:	633b      	str	r3, [r7, #48]	; 0x30
 80049bc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1e6      	bne.n	800499c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d12e      	bne.n	8004a34 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	e853 3f00 	ldrex	r3, [r3]
 80049e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f023 0310 	bic.w	r3, r3, #16
 80049f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	461a      	mov	r2, r3
 80049f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049fa:	61fb      	str	r3, [r7, #28]
 80049fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fe:	69b9      	ldr	r1, [r7, #24]
 8004a00:	69fa      	ldr	r2, [r7, #28]
 8004a02:	e841 2300 	strex	r3, r2, [r1]
 8004a06:	617b      	str	r3, [r7, #20]
   return(result);
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1e6      	bne.n	80049dc <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	69db      	ldr	r3, [r3, #28]
 8004a14:	f003 0310 	and.w	r3, r3, #16
 8004a18:	2b10      	cmp	r3, #16
 8004a1a:	d103      	bne.n	8004a24 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2210      	movs	r2, #16
 8004a22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f7ff fa53 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a32:	e00b      	b.n	8004a4c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f7fc f9ab 	bl	8000d90 <HAL_UART_RxCpltCallback>
}
 8004a3a:	e007      	b.n	8004a4c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	699a      	ldr	r2, [r3, #24]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0208 	orr.w	r2, r2, #8
 8004a4a:	619a      	str	r2, [r3, #24]
}
 8004a4c:	bf00      	nop
 8004a4e:	3770      	adds	r7, #112	; 0x70
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b09c      	sub	sp, #112	; 0x70
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004a62:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a6c:	2b22      	cmp	r3, #34	; 0x22
 8004a6e:	f040 80b9 	bne.w	8004be4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004a78:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a80:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004a82:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8004a86:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a90:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a96:	1c9a      	adds	r2, r3, #2
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f040 809c 	bne.w	8004bf4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ac4:	e853 3f00 	ldrex	r3, [r3]
 8004ac8:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004aca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004acc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ad0:	667b      	str	r3, [r7, #100]	; 0x64
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ada:	657b      	str	r3, [r7, #84]	; 0x54
 8004adc:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ade:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ae0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004ae2:	e841 2300 	strex	r3, r2, [r1]
 8004ae6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004ae8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1e6      	bne.n	8004abc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	3308      	adds	r3, #8
 8004af4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af8:	e853 3f00 	ldrex	r3, [r3]
 8004afc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b00:	f023 0301 	bic.w	r3, r3, #1
 8004b04:	663b      	str	r3, [r7, #96]	; 0x60
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	3308      	adds	r3, #8
 8004b0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b0e:	643a      	str	r2, [r7, #64]	; 0x40
 8004b10:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e5      	bne.n	8004aee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2220      	movs	r2, #32
 8004b26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d018      	beq.n	8004b76 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4a:	6a3b      	ldr	r3, [r7, #32]
 8004b4c:	e853 3f00 	ldrex	r3, [r3]
 8004b50:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b58:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	461a      	mov	r2, r3
 8004b60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b64:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b6a:	e841 2300 	strex	r3, r2, [r1]
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1e6      	bne.n	8004b44 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d12e      	bne.n	8004bdc <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	e853 3f00 	ldrex	r3, [r3]
 8004b90:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	f023 0310 	bic.w	r3, r3, #16
 8004b98:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ba2:	61bb      	str	r3, [r7, #24]
 8004ba4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba6:	6979      	ldr	r1, [r7, #20]
 8004ba8:	69ba      	ldr	r2, [r7, #24]
 8004baa:	e841 2300 	strex	r3, r2, [r1]
 8004bae:	613b      	str	r3, [r7, #16]
   return(result);
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1e6      	bne.n	8004b84 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	69db      	ldr	r3, [r3, #28]
 8004bbc:	f003 0310 	and.w	r3, r3, #16
 8004bc0:	2b10      	cmp	r3, #16
 8004bc2:	d103      	bne.n	8004bcc <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2210      	movs	r2, #16
 8004bca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f7ff f97f 	bl	8003ed8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004bda:	e00b      	b.n	8004bf4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f7fc f8d7 	bl	8000d90 <HAL_UART_RxCpltCallback>
}
 8004be2:	e007      	b.n	8004bf4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	699a      	ldr	r2, [r3, #24]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0208 	orr.w	r2, r2, #8
 8004bf2:	619a      	str	r2, [r3, #24]
}
 8004bf4:	bf00      	nop
 8004bf6:	3770      	adds	r7, #112	; 0x70
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <atof>:
 8004c10:	2100      	movs	r1, #0
 8004c12:	f000 bebb 	b.w	800598c <strtod>
	...

08004c18 <gcvt>:
 8004c18:	b530      	push	{r4, r5, lr}
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	460c      	mov	r4, r1
 8004c20:	4605      	mov	r5, r0
 8004c22:	2300      	movs	r3, #0
 8004c24:	ec51 0b10 	vmov	r0, r1, d0
 8004c28:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004c2c:	f7fb ff56 	bl	8000adc <__aeabi_dcmplt>
 8004c30:	ed9d 0b02 	vldr	d0, [sp, #8]
 8004c34:	4622      	mov	r2, r4
 8004c36:	b118      	cbz	r0, 8004c40 <gcvt+0x28>
 8004c38:	232d      	movs	r3, #45	; 0x2d
 8004c3a:	f802 3b01 	strb.w	r3, [r2], #1
 8004c3e:	3d01      	subs	r5, #1
 8004c40:	2300      	movs	r3, #0
 8004c42:	4806      	ldr	r0, [pc, #24]	; (8004c5c <gcvt+0x44>)
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	4629      	mov	r1, r5
 8004c48:	2367      	movs	r3, #103	; 0x67
 8004c4a:	6800      	ldr	r0, [r0, #0]
 8004c4c:	f000 ff24 	bl	8005a98 <_gcvt>
 8004c50:	2800      	cmp	r0, #0
 8004c52:	bf14      	ite	ne
 8004c54:	4620      	movne	r0, r4
 8004c56:	2000      	moveq	r0, #0
 8004c58:	b005      	add	sp, #20
 8004c5a:	bd30      	pop	{r4, r5, pc}
 8004c5c:	2000000c 	.word	0x2000000c

08004c60 <__errno>:
 8004c60:	4b01      	ldr	r3, [pc, #4]	; (8004c68 <__errno+0x8>)
 8004c62:	6818      	ldr	r0, [r3, #0]
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	2000000c 	.word	0x2000000c

08004c6c <__libc_init_array>:
 8004c6c:	b570      	push	{r4, r5, r6, lr}
 8004c6e:	4d0d      	ldr	r5, [pc, #52]	; (8004ca4 <__libc_init_array+0x38>)
 8004c70:	4c0d      	ldr	r4, [pc, #52]	; (8004ca8 <__libc_init_array+0x3c>)
 8004c72:	1b64      	subs	r4, r4, r5
 8004c74:	10a4      	asrs	r4, r4, #2
 8004c76:	2600      	movs	r6, #0
 8004c78:	42a6      	cmp	r6, r4
 8004c7a:	d109      	bne.n	8004c90 <__libc_init_array+0x24>
 8004c7c:	4d0b      	ldr	r5, [pc, #44]	; (8004cac <__libc_init_array+0x40>)
 8004c7e:	4c0c      	ldr	r4, [pc, #48]	; (8004cb0 <__libc_init_array+0x44>)
 8004c80:	f004 f8a2 	bl	8008dc8 <_init>
 8004c84:	1b64      	subs	r4, r4, r5
 8004c86:	10a4      	asrs	r4, r4, #2
 8004c88:	2600      	movs	r6, #0
 8004c8a:	42a6      	cmp	r6, r4
 8004c8c:	d105      	bne.n	8004c9a <__libc_init_array+0x2e>
 8004c8e:	bd70      	pop	{r4, r5, r6, pc}
 8004c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c94:	4798      	blx	r3
 8004c96:	3601      	adds	r6, #1
 8004c98:	e7ee      	b.n	8004c78 <__libc_init_array+0xc>
 8004c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c9e:	4798      	blx	r3
 8004ca0:	3601      	adds	r6, #1
 8004ca2:	e7f2      	b.n	8004c8a <__libc_init_array+0x1e>
 8004ca4:	080092c8 	.word	0x080092c8
 8004ca8:	080092c8 	.word	0x080092c8
 8004cac:	080092c8 	.word	0x080092c8
 8004cb0:	080092cc 	.word	0x080092cc

08004cb4 <memset>:
 8004cb4:	4402      	add	r2, r0
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d100      	bne.n	8004cbe <memset+0xa>
 8004cbc:	4770      	bx	lr
 8004cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8004cc2:	e7f9      	b.n	8004cb8 <memset+0x4>

08004cc4 <siprintf>:
 8004cc4:	b40e      	push	{r1, r2, r3}
 8004cc6:	b500      	push	{lr}
 8004cc8:	b09c      	sub	sp, #112	; 0x70
 8004cca:	ab1d      	add	r3, sp, #116	; 0x74
 8004ccc:	9002      	str	r0, [sp, #8]
 8004cce:	9006      	str	r0, [sp, #24]
 8004cd0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004cd4:	4809      	ldr	r0, [pc, #36]	; (8004cfc <siprintf+0x38>)
 8004cd6:	9107      	str	r1, [sp, #28]
 8004cd8:	9104      	str	r1, [sp, #16]
 8004cda:	4909      	ldr	r1, [pc, #36]	; (8004d00 <siprintf+0x3c>)
 8004cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ce0:	9105      	str	r1, [sp, #20]
 8004ce2:	6800      	ldr	r0, [r0, #0]
 8004ce4:	9301      	str	r3, [sp, #4]
 8004ce6:	a902      	add	r1, sp, #8
 8004ce8:	f002 f93a 	bl	8006f60 <_svfiprintf_r>
 8004cec:	9b02      	ldr	r3, [sp, #8]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	701a      	strb	r2, [r3, #0]
 8004cf2:	b01c      	add	sp, #112	; 0x70
 8004cf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cf8:	b003      	add	sp, #12
 8004cfa:	4770      	bx	lr
 8004cfc:	2000000c 	.word	0x2000000c
 8004d00:	ffff0208 	.word	0xffff0208

08004d04 <strchr>:
 8004d04:	b2c9      	uxtb	r1, r1
 8004d06:	4603      	mov	r3, r0
 8004d08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d0c:	b11a      	cbz	r2, 8004d16 <strchr+0x12>
 8004d0e:	428a      	cmp	r2, r1
 8004d10:	d1f9      	bne.n	8004d06 <strchr+0x2>
 8004d12:	4618      	mov	r0, r3
 8004d14:	4770      	bx	lr
 8004d16:	2900      	cmp	r1, #0
 8004d18:	bf18      	it	ne
 8004d1a:	2300      	movne	r3, #0
 8004d1c:	e7f9      	b.n	8004d12 <strchr+0xe>

08004d1e <strncpy>:
 8004d1e:	b510      	push	{r4, lr}
 8004d20:	3901      	subs	r1, #1
 8004d22:	4603      	mov	r3, r0
 8004d24:	b132      	cbz	r2, 8004d34 <strncpy+0x16>
 8004d26:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004d2a:	f803 4b01 	strb.w	r4, [r3], #1
 8004d2e:	3a01      	subs	r2, #1
 8004d30:	2c00      	cmp	r4, #0
 8004d32:	d1f7      	bne.n	8004d24 <strncpy+0x6>
 8004d34:	441a      	add	r2, r3
 8004d36:	2100      	movs	r1, #0
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d100      	bne.n	8004d3e <strncpy+0x20>
 8004d3c:	bd10      	pop	{r4, pc}
 8004d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d42:	e7f9      	b.n	8004d38 <strncpy+0x1a>

08004d44 <sulp>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	4604      	mov	r4, r0
 8004d48:	460d      	mov	r5, r1
 8004d4a:	ec45 4b10 	vmov	d0, r4, r5
 8004d4e:	4616      	mov	r6, r2
 8004d50:	f001 fe64 	bl	8006a1c <__ulp>
 8004d54:	ec51 0b10 	vmov	r0, r1, d0
 8004d58:	b17e      	cbz	r6, 8004d7a <sulp+0x36>
 8004d5a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004d5e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	dd09      	ble.n	8004d7a <sulp+0x36>
 8004d66:	051b      	lsls	r3, r3, #20
 8004d68:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004d6c:	2400      	movs	r4, #0
 8004d6e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004d72:	4622      	mov	r2, r4
 8004d74:	462b      	mov	r3, r5
 8004d76:	f7fb fc3f 	bl	80005f8 <__aeabi_dmul>
 8004d7a:	bd70      	pop	{r4, r5, r6, pc}
 8004d7c:	0000      	movs	r0, r0
	...

08004d80 <_strtod_l>:
 8004d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d84:	ed2d 8b02 	vpush	{d8}
 8004d88:	b09d      	sub	sp, #116	; 0x74
 8004d8a:	461f      	mov	r7, r3
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	9318      	str	r3, [sp, #96]	; 0x60
 8004d90:	4ba2      	ldr	r3, [pc, #648]	; (800501c <_strtod_l+0x29c>)
 8004d92:	9213      	str	r2, [sp, #76]	; 0x4c
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	9305      	str	r3, [sp, #20]
 8004d98:	4604      	mov	r4, r0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	4688      	mov	r8, r1
 8004d9e:	f7fb fa17 	bl	80001d0 <strlen>
 8004da2:	f04f 0a00 	mov.w	sl, #0
 8004da6:	4605      	mov	r5, r0
 8004da8:	f04f 0b00 	mov.w	fp, #0
 8004dac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004db0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004db2:	781a      	ldrb	r2, [r3, #0]
 8004db4:	2a2b      	cmp	r2, #43	; 0x2b
 8004db6:	d04e      	beq.n	8004e56 <_strtod_l+0xd6>
 8004db8:	d83b      	bhi.n	8004e32 <_strtod_l+0xb2>
 8004dba:	2a0d      	cmp	r2, #13
 8004dbc:	d834      	bhi.n	8004e28 <_strtod_l+0xa8>
 8004dbe:	2a08      	cmp	r2, #8
 8004dc0:	d834      	bhi.n	8004e2c <_strtod_l+0xac>
 8004dc2:	2a00      	cmp	r2, #0
 8004dc4:	d03e      	beq.n	8004e44 <_strtod_l+0xc4>
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	930a      	str	r3, [sp, #40]	; 0x28
 8004dca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8004dcc:	7833      	ldrb	r3, [r6, #0]
 8004dce:	2b30      	cmp	r3, #48	; 0x30
 8004dd0:	f040 80b0 	bne.w	8004f34 <_strtod_l+0x1b4>
 8004dd4:	7873      	ldrb	r3, [r6, #1]
 8004dd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004dda:	2b58      	cmp	r3, #88	; 0x58
 8004ddc:	d168      	bne.n	8004eb0 <_strtod_l+0x130>
 8004dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004de0:	9301      	str	r3, [sp, #4]
 8004de2:	ab18      	add	r3, sp, #96	; 0x60
 8004de4:	9702      	str	r7, [sp, #8]
 8004de6:	9300      	str	r3, [sp, #0]
 8004de8:	4a8d      	ldr	r2, [pc, #564]	; (8005020 <_strtod_l+0x2a0>)
 8004dea:	ab19      	add	r3, sp, #100	; 0x64
 8004dec:	a917      	add	r1, sp, #92	; 0x5c
 8004dee:	4620      	mov	r0, r4
 8004df0:	f000 ff7a 	bl	8005ce8 <__gethex>
 8004df4:	f010 0707 	ands.w	r7, r0, #7
 8004df8:	4605      	mov	r5, r0
 8004dfa:	d005      	beq.n	8004e08 <_strtod_l+0x88>
 8004dfc:	2f06      	cmp	r7, #6
 8004dfe:	d12c      	bne.n	8004e5a <_strtod_l+0xda>
 8004e00:	3601      	adds	r6, #1
 8004e02:	2300      	movs	r3, #0
 8004e04:	9617      	str	r6, [sp, #92]	; 0x5c
 8004e06:	930a      	str	r3, [sp, #40]	; 0x28
 8004e08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f040 8590 	bne.w	8005930 <_strtod_l+0xbb0>
 8004e10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e12:	b1eb      	cbz	r3, 8004e50 <_strtod_l+0xd0>
 8004e14:	4652      	mov	r2, sl
 8004e16:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004e1a:	ec43 2b10 	vmov	d0, r2, r3
 8004e1e:	b01d      	add	sp, #116	; 0x74
 8004e20:	ecbd 8b02 	vpop	{d8}
 8004e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e28:	2a20      	cmp	r2, #32
 8004e2a:	d1cc      	bne.n	8004dc6 <_strtod_l+0x46>
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e30:	e7be      	b.n	8004db0 <_strtod_l+0x30>
 8004e32:	2a2d      	cmp	r2, #45	; 0x2d
 8004e34:	d1c7      	bne.n	8004dc6 <_strtod_l+0x46>
 8004e36:	2201      	movs	r2, #1
 8004e38:	920a      	str	r2, [sp, #40]	; 0x28
 8004e3a:	1c5a      	adds	r2, r3, #1
 8004e3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8004e3e:	785b      	ldrb	r3, [r3, #1]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1c2      	bne.n	8004dca <_strtod_l+0x4a>
 8004e44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004e46:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f040 856e 	bne.w	800592c <_strtod_l+0xbac>
 8004e50:	4652      	mov	r2, sl
 8004e52:	465b      	mov	r3, fp
 8004e54:	e7e1      	b.n	8004e1a <_strtod_l+0x9a>
 8004e56:	2200      	movs	r2, #0
 8004e58:	e7ee      	b.n	8004e38 <_strtod_l+0xb8>
 8004e5a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004e5c:	b13a      	cbz	r2, 8004e6e <_strtod_l+0xee>
 8004e5e:	2135      	movs	r1, #53	; 0x35
 8004e60:	a81a      	add	r0, sp, #104	; 0x68
 8004e62:	f001 ff05 	bl	8006c70 <__copybits>
 8004e66:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004e68:	4620      	mov	r0, r4
 8004e6a:	f001 faa5 	bl	80063b8 <_Bfree>
 8004e6e:	3f01      	subs	r7, #1
 8004e70:	2f04      	cmp	r7, #4
 8004e72:	d806      	bhi.n	8004e82 <_strtod_l+0x102>
 8004e74:	e8df f007 	tbb	[pc, r7]
 8004e78:	1714030a 	.word	0x1714030a
 8004e7c:	0a          	.byte	0x0a
 8004e7d:	00          	.byte	0x00
 8004e7e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8004e82:	0728      	lsls	r0, r5, #28
 8004e84:	d5c0      	bpl.n	8004e08 <_strtod_l+0x88>
 8004e86:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004e8a:	e7bd      	b.n	8004e08 <_strtod_l+0x88>
 8004e8c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8004e90:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e92:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004e96:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004e9a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004e9e:	e7f0      	b.n	8004e82 <_strtod_l+0x102>
 8004ea0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8005024 <_strtod_l+0x2a4>
 8004ea4:	e7ed      	b.n	8004e82 <_strtod_l+0x102>
 8004ea6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004eaa:	f04f 3aff 	mov.w	sl, #4294967295
 8004eae:	e7e8      	b.n	8004e82 <_strtod_l+0x102>
 8004eb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004eb2:	1c5a      	adds	r2, r3, #1
 8004eb4:	9217      	str	r2, [sp, #92]	; 0x5c
 8004eb6:	785b      	ldrb	r3, [r3, #1]
 8004eb8:	2b30      	cmp	r3, #48	; 0x30
 8004eba:	d0f9      	beq.n	8004eb0 <_strtod_l+0x130>
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0a3      	beq.n	8004e08 <_strtod_l+0x88>
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	f04f 0900 	mov.w	r9, #0
 8004ec6:	9304      	str	r3, [sp, #16]
 8004ec8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004eca:	9308      	str	r3, [sp, #32]
 8004ecc:	f8cd 901c 	str.w	r9, [sp, #28]
 8004ed0:	464f      	mov	r7, r9
 8004ed2:	220a      	movs	r2, #10
 8004ed4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004ed6:	7806      	ldrb	r6, [r0, #0]
 8004ed8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004edc:	b2d9      	uxtb	r1, r3
 8004ede:	2909      	cmp	r1, #9
 8004ee0:	d92a      	bls.n	8004f38 <_strtod_l+0x1b8>
 8004ee2:	9905      	ldr	r1, [sp, #20]
 8004ee4:	462a      	mov	r2, r5
 8004ee6:	f002 faef 	bl	80074c8 <strncmp>
 8004eea:	b398      	cbz	r0, 8004f54 <_strtod_l+0x1d4>
 8004eec:	2000      	movs	r0, #0
 8004eee:	4632      	mov	r2, r6
 8004ef0:	463d      	mov	r5, r7
 8004ef2:	9005      	str	r0, [sp, #20]
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2a65      	cmp	r2, #101	; 0x65
 8004ef8:	d001      	beq.n	8004efe <_strtod_l+0x17e>
 8004efa:	2a45      	cmp	r2, #69	; 0x45
 8004efc:	d118      	bne.n	8004f30 <_strtod_l+0x1b0>
 8004efe:	b91d      	cbnz	r5, 8004f08 <_strtod_l+0x188>
 8004f00:	9a04      	ldr	r2, [sp, #16]
 8004f02:	4302      	orrs	r2, r0
 8004f04:	d09e      	beq.n	8004e44 <_strtod_l+0xc4>
 8004f06:	2500      	movs	r5, #0
 8004f08:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8004f0c:	f108 0201 	add.w	r2, r8, #1
 8004f10:	9217      	str	r2, [sp, #92]	; 0x5c
 8004f12:	f898 2001 	ldrb.w	r2, [r8, #1]
 8004f16:	2a2b      	cmp	r2, #43	; 0x2b
 8004f18:	d075      	beq.n	8005006 <_strtod_l+0x286>
 8004f1a:	2a2d      	cmp	r2, #45	; 0x2d
 8004f1c:	d07b      	beq.n	8005016 <_strtod_l+0x296>
 8004f1e:	f04f 0c00 	mov.w	ip, #0
 8004f22:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004f26:	2909      	cmp	r1, #9
 8004f28:	f240 8082 	bls.w	8005030 <_strtod_l+0x2b0>
 8004f2c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004f30:	2600      	movs	r6, #0
 8004f32:	e09d      	b.n	8005070 <_strtod_l+0x2f0>
 8004f34:	2300      	movs	r3, #0
 8004f36:	e7c4      	b.n	8004ec2 <_strtod_l+0x142>
 8004f38:	2f08      	cmp	r7, #8
 8004f3a:	bfd8      	it	le
 8004f3c:	9907      	ldrle	r1, [sp, #28]
 8004f3e:	f100 0001 	add.w	r0, r0, #1
 8004f42:	bfda      	itte	le
 8004f44:	fb02 3301 	mlale	r3, r2, r1, r3
 8004f48:	9307      	strle	r3, [sp, #28]
 8004f4a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004f4e:	3701      	adds	r7, #1
 8004f50:	9017      	str	r0, [sp, #92]	; 0x5c
 8004f52:	e7bf      	b.n	8004ed4 <_strtod_l+0x154>
 8004f54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004f56:	195a      	adds	r2, r3, r5
 8004f58:	9217      	str	r2, [sp, #92]	; 0x5c
 8004f5a:	5d5a      	ldrb	r2, [r3, r5]
 8004f5c:	2f00      	cmp	r7, #0
 8004f5e:	d037      	beq.n	8004fd0 <_strtod_l+0x250>
 8004f60:	9005      	str	r0, [sp, #20]
 8004f62:	463d      	mov	r5, r7
 8004f64:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004f68:	2b09      	cmp	r3, #9
 8004f6a:	d912      	bls.n	8004f92 <_strtod_l+0x212>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e7c2      	b.n	8004ef6 <_strtod_l+0x176>
 8004f70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004f72:	1c5a      	adds	r2, r3, #1
 8004f74:	9217      	str	r2, [sp, #92]	; 0x5c
 8004f76:	785a      	ldrb	r2, [r3, #1]
 8004f78:	3001      	adds	r0, #1
 8004f7a:	2a30      	cmp	r2, #48	; 0x30
 8004f7c:	d0f8      	beq.n	8004f70 <_strtod_l+0x1f0>
 8004f7e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004f82:	2b08      	cmp	r3, #8
 8004f84:	f200 84d9 	bhi.w	800593a <_strtod_l+0xbba>
 8004f88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004f8a:	9005      	str	r0, [sp, #20]
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	9308      	str	r3, [sp, #32]
 8004f90:	4605      	mov	r5, r0
 8004f92:	3a30      	subs	r2, #48	; 0x30
 8004f94:	f100 0301 	add.w	r3, r0, #1
 8004f98:	d014      	beq.n	8004fc4 <_strtod_l+0x244>
 8004f9a:	9905      	ldr	r1, [sp, #20]
 8004f9c:	4419      	add	r1, r3
 8004f9e:	9105      	str	r1, [sp, #20]
 8004fa0:	462b      	mov	r3, r5
 8004fa2:	eb00 0e05 	add.w	lr, r0, r5
 8004fa6:	210a      	movs	r1, #10
 8004fa8:	4573      	cmp	r3, lr
 8004faa:	d113      	bne.n	8004fd4 <_strtod_l+0x254>
 8004fac:	182b      	adds	r3, r5, r0
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	f105 0501 	add.w	r5, r5, #1
 8004fb4:	4405      	add	r5, r0
 8004fb6:	dc1c      	bgt.n	8004ff2 <_strtod_l+0x272>
 8004fb8:	9907      	ldr	r1, [sp, #28]
 8004fba:	230a      	movs	r3, #10
 8004fbc:	fb03 2301 	mla	r3, r3, r1, r2
 8004fc0:	9307      	str	r3, [sp, #28]
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004fc6:	1c51      	adds	r1, r2, #1
 8004fc8:	9117      	str	r1, [sp, #92]	; 0x5c
 8004fca:	7852      	ldrb	r2, [r2, #1]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	e7c9      	b.n	8004f64 <_strtod_l+0x1e4>
 8004fd0:	4638      	mov	r0, r7
 8004fd2:	e7d2      	b.n	8004f7a <_strtod_l+0x1fa>
 8004fd4:	2b08      	cmp	r3, #8
 8004fd6:	dc04      	bgt.n	8004fe2 <_strtod_l+0x262>
 8004fd8:	9e07      	ldr	r6, [sp, #28]
 8004fda:	434e      	muls	r6, r1
 8004fdc:	9607      	str	r6, [sp, #28]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	e7e2      	b.n	8004fa8 <_strtod_l+0x228>
 8004fe2:	f103 0c01 	add.w	ip, r3, #1
 8004fe6:	f1bc 0f10 	cmp.w	ip, #16
 8004fea:	bfd8      	it	le
 8004fec:	fb01 f909 	mulle.w	r9, r1, r9
 8004ff0:	e7f5      	b.n	8004fde <_strtod_l+0x25e>
 8004ff2:	2d10      	cmp	r5, #16
 8004ff4:	bfdc      	itt	le
 8004ff6:	230a      	movle	r3, #10
 8004ff8:	fb03 2909 	mlale	r9, r3, r9, r2
 8004ffc:	e7e1      	b.n	8004fc2 <_strtod_l+0x242>
 8004ffe:	2300      	movs	r3, #0
 8005000:	9305      	str	r3, [sp, #20]
 8005002:	2301      	movs	r3, #1
 8005004:	e77c      	b.n	8004f00 <_strtod_l+0x180>
 8005006:	f04f 0c00 	mov.w	ip, #0
 800500a:	f108 0202 	add.w	r2, r8, #2
 800500e:	9217      	str	r2, [sp, #92]	; 0x5c
 8005010:	f898 2002 	ldrb.w	r2, [r8, #2]
 8005014:	e785      	b.n	8004f22 <_strtod_l+0x1a2>
 8005016:	f04f 0c01 	mov.w	ip, #1
 800501a:	e7f6      	b.n	800500a <_strtod_l+0x28a>
 800501c:	08008f08 	.word	0x08008f08
 8005020:	08008e3c 	.word	0x08008e3c
 8005024:	7ff00000 	.word	0x7ff00000
 8005028:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800502a:	1c51      	adds	r1, r2, #1
 800502c:	9117      	str	r1, [sp, #92]	; 0x5c
 800502e:	7852      	ldrb	r2, [r2, #1]
 8005030:	2a30      	cmp	r2, #48	; 0x30
 8005032:	d0f9      	beq.n	8005028 <_strtod_l+0x2a8>
 8005034:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005038:	2908      	cmp	r1, #8
 800503a:	f63f af79 	bhi.w	8004f30 <_strtod_l+0x1b0>
 800503e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005042:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005044:	9206      	str	r2, [sp, #24]
 8005046:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005048:	1c51      	adds	r1, r2, #1
 800504a:	9117      	str	r1, [sp, #92]	; 0x5c
 800504c:	7852      	ldrb	r2, [r2, #1]
 800504e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005052:	2e09      	cmp	r6, #9
 8005054:	d937      	bls.n	80050c6 <_strtod_l+0x346>
 8005056:	9e06      	ldr	r6, [sp, #24]
 8005058:	1b89      	subs	r1, r1, r6
 800505a:	2908      	cmp	r1, #8
 800505c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005060:	dc02      	bgt.n	8005068 <_strtod_l+0x2e8>
 8005062:	4576      	cmp	r6, lr
 8005064:	bfa8      	it	ge
 8005066:	4676      	movge	r6, lr
 8005068:	f1bc 0f00 	cmp.w	ip, #0
 800506c:	d000      	beq.n	8005070 <_strtod_l+0x2f0>
 800506e:	4276      	negs	r6, r6
 8005070:	2d00      	cmp	r5, #0
 8005072:	d14d      	bne.n	8005110 <_strtod_l+0x390>
 8005074:	9904      	ldr	r1, [sp, #16]
 8005076:	4301      	orrs	r1, r0
 8005078:	f47f aec6 	bne.w	8004e08 <_strtod_l+0x88>
 800507c:	2b00      	cmp	r3, #0
 800507e:	f47f aee1 	bne.w	8004e44 <_strtod_l+0xc4>
 8005082:	2a69      	cmp	r2, #105	; 0x69
 8005084:	d027      	beq.n	80050d6 <_strtod_l+0x356>
 8005086:	dc24      	bgt.n	80050d2 <_strtod_l+0x352>
 8005088:	2a49      	cmp	r2, #73	; 0x49
 800508a:	d024      	beq.n	80050d6 <_strtod_l+0x356>
 800508c:	2a4e      	cmp	r2, #78	; 0x4e
 800508e:	f47f aed9 	bne.w	8004e44 <_strtod_l+0xc4>
 8005092:	499f      	ldr	r1, [pc, #636]	; (8005310 <_strtod_l+0x590>)
 8005094:	a817      	add	r0, sp, #92	; 0x5c
 8005096:	f001 f87f 	bl	8006198 <__match>
 800509a:	2800      	cmp	r0, #0
 800509c:	f43f aed2 	beq.w	8004e44 <_strtod_l+0xc4>
 80050a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	2b28      	cmp	r3, #40	; 0x28
 80050a6:	d12d      	bne.n	8005104 <_strtod_l+0x384>
 80050a8:	499a      	ldr	r1, [pc, #616]	; (8005314 <_strtod_l+0x594>)
 80050aa:	aa1a      	add	r2, sp, #104	; 0x68
 80050ac:	a817      	add	r0, sp, #92	; 0x5c
 80050ae:	f001 f887 	bl	80061c0 <__hexnan>
 80050b2:	2805      	cmp	r0, #5
 80050b4:	d126      	bne.n	8005104 <_strtod_l+0x384>
 80050b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050b8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80050bc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80050c0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80050c4:	e6a0      	b.n	8004e08 <_strtod_l+0x88>
 80050c6:	210a      	movs	r1, #10
 80050c8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80050cc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80050d0:	e7b9      	b.n	8005046 <_strtod_l+0x2c6>
 80050d2:	2a6e      	cmp	r2, #110	; 0x6e
 80050d4:	e7db      	b.n	800508e <_strtod_l+0x30e>
 80050d6:	4990      	ldr	r1, [pc, #576]	; (8005318 <_strtod_l+0x598>)
 80050d8:	a817      	add	r0, sp, #92	; 0x5c
 80050da:	f001 f85d 	bl	8006198 <__match>
 80050de:	2800      	cmp	r0, #0
 80050e0:	f43f aeb0 	beq.w	8004e44 <_strtod_l+0xc4>
 80050e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80050e6:	498d      	ldr	r1, [pc, #564]	; (800531c <_strtod_l+0x59c>)
 80050e8:	3b01      	subs	r3, #1
 80050ea:	a817      	add	r0, sp, #92	; 0x5c
 80050ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80050ee:	f001 f853 	bl	8006198 <__match>
 80050f2:	b910      	cbnz	r0, 80050fa <_strtod_l+0x37a>
 80050f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80050f6:	3301      	adds	r3, #1
 80050f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80050fa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800532c <_strtod_l+0x5ac>
 80050fe:	f04f 0a00 	mov.w	sl, #0
 8005102:	e681      	b.n	8004e08 <_strtod_l+0x88>
 8005104:	4886      	ldr	r0, [pc, #536]	; (8005320 <_strtod_l+0x5a0>)
 8005106:	f002 f9bf 	bl	8007488 <nan>
 800510a:	ec5b ab10 	vmov	sl, fp, d0
 800510e:	e67b      	b.n	8004e08 <_strtod_l+0x88>
 8005110:	9b05      	ldr	r3, [sp, #20]
 8005112:	9807      	ldr	r0, [sp, #28]
 8005114:	1af3      	subs	r3, r6, r3
 8005116:	2f00      	cmp	r7, #0
 8005118:	bf08      	it	eq
 800511a:	462f      	moveq	r7, r5
 800511c:	2d10      	cmp	r5, #16
 800511e:	9306      	str	r3, [sp, #24]
 8005120:	46a8      	mov	r8, r5
 8005122:	bfa8      	it	ge
 8005124:	f04f 0810 	movge.w	r8, #16
 8005128:	f7fb f9ec 	bl	8000504 <__aeabi_ui2d>
 800512c:	2d09      	cmp	r5, #9
 800512e:	4682      	mov	sl, r0
 8005130:	468b      	mov	fp, r1
 8005132:	dd13      	ble.n	800515c <_strtod_l+0x3dc>
 8005134:	4b7b      	ldr	r3, [pc, #492]	; (8005324 <_strtod_l+0x5a4>)
 8005136:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800513a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800513e:	f7fb fa5b 	bl	80005f8 <__aeabi_dmul>
 8005142:	4682      	mov	sl, r0
 8005144:	4648      	mov	r0, r9
 8005146:	468b      	mov	fp, r1
 8005148:	f7fb f9dc 	bl	8000504 <__aeabi_ui2d>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4650      	mov	r0, sl
 8005152:	4659      	mov	r1, fp
 8005154:	f7fb f89a 	bl	800028c <__adddf3>
 8005158:	4682      	mov	sl, r0
 800515a:	468b      	mov	fp, r1
 800515c:	2d0f      	cmp	r5, #15
 800515e:	dc38      	bgt.n	80051d2 <_strtod_l+0x452>
 8005160:	9b06      	ldr	r3, [sp, #24]
 8005162:	2b00      	cmp	r3, #0
 8005164:	f43f ae50 	beq.w	8004e08 <_strtod_l+0x88>
 8005168:	dd24      	ble.n	80051b4 <_strtod_l+0x434>
 800516a:	2b16      	cmp	r3, #22
 800516c:	dc0b      	bgt.n	8005186 <_strtod_l+0x406>
 800516e:	496d      	ldr	r1, [pc, #436]	; (8005324 <_strtod_l+0x5a4>)
 8005170:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005174:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005178:	4652      	mov	r2, sl
 800517a:	465b      	mov	r3, fp
 800517c:	f7fb fa3c 	bl	80005f8 <__aeabi_dmul>
 8005180:	4682      	mov	sl, r0
 8005182:	468b      	mov	fp, r1
 8005184:	e640      	b.n	8004e08 <_strtod_l+0x88>
 8005186:	9a06      	ldr	r2, [sp, #24]
 8005188:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800518c:	4293      	cmp	r3, r2
 800518e:	db20      	blt.n	80051d2 <_strtod_l+0x452>
 8005190:	4c64      	ldr	r4, [pc, #400]	; (8005324 <_strtod_l+0x5a4>)
 8005192:	f1c5 050f 	rsb	r5, r5, #15
 8005196:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800519a:	4652      	mov	r2, sl
 800519c:	465b      	mov	r3, fp
 800519e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051a2:	f7fb fa29 	bl	80005f8 <__aeabi_dmul>
 80051a6:	9b06      	ldr	r3, [sp, #24]
 80051a8:	1b5d      	subs	r5, r3, r5
 80051aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80051ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 80051b2:	e7e3      	b.n	800517c <_strtod_l+0x3fc>
 80051b4:	9b06      	ldr	r3, [sp, #24]
 80051b6:	3316      	adds	r3, #22
 80051b8:	db0b      	blt.n	80051d2 <_strtod_l+0x452>
 80051ba:	9b05      	ldr	r3, [sp, #20]
 80051bc:	1b9e      	subs	r6, r3, r6
 80051be:	4b59      	ldr	r3, [pc, #356]	; (8005324 <_strtod_l+0x5a4>)
 80051c0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80051c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80051c8:	4650      	mov	r0, sl
 80051ca:	4659      	mov	r1, fp
 80051cc:	f7fb fb3e 	bl	800084c <__aeabi_ddiv>
 80051d0:	e7d6      	b.n	8005180 <_strtod_l+0x400>
 80051d2:	9b06      	ldr	r3, [sp, #24]
 80051d4:	eba5 0808 	sub.w	r8, r5, r8
 80051d8:	4498      	add	r8, r3
 80051da:	f1b8 0f00 	cmp.w	r8, #0
 80051de:	dd74      	ble.n	80052ca <_strtod_l+0x54a>
 80051e0:	f018 030f 	ands.w	r3, r8, #15
 80051e4:	d00a      	beq.n	80051fc <_strtod_l+0x47c>
 80051e6:	494f      	ldr	r1, [pc, #316]	; (8005324 <_strtod_l+0x5a4>)
 80051e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80051ec:	4652      	mov	r2, sl
 80051ee:	465b      	mov	r3, fp
 80051f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051f4:	f7fb fa00 	bl	80005f8 <__aeabi_dmul>
 80051f8:	4682      	mov	sl, r0
 80051fa:	468b      	mov	fp, r1
 80051fc:	f038 080f 	bics.w	r8, r8, #15
 8005200:	d04f      	beq.n	80052a2 <_strtod_l+0x522>
 8005202:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005206:	dd22      	ble.n	800524e <_strtod_l+0x4ce>
 8005208:	2500      	movs	r5, #0
 800520a:	462e      	mov	r6, r5
 800520c:	9507      	str	r5, [sp, #28]
 800520e:	9505      	str	r5, [sp, #20]
 8005210:	2322      	movs	r3, #34	; 0x22
 8005212:	f8df b118 	ldr.w	fp, [pc, #280]	; 800532c <_strtod_l+0x5ac>
 8005216:	6023      	str	r3, [r4, #0]
 8005218:	f04f 0a00 	mov.w	sl, #0
 800521c:	9b07      	ldr	r3, [sp, #28]
 800521e:	2b00      	cmp	r3, #0
 8005220:	f43f adf2 	beq.w	8004e08 <_strtod_l+0x88>
 8005224:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005226:	4620      	mov	r0, r4
 8005228:	f001 f8c6 	bl	80063b8 <_Bfree>
 800522c:	9905      	ldr	r1, [sp, #20]
 800522e:	4620      	mov	r0, r4
 8005230:	f001 f8c2 	bl	80063b8 <_Bfree>
 8005234:	4631      	mov	r1, r6
 8005236:	4620      	mov	r0, r4
 8005238:	f001 f8be 	bl	80063b8 <_Bfree>
 800523c:	9907      	ldr	r1, [sp, #28]
 800523e:	4620      	mov	r0, r4
 8005240:	f001 f8ba 	bl	80063b8 <_Bfree>
 8005244:	4629      	mov	r1, r5
 8005246:	4620      	mov	r0, r4
 8005248:	f001 f8b6 	bl	80063b8 <_Bfree>
 800524c:	e5dc      	b.n	8004e08 <_strtod_l+0x88>
 800524e:	4b36      	ldr	r3, [pc, #216]	; (8005328 <_strtod_l+0x5a8>)
 8005250:	9304      	str	r3, [sp, #16]
 8005252:	2300      	movs	r3, #0
 8005254:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005258:	4650      	mov	r0, sl
 800525a:	4659      	mov	r1, fp
 800525c:	4699      	mov	r9, r3
 800525e:	f1b8 0f01 	cmp.w	r8, #1
 8005262:	dc21      	bgt.n	80052a8 <_strtod_l+0x528>
 8005264:	b10b      	cbz	r3, 800526a <_strtod_l+0x4ea>
 8005266:	4682      	mov	sl, r0
 8005268:	468b      	mov	fp, r1
 800526a:	4b2f      	ldr	r3, [pc, #188]	; (8005328 <_strtod_l+0x5a8>)
 800526c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005270:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005274:	4652      	mov	r2, sl
 8005276:	465b      	mov	r3, fp
 8005278:	e9d9 0100 	ldrd	r0, r1, [r9]
 800527c:	f7fb f9bc 	bl	80005f8 <__aeabi_dmul>
 8005280:	4b2a      	ldr	r3, [pc, #168]	; (800532c <_strtod_l+0x5ac>)
 8005282:	460a      	mov	r2, r1
 8005284:	400b      	ands	r3, r1
 8005286:	492a      	ldr	r1, [pc, #168]	; (8005330 <_strtod_l+0x5b0>)
 8005288:	428b      	cmp	r3, r1
 800528a:	4682      	mov	sl, r0
 800528c:	d8bc      	bhi.n	8005208 <_strtod_l+0x488>
 800528e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005292:	428b      	cmp	r3, r1
 8005294:	bf86      	itte	hi
 8005296:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005334 <_strtod_l+0x5b4>
 800529a:	f04f 3aff 	movhi.w	sl, #4294967295
 800529e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80052a2:	2300      	movs	r3, #0
 80052a4:	9304      	str	r3, [sp, #16]
 80052a6:	e084      	b.n	80053b2 <_strtod_l+0x632>
 80052a8:	f018 0f01 	tst.w	r8, #1
 80052ac:	d005      	beq.n	80052ba <_strtod_l+0x53a>
 80052ae:	9b04      	ldr	r3, [sp, #16]
 80052b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b4:	f7fb f9a0 	bl	80005f8 <__aeabi_dmul>
 80052b8:	2301      	movs	r3, #1
 80052ba:	9a04      	ldr	r2, [sp, #16]
 80052bc:	3208      	adds	r2, #8
 80052be:	f109 0901 	add.w	r9, r9, #1
 80052c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80052c6:	9204      	str	r2, [sp, #16]
 80052c8:	e7c9      	b.n	800525e <_strtod_l+0x4de>
 80052ca:	d0ea      	beq.n	80052a2 <_strtod_l+0x522>
 80052cc:	f1c8 0800 	rsb	r8, r8, #0
 80052d0:	f018 020f 	ands.w	r2, r8, #15
 80052d4:	d00a      	beq.n	80052ec <_strtod_l+0x56c>
 80052d6:	4b13      	ldr	r3, [pc, #76]	; (8005324 <_strtod_l+0x5a4>)
 80052d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052dc:	4650      	mov	r0, sl
 80052de:	4659      	mov	r1, fp
 80052e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e4:	f7fb fab2 	bl	800084c <__aeabi_ddiv>
 80052e8:	4682      	mov	sl, r0
 80052ea:	468b      	mov	fp, r1
 80052ec:	ea5f 1828 	movs.w	r8, r8, asr #4
 80052f0:	d0d7      	beq.n	80052a2 <_strtod_l+0x522>
 80052f2:	f1b8 0f1f 	cmp.w	r8, #31
 80052f6:	dd1f      	ble.n	8005338 <_strtod_l+0x5b8>
 80052f8:	2500      	movs	r5, #0
 80052fa:	462e      	mov	r6, r5
 80052fc:	9507      	str	r5, [sp, #28]
 80052fe:	9505      	str	r5, [sp, #20]
 8005300:	2322      	movs	r3, #34	; 0x22
 8005302:	f04f 0a00 	mov.w	sl, #0
 8005306:	f04f 0b00 	mov.w	fp, #0
 800530a:	6023      	str	r3, [r4, #0]
 800530c:	e786      	b.n	800521c <_strtod_l+0x49c>
 800530e:	bf00      	nop
 8005310:	08008e37 	.word	0x08008e37
 8005314:	08008e50 	.word	0x08008e50
 8005318:	08008e34 	.word	0x08008e34
 800531c:	080091ff 	.word	0x080091ff
 8005320:	080090fa 	.word	0x080090fa
 8005324:	08008fb8 	.word	0x08008fb8
 8005328:	08008f90 	.word	0x08008f90
 800532c:	7ff00000 	.word	0x7ff00000
 8005330:	7ca00000 	.word	0x7ca00000
 8005334:	7fefffff 	.word	0x7fefffff
 8005338:	f018 0310 	ands.w	r3, r8, #16
 800533c:	bf18      	it	ne
 800533e:	236a      	movne	r3, #106	; 0x6a
 8005340:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80056f0 <_strtod_l+0x970>
 8005344:	9304      	str	r3, [sp, #16]
 8005346:	4650      	mov	r0, sl
 8005348:	4659      	mov	r1, fp
 800534a:	2300      	movs	r3, #0
 800534c:	f018 0f01 	tst.w	r8, #1
 8005350:	d004      	beq.n	800535c <_strtod_l+0x5dc>
 8005352:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005356:	f7fb f94f 	bl	80005f8 <__aeabi_dmul>
 800535a:	2301      	movs	r3, #1
 800535c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005360:	f109 0908 	add.w	r9, r9, #8
 8005364:	d1f2      	bne.n	800534c <_strtod_l+0x5cc>
 8005366:	b10b      	cbz	r3, 800536c <_strtod_l+0x5ec>
 8005368:	4682      	mov	sl, r0
 800536a:	468b      	mov	fp, r1
 800536c:	9b04      	ldr	r3, [sp, #16]
 800536e:	b1c3      	cbz	r3, 80053a2 <_strtod_l+0x622>
 8005370:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005374:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005378:	2b00      	cmp	r3, #0
 800537a:	4659      	mov	r1, fp
 800537c:	dd11      	ble.n	80053a2 <_strtod_l+0x622>
 800537e:	2b1f      	cmp	r3, #31
 8005380:	f340 8124 	ble.w	80055cc <_strtod_l+0x84c>
 8005384:	2b34      	cmp	r3, #52	; 0x34
 8005386:	bfde      	ittt	le
 8005388:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800538c:	f04f 33ff 	movle.w	r3, #4294967295
 8005390:	fa03 f202 	lslle.w	r2, r3, r2
 8005394:	f04f 0a00 	mov.w	sl, #0
 8005398:	bfcc      	ite	gt
 800539a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800539e:	ea02 0b01 	andle.w	fp, r2, r1
 80053a2:	2200      	movs	r2, #0
 80053a4:	2300      	movs	r3, #0
 80053a6:	4650      	mov	r0, sl
 80053a8:	4659      	mov	r1, fp
 80053aa:	f7fb fb8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d1a2      	bne.n	80052f8 <_strtod_l+0x578>
 80053b2:	9b07      	ldr	r3, [sp, #28]
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	9908      	ldr	r1, [sp, #32]
 80053b8:	462b      	mov	r3, r5
 80053ba:	463a      	mov	r2, r7
 80053bc:	4620      	mov	r0, r4
 80053be:	f001 f863 	bl	8006488 <__s2b>
 80053c2:	9007      	str	r0, [sp, #28]
 80053c4:	2800      	cmp	r0, #0
 80053c6:	f43f af1f 	beq.w	8005208 <_strtod_l+0x488>
 80053ca:	9b05      	ldr	r3, [sp, #20]
 80053cc:	1b9e      	subs	r6, r3, r6
 80053ce:	9b06      	ldr	r3, [sp, #24]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bfb4      	ite	lt
 80053d4:	4633      	movlt	r3, r6
 80053d6:	2300      	movge	r3, #0
 80053d8:	930c      	str	r3, [sp, #48]	; 0x30
 80053da:	9b06      	ldr	r3, [sp, #24]
 80053dc:	2500      	movs	r5, #0
 80053de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80053e2:	9312      	str	r3, [sp, #72]	; 0x48
 80053e4:	462e      	mov	r6, r5
 80053e6:	9b07      	ldr	r3, [sp, #28]
 80053e8:	4620      	mov	r0, r4
 80053ea:	6859      	ldr	r1, [r3, #4]
 80053ec:	f000 ffa4 	bl	8006338 <_Balloc>
 80053f0:	9005      	str	r0, [sp, #20]
 80053f2:	2800      	cmp	r0, #0
 80053f4:	f43f af0c 	beq.w	8005210 <_strtod_l+0x490>
 80053f8:	9b07      	ldr	r3, [sp, #28]
 80053fa:	691a      	ldr	r2, [r3, #16]
 80053fc:	3202      	adds	r2, #2
 80053fe:	f103 010c 	add.w	r1, r3, #12
 8005402:	0092      	lsls	r2, r2, #2
 8005404:	300c      	adds	r0, #12
 8005406:	f000 ff89 	bl	800631c <memcpy>
 800540a:	ec4b ab10 	vmov	d0, sl, fp
 800540e:	aa1a      	add	r2, sp, #104	; 0x68
 8005410:	a919      	add	r1, sp, #100	; 0x64
 8005412:	4620      	mov	r0, r4
 8005414:	f001 fb7e 	bl	8006b14 <__d2b>
 8005418:	ec4b ab18 	vmov	d8, sl, fp
 800541c:	9018      	str	r0, [sp, #96]	; 0x60
 800541e:	2800      	cmp	r0, #0
 8005420:	f43f aef6 	beq.w	8005210 <_strtod_l+0x490>
 8005424:	2101      	movs	r1, #1
 8005426:	4620      	mov	r0, r4
 8005428:	f001 f8c8 	bl	80065bc <__i2b>
 800542c:	4606      	mov	r6, r0
 800542e:	2800      	cmp	r0, #0
 8005430:	f43f aeee 	beq.w	8005210 <_strtod_l+0x490>
 8005434:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005436:	9904      	ldr	r1, [sp, #16]
 8005438:	2b00      	cmp	r3, #0
 800543a:	bfab      	itete	ge
 800543c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800543e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005440:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005442:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005446:	bfac      	ite	ge
 8005448:	eb03 0902 	addge.w	r9, r3, r2
 800544c:	1ad7      	sublt	r7, r2, r3
 800544e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005450:	eba3 0801 	sub.w	r8, r3, r1
 8005454:	4490      	add	r8, r2
 8005456:	4ba1      	ldr	r3, [pc, #644]	; (80056dc <_strtod_l+0x95c>)
 8005458:	f108 38ff 	add.w	r8, r8, #4294967295
 800545c:	4598      	cmp	r8, r3
 800545e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005462:	f280 80c7 	bge.w	80055f4 <_strtod_l+0x874>
 8005466:	eba3 0308 	sub.w	r3, r3, r8
 800546a:	2b1f      	cmp	r3, #31
 800546c:	eba2 0203 	sub.w	r2, r2, r3
 8005470:	f04f 0101 	mov.w	r1, #1
 8005474:	f300 80b1 	bgt.w	80055da <_strtod_l+0x85a>
 8005478:	fa01 f303 	lsl.w	r3, r1, r3
 800547c:	930d      	str	r3, [sp, #52]	; 0x34
 800547e:	2300      	movs	r3, #0
 8005480:	9308      	str	r3, [sp, #32]
 8005482:	eb09 0802 	add.w	r8, r9, r2
 8005486:	9b04      	ldr	r3, [sp, #16]
 8005488:	45c1      	cmp	r9, r8
 800548a:	4417      	add	r7, r2
 800548c:	441f      	add	r7, r3
 800548e:	464b      	mov	r3, r9
 8005490:	bfa8      	it	ge
 8005492:	4643      	movge	r3, r8
 8005494:	42bb      	cmp	r3, r7
 8005496:	bfa8      	it	ge
 8005498:	463b      	movge	r3, r7
 800549a:	2b00      	cmp	r3, #0
 800549c:	bfc2      	ittt	gt
 800549e:	eba8 0803 	subgt.w	r8, r8, r3
 80054a2:	1aff      	subgt	r7, r7, r3
 80054a4:	eba9 0903 	subgt.w	r9, r9, r3
 80054a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	dd17      	ble.n	80054de <_strtod_l+0x75e>
 80054ae:	4631      	mov	r1, r6
 80054b0:	461a      	mov	r2, r3
 80054b2:	4620      	mov	r0, r4
 80054b4:	f001 f942 	bl	800673c <__pow5mult>
 80054b8:	4606      	mov	r6, r0
 80054ba:	2800      	cmp	r0, #0
 80054bc:	f43f aea8 	beq.w	8005210 <_strtod_l+0x490>
 80054c0:	4601      	mov	r1, r0
 80054c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80054c4:	4620      	mov	r0, r4
 80054c6:	f001 f88f 	bl	80065e8 <__multiply>
 80054ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80054cc:	2800      	cmp	r0, #0
 80054ce:	f43f ae9f 	beq.w	8005210 <_strtod_l+0x490>
 80054d2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80054d4:	4620      	mov	r0, r4
 80054d6:	f000 ff6f 	bl	80063b8 <_Bfree>
 80054da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054dc:	9318      	str	r3, [sp, #96]	; 0x60
 80054de:	f1b8 0f00 	cmp.w	r8, #0
 80054e2:	f300 808c 	bgt.w	80055fe <_strtod_l+0x87e>
 80054e6:	9b06      	ldr	r3, [sp, #24]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	dd08      	ble.n	80054fe <_strtod_l+0x77e>
 80054ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80054ee:	9905      	ldr	r1, [sp, #20]
 80054f0:	4620      	mov	r0, r4
 80054f2:	f001 f923 	bl	800673c <__pow5mult>
 80054f6:	9005      	str	r0, [sp, #20]
 80054f8:	2800      	cmp	r0, #0
 80054fa:	f43f ae89 	beq.w	8005210 <_strtod_l+0x490>
 80054fe:	2f00      	cmp	r7, #0
 8005500:	dd08      	ble.n	8005514 <_strtod_l+0x794>
 8005502:	9905      	ldr	r1, [sp, #20]
 8005504:	463a      	mov	r2, r7
 8005506:	4620      	mov	r0, r4
 8005508:	f001 f972 	bl	80067f0 <__lshift>
 800550c:	9005      	str	r0, [sp, #20]
 800550e:	2800      	cmp	r0, #0
 8005510:	f43f ae7e 	beq.w	8005210 <_strtod_l+0x490>
 8005514:	f1b9 0f00 	cmp.w	r9, #0
 8005518:	dd08      	ble.n	800552c <_strtod_l+0x7ac>
 800551a:	4631      	mov	r1, r6
 800551c:	464a      	mov	r2, r9
 800551e:	4620      	mov	r0, r4
 8005520:	f001 f966 	bl	80067f0 <__lshift>
 8005524:	4606      	mov	r6, r0
 8005526:	2800      	cmp	r0, #0
 8005528:	f43f ae72 	beq.w	8005210 <_strtod_l+0x490>
 800552c:	9a05      	ldr	r2, [sp, #20]
 800552e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005530:	4620      	mov	r0, r4
 8005532:	f001 f9e9 	bl	8006908 <__mdiff>
 8005536:	4605      	mov	r5, r0
 8005538:	2800      	cmp	r0, #0
 800553a:	f43f ae69 	beq.w	8005210 <_strtod_l+0x490>
 800553e:	68c3      	ldr	r3, [r0, #12]
 8005540:	930b      	str	r3, [sp, #44]	; 0x2c
 8005542:	2300      	movs	r3, #0
 8005544:	60c3      	str	r3, [r0, #12]
 8005546:	4631      	mov	r1, r6
 8005548:	f001 f9c2 	bl	80068d0 <__mcmp>
 800554c:	2800      	cmp	r0, #0
 800554e:	da60      	bge.n	8005612 <_strtod_l+0x892>
 8005550:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005552:	ea53 030a 	orrs.w	r3, r3, sl
 8005556:	f040 8082 	bne.w	800565e <_strtod_l+0x8de>
 800555a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800555e:	2b00      	cmp	r3, #0
 8005560:	d17d      	bne.n	800565e <_strtod_l+0x8de>
 8005562:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005566:	0d1b      	lsrs	r3, r3, #20
 8005568:	051b      	lsls	r3, r3, #20
 800556a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800556e:	d976      	bls.n	800565e <_strtod_l+0x8de>
 8005570:	696b      	ldr	r3, [r5, #20]
 8005572:	b913      	cbnz	r3, 800557a <_strtod_l+0x7fa>
 8005574:	692b      	ldr	r3, [r5, #16]
 8005576:	2b01      	cmp	r3, #1
 8005578:	dd71      	ble.n	800565e <_strtod_l+0x8de>
 800557a:	4629      	mov	r1, r5
 800557c:	2201      	movs	r2, #1
 800557e:	4620      	mov	r0, r4
 8005580:	f001 f936 	bl	80067f0 <__lshift>
 8005584:	4631      	mov	r1, r6
 8005586:	4605      	mov	r5, r0
 8005588:	f001 f9a2 	bl	80068d0 <__mcmp>
 800558c:	2800      	cmp	r0, #0
 800558e:	dd66      	ble.n	800565e <_strtod_l+0x8de>
 8005590:	9904      	ldr	r1, [sp, #16]
 8005592:	4a53      	ldr	r2, [pc, #332]	; (80056e0 <_strtod_l+0x960>)
 8005594:	465b      	mov	r3, fp
 8005596:	2900      	cmp	r1, #0
 8005598:	f000 8081 	beq.w	800569e <_strtod_l+0x91e>
 800559c:	ea02 010b 	and.w	r1, r2, fp
 80055a0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80055a4:	dc7b      	bgt.n	800569e <_strtod_l+0x91e>
 80055a6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80055aa:	f77f aea9 	ble.w	8005300 <_strtod_l+0x580>
 80055ae:	4b4d      	ldr	r3, [pc, #308]	; (80056e4 <_strtod_l+0x964>)
 80055b0:	4650      	mov	r0, sl
 80055b2:	4659      	mov	r1, fp
 80055b4:	2200      	movs	r2, #0
 80055b6:	f7fb f81f 	bl	80005f8 <__aeabi_dmul>
 80055ba:	460b      	mov	r3, r1
 80055bc:	4303      	orrs	r3, r0
 80055be:	bf08      	it	eq
 80055c0:	2322      	moveq	r3, #34	; 0x22
 80055c2:	4682      	mov	sl, r0
 80055c4:	468b      	mov	fp, r1
 80055c6:	bf08      	it	eq
 80055c8:	6023      	streq	r3, [r4, #0]
 80055ca:	e62b      	b.n	8005224 <_strtod_l+0x4a4>
 80055cc:	f04f 32ff 	mov.w	r2, #4294967295
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	ea03 0a0a 	and.w	sl, r3, sl
 80055d8:	e6e3      	b.n	80053a2 <_strtod_l+0x622>
 80055da:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80055de:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80055e2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80055e6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80055ea:	fa01 f308 	lsl.w	r3, r1, r8
 80055ee:	9308      	str	r3, [sp, #32]
 80055f0:	910d      	str	r1, [sp, #52]	; 0x34
 80055f2:	e746      	b.n	8005482 <_strtod_l+0x702>
 80055f4:	2300      	movs	r3, #0
 80055f6:	9308      	str	r3, [sp, #32]
 80055f8:	2301      	movs	r3, #1
 80055fa:	930d      	str	r3, [sp, #52]	; 0x34
 80055fc:	e741      	b.n	8005482 <_strtod_l+0x702>
 80055fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005600:	4642      	mov	r2, r8
 8005602:	4620      	mov	r0, r4
 8005604:	f001 f8f4 	bl	80067f0 <__lshift>
 8005608:	9018      	str	r0, [sp, #96]	; 0x60
 800560a:	2800      	cmp	r0, #0
 800560c:	f47f af6b 	bne.w	80054e6 <_strtod_l+0x766>
 8005610:	e5fe      	b.n	8005210 <_strtod_l+0x490>
 8005612:	465f      	mov	r7, fp
 8005614:	d16e      	bne.n	80056f4 <_strtod_l+0x974>
 8005616:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005618:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800561c:	b342      	cbz	r2, 8005670 <_strtod_l+0x8f0>
 800561e:	4a32      	ldr	r2, [pc, #200]	; (80056e8 <_strtod_l+0x968>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d128      	bne.n	8005676 <_strtod_l+0x8f6>
 8005624:	9b04      	ldr	r3, [sp, #16]
 8005626:	4651      	mov	r1, sl
 8005628:	b1eb      	cbz	r3, 8005666 <_strtod_l+0x8e6>
 800562a:	4b2d      	ldr	r3, [pc, #180]	; (80056e0 <_strtod_l+0x960>)
 800562c:	403b      	ands	r3, r7
 800562e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005632:	f04f 32ff 	mov.w	r2, #4294967295
 8005636:	d819      	bhi.n	800566c <_strtod_l+0x8ec>
 8005638:	0d1b      	lsrs	r3, r3, #20
 800563a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800563e:	fa02 f303 	lsl.w	r3, r2, r3
 8005642:	4299      	cmp	r1, r3
 8005644:	d117      	bne.n	8005676 <_strtod_l+0x8f6>
 8005646:	4b29      	ldr	r3, [pc, #164]	; (80056ec <_strtod_l+0x96c>)
 8005648:	429f      	cmp	r7, r3
 800564a:	d102      	bne.n	8005652 <_strtod_l+0x8d2>
 800564c:	3101      	adds	r1, #1
 800564e:	f43f addf 	beq.w	8005210 <_strtod_l+0x490>
 8005652:	4b23      	ldr	r3, [pc, #140]	; (80056e0 <_strtod_l+0x960>)
 8005654:	403b      	ands	r3, r7
 8005656:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800565a:	f04f 0a00 	mov.w	sl, #0
 800565e:	9b04      	ldr	r3, [sp, #16]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1a4      	bne.n	80055ae <_strtod_l+0x82e>
 8005664:	e5de      	b.n	8005224 <_strtod_l+0x4a4>
 8005666:	f04f 33ff 	mov.w	r3, #4294967295
 800566a:	e7ea      	b.n	8005642 <_strtod_l+0x8c2>
 800566c:	4613      	mov	r3, r2
 800566e:	e7e8      	b.n	8005642 <_strtod_l+0x8c2>
 8005670:	ea53 030a 	orrs.w	r3, r3, sl
 8005674:	d08c      	beq.n	8005590 <_strtod_l+0x810>
 8005676:	9b08      	ldr	r3, [sp, #32]
 8005678:	b1db      	cbz	r3, 80056b2 <_strtod_l+0x932>
 800567a:	423b      	tst	r3, r7
 800567c:	d0ef      	beq.n	800565e <_strtod_l+0x8de>
 800567e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005680:	9a04      	ldr	r2, [sp, #16]
 8005682:	4650      	mov	r0, sl
 8005684:	4659      	mov	r1, fp
 8005686:	b1c3      	cbz	r3, 80056ba <_strtod_l+0x93a>
 8005688:	f7ff fb5c 	bl	8004d44 <sulp>
 800568c:	4602      	mov	r2, r0
 800568e:	460b      	mov	r3, r1
 8005690:	ec51 0b18 	vmov	r0, r1, d8
 8005694:	f7fa fdfa 	bl	800028c <__adddf3>
 8005698:	4682      	mov	sl, r0
 800569a:	468b      	mov	fp, r1
 800569c:	e7df      	b.n	800565e <_strtod_l+0x8de>
 800569e:	4013      	ands	r3, r2
 80056a0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80056a4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80056a8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80056ac:	f04f 3aff 	mov.w	sl, #4294967295
 80056b0:	e7d5      	b.n	800565e <_strtod_l+0x8de>
 80056b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056b4:	ea13 0f0a 	tst.w	r3, sl
 80056b8:	e7e0      	b.n	800567c <_strtod_l+0x8fc>
 80056ba:	f7ff fb43 	bl	8004d44 <sulp>
 80056be:	4602      	mov	r2, r0
 80056c0:	460b      	mov	r3, r1
 80056c2:	ec51 0b18 	vmov	r0, r1, d8
 80056c6:	f7fa fddf 	bl	8000288 <__aeabi_dsub>
 80056ca:	2200      	movs	r2, #0
 80056cc:	2300      	movs	r3, #0
 80056ce:	4682      	mov	sl, r0
 80056d0:	468b      	mov	fp, r1
 80056d2:	f7fb f9f9 	bl	8000ac8 <__aeabi_dcmpeq>
 80056d6:	2800      	cmp	r0, #0
 80056d8:	d0c1      	beq.n	800565e <_strtod_l+0x8de>
 80056da:	e611      	b.n	8005300 <_strtod_l+0x580>
 80056dc:	fffffc02 	.word	0xfffffc02
 80056e0:	7ff00000 	.word	0x7ff00000
 80056e4:	39500000 	.word	0x39500000
 80056e8:	000fffff 	.word	0x000fffff
 80056ec:	7fefffff 	.word	0x7fefffff
 80056f0:	08008e68 	.word	0x08008e68
 80056f4:	4631      	mov	r1, r6
 80056f6:	4628      	mov	r0, r5
 80056f8:	f001 fa68 	bl	8006bcc <__ratio>
 80056fc:	ec59 8b10 	vmov	r8, r9, d0
 8005700:	ee10 0a10 	vmov	r0, s0
 8005704:	2200      	movs	r2, #0
 8005706:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800570a:	4649      	mov	r1, r9
 800570c:	f7fb f9f0 	bl	8000af0 <__aeabi_dcmple>
 8005710:	2800      	cmp	r0, #0
 8005712:	d07a      	beq.n	800580a <_strtod_l+0xa8a>
 8005714:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005716:	2b00      	cmp	r3, #0
 8005718:	d04a      	beq.n	80057b0 <_strtod_l+0xa30>
 800571a:	4b95      	ldr	r3, [pc, #596]	; (8005970 <_strtod_l+0xbf0>)
 800571c:	2200      	movs	r2, #0
 800571e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005722:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005970 <_strtod_l+0xbf0>
 8005726:	f04f 0800 	mov.w	r8, #0
 800572a:	4b92      	ldr	r3, [pc, #584]	; (8005974 <_strtod_l+0xbf4>)
 800572c:	403b      	ands	r3, r7
 800572e:	930d      	str	r3, [sp, #52]	; 0x34
 8005730:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005732:	4b91      	ldr	r3, [pc, #580]	; (8005978 <_strtod_l+0xbf8>)
 8005734:	429a      	cmp	r2, r3
 8005736:	f040 80b0 	bne.w	800589a <_strtod_l+0xb1a>
 800573a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800573e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005742:	ec4b ab10 	vmov	d0, sl, fp
 8005746:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800574a:	f001 f967 	bl	8006a1c <__ulp>
 800574e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005752:	ec53 2b10 	vmov	r2, r3, d0
 8005756:	f7fa ff4f 	bl	80005f8 <__aeabi_dmul>
 800575a:	4652      	mov	r2, sl
 800575c:	465b      	mov	r3, fp
 800575e:	f7fa fd95 	bl	800028c <__adddf3>
 8005762:	460b      	mov	r3, r1
 8005764:	4983      	ldr	r1, [pc, #524]	; (8005974 <_strtod_l+0xbf4>)
 8005766:	4a85      	ldr	r2, [pc, #532]	; (800597c <_strtod_l+0xbfc>)
 8005768:	4019      	ands	r1, r3
 800576a:	4291      	cmp	r1, r2
 800576c:	4682      	mov	sl, r0
 800576e:	d960      	bls.n	8005832 <_strtod_l+0xab2>
 8005770:	ee18 3a90 	vmov	r3, s17
 8005774:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005778:	4293      	cmp	r3, r2
 800577a:	d104      	bne.n	8005786 <_strtod_l+0xa06>
 800577c:	ee18 3a10 	vmov	r3, s16
 8005780:	3301      	adds	r3, #1
 8005782:	f43f ad45 	beq.w	8005210 <_strtod_l+0x490>
 8005786:	f8df b200 	ldr.w	fp, [pc, #512]	; 8005988 <_strtod_l+0xc08>
 800578a:	f04f 3aff 	mov.w	sl, #4294967295
 800578e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005790:	4620      	mov	r0, r4
 8005792:	f000 fe11 	bl	80063b8 <_Bfree>
 8005796:	9905      	ldr	r1, [sp, #20]
 8005798:	4620      	mov	r0, r4
 800579a:	f000 fe0d 	bl	80063b8 <_Bfree>
 800579e:	4631      	mov	r1, r6
 80057a0:	4620      	mov	r0, r4
 80057a2:	f000 fe09 	bl	80063b8 <_Bfree>
 80057a6:	4629      	mov	r1, r5
 80057a8:	4620      	mov	r0, r4
 80057aa:	f000 fe05 	bl	80063b8 <_Bfree>
 80057ae:	e61a      	b.n	80053e6 <_strtod_l+0x666>
 80057b0:	f1ba 0f00 	cmp.w	sl, #0
 80057b4:	d11b      	bne.n	80057ee <_strtod_l+0xa6e>
 80057b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80057ba:	b9f3      	cbnz	r3, 80057fa <_strtod_l+0xa7a>
 80057bc:	4b6c      	ldr	r3, [pc, #432]	; (8005970 <_strtod_l+0xbf0>)
 80057be:	2200      	movs	r2, #0
 80057c0:	4640      	mov	r0, r8
 80057c2:	4649      	mov	r1, r9
 80057c4:	f7fb f98a 	bl	8000adc <__aeabi_dcmplt>
 80057c8:	b9d0      	cbnz	r0, 8005800 <_strtod_l+0xa80>
 80057ca:	4640      	mov	r0, r8
 80057cc:	4649      	mov	r1, r9
 80057ce:	4b6c      	ldr	r3, [pc, #432]	; (8005980 <_strtod_l+0xc00>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	f7fa ff11 	bl	80005f8 <__aeabi_dmul>
 80057d6:	4680      	mov	r8, r0
 80057d8:	4689      	mov	r9, r1
 80057da:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80057de:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80057e2:	9315      	str	r3, [sp, #84]	; 0x54
 80057e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80057e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80057ec:	e79d      	b.n	800572a <_strtod_l+0x9aa>
 80057ee:	f1ba 0f01 	cmp.w	sl, #1
 80057f2:	d102      	bne.n	80057fa <_strtod_l+0xa7a>
 80057f4:	2f00      	cmp	r7, #0
 80057f6:	f43f ad83 	beq.w	8005300 <_strtod_l+0x580>
 80057fa:	4b62      	ldr	r3, [pc, #392]	; (8005984 <_strtod_l+0xc04>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	e78e      	b.n	800571e <_strtod_l+0x99e>
 8005800:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8005980 <_strtod_l+0xc00>
 8005804:	f04f 0800 	mov.w	r8, #0
 8005808:	e7e7      	b.n	80057da <_strtod_l+0xa5a>
 800580a:	4b5d      	ldr	r3, [pc, #372]	; (8005980 <_strtod_l+0xc00>)
 800580c:	4640      	mov	r0, r8
 800580e:	4649      	mov	r1, r9
 8005810:	2200      	movs	r2, #0
 8005812:	f7fa fef1 	bl	80005f8 <__aeabi_dmul>
 8005816:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005818:	4680      	mov	r8, r0
 800581a:	4689      	mov	r9, r1
 800581c:	b933      	cbnz	r3, 800582c <_strtod_l+0xaac>
 800581e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005822:	900e      	str	r0, [sp, #56]	; 0x38
 8005824:	930f      	str	r3, [sp, #60]	; 0x3c
 8005826:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800582a:	e7dd      	b.n	80057e8 <_strtod_l+0xa68>
 800582c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005830:	e7f9      	b.n	8005826 <_strtod_l+0xaa6>
 8005832:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005836:	9b04      	ldr	r3, [sp, #16]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1a8      	bne.n	800578e <_strtod_l+0xa0e>
 800583c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005840:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005842:	0d1b      	lsrs	r3, r3, #20
 8005844:	051b      	lsls	r3, r3, #20
 8005846:	429a      	cmp	r2, r3
 8005848:	d1a1      	bne.n	800578e <_strtod_l+0xa0e>
 800584a:	4640      	mov	r0, r8
 800584c:	4649      	mov	r1, r9
 800584e:	f7fb fa05 	bl	8000c5c <__aeabi_d2lz>
 8005852:	f7fa fea3 	bl	800059c <__aeabi_l2d>
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	4640      	mov	r0, r8
 800585c:	4649      	mov	r1, r9
 800585e:	f7fa fd13 	bl	8000288 <__aeabi_dsub>
 8005862:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005864:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005868:	ea43 030a 	orr.w	r3, r3, sl
 800586c:	4313      	orrs	r3, r2
 800586e:	4680      	mov	r8, r0
 8005870:	4689      	mov	r9, r1
 8005872:	d055      	beq.n	8005920 <_strtod_l+0xba0>
 8005874:	a336      	add	r3, pc, #216	; (adr r3, 8005950 <_strtod_l+0xbd0>)
 8005876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587a:	f7fb f92f 	bl	8000adc <__aeabi_dcmplt>
 800587e:	2800      	cmp	r0, #0
 8005880:	f47f acd0 	bne.w	8005224 <_strtod_l+0x4a4>
 8005884:	a334      	add	r3, pc, #208	; (adr r3, 8005958 <_strtod_l+0xbd8>)
 8005886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588a:	4640      	mov	r0, r8
 800588c:	4649      	mov	r1, r9
 800588e:	f7fb f943 	bl	8000b18 <__aeabi_dcmpgt>
 8005892:	2800      	cmp	r0, #0
 8005894:	f43f af7b 	beq.w	800578e <_strtod_l+0xa0e>
 8005898:	e4c4      	b.n	8005224 <_strtod_l+0x4a4>
 800589a:	9b04      	ldr	r3, [sp, #16]
 800589c:	b333      	cbz	r3, 80058ec <_strtod_l+0xb6c>
 800589e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058a0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80058a4:	d822      	bhi.n	80058ec <_strtod_l+0xb6c>
 80058a6:	a32e      	add	r3, pc, #184	; (adr r3, 8005960 <_strtod_l+0xbe0>)
 80058a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ac:	4640      	mov	r0, r8
 80058ae:	4649      	mov	r1, r9
 80058b0:	f7fb f91e 	bl	8000af0 <__aeabi_dcmple>
 80058b4:	b1a0      	cbz	r0, 80058e0 <_strtod_l+0xb60>
 80058b6:	4649      	mov	r1, r9
 80058b8:	4640      	mov	r0, r8
 80058ba:	f7fb f95f 	bl	8000b7c <__aeabi_d2uiz>
 80058be:	2801      	cmp	r0, #1
 80058c0:	bf38      	it	cc
 80058c2:	2001      	movcc	r0, #1
 80058c4:	f7fa fe1e 	bl	8000504 <__aeabi_ui2d>
 80058c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058ca:	4680      	mov	r8, r0
 80058cc:	4689      	mov	r9, r1
 80058ce:	bb23      	cbnz	r3, 800591a <_strtod_l+0xb9a>
 80058d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80058d4:	9010      	str	r0, [sp, #64]	; 0x40
 80058d6:	9311      	str	r3, [sp, #68]	; 0x44
 80058d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058dc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80058e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80058e4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80058e8:	1a9b      	subs	r3, r3, r2
 80058ea:	9309      	str	r3, [sp, #36]	; 0x24
 80058ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80058f0:	eeb0 0a48 	vmov.f32	s0, s16
 80058f4:	eef0 0a68 	vmov.f32	s1, s17
 80058f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80058fc:	f001 f88e 	bl	8006a1c <__ulp>
 8005900:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005904:	ec53 2b10 	vmov	r2, r3, d0
 8005908:	f7fa fe76 	bl	80005f8 <__aeabi_dmul>
 800590c:	ec53 2b18 	vmov	r2, r3, d8
 8005910:	f7fa fcbc 	bl	800028c <__adddf3>
 8005914:	4682      	mov	sl, r0
 8005916:	468b      	mov	fp, r1
 8005918:	e78d      	b.n	8005836 <_strtod_l+0xab6>
 800591a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800591e:	e7db      	b.n	80058d8 <_strtod_l+0xb58>
 8005920:	a311      	add	r3, pc, #68	; (adr r3, 8005968 <_strtod_l+0xbe8>)
 8005922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005926:	f7fb f8d9 	bl	8000adc <__aeabi_dcmplt>
 800592a:	e7b2      	b.n	8005892 <_strtod_l+0xb12>
 800592c:	2300      	movs	r3, #0
 800592e:	930a      	str	r3, [sp, #40]	; 0x28
 8005930:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005932:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005934:	6013      	str	r3, [r2, #0]
 8005936:	f7ff ba6b 	b.w	8004e10 <_strtod_l+0x90>
 800593a:	2a65      	cmp	r2, #101	; 0x65
 800593c:	f43f ab5f 	beq.w	8004ffe <_strtod_l+0x27e>
 8005940:	2a45      	cmp	r2, #69	; 0x45
 8005942:	f43f ab5c 	beq.w	8004ffe <_strtod_l+0x27e>
 8005946:	2301      	movs	r3, #1
 8005948:	f7ff bb94 	b.w	8005074 <_strtod_l+0x2f4>
 800594c:	f3af 8000 	nop.w
 8005950:	94a03595 	.word	0x94a03595
 8005954:	3fdfffff 	.word	0x3fdfffff
 8005958:	35afe535 	.word	0x35afe535
 800595c:	3fe00000 	.word	0x3fe00000
 8005960:	ffc00000 	.word	0xffc00000
 8005964:	41dfffff 	.word	0x41dfffff
 8005968:	94a03595 	.word	0x94a03595
 800596c:	3fcfffff 	.word	0x3fcfffff
 8005970:	3ff00000 	.word	0x3ff00000
 8005974:	7ff00000 	.word	0x7ff00000
 8005978:	7fe00000 	.word	0x7fe00000
 800597c:	7c9fffff 	.word	0x7c9fffff
 8005980:	3fe00000 	.word	0x3fe00000
 8005984:	bff00000 	.word	0xbff00000
 8005988:	7fefffff 	.word	0x7fefffff

0800598c <strtod>:
 800598c:	460a      	mov	r2, r1
 800598e:	4601      	mov	r1, r0
 8005990:	4802      	ldr	r0, [pc, #8]	; (800599c <strtod+0x10>)
 8005992:	4b03      	ldr	r3, [pc, #12]	; (80059a0 <strtod+0x14>)
 8005994:	6800      	ldr	r0, [r0, #0]
 8005996:	f7ff b9f3 	b.w	8004d80 <_strtod_l>
 800599a:	bf00      	nop
 800599c:	2000000c 	.word	0x2000000c
 80059a0:	20000074 	.word	0x20000074

080059a4 <print_e>:
 80059a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059a6:	b087      	sub	sp, #28
 80059a8:	ec43 2b10 	vmov	d0, r2, r3
 80059ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80059ae:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 80059b2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80059b4:	ab04      	add	r3, sp, #16
 80059b6:	9301      	str	r3, [sp, #4]
 80059b8:	ab03      	add	r3, sp, #12
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	1c62      	adds	r2, r4, #1
 80059be:	ab05      	add	r3, sp, #20
 80059c0:	460f      	mov	r7, r1
 80059c2:	2102      	movs	r1, #2
 80059c4:	f001 fe4c 	bl	8007660 <_dtoa_r>
 80059c8:	9a05      	ldr	r2, [sp, #20]
 80059ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d105      	bne.n	80059de <print_e+0x3a>
 80059d2:	4601      	mov	r1, r0
 80059d4:	4638      	mov	r0, r7
 80059d6:	f001 fd6f 	bl	80074b8 <strcpy>
 80059da:	b007      	add	sp, #28
 80059dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059de:	463b      	mov	r3, r7
 80059e0:	7801      	ldrb	r1, [r0, #0]
 80059e2:	f803 1b01 	strb.w	r1, [r3], #1
 80059e6:	2c00      	cmp	r4, #0
 80059e8:	bfc8      	it	gt
 80059ea:	2501      	movgt	r5, #1
 80059ec:	212e      	movs	r1, #46	; 0x2e
 80059ee:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 80059f2:	b10f      	cbz	r7, 80059f8 <print_e+0x54>
 80059f4:	2c00      	cmp	r4, #0
 80059f6:	dc37      	bgt.n	8005a68 <print_e+0xc4>
 80059f8:	2e67      	cmp	r6, #103	; 0x67
 80059fa:	d046      	beq.n	8005a8a <print_e+0xe6>
 80059fc:	2e47      	cmp	r6, #71	; 0x47
 80059fe:	d046      	beq.n	8005a8e <print_e+0xea>
 8005a00:	212e      	movs	r1, #46	; 0x2e
 8005a02:	2030      	movs	r0, #48	; 0x30
 8005a04:	2c00      	cmp	r4, #0
 8005a06:	dc38      	bgt.n	8005a7a <print_e+0xd6>
 8005a08:	1e51      	subs	r1, r2, #1
 8005a0a:	2900      	cmp	r1, #0
 8005a0c:	bfb8      	it	lt
 8005a0e:	f1c2 0201 	rsblt	r2, r2, #1
 8005a12:	4618      	mov	r0, r3
 8005a14:	9105      	str	r1, [sp, #20]
 8005a16:	bfac      	ite	ge
 8005a18:	222b      	movge	r2, #43	; 0x2b
 8005a1a:	9205      	strlt	r2, [sp, #20]
 8005a1c:	f800 6b02 	strb.w	r6, [r0], #2
 8005a20:	bfa8      	it	ge
 8005a22:	705a      	strbge	r2, [r3, #1]
 8005a24:	9a05      	ldr	r2, [sp, #20]
 8005a26:	bfbc      	itt	lt
 8005a28:	212d      	movlt	r1, #45	; 0x2d
 8005a2a:	7059      	strblt	r1, [r3, #1]
 8005a2c:	2a63      	cmp	r2, #99	; 0x63
 8005a2e:	dd0b      	ble.n	8005a48 <print_e+0xa4>
 8005a30:	2164      	movs	r1, #100	; 0x64
 8005a32:	fb92 f1f1 	sdiv	r1, r2, r1
 8005a36:	f101 0430 	add.w	r4, r1, #48	; 0x30
 8005a3a:	1cd8      	adds	r0, r3, #3
 8005a3c:	709c      	strb	r4, [r3, #2]
 8005a3e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8005a42:	fb03 2201 	mla	r2, r3, r1, r2
 8005a46:	9205      	str	r2, [sp, #20]
 8005a48:	9b05      	ldr	r3, [sp, #20]
 8005a4a:	220a      	movs	r2, #10
 8005a4c:	fb93 f2f2 	sdiv	r2, r3, r2
 8005a50:	f102 0130 	add.w	r1, r2, #48	; 0x30
 8005a54:	7001      	strb	r1, [r0, #0]
 8005a56:	f06f 0109 	mvn.w	r1, #9
 8005a5a:	fb01 3302 	mla	r3, r1, r2, r3
 8005a5e:	3330      	adds	r3, #48	; 0x30
 8005a60:	7043      	strb	r3, [r0, #1]
 8005a62:	2300      	movs	r3, #0
 8005a64:	7083      	strb	r3, [r0, #2]
 8005a66:	e7b8      	b.n	80059da <print_e+0x36>
 8005a68:	b10d      	cbz	r5, 8005a6e <print_e+0xca>
 8005a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a6e:	7805      	ldrb	r5, [r0, #0]
 8005a70:	f803 5b01 	strb.w	r5, [r3], #1
 8005a74:	3c01      	subs	r4, #1
 8005a76:	2500      	movs	r5, #0
 8005a78:	e7b9      	b.n	80059ee <print_e+0x4a>
 8005a7a:	b10d      	cbz	r5, 8005a80 <print_e+0xdc>
 8005a7c:	f803 1b01 	strb.w	r1, [r3], #1
 8005a80:	f803 0b01 	strb.w	r0, [r3], #1
 8005a84:	3c01      	subs	r4, #1
 8005a86:	2500      	movs	r5, #0
 8005a88:	e7bc      	b.n	8005a04 <print_e+0x60>
 8005a8a:	2665      	movs	r6, #101	; 0x65
 8005a8c:	e7bc      	b.n	8005a08 <print_e+0x64>
 8005a8e:	2645      	movs	r6, #69	; 0x45
 8005a90:	e7ba      	b.n	8005a08 <print_e+0x64>
 8005a92:	0000      	movs	r0, r0
 8005a94:	0000      	movs	r0, r0
	...

08005a98 <_gcvt>:
 8005a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a9c:	ec55 4b10 	vmov	r4, r5, d0
 8005aa0:	b088      	sub	sp, #32
 8005aa2:	4681      	mov	r9, r0
 8005aa4:	4688      	mov	r8, r1
 8005aa6:	4616      	mov	r6, r2
 8005aa8:	469a      	mov	sl, r3
 8005aaa:	ee10 0a10 	vmov	r0, s0
 8005aae:	2200      	movs	r2, #0
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	4629      	mov	r1, r5
 8005ab4:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8005ab6:	f7fb f811 	bl	8000adc <__aeabi_dcmplt>
 8005aba:	b110      	cbz	r0, 8005ac2 <_gcvt+0x2a>
 8005abc:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005ac0:	461d      	mov	r5, r3
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	4629      	mov	r1, r5
 8005aca:	f7fa fffd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ace:	b138      	cbz	r0, 8005ae0 <_gcvt+0x48>
 8005ad0:	2330      	movs	r3, #48	; 0x30
 8005ad2:	7033      	strb	r3, [r6, #0]
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	7073      	strb	r3, [r6, #1]
 8005ad8:	4630      	mov	r0, r6
 8005ada:	b008      	add	sp, #32
 8005adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ae0:	a34b      	add	r3, pc, #300	; (adr r3, 8005c10 <_gcvt+0x178>)
 8005ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	4629      	mov	r1, r5
 8005aea:	f7fb f801 	bl	8000af0 <__aeabi_dcmple>
 8005aee:	b158      	cbz	r0, 8005b08 <_gcvt+0x70>
 8005af0:	f108 31ff 	add.w	r1, r8, #4294967295
 8005af4:	9100      	str	r1, [sp, #0]
 8005af6:	e9cd a701 	strd	sl, r7, [sp, #4]
 8005afa:	4622      	mov	r2, r4
 8005afc:	462b      	mov	r3, r5
 8005afe:	4631      	mov	r1, r6
 8005b00:	4648      	mov	r0, r9
 8005b02:	f7ff ff4f 	bl	80059a4 <print_e>
 8005b06:	e7e7      	b.n	8005ad8 <_gcvt+0x40>
 8005b08:	4640      	mov	r0, r8
 8005b0a:	f001 f893 	bl	8006c34 <_mprec_log10>
 8005b0e:	4622      	mov	r2, r4
 8005b10:	ec51 0b10 	vmov	r0, r1, d0
 8005b14:	462b      	mov	r3, r5
 8005b16:	f7fa ffeb 	bl	8000af0 <__aeabi_dcmple>
 8005b1a:	2800      	cmp	r0, #0
 8005b1c:	d1e8      	bne.n	8005af0 <_gcvt+0x58>
 8005b1e:	ab07      	add	r3, sp, #28
 8005b20:	9301      	str	r3, [sp, #4]
 8005b22:	ab06      	add	r3, sp, #24
 8005b24:	9300      	str	r3, [sp, #0]
 8005b26:	4642      	mov	r2, r8
 8005b28:	ab05      	add	r3, sp, #20
 8005b2a:	ec45 4b10 	vmov	d0, r4, r5
 8005b2e:	2102      	movs	r1, #2
 8005b30:	4648      	mov	r0, r9
 8005b32:	f001 fd95 	bl	8007660 <_dtoa_r>
 8005b36:	9a05      	ldr	r2, [sp, #20]
 8005b38:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d00e      	beq.n	8005b5e <_gcvt+0xc6>
 8005b40:	4633      	mov	r3, r6
 8005b42:	44b0      	add	r8, r6
 8005b44:	4605      	mov	r5, r0
 8005b46:	f810 1b01 	ldrb.w	r1, [r0], #1
 8005b4a:	9c05      	ldr	r4, [sp, #20]
 8005b4c:	eba8 0203 	sub.w	r2, r8, r3
 8005b50:	b109      	cbz	r1, 8005b56 <_gcvt+0xbe>
 8005b52:	2c00      	cmp	r4, #0
 8005b54:	dc08      	bgt.n	8005b68 <_gcvt+0xd0>
 8005b56:	2100      	movs	r1, #0
 8005b58:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8005b5c:	e00d      	b.n	8005b7a <_gcvt+0xe2>
 8005b5e:	4601      	mov	r1, r0
 8005b60:	4630      	mov	r0, r6
 8005b62:	f001 fca9 	bl	80074b8 <strcpy>
 8005b66:	e7b7      	b.n	8005ad8 <_gcvt+0x40>
 8005b68:	3c01      	subs	r4, #1
 8005b6a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b6e:	9405      	str	r4, [sp, #20]
 8005b70:	e7e8      	b.n	8005b44 <_gcvt+0xac>
 8005b72:	f803 cb01 	strb.w	ip, [r3], #1
 8005b76:	3a01      	subs	r2, #1
 8005b78:	2101      	movs	r1, #1
 8005b7a:	2c00      	cmp	r4, #0
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	dc2a      	bgt.n	8005bd6 <_gcvt+0x13e>
 8005b80:	b101      	cbz	r1, 8005b84 <_gcvt+0xec>
 8005b82:	9405      	str	r4, [sp, #20]
 8005b84:	b90f      	cbnz	r7, 8005b8a <_gcvt+0xf2>
 8005b86:	7829      	ldrb	r1, [r5, #0]
 8005b88:	b311      	cbz	r1, 8005bd0 <_gcvt+0x138>
 8005b8a:	42b3      	cmp	r3, r6
 8005b8c:	bf04      	itt	eq
 8005b8e:	2130      	moveq	r1, #48	; 0x30
 8005b90:	f803 1b01 	strbeq.w	r1, [r3], #1
 8005b94:	212e      	movs	r1, #46	; 0x2e
 8005b96:	7019      	strb	r1, [r3, #0]
 8005b98:	9905      	ldr	r1, [sp, #20]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	2400      	movs	r4, #0
 8005b9e:	eba1 0c03 	sub.w	ip, r1, r3
 8005ba2:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8005ba6:	eb1c 0f00 	cmn.w	ip, r0
 8005baa:	d41c      	bmi.n	8005be6 <_gcvt+0x14e>
 8005bac:	2900      	cmp	r1, #0
 8005bae:	f1c1 0000 	rsb	r0, r1, #0
 8005bb2:	bfc8      	it	gt
 8005bb4:	2000      	movgt	r0, #0
 8005bb6:	f100 0c01 	add.w	ip, r0, #1
 8005bba:	4463      	add	r3, ip
 8005bbc:	4401      	add	r1, r0
 8005bbe:	b104      	cbz	r4, 8005bc2 <_gcvt+0x12a>
 8005bc0:	9105      	str	r1, [sp, #20]
 8005bc2:	1e69      	subs	r1, r5, #1
 8005bc4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005bc8:	b108      	cbz	r0, 8005bce <_gcvt+0x136>
 8005bca:	2a00      	cmp	r2, #0
 8005bcc:	dc0f      	bgt.n	8005bee <_gcvt+0x156>
 8005bce:	b9df      	cbnz	r7, 8005c08 <_gcvt+0x170>
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	701a      	strb	r2, [r3, #0]
 8005bd4:	e780      	b.n	8005ad8 <_gcvt+0x40>
 8005bd6:	2a00      	cmp	r2, #0
 8005bd8:	f104 34ff 	add.w	r4, r4, #4294967295
 8005bdc:	dcc9      	bgt.n	8005b72 <_gcvt+0xda>
 8005bde:	2900      	cmp	r1, #0
 8005be0:	d0d0      	beq.n	8005b84 <_gcvt+0xec>
 8005be2:	9005      	str	r0, [sp, #20]
 8005be4:	e7ce      	b.n	8005b84 <_gcvt+0xec>
 8005be6:	f800 ef01 	strb.w	lr, [r0, #1]!
 8005bea:	2401      	movs	r4, #1
 8005bec:	e7db      	b.n	8005ba6 <_gcvt+0x10e>
 8005bee:	f803 0b01 	strb.w	r0, [r3], #1
 8005bf2:	3a01      	subs	r2, #1
 8005bf4:	e7e6      	b.n	8005bc4 <_gcvt+0x12c>
 8005bf6:	f801 5b01 	strb.w	r5, [r1], #1
 8005bfa:	1a60      	subs	r0, r4, r1
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	dcfa      	bgt.n	8005bf6 <_gcvt+0x15e>
 8005c00:	2a00      	cmp	r2, #0
 8005c02:	bfa8      	it	ge
 8005c04:	189b      	addge	r3, r3, r2
 8005c06:	e7e3      	b.n	8005bd0 <_gcvt+0x138>
 8005c08:	4619      	mov	r1, r3
 8005c0a:	189c      	adds	r4, r3, r2
 8005c0c:	2530      	movs	r5, #48	; 0x30
 8005c0e:	e7f4      	b.n	8005bfa <_gcvt+0x162>
 8005c10:	eb1c432d 	.word	0xeb1c432d
 8005c14:	3f1a36e2 	.word	0x3f1a36e2

08005c18 <rshift>:
 8005c18:	6903      	ldr	r3, [r0, #16]
 8005c1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005c1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005c22:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005c26:	f100 0414 	add.w	r4, r0, #20
 8005c2a:	dd45      	ble.n	8005cb8 <rshift+0xa0>
 8005c2c:	f011 011f 	ands.w	r1, r1, #31
 8005c30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005c34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005c38:	d10c      	bne.n	8005c54 <rshift+0x3c>
 8005c3a:	f100 0710 	add.w	r7, r0, #16
 8005c3e:	4629      	mov	r1, r5
 8005c40:	42b1      	cmp	r1, r6
 8005c42:	d334      	bcc.n	8005cae <rshift+0x96>
 8005c44:	1a9b      	subs	r3, r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	1eea      	subs	r2, r5, #3
 8005c4a:	4296      	cmp	r6, r2
 8005c4c:	bf38      	it	cc
 8005c4e:	2300      	movcc	r3, #0
 8005c50:	4423      	add	r3, r4
 8005c52:	e015      	b.n	8005c80 <rshift+0x68>
 8005c54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005c58:	f1c1 0820 	rsb	r8, r1, #32
 8005c5c:	40cf      	lsrs	r7, r1
 8005c5e:	f105 0e04 	add.w	lr, r5, #4
 8005c62:	46a1      	mov	r9, r4
 8005c64:	4576      	cmp	r6, lr
 8005c66:	46f4      	mov	ip, lr
 8005c68:	d815      	bhi.n	8005c96 <rshift+0x7e>
 8005c6a:	1a9a      	subs	r2, r3, r2
 8005c6c:	0092      	lsls	r2, r2, #2
 8005c6e:	3a04      	subs	r2, #4
 8005c70:	3501      	adds	r5, #1
 8005c72:	42ae      	cmp	r6, r5
 8005c74:	bf38      	it	cc
 8005c76:	2200      	movcc	r2, #0
 8005c78:	18a3      	adds	r3, r4, r2
 8005c7a:	50a7      	str	r7, [r4, r2]
 8005c7c:	b107      	cbz	r7, 8005c80 <rshift+0x68>
 8005c7e:	3304      	adds	r3, #4
 8005c80:	1b1a      	subs	r2, r3, r4
 8005c82:	42a3      	cmp	r3, r4
 8005c84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005c88:	bf08      	it	eq
 8005c8a:	2300      	moveq	r3, #0
 8005c8c:	6102      	str	r2, [r0, #16]
 8005c8e:	bf08      	it	eq
 8005c90:	6143      	streq	r3, [r0, #20]
 8005c92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c96:	f8dc c000 	ldr.w	ip, [ip]
 8005c9a:	fa0c fc08 	lsl.w	ip, ip, r8
 8005c9e:	ea4c 0707 	orr.w	r7, ip, r7
 8005ca2:	f849 7b04 	str.w	r7, [r9], #4
 8005ca6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005caa:	40cf      	lsrs	r7, r1
 8005cac:	e7da      	b.n	8005c64 <rshift+0x4c>
 8005cae:	f851 cb04 	ldr.w	ip, [r1], #4
 8005cb2:	f847 cf04 	str.w	ip, [r7, #4]!
 8005cb6:	e7c3      	b.n	8005c40 <rshift+0x28>
 8005cb8:	4623      	mov	r3, r4
 8005cba:	e7e1      	b.n	8005c80 <rshift+0x68>

08005cbc <__hexdig_fun>:
 8005cbc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005cc0:	2b09      	cmp	r3, #9
 8005cc2:	d802      	bhi.n	8005cca <__hexdig_fun+0xe>
 8005cc4:	3820      	subs	r0, #32
 8005cc6:	b2c0      	uxtb	r0, r0
 8005cc8:	4770      	bx	lr
 8005cca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005cce:	2b05      	cmp	r3, #5
 8005cd0:	d801      	bhi.n	8005cd6 <__hexdig_fun+0x1a>
 8005cd2:	3847      	subs	r0, #71	; 0x47
 8005cd4:	e7f7      	b.n	8005cc6 <__hexdig_fun+0xa>
 8005cd6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005cda:	2b05      	cmp	r3, #5
 8005cdc:	d801      	bhi.n	8005ce2 <__hexdig_fun+0x26>
 8005cde:	3827      	subs	r0, #39	; 0x27
 8005ce0:	e7f1      	b.n	8005cc6 <__hexdig_fun+0xa>
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	4770      	bx	lr
	...

08005ce8 <__gethex>:
 8005ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cec:	ed2d 8b02 	vpush	{d8}
 8005cf0:	b089      	sub	sp, #36	; 0x24
 8005cf2:	ee08 0a10 	vmov	s16, r0
 8005cf6:	9304      	str	r3, [sp, #16]
 8005cf8:	4bb4      	ldr	r3, [pc, #720]	; (8005fcc <__gethex+0x2e4>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	9301      	str	r3, [sp, #4]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	468b      	mov	fp, r1
 8005d02:	4690      	mov	r8, r2
 8005d04:	f7fa fa64 	bl	80001d0 <strlen>
 8005d08:	9b01      	ldr	r3, [sp, #4]
 8005d0a:	f8db 2000 	ldr.w	r2, [fp]
 8005d0e:	4403      	add	r3, r0
 8005d10:	4682      	mov	sl, r0
 8005d12:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005d16:	9305      	str	r3, [sp, #20]
 8005d18:	1c93      	adds	r3, r2, #2
 8005d1a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005d1e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005d22:	32fe      	adds	r2, #254	; 0xfe
 8005d24:	18d1      	adds	r1, r2, r3
 8005d26:	461f      	mov	r7, r3
 8005d28:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005d2c:	9100      	str	r1, [sp, #0]
 8005d2e:	2830      	cmp	r0, #48	; 0x30
 8005d30:	d0f8      	beq.n	8005d24 <__gethex+0x3c>
 8005d32:	f7ff ffc3 	bl	8005cbc <__hexdig_fun>
 8005d36:	4604      	mov	r4, r0
 8005d38:	2800      	cmp	r0, #0
 8005d3a:	d13a      	bne.n	8005db2 <__gethex+0xca>
 8005d3c:	9901      	ldr	r1, [sp, #4]
 8005d3e:	4652      	mov	r2, sl
 8005d40:	4638      	mov	r0, r7
 8005d42:	f001 fbc1 	bl	80074c8 <strncmp>
 8005d46:	4605      	mov	r5, r0
 8005d48:	2800      	cmp	r0, #0
 8005d4a:	d168      	bne.n	8005e1e <__gethex+0x136>
 8005d4c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005d50:	eb07 060a 	add.w	r6, r7, sl
 8005d54:	f7ff ffb2 	bl	8005cbc <__hexdig_fun>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d062      	beq.n	8005e22 <__gethex+0x13a>
 8005d5c:	4633      	mov	r3, r6
 8005d5e:	7818      	ldrb	r0, [r3, #0]
 8005d60:	2830      	cmp	r0, #48	; 0x30
 8005d62:	461f      	mov	r7, r3
 8005d64:	f103 0301 	add.w	r3, r3, #1
 8005d68:	d0f9      	beq.n	8005d5e <__gethex+0x76>
 8005d6a:	f7ff ffa7 	bl	8005cbc <__hexdig_fun>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	fab0 f480 	clz	r4, r0
 8005d74:	0964      	lsrs	r4, r4, #5
 8005d76:	4635      	mov	r5, r6
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	463a      	mov	r2, r7
 8005d7c:	4616      	mov	r6, r2
 8005d7e:	3201      	adds	r2, #1
 8005d80:	7830      	ldrb	r0, [r6, #0]
 8005d82:	f7ff ff9b 	bl	8005cbc <__hexdig_fun>
 8005d86:	2800      	cmp	r0, #0
 8005d88:	d1f8      	bne.n	8005d7c <__gethex+0x94>
 8005d8a:	9901      	ldr	r1, [sp, #4]
 8005d8c:	4652      	mov	r2, sl
 8005d8e:	4630      	mov	r0, r6
 8005d90:	f001 fb9a 	bl	80074c8 <strncmp>
 8005d94:	b980      	cbnz	r0, 8005db8 <__gethex+0xd0>
 8005d96:	b94d      	cbnz	r5, 8005dac <__gethex+0xc4>
 8005d98:	eb06 050a 	add.w	r5, r6, sl
 8005d9c:	462a      	mov	r2, r5
 8005d9e:	4616      	mov	r6, r2
 8005da0:	3201      	adds	r2, #1
 8005da2:	7830      	ldrb	r0, [r6, #0]
 8005da4:	f7ff ff8a 	bl	8005cbc <__hexdig_fun>
 8005da8:	2800      	cmp	r0, #0
 8005daa:	d1f8      	bne.n	8005d9e <__gethex+0xb6>
 8005dac:	1bad      	subs	r5, r5, r6
 8005dae:	00ad      	lsls	r5, r5, #2
 8005db0:	e004      	b.n	8005dbc <__gethex+0xd4>
 8005db2:	2400      	movs	r4, #0
 8005db4:	4625      	mov	r5, r4
 8005db6:	e7e0      	b.n	8005d7a <__gethex+0x92>
 8005db8:	2d00      	cmp	r5, #0
 8005dba:	d1f7      	bne.n	8005dac <__gethex+0xc4>
 8005dbc:	7833      	ldrb	r3, [r6, #0]
 8005dbe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005dc2:	2b50      	cmp	r3, #80	; 0x50
 8005dc4:	d13b      	bne.n	8005e3e <__gethex+0x156>
 8005dc6:	7873      	ldrb	r3, [r6, #1]
 8005dc8:	2b2b      	cmp	r3, #43	; 0x2b
 8005dca:	d02c      	beq.n	8005e26 <__gethex+0x13e>
 8005dcc:	2b2d      	cmp	r3, #45	; 0x2d
 8005dce:	d02e      	beq.n	8005e2e <__gethex+0x146>
 8005dd0:	1c71      	adds	r1, r6, #1
 8005dd2:	f04f 0900 	mov.w	r9, #0
 8005dd6:	7808      	ldrb	r0, [r1, #0]
 8005dd8:	f7ff ff70 	bl	8005cbc <__hexdig_fun>
 8005ddc:	1e43      	subs	r3, r0, #1
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	2b18      	cmp	r3, #24
 8005de2:	d82c      	bhi.n	8005e3e <__gethex+0x156>
 8005de4:	f1a0 0210 	sub.w	r2, r0, #16
 8005de8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005dec:	f7ff ff66 	bl	8005cbc <__hexdig_fun>
 8005df0:	1e43      	subs	r3, r0, #1
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	2b18      	cmp	r3, #24
 8005df6:	d91d      	bls.n	8005e34 <__gethex+0x14c>
 8005df8:	f1b9 0f00 	cmp.w	r9, #0
 8005dfc:	d000      	beq.n	8005e00 <__gethex+0x118>
 8005dfe:	4252      	negs	r2, r2
 8005e00:	4415      	add	r5, r2
 8005e02:	f8cb 1000 	str.w	r1, [fp]
 8005e06:	b1e4      	cbz	r4, 8005e42 <__gethex+0x15a>
 8005e08:	9b00      	ldr	r3, [sp, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	bf14      	ite	ne
 8005e0e:	2700      	movne	r7, #0
 8005e10:	2706      	moveq	r7, #6
 8005e12:	4638      	mov	r0, r7
 8005e14:	b009      	add	sp, #36	; 0x24
 8005e16:	ecbd 8b02 	vpop	{d8}
 8005e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e1e:	463e      	mov	r6, r7
 8005e20:	4625      	mov	r5, r4
 8005e22:	2401      	movs	r4, #1
 8005e24:	e7ca      	b.n	8005dbc <__gethex+0xd4>
 8005e26:	f04f 0900 	mov.w	r9, #0
 8005e2a:	1cb1      	adds	r1, r6, #2
 8005e2c:	e7d3      	b.n	8005dd6 <__gethex+0xee>
 8005e2e:	f04f 0901 	mov.w	r9, #1
 8005e32:	e7fa      	b.n	8005e2a <__gethex+0x142>
 8005e34:	230a      	movs	r3, #10
 8005e36:	fb03 0202 	mla	r2, r3, r2, r0
 8005e3a:	3a10      	subs	r2, #16
 8005e3c:	e7d4      	b.n	8005de8 <__gethex+0x100>
 8005e3e:	4631      	mov	r1, r6
 8005e40:	e7df      	b.n	8005e02 <__gethex+0x11a>
 8005e42:	1bf3      	subs	r3, r6, r7
 8005e44:	3b01      	subs	r3, #1
 8005e46:	4621      	mov	r1, r4
 8005e48:	2b07      	cmp	r3, #7
 8005e4a:	dc0b      	bgt.n	8005e64 <__gethex+0x17c>
 8005e4c:	ee18 0a10 	vmov	r0, s16
 8005e50:	f000 fa72 	bl	8006338 <_Balloc>
 8005e54:	4604      	mov	r4, r0
 8005e56:	b940      	cbnz	r0, 8005e6a <__gethex+0x182>
 8005e58:	4b5d      	ldr	r3, [pc, #372]	; (8005fd0 <__gethex+0x2e8>)
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	21de      	movs	r1, #222	; 0xde
 8005e5e:	485d      	ldr	r0, [pc, #372]	; (8005fd4 <__gethex+0x2ec>)
 8005e60:	f001 fb54 	bl	800750c <__assert_func>
 8005e64:	3101      	adds	r1, #1
 8005e66:	105b      	asrs	r3, r3, #1
 8005e68:	e7ee      	b.n	8005e48 <__gethex+0x160>
 8005e6a:	f100 0914 	add.w	r9, r0, #20
 8005e6e:	f04f 0b00 	mov.w	fp, #0
 8005e72:	f1ca 0301 	rsb	r3, sl, #1
 8005e76:	f8cd 9008 	str.w	r9, [sp, #8]
 8005e7a:	f8cd b000 	str.w	fp, [sp]
 8005e7e:	9306      	str	r3, [sp, #24]
 8005e80:	42b7      	cmp	r7, r6
 8005e82:	d340      	bcc.n	8005f06 <__gethex+0x21e>
 8005e84:	9802      	ldr	r0, [sp, #8]
 8005e86:	9b00      	ldr	r3, [sp, #0]
 8005e88:	f840 3b04 	str.w	r3, [r0], #4
 8005e8c:	eba0 0009 	sub.w	r0, r0, r9
 8005e90:	1080      	asrs	r0, r0, #2
 8005e92:	0146      	lsls	r6, r0, #5
 8005e94:	6120      	str	r0, [r4, #16]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f000 fb40 	bl	800651c <__hi0bits>
 8005e9c:	1a30      	subs	r0, r6, r0
 8005e9e:	f8d8 6000 	ldr.w	r6, [r8]
 8005ea2:	42b0      	cmp	r0, r6
 8005ea4:	dd63      	ble.n	8005f6e <__gethex+0x286>
 8005ea6:	1b87      	subs	r7, r0, r6
 8005ea8:	4639      	mov	r1, r7
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f000 ff03 	bl	8006cb6 <__any_on>
 8005eb0:	4682      	mov	sl, r0
 8005eb2:	b1a8      	cbz	r0, 8005ee0 <__gethex+0x1f8>
 8005eb4:	1e7b      	subs	r3, r7, #1
 8005eb6:	1159      	asrs	r1, r3, #5
 8005eb8:	f003 021f 	and.w	r2, r3, #31
 8005ebc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005ec0:	f04f 0a01 	mov.w	sl, #1
 8005ec4:	fa0a f202 	lsl.w	r2, sl, r2
 8005ec8:	420a      	tst	r2, r1
 8005eca:	d009      	beq.n	8005ee0 <__gethex+0x1f8>
 8005ecc:	4553      	cmp	r3, sl
 8005ece:	dd05      	ble.n	8005edc <__gethex+0x1f4>
 8005ed0:	1eb9      	subs	r1, r7, #2
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	f000 feef 	bl	8006cb6 <__any_on>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	d145      	bne.n	8005f68 <__gethex+0x280>
 8005edc:	f04f 0a02 	mov.w	sl, #2
 8005ee0:	4639      	mov	r1, r7
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f7ff fe98 	bl	8005c18 <rshift>
 8005ee8:	443d      	add	r5, r7
 8005eea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005eee:	42ab      	cmp	r3, r5
 8005ef0:	da4c      	bge.n	8005f8c <__gethex+0x2a4>
 8005ef2:	ee18 0a10 	vmov	r0, s16
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	f000 fa5e 	bl	80063b8 <_Bfree>
 8005efc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005efe:	2300      	movs	r3, #0
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	27a3      	movs	r7, #163	; 0xa3
 8005f04:	e785      	b.n	8005e12 <__gethex+0x12a>
 8005f06:	1e73      	subs	r3, r6, #1
 8005f08:	9a05      	ldr	r2, [sp, #20]
 8005f0a:	9303      	str	r3, [sp, #12]
 8005f0c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d019      	beq.n	8005f48 <__gethex+0x260>
 8005f14:	f1bb 0f20 	cmp.w	fp, #32
 8005f18:	d107      	bne.n	8005f2a <__gethex+0x242>
 8005f1a:	9b02      	ldr	r3, [sp, #8]
 8005f1c:	9a00      	ldr	r2, [sp, #0]
 8005f1e:	f843 2b04 	str.w	r2, [r3], #4
 8005f22:	9302      	str	r3, [sp, #8]
 8005f24:	2300      	movs	r3, #0
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	469b      	mov	fp, r3
 8005f2a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005f2e:	f7ff fec5 	bl	8005cbc <__hexdig_fun>
 8005f32:	9b00      	ldr	r3, [sp, #0]
 8005f34:	f000 000f 	and.w	r0, r0, #15
 8005f38:	fa00 f00b 	lsl.w	r0, r0, fp
 8005f3c:	4303      	orrs	r3, r0
 8005f3e:	9300      	str	r3, [sp, #0]
 8005f40:	f10b 0b04 	add.w	fp, fp, #4
 8005f44:	9b03      	ldr	r3, [sp, #12]
 8005f46:	e00d      	b.n	8005f64 <__gethex+0x27c>
 8005f48:	9b03      	ldr	r3, [sp, #12]
 8005f4a:	9a06      	ldr	r2, [sp, #24]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	42bb      	cmp	r3, r7
 8005f50:	d3e0      	bcc.n	8005f14 <__gethex+0x22c>
 8005f52:	4618      	mov	r0, r3
 8005f54:	9901      	ldr	r1, [sp, #4]
 8005f56:	9307      	str	r3, [sp, #28]
 8005f58:	4652      	mov	r2, sl
 8005f5a:	f001 fab5 	bl	80074c8 <strncmp>
 8005f5e:	9b07      	ldr	r3, [sp, #28]
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d1d7      	bne.n	8005f14 <__gethex+0x22c>
 8005f64:	461e      	mov	r6, r3
 8005f66:	e78b      	b.n	8005e80 <__gethex+0x198>
 8005f68:	f04f 0a03 	mov.w	sl, #3
 8005f6c:	e7b8      	b.n	8005ee0 <__gethex+0x1f8>
 8005f6e:	da0a      	bge.n	8005f86 <__gethex+0x29e>
 8005f70:	1a37      	subs	r7, r6, r0
 8005f72:	4621      	mov	r1, r4
 8005f74:	ee18 0a10 	vmov	r0, s16
 8005f78:	463a      	mov	r2, r7
 8005f7a:	f000 fc39 	bl	80067f0 <__lshift>
 8005f7e:	1bed      	subs	r5, r5, r7
 8005f80:	4604      	mov	r4, r0
 8005f82:	f100 0914 	add.w	r9, r0, #20
 8005f86:	f04f 0a00 	mov.w	sl, #0
 8005f8a:	e7ae      	b.n	8005eea <__gethex+0x202>
 8005f8c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005f90:	42a8      	cmp	r0, r5
 8005f92:	dd72      	ble.n	800607a <__gethex+0x392>
 8005f94:	1b45      	subs	r5, r0, r5
 8005f96:	42ae      	cmp	r6, r5
 8005f98:	dc36      	bgt.n	8006008 <__gethex+0x320>
 8005f9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d02a      	beq.n	8005ff8 <__gethex+0x310>
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d02c      	beq.n	8006000 <__gethex+0x318>
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d11c      	bne.n	8005fe4 <__gethex+0x2fc>
 8005faa:	42ae      	cmp	r6, r5
 8005fac:	d11a      	bne.n	8005fe4 <__gethex+0x2fc>
 8005fae:	2e01      	cmp	r6, #1
 8005fb0:	d112      	bne.n	8005fd8 <__gethex+0x2f0>
 8005fb2:	9a04      	ldr	r2, [sp, #16]
 8005fb4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005fb8:	6013      	str	r3, [r2, #0]
 8005fba:	2301      	movs	r3, #1
 8005fbc:	6123      	str	r3, [r4, #16]
 8005fbe:	f8c9 3000 	str.w	r3, [r9]
 8005fc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005fc4:	2762      	movs	r7, #98	; 0x62
 8005fc6:	601c      	str	r4, [r3, #0]
 8005fc8:	e723      	b.n	8005e12 <__gethex+0x12a>
 8005fca:	bf00      	nop
 8005fcc:	08008f08 	.word	0x08008f08
 8005fd0:	08008e90 	.word	0x08008e90
 8005fd4:	08008ea1 	.word	0x08008ea1
 8005fd8:	1e71      	subs	r1, r6, #1
 8005fda:	4620      	mov	r0, r4
 8005fdc:	f000 fe6b 	bl	8006cb6 <__any_on>
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	d1e6      	bne.n	8005fb2 <__gethex+0x2ca>
 8005fe4:	ee18 0a10 	vmov	r0, s16
 8005fe8:	4621      	mov	r1, r4
 8005fea:	f000 f9e5 	bl	80063b8 <_Bfree>
 8005fee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	6013      	str	r3, [r2, #0]
 8005ff4:	2750      	movs	r7, #80	; 0x50
 8005ff6:	e70c      	b.n	8005e12 <__gethex+0x12a>
 8005ff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1f2      	bne.n	8005fe4 <__gethex+0x2fc>
 8005ffe:	e7d8      	b.n	8005fb2 <__gethex+0x2ca>
 8006000:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1d5      	bne.n	8005fb2 <__gethex+0x2ca>
 8006006:	e7ed      	b.n	8005fe4 <__gethex+0x2fc>
 8006008:	1e6f      	subs	r7, r5, #1
 800600a:	f1ba 0f00 	cmp.w	sl, #0
 800600e:	d131      	bne.n	8006074 <__gethex+0x38c>
 8006010:	b127      	cbz	r7, 800601c <__gethex+0x334>
 8006012:	4639      	mov	r1, r7
 8006014:	4620      	mov	r0, r4
 8006016:	f000 fe4e 	bl	8006cb6 <__any_on>
 800601a:	4682      	mov	sl, r0
 800601c:	117b      	asrs	r3, r7, #5
 800601e:	2101      	movs	r1, #1
 8006020:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006024:	f007 071f 	and.w	r7, r7, #31
 8006028:	fa01 f707 	lsl.w	r7, r1, r7
 800602c:	421f      	tst	r7, r3
 800602e:	4629      	mov	r1, r5
 8006030:	4620      	mov	r0, r4
 8006032:	bf18      	it	ne
 8006034:	f04a 0a02 	orrne.w	sl, sl, #2
 8006038:	1b76      	subs	r6, r6, r5
 800603a:	f7ff fded 	bl	8005c18 <rshift>
 800603e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006042:	2702      	movs	r7, #2
 8006044:	f1ba 0f00 	cmp.w	sl, #0
 8006048:	d048      	beq.n	80060dc <__gethex+0x3f4>
 800604a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800604e:	2b02      	cmp	r3, #2
 8006050:	d015      	beq.n	800607e <__gethex+0x396>
 8006052:	2b03      	cmp	r3, #3
 8006054:	d017      	beq.n	8006086 <__gethex+0x39e>
 8006056:	2b01      	cmp	r3, #1
 8006058:	d109      	bne.n	800606e <__gethex+0x386>
 800605a:	f01a 0f02 	tst.w	sl, #2
 800605e:	d006      	beq.n	800606e <__gethex+0x386>
 8006060:	f8d9 0000 	ldr.w	r0, [r9]
 8006064:	ea4a 0a00 	orr.w	sl, sl, r0
 8006068:	f01a 0f01 	tst.w	sl, #1
 800606c:	d10e      	bne.n	800608c <__gethex+0x3a4>
 800606e:	f047 0710 	orr.w	r7, r7, #16
 8006072:	e033      	b.n	80060dc <__gethex+0x3f4>
 8006074:	f04f 0a01 	mov.w	sl, #1
 8006078:	e7d0      	b.n	800601c <__gethex+0x334>
 800607a:	2701      	movs	r7, #1
 800607c:	e7e2      	b.n	8006044 <__gethex+0x35c>
 800607e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006080:	f1c3 0301 	rsb	r3, r3, #1
 8006084:	9315      	str	r3, [sp, #84]	; 0x54
 8006086:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006088:	2b00      	cmp	r3, #0
 800608a:	d0f0      	beq.n	800606e <__gethex+0x386>
 800608c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006090:	f104 0314 	add.w	r3, r4, #20
 8006094:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006098:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800609c:	f04f 0c00 	mov.w	ip, #0
 80060a0:	4618      	mov	r0, r3
 80060a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80060a6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80060aa:	d01c      	beq.n	80060e6 <__gethex+0x3fe>
 80060ac:	3201      	adds	r2, #1
 80060ae:	6002      	str	r2, [r0, #0]
 80060b0:	2f02      	cmp	r7, #2
 80060b2:	f104 0314 	add.w	r3, r4, #20
 80060b6:	d13f      	bne.n	8006138 <__gethex+0x450>
 80060b8:	f8d8 2000 	ldr.w	r2, [r8]
 80060bc:	3a01      	subs	r2, #1
 80060be:	42b2      	cmp	r2, r6
 80060c0:	d10a      	bne.n	80060d8 <__gethex+0x3f0>
 80060c2:	1171      	asrs	r1, r6, #5
 80060c4:	2201      	movs	r2, #1
 80060c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80060ca:	f006 061f 	and.w	r6, r6, #31
 80060ce:	fa02 f606 	lsl.w	r6, r2, r6
 80060d2:	421e      	tst	r6, r3
 80060d4:	bf18      	it	ne
 80060d6:	4617      	movne	r7, r2
 80060d8:	f047 0720 	orr.w	r7, r7, #32
 80060dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060de:	601c      	str	r4, [r3, #0]
 80060e0:	9b04      	ldr	r3, [sp, #16]
 80060e2:	601d      	str	r5, [r3, #0]
 80060e4:	e695      	b.n	8005e12 <__gethex+0x12a>
 80060e6:	4299      	cmp	r1, r3
 80060e8:	f843 cc04 	str.w	ip, [r3, #-4]
 80060ec:	d8d8      	bhi.n	80060a0 <__gethex+0x3b8>
 80060ee:	68a3      	ldr	r3, [r4, #8]
 80060f0:	459b      	cmp	fp, r3
 80060f2:	db19      	blt.n	8006128 <__gethex+0x440>
 80060f4:	6861      	ldr	r1, [r4, #4]
 80060f6:	ee18 0a10 	vmov	r0, s16
 80060fa:	3101      	adds	r1, #1
 80060fc:	f000 f91c 	bl	8006338 <_Balloc>
 8006100:	4681      	mov	r9, r0
 8006102:	b918      	cbnz	r0, 800610c <__gethex+0x424>
 8006104:	4b1a      	ldr	r3, [pc, #104]	; (8006170 <__gethex+0x488>)
 8006106:	4602      	mov	r2, r0
 8006108:	2184      	movs	r1, #132	; 0x84
 800610a:	e6a8      	b.n	8005e5e <__gethex+0x176>
 800610c:	6922      	ldr	r2, [r4, #16]
 800610e:	3202      	adds	r2, #2
 8006110:	f104 010c 	add.w	r1, r4, #12
 8006114:	0092      	lsls	r2, r2, #2
 8006116:	300c      	adds	r0, #12
 8006118:	f000 f900 	bl	800631c <memcpy>
 800611c:	4621      	mov	r1, r4
 800611e:	ee18 0a10 	vmov	r0, s16
 8006122:	f000 f949 	bl	80063b8 <_Bfree>
 8006126:	464c      	mov	r4, r9
 8006128:	6923      	ldr	r3, [r4, #16]
 800612a:	1c5a      	adds	r2, r3, #1
 800612c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006130:	6122      	str	r2, [r4, #16]
 8006132:	2201      	movs	r2, #1
 8006134:	615a      	str	r2, [r3, #20]
 8006136:	e7bb      	b.n	80060b0 <__gethex+0x3c8>
 8006138:	6922      	ldr	r2, [r4, #16]
 800613a:	455a      	cmp	r2, fp
 800613c:	dd0b      	ble.n	8006156 <__gethex+0x46e>
 800613e:	2101      	movs	r1, #1
 8006140:	4620      	mov	r0, r4
 8006142:	f7ff fd69 	bl	8005c18 <rshift>
 8006146:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800614a:	3501      	adds	r5, #1
 800614c:	42ab      	cmp	r3, r5
 800614e:	f6ff aed0 	blt.w	8005ef2 <__gethex+0x20a>
 8006152:	2701      	movs	r7, #1
 8006154:	e7c0      	b.n	80060d8 <__gethex+0x3f0>
 8006156:	f016 061f 	ands.w	r6, r6, #31
 800615a:	d0fa      	beq.n	8006152 <__gethex+0x46a>
 800615c:	4453      	add	r3, sl
 800615e:	f1c6 0620 	rsb	r6, r6, #32
 8006162:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006166:	f000 f9d9 	bl	800651c <__hi0bits>
 800616a:	42b0      	cmp	r0, r6
 800616c:	dbe7      	blt.n	800613e <__gethex+0x456>
 800616e:	e7f0      	b.n	8006152 <__gethex+0x46a>
 8006170:	08008e90 	.word	0x08008e90

08006174 <L_shift>:
 8006174:	f1c2 0208 	rsb	r2, r2, #8
 8006178:	0092      	lsls	r2, r2, #2
 800617a:	b570      	push	{r4, r5, r6, lr}
 800617c:	f1c2 0620 	rsb	r6, r2, #32
 8006180:	6843      	ldr	r3, [r0, #4]
 8006182:	6804      	ldr	r4, [r0, #0]
 8006184:	fa03 f506 	lsl.w	r5, r3, r6
 8006188:	432c      	orrs	r4, r5
 800618a:	40d3      	lsrs	r3, r2
 800618c:	6004      	str	r4, [r0, #0]
 800618e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006192:	4288      	cmp	r0, r1
 8006194:	d3f4      	bcc.n	8006180 <L_shift+0xc>
 8006196:	bd70      	pop	{r4, r5, r6, pc}

08006198 <__match>:
 8006198:	b530      	push	{r4, r5, lr}
 800619a:	6803      	ldr	r3, [r0, #0]
 800619c:	3301      	adds	r3, #1
 800619e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061a2:	b914      	cbnz	r4, 80061aa <__match+0x12>
 80061a4:	6003      	str	r3, [r0, #0]
 80061a6:	2001      	movs	r0, #1
 80061a8:	bd30      	pop	{r4, r5, pc}
 80061aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061ae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80061b2:	2d19      	cmp	r5, #25
 80061b4:	bf98      	it	ls
 80061b6:	3220      	addls	r2, #32
 80061b8:	42a2      	cmp	r2, r4
 80061ba:	d0f0      	beq.n	800619e <__match+0x6>
 80061bc:	2000      	movs	r0, #0
 80061be:	e7f3      	b.n	80061a8 <__match+0x10>

080061c0 <__hexnan>:
 80061c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c4:	680b      	ldr	r3, [r1, #0]
 80061c6:	115e      	asrs	r6, r3, #5
 80061c8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80061cc:	f013 031f 	ands.w	r3, r3, #31
 80061d0:	b087      	sub	sp, #28
 80061d2:	bf18      	it	ne
 80061d4:	3604      	addne	r6, #4
 80061d6:	2500      	movs	r5, #0
 80061d8:	1f37      	subs	r7, r6, #4
 80061da:	4690      	mov	r8, r2
 80061dc:	6802      	ldr	r2, [r0, #0]
 80061de:	9301      	str	r3, [sp, #4]
 80061e0:	4682      	mov	sl, r0
 80061e2:	f846 5c04 	str.w	r5, [r6, #-4]
 80061e6:	46b9      	mov	r9, r7
 80061e8:	463c      	mov	r4, r7
 80061ea:	9502      	str	r5, [sp, #8]
 80061ec:	46ab      	mov	fp, r5
 80061ee:	7851      	ldrb	r1, [r2, #1]
 80061f0:	1c53      	adds	r3, r2, #1
 80061f2:	9303      	str	r3, [sp, #12]
 80061f4:	b341      	cbz	r1, 8006248 <__hexnan+0x88>
 80061f6:	4608      	mov	r0, r1
 80061f8:	9205      	str	r2, [sp, #20]
 80061fa:	9104      	str	r1, [sp, #16]
 80061fc:	f7ff fd5e 	bl	8005cbc <__hexdig_fun>
 8006200:	2800      	cmp	r0, #0
 8006202:	d14f      	bne.n	80062a4 <__hexnan+0xe4>
 8006204:	9904      	ldr	r1, [sp, #16]
 8006206:	9a05      	ldr	r2, [sp, #20]
 8006208:	2920      	cmp	r1, #32
 800620a:	d818      	bhi.n	800623e <__hexnan+0x7e>
 800620c:	9b02      	ldr	r3, [sp, #8]
 800620e:	459b      	cmp	fp, r3
 8006210:	dd13      	ble.n	800623a <__hexnan+0x7a>
 8006212:	454c      	cmp	r4, r9
 8006214:	d206      	bcs.n	8006224 <__hexnan+0x64>
 8006216:	2d07      	cmp	r5, #7
 8006218:	dc04      	bgt.n	8006224 <__hexnan+0x64>
 800621a:	462a      	mov	r2, r5
 800621c:	4649      	mov	r1, r9
 800621e:	4620      	mov	r0, r4
 8006220:	f7ff ffa8 	bl	8006174 <L_shift>
 8006224:	4544      	cmp	r4, r8
 8006226:	d950      	bls.n	80062ca <__hexnan+0x10a>
 8006228:	2300      	movs	r3, #0
 800622a:	f1a4 0904 	sub.w	r9, r4, #4
 800622e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006232:	f8cd b008 	str.w	fp, [sp, #8]
 8006236:	464c      	mov	r4, r9
 8006238:	461d      	mov	r5, r3
 800623a:	9a03      	ldr	r2, [sp, #12]
 800623c:	e7d7      	b.n	80061ee <__hexnan+0x2e>
 800623e:	2929      	cmp	r1, #41	; 0x29
 8006240:	d156      	bne.n	80062f0 <__hexnan+0x130>
 8006242:	3202      	adds	r2, #2
 8006244:	f8ca 2000 	str.w	r2, [sl]
 8006248:	f1bb 0f00 	cmp.w	fp, #0
 800624c:	d050      	beq.n	80062f0 <__hexnan+0x130>
 800624e:	454c      	cmp	r4, r9
 8006250:	d206      	bcs.n	8006260 <__hexnan+0xa0>
 8006252:	2d07      	cmp	r5, #7
 8006254:	dc04      	bgt.n	8006260 <__hexnan+0xa0>
 8006256:	462a      	mov	r2, r5
 8006258:	4649      	mov	r1, r9
 800625a:	4620      	mov	r0, r4
 800625c:	f7ff ff8a 	bl	8006174 <L_shift>
 8006260:	4544      	cmp	r4, r8
 8006262:	d934      	bls.n	80062ce <__hexnan+0x10e>
 8006264:	f1a8 0204 	sub.w	r2, r8, #4
 8006268:	4623      	mov	r3, r4
 800626a:	f853 1b04 	ldr.w	r1, [r3], #4
 800626e:	f842 1f04 	str.w	r1, [r2, #4]!
 8006272:	429f      	cmp	r7, r3
 8006274:	d2f9      	bcs.n	800626a <__hexnan+0xaa>
 8006276:	1b3b      	subs	r3, r7, r4
 8006278:	f023 0303 	bic.w	r3, r3, #3
 800627c:	3304      	adds	r3, #4
 800627e:	3401      	adds	r4, #1
 8006280:	3e03      	subs	r6, #3
 8006282:	42b4      	cmp	r4, r6
 8006284:	bf88      	it	hi
 8006286:	2304      	movhi	r3, #4
 8006288:	4443      	add	r3, r8
 800628a:	2200      	movs	r2, #0
 800628c:	f843 2b04 	str.w	r2, [r3], #4
 8006290:	429f      	cmp	r7, r3
 8006292:	d2fb      	bcs.n	800628c <__hexnan+0xcc>
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	b91b      	cbnz	r3, 80062a0 <__hexnan+0xe0>
 8006298:	4547      	cmp	r7, r8
 800629a:	d127      	bne.n	80062ec <__hexnan+0x12c>
 800629c:	2301      	movs	r3, #1
 800629e:	603b      	str	r3, [r7, #0]
 80062a0:	2005      	movs	r0, #5
 80062a2:	e026      	b.n	80062f2 <__hexnan+0x132>
 80062a4:	3501      	adds	r5, #1
 80062a6:	2d08      	cmp	r5, #8
 80062a8:	f10b 0b01 	add.w	fp, fp, #1
 80062ac:	dd06      	ble.n	80062bc <__hexnan+0xfc>
 80062ae:	4544      	cmp	r4, r8
 80062b0:	d9c3      	bls.n	800623a <__hexnan+0x7a>
 80062b2:	2300      	movs	r3, #0
 80062b4:	f844 3c04 	str.w	r3, [r4, #-4]
 80062b8:	2501      	movs	r5, #1
 80062ba:	3c04      	subs	r4, #4
 80062bc:	6822      	ldr	r2, [r4, #0]
 80062be:	f000 000f 	and.w	r0, r0, #15
 80062c2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80062c6:	6022      	str	r2, [r4, #0]
 80062c8:	e7b7      	b.n	800623a <__hexnan+0x7a>
 80062ca:	2508      	movs	r5, #8
 80062cc:	e7b5      	b.n	800623a <__hexnan+0x7a>
 80062ce:	9b01      	ldr	r3, [sp, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0df      	beq.n	8006294 <__hexnan+0xd4>
 80062d4:	f04f 32ff 	mov.w	r2, #4294967295
 80062d8:	f1c3 0320 	rsb	r3, r3, #32
 80062dc:	fa22 f303 	lsr.w	r3, r2, r3
 80062e0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80062e4:	401a      	ands	r2, r3
 80062e6:	f846 2c04 	str.w	r2, [r6, #-4]
 80062ea:	e7d3      	b.n	8006294 <__hexnan+0xd4>
 80062ec:	3f04      	subs	r7, #4
 80062ee:	e7d1      	b.n	8006294 <__hexnan+0xd4>
 80062f0:	2004      	movs	r0, #4
 80062f2:	b007      	add	sp, #28
 80062f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080062f8 <__ascii_mbtowc>:
 80062f8:	b082      	sub	sp, #8
 80062fa:	b901      	cbnz	r1, 80062fe <__ascii_mbtowc+0x6>
 80062fc:	a901      	add	r1, sp, #4
 80062fe:	b142      	cbz	r2, 8006312 <__ascii_mbtowc+0x1a>
 8006300:	b14b      	cbz	r3, 8006316 <__ascii_mbtowc+0x1e>
 8006302:	7813      	ldrb	r3, [r2, #0]
 8006304:	600b      	str	r3, [r1, #0]
 8006306:	7812      	ldrb	r2, [r2, #0]
 8006308:	1e10      	subs	r0, r2, #0
 800630a:	bf18      	it	ne
 800630c:	2001      	movne	r0, #1
 800630e:	b002      	add	sp, #8
 8006310:	4770      	bx	lr
 8006312:	4610      	mov	r0, r2
 8006314:	e7fb      	b.n	800630e <__ascii_mbtowc+0x16>
 8006316:	f06f 0001 	mvn.w	r0, #1
 800631a:	e7f8      	b.n	800630e <__ascii_mbtowc+0x16>

0800631c <memcpy>:
 800631c:	440a      	add	r2, r1
 800631e:	4291      	cmp	r1, r2
 8006320:	f100 33ff 	add.w	r3, r0, #4294967295
 8006324:	d100      	bne.n	8006328 <memcpy+0xc>
 8006326:	4770      	bx	lr
 8006328:	b510      	push	{r4, lr}
 800632a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800632e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006332:	4291      	cmp	r1, r2
 8006334:	d1f9      	bne.n	800632a <memcpy+0xe>
 8006336:	bd10      	pop	{r4, pc}

08006338 <_Balloc>:
 8006338:	b570      	push	{r4, r5, r6, lr}
 800633a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800633c:	4604      	mov	r4, r0
 800633e:	460d      	mov	r5, r1
 8006340:	b976      	cbnz	r6, 8006360 <_Balloc+0x28>
 8006342:	2010      	movs	r0, #16
 8006344:	f001 ff8c 	bl	8008260 <malloc>
 8006348:	4602      	mov	r2, r0
 800634a:	6260      	str	r0, [r4, #36]	; 0x24
 800634c:	b920      	cbnz	r0, 8006358 <_Balloc+0x20>
 800634e:	4b18      	ldr	r3, [pc, #96]	; (80063b0 <_Balloc+0x78>)
 8006350:	4818      	ldr	r0, [pc, #96]	; (80063b4 <_Balloc+0x7c>)
 8006352:	2166      	movs	r1, #102	; 0x66
 8006354:	f001 f8da 	bl	800750c <__assert_func>
 8006358:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800635c:	6006      	str	r6, [r0, #0]
 800635e:	60c6      	str	r6, [r0, #12]
 8006360:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006362:	68f3      	ldr	r3, [r6, #12]
 8006364:	b183      	cbz	r3, 8006388 <_Balloc+0x50>
 8006366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800636e:	b9b8      	cbnz	r0, 80063a0 <_Balloc+0x68>
 8006370:	2101      	movs	r1, #1
 8006372:	fa01 f605 	lsl.w	r6, r1, r5
 8006376:	1d72      	adds	r2, r6, #5
 8006378:	0092      	lsls	r2, r2, #2
 800637a:	4620      	mov	r0, r4
 800637c:	f000 fcbc 	bl	8006cf8 <_calloc_r>
 8006380:	b160      	cbz	r0, 800639c <_Balloc+0x64>
 8006382:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006386:	e00e      	b.n	80063a6 <_Balloc+0x6e>
 8006388:	2221      	movs	r2, #33	; 0x21
 800638a:	2104      	movs	r1, #4
 800638c:	4620      	mov	r0, r4
 800638e:	f000 fcb3 	bl	8006cf8 <_calloc_r>
 8006392:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006394:	60f0      	str	r0, [r6, #12]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1e4      	bne.n	8006366 <_Balloc+0x2e>
 800639c:	2000      	movs	r0, #0
 800639e:	bd70      	pop	{r4, r5, r6, pc}
 80063a0:	6802      	ldr	r2, [r0, #0]
 80063a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063a6:	2300      	movs	r3, #0
 80063a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063ac:	e7f7      	b.n	800639e <_Balloc+0x66>
 80063ae:	bf00      	nop
 80063b0:	08008f1c 	.word	0x08008f1c
 80063b4:	08008f33 	.word	0x08008f33

080063b8 <_Bfree>:
 80063b8:	b570      	push	{r4, r5, r6, lr}
 80063ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80063bc:	4605      	mov	r5, r0
 80063be:	460c      	mov	r4, r1
 80063c0:	b976      	cbnz	r6, 80063e0 <_Bfree+0x28>
 80063c2:	2010      	movs	r0, #16
 80063c4:	f001 ff4c 	bl	8008260 <malloc>
 80063c8:	4602      	mov	r2, r0
 80063ca:	6268      	str	r0, [r5, #36]	; 0x24
 80063cc:	b920      	cbnz	r0, 80063d8 <_Bfree+0x20>
 80063ce:	4b09      	ldr	r3, [pc, #36]	; (80063f4 <_Bfree+0x3c>)
 80063d0:	4809      	ldr	r0, [pc, #36]	; (80063f8 <_Bfree+0x40>)
 80063d2:	218a      	movs	r1, #138	; 0x8a
 80063d4:	f001 f89a 	bl	800750c <__assert_func>
 80063d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063dc:	6006      	str	r6, [r0, #0]
 80063de:	60c6      	str	r6, [r0, #12]
 80063e0:	b13c      	cbz	r4, 80063f2 <_Bfree+0x3a>
 80063e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80063e4:	6862      	ldr	r2, [r4, #4]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063ec:	6021      	str	r1, [r4, #0]
 80063ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80063f2:	bd70      	pop	{r4, r5, r6, pc}
 80063f4:	08008f1c 	.word	0x08008f1c
 80063f8:	08008f33 	.word	0x08008f33

080063fc <__multadd>:
 80063fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006400:	690d      	ldr	r5, [r1, #16]
 8006402:	4607      	mov	r7, r0
 8006404:	460c      	mov	r4, r1
 8006406:	461e      	mov	r6, r3
 8006408:	f101 0c14 	add.w	ip, r1, #20
 800640c:	2000      	movs	r0, #0
 800640e:	f8dc 3000 	ldr.w	r3, [ip]
 8006412:	b299      	uxth	r1, r3
 8006414:	fb02 6101 	mla	r1, r2, r1, r6
 8006418:	0c1e      	lsrs	r6, r3, #16
 800641a:	0c0b      	lsrs	r3, r1, #16
 800641c:	fb02 3306 	mla	r3, r2, r6, r3
 8006420:	b289      	uxth	r1, r1
 8006422:	3001      	adds	r0, #1
 8006424:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006428:	4285      	cmp	r5, r0
 800642a:	f84c 1b04 	str.w	r1, [ip], #4
 800642e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006432:	dcec      	bgt.n	800640e <__multadd+0x12>
 8006434:	b30e      	cbz	r6, 800647a <__multadd+0x7e>
 8006436:	68a3      	ldr	r3, [r4, #8]
 8006438:	42ab      	cmp	r3, r5
 800643a:	dc19      	bgt.n	8006470 <__multadd+0x74>
 800643c:	6861      	ldr	r1, [r4, #4]
 800643e:	4638      	mov	r0, r7
 8006440:	3101      	adds	r1, #1
 8006442:	f7ff ff79 	bl	8006338 <_Balloc>
 8006446:	4680      	mov	r8, r0
 8006448:	b928      	cbnz	r0, 8006456 <__multadd+0x5a>
 800644a:	4602      	mov	r2, r0
 800644c:	4b0c      	ldr	r3, [pc, #48]	; (8006480 <__multadd+0x84>)
 800644e:	480d      	ldr	r0, [pc, #52]	; (8006484 <__multadd+0x88>)
 8006450:	21b5      	movs	r1, #181	; 0xb5
 8006452:	f001 f85b 	bl	800750c <__assert_func>
 8006456:	6922      	ldr	r2, [r4, #16]
 8006458:	3202      	adds	r2, #2
 800645a:	f104 010c 	add.w	r1, r4, #12
 800645e:	0092      	lsls	r2, r2, #2
 8006460:	300c      	adds	r0, #12
 8006462:	f7ff ff5b 	bl	800631c <memcpy>
 8006466:	4621      	mov	r1, r4
 8006468:	4638      	mov	r0, r7
 800646a:	f7ff ffa5 	bl	80063b8 <_Bfree>
 800646e:	4644      	mov	r4, r8
 8006470:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006474:	3501      	adds	r5, #1
 8006476:	615e      	str	r6, [r3, #20]
 8006478:	6125      	str	r5, [r4, #16]
 800647a:	4620      	mov	r0, r4
 800647c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006480:	08008e90 	.word	0x08008e90
 8006484:	08008f33 	.word	0x08008f33

08006488 <__s2b>:
 8006488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800648c:	460c      	mov	r4, r1
 800648e:	4615      	mov	r5, r2
 8006490:	461f      	mov	r7, r3
 8006492:	2209      	movs	r2, #9
 8006494:	3308      	adds	r3, #8
 8006496:	4606      	mov	r6, r0
 8006498:	fb93 f3f2 	sdiv	r3, r3, r2
 800649c:	2100      	movs	r1, #0
 800649e:	2201      	movs	r2, #1
 80064a0:	429a      	cmp	r2, r3
 80064a2:	db09      	blt.n	80064b8 <__s2b+0x30>
 80064a4:	4630      	mov	r0, r6
 80064a6:	f7ff ff47 	bl	8006338 <_Balloc>
 80064aa:	b940      	cbnz	r0, 80064be <__s2b+0x36>
 80064ac:	4602      	mov	r2, r0
 80064ae:	4b19      	ldr	r3, [pc, #100]	; (8006514 <__s2b+0x8c>)
 80064b0:	4819      	ldr	r0, [pc, #100]	; (8006518 <__s2b+0x90>)
 80064b2:	21ce      	movs	r1, #206	; 0xce
 80064b4:	f001 f82a 	bl	800750c <__assert_func>
 80064b8:	0052      	lsls	r2, r2, #1
 80064ba:	3101      	adds	r1, #1
 80064bc:	e7f0      	b.n	80064a0 <__s2b+0x18>
 80064be:	9b08      	ldr	r3, [sp, #32]
 80064c0:	6143      	str	r3, [r0, #20]
 80064c2:	2d09      	cmp	r5, #9
 80064c4:	f04f 0301 	mov.w	r3, #1
 80064c8:	6103      	str	r3, [r0, #16]
 80064ca:	dd16      	ble.n	80064fa <__s2b+0x72>
 80064cc:	f104 0909 	add.w	r9, r4, #9
 80064d0:	46c8      	mov	r8, r9
 80064d2:	442c      	add	r4, r5
 80064d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80064d8:	4601      	mov	r1, r0
 80064da:	3b30      	subs	r3, #48	; 0x30
 80064dc:	220a      	movs	r2, #10
 80064de:	4630      	mov	r0, r6
 80064e0:	f7ff ff8c 	bl	80063fc <__multadd>
 80064e4:	45a0      	cmp	r8, r4
 80064e6:	d1f5      	bne.n	80064d4 <__s2b+0x4c>
 80064e8:	f1a5 0408 	sub.w	r4, r5, #8
 80064ec:	444c      	add	r4, r9
 80064ee:	1b2d      	subs	r5, r5, r4
 80064f0:	1963      	adds	r3, r4, r5
 80064f2:	42bb      	cmp	r3, r7
 80064f4:	db04      	blt.n	8006500 <__s2b+0x78>
 80064f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064fa:	340a      	adds	r4, #10
 80064fc:	2509      	movs	r5, #9
 80064fe:	e7f6      	b.n	80064ee <__s2b+0x66>
 8006500:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006504:	4601      	mov	r1, r0
 8006506:	3b30      	subs	r3, #48	; 0x30
 8006508:	220a      	movs	r2, #10
 800650a:	4630      	mov	r0, r6
 800650c:	f7ff ff76 	bl	80063fc <__multadd>
 8006510:	e7ee      	b.n	80064f0 <__s2b+0x68>
 8006512:	bf00      	nop
 8006514:	08008e90 	.word	0x08008e90
 8006518:	08008f33 	.word	0x08008f33

0800651c <__hi0bits>:
 800651c:	0c03      	lsrs	r3, r0, #16
 800651e:	041b      	lsls	r3, r3, #16
 8006520:	b9d3      	cbnz	r3, 8006558 <__hi0bits+0x3c>
 8006522:	0400      	lsls	r0, r0, #16
 8006524:	2310      	movs	r3, #16
 8006526:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800652a:	bf04      	itt	eq
 800652c:	0200      	lsleq	r0, r0, #8
 800652e:	3308      	addeq	r3, #8
 8006530:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006534:	bf04      	itt	eq
 8006536:	0100      	lsleq	r0, r0, #4
 8006538:	3304      	addeq	r3, #4
 800653a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800653e:	bf04      	itt	eq
 8006540:	0080      	lsleq	r0, r0, #2
 8006542:	3302      	addeq	r3, #2
 8006544:	2800      	cmp	r0, #0
 8006546:	db05      	blt.n	8006554 <__hi0bits+0x38>
 8006548:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800654c:	f103 0301 	add.w	r3, r3, #1
 8006550:	bf08      	it	eq
 8006552:	2320      	moveq	r3, #32
 8006554:	4618      	mov	r0, r3
 8006556:	4770      	bx	lr
 8006558:	2300      	movs	r3, #0
 800655a:	e7e4      	b.n	8006526 <__hi0bits+0xa>

0800655c <__lo0bits>:
 800655c:	6803      	ldr	r3, [r0, #0]
 800655e:	f013 0207 	ands.w	r2, r3, #7
 8006562:	4601      	mov	r1, r0
 8006564:	d00b      	beq.n	800657e <__lo0bits+0x22>
 8006566:	07da      	lsls	r2, r3, #31
 8006568:	d423      	bmi.n	80065b2 <__lo0bits+0x56>
 800656a:	0798      	lsls	r0, r3, #30
 800656c:	bf49      	itett	mi
 800656e:	085b      	lsrmi	r3, r3, #1
 8006570:	089b      	lsrpl	r3, r3, #2
 8006572:	2001      	movmi	r0, #1
 8006574:	600b      	strmi	r3, [r1, #0]
 8006576:	bf5c      	itt	pl
 8006578:	600b      	strpl	r3, [r1, #0]
 800657a:	2002      	movpl	r0, #2
 800657c:	4770      	bx	lr
 800657e:	b298      	uxth	r0, r3
 8006580:	b9a8      	cbnz	r0, 80065ae <__lo0bits+0x52>
 8006582:	0c1b      	lsrs	r3, r3, #16
 8006584:	2010      	movs	r0, #16
 8006586:	b2da      	uxtb	r2, r3
 8006588:	b90a      	cbnz	r2, 800658e <__lo0bits+0x32>
 800658a:	3008      	adds	r0, #8
 800658c:	0a1b      	lsrs	r3, r3, #8
 800658e:	071a      	lsls	r2, r3, #28
 8006590:	bf04      	itt	eq
 8006592:	091b      	lsreq	r3, r3, #4
 8006594:	3004      	addeq	r0, #4
 8006596:	079a      	lsls	r2, r3, #30
 8006598:	bf04      	itt	eq
 800659a:	089b      	lsreq	r3, r3, #2
 800659c:	3002      	addeq	r0, #2
 800659e:	07da      	lsls	r2, r3, #31
 80065a0:	d403      	bmi.n	80065aa <__lo0bits+0x4e>
 80065a2:	085b      	lsrs	r3, r3, #1
 80065a4:	f100 0001 	add.w	r0, r0, #1
 80065a8:	d005      	beq.n	80065b6 <__lo0bits+0x5a>
 80065aa:	600b      	str	r3, [r1, #0]
 80065ac:	4770      	bx	lr
 80065ae:	4610      	mov	r0, r2
 80065b0:	e7e9      	b.n	8006586 <__lo0bits+0x2a>
 80065b2:	2000      	movs	r0, #0
 80065b4:	4770      	bx	lr
 80065b6:	2020      	movs	r0, #32
 80065b8:	4770      	bx	lr
	...

080065bc <__i2b>:
 80065bc:	b510      	push	{r4, lr}
 80065be:	460c      	mov	r4, r1
 80065c0:	2101      	movs	r1, #1
 80065c2:	f7ff feb9 	bl	8006338 <_Balloc>
 80065c6:	4602      	mov	r2, r0
 80065c8:	b928      	cbnz	r0, 80065d6 <__i2b+0x1a>
 80065ca:	4b05      	ldr	r3, [pc, #20]	; (80065e0 <__i2b+0x24>)
 80065cc:	4805      	ldr	r0, [pc, #20]	; (80065e4 <__i2b+0x28>)
 80065ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80065d2:	f000 ff9b 	bl	800750c <__assert_func>
 80065d6:	2301      	movs	r3, #1
 80065d8:	6144      	str	r4, [r0, #20]
 80065da:	6103      	str	r3, [r0, #16]
 80065dc:	bd10      	pop	{r4, pc}
 80065de:	bf00      	nop
 80065e0:	08008e90 	.word	0x08008e90
 80065e4:	08008f33 	.word	0x08008f33

080065e8 <__multiply>:
 80065e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ec:	4691      	mov	r9, r2
 80065ee:	690a      	ldr	r2, [r1, #16]
 80065f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	bfb8      	it	lt
 80065f8:	460b      	movlt	r3, r1
 80065fa:	460c      	mov	r4, r1
 80065fc:	bfbc      	itt	lt
 80065fe:	464c      	movlt	r4, r9
 8006600:	4699      	movlt	r9, r3
 8006602:	6927      	ldr	r7, [r4, #16]
 8006604:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006608:	68a3      	ldr	r3, [r4, #8]
 800660a:	6861      	ldr	r1, [r4, #4]
 800660c:	eb07 060a 	add.w	r6, r7, sl
 8006610:	42b3      	cmp	r3, r6
 8006612:	b085      	sub	sp, #20
 8006614:	bfb8      	it	lt
 8006616:	3101      	addlt	r1, #1
 8006618:	f7ff fe8e 	bl	8006338 <_Balloc>
 800661c:	b930      	cbnz	r0, 800662c <__multiply+0x44>
 800661e:	4602      	mov	r2, r0
 8006620:	4b44      	ldr	r3, [pc, #272]	; (8006734 <__multiply+0x14c>)
 8006622:	4845      	ldr	r0, [pc, #276]	; (8006738 <__multiply+0x150>)
 8006624:	f240 115d 	movw	r1, #349	; 0x15d
 8006628:	f000 ff70 	bl	800750c <__assert_func>
 800662c:	f100 0514 	add.w	r5, r0, #20
 8006630:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006634:	462b      	mov	r3, r5
 8006636:	2200      	movs	r2, #0
 8006638:	4543      	cmp	r3, r8
 800663a:	d321      	bcc.n	8006680 <__multiply+0x98>
 800663c:	f104 0314 	add.w	r3, r4, #20
 8006640:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006644:	f109 0314 	add.w	r3, r9, #20
 8006648:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800664c:	9202      	str	r2, [sp, #8]
 800664e:	1b3a      	subs	r2, r7, r4
 8006650:	3a15      	subs	r2, #21
 8006652:	f022 0203 	bic.w	r2, r2, #3
 8006656:	3204      	adds	r2, #4
 8006658:	f104 0115 	add.w	r1, r4, #21
 800665c:	428f      	cmp	r7, r1
 800665e:	bf38      	it	cc
 8006660:	2204      	movcc	r2, #4
 8006662:	9201      	str	r2, [sp, #4]
 8006664:	9a02      	ldr	r2, [sp, #8]
 8006666:	9303      	str	r3, [sp, #12]
 8006668:	429a      	cmp	r2, r3
 800666a:	d80c      	bhi.n	8006686 <__multiply+0x9e>
 800666c:	2e00      	cmp	r6, #0
 800666e:	dd03      	ble.n	8006678 <__multiply+0x90>
 8006670:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006674:	2b00      	cmp	r3, #0
 8006676:	d05a      	beq.n	800672e <__multiply+0x146>
 8006678:	6106      	str	r6, [r0, #16]
 800667a:	b005      	add	sp, #20
 800667c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006680:	f843 2b04 	str.w	r2, [r3], #4
 8006684:	e7d8      	b.n	8006638 <__multiply+0x50>
 8006686:	f8b3 a000 	ldrh.w	sl, [r3]
 800668a:	f1ba 0f00 	cmp.w	sl, #0
 800668e:	d024      	beq.n	80066da <__multiply+0xf2>
 8006690:	f104 0e14 	add.w	lr, r4, #20
 8006694:	46a9      	mov	r9, r5
 8006696:	f04f 0c00 	mov.w	ip, #0
 800669a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800669e:	f8d9 1000 	ldr.w	r1, [r9]
 80066a2:	fa1f fb82 	uxth.w	fp, r2
 80066a6:	b289      	uxth	r1, r1
 80066a8:	fb0a 110b 	mla	r1, sl, fp, r1
 80066ac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80066b0:	f8d9 2000 	ldr.w	r2, [r9]
 80066b4:	4461      	add	r1, ip
 80066b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066ba:	fb0a c20b 	mla	r2, sl, fp, ip
 80066be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80066c2:	b289      	uxth	r1, r1
 80066c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80066c8:	4577      	cmp	r7, lr
 80066ca:	f849 1b04 	str.w	r1, [r9], #4
 80066ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066d2:	d8e2      	bhi.n	800669a <__multiply+0xb2>
 80066d4:	9a01      	ldr	r2, [sp, #4]
 80066d6:	f845 c002 	str.w	ip, [r5, r2]
 80066da:	9a03      	ldr	r2, [sp, #12]
 80066dc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80066e0:	3304      	adds	r3, #4
 80066e2:	f1b9 0f00 	cmp.w	r9, #0
 80066e6:	d020      	beq.n	800672a <__multiply+0x142>
 80066e8:	6829      	ldr	r1, [r5, #0]
 80066ea:	f104 0c14 	add.w	ip, r4, #20
 80066ee:	46ae      	mov	lr, r5
 80066f0:	f04f 0a00 	mov.w	sl, #0
 80066f4:	f8bc b000 	ldrh.w	fp, [ip]
 80066f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80066fc:	fb09 220b 	mla	r2, r9, fp, r2
 8006700:	4492      	add	sl, r2
 8006702:	b289      	uxth	r1, r1
 8006704:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006708:	f84e 1b04 	str.w	r1, [lr], #4
 800670c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006710:	f8be 1000 	ldrh.w	r1, [lr]
 8006714:	0c12      	lsrs	r2, r2, #16
 8006716:	fb09 1102 	mla	r1, r9, r2, r1
 800671a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800671e:	4567      	cmp	r7, ip
 8006720:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006724:	d8e6      	bhi.n	80066f4 <__multiply+0x10c>
 8006726:	9a01      	ldr	r2, [sp, #4]
 8006728:	50a9      	str	r1, [r5, r2]
 800672a:	3504      	adds	r5, #4
 800672c:	e79a      	b.n	8006664 <__multiply+0x7c>
 800672e:	3e01      	subs	r6, #1
 8006730:	e79c      	b.n	800666c <__multiply+0x84>
 8006732:	bf00      	nop
 8006734:	08008e90 	.word	0x08008e90
 8006738:	08008f33 	.word	0x08008f33

0800673c <__pow5mult>:
 800673c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006740:	4615      	mov	r5, r2
 8006742:	f012 0203 	ands.w	r2, r2, #3
 8006746:	4606      	mov	r6, r0
 8006748:	460f      	mov	r7, r1
 800674a:	d007      	beq.n	800675c <__pow5mult+0x20>
 800674c:	4c25      	ldr	r4, [pc, #148]	; (80067e4 <__pow5mult+0xa8>)
 800674e:	3a01      	subs	r2, #1
 8006750:	2300      	movs	r3, #0
 8006752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006756:	f7ff fe51 	bl	80063fc <__multadd>
 800675a:	4607      	mov	r7, r0
 800675c:	10ad      	asrs	r5, r5, #2
 800675e:	d03d      	beq.n	80067dc <__pow5mult+0xa0>
 8006760:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006762:	b97c      	cbnz	r4, 8006784 <__pow5mult+0x48>
 8006764:	2010      	movs	r0, #16
 8006766:	f001 fd7b 	bl	8008260 <malloc>
 800676a:	4602      	mov	r2, r0
 800676c:	6270      	str	r0, [r6, #36]	; 0x24
 800676e:	b928      	cbnz	r0, 800677c <__pow5mult+0x40>
 8006770:	4b1d      	ldr	r3, [pc, #116]	; (80067e8 <__pow5mult+0xac>)
 8006772:	481e      	ldr	r0, [pc, #120]	; (80067ec <__pow5mult+0xb0>)
 8006774:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006778:	f000 fec8 	bl	800750c <__assert_func>
 800677c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006780:	6004      	str	r4, [r0, #0]
 8006782:	60c4      	str	r4, [r0, #12]
 8006784:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006788:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800678c:	b94c      	cbnz	r4, 80067a2 <__pow5mult+0x66>
 800678e:	f240 2171 	movw	r1, #625	; 0x271
 8006792:	4630      	mov	r0, r6
 8006794:	f7ff ff12 	bl	80065bc <__i2b>
 8006798:	2300      	movs	r3, #0
 800679a:	f8c8 0008 	str.w	r0, [r8, #8]
 800679e:	4604      	mov	r4, r0
 80067a0:	6003      	str	r3, [r0, #0]
 80067a2:	f04f 0900 	mov.w	r9, #0
 80067a6:	07eb      	lsls	r3, r5, #31
 80067a8:	d50a      	bpl.n	80067c0 <__pow5mult+0x84>
 80067aa:	4639      	mov	r1, r7
 80067ac:	4622      	mov	r2, r4
 80067ae:	4630      	mov	r0, r6
 80067b0:	f7ff ff1a 	bl	80065e8 <__multiply>
 80067b4:	4639      	mov	r1, r7
 80067b6:	4680      	mov	r8, r0
 80067b8:	4630      	mov	r0, r6
 80067ba:	f7ff fdfd 	bl	80063b8 <_Bfree>
 80067be:	4647      	mov	r7, r8
 80067c0:	106d      	asrs	r5, r5, #1
 80067c2:	d00b      	beq.n	80067dc <__pow5mult+0xa0>
 80067c4:	6820      	ldr	r0, [r4, #0]
 80067c6:	b938      	cbnz	r0, 80067d8 <__pow5mult+0x9c>
 80067c8:	4622      	mov	r2, r4
 80067ca:	4621      	mov	r1, r4
 80067cc:	4630      	mov	r0, r6
 80067ce:	f7ff ff0b 	bl	80065e8 <__multiply>
 80067d2:	6020      	str	r0, [r4, #0]
 80067d4:	f8c0 9000 	str.w	r9, [r0]
 80067d8:	4604      	mov	r4, r0
 80067da:	e7e4      	b.n	80067a6 <__pow5mult+0x6a>
 80067dc:	4638      	mov	r0, r7
 80067de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067e2:	bf00      	nop
 80067e4:	08009080 	.word	0x08009080
 80067e8:	08008f1c 	.word	0x08008f1c
 80067ec:	08008f33 	.word	0x08008f33

080067f0 <__lshift>:
 80067f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067f4:	460c      	mov	r4, r1
 80067f6:	6849      	ldr	r1, [r1, #4]
 80067f8:	6923      	ldr	r3, [r4, #16]
 80067fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067fe:	68a3      	ldr	r3, [r4, #8]
 8006800:	4607      	mov	r7, r0
 8006802:	4691      	mov	r9, r2
 8006804:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006808:	f108 0601 	add.w	r6, r8, #1
 800680c:	42b3      	cmp	r3, r6
 800680e:	db0b      	blt.n	8006828 <__lshift+0x38>
 8006810:	4638      	mov	r0, r7
 8006812:	f7ff fd91 	bl	8006338 <_Balloc>
 8006816:	4605      	mov	r5, r0
 8006818:	b948      	cbnz	r0, 800682e <__lshift+0x3e>
 800681a:	4602      	mov	r2, r0
 800681c:	4b2a      	ldr	r3, [pc, #168]	; (80068c8 <__lshift+0xd8>)
 800681e:	482b      	ldr	r0, [pc, #172]	; (80068cc <__lshift+0xdc>)
 8006820:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006824:	f000 fe72 	bl	800750c <__assert_func>
 8006828:	3101      	adds	r1, #1
 800682a:	005b      	lsls	r3, r3, #1
 800682c:	e7ee      	b.n	800680c <__lshift+0x1c>
 800682e:	2300      	movs	r3, #0
 8006830:	f100 0114 	add.w	r1, r0, #20
 8006834:	f100 0210 	add.w	r2, r0, #16
 8006838:	4618      	mov	r0, r3
 800683a:	4553      	cmp	r3, sl
 800683c:	db37      	blt.n	80068ae <__lshift+0xbe>
 800683e:	6920      	ldr	r0, [r4, #16]
 8006840:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006844:	f104 0314 	add.w	r3, r4, #20
 8006848:	f019 091f 	ands.w	r9, r9, #31
 800684c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006850:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006854:	d02f      	beq.n	80068b6 <__lshift+0xc6>
 8006856:	f1c9 0e20 	rsb	lr, r9, #32
 800685a:	468a      	mov	sl, r1
 800685c:	f04f 0c00 	mov.w	ip, #0
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	fa02 f209 	lsl.w	r2, r2, r9
 8006866:	ea42 020c 	orr.w	r2, r2, ip
 800686a:	f84a 2b04 	str.w	r2, [sl], #4
 800686e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006872:	4298      	cmp	r0, r3
 8006874:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006878:	d8f2      	bhi.n	8006860 <__lshift+0x70>
 800687a:	1b03      	subs	r3, r0, r4
 800687c:	3b15      	subs	r3, #21
 800687e:	f023 0303 	bic.w	r3, r3, #3
 8006882:	3304      	adds	r3, #4
 8006884:	f104 0215 	add.w	r2, r4, #21
 8006888:	4290      	cmp	r0, r2
 800688a:	bf38      	it	cc
 800688c:	2304      	movcc	r3, #4
 800688e:	f841 c003 	str.w	ip, [r1, r3]
 8006892:	f1bc 0f00 	cmp.w	ip, #0
 8006896:	d001      	beq.n	800689c <__lshift+0xac>
 8006898:	f108 0602 	add.w	r6, r8, #2
 800689c:	3e01      	subs	r6, #1
 800689e:	4638      	mov	r0, r7
 80068a0:	612e      	str	r6, [r5, #16]
 80068a2:	4621      	mov	r1, r4
 80068a4:	f7ff fd88 	bl	80063b8 <_Bfree>
 80068a8:	4628      	mov	r0, r5
 80068aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80068b2:	3301      	adds	r3, #1
 80068b4:	e7c1      	b.n	800683a <__lshift+0x4a>
 80068b6:	3904      	subs	r1, #4
 80068b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80068bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80068c0:	4298      	cmp	r0, r3
 80068c2:	d8f9      	bhi.n	80068b8 <__lshift+0xc8>
 80068c4:	e7ea      	b.n	800689c <__lshift+0xac>
 80068c6:	bf00      	nop
 80068c8:	08008e90 	.word	0x08008e90
 80068cc:	08008f33 	.word	0x08008f33

080068d0 <__mcmp>:
 80068d0:	b530      	push	{r4, r5, lr}
 80068d2:	6902      	ldr	r2, [r0, #16]
 80068d4:	690c      	ldr	r4, [r1, #16]
 80068d6:	1b12      	subs	r2, r2, r4
 80068d8:	d10e      	bne.n	80068f8 <__mcmp+0x28>
 80068da:	f100 0314 	add.w	r3, r0, #20
 80068de:	3114      	adds	r1, #20
 80068e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80068e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80068e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80068ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80068f0:	42a5      	cmp	r5, r4
 80068f2:	d003      	beq.n	80068fc <__mcmp+0x2c>
 80068f4:	d305      	bcc.n	8006902 <__mcmp+0x32>
 80068f6:	2201      	movs	r2, #1
 80068f8:	4610      	mov	r0, r2
 80068fa:	bd30      	pop	{r4, r5, pc}
 80068fc:	4283      	cmp	r3, r0
 80068fe:	d3f3      	bcc.n	80068e8 <__mcmp+0x18>
 8006900:	e7fa      	b.n	80068f8 <__mcmp+0x28>
 8006902:	f04f 32ff 	mov.w	r2, #4294967295
 8006906:	e7f7      	b.n	80068f8 <__mcmp+0x28>

08006908 <__mdiff>:
 8006908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690c:	460c      	mov	r4, r1
 800690e:	4606      	mov	r6, r0
 8006910:	4611      	mov	r1, r2
 8006912:	4620      	mov	r0, r4
 8006914:	4690      	mov	r8, r2
 8006916:	f7ff ffdb 	bl	80068d0 <__mcmp>
 800691a:	1e05      	subs	r5, r0, #0
 800691c:	d110      	bne.n	8006940 <__mdiff+0x38>
 800691e:	4629      	mov	r1, r5
 8006920:	4630      	mov	r0, r6
 8006922:	f7ff fd09 	bl	8006338 <_Balloc>
 8006926:	b930      	cbnz	r0, 8006936 <__mdiff+0x2e>
 8006928:	4b3a      	ldr	r3, [pc, #232]	; (8006a14 <__mdiff+0x10c>)
 800692a:	4602      	mov	r2, r0
 800692c:	f240 2132 	movw	r1, #562	; 0x232
 8006930:	4839      	ldr	r0, [pc, #228]	; (8006a18 <__mdiff+0x110>)
 8006932:	f000 fdeb 	bl	800750c <__assert_func>
 8006936:	2301      	movs	r3, #1
 8006938:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800693c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006940:	bfa4      	itt	ge
 8006942:	4643      	movge	r3, r8
 8006944:	46a0      	movge	r8, r4
 8006946:	4630      	mov	r0, r6
 8006948:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800694c:	bfa6      	itte	ge
 800694e:	461c      	movge	r4, r3
 8006950:	2500      	movge	r5, #0
 8006952:	2501      	movlt	r5, #1
 8006954:	f7ff fcf0 	bl	8006338 <_Balloc>
 8006958:	b920      	cbnz	r0, 8006964 <__mdiff+0x5c>
 800695a:	4b2e      	ldr	r3, [pc, #184]	; (8006a14 <__mdiff+0x10c>)
 800695c:	4602      	mov	r2, r0
 800695e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006962:	e7e5      	b.n	8006930 <__mdiff+0x28>
 8006964:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006968:	6926      	ldr	r6, [r4, #16]
 800696a:	60c5      	str	r5, [r0, #12]
 800696c:	f104 0914 	add.w	r9, r4, #20
 8006970:	f108 0514 	add.w	r5, r8, #20
 8006974:	f100 0e14 	add.w	lr, r0, #20
 8006978:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800697c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006980:	f108 0210 	add.w	r2, r8, #16
 8006984:	46f2      	mov	sl, lr
 8006986:	2100      	movs	r1, #0
 8006988:	f859 3b04 	ldr.w	r3, [r9], #4
 800698c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006990:	fa1f f883 	uxth.w	r8, r3
 8006994:	fa11 f18b 	uxtah	r1, r1, fp
 8006998:	0c1b      	lsrs	r3, r3, #16
 800699a:	eba1 0808 	sub.w	r8, r1, r8
 800699e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80069a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80069a6:	fa1f f888 	uxth.w	r8, r8
 80069aa:	1419      	asrs	r1, r3, #16
 80069ac:	454e      	cmp	r6, r9
 80069ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80069b2:	f84a 3b04 	str.w	r3, [sl], #4
 80069b6:	d8e7      	bhi.n	8006988 <__mdiff+0x80>
 80069b8:	1b33      	subs	r3, r6, r4
 80069ba:	3b15      	subs	r3, #21
 80069bc:	f023 0303 	bic.w	r3, r3, #3
 80069c0:	3304      	adds	r3, #4
 80069c2:	3415      	adds	r4, #21
 80069c4:	42a6      	cmp	r6, r4
 80069c6:	bf38      	it	cc
 80069c8:	2304      	movcc	r3, #4
 80069ca:	441d      	add	r5, r3
 80069cc:	4473      	add	r3, lr
 80069ce:	469e      	mov	lr, r3
 80069d0:	462e      	mov	r6, r5
 80069d2:	4566      	cmp	r6, ip
 80069d4:	d30e      	bcc.n	80069f4 <__mdiff+0xec>
 80069d6:	f10c 0203 	add.w	r2, ip, #3
 80069da:	1b52      	subs	r2, r2, r5
 80069dc:	f022 0203 	bic.w	r2, r2, #3
 80069e0:	3d03      	subs	r5, #3
 80069e2:	45ac      	cmp	ip, r5
 80069e4:	bf38      	it	cc
 80069e6:	2200      	movcc	r2, #0
 80069e8:	441a      	add	r2, r3
 80069ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80069ee:	b17b      	cbz	r3, 8006a10 <__mdiff+0x108>
 80069f0:	6107      	str	r7, [r0, #16]
 80069f2:	e7a3      	b.n	800693c <__mdiff+0x34>
 80069f4:	f856 8b04 	ldr.w	r8, [r6], #4
 80069f8:	fa11 f288 	uxtah	r2, r1, r8
 80069fc:	1414      	asrs	r4, r2, #16
 80069fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006a02:	b292      	uxth	r2, r2
 8006a04:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006a08:	f84e 2b04 	str.w	r2, [lr], #4
 8006a0c:	1421      	asrs	r1, r4, #16
 8006a0e:	e7e0      	b.n	80069d2 <__mdiff+0xca>
 8006a10:	3f01      	subs	r7, #1
 8006a12:	e7ea      	b.n	80069ea <__mdiff+0xe2>
 8006a14:	08008e90 	.word	0x08008e90
 8006a18:	08008f33 	.word	0x08008f33

08006a1c <__ulp>:
 8006a1c:	b082      	sub	sp, #8
 8006a1e:	ed8d 0b00 	vstr	d0, [sp]
 8006a22:	9b01      	ldr	r3, [sp, #4]
 8006a24:	4912      	ldr	r1, [pc, #72]	; (8006a70 <__ulp+0x54>)
 8006a26:	4019      	ands	r1, r3
 8006a28:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8006a2c:	2900      	cmp	r1, #0
 8006a2e:	dd05      	ble.n	8006a3c <__ulp+0x20>
 8006a30:	2200      	movs	r2, #0
 8006a32:	460b      	mov	r3, r1
 8006a34:	ec43 2b10 	vmov	d0, r2, r3
 8006a38:	b002      	add	sp, #8
 8006a3a:	4770      	bx	lr
 8006a3c:	4249      	negs	r1, r1
 8006a3e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8006a42:	ea4f 5021 	mov.w	r0, r1, asr #20
 8006a46:	f04f 0200 	mov.w	r2, #0
 8006a4a:	f04f 0300 	mov.w	r3, #0
 8006a4e:	da04      	bge.n	8006a5a <__ulp+0x3e>
 8006a50:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8006a54:	fa41 f300 	asr.w	r3, r1, r0
 8006a58:	e7ec      	b.n	8006a34 <__ulp+0x18>
 8006a5a:	f1a0 0114 	sub.w	r1, r0, #20
 8006a5e:	291e      	cmp	r1, #30
 8006a60:	bfda      	itte	le
 8006a62:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8006a66:	fa20 f101 	lsrle.w	r1, r0, r1
 8006a6a:	2101      	movgt	r1, #1
 8006a6c:	460a      	mov	r2, r1
 8006a6e:	e7e1      	b.n	8006a34 <__ulp+0x18>
 8006a70:	7ff00000 	.word	0x7ff00000

08006a74 <__b2d>:
 8006a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a76:	6905      	ldr	r5, [r0, #16]
 8006a78:	f100 0714 	add.w	r7, r0, #20
 8006a7c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006a80:	1f2e      	subs	r6, r5, #4
 8006a82:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006a86:	4620      	mov	r0, r4
 8006a88:	f7ff fd48 	bl	800651c <__hi0bits>
 8006a8c:	f1c0 0320 	rsb	r3, r0, #32
 8006a90:	280a      	cmp	r0, #10
 8006a92:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8006b10 <__b2d+0x9c>
 8006a96:	600b      	str	r3, [r1, #0]
 8006a98:	dc14      	bgt.n	8006ac4 <__b2d+0x50>
 8006a9a:	f1c0 0e0b 	rsb	lr, r0, #11
 8006a9e:	fa24 f10e 	lsr.w	r1, r4, lr
 8006aa2:	42b7      	cmp	r7, r6
 8006aa4:	ea41 030c 	orr.w	r3, r1, ip
 8006aa8:	bf34      	ite	cc
 8006aaa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006aae:	2100      	movcs	r1, #0
 8006ab0:	3015      	adds	r0, #21
 8006ab2:	fa04 f000 	lsl.w	r0, r4, r0
 8006ab6:	fa21 f10e 	lsr.w	r1, r1, lr
 8006aba:	ea40 0201 	orr.w	r2, r0, r1
 8006abe:	ec43 2b10 	vmov	d0, r2, r3
 8006ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ac4:	42b7      	cmp	r7, r6
 8006ac6:	bf3a      	itte	cc
 8006ac8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006acc:	f1a5 0608 	subcc.w	r6, r5, #8
 8006ad0:	2100      	movcs	r1, #0
 8006ad2:	380b      	subs	r0, #11
 8006ad4:	d017      	beq.n	8006b06 <__b2d+0x92>
 8006ad6:	f1c0 0c20 	rsb	ip, r0, #32
 8006ada:	fa04 f500 	lsl.w	r5, r4, r0
 8006ade:	42be      	cmp	r6, r7
 8006ae0:	fa21 f40c 	lsr.w	r4, r1, ip
 8006ae4:	ea45 0504 	orr.w	r5, r5, r4
 8006ae8:	bf8c      	ite	hi
 8006aea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006aee:	2400      	movls	r4, #0
 8006af0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8006af4:	fa01 f000 	lsl.w	r0, r1, r0
 8006af8:	fa24 f40c 	lsr.w	r4, r4, ip
 8006afc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006b00:	ea40 0204 	orr.w	r2, r0, r4
 8006b04:	e7db      	b.n	8006abe <__b2d+0x4a>
 8006b06:	ea44 030c 	orr.w	r3, r4, ip
 8006b0a:	460a      	mov	r2, r1
 8006b0c:	e7d7      	b.n	8006abe <__b2d+0x4a>
 8006b0e:	bf00      	nop
 8006b10:	3ff00000 	.word	0x3ff00000

08006b14 <__d2b>:
 8006b14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b18:	4689      	mov	r9, r1
 8006b1a:	2101      	movs	r1, #1
 8006b1c:	ec57 6b10 	vmov	r6, r7, d0
 8006b20:	4690      	mov	r8, r2
 8006b22:	f7ff fc09 	bl	8006338 <_Balloc>
 8006b26:	4604      	mov	r4, r0
 8006b28:	b930      	cbnz	r0, 8006b38 <__d2b+0x24>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	4b25      	ldr	r3, [pc, #148]	; (8006bc4 <__d2b+0xb0>)
 8006b2e:	4826      	ldr	r0, [pc, #152]	; (8006bc8 <__d2b+0xb4>)
 8006b30:	f240 310a 	movw	r1, #778	; 0x30a
 8006b34:	f000 fcea 	bl	800750c <__assert_func>
 8006b38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006b3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b40:	bb35      	cbnz	r5, 8006b90 <__d2b+0x7c>
 8006b42:	2e00      	cmp	r6, #0
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	d028      	beq.n	8006b9a <__d2b+0x86>
 8006b48:	4668      	mov	r0, sp
 8006b4a:	9600      	str	r6, [sp, #0]
 8006b4c:	f7ff fd06 	bl	800655c <__lo0bits>
 8006b50:	9900      	ldr	r1, [sp, #0]
 8006b52:	b300      	cbz	r0, 8006b96 <__d2b+0x82>
 8006b54:	9a01      	ldr	r2, [sp, #4]
 8006b56:	f1c0 0320 	rsb	r3, r0, #32
 8006b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5e:	430b      	orrs	r3, r1
 8006b60:	40c2      	lsrs	r2, r0
 8006b62:	6163      	str	r3, [r4, #20]
 8006b64:	9201      	str	r2, [sp, #4]
 8006b66:	9b01      	ldr	r3, [sp, #4]
 8006b68:	61a3      	str	r3, [r4, #24]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	bf14      	ite	ne
 8006b6e:	2202      	movne	r2, #2
 8006b70:	2201      	moveq	r2, #1
 8006b72:	6122      	str	r2, [r4, #16]
 8006b74:	b1d5      	cbz	r5, 8006bac <__d2b+0x98>
 8006b76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006b7a:	4405      	add	r5, r0
 8006b7c:	f8c9 5000 	str.w	r5, [r9]
 8006b80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b84:	f8c8 0000 	str.w	r0, [r8]
 8006b88:	4620      	mov	r0, r4
 8006b8a:	b003      	add	sp, #12
 8006b8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b94:	e7d5      	b.n	8006b42 <__d2b+0x2e>
 8006b96:	6161      	str	r1, [r4, #20]
 8006b98:	e7e5      	b.n	8006b66 <__d2b+0x52>
 8006b9a:	a801      	add	r0, sp, #4
 8006b9c:	f7ff fcde 	bl	800655c <__lo0bits>
 8006ba0:	9b01      	ldr	r3, [sp, #4]
 8006ba2:	6163      	str	r3, [r4, #20]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	6122      	str	r2, [r4, #16]
 8006ba8:	3020      	adds	r0, #32
 8006baa:	e7e3      	b.n	8006b74 <__d2b+0x60>
 8006bac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006bb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006bb4:	f8c9 0000 	str.w	r0, [r9]
 8006bb8:	6918      	ldr	r0, [r3, #16]
 8006bba:	f7ff fcaf 	bl	800651c <__hi0bits>
 8006bbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bc2:	e7df      	b.n	8006b84 <__d2b+0x70>
 8006bc4:	08008e90 	.word	0x08008e90
 8006bc8:	08008f33 	.word	0x08008f33

08006bcc <__ratio>:
 8006bcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	4688      	mov	r8, r1
 8006bd2:	4669      	mov	r1, sp
 8006bd4:	4681      	mov	r9, r0
 8006bd6:	f7ff ff4d 	bl	8006a74 <__b2d>
 8006bda:	a901      	add	r1, sp, #4
 8006bdc:	4640      	mov	r0, r8
 8006bde:	ec55 4b10 	vmov	r4, r5, d0
 8006be2:	f7ff ff47 	bl	8006a74 <__b2d>
 8006be6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006bea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006bee:	eba3 0c02 	sub.w	ip, r3, r2
 8006bf2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006bf6:	1a9b      	subs	r3, r3, r2
 8006bf8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006bfc:	ec51 0b10 	vmov	r0, r1, d0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	bfd6      	itet	le
 8006c04:	460a      	movle	r2, r1
 8006c06:	462a      	movgt	r2, r5
 8006c08:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006c0c:	468b      	mov	fp, r1
 8006c0e:	462f      	mov	r7, r5
 8006c10:	bfd4      	ite	le
 8006c12:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006c16:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	ee10 2a10 	vmov	r2, s0
 8006c20:	465b      	mov	r3, fp
 8006c22:	4639      	mov	r1, r7
 8006c24:	f7f9 fe12 	bl	800084c <__aeabi_ddiv>
 8006c28:	ec41 0b10 	vmov	d0, r0, r1
 8006c2c:	b003      	add	sp, #12
 8006c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006c34 <_mprec_log10>:
 8006c34:	2817      	cmp	r0, #23
 8006c36:	b5d0      	push	{r4, r6, r7, lr}
 8006c38:	4604      	mov	r4, r0
 8006c3a:	dc07      	bgt.n	8006c4c <_mprec_log10+0x18>
 8006c3c:	4809      	ldr	r0, [pc, #36]	; (8006c64 <_mprec_log10+0x30>)
 8006c3e:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 8006c42:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006c46:	ec41 0b10 	vmov	d0, r0, r1
 8006c4a:	bdd0      	pop	{r4, r6, r7, pc}
 8006c4c:	4906      	ldr	r1, [pc, #24]	; (8006c68 <_mprec_log10+0x34>)
 8006c4e:	4f07      	ldr	r7, [pc, #28]	; (8006c6c <_mprec_log10+0x38>)
 8006c50:	2000      	movs	r0, #0
 8006c52:	2600      	movs	r6, #0
 8006c54:	4632      	mov	r2, r6
 8006c56:	463b      	mov	r3, r7
 8006c58:	f7f9 fcce 	bl	80005f8 <__aeabi_dmul>
 8006c5c:	3c01      	subs	r4, #1
 8006c5e:	d1f9      	bne.n	8006c54 <_mprec_log10+0x20>
 8006c60:	e7f1      	b.n	8006c46 <_mprec_log10+0x12>
 8006c62:	bf00      	nop
 8006c64:	08008fb8 	.word	0x08008fb8
 8006c68:	3ff00000 	.word	0x3ff00000
 8006c6c:	40240000 	.word	0x40240000

08006c70 <__copybits>:
 8006c70:	3901      	subs	r1, #1
 8006c72:	b570      	push	{r4, r5, r6, lr}
 8006c74:	1149      	asrs	r1, r1, #5
 8006c76:	6914      	ldr	r4, [r2, #16]
 8006c78:	3101      	adds	r1, #1
 8006c7a:	f102 0314 	add.w	r3, r2, #20
 8006c7e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006c82:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006c86:	1f05      	subs	r5, r0, #4
 8006c88:	42a3      	cmp	r3, r4
 8006c8a:	d30c      	bcc.n	8006ca6 <__copybits+0x36>
 8006c8c:	1aa3      	subs	r3, r4, r2
 8006c8e:	3b11      	subs	r3, #17
 8006c90:	f023 0303 	bic.w	r3, r3, #3
 8006c94:	3211      	adds	r2, #17
 8006c96:	42a2      	cmp	r2, r4
 8006c98:	bf88      	it	hi
 8006c9a:	2300      	movhi	r3, #0
 8006c9c:	4418      	add	r0, r3
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	4288      	cmp	r0, r1
 8006ca2:	d305      	bcc.n	8006cb0 <__copybits+0x40>
 8006ca4:	bd70      	pop	{r4, r5, r6, pc}
 8006ca6:	f853 6b04 	ldr.w	r6, [r3], #4
 8006caa:	f845 6f04 	str.w	r6, [r5, #4]!
 8006cae:	e7eb      	b.n	8006c88 <__copybits+0x18>
 8006cb0:	f840 3b04 	str.w	r3, [r0], #4
 8006cb4:	e7f4      	b.n	8006ca0 <__copybits+0x30>

08006cb6 <__any_on>:
 8006cb6:	f100 0214 	add.w	r2, r0, #20
 8006cba:	6900      	ldr	r0, [r0, #16]
 8006cbc:	114b      	asrs	r3, r1, #5
 8006cbe:	4298      	cmp	r0, r3
 8006cc0:	b510      	push	{r4, lr}
 8006cc2:	db11      	blt.n	8006ce8 <__any_on+0x32>
 8006cc4:	dd0a      	ble.n	8006cdc <__any_on+0x26>
 8006cc6:	f011 011f 	ands.w	r1, r1, #31
 8006cca:	d007      	beq.n	8006cdc <__any_on+0x26>
 8006ccc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006cd0:	fa24 f001 	lsr.w	r0, r4, r1
 8006cd4:	fa00 f101 	lsl.w	r1, r0, r1
 8006cd8:	428c      	cmp	r4, r1
 8006cda:	d10b      	bne.n	8006cf4 <__any_on+0x3e>
 8006cdc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d803      	bhi.n	8006cec <__any_on+0x36>
 8006ce4:	2000      	movs	r0, #0
 8006ce6:	bd10      	pop	{r4, pc}
 8006ce8:	4603      	mov	r3, r0
 8006cea:	e7f7      	b.n	8006cdc <__any_on+0x26>
 8006cec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006cf0:	2900      	cmp	r1, #0
 8006cf2:	d0f5      	beq.n	8006ce0 <__any_on+0x2a>
 8006cf4:	2001      	movs	r0, #1
 8006cf6:	e7f6      	b.n	8006ce6 <__any_on+0x30>

08006cf8 <_calloc_r>:
 8006cf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cfa:	fba1 2402 	umull	r2, r4, r1, r2
 8006cfe:	b94c      	cbnz	r4, 8006d14 <_calloc_r+0x1c>
 8006d00:	4611      	mov	r1, r2
 8006d02:	9201      	str	r2, [sp, #4]
 8006d04:	f000 f82e 	bl	8006d64 <_malloc_r>
 8006d08:	9a01      	ldr	r2, [sp, #4]
 8006d0a:	4605      	mov	r5, r0
 8006d0c:	b930      	cbnz	r0, 8006d1c <_calloc_r+0x24>
 8006d0e:	4628      	mov	r0, r5
 8006d10:	b003      	add	sp, #12
 8006d12:	bd30      	pop	{r4, r5, pc}
 8006d14:	220c      	movs	r2, #12
 8006d16:	6002      	str	r2, [r0, #0]
 8006d18:	2500      	movs	r5, #0
 8006d1a:	e7f8      	b.n	8006d0e <_calloc_r+0x16>
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	f7fd ffc9 	bl	8004cb4 <memset>
 8006d22:	e7f4      	b.n	8006d0e <_calloc_r+0x16>

08006d24 <sbrk_aligned>:
 8006d24:	b570      	push	{r4, r5, r6, lr}
 8006d26:	4e0e      	ldr	r6, [pc, #56]	; (8006d60 <sbrk_aligned+0x3c>)
 8006d28:	460c      	mov	r4, r1
 8006d2a:	6831      	ldr	r1, [r6, #0]
 8006d2c:	4605      	mov	r5, r0
 8006d2e:	b911      	cbnz	r1, 8006d36 <sbrk_aligned+0x12>
 8006d30:	f000 fbb2 	bl	8007498 <_sbrk_r>
 8006d34:	6030      	str	r0, [r6, #0]
 8006d36:	4621      	mov	r1, r4
 8006d38:	4628      	mov	r0, r5
 8006d3a:	f000 fbad 	bl	8007498 <_sbrk_r>
 8006d3e:	1c43      	adds	r3, r0, #1
 8006d40:	d00a      	beq.n	8006d58 <sbrk_aligned+0x34>
 8006d42:	1cc4      	adds	r4, r0, #3
 8006d44:	f024 0403 	bic.w	r4, r4, #3
 8006d48:	42a0      	cmp	r0, r4
 8006d4a:	d007      	beq.n	8006d5c <sbrk_aligned+0x38>
 8006d4c:	1a21      	subs	r1, r4, r0
 8006d4e:	4628      	mov	r0, r5
 8006d50:	f000 fba2 	bl	8007498 <_sbrk_r>
 8006d54:	3001      	adds	r0, #1
 8006d56:	d101      	bne.n	8006d5c <sbrk_aligned+0x38>
 8006d58:	f04f 34ff 	mov.w	r4, #4294967295
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	bd70      	pop	{r4, r5, r6, pc}
 8006d60:	200003b8 	.word	0x200003b8

08006d64 <_malloc_r>:
 8006d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d68:	1ccd      	adds	r5, r1, #3
 8006d6a:	f025 0503 	bic.w	r5, r5, #3
 8006d6e:	3508      	adds	r5, #8
 8006d70:	2d0c      	cmp	r5, #12
 8006d72:	bf38      	it	cc
 8006d74:	250c      	movcc	r5, #12
 8006d76:	2d00      	cmp	r5, #0
 8006d78:	4607      	mov	r7, r0
 8006d7a:	db01      	blt.n	8006d80 <_malloc_r+0x1c>
 8006d7c:	42a9      	cmp	r1, r5
 8006d7e:	d905      	bls.n	8006d8c <_malloc_r+0x28>
 8006d80:	230c      	movs	r3, #12
 8006d82:	603b      	str	r3, [r7, #0]
 8006d84:	2600      	movs	r6, #0
 8006d86:	4630      	mov	r0, r6
 8006d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d8c:	4e2e      	ldr	r6, [pc, #184]	; (8006e48 <_malloc_r+0xe4>)
 8006d8e:	f001 fa89 	bl	80082a4 <__malloc_lock>
 8006d92:	6833      	ldr	r3, [r6, #0]
 8006d94:	461c      	mov	r4, r3
 8006d96:	bb34      	cbnz	r4, 8006de6 <_malloc_r+0x82>
 8006d98:	4629      	mov	r1, r5
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	f7ff ffc2 	bl	8006d24 <sbrk_aligned>
 8006da0:	1c43      	adds	r3, r0, #1
 8006da2:	4604      	mov	r4, r0
 8006da4:	d14d      	bne.n	8006e42 <_malloc_r+0xde>
 8006da6:	6834      	ldr	r4, [r6, #0]
 8006da8:	4626      	mov	r6, r4
 8006daa:	2e00      	cmp	r6, #0
 8006dac:	d140      	bne.n	8006e30 <_malloc_r+0xcc>
 8006dae:	6823      	ldr	r3, [r4, #0]
 8006db0:	4631      	mov	r1, r6
 8006db2:	4638      	mov	r0, r7
 8006db4:	eb04 0803 	add.w	r8, r4, r3
 8006db8:	f000 fb6e 	bl	8007498 <_sbrk_r>
 8006dbc:	4580      	cmp	r8, r0
 8006dbe:	d13a      	bne.n	8006e36 <_malloc_r+0xd2>
 8006dc0:	6821      	ldr	r1, [r4, #0]
 8006dc2:	3503      	adds	r5, #3
 8006dc4:	1a6d      	subs	r5, r5, r1
 8006dc6:	f025 0503 	bic.w	r5, r5, #3
 8006dca:	3508      	adds	r5, #8
 8006dcc:	2d0c      	cmp	r5, #12
 8006dce:	bf38      	it	cc
 8006dd0:	250c      	movcc	r5, #12
 8006dd2:	4629      	mov	r1, r5
 8006dd4:	4638      	mov	r0, r7
 8006dd6:	f7ff ffa5 	bl	8006d24 <sbrk_aligned>
 8006dda:	3001      	adds	r0, #1
 8006ddc:	d02b      	beq.n	8006e36 <_malloc_r+0xd2>
 8006dde:	6823      	ldr	r3, [r4, #0]
 8006de0:	442b      	add	r3, r5
 8006de2:	6023      	str	r3, [r4, #0]
 8006de4:	e00e      	b.n	8006e04 <_malloc_r+0xa0>
 8006de6:	6822      	ldr	r2, [r4, #0]
 8006de8:	1b52      	subs	r2, r2, r5
 8006dea:	d41e      	bmi.n	8006e2a <_malloc_r+0xc6>
 8006dec:	2a0b      	cmp	r2, #11
 8006dee:	d916      	bls.n	8006e1e <_malloc_r+0xba>
 8006df0:	1961      	adds	r1, r4, r5
 8006df2:	42a3      	cmp	r3, r4
 8006df4:	6025      	str	r5, [r4, #0]
 8006df6:	bf18      	it	ne
 8006df8:	6059      	strne	r1, [r3, #4]
 8006dfa:	6863      	ldr	r3, [r4, #4]
 8006dfc:	bf08      	it	eq
 8006dfe:	6031      	streq	r1, [r6, #0]
 8006e00:	5162      	str	r2, [r4, r5]
 8006e02:	604b      	str	r3, [r1, #4]
 8006e04:	4638      	mov	r0, r7
 8006e06:	f104 060b 	add.w	r6, r4, #11
 8006e0a:	f001 fa51 	bl	80082b0 <__malloc_unlock>
 8006e0e:	f026 0607 	bic.w	r6, r6, #7
 8006e12:	1d23      	adds	r3, r4, #4
 8006e14:	1af2      	subs	r2, r6, r3
 8006e16:	d0b6      	beq.n	8006d86 <_malloc_r+0x22>
 8006e18:	1b9b      	subs	r3, r3, r6
 8006e1a:	50a3      	str	r3, [r4, r2]
 8006e1c:	e7b3      	b.n	8006d86 <_malloc_r+0x22>
 8006e1e:	6862      	ldr	r2, [r4, #4]
 8006e20:	42a3      	cmp	r3, r4
 8006e22:	bf0c      	ite	eq
 8006e24:	6032      	streq	r2, [r6, #0]
 8006e26:	605a      	strne	r2, [r3, #4]
 8006e28:	e7ec      	b.n	8006e04 <_malloc_r+0xa0>
 8006e2a:	4623      	mov	r3, r4
 8006e2c:	6864      	ldr	r4, [r4, #4]
 8006e2e:	e7b2      	b.n	8006d96 <_malloc_r+0x32>
 8006e30:	4634      	mov	r4, r6
 8006e32:	6876      	ldr	r6, [r6, #4]
 8006e34:	e7b9      	b.n	8006daa <_malloc_r+0x46>
 8006e36:	230c      	movs	r3, #12
 8006e38:	603b      	str	r3, [r7, #0]
 8006e3a:	4638      	mov	r0, r7
 8006e3c:	f001 fa38 	bl	80082b0 <__malloc_unlock>
 8006e40:	e7a1      	b.n	8006d86 <_malloc_r+0x22>
 8006e42:	6025      	str	r5, [r4, #0]
 8006e44:	e7de      	b.n	8006e04 <_malloc_r+0xa0>
 8006e46:	bf00      	nop
 8006e48:	200003b4 	.word	0x200003b4

08006e4c <_realloc_r>:
 8006e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e50:	4680      	mov	r8, r0
 8006e52:	4614      	mov	r4, r2
 8006e54:	460e      	mov	r6, r1
 8006e56:	b921      	cbnz	r1, 8006e62 <_realloc_r+0x16>
 8006e58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e5c:	4611      	mov	r1, r2
 8006e5e:	f7ff bf81 	b.w	8006d64 <_malloc_r>
 8006e62:	b92a      	cbnz	r2, 8006e70 <_realloc_r+0x24>
 8006e64:	f001 fa2a 	bl	80082bc <_free_r>
 8006e68:	4625      	mov	r5, r4
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e70:	f001 fa70 	bl	8008354 <_malloc_usable_size_r>
 8006e74:	4284      	cmp	r4, r0
 8006e76:	4607      	mov	r7, r0
 8006e78:	d802      	bhi.n	8006e80 <_realloc_r+0x34>
 8006e7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006e7e:	d812      	bhi.n	8006ea6 <_realloc_r+0x5a>
 8006e80:	4621      	mov	r1, r4
 8006e82:	4640      	mov	r0, r8
 8006e84:	f7ff ff6e 	bl	8006d64 <_malloc_r>
 8006e88:	4605      	mov	r5, r0
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	d0ed      	beq.n	8006e6a <_realloc_r+0x1e>
 8006e8e:	42bc      	cmp	r4, r7
 8006e90:	4622      	mov	r2, r4
 8006e92:	4631      	mov	r1, r6
 8006e94:	bf28      	it	cs
 8006e96:	463a      	movcs	r2, r7
 8006e98:	f7ff fa40 	bl	800631c <memcpy>
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	4640      	mov	r0, r8
 8006ea0:	f001 fa0c 	bl	80082bc <_free_r>
 8006ea4:	e7e1      	b.n	8006e6a <_realloc_r+0x1e>
 8006ea6:	4635      	mov	r5, r6
 8006ea8:	e7df      	b.n	8006e6a <_realloc_r+0x1e>

08006eaa <__ssputs_r>:
 8006eaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eae:	688e      	ldr	r6, [r1, #8]
 8006eb0:	429e      	cmp	r6, r3
 8006eb2:	4682      	mov	sl, r0
 8006eb4:	460c      	mov	r4, r1
 8006eb6:	4690      	mov	r8, r2
 8006eb8:	461f      	mov	r7, r3
 8006eba:	d838      	bhi.n	8006f2e <__ssputs_r+0x84>
 8006ebc:	898a      	ldrh	r2, [r1, #12]
 8006ebe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ec2:	d032      	beq.n	8006f2a <__ssputs_r+0x80>
 8006ec4:	6825      	ldr	r5, [r4, #0]
 8006ec6:	6909      	ldr	r1, [r1, #16]
 8006ec8:	eba5 0901 	sub.w	r9, r5, r1
 8006ecc:	6965      	ldr	r5, [r4, #20]
 8006ece:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ed2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	444b      	add	r3, r9
 8006eda:	106d      	asrs	r5, r5, #1
 8006edc:	429d      	cmp	r5, r3
 8006ede:	bf38      	it	cc
 8006ee0:	461d      	movcc	r5, r3
 8006ee2:	0553      	lsls	r3, r2, #21
 8006ee4:	d531      	bpl.n	8006f4a <__ssputs_r+0xa0>
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	f7ff ff3c 	bl	8006d64 <_malloc_r>
 8006eec:	4606      	mov	r6, r0
 8006eee:	b950      	cbnz	r0, 8006f06 <__ssputs_r+0x5c>
 8006ef0:	230c      	movs	r3, #12
 8006ef2:	f8ca 3000 	str.w	r3, [sl]
 8006ef6:	89a3      	ldrh	r3, [r4, #12]
 8006ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006efc:	81a3      	strh	r3, [r4, #12]
 8006efe:	f04f 30ff 	mov.w	r0, #4294967295
 8006f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f06:	6921      	ldr	r1, [r4, #16]
 8006f08:	464a      	mov	r2, r9
 8006f0a:	f7ff fa07 	bl	800631c <memcpy>
 8006f0e:	89a3      	ldrh	r3, [r4, #12]
 8006f10:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f18:	81a3      	strh	r3, [r4, #12]
 8006f1a:	6126      	str	r6, [r4, #16]
 8006f1c:	6165      	str	r5, [r4, #20]
 8006f1e:	444e      	add	r6, r9
 8006f20:	eba5 0509 	sub.w	r5, r5, r9
 8006f24:	6026      	str	r6, [r4, #0]
 8006f26:	60a5      	str	r5, [r4, #8]
 8006f28:	463e      	mov	r6, r7
 8006f2a:	42be      	cmp	r6, r7
 8006f2c:	d900      	bls.n	8006f30 <__ssputs_r+0x86>
 8006f2e:	463e      	mov	r6, r7
 8006f30:	6820      	ldr	r0, [r4, #0]
 8006f32:	4632      	mov	r2, r6
 8006f34:	4641      	mov	r1, r8
 8006f36:	f001 f99b 	bl	8008270 <memmove>
 8006f3a:	68a3      	ldr	r3, [r4, #8]
 8006f3c:	1b9b      	subs	r3, r3, r6
 8006f3e:	60a3      	str	r3, [r4, #8]
 8006f40:	6823      	ldr	r3, [r4, #0]
 8006f42:	4433      	add	r3, r6
 8006f44:	6023      	str	r3, [r4, #0]
 8006f46:	2000      	movs	r0, #0
 8006f48:	e7db      	b.n	8006f02 <__ssputs_r+0x58>
 8006f4a:	462a      	mov	r2, r5
 8006f4c:	f7ff ff7e 	bl	8006e4c <_realloc_r>
 8006f50:	4606      	mov	r6, r0
 8006f52:	2800      	cmp	r0, #0
 8006f54:	d1e1      	bne.n	8006f1a <__ssputs_r+0x70>
 8006f56:	6921      	ldr	r1, [r4, #16]
 8006f58:	4650      	mov	r0, sl
 8006f5a:	f001 f9af 	bl	80082bc <_free_r>
 8006f5e:	e7c7      	b.n	8006ef0 <__ssputs_r+0x46>

08006f60 <_svfiprintf_r>:
 8006f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f64:	4698      	mov	r8, r3
 8006f66:	898b      	ldrh	r3, [r1, #12]
 8006f68:	061b      	lsls	r3, r3, #24
 8006f6a:	b09d      	sub	sp, #116	; 0x74
 8006f6c:	4607      	mov	r7, r0
 8006f6e:	460d      	mov	r5, r1
 8006f70:	4614      	mov	r4, r2
 8006f72:	d50e      	bpl.n	8006f92 <_svfiprintf_r+0x32>
 8006f74:	690b      	ldr	r3, [r1, #16]
 8006f76:	b963      	cbnz	r3, 8006f92 <_svfiprintf_r+0x32>
 8006f78:	2140      	movs	r1, #64	; 0x40
 8006f7a:	f7ff fef3 	bl	8006d64 <_malloc_r>
 8006f7e:	6028      	str	r0, [r5, #0]
 8006f80:	6128      	str	r0, [r5, #16]
 8006f82:	b920      	cbnz	r0, 8006f8e <_svfiprintf_r+0x2e>
 8006f84:	230c      	movs	r3, #12
 8006f86:	603b      	str	r3, [r7, #0]
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295
 8006f8c:	e0d1      	b.n	8007132 <_svfiprintf_r+0x1d2>
 8006f8e:	2340      	movs	r3, #64	; 0x40
 8006f90:	616b      	str	r3, [r5, #20]
 8006f92:	2300      	movs	r3, #0
 8006f94:	9309      	str	r3, [sp, #36]	; 0x24
 8006f96:	2320      	movs	r3, #32
 8006f98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fa0:	2330      	movs	r3, #48	; 0x30
 8006fa2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800714c <_svfiprintf_r+0x1ec>
 8006fa6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006faa:	f04f 0901 	mov.w	r9, #1
 8006fae:	4623      	mov	r3, r4
 8006fb0:	469a      	mov	sl, r3
 8006fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fb6:	b10a      	cbz	r2, 8006fbc <_svfiprintf_r+0x5c>
 8006fb8:	2a25      	cmp	r2, #37	; 0x25
 8006fba:	d1f9      	bne.n	8006fb0 <_svfiprintf_r+0x50>
 8006fbc:	ebba 0b04 	subs.w	fp, sl, r4
 8006fc0:	d00b      	beq.n	8006fda <_svfiprintf_r+0x7a>
 8006fc2:	465b      	mov	r3, fp
 8006fc4:	4622      	mov	r2, r4
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	4638      	mov	r0, r7
 8006fca:	f7ff ff6e 	bl	8006eaa <__ssputs_r>
 8006fce:	3001      	adds	r0, #1
 8006fd0:	f000 80aa 	beq.w	8007128 <_svfiprintf_r+0x1c8>
 8006fd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fd6:	445a      	add	r2, fp
 8006fd8:	9209      	str	r2, [sp, #36]	; 0x24
 8006fda:	f89a 3000 	ldrb.w	r3, [sl]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 80a2 	beq.w	8007128 <_svfiprintf_r+0x1c8>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8006fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fee:	f10a 0a01 	add.w	sl, sl, #1
 8006ff2:	9304      	str	r3, [sp, #16]
 8006ff4:	9307      	str	r3, [sp, #28]
 8006ff6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ffa:	931a      	str	r3, [sp, #104]	; 0x68
 8006ffc:	4654      	mov	r4, sl
 8006ffe:	2205      	movs	r2, #5
 8007000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007004:	4851      	ldr	r0, [pc, #324]	; (800714c <_svfiprintf_r+0x1ec>)
 8007006:	f7f9 f8eb 	bl	80001e0 <memchr>
 800700a:	9a04      	ldr	r2, [sp, #16]
 800700c:	b9d8      	cbnz	r0, 8007046 <_svfiprintf_r+0xe6>
 800700e:	06d0      	lsls	r0, r2, #27
 8007010:	bf44      	itt	mi
 8007012:	2320      	movmi	r3, #32
 8007014:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007018:	0711      	lsls	r1, r2, #28
 800701a:	bf44      	itt	mi
 800701c:	232b      	movmi	r3, #43	; 0x2b
 800701e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007022:	f89a 3000 	ldrb.w	r3, [sl]
 8007026:	2b2a      	cmp	r3, #42	; 0x2a
 8007028:	d015      	beq.n	8007056 <_svfiprintf_r+0xf6>
 800702a:	9a07      	ldr	r2, [sp, #28]
 800702c:	4654      	mov	r4, sl
 800702e:	2000      	movs	r0, #0
 8007030:	f04f 0c0a 	mov.w	ip, #10
 8007034:	4621      	mov	r1, r4
 8007036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800703a:	3b30      	subs	r3, #48	; 0x30
 800703c:	2b09      	cmp	r3, #9
 800703e:	d94e      	bls.n	80070de <_svfiprintf_r+0x17e>
 8007040:	b1b0      	cbz	r0, 8007070 <_svfiprintf_r+0x110>
 8007042:	9207      	str	r2, [sp, #28]
 8007044:	e014      	b.n	8007070 <_svfiprintf_r+0x110>
 8007046:	eba0 0308 	sub.w	r3, r0, r8
 800704a:	fa09 f303 	lsl.w	r3, r9, r3
 800704e:	4313      	orrs	r3, r2
 8007050:	9304      	str	r3, [sp, #16]
 8007052:	46a2      	mov	sl, r4
 8007054:	e7d2      	b.n	8006ffc <_svfiprintf_r+0x9c>
 8007056:	9b03      	ldr	r3, [sp, #12]
 8007058:	1d19      	adds	r1, r3, #4
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	9103      	str	r1, [sp, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	bfbb      	ittet	lt
 8007062:	425b      	neglt	r3, r3
 8007064:	f042 0202 	orrlt.w	r2, r2, #2
 8007068:	9307      	strge	r3, [sp, #28]
 800706a:	9307      	strlt	r3, [sp, #28]
 800706c:	bfb8      	it	lt
 800706e:	9204      	strlt	r2, [sp, #16]
 8007070:	7823      	ldrb	r3, [r4, #0]
 8007072:	2b2e      	cmp	r3, #46	; 0x2e
 8007074:	d10c      	bne.n	8007090 <_svfiprintf_r+0x130>
 8007076:	7863      	ldrb	r3, [r4, #1]
 8007078:	2b2a      	cmp	r3, #42	; 0x2a
 800707a:	d135      	bne.n	80070e8 <_svfiprintf_r+0x188>
 800707c:	9b03      	ldr	r3, [sp, #12]
 800707e:	1d1a      	adds	r2, r3, #4
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	9203      	str	r2, [sp, #12]
 8007084:	2b00      	cmp	r3, #0
 8007086:	bfb8      	it	lt
 8007088:	f04f 33ff 	movlt.w	r3, #4294967295
 800708c:	3402      	adds	r4, #2
 800708e:	9305      	str	r3, [sp, #20]
 8007090:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800715c <_svfiprintf_r+0x1fc>
 8007094:	7821      	ldrb	r1, [r4, #0]
 8007096:	2203      	movs	r2, #3
 8007098:	4650      	mov	r0, sl
 800709a:	f7f9 f8a1 	bl	80001e0 <memchr>
 800709e:	b140      	cbz	r0, 80070b2 <_svfiprintf_r+0x152>
 80070a0:	2340      	movs	r3, #64	; 0x40
 80070a2:	eba0 000a 	sub.w	r0, r0, sl
 80070a6:	fa03 f000 	lsl.w	r0, r3, r0
 80070aa:	9b04      	ldr	r3, [sp, #16]
 80070ac:	4303      	orrs	r3, r0
 80070ae:	3401      	adds	r4, #1
 80070b0:	9304      	str	r3, [sp, #16]
 80070b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b6:	4826      	ldr	r0, [pc, #152]	; (8007150 <_svfiprintf_r+0x1f0>)
 80070b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070bc:	2206      	movs	r2, #6
 80070be:	f7f9 f88f 	bl	80001e0 <memchr>
 80070c2:	2800      	cmp	r0, #0
 80070c4:	d038      	beq.n	8007138 <_svfiprintf_r+0x1d8>
 80070c6:	4b23      	ldr	r3, [pc, #140]	; (8007154 <_svfiprintf_r+0x1f4>)
 80070c8:	bb1b      	cbnz	r3, 8007112 <_svfiprintf_r+0x1b2>
 80070ca:	9b03      	ldr	r3, [sp, #12]
 80070cc:	3307      	adds	r3, #7
 80070ce:	f023 0307 	bic.w	r3, r3, #7
 80070d2:	3308      	adds	r3, #8
 80070d4:	9303      	str	r3, [sp, #12]
 80070d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070d8:	4433      	add	r3, r6
 80070da:	9309      	str	r3, [sp, #36]	; 0x24
 80070dc:	e767      	b.n	8006fae <_svfiprintf_r+0x4e>
 80070de:	fb0c 3202 	mla	r2, ip, r2, r3
 80070e2:	460c      	mov	r4, r1
 80070e4:	2001      	movs	r0, #1
 80070e6:	e7a5      	b.n	8007034 <_svfiprintf_r+0xd4>
 80070e8:	2300      	movs	r3, #0
 80070ea:	3401      	adds	r4, #1
 80070ec:	9305      	str	r3, [sp, #20]
 80070ee:	4619      	mov	r1, r3
 80070f0:	f04f 0c0a 	mov.w	ip, #10
 80070f4:	4620      	mov	r0, r4
 80070f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070fa:	3a30      	subs	r2, #48	; 0x30
 80070fc:	2a09      	cmp	r2, #9
 80070fe:	d903      	bls.n	8007108 <_svfiprintf_r+0x1a8>
 8007100:	2b00      	cmp	r3, #0
 8007102:	d0c5      	beq.n	8007090 <_svfiprintf_r+0x130>
 8007104:	9105      	str	r1, [sp, #20]
 8007106:	e7c3      	b.n	8007090 <_svfiprintf_r+0x130>
 8007108:	fb0c 2101 	mla	r1, ip, r1, r2
 800710c:	4604      	mov	r4, r0
 800710e:	2301      	movs	r3, #1
 8007110:	e7f0      	b.n	80070f4 <_svfiprintf_r+0x194>
 8007112:	ab03      	add	r3, sp, #12
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	462a      	mov	r2, r5
 8007118:	4b0f      	ldr	r3, [pc, #60]	; (8007158 <_svfiprintf_r+0x1f8>)
 800711a:	a904      	add	r1, sp, #16
 800711c:	4638      	mov	r0, r7
 800711e:	f3af 8000 	nop.w
 8007122:	1c42      	adds	r2, r0, #1
 8007124:	4606      	mov	r6, r0
 8007126:	d1d6      	bne.n	80070d6 <_svfiprintf_r+0x176>
 8007128:	89ab      	ldrh	r3, [r5, #12]
 800712a:	065b      	lsls	r3, r3, #25
 800712c:	f53f af2c 	bmi.w	8006f88 <_svfiprintf_r+0x28>
 8007130:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007132:	b01d      	add	sp, #116	; 0x74
 8007134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007138:	ab03      	add	r3, sp, #12
 800713a:	9300      	str	r3, [sp, #0]
 800713c:	462a      	mov	r2, r5
 800713e:	4b06      	ldr	r3, [pc, #24]	; (8007158 <_svfiprintf_r+0x1f8>)
 8007140:	a904      	add	r1, sp, #16
 8007142:	4638      	mov	r0, r7
 8007144:	f000 f87a 	bl	800723c <_printf_i>
 8007148:	e7eb      	b.n	8007122 <_svfiprintf_r+0x1c2>
 800714a:	bf00      	nop
 800714c:	0800908c 	.word	0x0800908c
 8007150:	08009096 	.word	0x08009096
 8007154:	00000000 	.word	0x00000000
 8007158:	08006eab 	.word	0x08006eab
 800715c:	08009092 	.word	0x08009092

08007160 <_printf_common>:
 8007160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007164:	4616      	mov	r6, r2
 8007166:	4699      	mov	r9, r3
 8007168:	688a      	ldr	r2, [r1, #8]
 800716a:	690b      	ldr	r3, [r1, #16]
 800716c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007170:	4293      	cmp	r3, r2
 8007172:	bfb8      	it	lt
 8007174:	4613      	movlt	r3, r2
 8007176:	6033      	str	r3, [r6, #0]
 8007178:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800717c:	4607      	mov	r7, r0
 800717e:	460c      	mov	r4, r1
 8007180:	b10a      	cbz	r2, 8007186 <_printf_common+0x26>
 8007182:	3301      	adds	r3, #1
 8007184:	6033      	str	r3, [r6, #0]
 8007186:	6823      	ldr	r3, [r4, #0]
 8007188:	0699      	lsls	r1, r3, #26
 800718a:	bf42      	ittt	mi
 800718c:	6833      	ldrmi	r3, [r6, #0]
 800718e:	3302      	addmi	r3, #2
 8007190:	6033      	strmi	r3, [r6, #0]
 8007192:	6825      	ldr	r5, [r4, #0]
 8007194:	f015 0506 	ands.w	r5, r5, #6
 8007198:	d106      	bne.n	80071a8 <_printf_common+0x48>
 800719a:	f104 0a19 	add.w	sl, r4, #25
 800719e:	68e3      	ldr	r3, [r4, #12]
 80071a0:	6832      	ldr	r2, [r6, #0]
 80071a2:	1a9b      	subs	r3, r3, r2
 80071a4:	42ab      	cmp	r3, r5
 80071a6:	dc26      	bgt.n	80071f6 <_printf_common+0x96>
 80071a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071ac:	1e13      	subs	r3, r2, #0
 80071ae:	6822      	ldr	r2, [r4, #0]
 80071b0:	bf18      	it	ne
 80071b2:	2301      	movne	r3, #1
 80071b4:	0692      	lsls	r2, r2, #26
 80071b6:	d42b      	bmi.n	8007210 <_printf_common+0xb0>
 80071b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071bc:	4649      	mov	r1, r9
 80071be:	4638      	mov	r0, r7
 80071c0:	47c0      	blx	r8
 80071c2:	3001      	adds	r0, #1
 80071c4:	d01e      	beq.n	8007204 <_printf_common+0xa4>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	68e5      	ldr	r5, [r4, #12]
 80071ca:	6832      	ldr	r2, [r6, #0]
 80071cc:	f003 0306 	and.w	r3, r3, #6
 80071d0:	2b04      	cmp	r3, #4
 80071d2:	bf08      	it	eq
 80071d4:	1aad      	subeq	r5, r5, r2
 80071d6:	68a3      	ldr	r3, [r4, #8]
 80071d8:	6922      	ldr	r2, [r4, #16]
 80071da:	bf0c      	ite	eq
 80071dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071e0:	2500      	movne	r5, #0
 80071e2:	4293      	cmp	r3, r2
 80071e4:	bfc4      	itt	gt
 80071e6:	1a9b      	subgt	r3, r3, r2
 80071e8:	18ed      	addgt	r5, r5, r3
 80071ea:	2600      	movs	r6, #0
 80071ec:	341a      	adds	r4, #26
 80071ee:	42b5      	cmp	r5, r6
 80071f0:	d11a      	bne.n	8007228 <_printf_common+0xc8>
 80071f2:	2000      	movs	r0, #0
 80071f4:	e008      	b.n	8007208 <_printf_common+0xa8>
 80071f6:	2301      	movs	r3, #1
 80071f8:	4652      	mov	r2, sl
 80071fa:	4649      	mov	r1, r9
 80071fc:	4638      	mov	r0, r7
 80071fe:	47c0      	blx	r8
 8007200:	3001      	adds	r0, #1
 8007202:	d103      	bne.n	800720c <_printf_common+0xac>
 8007204:	f04f 30ff 	mov.w	r0, #4294967295
 8007208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800720c:	3501      	adds	r5, #1
 800720e:	e7c6      	b.n	800719e <_printf_common+0x3e>
 8007210:	18e1      	adds	r1, r4, r3
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	2030      	movs	r0, #48	; 0x30
 8007216:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800721a:	4422      	add	r2, r4
 800721c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007220:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007224:	3302      	adds	r3, #2
 8007226:	e7c7      	b.n	80071b8 <_printf_common+0x58>
 8007228:	2301      	movs	r3, #1
 800722a:	4622      	mov	r2, r4
 800722c:	4649      	mov	r1, r9
 800722e:	4638      	mov	r0, r7
 8007230:	47c0      	blx	r8
 8007232:	3001      	adds	r0, #1
 8007234:	d0e6      	beq.n	8007204 <_printf_common+0xa4>
 8007236:	3601      	adds	r6, #1
 8007238:	e7d9      	b.n	80071ee <_printf_common+0x8e>
	...

0800723c <_printf_i>:
 800723c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007240:	7e0f      	ldrb	r7, [r1, #24]
 8007242:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007244:	2f78      	cmp	r7, #120	; 0x78
 8007246:	4691      	mov	r9, r2
 8007248:	4680      	mov	r8, r0
 800724a:	460c      	mov	r4, r1
 800724c:	469a      	mov	sl, r3
 800724e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007252:	d807      	bhi.n	8007264 <_printf_i+0x28>
 8007254:	2f62      	cmp	r7, #98	; 0x62
 8007256:	d80a      	bhi.n	800726e <_printf_i+0x32>
 8007258:	2f00      	cmp	r7, #0
 800725a:	f000 80d8 	beq.w	800740e <_printf_i+0x1d2>
 800725e:	2f58      	cmp	r7, #88	; 0x58
 8007260:	f000 80a3 	beq.w	80073aa <_printf_i+0x16e>
 8007264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007268:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800726c:	e03a      	b.n	80072e4 <_printf_i+0xa8>
 800726e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007272:	2b15      	cmp	r3, #21
 8007274:	d8f6      	bhi.n	8007264 <_printf_i+0x28>
 8007276:	a101      	add	r1, pc, #4	; (adr r1, 800727c <_printf_i+0x40>)
 8007278:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800727c:	080072d5 	.word	0x080072d5
 8007280:	080072e9 	.word	0x080072e9
 8007284:	08007265 	.word	0x08007265
 8007288:	08007265 	.word	0x08007265
 800728c:	08007265 	.word	0x08007265
 8007290:	08007265 	.word	0x08007265
 8007294:	080072e9 	.word	0x080072e9
 8007298:	08007265 	.word	0x08007265
 800729c:	08007265 	.word	0x08007265
 80072a0:	08007265 	.word	0x08007265
 80072a4:	08007265 	.word	0x08007265
 80072a8:	080073f5 	.word	0x080073f5
 80072ac:	08007319 	.word	0x08007319
 80072b0:	080073d7 	.word	0x080073d7
 80072b4:	08007265 	.word	0x08007265
 80072b8:	08007265 	.word	0x08007265
 80072bc:	08007417 	.word	0x08007417
 80072c0:	08007265 	.word	0x08007265
 80072c4:	08007319 	.word	0x08007319
 80072c8:	08007265 	.word	0x08007265
 80072cc:	08007265 	.word	0x08007265
 80072d0:	080073df 	.word	0x080073df
 80072d4:	682b      	ldr	r3, [r5, #0]
 80072d6:	1d1a      	adds	r2, r3, #4
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	602a      	str	r2, [r5, #0]
 80072dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072e4:	2301      	movs	r3, #1
 80072e6:	e0a3      	b.n	8007430 <_printf_i+0x1f4>
 80072e8:	6820      	ldr	r0, [r4, #0]
 80072ea:	6829      	ldr	r1, [r5, #0]
 80072ec:	0606      	lsls	r6, r0, #24
 80072ee:	f101 0304 	add.w	r3, r1, #4
 80072f2:	d50a      	bpl.n	800730a <_printf_i+0xce>
 80072f4:	680e      	ldr	r6, [r1, #0]
 80072f6:	602b      	str	r3, [r5, #0]
 80072f8:	2e00      	cmp	r6, #0
 80072fa:	da03      	bge.n	8007304 <_printf_i+0xc8>
 80072fc:	232d      	movs	r3, #45	; 0x2d
 80072fe:	4276      	negs	r6, r6
 8007300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007304:	485e      	ldr	r0, [pc, #376]	; (8007480 <_printf_i+0x244>)
 8007306:	230a      	movs	r3, #10
 8007308:	e019      	b.n	800733e <_printf_i+0x102>
 800730a:	680e      	ldr	r6, [r1, #0]
 800730c:	602b      	str	r3, [r5, #0]
 800730e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007312:	bf18      	it	ne
 8007314:	b236      	sxthne	r6, r6
 8007316:	e7ef      	b.n	80072f8 <_printf_i+0xbc>
 8007318:	682b      	ldr	r3, [r5, #0]
 800731a:	6820      	ldr	r0, [r4, #0]
 800731c:	1d19      	adds	r1, r3, #4
 800731e:	6029      	str	r1, [r5, #0]
 8007320:	0601      	lsls	r1, r0, #24
 8007322:	d501      	bpl.n	8007328 <_printf_i+0xec>
 8007324:	681e      	ldr	r6, [r3, #0]
 8007326:	e002      	b.n	800732e <_printf_i+0xf2>
 8007328:	0646      	lsls	r6, r0, #25
 800732a:	d5fb      	bpl.n	8007324 <_printf_i+0xe8>
 800732c:	881e      	ldrh	r6, [r3, #0]
 800732e:	4854      	ldr	r0, [pc, #336]	; (8007480 <_printf_i+0x244>)
 8007330:	2f6f      	cmp	r7, #111	; 0x6f
 8007332:	bf0c      	ite	eq
 8007334:	2308      	moveq	r3, #8
 8007336:	230a      	movne	r3, #10
 8007338:	2100      	movs	r1, #0
 800733a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800733e:	6865      	ldr	r5, [r4, #4]
 8007340:	60a5      	str	r5, [r4, #8]
 8007342:	2d00      	cmp	r5, #0
 8007344:	bfa2      	ittt	ge
 8007346:	6821      	ldrge	r1, [r4, #0]
 8007348:	f021 0104 	bicge.w	r1, r1, #4
 800734c:	6021      	strge	r1, [r4, #0]
 800734e:	b90e      	cbnz	r6, 8007354 <_printf_i+0x118>
 8007350:	2d00      	cmp	r5, #0
 8007352:	d04d      	beq.n	80073f0 <_printf_i+0x1b4>
 8007354:	4615      	mov	r5, r2
 8007356:	fbb6 f1f3 	udiv	r1, r6, r3
 800735a:	fb03 6711 	mls	r7, r3, r1, r6
 800735e:	5dc7      	ldrb	r7, [r0, r7]
 8007360:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007364:	4637      	mov	r7, r6
 8007366:	42bb      	cmp	r3, r7
 8007368:	460e      	mov	r6, r1
 800736a:	d9f4      	bls.n	8007356 <_printf_i+0x11a>
 800736c:	2b08      	cmp	r3, #8
 800736e:	d10b      	bne.n	8007388 <_printf_i+0x14c>
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	07de      	lsls	r6, r3, #31
 8007374:	d508      	bpl.n	8007388 <_printf_i+0x14c>
 8007376:	6923      	ldr	r3, [r4, #16]
 8007378:	6861      	ldr	r1, [r4, #4]
 800737a:	4299      	cmp	r1, r3
 800737c:	bfde      	ittt	le
 800737e:	2330      	movle	r3, #48	; 0x30
 8007380:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007384:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007388:	1b52      	subs	r2, r2, r5
 800738a:	6122      	str	r2, [r4, #16]
 800738c:	f8cd a000 	str.w	sl, [sp]
 8007390:	464b      	mov	r3, r9
 8007392:	aa03      	add	r2, sp, #12
 8007394:	4621      	mov	r1, r4
 8007396:	4640      	mov	r0, r8
 8007398:	f7ff fee2 	bl	8007160 <_printf_common>
 800739c:	3001      	adds	r0, #1
 800739e:	d14c      	bne.n	800743a <_printf_i+0x1fe>
 80073a0:	f04f 30ff 	mov.w	r0, #4294967295
 80073a4:	b004      	add	sp, #16
 80073a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073aa:	4835      	ldr	r0, [pc, #212]	; (8007480 <_printf_i+0x244>)
 80073ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80073b0:	6829      	ldr	r1, [r5, #0]
 80073b2:	6823      	ldr	r3, [r4, #0]
 80073b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80073b8:	6029      	str	r1, [r5, #0]
 80073ba:	061d      	lsls	r5, r3, #24
 80073bc:	d514      	bpl.n	80073e8 <_printf_i+0x1ac>
 80073be:	07df      	lsls	r7, r3, #31
 80073c0:	bf44      	itt	mi
 80073c2:	f043 0320 	orrmi.w	r3, r3, #32
 80073c6:	6023      	strmi	r3, [r4, #0]
 80073c8:	b91e      	cbnz	r6, 80073d2 <_printf_i+0x196>
 80073ca:	6823      	ldr	r3, [r4, #0]
 80073cc:	f023 0320 	bic.w	r3, r3, #32
 80073d0:	6023      	str	r3, [r4, #0]
 80073d2:	2310      	movs	r3, #16
 80073d4:	e7b0      	b.n	8007338 <_printf_i+0xfc>
 80073d6:	6823      	ldr	r3, [r4, #0]
 80073d8:	f043 0320 	orr.w	r3, r3, #32
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	2378      	movs	r3, #120	; 0x78
 80073e0:	4828      	ldr	r0, [pc, #160]	; (8007484 <_printf_i+0x248>)
 80073e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073e6:	e7e3      	b.n	80073b0 <_printf_i+0x174>
 80073e8:	0659      	lsls	r1, r3, #25
 80073ea:	bf48      	it	mi
 80073ec:	b2b6      	uxthmi	r6, r6
 80073ee:	e7e6      	b.n	80073be <_printf_i+0x182>
 80073f0:	4615      	mov	r5, r2
 80073f2:	e7bb      	b.n	800736c <_printf_i+0x130>
 80073f4:	682b      	ldr	r3, [r5, #0]
 80073f6:	6826      	ldr	r6, [r4, #0]
 80073f8:	6961      	ldr	r1, [r4, #20]
 80073fa:	1d18      	adds	r0, r3, #4
 80073fc:	6028      	str	r0, [r5, #0]
 80073fe:	0635      	lsls	r5, r6, #24
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	d501      	bpl.n	8007408 <_printf_i+0x1cc>
 8007404:	6019      	str	r1, [r3, #0]
 8007406:	e002      	b.n	800740e <_printf_i+0x1d2>
 8007408:	0670      	lsls	r0, r6, #25
 800740a:	d5fb      	bpl.n	8007404 <_printf_i+0x1c8>
 800740c:	8019      	strh	r1, [r3, #0]
 800740e:	2300      	movs	r3, #0
 8007410:	6123      	str	r3, [r4, #16]
 8007412:	4615      	mov	r5, r2
 8007414:	e7ba      	b.n	800738c <_printf_i+0x150>
 8007416:	682b      	ldr	r3, [r5, #0]
 8007418:	1d1a      	adds	r2, r3, #4
 800741a:	602a      	str	r2, [r5, #0]
 800741c:	681d      	ldr	r5, [r3, #0]
 800741e:	6862      	ldr	r2, [r4, #4]
 8007420:	2100      	movs	r1, #0
 8007422:	4628      	mov	r0, r5
 8007424:	f7f8 fedc 	bl	80001e0 <memchr>
 8007428:	b108      	cbz	r0, 800742e <_printf_i+0x1f2>
 800742a:	1b40      	subs	r0, r0, r5
 800742c:	6060      	str	r0, [r4, #4]
 800742e:	6863      	ldr	r3, [r4, #4]
 8007430:	6123      	str	r3, [r4, #16]
 8007432:	2300      	movs	r3, #0
 8007434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007438:	e7a8      	b.n	800738c <_printf_i+0x150>
 800743a:	6923      	ldr	r3, [r4, #16]
 800743c:	462a      	mov	r2, r5
 800743e:	4649      	mov	r1, r9
 8007440:	4640      	mov	r0, r8
 8007442:	47d0      	blx	sl
 8007444:	3001      	adds	r0, #1
 8007446:	d0ab      	beq.n	80073a0 <_printf_i+0x164>
 8007448:	6823      	ldr	r3, [r4, #0]
 800744a:	079b      	lsls	r3, r3, #30
 800744c:	d413      	bmi.n	8007476 <_printf_i+0x23a>
 800744e:	68e0      	ldr	r0, [r4, #12]
 8007450:	9b03      	ldr	r3, [sp, #12]
 8007452:	4298      	cmp	r0, r3
 8007454:	bfb8      	it	lt
 8007456:	4618      	movlt	r0, r3
 8007458:	e7a4      	b.n	80073a4 <_printf_i+0x168>
 800745a:	2301      	movs	r3, #1
 800745c:	4632      	mov	r2, r6
 800745e:	4649      	mov	r1, r9
 8007460:	4640      	mov	r0, r8
 8007462:	47d0      	blx	sl
 8007464:	3001      	adds	r0, #1
 8007466:	d09b      	beq.n	80073a0 <_printf_i+0x164>
 8007468:	3501      	adds	r5, #1
 800746a:	68e3      	ldr	r3, [r4, #12]
 800746c:	9903      	ldr	r1, [sp, #12]
 800746e:	1a5b      	subs	r3, r3, r1
 8007470:	42ab      	cmp	r3, r5
 8007472:	dcf2      	bgt.n	800745a <_printf_i+0x21e>
 8007474:	e7eb      	b.n	800744e <_printf_i+0x212>
 8007476:	2500      	movs	r5, #0
 8007478:	f104 0619 	add.w	r6, r4, #25
 800747c:	e7f5      	b.n	800746a <_printf_i+0x22e>
 800747e:	bf00      	nop
 8007480:	0800909d 	.word	0x0800909d
 8007484:	080090ae 	.word	0x080090ae

08007488 <nan>:
 8007488:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007490 <nan+0x8>
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	00000000 	.word	0x00000000
 8007494:	7ff80000 	.word	0x7ff80000

08007498 <_sbrk_r>:
 8007498:	b538      	push	{r3, r4, r5, lr}
 800749a:	4d06      	ldr	r5, [pc, #24]	; (80074b4 <_sbrk_r+0x1c>)
 800749c:	2300      	movs	r3, #0
 800749e:	4604      	mov	r4, r0
 80074a0:	4608      	mov	r0, r1
 80074a2:	602b      	str	r3, [r5, #0]
 80074a4:	f7fa f8ec 	bl	8001680 <_sbrk>
 80074a8:	1c43      	adds	r3, r0, #1
 80074aa:	d102      	bne.n	80074b2 <_sbrk_r+0x1a>
 80074ac:	682b      	ldr	r3, [r5, #0]
 80074ae:	b103      	cbz	r3, 80074b2 <_sbrk_r+0x1a>
 80074b0:	6023      	str	r3, [r4, #0]
 80074b2:	bd38      	pop	{r3, r4, r5, pc}
 80074b4:	200003bc 	.word	0x200003bc

080074b8 <strcpy>:
 80074b8:	4603      	mov	r3, r0
 80074ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074be:	f803 2b01 	strb.w	r2, [r3], #1
 80074c2:	2a00      	cmp	r2, #0
 80074c4:	d1f9      	bne.n	80074ba <strcpy+0x2>
 80074c6:	4770      	bx	lr

080074c8 <strncmp>:
 80074c8:	b510      	push	{r4, lr}
 80074ca:	b17a      	cbz	r2, 80074ec <strncmp+0x24>
 80074cc:	4603      	mov	r3, r0
 80074ce:	3901      	subs	r1, #1
 80074d0:	1884      	adds	r4, r0, r2
 80074d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80074d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80074da:	4290      	cmp	r0, r2
 80074dc:	d101      	bne.n	80074e2 <strncmp+0x1a>
 80074de:	42a3      	cmp	r3, r4
 80074e0:	d101      	bne.n	80074e6 <strncmp+0x1e>
 80074e2:	1a80      	subs	r0, r0, r2
 80074e4:	bd10      	pop	{r4, pc}
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d1f3      	bne.n	80074d2 <strncmp+0xa>
 80074ea:	e7fa      	b.n	80074e2 <strncmp+0x1a>
 80074ec:	4610      	mov	r0, r2
 80074ee:	e7f9      	b.n	80074e4 <strncmp+0x1c>

080074f0 <__ascii_wctomb>:
 80074f0:	b149      	cbz	r1, 8007506 <__ascii_wctomb+0x16>
 80074f2:	2aff      	cmp	r2, #255	; 0xff
 80074f4:	bf85      	ittet	hi
 80074f6:	238a      	movhi	r3, #138	; 0x8a
 80074f8:	6003      	strhi	r3, [r0, #0]
 80074fa:	700a      	strbls	r2, [r1, #0]
 80074fc:	f04f 30ff 	movhi.w	r0, #4294967295
 8007500:	bf98      	it	ls
 8007502:	2001      	movls	r0, #1
 8007504:	4770      	bx	lr
 8007506:	4608      	mov	r0, r1
 8007508:	4770      	bx	lr
	...

0800750c <__assert_func>:
 800750c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800750e:	4614      	mov	r4, r2
 8007510:	461a      	mov	r2, r3
 8007512:	4b09      	ldr	r3, [pc, #36]	; (8007538 <__assert_func+0x2c>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4605      	mov	r5, r0
 8007518:	68d8      	ldr	r0, [r3, #12]
 800751a:	b14c      	cbz	r4, 8007530 <__assert_func+0x24>
 800751c:	4b07      	ldr	r3, [pc, #28]	; (800753c <__assert_func+0x30>)
 800751e:	9100      	str	r1, [sp, #0]
 8007520:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007524:	4906      	ldr	r1, [pc, #24]	; (8007540 <__assert_func+0x34>)
 8007526:	462b      	mov	r3, r5
 8007528:	f000 fe88 	bl	800823c <fiprintf>
 800752c:	f001 f934 	bl	8008798 <abort>
 8007530:	4b04      	ldr	r3, [pc, #16]	; (8007544 <__assert_func+0x38>)
 8007532:	461c      	mov	r4, r3
 8007534:	e7f3      	b.n	800751e <__assert_func+0x12>
 8007536:	bf00      	nop
 8007538:	2000000c 	.word	0x2000000c
 800753c:	080090bf 	.word	0x080090bf
 8007540:	080090cc 	.word	0x080090cc
 8007544:	080090fa 	.word	0x080090fa

08007548 <quorem>:
 8007548:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800754c:	6903      	ldr	r3, [r0, #16]
 800754e:	690c      	ldr	r4, [r1, #16]
 8007550:	42a3      	cmp	r3, r4
 8007552:	4607      	mov	r7, r0
 8007554:	f2c0 8081 	blt.w	800765a <quorem+0x112>
 8007558:	3c01      	subs	r4, #1
 800755a:	f101 0814 	add.w	r8, r1, #20
 800755e:	f100 0514 	add.w	r5, r0, #20
 8007562:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007566:	9301      	str	r3, [sp, #4]
 8007568:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800756c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007570:	3301      	adds	r3, #1
 8007572:	429a      	cmp	r2, r3
 8007574:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007578:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800757c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007580:	d331      	bcc.n	80075e6 <quorem+0x9e>
 8007582:	f04f 0e00 	mov.w	lr, #0
 8007586:	4640      	mov	r0, r8
 8007588:	46ac      	mov	ip, r5
 800758a:	46f2      	mov	sl, lr
 800758c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007590:	b293      	uxth	r3, r2
 8007592:	fb06 e303 	mla	r3, r6, r3, lr
 8007596:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800759a:	b29b      	uxth	r3, r3
 800759c:	ebaa 0303 	sub.w	r3, sl, r3
 80075a0:	f8dc a000 	ldr.w	sl, [ip]
 80075a4:	0c12      	lsrs	r2, r2, #16
 80075a6:	fa13 f38a 	uxtah	r3, r3, sl
 80075aa:	fb06 e202 	mla	r2, r6, r2, lr
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	9b00      	ldr	r3, [sp, #0]
 80075b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80075b6:	b292      	uxth	r2, r2
 80075b8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80075bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075c0:	f8bd 3000 	ldrh.w	r3, [sp]
 80075c4:	4581      	cmp	r9, r0
 80075c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075ca:	f84c 3b04 	str.w	r3, [ip], #4
 80075ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80075d2:	d2db      	bcs.n	800758c <quorem+0x44>
 80075d4:	f855 300b 	ldr.w	r3, [r5, fp]
 80075d8:	b92b      	cbnz	r3, 80075e6 <quorem+0x9e>
 80075da:	9b01      	ldr	r3, [sp, #4]
 80075dc:	3b04      	subs	r3, #4
 80075de:	429d      	cmp	r5, r3
 80075e0:	461a      	mov	r2, r3
 80075e2:	d32e      	bcc.n	8007642 <quorem+0xfa>
 80075e4:	613c      	str	r4, [r7, #16]
 80075e6:	4638      	mov	r0, r7
 80075e8:	f7ff f972 	bl	80068d0 <__mcmp>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	db24      	blt.n	800763a <quorem+0xf2>
 80075f0:	3601      	adds	r6, #1
 80075f2:	4628      	mov	r0, r5
 80075f4:	f04f 0c00 	mov.w	ip, #0
 80075f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80075fc:	f8d0 e000 	ldr.w	lr, [r0]
 8007600:	b293      	uxth	r3, r2
 8007602:	ebac 0303 	sub.w	r3, ip, r3
 8007606:	0c12      	lsrs	r2, r2, #16
 8007608:	fa13 f38e 	uxtah	r3, r3, lr
 800760c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007610:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007614:	b29b      	uxth	r3, r3
 8007616:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800761a:	45c1      	cmp	r9, r8
 800761c:	f840 3b04 	str.w	r3, [r0], #4
 8007620:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007624:	d2e8      	bcs.n	80075f8 <quorem+0xb0>
 8007626:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800762a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800762e:	b922      	cbnz	r2, 800763a <quorem+0xf2>
 8007630:	3b04      	subs	r3, #4
 8007632:	429d      	cmp	r5, r3
 8007634:	461a      	mov	r2, r3
 8007636:	d30a      	bcc.n	800764e <quorem+0x106>
 8007638:	613c      	str	r4, [r7, #16]
 800763a:	4630      	mov	r0, r6
 800763c:	b003      	add	sp, #12
 800763e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007642:	6812      	ldr	r2, [r2, #0]
 8007644:	3b04      	subs	r3, #4
 8007646:	2a00      	cmp	r2, #0
 8007648:	d1cc      	bne.n	80075e4 <quorem+0x9c>
 800764a:	3c01      	subs	r4, #1
 800764c:	e7c7      	b.n	80075de <quorem+0x96>
 800764e:	6812      	ldr	r2, [r2, #0]
 8007650:	3b04      	subs	r3, #4
 8007652:	2a00      	cmp	r2, #0
 8007654:	d1f0      	bne.n	8007638 <quorem+0xf0>
 8007656:	3c01      	subs	r4, #1
 8007658:	e7eb      	b.n	8007632 <quorem+0xea>
 800765a:	2000      	movs	r0, #0
 800765c:	e7ee      	b.n	800763c <quorem+0xf4>
	...

08007660 <_dtoa_r>:
 8007660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007664:	ed2d 8b04 	vpush	{d8-d9}
 8007668:	ec57 6b10 	vmov	r6, r7, d0
 800766c:	b093      	sub	sp, #76	; 0x4c
 800766e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007670:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007674:	9106      	str	r1, [sp, #24]
 8007676:	ee10 aa10 	vmov	sl, s0
 800767a:	4604      	mov	r4, r0
 800767c:	9209      	str	r2, [sp, #36]	; 0x24
 800767e:	930c      	str	r3, [sp, #48]	; 0x30
 8007680:	46bb      	mov	fp, r7
 8007682:	b975      	cbnz	r5, 80076a2 <_dtoa_r+0x42>
 8007684:	2010      	movs	r0, #16
 8007686:	f000 fdeb 	bl	8008260 <malloc>
 800768a:	4602      	mov	r2, r0
 800768c:	6260      	str	r0, [r4, #36]	; 0x24
 800768e:	b920      	cbnz	r0, 800769a <_dtoa_r+0x3a>
 8007690:	4ba7      	ldr	r3, [pc, #668]	; (8007930 <_dtoa_r+0x2d0>)
 8007692:	21ea      	movs	r1, #234	; 0xea
 8007694:	48a7      	ldr	r0, [pc, #668]	; (8007934 <_dtoa_r+0x2d4>)
 8007696:	f7ff ff39 	bl	800750c <__assert_func>
 800769a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800769e:	6005      	str	r5, [r0, #0]
 80076a0:	60c5      	str	r5, [r0, #12]
 80076a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076a4:	6819      	ldr	r1, [r3, #0]
 80076a6:	b151      	cbz	r1, 80076be <_dtoa_r+0x5e>
 80076a8:	685a      	ldr	r2, [r3, #4]
 80076aa:	604a      	str	r2, [r1, #4]
 80076ac:	2301      	movs	r3, #1
 80076ae:	4093      	lsls	r3, r2
 80076b0:	608b      	str	r3, [r1, #8]
 80076b2:	4620      	mov	r0, r4
 80076b4:	f7fe fe80 	bl	80063b8 <_Bfree>
 80076b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076ba:	2200      	movs	r2, #0
 80076bc:	601a      	str	r2, [r3, #0]
 80076be:	1e3b      	subs	r3, r7, #0
 80076c0:	bfaa      	itet	ge
 80076c2:	2300      	movge	r3, #0
 80076c4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80076c8:	f8c8 3000 	strge.w	r3, [r8]
 80076cc:	4b9a      	ldr	r3, [pc, #616]	; (8007938 <_dtoa_r+0x2d8>)
 80076ce:	bfbc      	itt	lt
 80076d0:	2201      	movlt	r2, #1
 80076d2:	f8c8 2000 	strlt.w	r2, [r8]
 80076d6:	ea33 030b 	bics.w	r3, r3, fp
 80076da:	d11b      	bne.n	8007714 <_dtoa_r+0xb4>
 80076dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076de:	f242 730f 	movw	r3, #9999	; 0x270f
 80076e2:	6013      	str	r3, [r2, #0]
 80076e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076e8:	4333      	orrs	r3, r6
 80076ea:	f000 8592 	beq.w	8008212 <_dtoa_r+0xbb2>
 80076ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076f0:	b963      	cbnz	r3, 800770c <_dtoa_r+0xac>
 80076f2:	4b92      	ldr	r3, [pc, #584]	; (800793c <_dtoa_r+0x2dc>)
 80076f4:	e022      	b.n	800773c <_dtoa_r+0xdc>
 80076f6:	4b92      	ldr	r3, [pc, #584]	; (8007940 <_dtoa_r+0x2e0>)
 80076f8:	9301      	str	r3, [sp, #4]
 80076fa:	3308      	adds	r3, #8
 80076fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	9801      	ldr	r0, [sp, #4]
 8007702:	b013      	add	sp, #76	; 0x4c
 8007704:	ecbd 8b04 	vpop	{d8-d9}
 8007708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800770c:	4b8b      	ldr	r3, [pc, #556]	; (800793c <_dtoa_r+0x2dc>)
 800770e:	9301      	str	r3, [sp, #4]
 8007710:	3303      	adds	r3, #3
 8007712:	e7f3      	b.n	80076fc <_dtoa_r+0x9c>
 8007714:	2200      	movs	r2, #0
 8007716:	2300      	movs	r3, #0
 8007718:	4650      	mov	r0, sl
 800771a:	4659      	mov	r1, fp
 800771c:	f7f9 f9d4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007720:	ec4b ab19 	vmov	d9, sl, fp
 8007724:	4680      	mov	r8, r0
 8007726:	b158      	cbz	r0, 8007740 <_dtoa_r+0xe0>
 8007728:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800772a:	2301      	movs	r3, #1
 800772c:	6013      	str	r3, [r2, #0]
 800772e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007730:	2b00      	cmp	r3, #0
 8007732:	f000 856b 	beq.w	800820c <_dtoa_r+0xbac>
 8007736:	4883      	ldr	r0, [pc, #524]	; (8007944 <_dtoa_r+0x2e4>)
 8007738:	6018      	str	r0, [r3, #0]
 800773a:	1e43      	subs	r3, r0, #1
 800773c:	9301      	str	r3, [sp, #4]
 800773e:	e7df      	b.n	8007700 <_dtoa_r+0xa0>
 8007740:	ec4b ab10 	vmov	d0, sl, fp
 8007744:	aa10      	add	r2, sp, #64	; 0x40
 8007746:	a911      	add	r1, sp, #68	; 0x44
 8007748:	4620      	mov	r0, r4
 800774a:	f7ff f9e3 	bl	8006b14 <__d2b>
 800774e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007752:	ee08 0a10 	vmov	s16, r0
 8007756:	2d00      	cmp	r5, #0
 8007758:	f000 8084 	beq.w	8007864 <_dtoa_r+0x204>
 800775c:	ee19 3a90 	vmov	r3, s19
 8007760:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007764:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007768:	4656      	mov	r6, sl
 800776a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800776e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007772:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007776:	4b74      	ldr	r3, [pc, #464]	; (8007948 <_dtoa_r+0x2e8>)
 8007778:	2200      	movs	r2, #0
 800777a:	4630      	mov	r0, r6
 800777c:	4639      	mov	r1, r7
 800777e:	f7f8 fd83 	bl	8000288 <__aeabi_dsub>
 8007782:	a365      	add	r3, pc, #404	; (adr r3, 8007918 <_dtoa_r+0x2b8>)
 8007784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007788:	f7f8 ff36 	bl	80005f8 <__aeabi_dmul>
 800778c:	a364      	add	r3, pc, #400	; (adr r3, 8007920 <_dtoa_r+0x2c0>)
 800778e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007792:	f7f8 fd7b 	bl	800028c <__adddf3>
 8007796:	4606      	mov	r6, r0
 8007798:	4628      	mov	r0, r5
 800779a:	460f      	mov	r7, r1
 800779c:	f7f8 fec2 	bl	8000524 <__aeabi_i2d>
 80077a0:	a361      	add	r3, pc, #388	; (adr r3, 8007928 <_dtoa_r+0x2c8>)
 80077a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a6:	f7f8 ff27 	bl	80005f8 <__aeabi_dmul>
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	4630      	mov	r0, r6
 80077b0:	4639      	mov	r1, r7
 80077b2:	f7f8 fd6b 	bl	800028c <__adddf3>
 80077b6:	4606      	mov	r6, r0
 80077b8:	460f      	mov	r7, r1
 80077ba:	f7f9 f9b7 	bl	8000b2c <__aeabi_d2iz>
 80077be:	2200      	movs	r2, #0
 80077c0:	9000      	str	r0, [sp, #0]
 80077c2:	2300      	movs	r3, #0
 80077c4:	4630      	mov	r0, r6
 80077c6:	4639      	mov	r1, r7
 80077c8:	f7f9 f988 	bl	8000adc <__aeabi_dcmplt>
 80077cc:	b150      	cbz	r0, 80077e4 <_dtoa_r+0x184>
 80077ce:	9800      	ldr	r0, [sp, #0]
 80077d0:	f7f8 fea8 	bl	8000524 <__aeabi_i2d>
 80077d4:	4632      	mov	r2, r6
 80077d6:	463b      	mov	r3, r7
 80077d8:	f7f9 f976 	bl	8000ac8 <__aeabi_dcmpeq>
 80077dc:	b910      	cbnz	r0, 80077e4 <_dtoa_r+0x184>
 80077de:	9b00      	ldr	r3, [sp, #0]
 80077e0:	3b01      	subs	r3, #1
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	9b00      	ldr	r3, [sp, #0]
 80077e6:	2b16      	cmp	r3, #22
 80077e8:	d85a      	bhi.n	80078a0 <_dtoa_r+0x240>
 80077ea:	9a00      	ldr	r2, [sp, #0]
 80077ec:	4b57      	ldr	r3, [pc, #348]	; (800794c <_dtoa_r+0x2ec>)
 80077ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f6:	ec51 0b19 	vmov	r0, r1, d9
 80077fa:	f7f9 f96f 	bl	8000adc <__aeabi_dcmplt>
 80077fe:	2800      	cmp	r0, #0
 8007800:	d050      	beq.n	80078a4 <_dtoa_r+0x244>
 8007802:	9b00      	ldr	r3, [sp, #0]
 8007804:	3b01      	subs	r3, #1
 8007806:	9300      	str	r3, [sp, #0]
 8007808:	2300      	movs	r3, #0
 800780a:	930b      	str	r3, [sp, #44]	; 0x2c
 800780c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800780e:	1b5d      	subs	r5, r3, r5
 8007810:	1e6b      	subs	r3, r5, #1
 8007812:	9305      	str	r3, [sp, #20]
 8007814:	bf45      	ittet	mi
 8007816:	f1c5 0301 	rsbmi	r3, r5, #1
 800781a:	9304      	strmi	r3, [sp, #16]
 800781c:	2300      	movpl	r3, #0
 800781e:	2300      	movmi	r3, #0
 8007820:	bf4c      	ite	mi
 8007822:	9305      	strmi	r3, [sp, #20]
 8007824:	9304      	strpl	r3, [sp, #16]
 8007826:	9b00      	ldr	r3, [sp, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	db3d      	blt.n	80078a8 <_dtoa_r+0x248>
 800782c:	9b05      	ldr	r3, [sp, #20]
 800782e:	9a00      	ldr	r2, [sp, #0]
 8007830:	920a      	str	r2, [sp, #40]	; 0x28
 8007832:	4413      	add	r3, r2
 8007834:	9305      	str	r3, [sp, #20]
 8007836:	2300      	movs	r3, #0
 8007838:	9307      	str	r3, [sp, #28]
 800783a:	9b06      	ldr	r3, [sp, #24]
 800783c:	2b09      	cmp	r3, #9
 800783e:	f200 8089 	bhi.w	8007954 <_dtoa_r+0x2f4>
 8007842:	2b05      	cmp	r3, #5
 8007844:	bfc4      	itt	gt
 8007846:	3b04      	subgt	r3, #4
 8007848:	9306      	strgt	r3, [sp, #24]
 800784a:	9b06      	ldr	r3, [sp, #24]
 800784c:	f1a3 0302 	sub.w	r3, r3, #2
 8007850:	bfcc      	ite	gt
 8007852:	2500      	movgt	r5, #0
 8007854:	2501      	movle	r5, #1
 8007856:	2b03      	cmp	r3, #3
 8007858:	f200 8087 	bhi.w	800796a <_dtoa_r+0x30a>
 800785c:	e8df f003 	tbb	[pc, r3]
 8007860:	59383a2d 	.word	0x59383a2d
 8007864:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007868:	441d      	add	r5, r3
 800786a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800786e:	2b20      	cmp	r3, #32
 8007870:	bfc1      	itttt	gt
 8007872:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007876:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800787a:	fa0b f303 	lslgt.w	r3, fp, r3
 800787e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007882:	bfda      	itte	le
 8007884:	f1c3 0320 	rsble	r3, r3, #32
 8007888:	fa06 f003 	lslle.w	r0, r6, r3
 800788c:	4318      	orrgt	r0, r3
 800788e:	f7f8 fe39 	bl	8000504 <__aeabi_ui2d>
 8007892:	2301      	movs	r3, #1
 8007894:	4606      	mov	r6, r0
 8007896:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800789a:	3d01      	subs	r5, #1
 800789c:	930e      	str	r3, [sp, #56]	; 0x38
 800789e:	e76a      	b.n	8007776 <_dtoa_r+0x116>
 80078a0:	2301      	movs	r3, #1
 80078a2:	e7b2      	b.n	800780a <_dtoa_r+0x1aa>
 80078a4:	900b      	str	r0, [sp, #44]	; 0x2c
 80078a6:	e7b1      	b.n	800780c <_dtoa_r+0x1ac>
 80078a8:	9b04      	ldr	r3, [sp, #16]
 80078aa:	9a00      	ldr	r2, [sp, #0]
 80078ac:	1a9b      	subs	r3, r3, r2
 80078ae:	9304      	str	r3, [sp, #16]
 80078b0:	4253      	negs	r3, r2
 80078b2:	9307      	str	r3, [sp, #28]
 80078b4:	2300      	movs	r3, #0
 80078b6:	930a      	str	r3, [sp, #40]	; 0x28
 80078b8:	e7bf      	b.n	800783a <_dtoa_r+0x1da>
 80078ba:	2300      	movs	r3, #0
 80078bc:	9308      	str	r3, [sp, #32]
 80078be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dc55      	bgt.n	8007970 <_dtoa_r+0x310>
 80078c4:	2301      	movs	r3, #1
 80078c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80078ca:	461a      	mov	r2, r3
 80078cc:	9209      	str	r2, [sp, #36]	; 0x24
 80078ce:	e00c      	b.n	80078ea <_dtoa_r+0x28a>
 80078d0:	2301      	movs	r3, #1
 80078d2:	e7f3      	b.n	80078bc <_dtoa_r+0x25c>
 80078d4:	2300      	movs	r3, #0
 80078d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078d8:	9308      	str	r3, [sp, #32]
 80078da:	9b00      	ldr	r3, [sp, #0]
 80078dc:	4413      	add	r3, r2
 80078de:	9302      	str	r3, [sp, #8]
 80078e0:	3301      	adds	r3, #1
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	9303      	str	r3, [sp, #12]
 80078e6:	bfb8      	it	lt
 80078e8:	2301      	movlt	r3, #1
 80078ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80078ec:	2200      	movs	r2, #0
 80078ee:	6042      	str	r2, [r0, #4]
 80078f0:	2204      	movs	r2, #4
 80078f2:	f102 0614 	add.w	r6, r2, #20
 80078f6:	429e      	cmp	r6, r3
 80078f8:	6841      	ldr	r1, [r0, #4]
 80078fa:	d93d      	bls.n	8007978 <_dtoa_r+0x318>
 80078fc:	4620      	mov	r0, r4
 80078fe:	f7fe fd1b 	bl	8006338 <_Balloc>
 8007902:	9001      	str	r0, [sp, #4]
 8007904:	2800      	cmp	r0, #0
 8007906:	d13b      	bne.n	8007980 <_dtoa_r+0x320>
 8007908:	4b11      	ldr	r3, [pc, #68]	; (8007950 <_dtoa_r+0x2f0>)
 800790a:	4602      	mov	r2, r0
 800790c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007910:	e6c0      	b.n	8007694 <_dtoa_r+0x34>
 8007912:	2301      	movs	r3, #1
 8007914:	e7df      	b.n	80078d6 <_dtoa_r+0x276>
 8007916:	bf00      	nop
 8007918:	636f4361 	.word	0x636f4361
 800791c:	3fd287a7 	.word	0x3fd287a7
 8007920:	8b60c8b3 	.word	0x8b60c8b3
 8007924:	3fc68a28 	.word	0x3fc68a28
 8007928:	509f79fb 	.word	0x509f79fb
 800792c:	3fd34413 	.word	0x3fd34413
 8007930:	08008f1c 	.word	0x08008f1c
 8007934:	0800920b 	.word	0x0800920b
 8007938:	7ff00000 	.word	0x7ff00000
 800793c:	08009205 	.word	0x08009205
 8007940:	080091fc 	.word	0x080091fc
 8007944:	0800920a 	.word	0x0800920a
 8007948:	3ff80000 	.word	0x3ff80000
 800794c:	08008fb8 	.word	0x08008fb8
 8007950:	08008e90 	.word	0x08008e90
 8007954:	2501      	movs	r5, #1
 8007956:	2300      	movs	r3, #0
 8007958:	9306      	str	r3, [sp, #24]
 800795a:	9508      	str	r5, [sp, #32]
 800795c:	f04f 33ff 	mov.w	r3, #4294967295
 8007960:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007964:	2200      	movs	r2, #0
 8007966:	2312      	movs	r3, #18
 8007968:	e7b0      	b.n	80078cc <_dtoa_r+0x26c>
 800796a:	2301      	movs	r3, #1
 800796c:	9308      	str	r3, [sp, #32]
 800796e:	e7f5      	b.n	800795c <_dtoa_r+0x2fc>
 8007970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007972:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007976:	e7b8      	b.n	80078ea <_dtoa_r+0x28a>
 8007978:	3101      	adds	r1, #1
 800797a:	6041      	str	r1, [r0, #4]
 800797c:	0052      	lsls	r2, r2, #1
 800797e:	e7b8      	b.n	80078f2 <_dtoa_r+0x292>
 8007980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007982:	9a01      	ldr	r2, [sp, #4]
 8007984:	601a      	str	r2, [r3, #0]
 8007986:	9b03      	ldr	r3, [sp, #12]
 8007988:	2b0e      	cmp	r3, #14
 800798a:	f200 809d 	bhi.w	8007ac8 <_dtoa_r+0x468>
 800798e:	2d00      	cmp	r5, #0
 8007990:	f000 809a 	beq.w	8007ac8 <_dtoa_r+0x468>
 8007994:	9b00      	ldr	r3, [sp, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	dd32      	ble.n	8007a00 <_dtoa_r+0x3a0>
 800799a:	4ab7      	ldr	r2, [pc, #732]	; (8007c78 <_dtoa_r+0x618>)
 800799c:	f003 030f 	and.w	r3, r3, #15
 80079a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80079a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079a8:	9b00      	ldr	r3, [sp, #0]
 80079aa:	05d8      	lsls	r0, r3, #23
 80079ac:	ea4f 1723 	mov.w	r7, r3, asr #4
 80079b0:	d516      	bpl.n	80079e0 <_dtoa_r+0x380>
 80079b2:	4bb2      	ldr	r3, [pc, #712]	; (8007c7c <_dtoa_r+0x61c>)
 80079b4:	ec51 0b19 	vmov	r0, r1, d9
 80079b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80079bc:	f7f8 ff46 	bl	800084c <__aeabi_ddiv>
 80079c0:	f007 070f 	and.w	r7, r7, #15
 80079c4:	4682      	mov	sl, r0
 80079c6:	468b      	mov	fp, r1
 80079c8:	2503      	movs	r5, #3
 80079ca:	4eac      	ldr	r6, [pc, #688]	; (8007c7c <_dtoa_r+0x61c>)
 80079cc:	b957      	cbnz	r7, 80079e4 <_dtoa_r+0x384>
 80079ce:	4642      	mov	r2, r8
 80079d0:	464b      	mov	r3, r9
 80079d2:	4650      	mov	r0, sl
 80079d4:	4659      	mov	r1, fp
 80079d6:	f7f8 ff39 	bl	800084c <__aeabi_ddiv>
 80079da:	4682      	mov	sl, r0
 80079dc:	468b      	mov	fp, r1
 80079de:	e028      	b.n	8007a32 <_dtoa_r+0x3d2>
 80079e0:	2502      	movs	r5, #2
 80079e2:	e7f2      	b.n	80079ca <_dtoa_r+0x36a>
 80079e4:	07f9      	lsls	r1, r7, #31
 80079e6:	d508      	bpl.n	80079fa <_dtoa_r+0x39a>
 80079e8:	4640      	mov	r0, r8
 80079ea:	4649      	mov	r1, r9
 80079ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80079f0:	f7f8 fe02 	bl	80005f8 <__aeabi_dmul>
 80079f4:	3501      	adds	r5, #1
 80079f6:	4680      	mov	r8, r0
 80079f8:	4689      	mov	r9, r1
 80079fa:	107f      	asrs	r7, r7, #1
 80079fc:	3608      	adds	r6, #8
 80079fe:	e7e5      	b.n	80079cc <_dtoa_r+0x36c>
 8007a00:	f000 809b 	beq.w	8007b3a <_dtoa_r+0x4da>
 8007a04:	9b00      	ldr	r3, [sp, #0]
 8007a06:	4f9d      	ldr	r7, [pc, #628]	; (8007c7c <_dtoa_r+0x61c>)
 8007a08:	425e      	negs	r6, r3
 8007a0a:	4b9b      	ldr	r3, [pc, #620]	; (8007c78 <_dtoa_r+0x618>)
 8007a0c:	f006 020f 	and.w	r2, r6, #15
 8007a10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a18:	ec51 0b19 	vmov	r0, r1, d9
 8007a1c:	f7f8 fdec 	bl	80005f8 <__aeabi_dmul>
 8007a20:	1136      	asrs	r6, r6, #4
 8007a22:	4682      	mov	sl, r0
 8007a24:	468b      	mov	fp, r1
 8007a26:	2300      	movs	r3, #0
 8007a28:	2502      	movs	r5, #2
 8007a2a:	2e00      	cmp	r6, #0
 8007a2c:	d17a      	bne.n	8007b24 <_dtoa_r+0x4c4>
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1d3      	bne.n	80079da <_dtoa_r+0x37a>
 8007a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f000 8082 	beq.w	8007b3e <_dtoa_r+0x4de>
 8007a3a:	4b91      	ldr	r3, [pc, #580]	; (8007c80 <_dtoa_r+0x620>)
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	4650      	mov	r0, sl
 8007a40:	4659      	mov	r1, fp
 8007a42:	f7f9 f84b 	bl	8000adc <__aeabi_dcmplt>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	d079      	beq.n	8007b3e <_dtoa_r+0x4de>
 8007a4a:	9b03      	ldr	r3, [sp, #12]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d076      	beq.n	8007b3e <_dtoa_r+0x4de>
 8007a50:	9b02      	ldr	r3, [sp, #8]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	dd36      	ble.n	8007ac4 <_dtoa_r+0x464>
 8007a56:	9b00      	ldr	r3, [sp, #0]
 8007a58:	4650      	mov	r0, sl
 8007a5a:	4659      	mov	r1, fp
 8007a5c:	1e5f      	subs	r7, r3, #1
 8007a5e:	2200      	movs	r2, #0
 8007a60:	4b88      	ldr	r3, [pc, #544]	; (8007c84 <_dtoa_r+0x624>)
 8007a62:	f7f8 fdc9 	bl	80005f8 <__aeabi_dmul>
 8007a66:	9e02      	ldr	r6, [sp, #8]
 8007a68:	4682      	mov	sl, r0
 8007a6a:	468b      	mov	fp, r1
 8007a6c:	3501      	adds	r5, #1
 8007a6e:	4628      	mov	r0, r5
 8007a70:	f7f8 fd58 	bl	8000524 <__aeabi_i2d>
 8007a74:	4652      	mov	r2, sl
 8007a76:	465b      	mov	r3, fp
 8007a78:	f7f8 fdbe 	bl	80005f8 <__aeabi_dmul>
 8007a7c:	4b82      	ldr	r3, [pc, #520]	; (8007c88 <_dtoa_r+0x628>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f7f8 fc04 	bl	800028c <__adddf3>
 8007a84:	46d0      	mov	r8, sl
 8007a86:	46d9      	mov	r9, fp
 8007a88:	4682      	mov	sl, r0
 8007a8a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007a8e:	2e00      	cmp	r6, #0
 8007a90:	d158      	bne.n	8007b44 <_dtoa_r+0x4e4>
 8007a92:	4b7e      	ldr	r3, [pc, #504]	; (8007c8c <_dtoa_r+0x62c>)
 8007a94:	2200      	movs	r2, #0
 8007a96:	4640      	mov	r0, r8
 8007a98:	4649      	mov	r1, r9
 8007a9a:	f7f8 fbf5 	bl	8000288 <__aeabi_dsub>
 8007a9e:	4652      	mov	r2, sl
 8007aa0:	465b      	mov	r3, fp
 8007aa2:	4680      	mov	r8, r0
 8007aa4:	4689      	mov	r9, r1
 8007aa6:	f7f9 f837 	bl	8000b18 <__aeabi_dcmpgt>
 8007aaa:	2800      	cmp	r0, #0
 8007aac:	f040 8295 	bne.w	8007fda <_dtoa_r+0x97a>
 8007ab0:	4652      	mov	r2, sl
 8007ab2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007ab6:	4640      	mov	r0, r8
 8007ab8:	4649      	mov	r1, r9
 8007aba:	f7f9 f80f 	bl	8000adc <__aeabi_dcmplt>
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f040 8289 	bne.w	8007fd6 <_dtoa_r+0x976>
 8007ac4:	ec5b ab19 	vmov	sl, fp, d9
 8007ac8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	f2c0 8148 	blt.w	8007d60 <_dtoa_r+0x700>
 8007ad0:	9a00      	ldr	r2, [sp, #0]
 8007ad2:	2a0e      	cmp	r2, #14
 8007ad4:	f300 8144 	bgt.w	8007d60 <_dtoa_r+0x700>
 8007ad8:	4b67      	ldr	r3, [pc, #412]	; (8007c78 <_dtoa_r+0x618>)
 8007ada:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ade:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	f280 80d5 	bge.w	8007c94 <_dtoa_r+0x634>
 8007aea:	9b03      	ldr	r3, [sp, #12]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f300 80d1 	bgt.w	8007c94 <_dtoa_r+0x634>
 8007af2:	f040 826f 	bne.w	8007fd4 <_dtoa_r+0x974>
 8007af6:	4b65      	ldr	r3, [pc, #404]	; (8007c8c <_dtoa_r+0x62c>)
 8007af8:	2200      	movs	r2, #0
 8007afa:	4640      	mov	r0, r8
 8007afc:	4649      	mov	r1, r9
 8007afe:	f7f8 fd7b 	bl	80005f8 <__aeabi_dmul>
 8007b02:	4652      	mov	r2, sl
 8007b04:	465b      	mov	r3, fp
 8007b06:	f7f8 fffd 	bl	8000b04 <__aeabi_dcmpge>
 8007b0a:	9e03      	ldr	r6, [sp, #12]
 8007b0c:	4637      	mov	r7, r6
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	f040 8245 	bne.w	8007f9e <_dtoa_r+0x93e>
 8007b14:	9d01      	ldr	r5, [sp, #4]
 8007b16:	2331      	movs	r3, #49	; 0x31
 8007b18:	f805 3b01 	strb.w	r3, [r5], #1
 8007b1c:	9b00      	ldr	r3, [sp, #0]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	9300      	str	r3, [sp, #0]
 8007b22:	e240      	b.n	8007fa6 <_dtoa_r+0x946>
 8007b24:	07f2      	lsls	r2, r6, #31
 8007b26:	d505      	bpl.n	8007b34 <_dtoa_r+0x4d4>
 8007b28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b2c:	f7f8 fd64 	bl	80005f8 <__aeabi_dmul>
 8007b30:	3501      	adds	r5, #1
 8007b32:	2301      	movs	r3, #1
 8007b34:	1076      	asrs	r6, r6, #1
 8007b36:	3708      	adds	r7, #8
 8007b38:	e777      	b.n	8007a2a <_dtoa_r+0x3ca>
 8007b3a:	2502      	movs	r5, #2
 8007b3c:	e779      	b.n	8007a32 <_dtoa_r+0x3d2>
 8007b3e:	9f00      	ldr	r7, [sp, #0]
 8007b40:	9e03      	ldr	r6, [sp, #12]
 8007b42:	e794      	b.n	8007a6e <_dtoa_r+0x40e>
 8007b44:	9901      	ldr	r1, [sp, #4]
 8007b46:	4b4c      	ldr	r3, [pc, #304]	; (8007c78 <_dtoa_r+0x618>)
 8007b48:	4431      	add	r1, r6
 8007b4a:	910d      	str	r1, [sp, #52]	; 0x34
 8007b4c:	9908      	ldr	r1, [sp, #32]
 8007b4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b56:	2900      	cmp	r1, #0
 8007b58:	d043      	beq.n	8007be2 <_dtoa_r+0x582>
 8007b5a:	494d      	ldr	r1, [pc, #308]	; (8007c90 <_dtoa_r+0x630>)
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	f7f8 fe75 	bl	800084c <__aeabi_ddiv>
 8007b62:	4652      	mov	r2, sl
 8007b64:	465b      	mov	r3, fp
 8007b66:	f7f8 fb8f 	bl	8000288 <__aeabi_dsub>
 8007b6a:	9d01      	ldr	r5, [sp, #4]
 8007b6c:	4682      	mov	sl, r0
 8007b6e:	468b      	mov	fp, r1
 8007b70:	4649      	mov	r1, r9
 8007b72:	4640      	mov	r0, r8
 8007b74:	f7f8 ffda 	bl	8000b2c <__aeabi_d2iz>
 8007b78:	4606      	mov	r6, r0
 8007b7a:	f7f8 fcd3 	bl	8000524 <__aeabi_i2d>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	4640      	mov	r0, r8
 8007b84:	4649      	mov	r1, r9
 8007b86:	f7f8 fb7f 	bl	8000288 <__aeabi_dsub>
 8007b8a:	3630      	adds	r6, #48	; 0x30
 8007b8c:	f805 6b01 	strb.w	r6, [r5], #1
 8007b90:	4652      	mov	r2, sl
 8007b92:	465b      	mov	r3, fp
 8007b94:	4680      	mov	r8, r0
 8007b96:	4689      	mov	r9, r1
 8007b98:	f7f8 ffa0 	bl	8000adc <__aeabi_dcmplt>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d163      	bne.n	8007c68 <_dtoa_r+0x608>
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	4936      	ldr	r1, [pc, #216]	; (8007c80 <_dtoa_r+0x620>)
 8007ba6:	2000      	movs	r0, #0
 8007ba8:	f7f8 fb6e 	bl	8000288 <__aeabi_dsub>
 8007bac:	4652      	mov	r2, sl
 8007bae:	465b      	mov	r3, fp
 8007bb0:	f7f8 ff94 	bl	8000adc <__aeabi_dcmplt>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	f040 80b5 	bne.w	8007d24 <_dtoa_r+0x6c4>
 8007bba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bbc:	429d      	cmp	r5, r3
 8007bbe:	d081      	beq.n	8007ac4 <_dtoa_r+0x464>
 8007bc0:	4b30      	ldr	r3, [pc, #192]	; (8007c84 <_dtoa_r+0x624>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	4650      	mov	r0, sl
 8007bc6:	4659      	mov	r1, fp
 8007bc8:	f7f8 fd16 	bl	80005f8 <__aeabi_dmul>
 8007bcc:	4b2d      	ldr	r3, [pc, #180]	; (8007c84 <_dtoa_r+0x624>)
 8007bce:	4682      	mov	sl, r0
 8007bd0:	468b      	mov	fp, r1
 8007bd2:	4640      	mov	r0, r8
 8007bd4:	4649      	mov	r1, r9
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f7f8 fd0e 	bl	80005f8 <__aeabi_dmul>
 8007bdc:	4680      	mov	r8, r0
 8007bde:	4689      	mov	r9, r1
 8007be0:	e7c6      	b.n	8007b70 <_dtoa_r+0x510>
 8007be2:	4650      	mov	r0, sl
 8007be4:	4659      	mov	r1, fp
 8007be6:	f7f8 fd07 	bl	80005f8 <__aeabi_dmul>
 8007bea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bec:	9d01      	ldr	r5, [sp, #4]
 8007bee:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bf0:	4682      	mov	sl, r0
 8007bf2:	468b      	mov	fp, r1
 8007bf4:	4649      	mov	r1, r9
 8007bf6:	4640      	mov	r0, r8
 8007bf8:	f7f8 ff98 	bl	8000b2c <__aeabi_d2iz>
 8007bfc:	4606      	mov	r6, r0
 8007bfe:	f7f8 fc91 	bl	8000524 <__aeabi_i2d>
 8007c02:	3630      	adds	r6, #48	; 0x30
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	4640      	mov	r0, r8
 8007c0a:	4649      	mov	r1, r9
 8007c0c:	f7f8 fb3c 	bl	8000288 <__aeabi_dsub>
 8007c10:	f805 6b01 	strb.w	r6, [r5], #1
 8007c14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c16:	429d      	cmp	r5, r3
 8007c18:	4680      	mov	r8, r0
 8007c1a:	4689      	mov	r9, r1
 8007c1c:	f04f 0200 	mov.w	r2, #0
 8007c20:	d124      	bne.n	8007c6c <_dtoa_r+0x60c>
 8007c22:	4b1b      	ldr	r3, [pc, #108]	; (8007c90 <_dtoa_r+0x630>)
 8007c24:	4650      	mov	r0, sl
 8007c26:	4659      	mov	r1, fp
 8007c28:	f7f8 fb30 	bl	800028c <__adddf3>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	460b      	mov	r3, r1
 8007c30:	4640      	mov	r0, r8
 8007c32:	4649      	mov	r1, r9
 8007c34:	f7f8 ff70 	bl	8000b18 <__aeabi_dcmpgt>
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	d173      	bne.n	8007d24 <_dtoa_r+0x6c4>
 8007c3c:	4652      	mov	r2, sl
 8007c3e:	465b      	mov	r3, fp
 8007c40:	4913      	ldr	r1, [pc, #76]	; (8007c90 <_dtoa_r+0x630>)
 8007c42:	2000      	movs	r0, #0
 8007c44:	f7f8 fb20 	bl	8000288 <__aeabi_dsub>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4640      	mov	r0, r8
 8007c4e:	4649      	mov	r1, r9
 8007c50:	f7f8 ff44 	bl	8000adc <__aeabi_dcmplt>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	f43f af35 	beq.w	8007ac4 <_dtoa_r+0x464>
 8007c5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c5c:	1e6b      	subs	r3, r5, #1
 8007c5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c60:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c64:	2b30      	cmp	r3, #48	; 0x30
 8007c66:	d0f8      	beq.n	8007c5a <_dtoa_r+0x5fa>
 8007c68:	9700      	str	r7, [sp, #0]
 8007c6a:	e049      	b.n	8007d00 <_dtoa_r+0x6a0>
 8007c6c:	4b05      	ldr	r3, [pc, #20]	; (8007c84 <_dtoa_r+0x624>)
 8007c6e:	f7f8 fcc3 	bl	80005f8 <__aeabi_dmul>
 8007c72:	4680      	mov	r8, r0
 8007c74:	4689      	mov	r9, r1
 8007c76:	e7bd      	b.n	8007bf4 <_dtoa_r+0x594>
 8007c78:	08008fb8 	.word	0x08008fb8
 8007c7c:	08008f90 	.word	0x08008f90
 8007c80:	3ff00000 	.word	0x3ff00000
 8007c84:	40240000 	.word	0x40240000
 8007c88:	401c0000 	.word	0x401c0000
 8007c8c:	40140000 	.word	0x40140000
 8007c90:	3fe00000 	.word	0x3fe00000
 8007c94:	9d01      	ldr	r5, [sp, #4]
 8007c96:	4656      	mov	r6, sl
 8007c98:	465f      	mov	r7, fp
 8007c9a:	4642      	mov	r2, r8
 8007c9c:	464b      	mov	r3, r9
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	4639      	mov	r1, r7
 8007ca2:	f7f8 fdd3 	bl	800084c <__aeabi_ddiv>
 8007ca6:	f7f8 ff41 	bl	8000b2c <__aeabi_d2iz>
 8007caa:	4682      	mov	sl, r0
 8007cac:	f7f8 fc3a 	bl	8000524 <__aeabi_i2d>
 8007cb0:	4642      	mov	r2, r8
 8007cb2:	464b      	mov	r3, r9
 8007cb4:	f7f8 fca0 	bl	80005f8 <__aeabi_dmul>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4630      	mov	r0, r6
 8007cbe:	4639      	mov	r1, r7
 8007cc0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007cc4:	f7f8 fae0 	bl	8000288 <__aeabi_dsub>
 8007cc8:	f805 6b01 	strb.w	r6, [r5], #1
 8007ccc:	9e01      	ldr	r6, [sp, #4]
 8007cce:	9f03      	ldr	r7, [sp, #12]
 8007cd0:	1bae      	subs	r6, r5, r6
 8007cd2:	42b7      	cmp	r7, r6
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	d135      	bne.n	8007d46 <_dtoa_r+0x6e6>
 8007cda:	f7f8 fad7 	bl	800028c <__adddf3>
 8007cde:	4642      	mov	r2, r8
 8007ce0:	464b      	mov	r3, r9
 8007ce2:	4606      	mov	r6, r0
 8007ce4:	460f      	mov	r7, r1
 8007ce6:	f7f8 ff17 	bl	8000b18 <__aeabi_dcmpgt>
 8007cea:	b9d0      	cbnz	r0, 8007d22 <_dtoa_r+0x6c2>
 8007cec:	4642      	mov	r2, r8
 8007cee:	464b      	mov	r3, r9
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	4639      	mov	r1, r7
 8007cf4:	f7f8 fee8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cf8:	b110      	cbz	r0, 8007d00 <_dtoa_r+0x6a0>
 8007cfa:	f01a 0f01 	tst.w	sl, #1
 8007cfe:	d110      	bne.n	8007d22 <_dtoa_r+0x6c2>
 8007d00:	4620      	mov	r0, r4
 8007d02:	ee18 1a10 	vmov	r1, s16
 8007d06:	f7fe fb57 	bl	80063b8 <_Bfree>
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	9800      	ldr	r0, [sp, #0]
 8007d0e:	702b      	strb	r3, [r5, #0]
 8007d10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d12:	3001      	adds	r0, #1
 8007d14:	6018      	str	r0, [r3, #0]
 8007d16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f43f acf1 	beq.w	8007700 <_dtoa_r+0xa0>
 8007d1e:	601d      	str	r5, [r3, #0]
 8007d20:	e4ee      	b.n	8007700 <_dtoa_r+0xa0>
 8007d22:	9f00      	ldr	r7, [sp, #0]
 8007d24:	462b      	mov	r3, r5
 8007d26:	461d      	mov	r5, r3
 8007d28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d2c:	2a39      	cmp	r2, #57	; 0x39
 8007d2e:	d106      	bne.n	8007d3e <_dtoa_r+0x6de>
 8007d30:	9a01      	ldr	r2, [sp, #4]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d1f7      	bne.n	8007d26 <_dtoa_r+0x6c6>
 8007d36:	9901      	ldr	r1, [sp, #4]
 8007d38:	2230      	movs	r2, #48	; 0x30
 8007d3a:	3701      	adds	r7, #1
 8007d3c:	700a      	strb	r2, [r1, #0]
 8007d3e:	781a      	ldrb	r2, [r3, #0]
 8007d40:	3201      	adds	r2, #1
 8007d42:	701a      	strb	r2, [r3, #0]
 8007d44:	e790      	b.n	8007c68 <_dtoa_r+0x608>
 8007d46:	4ba6      	ldr	r3, [pc, #664]	; (8007fe0 <_dtoa_r+0x980>)
 8007d48:	2200      	movs	r2, #0
 8007d4a:	f7f8 fc55 	bl	80005f8 <__aeabi_dmul>
 8007d4e:	2200      	movs	r2, #0
 8007d50:	2300      	movs	r3, #0
 8007d52:	4606      	mov	r6, r0
 8007d54:	460f      	mov	r7, r1
 8007d56:	f7f8 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d09d      	beq.n	8007c9a <_dtoa_r+0x63a>
 8007d5e:	e7cf      	b.n	8007d00 <_dtoa_r+0x6a0>
 8007d60:	9a08      	ldr	r2, [sp, #32]
 8007d62:	2a00      	cmp	r2, #0
 8007d64:	f000 80d7 	beq.w	8007f16 <_dtoa_r+0x8b6>
 8007d68:	9a06      	ldr	r2, [sp, #24]
 8007d6a:	2a01      	cmp	r2, #1
 8007d6c:	f300 80ba 	bgt.w	8007ee4 <_dtoa_r+0x884>
 8007d70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d72:	2a00      	cmp	r2, #0
 8007d74:	f000 80b2 	beq.w	8007edc <_dtoa_r+0x87c>
 8007d78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d7c:	9e07      	ldr	r6, [sp, #28]
 8007d7e:	9d04      	ldr	r5, [sp, #16]
 8007d80:	9a04      	ldr	r2, [sp, #16]
 8007d82:	441a      	add	r2, r3
 8007d84:	9204      	str	r2, [sp, #16]
 8007d86:	9a05      	ldr	r2, [sp, #20]
 8007d88:	2101      	movs	r1, #1
 8007d8a:	441a      	add	r2, r3
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	9205      	str	r2, [sp, #20]
 8007d90:	f7fe fc14 	bl	80065bc <__i2b>
 8007d94:	4607      	mov	r7, r0
 8007d96:	2d00      	cmp	r5, #0
 8007d98:	dd0c      	ble.n	8007db4 <_dtoa_r+0x754>
 8007d9a:	9b05      	ldr	r3, [sp, #20]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	dd09      	ble.n	8007db4 <_dtoa_r+0x754>
 8007da0:	42ab      	cmp	r3, r5
 8007da2:	9a04      	ldr	r2, [sp, #16]
 8007da4:	bfa8      	it	ge
 8007da6:	462b      	movge	r3, r5
 8007da8:	1ad2      	subs	r2, r2, r3
 8007daa:	9204      	str	r2, [sp, #16]
 8007dac:	9a05      	ldr	r2, [sp, #20]
 8007dae:	1aed      	subs	r5, r5, r3
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	9305      	str	r3, [sp, #20]
 8007db4:	9b07      	ldr	r3, [sp, #28]
 8007db6:	b31b      	cbz	r3, 8007e00 <_dtoa_r+0x7a0>
 8007db8:	9b08      	ldr	r3, [sp, #32]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 80af 	beq.w	8007f1e <_dtoa_r+0x8be>
 8007dc0:	2e00      	cmp	r6, #0
 8007dc2:	dd13      	ble.n	8007dec <_dtoa_r+0x78c>
 8007dc4:	4639      	mov	r1, r7
 8007dc6:	4632      	mov	r2, r6
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f7fe fcb7 	bl	800673c <__pow5mult>
 8007dce:	ee18 2a10 	vmov	r2, s16
 8007dd2:	4601      	mov	r1, r0
 8007dd4:	4607      	mov	r7, r0
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	f7fe fc06 	bl	80065e8 <__multiply>
 8007ddc:	ee18 1a10 	vmov	r1, s16
 8007de0:	4680      	mov	r8, r0
 8007de2:	4620      	mov	r0, r4
 8007de4:	f7fe fae8 	bl	80063b8 <_Bfree>
 8007de8:	ee08 8a10 	vmov	s16, r8
 8007dec:	9b07      	ldr	r3, [sp, #28]
 8007dee:	1b9a      	subs	r2, r3, r6
 8007df0:	d006      	beq.n	8007e00 <_dtoa_r+0x7a0>
 8007df2:	ee18 1a10 	vmov	r1, s16
 8007df6:	4620      	mov	r0, r4
 8007df8:	f7fe fca0 	bl	800673c <__pow5mult>
 8007dfc:	ee08 0a10 	vmov	s16, r0
 8007e00:	2101      	movs	r1, #1
 8007e02:	4620      	mov	r0, r4
 8007e04:	f7fe fbda 	bl	80065bc <__i2b>
 8007e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	f340 8088 	ble.w	8007f22 <_dtoa_r+0x8c2>
 8007e12:	461a      	mov	r2, r3
 8007e14:	4601      	mov	r1, r0
 8007e16:	4620      	mov	r0, r4
 8007e18:	f7fe fc90 	bl	800673c <__pow5mult>
 8007e1c:	9b06      	ldr	r3, [sp, #24]
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	4606      	mov	r6, r0
 8007e22:	f340 8081 	ble.w	8007f28 <_dtoa_r+0x8c8>
 8007e26:	f04f 0800 	mov.w	r8, #0
 8007e2a:	6933      	ldr	r3, [r6, #16]
 8007e2c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007e30:	6918      	ldr	r0, [r3, #16]
 8007e32:	f7fe fb73 	bl	800651c <__hi0bits>
 8007e36:	f1c0 0020 	rsb	r0, r0, #32
 8007e3a:	9b05      	ldr	r3, [sp, #20]
 8007e3c:	4418      	add	r0, r3
 8007e3e:	f010 001f 	ands.w	r0, r0, #31
 8007e42:	f000 8092 	beq.w	8007f6a <_dtoa_r+0x90a>
 8007e46:	f1c0 0320 	rsb	r3, r0, #32
 8007e4a:	2b04      	cmp	r3, #4
 8007e4c:	f340 808a 	ble.w	8007f64 <_dtoa_r+0x904>
 8007e50:	f1c0 001c 	rsb	r0, r0, #28
 8007e54:	9b04      	ldr	r3, [sp, #16]
 8007e56:	4403      	add	r3, r0
 8007e58:	9304      	str	r3, [sp, #16]
 8007e5a:	9b05      	ldr	r3, [sp, #20]
 8007e5c:	4403      	add	r3, r0
 8007e5e:	4405      	add	r5, r0
 8007e60:	9305      	str	r3, [sp, #20]
 8007e62:	9b04      	ldr	r3, [sp, #16]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	dd07      	ble.n	8007e78 <_dtoa_r+0x818>
 8007e68:	ee18 1a10 	vmov	r1, s16
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f7fe fcbe 	bl	80067f0 <__lshift>
 8007e74:	ee08 0a10 	vmov	s16, r0
 8007e78:	9b05      	ldr	r3, [sp, #20]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	dd05      	ble.n	8007e8a <_dtoa_r+0x82a>
 8007e7e:	4631      	mov	r1, r6
 8007e80:	461a      	mov	r2, r3
 8007e82:	4620      	mov	r0, r4
 8007e84:	f7fe fcb4 	bl	80067f0 <__lshift>
 8007e88:	4606      	mov	r6, r0
 8007e8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d06e      	beq.n	8007f6e <_dtoa_r+0x90e>
 8007e90:	ee18 0a10 	vmov	r0, s16
 8007e94:	4631      	mov	r1, r6
 8007e96:	f7fe fd1b 	bl	80068d0 <__mcmp>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	da67      	bge.n	8007f6e <_dtoa_r+0x90e>
 8007e9e:	9b00      	ldr	r3, [sp, #0]
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	ee18 1a10 	vmov	r1, s16
 8007ea6:	9300      	str	r3, [sp, #0]
 8007ea8:	220a      	movs	r2, #10
 8007eaa:	2300      	movs	r3, #0
 8007eac:	4620      	mov	r0, r4
 8007eae:	f7fe faa5 	bl	80063fc <__multadd>
 8007eb2:	9b08      	ldr	r3, [sp, #32]
 8007eb4:	ee08 0a10 	vmov	s16, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f000 81b1 	beq.w	8008220 <_dtoa_r+0xbc0>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	4639      	mov	r1, r7
 8007ec2:	220a      	movs	r2, #10
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	f7fe fa99 	bl	80063fc <__multadd>
 8007eca:	9b02      	ldr	r3, [sp, #8]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	4607      	mov	r7, r0
 8007ed0:	f300 808e 	bgt.w	8007ff0 <_dtoa_r+0x990>
 8007ed4:	9b06      	ldr	r3, [sp, #24]
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	dc51      	bgt.n	8007f7e <_dtoa_r+0x91e>
 8007eda:	e089      	b.n	8007ff0 <_dtoa_r+0x990>
 8007edc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ede:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ee2:	e74b      	b.n	8007d7c <_dtoa_r+0x71c>
 8007ee4:	9b03      	ldr	r3, [sp, #12]
 8007ee6:	1e5e      	subs	r6, r3, #1
 8007ee8:	9b07      	ldr	r3, [sp, #28]
 8007eea:	42b3      	cmp	r3, r6
 8007eec:	bfbf      	itttt	lt
 8007eee:	9b07      	ldrlt	r3, [sp, #28]
 8007ef0:	9607      	strlt	r6, [sp, #28]
 8007ef2:	1af2      	sublt	r2, r6, r3
 8007ef4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007ef6:	bfb6      	itet	lt
 8007ef8:	189b      	addlt	r3, r3, r2
 8007efa:	1b9e      	subge	r6, r3, r6
 8007efc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007efe:	9b03      	ldr	r3, [sp, #12]
 8007f00:	bfb8      	it	lt
 8007f02:	2600      	movlt	r6, #0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	bfb7      	itett	lt
 8007f08:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007f0c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007f10:	1a9d      	sublt	r5, r3, r2
 8007f12:	2300      	movlt	r3, #0
 8007f14:	e734      	b.n	8007d80 <_dtoa_r+0x720>
 8007f16:	9e07      	ldr	r6, [sp, #28]
 8007f18:	9d04      	ldr	r5, [sp, #16]
 8007f1a:	9f08      	ldr	r7, [sp, #32]
 8007f1c:	e73b      	b.n	8007d96 <_dtoa_r+0x736>
 8007f1e:	9a07      	ldr	r2, [sp, #28]
 8007f20:	e767      	b.n	8007df2 <_dtoa_r+0x792>
 8007f22:	9b06      	ldr	r3, [sp, #24]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	dc18      	bgt.n	8007f5a <_dtoa_r+0x8fa>
 8007f28:	f1ba 0f00 	cmp.w	sl, #0
 8007f2c:	d115      	bne.n	8007f5a <_dtoa_r+0x8fa>
 8007f2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f32:	b993      	cbnz	r3, 8007f5a <_dtoa_r+0x8fa>
 8007f34:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007f38:	0d1b      	lsrs	r3, r3, #20
 8007f3a:	051b      	lsls	r3, r3, #20
 8007f3c:	b183      	cbz	r3, 8007f60 <_dtoa_r+0x900>
 8007f3e:	9b04      	ldr	r3, [sp, #16]
 8007f40:	3301      	adds	r3, #1
 8007f42:	9304      	str	r3, [sp, #16]
 8007f44:	9b05      	ldr	r3, [sp, #20]
 8007f46:	3301      	adds	r3, #1
 8007f48:	9305      	str	r3, [sp, #20]
 8007f4a:	f04f 0801 	mov.w	r8, #1
 8007f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f47f af6a 	bne.w	8007e2a <_dtoa_r+0x7ca>
 8007f56:	2001      	movs	r0, #1
 8007f58:	e76f      	b.n	8007e3a <_dtoa_r+0x7da>
 8007f5a:	f04f 0800 	mov.w	r8, #0
 8007f5e:	e7f6      	b.n	8007f4e <_dtoa_r+0x8ee>
 8007f60:	4698      	mov	r8, r3
 8007f62:	e7f4      	b.n	8007f4e <_dtoa_r+0x8ee>
 8007f64:	f43f af7d 	beq.w	8007e62 <_dtoa_r+0x802>
 8007f68:	4618      	mov	r0, r3
 8007f6a:	301c      	adds	r0, #28
 8007f6c:	e772      	b.n	8007e54 <_dtoa_r+0x7f4>
 8007f6e:	9b03      	ldr	r3, [sp, #12]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	dc37      	bgt.n	8007fe4 <_dtoa_r+0x984>
 8007f74:	9b06      	ldr	r3, [sp, #24]
 8007f76:	2b02      	cmp	r3, #2
 8007f78:	dd34      	ble.n	8007fe4 <_dtoa_r+0x984>
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	9302      	str	r3, [sp, #8]
 8007f7e:	9b02      	ldr	r3, [sp, #8]
 8007f80:	b96b      	cbnz	r3, 8007f9e <_dtoa_r+0x93e>
 8007f82:	4631      	mov	r1, r6
 8007f84:	2205      	movs	r2, #5
 8007f86:	4620      	mov	r0, r4
 8007f88:	f7fe fa38 	bl	80063fc <__multadd>
 8007f8c:	4601      	mov	r1, r0
 8007f8e:	4606      	mov	r6, r0
 8007f90:	ee18 0a10 	vmov	r0, s16
 8007f94:	f7fe fc9c 	bl	80068d0 <__mcmp>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	f73f adbb 	bgt.w	8007b14 <_dtoa_r+0x4b4>
 8007f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa0:	9d01      	ldr	r5, [sp, #4]
 8007fa2:	43db      	mvns	r3, r3
 8007fa4:	9300      	str	r3, [sp, #0]
 8007fa6:	f04f 0800 	mov.w	r8, #0
 8007faa:	4631      	mov	r1, r6
 8007fac:	4620      	mov	r0, r4
 8007fae:	f7fe fa03 	bl	80063b8 <_Bfree>
 8007fb2:	2f00      	cmp	r7, #0
 8007fb4:	f43f aea4 	beq.w	8007d00 <_dtoa_r+0x6a0>
 8007fb8:	f1b8 0f00 	cmp.w	r8, #0
 8007fbc:	d005      	beq.n	8007fca <_dtoa_r+0x96a>
 8007fbe:	45b8      	cmp	r8, r7
 8007fc0:	d003      	beq.n	8007fca <_dtoa_r+0x96a>
 8007fc2:	4641      	mov	r1, r8
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	f7fe f9f7 	bl	80063b8 <_Bfree>
 8007fca:	4639      	mov	r1, r7
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f7fe f9f3 	bl	80063b8 <_Bfree>
 8007fd2:	e695      	b.n	8007d00 <_dtoa_r+0x6a0>
 8007fd4:	2600      	movs	r6, #0
 8007fd6:	4637      	mov	r7, r6
 8007fd8:	e7e1      	b.n	8007f9e <_dtoa_r+0x93e>
 8007fda:	9700      	str	r7, [sp, #0]
 8007fdc:	4637      	mov	r7, r6
 8007fde:	e599      	b.n	8007b14 <_dtoa_r+0x4b4>
 8007fe0:	40240000 	.word	0x40240000
 8007fe4:	9b08      	ldr	r3, [sp, #32]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f000 80ca 	beq.w	8008180 <_dtoa_r+0xb20>
 8007fec:	9b03      	ldr	r3, [sp, #12]
 8007fee:	9302      	str	r3, [sp, #8]
 8007ff0:	2d00      	cmp	r5, #0
 8007ff2:	dd05      	ble.n	8008000 <_dtoa_r+0x9a0>
 8007ff4:	4639      	mov	r1, r7
 8007ff6:	462a      	mov	r2, r5
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f7fe fbf9 	bl	80067f0 <__lshift>
 8007ffe:	4607      	mov	r7, r0
 8008000:	f1b8 0f00 	cmp.w	r8, #0
 8008004:	d05b      	beq.n	80080be <_dtoa_r+0xa5e>
 8008006:	6879      	ldr	r1, [r7, #4]
 8008008:	4620      	mov	r0, r4
 800800a:	f7fe f995 	bl	8006338 <_Balloc>
 800800e:	4605      	mov	r5, r0
 8008010:	b928      	cbnz	r0, 800801e <_dtoa_r+0x9be>
 8008012:	4b87      	ldr	r3, [pc, #540]	; (8008230 <_dtoa_r+0xbd0>)
 8008014:	4602      	mov	r2, r0
 8008016:	f240 21ea 	movw	r1, #746	; 0x2ea
 800801a:	f7ff bb3b 	b.w	8007694 <_dtoa_r+0x34>
 800801e:	693a      	ldr	r2, [r7, #16]
 8008020:	3202      	adds	r2, #2
 8008022:	0092      	lsls	r2, r2, #2
 8008024:	f107 010c 	add.w	r1, r7, #12
 8008028:	300c      	adds	r0, #12
 800802a:	f7fe f977 	bl	800631c <memcpy>
 800802e:	2201      	movs	r2, #1
 8008030:	4629      	mov	r1, r5
 8008032:	4620      	mov	r0, r4
 8008034:	f7fe fbdc 	bl	80067f0 <__lshift>
 8008038:	9b01      	ldr	r3, [sp, #4]
 800803a:	f103 0901 	add.w	r9, r3, #1
 800803e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008042:	4413      	add	r3, r2
 8008044:	9305      	str	r3, [sp, #20]
 8008046:	f00a 0301 	and.w	r3, sl, #1
 800804a:	46b8      	mov	r8, r7
 800804c:	9304      	str	r3, [sp, #16]
 800804e:	4607      	mov	r7, r0
 8008050:	4631      	mov	r1, r6
 8008052:	ee18 0a10 	vmov	r0, s16
 8008056:	f7ff fa77 	bl	8007548 <quorem>
 800805a:	4641      	mov	r1, r8
 800805c:	9002      	str	r0, [sp, #8]
 800805e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008062:	ee18 0a10 	vmov	r0, s16
 8008066:	f7fe fc33 	bl	80068d0 <__mcmp>
 800806a:	463a      	mov	r2, r7
 800806c:	9003      	str	r0, [sp, #12]
 800806e:	4631      	mov	r1, r6
 8008070:	4620      	mov	r0, r4
 8008072:	f7fe fc49 	bl	8006908 <__mdiff>
 8008076:	68c2      	ldr	r2, [r0, #12]
 8008078:	f109 3bff 	add.w	fp, r9, #4294967295
 800807c:	4605      	mov	r5, r0
 800807e:	bb02      	cbnz	r2, 80080c2 <_dtoa_r+0xa62>
 8008080:	4601      	mov	r1, r0
 8008082:	ee18 0a10 	vmov	r0, s16
 8008086:	f7fe fc23 	bl	80068d0 <__mcmp>
 800808a:	4602      	mov	r2, r0
 800808c:	4629      	mov	r1, r5
 800808e:	4620      	mov	r0, r4
 8008090:	9207      	str	r2, [sp, #28]
 8008092:	f7fe f991 	bl	80063b8 <_Bfree>
 8008096:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800809a:	ea43 0102 	orr.w	r1, r3, r2
 800809e:	9b04      	ldr	r3, [sp, #16]
 80080a0:	430b      	orrs	r3, r1
 80080a2:	464d      	mov	r5, r9
 80080a4:	d10f      	bne.n	80080c6 <_dtoa_r+0xa66>
 80080a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80080aa:	d02a      	beq.n	8008102 <_dtoa_r+0xaa2>
 80080ac:	9b03      	ldr	r3, [sp, #12]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	dd02      	ble.n	80080b8 <_dtoa_r+0xa58>
 80080b2:	9b02      	ldr	r3, [sp, #8]
 80080b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80080b8:	f88b a000 	strb.w	sl, [fp]
 80080bc:	e775      	b.n	8007faa <_dtoa_r+0x94a>
 80080be:	4638      	mov	r0, r7
 80080c0:	e7ba      	b.n	8008038 <_dtoa_r+0x9d8>
 80080c2:	2201      	movs	r2, #1
 80080c4:	e7e2      	b.n	800808c <_dtoa_r+0xa2c>
 80080c6:	9b03      	ldr	r3, [sp, #12]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	db04      	blt.n	80080d6 <_dtoa_r+0xa76>
 80080cc:	9906      	ldr	r1, [sp, #24]
 80080ce:	430b      	orrs	r3, r1
 80080d0:	9904      	ldr	r1, [sp, #16]
 80080d2:	430b      	orrs	r3, r1
 80080d4:	d122      	bne.n	800811c <_dtoa_r+0xabc>
 80080d6:	2a00      	cmp	r2, #0
 80080d8:	ddee      	ble.n	80080b8 <_dtoa_r+0xa58>
 80080da:	ee18 1a10 	vmov	r1, s16
 80080de:	2201      	movs	r2, #1
 80080e0:	4620      	mov	r0, r4
 80080e2:	f7fe fb85 	bl	80067f0 <__lshift>
 80080e6:	4631      	mov	r1, r6
 80080e8:	ee08 0a10 	vmov	s16, r0
 80080ec:	f7fe fbf0 	bl	80068d0 <__mcmp>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	dc03      	bgt.n	80080fc <_dtoa_r+0xa9c>
 80080f4:	d1e0      	bne.n	80080b8 <_dtoa_r+0xa58>
 80080f6:	f01a 0f01 	tst.w	sl, #1
 80080fa:	d0dd      	beq.n	80080b8 <_dtoa_r+0xa58>
 80080fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008100:	d1d7      	bne.n	80080b2 <_dtoa_r+0xa52>
 8008102:	2339      	movs	r3, #57	; 0x39
 8008104:	f88b 3000 	strb.w	r3, [fp]
 8008108:	462b      	mov	r3, r5
 800810a:	461d      	mov	r5, r3
 800810c:	3b01      	subs	r3, #1
 800810e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008112:	2a39      	cmp	r2, #57	; 0x39
 8008114:	d071      	beq.n	80081fa <_dtoa_r+0xb9a>
 8008116:	3201      	adds	r2, #1
 8008118:	701a      	strb	r2, [r3, #0]
 800811a:	e746      	b.n	8007faa <_dtoa_r+0x94a>
 800811c:	2a00      	cmp	r2, #0
 800811e:	dd07      	ble.n	8008130 <_dtoa_r+0xad0>
 8008120:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008124:	d0ed      	beq.n	8008102 <_dtoa_r+0xaa2>
 8008126:	f10a 0301 	add.w	r3, sl, #1
 800812a:	f88b 3000 	strb.w	r3, [fp]
 800812e:	e73c      	b.n	8007faa <_dtoa_r+0x94a>
 8008130:	9b05      	ldr	r3, [sp, #20]
 8008132:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008136:	4599      	cmp	r9, r3
 8008138:	d047      	beq.n	80081ca <_dtoa_r+0xb6a>
 800813a:	ee18 1a10 	vmov	r1, s16
 800813e:	2300      	movs	r3, #0
 8008140:	220a      	movs	r2, #10
 8008142:	4620      	mov	r0, r4
 8008144:	f7fe f95a 	bl	80063fc <__multadd>
 8008148:	45b8      	cmp	r8, r7
 800814a:	ee08 0a10 	vmov	s16, r0
 800814e:	f04f 0300 	mov.w	r3, #0
 8008152:	f04f 020a 	mov.w	r2, #10
 8008156:	4641      	mov	r1, r8
 8008158:	4620      	mov	r0, r4
 800815a:	d106      	bne.n	800816a <_dtoa_r+0xb0a>
 800815c:	f7fe f94e 	bl	80063fc <__multadd>
 8008160:	4680      	mov	r8, r0
 8008162:	4607      	mov	r7, r0
 8008164:	f109 0901 	add.w	r9, r9, #1
 8008168:	e772      	b.n	8008050 <_dtoa_r+0x9f0>
 800816a:	f7fe f947 	bl	80063fc <__multadd>
 800816e:	4639      	mov	r1, r7
 8008170:	4680      	mov	r8, r0
 8008172:	2300      	movs	r3, #0
 8008174:	220a      	movs	r2, #10
 8008176:	4620      	mov	r0, r4
 8008178:	f7fe f940 	bl	80063fc <__multadd>
 800817c:	4607      	mov	r7, r0
 800817e:	e7f1      	b.n	8008164 <_dtoa_r+0xb04>
 8008180:	9b03      	ldr	r3, [sp, #12]
 8008182:	9302      	str	r3, [sp, #8]
 8008184:	9d01      	ldr	r5, [sp, #4]
 8008186:	ee18 0a10 	vmov	r0, s16
 800818a:	4631      	mov	r1, r6
 800818c:	f7ff f9dc 	bl	8007548 <quorem>
 8008190:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008194:	9b01      	ldr	r3, [sp, #4]
 8008196:	f805 ab01 	strb.w	sl, [r5], #1
 800819a:	1aea      	subs	r2, r5, r3
 800819c:	9b02      	ldr	r3, [sp, #8]
 800819e:	4293      	cmp	r3, r2
 80081a0:	dd09      	ble.n	80081b6 <_dtoa_r+0xb56>
 80081a2:	ee18 1a10 	vmov	r1, s16
 80081a6:	2300      	movs	r3, #0
 80081a8:	220a      	movs	r2, #10
 80081aa:	4620      	mov	r0, r4
 80081ac:	f7fe f926 	bl	80063fc <__multadd>
 80081b0:	ee08 0a10 	vmov	s16, r0
 80081b4:	e7e7      	b.n	8008186 <_dtoa_r+0xb26>
 80081b6:	9b02      	ldr	r3, [sp, #8]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	bfc8      	it	gt
 80081bc:	461d      	movgt	r5, r3
 80081be:	9b01      	ldr	r3, [sp, #4]
 80081c0:	bfd8      	it	le
 80081c2:	2501      	movle	r5, #1
 80081c4:	441d      	add	r5, r3
 80081c6:	f04f 0800 	mov.w	r8, #0
 80081ca:	ee18 1a10 	vmov	r1, s16
 80081ce:	2201      	movs	r2, #1
 80081d0:	4620      	mov	r0, r4
 80081d2:	f7fe fb0d 	bl	80067f0 <__lshift>
 80081d6:	4631      	mov	r1, r6
 80081d8:	ee08 0a10 	vmov	s16, r0
 80081dc:	f7fe fb78 	bl	80068d0 <__mcmp>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	dc91      	bgt.n	8008108 <_dtoa_r+0xaa8>
 80081e4:	d102      	bne.n	80081ec <_dtoa_r+0xb8c>
 80081e6:	f01a 0f01 	tst.w	sl, #1
 80081ea:	d18d      	bne.n	8008108 <_dtoa_r+0xaa8>
 80081ec:	462b      	mov	r3, r5
 80081ee:	461d      	mov	r5, r3
 80081f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081f4:	2a30      	cmp	r2, #48	; 0x30
 80081f6:	d0fa      	beq.n	80081ee <_dtoa_r+0xb8e>
 80081f8:	e6d7      	b.n	8007faa <_dtoa_r+0x94a>
 80081fa:	9a01      	ldr	r2, [sp, #4]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d184      	bne.n	800810a <_dtoa_r+0xaaa>
 8008200:	9b00      	ldr	r3, [sp, #0]
 8008202:	3301      	adds	r3, #1
 8008204:	9300      	str	r3, [sp, #0]
 8008206:	2331      	movs	r3, #49	; 0x31
 8008208:	7013      	strb	r3, [r2, #0]
 800820a:	e6ce      	b.n	8007faa <_dtoa_r+0x94a>
 800820c:	4b09      	ldr	r3, [pc, #36]	; (8008234 <_dtoa_r+0xbd4>)
 800820e:	f7ff ba95 	b.w	800773c <_dtoa_r+0xdc>
 8008212:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008214:	2b00      	cmp	r3, #0
 8008216:	f47f aa6e 	bne.w	80076f6 <_dtoa_r+0x96>
 800821a:	4b07      	ldr	r3, [pc, #28]	; (8008238 <_dtoa_r+0xbd8>)
 800821c:	f7ff ba8e 	b.w	800773c <_dtoa_r+0xdc>
 8008220:	9b02      	ldr	r3, [sp, #8]
 8008222:	2b00      	cmp	r3, #0
 8008224:	dcae      	bgt.n	8008184 <_dtoa_r+0xb24>
 8008226:	9b06      	ldr	r3, [sp, #24]
 8008228:	2b02      	cmp	r3, #2
 800822a:	f73f aea8 	bgt.w	8007f7e <_dtoa_r+0x91e>
 800822e:	e7a9      	b.n	8008184 <_dtoa_r+0xb24>
 8008230:	08008e90 	.word	0x08008e90
 8008234:	08009209 	.word	0x08009209
 8008238:	080091fc 	.word	0x080091fc

0800823c <fiprintf>:
 800823c:	b40e      	push	{r1, r2, r3}
 800823e:	b503      	push	{r0, r1, lr}
 8008240:	4601      	mov	r1, r0
 8008242:	ab03      	add	r3, sp, #12
 8008244:	4805      	ldr	r0, [pc, #20]	; (800825c <fiprintf+0x20>)
 8008246:	f853 2b04 	ldr.w	r2, [r3], #4
 800824a:	6800      	ldr	r0, [r0, #0]
 800824c:	9301      	str	r3, [sp, #4]
 800824e:	f000 f8b3 	bl	80083b8 <_vfiprintf_r>
 8008252:	b002      	add	sp, #8
 8008254:	f85d eb04 	ldr.w	lr, [sp], #4
 8008258:	b003      	add	sp, #12
 800825a:	4770      	bx	lr
 800825c:	2000000c 	.word	0x2000000c

08008260 <malloc>:
 8008260:	4b02      	ldr	r3, [pc, #8]	; (800826c <malloc+0xc>)
 8008262:	4601      	mov	r1, r0
 8008264:	6818      	ldr	r0, [r3, #0]
 8008266:	f7fe bd7d 	b.w	8006d64 <_malloc_r>
 800826a:	bf00      	nop
 800826c:	2000000c 	.word	0x2000000c

08008270 <memmove>:
 8008270:	4288      	cmp	r0, r1
 8008272:	b510      	push	{r4, lr}
 8008274:	eb01 0402 	add.w	r4, r1, r2
 8008278:	d902      	bls.n	8008280 <memmove+0x10>
 800827a:	4284      	cmp	r4, r0
 800827c:	4623      	mov	r3, r4
 800827e:	d807      	bhi.n	8008290 <memmove+0x20>
 8008280:	1e43      	subs	r3, r0, #1
 8008282:	42a1      	cmp	r1, r4
 8008284:	d008      	beq.n	8008298 <memmove+0x28>
 8008286:	f811 2b01 	ldrb.w	r2, [r1], #1
 800828a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800828e:	e7f8      	b.n	8008282 <memmove+0x12>
 8008290:	4402      	add	r2, r0
 8008292:	4601      	mov	r1, r0
 8008294:	428a      	cmp	r2, r1
 8008296:	d100      	bne.n	800829a <memmove+0x2a>
 8008298:	bd10      	pop	{r4, pc}
 800829a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800829e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082a2:	e7f7      	b.n	8008294 <memmove+0x24>

080082a4 <__malloc_lock>:
 80082a4:	4801      	ldr	r0, [pc, #4]	; (80082ac <__malloc_lock+0x8>)
 80082a6:	f000 bc37 	b.w	8008b18 <__retarget_lock_acquire_recursive>
 80082aa:	bf00      	nop
 80082ac:	200003c0 	.word	0x200003c0

080082b0 <__malloc_unlock>:
 80082b0:	4801      	ldr	r0, [pc, #4]	; (80082b8 <__malloc_unlock+0x8>)
 80082b2:	f000 bc32 	b.w	8008b1a <__retarget_lock_release_recursive>
 80082b6:	bf00      	nop
 80082b8:	200003c0 	.word	0x200003c0

080082bc <_free_r>:
 80082bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082be:	2900      	cmp	r1, #0
 80082c0:	d044      	beq.n	800834c <_free_r+0x90>
 80082c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082c6:	9001      	str	r0, [sp, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f1a1 0404 	sub.w	r4, r1, #4
 80082ce:	bfb8      	it	lt
 80082d0:	18e4      	addlt	r4, r4, r3
 80082d2:	f7ff ffe7 	bl	80082a4 <__malloc_lock>
 80082d6:	4a1e      	ldr	r2, [pc, #120]	; (8008350 <_free_r+0x94>)
 80082d8:	9801      	ldr	r0, [sp, #4]
 80082da:	6813      	ldr	r3, [r2, #0]
 80082dc:	b933      	cbnz	r3, 80082ec <_free_r+0x30>
 80082de:	6063      	str	r3, [r4, #4]
 80082e0:	6014      	str	r4, [r2, #0]
 80082e2:	b003      	add	sp, #12
 80082e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082e8:	f7ff bfe2 	b.w	80082b0 <__malloc_unlock>
 80082ec:	42a3      	cmp	r3, r4
 80082ee:	d908      	bls.n	8008302 <_free_r+0x46>
 80082f0:	6825      	ldr	r5, [r4, #0]
 80082f2:	1961      	adds	r1, r4, r5
 80082f4:	428b      	cmp	r3, r1
 80082f6:	bf01      	itttt	eq
 80082f8:	6819      	ldreq	r1, [r3, #0]
 80082fa:	685b      	ldreq	r3, [r3, #4]
 80082fc:	1949      	addeq	r1, r1, r5
 80082fe:	6021      	streq	r1, [r4, #0]
 8008300:	e7ed      	b.n	80082de <_free_r+0x22>
 8008302:	461a      	mov	r2, r3
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	b10b      	cbz	r3, 800830c <_free_r+0x50>
 8008308:	42a3      	cmp	r3, r4
 800830a:	d9fa      	bls.n	8008302 <_free_r+0x46>
 800830c:	6811      	ldr	r1, [r2, #0]
 800830e:	1855      	adds	r5, r2, r1
 8008310:	42a5      	cmp	r5, r4
 8008312:	d10b      	bne.n	800832c <_free_r+0x70>
 8008314:	6824      	ldr	r4, [r4, #0]
 8008316:	4421      	add	r1, r4
 8008318:	1854      	adds	r4, r2, r1
 800831a:	42a3      	cmp	r3, r4
 800831c:	6011      	str	r1, [r2, #0]
 800831e:	d1e0      	bne.n	80082e2 <_free_r+0x26>
 8008320:	681c      	ldr	r4, [r3, #0]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	6053      	str	r3, [r2, #4]
 8008326:	4421      	add	r1, r4
 8008328:	6011      	str	r1, [r2, #0]
 800832a:	e7da      	b.n	80082e2 <_free_r+0x26>
 800832c:	d902      	bls.n	8008334 <_free_r+0x78>
 800832e:	230c      	movs	r3, #12
 8008330:	6003      	str	r3, [r0, #0]
 8008332:	e7d6      	b.n	80082e2 <_free_r+0x26>
 8008334:	6825      	ldr	r5, [r4, #0]
 8008336:	1961      	adds	r1, r4, r5
 8008338:	428b      	cmp	r3, r1
 800833a:	bf04      	itt	eq
 800833c:	6819      	ldreq	r1, [r3, #0]
 800833e:	685b      	ldreq	r3, [r3, #4]
 8008340:	6063      	str	r3, [r4, #4]
 8008342:	bf04      	itt	eq
 8008344:	1949      	addeq	r1, r1, r5
 8008346:	6021      	streq	r1, [r4, #0]
 8008348:	6054      	str	r4, [r2, #4]
 800834a:	e7ca      	b.n	80082e2 <_free_r+0x26>
 800834c:	b003      	add	sp, #12
 800834e:	bd30      	pop	{r4, r5, pc}
 8008350:	200003b4 	.word	0x200003b4

08008354 <_malloc_usable_size_r>:
 8008354:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008358:	1f18      	subs	r0, r3, #4
 800835a:	2b00      	cmp	r3, #0
 800835c:	bfbc      	itt	lt
 800835e:	580b      	ldrlt	r3, [r1, r0]
 8008360:	18c0      	addlt	r0, r0, r3
 8008362:	4770      	bx	lr

08008364 <__sfputc_r>:
 8008364:	6893      	ldr	r3, [r2, #8]
 8008366:	3b01      	subs	r3, #1
 8008368:	2b00      	cmp	r3, #0
 800836a:	b410      	push	{r4}
 800836c:	6093      	str	r3, [r2, #8]
 800836e:	da08      	bge.n	8008382 <__sfputc_r+0x1e>
 8008370:	6994      	ldr	r4, [r2, #24]
 8008372:	42a3      	cmp	r3, r4
 8008374:	db01      	blt.n	800837a <__sfputc_r+0x16>
 8008376:	290a      	cmp	r1, #10
 8008378:	d103      	bne.n	8008382 <__sfputc_r+0x1e>
 800837a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800837e:	f000 b94b 	b.w	8008618 <__swbuf_r>
 8008382:	6813      	ldr	r3, [r2, #0]
 8008384:	1c58      	adds	r0, r3, #1
 8008386:	6010      	str	r0, [r2, #0]
 8008388:	7019      	strb	r1, [r3, #0]
 800838a:	4608      	mov	r0, r1
 800838c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008390:	4770      	bx	lr

08008392 <__sfputs_r>:
 8008392:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008394:	4606      	mov	r6, r0
 8008396:	460f      	mov	r7, r1
 8008398:	4614      	mov	r4, r2
 800839a:	18d5      	adds	r5, r2, r3
 800839c:	42ac      	cmp	r4, r5
 800839e:	d101      	bne.n	80083a4 <__sfputs_r+0x12>
 80083a0:	2000      	movs	r0, #0
 80083a2:	e007      	b.n	80083b4 <__sfputs_r+0x22>
 80083a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083a8:	463a      	mov	r2, r7
 80083aa:	4630      	mov	r0, r6
 80083ac:	f7ff ffda 	bl	8008364 <__sfputc_r>
 80083b0:	1c43      	adds	r3, r0, #1
 80083b2:	d1f3      	bne.n	800839c <__sfputs_r+0xa>
 80083b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080083b8 <_vfiprintf_r>:
 80083b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083bc:	460d      	mov	r5, r1
 80083be:	b09d      	sub	sp, #116	; 0x74
 80083c0:	4614      	mov	r4, r2
 80083c2:	4698      	mov	r8, r3
 80083c4:	4606      	mov	r6, r0
 80083c6:	b118      	cbz	r0, 80083d0 <_vfiprintf_r+0x18>
 80083c8:	6983      	ldr	r3, [r0, #24]
 80083ca:	b90b      	cbnz	r3, 80083d0 <_vfiprintf_r+0x18>
 80083cc:	f000 fb06 	bl	80089dc <__sinit>
 80083d0:	4b89      	ldr	r3, [pc, #548]	; (80085f8 <_vfiprintf_r+0x240>)
 80083d2:	429d      	cmp	r5, r3
 80083d4:	d11b      	bne.n	800840e <_vfiprintf_r+0x56>
 80083d6:	6875      	ldr	r5, [r6, #4]
 80083d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083da:	07d9      	lsls	r1, r3, #31
 80083dc:	d405      	bmi.n	80083ea <_vfiprintf_r+0x32>
 80083de:	89ab      	ldrh	r3, [r5, #12]
 80083e0:	059a      	lsls	r2, r3, #22
 80083e2:	d402      	bmi.n	80083ea <_vfiprintf_r+0x32>
 80083e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083e6:	f000 fb97 	bl	8008b18 <__retarget_lock_acquire_recursive>
 80083ea:	89ab      	ldrh	r3, [r5, #12]
 80083ec:	071b      	lsls	r3, r3, #28
 80083ee:	d501      	bpl.n	80083f4 <_vfiprintf_r+0x3c>
 80083f0:	692b      	ldr	r3, [r5, #16]
 80083f2:	b9eb      	cbnz	r3, 8008430 <_vfiprintf_r+0x78>
 80083f4:	4629      	mov	r1, r5
 80083f6:	4630      	mov	r0, r6
 80083f8:	f000 f960 	bl	80086bc <__swsetup_r>
 80083fc:	b1c0      	cbz	r0, 8008430 <_vfiprintf_r+0x78>
 80083fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008400:	07dc      	lsls	r4, r3, #31
 8008402:	d50e      	bpl.n	8008422 <_vfiprintf_r+0x6a>
 8008404:	f04f 30ff 	mov.w	r0, #4294967295
 8008408:	b01d      	add	sp, #116	; 0x74
 800840a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800840e:	4b7b      	ldr	r3, [pc, #492]	; (80085fc <_vfiprintf_r+0x244>)
 8008410:	429d      	cmp	r5, r3
 8008412:	d101      	bne.n	8008418 <_vfiprintf_r+0x60>
 8008414:	68b5      	ldr	r5, [r6, #8]
 8008416:	e7df      	b.n	80083d8 <_vfiprintf_r+0x20>
 8008418:	4b79      	ldr	r3, [pc, #484]	; (8008600 <_vfiprintf_r+0x248>)
 800841a:	429d      	cmp	r5, r3
 800841c:	bf08      	it	eq
 800841e:	68f5      	ldreq	r5, [r6, #12]
 8008420:	e7da      	b.n	80083d8 <_vfiprintf_r+0x20>
 8008422:	89ab      	ldrh	r3, [r5, #12]
 8008424:	0598      	lsls	r0, r3, #22
 8008426:	d4ed      	bmi.n	8008404 <_vfiprintf_r+0x4c>
 8008428:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800842a:	f000 fb76 	bl	8008b1a <__retarget_lock_release_recursive>
 800842e:	e7e9      	b.n	8008404 <_vfiprintf_r+0x4c>
 8008430:	2300      	movs	r3, #0
 8008432:	9309      	str	r3, [sp, #36]	; 0x24
 8008434:	2320      	movs	r3, #32
 8008436:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800843a:	f8cd 800c 	str.w	r8, [sp, #12]
 800843e:	2330      	movs	r3, #48	; 0x30
 8008440:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008604 <_vfiprintf_r+0x24c>
 8008444:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008448:	f04f 0901 	mov.w	r9, #1
 800844c:	4623      	mov	r3, r4
 800844e:	469a      	mov	sl, r3
 8008450:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008454:	b10a      	cbz	r2, 800845a <_vfiprintf_r+0xa2>
 8008456:	2a25      	cmp	r2, #37	; 0x25
 8008458:	d1f9      	bne.n	800844e <_vfiprintf_r+0x96>
 800845a:	ebba 0b04 	subs.w	fp, sl, r4
 800845e:	d00b      	beq.n	8008478 <_vfiprintf_r+0xc0>
 8008460:	465b      	mov	r3, fp
 8008462:	4622      	mov	r2, r4
 8008464:	4629      	mov	r1, r5
 8008466:	4630      	mov	r0, r6
 8008468:	f7ff ff93 	bl	8008392 <__sfputs_r>
 800846c:	3001      	adds	r0, #1
 800846e:	f000 80aa 	beq.w	80085c6 <_vfiprintf_r+0x20e>
 8008472:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008474:	445a      	add	r2, fp
 8008476:	9209      	str	r2, [sp, #36]	; 0x24
 8008478:	f89a 3000 	ldrb.w	r3, [sl]
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 80a2 	beq.w	80085c6 <_vfiprintf_r+0x20e>
 8008482:	2300      	movs	r3, #0
 8008484:	f04f 32ff 	mov.w	r2, #4294967295
 8008488:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800848c:	f10a 0a01 	add.w	sl, sl, #1
 8008490:	9304      	str	r3, [sp, #16]
 8008492:	9307      	str	r3, [sp, #28]
 8008494:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008498:	931a      	str	r3, [sp, #104]	; 0x68
 800849a:	4654      	mov	r4, sl
 800849c:	2205      	movs	r2, #5
 800849e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084a2:	4858      	ldr	r0, [pc, #352]	; (8008604 <_vfiprintf_r+0x24c>)
 80084a4:	f7f7 fe9c 	bl	80001e0 <memchr>
 80084a8:	9a04      	ldr	r2, [sp, #16]
 80084aa:	b9d8      	cbnz	r0, 80084e4 <_vfiprintf_r+0x12c>
 80084ac:	06d1      	lsls	r1, r2, #27
 80084ae:	bf44      	itt	mi
 80084b0:	2320      	movmi	r3, #32
 80084b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084b6:	0713      	lsls	r3, r2, #28
 80084b8:	bf44      	itt	mi
 80084ba:	232b      	movmi	r3, #43	; 0x2b
 80084bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084c0:	f89a 3000 	ldrb.w	r3, [sl]
 80084c4:	2b2a      	cmp	r3, #42	; 0x2a
 80084c6:	d015      	beq.n	80084f4 <_vfiprintf_r+0x13c>
 80084c8:	9a07      	ldr	r2, [sp, #28]
 80084ca:	4654      	mov	r4, sl
 80084cc:	2000      	movs	r0, #0
 80084ce:	f04f 0c0a 	mov.w	ip, #10
 80084d2:	4621      	mov	r1, r4
 80084d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084d8:	3b30      	subs	r3, #48	; 0x30
 80084da:	2b09      	cmp	r3, #9
 80084dc:	d94e      	bls.n	800857c <_vfiprintf_r+0x1c4>
 80084de:	b1b0      	cbz	r0, 800850e <_vfiprintf_r+0x156>
 80084e0:	9207      	str	r2, [sp, #28]
 80084e2:	e014      	b.n	800850e <_vfiprintf_r+0x156>
 80084e4:	eba0 0308 	sub.w	r3, r0, r8
 80084e8:	fa09 f303 	lsl.w	r3, r9, r3
 80084ec:	4313      	orrs	r3, r2
 80084ee:	9304      	str	r3, [sp, #16]
 80084f0:	46a2      	mov	sl, r4
 80084f2:	e7d2      	b.n	800849a <_vfiprintf_r+0xe2>
 80084f4:	9b03      	ldr	r3, [sp, #12]
 80084f6:	1d19      	adds	r1, r3, #4
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	9103      	str	r1, [sp, #12]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	bfbb      	ittet	lt
 8008500:	425b      	neglt	r3, r3
 8008502:	f042 0202 	orrlt.w	r2, r2, #2
 8008506:	9307      	strge	r3, [sp, #28]
 8008508:	9307      	strlt	r3, [sp, #28]
 800850a:	bfb8      	it	lt
 800850c:	9204      	strlt	r2, [sp, #16]
 800850e:	7823      	ldrb	r3, [r4, #0]
 8008510:	2b2e      	cmp	r3, #46	; 0x2e
 8008512:	d10c      	bne.n	800852e <_vfiprintf_r+0x176>
 8008514:	7863      	ldrb	r3, [r4, #1]
 8008516:	2b2a      	cmp	r3, #42	; 0x2a
 8008518:	d135      	bne.n	8008586 <_vfiprintf_r+0x1ce>
 800851a:	9b03      	ldr	r3, [sp, #12]
 800851c:	1d1a      	adds	r2, r3, #4
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	9203      	str	r2, [sp, #12]
 8008522:	2b00      	cmp	r3, #0
 8008524:	bfb8      	it	lt
 8008526:	f04f 33ff 	movlt.w	r3, #4294967295
 800852a:	3402      	adds	r4, #2
 800852c:	9305      	str	r3, [sp, #20]
 800852e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008614 <_vfiprintf_r+0x25c>
 8008532:	7821      	ldrb	r1, [r4, #0]
 8008534:	2203      	movs	r2, #3
 8008536:	4650      	mov	r0, sl
 8008538:	f7f7 fe52 	bl	80001e0 <memchr>
 800853c:	b140      	cbz	r0, 8008550 <_vfiprintf_r+0x198>
 800853e:	2340      	movs	r3, #64	; 0x40
 8008540:	eba0 000a 	sub.w	r0, r0, sl
 8008544:	fa03 f000 	lsl.w	r0, r3, r0
 8008548:	9b04      	ldr	r3, [sp, #16]
 800854a:	4303      	orrs	r3, r0
 800854c:	3401      	adds	r4, #1
 800854e:	9304      	str	r3, [sp, #16]
 8008550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008554:	482c      	ldr	r0, [pc, #176]	; (8008608 <_vfiprintf_r+0x250>)
 8008556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800855a:	2206      	movs	r2, #6
 800855c:	f7f7 fe40 	bl	80001e0 <memchr>
 8008560:	2800      	cmp	r0, #0
 8008562:	d03f      	beq.n	80085e4 <_vfiprintf_r+0x22c>
 8008564:	4b29      	ldr	r3, [pc, #164]	; (800860c <_vfiprintf_r+0x254>)
 8008566:	bb1b      	cbnz	r3, 80085b0 <_vfiprintf_r+0x1f8>
 8008568:	9b03      	ldr	r3, [sp, #12]
 800856a:	3307      	adds	r3, #7
 800856c:	f023 0307 	bic.w	r3, r3, #7
 8008570:	3308      	adds	r3, #8
 8008572:	9303      	str	r3, [sp, #12]
 8008574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008576:	443b      	add	r3, r7
 8008578:	9309      	str	r3, [sp, #36]	; 0x24
 800857a:	e767      	b.n	800844c <_vfiprintf_r+0x94>
 800857c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008580:	460c      	mov	r4, r1
 8008582:	2001      	movs	r0, #1
 8008584:	e7a5      	b.n	80084d2 <_vfiprintf_r+0x11a>
 8008586:	2300      	movs	r3, #0
 8008588:	3401      	adds	r4, #1
 800858a:	9305      	str	r3, [sp, #20]
 800858c:	4619      	mov	r1, r3
 800858e:	f04f 0c0a 	mov.w	ip, #10
 8008592:	4620      	mov	r0, r4
 8008594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008598:	3a30      	subs	r2, #48	; 0x30
 800859a:	2a09      	cmp	r2, #9
 800859c:	d903      	bls.n	80085a6 <_vfiprintf_r+0x1ee>
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d0c5      	beq.n	800852e <_vfiprintf_r+0x176>
 80085a2:	9105      	str	r1, [sp, #20]
 80085a4:	e7c3      	b.n	800852e <_vfiprintf_r+0x176>
 80085a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80085aa:	4604      	mov	r4, r0
 80085ac:	2301      	movs	r3, #1
 80085ae:	e7f0      	b.n	8008592 <_vfiprintf_r+0x1da>
 80085b0:	ab03      	add	r3, sp, #12
 80085b2:	9300      	str	r3, [sp, #0]
 80085b4:	462a      	mov	r2, r5
 80085b6:	4b16      	ldr	r3, [pc, #88]	; (8008610 <_vfiprintf_r+0x258>)
 80085b8:	a904      	add	r1, sp, #16
 80085ba:	4630      	mov	r0, r6
 80085bc:	f3af 8000 	nop.w
 80085c0:	4607      	mov	r7, r0
 80085c2:	1c78      	adds	r0, r7, #1
 80085c4:	d1d6      	bne.n	8008574 <_vfiprintf_r+0x1bc>
 80085c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085c8:	07d9      	lsls	r1, r3, #31
 80085ca:	d405      	bmi.n	80085d8 <_vfiprintf_r+0x220>
 80085cc:	89ab      	ldrh	r3, [r5, #12]
 80085ce:	059a      	lsls	r2, r3, #22
 80085d0:	d402      	bmi.n	80085d8 <_vfiprintf_r+0x220>
 80085d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085d4:	f000 faa1 	bl	8008b1a <__retarget_lock_release_recursive>
 80085d8:	89ab      	ldrh	r3, [r5, #12]
 80085da:	065b      	lsls	r3, r3, #25
 80085dc:	f53f af12 	bmi.w	8008404 <_vfiprintf_r+0x4c>
 80085e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085e2:	e711      	b.n	8008408 <_vfiprintf_r+0x50>
 80085e4:	ab03      	add	r3, sp, #12
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	462a      	mov	r2, r5
 80085ea:	4b09      	ldr	r3, [pc, #36]	; (8008610 <_vfiprintf_r+0x258>)
 80085ec:	a904      	add	r1, sp, #16
 80085ee:	4630      	mov	r0, r6
 80085f0:	f7fe fe24 	bl	800723c <_printf_i>
 80085f4:	e7e4      	b.n	80085c0 <_vfiprintf_r+0x208>
 80085f6:	bf00      	nop
 80085f8:	08009288 	.word	0x08009288
 80085fc:	080092a8 	.word	0x080092a8
 8008600:	08009268 	.word	0x08009268
 8008604:	0800908c 	.word	0x0800908c
 8008608:	08009096 	.word	0x08009096
 800860c:	00000000 	.word	0x00000000
 8008610:	08008393 	.word	0x08008393
 8008614:	08009092 	.word	0x08009092

08008618 <__swbuf_r>:
 8008618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861a:	460e      	mov	r6, r1
 800861c:	4614      	mov	r4, r2
 800861e:	4605      	mov	r5, r0
 8008620:	b118      	cbz	r0, 800862a <__swbuf_r+0x12>
 8008622:	6983      	ldr	r3, [r0, #24]
 8008624:	b90b      	cbnz	r3, 800862a <__swbuf_r+0x12>
 8008626:	f000 f9d9 	bl	80089dc <__sinit>
 800862a:	4b21      	ldr	r3, [pc, #132]	; (80086b0 <__swbuf_r+0x98>)
 800862c:	429c      	cmp	r4, r3
 800862e:	d12b      	bne.n	8008688 <__swbuf_r+0x70>
 8008630:	686c      	ldr	r4, [r5, #4]
 8008632:	69a3      	ldr	r3, [r4, #24]
 8008634:	60a3      	str	r3, [r4, #8]
 8008636:	89a3      	ldrh	r3, [r4, #12]
 8008638:	071a      	lsls	r2, r3, #28
 800863a:	d52f      	bpl.n	800869c <__swbuf_r+0x84>
 800863c:	6923      	ldr	r3, [r4, #16]
 800863e:	b36b      	cbz	r3, 800869c <__swbuf_r+0x84>
 8008640:	6923      	ldr	r3, [r4, #16]
 8008642:	6820      	ldr	r0, [r4, #0]
 8008644:	1ac0      	subs	r0, r0, r3
 8008646:	6963      	ldr	r3, [r4, #20]
 8008648:	b2f6      	uxtb	r6, r6
 800864a:	4283      	cmp	r3, r0
 800864c:	4637      	mov	r7, r6
 800864e:	dc04      	bgt.n	800865a <__swbuf_r+0x42>
 8008650:	4621      	mov	r1, r4
 8008652:	4628      	mov	r0, r5
 8008654:	f000 f92e 	bl	80088b4 <_fflush_r>
 8008658:	bb30      	cbnz	r0, 80086a8 <__swbuf_r+0x90>
 800865a:	68a3      	ldr	r3, [r4, #8]
 800865c:	3b01      	subs	r3, #1
 800865e:	60a3      	str	r3, [r4, #8]
 8008660:	6823      	ldr	r3, [r4, #0]
 8008662:	1c5a      	adds	r2, r3, #1
 8008664:	6022      	str	r2, [r4, #0]
 8008666:	701e      	strb	r6, [r3, #0]
 8008668:	6963      	ldr	r3, [r4, #20]
 800866a:	3001      	adds	r0, #1
 800866c:	4283      	cmp	r3, r0
 800866e:	d004      	beq.n	800867a <__swbuf_r+0x62>
 8008670:	89a3      	ldrh	r3, [r4, #12]
 8008672:	07db      	lsls	r3, r3, #31
 8008674:	d506      	bpl.n	8008684 <__swbuf_r+0x6c>
 8008676:	2e0a      	cmp	r6, #10
 8008678:	d104      	bne.n	8008684 <__swbuf_r+0x6c>
 800867a:	4621      	mov	r1, r4
 800867c:	4628      	mov	r0, r5
 800867e:	f000 f919 	bl	80088b4 <_fflush_r>
 8008682:	b988      	cbnz	r0, 80086a8 <__swbuf_r+0x90>
 8008684:	4638      	mov	r0, r7
 8008686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008688:	4b0a      	ldr	r3, [pc, #40]	; (80086b4 <__swbuf_r+0x9c>)
 800868a:	429c      	cmp	r4, r3
 800868c:	d101      	bne.n	8008692 <__swbuf_r+0x7a>
 800868e:	68ac      	ldr	r4, [r5, #8]
 8008690:	e7cf      	b.n	8008632 <__swbuf_r+0x1a>
 8008692:	4b09      	ldr	r3, [pc, #36]	; (80086b8 <__swbuf_r+0xa0>)
 8008694:	429c      	cmp	r4, r3
 8008696:	bf08      	it	eq
 8008698:	68ec      	ldreq	r4, [r5, #12]
 800869a:	e7ca      	b.n	8008632 <__swbuf_r+0x1a>
 800869c:	4621      	mov	r1, r4
 800869e:	4628      	mov	r0, r5
 80086a0:	f000 f80c 	bl	80086bc <__swsetup_r>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d0cb      	beq.n	8008640 <__swbuf_r+0x28>
 80086a8:	f04f 37ff 	mov.w	r7, #4294967295
 80086ac:	e7ea      	b.n	8008684 <__swbuf_r+0x6c>
 80086ae:	bf00      	nop
 80086b0:	08009288 	.word	0x08009288
 80086b4:	080092a8 	.word	0x080092a8
 80086b8:	08009268 	.word	0x08009268

080086bc <__swsetup_r>:
 80086bc:	4b32      	ldr	r3, [pc, #200]	; (8008788 <__swsetup_r+0xcc>)
 80086be:	b570      	push	{r4, r5, r6, lr}
 80086c0:	681d      	ldr	r5, [r3, #0]
 80086c2:	4606      	mov	r6, r0
 80086c4:	460c      	mov	r4, r1
 80086c6:	b125      	cbz	r5, 80086d2 <__swsetup_r+0x16>
 80086c8:	69ab      	ldr	r3, [r5, #24]
 80086ca:	b913      	cbnz	r3, 80086d2 <__swsetup_r+0x16>
 80086cc:	4628      	mov	r0, r5
 80086ce:	f000 f985 	bl	80089dc <__sinit>
 80086d2:	4b2e      	ldr	r3, [pc, #184]	; (800878c <__swsetup_r+0xd0>)
 80086d4:	429c      	cmp	r4, r3
 80086d6:	d10f      	bne.n	80086f8 <__swsetup_r+0x3c>
 80086d8:	686c      	ldr	r4, [r5, #4]
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086e0:	0719      	lsls	r1, r3, #28
 80086e2:	d42c      	bmi.n	800873e <__swsetup_r+0x82>
 80086e4:	06dd      	lsls	r5, r3, #27
 80086e6:	d411      	bmi.n	800870c <__swsetup_r+0x50>
 80086e8:	2309      	movs	r3, #9
 80086ea:	6033      	str	r3, [r6, #0]
 80086ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80086f0:	81a3      	strh	r3, [r4, #12]
 80086f2:	f04f 30ff 	mov.w	r0, #4294967295
 80086f6:	e03e      	b.n	8008776 <__swsetup_r+0xba>
 80086f8:	4b25      	ldr	r3, [pc, #148]	; (8008790 <__swsetup_r+0xd4>)
 80086fa:	429c      	cmp	r4, r3
 80086fc:	d101      	bne.n	8008702 <__swsetup_r+0x46>
 80086fe:	68ac      	ldr	r4, [r5, #8]
 8008700:	e7eb      	b.n	80086da <__swsetup_r+0x1e>
 8008702:	4b24      	ldr	r3, [pc, #144]	; (8008794 <__swsetup_r+0xd8>)
 8008704:	429c      	cmp	r4, r3
 8008706:	bf08      	it	eq
 8008708:	68ec      	ldreq	r4, [r5, #12]
 800870a:	e7e6      	b.n	80086da <__swsetup_r+0x1e>
 800870c:	0758      	lsls	r0, r3, #29
 800870e:	d512      	bpl.n	8008736 <__swsetup_r+0x7a>
 8008710:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008712:	b141      	cbz	r1, 8008726 <__swsetup_r+0x6a>
 8008714:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008718:	4299      	cmp	r1, r3
 800871a:	d002      	beq.n	8008722 <__swsetup_r+0x66>
 800871c:	4630      	mov	r0, r6
 800871e:	f7ff fdcd 	bl	80082bc <_free_r>
 8008722:	2300      	movs	r3, #0
 8008724:	6363      	str	r3, [r4, #52]	; 0x34
 8008726:	89a3      	ldrh	r3, [r4, #12]
 8008728:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800872c:	81a3      	strh	r3, [r4, #12]
 800872e:	2300      	movs	r3, #0
 8008730:	6063      	str	r3, [r4, #4]
 8008732:	6923      	ldr	r3, [r4, #16]
 8008734:	6023      	str	r3, [r4, #0]
 8008736:	89a3      	ldrh	r3, [r4, #12]
 8008738:	f043 0308 	orr.w	r3, r3, #8
 800873c:	81a3      	strh	r3, [r4, #12]
 800873e:	6923      	ldr	r3, [r4, #16]
 8008740:	b94b      	cbnz	r3, 8008756 <__swsetup_r+0x9a>
 8008742:	89a3      	ldrh	r3, [r4, #12]
 8008744:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008748:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800874c:	d003      	beq.n	8008756 <__swsetup_r+0x9a>
 800874e:	4621      	mov	r1, r4
 8008750:	4630      	mov	r0, r6
 8008752:	f000 fa09 	bl	8008b68 <__smakebuf_r>
 8008756:	89a0      	ldrh	r0, [r4, #12]
 8008758:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800875c:	f010 0301 	ands.w	r3, r0, #1
 8008760:	d00a      	beq.n	8008778 <__swsetup_r+0xbc>
 8008762:	2300      	movs	r3, #0
 8008764:	60a3      	str	r3, [r4, #8]
 8008766:	6963      	ldr	r3, [r4, #20]
 8008768:	425b      	negs	r3, r3
 800876a:	61a3      	str	r3, [r4, #24]
 800876c:	6923      	ldr	r3, [r4, #16]
 800876e:	b943      	cbnz	r3, 8008782 <__swsetup_r+0xc6>
 8008770:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008774:	d1ba      	bne.n	80086ec <__swsetup_r+0x30>
 8008776:	bd70      	pop	{r4, r5, r6, pc}
 8008778:	0781      	lsls	r1, r0, #30
 800877a:	bf58      	it	pl
 800877c:	6963      	ldrpl	r3, [r4, #20]
 800877e:	60a3      	str	r3, [r4, #8]
 8008780:	e7f4      	b.n	800876c <__swsetup_r+0xb0>
 8008782:	2000      	movs	r0, #0
 8008784:	e7f7      	b.n	8008776 <__swsetup_r+0xba>
 8008786:	bf00      	nop
 8008788:	2000000c 	.word	0x2000000c
 800878c:	08009288 	.word	0x08009288
 8008790:	080092a8 	.word	0x080092a8
 8008794:	08009268 	.word	0x08009268

08008798 <abort>:
 8008798:	b508      	push	{r3, lr}
 800879a:	2006      	movs	r0, #6
 800879c:	f000 fa4c 	bl	8008c38 <raise>
 80087a0:	2001      	movs	r0, #1
 80087a2:	f7f8 fef5 	bl	8001590 <_exit>
	...

080087a8 <__sflush_r>:
 80087a8:	898a      	ldrh	r2, [r1, #12]
 80087aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087ae:	4605      	mov	r5, r0
 80087b0:	0710      	lsls	r0, r2, #28
 80087b2:	460c      	mov	r4, r1
 80087b4:	d458      	bmi.n	8008868 <__sflush_r+0xc0>
 80087b6:	684b      	ldr	r3, [r1, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	dc05      	bgt.n	80087c8 <__sflush_r+0x20>
 80087bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087be:	2b00      	cmp	r3, #0
 80087c0:	dc02      	bgt.n	80087c8 <__sflush_r+0x20>
 80087c2:	2000      	movs	r0, #0
 80087c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087ca:	2e00      	cmp	r6, #0
 80087cc:	d0f9      	beq.n	80087c2 <__sflush_r+0x1a>
 80087ce:	2300      	movs	r3, #0
 80087d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087d4:	682f      	ldr	r7, [r5, #0]
 80087d6:	602b      	str	r3, [r5, #0]
 80087d8:	d032      	beq.n	8008840 <__sflush_r+0x98>
 80087da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087dc:	89a3      	ldrh	r3, [r4, #12]
 80087de:	075a      	lsls	r2, r3, #29
 80087e0:	d505      	bpl.n	80087ee <__sflush_r+0x46>
 80087e2:	6863      	ldr	r3, [r4, #4]
 80087e4:	1ac0      	subs	r0, r0, r3
 80087e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087e8:	b10b      	cbz	r3, 80087ee <__sflush_r+0x46>
 80087ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087ec:	1ac0      	subs	r0, r0, r3
 80087ee:	2300      	movs	r3, #0
 80087f0:	4602      	mov	r2, r0
 80087f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087f4:	6a21      	ldr	r1, [r4, #32]
 80087f6:	4628      	mov	r0, r5
 80087f8:	47b0      	blx	r6
 80087fa:	1c43      	adds	r3, r0, #1
 80087fc:	89a3      	ldrh	r3, [r4, #12]
 80087fe:	d106      	bne.n	800880e <__sflush_r+0x66>
 8008800:	6829      	ldr	r1, [r5, #0]
 8008802:	291d      	cmp	r1, #29
 8008804:	d82c      	bhi.n	8008860 <__sflush_r+0xb8>
 8008806:	4a2a      	ldr	r2, [pc, #168]	; (80088b0 <__sflush_r+0x108>)
 8008808:	40ca      	lsrs	r2, r1
 800880a:	07d6      	lsls	r6, r2, #31
 800880c:	d528      	bpl.n	8008860 <__sflush_r+0xb8>
 800880e:	2200      	movs	r2, #0
 8008810:	6062      	str	r2, [r4, #4]
 8008812:	04d9      	lsls	r1, r3, #19
 8008814:	6922      	ldr	r2, [r4, #16]
 8008816:	6022      	str	r2, [r4, #0]
 8008818:	d504      	bpl.n	8008824 <__sflush_r+0x7c>
 800881a:	1c42      	adds	r2, r0, #1
 800881c:	d101      	bne.n	8008822 <__sflush_r+0x7a>
 800881e:	682b      	ldr	r3, [r5, #0]
 8008820:	b903      	cbnz	r3, 8008824 <__sflush_r+0x7c>
 8008822:	6560      	str	r0, [r4, #84]	; 0x54
 8008824:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008826:	602f      	str	r7, [r5, #0]
 8008828:	2900      	cmp	r1, #0
 800882a:	d0ca      	beq.n	80087c2 <__sflush_r+0x1a>
 800882c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008830:	4299      	cmp	r1, r3
 8008832:	d002      	beq.n	800883a <__sflush_r+0x92>
 8008834:	4628      	mov	r0, r5
 8008836:	f7ff fd41 	bl	80082bc <_free_r>
 800883a:	2000      	movs	r0, #0
 800883c:	6360      	str	r0, [r4, #52]	; 0x34
 800883e:	e7c1      	b.n	80087c4 <__sflush_r+0x1c>
 8008840:	6a21      	ldr	r1, [r4, #32]
 8008842:	2301      	movs	r3, #1
 8008844:	4628      	mov	r0, r5
 8008846:	47b0      	blx	r6
 8008848:	1c41      	adds	r1, r0, #1
 800884a:	d1c7      	bne.n	80087dc <__sflush_r+0x34>
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d0c4      	beq.n	80087dc <__sflush_r+0x34>
 8008852:	2b1d      	cmp	r3, #29
 8008854:	d001      	beq.n	800885a <__sflush_r+0xb2>
 8008856:	2b16      	cmp	r3, #22
 8008858:	d101      	bne.n	800885e <__sflush_r+0xb6>
 800885a:	602f      	str	r7, [r5, #0]
 800885c:	e7b1      	b.n	80087c2 <__sflush_r+0x1a>
 800885e:	89a3      	ldrh	r3, [r4, #12]
 8008860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008864:	81a3      	strh	r3, [r4, #12]
 8008866:	e7ad      	b.n	80087c4 <__sflush_r+0x1c>
 8008868:	690f      	ldr	r7, [r1, #16]
 800886a:	2f00      	cmp	r7, #0
 800886c:	d0a9      	beq.n	80087c2 <__sflush_r+0x1a>
 800886e:	0793      	lsls	r3, r2, #30
 8008870:	680e      	ldr	r6, [r1, #0]
 8008872:	bf08      	it	eq
 8008874:	694b      	ldreq	r3, [r1, #20]
 8008876:	600f      	str	r7, [r1, #0]
 8008878:	bf18      	it	ne
 800887a:	2300      	movne	r3, #0
 800887c:	eba6 0807 	sub.w	r8, r6, r7
 8008880:	608b      	str	r3, [r1, #8]
 8008882:	f1b8 0f00 	cmp.w	r8, #0
 8008886:	dd9c      	ble.n	80087c2 <__sflush_r+0x1a>
 8008888:	6a21      	ldr	r1, [r4, #32]
 800888a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800888c:	4643      	mov	r3, r8
 800888e:	463a      	mov	r2, r7
 8008890:	4628      	mov	r0, r5
 8008892:	47b0      	blx	r6
 8008894:	2800      	cmp	r0, #0
 8008896:	dc06      	bgt.n	80088a6 <__sflush_r+0xfe>
 8008898:	89a3      	ldrh	r3, [r4, #12]
 800889a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800889e:	81a3      	strh	r3, [r4, #12]
 80088a0:	f04f 30ff 	mov.w	r0, #4294967295
 80088a4:	e78e      	b.n	80087c4 <__sflush_r+0x1c>
 80088a6:	4407      	add	r7, r0
 80088a8:	eba8 0800 	sub.w	r8, r8, r0
 80088ac:	e7e9      	b.n	8008882 <__sflush_r+0xda>
 80088ae:	bf00      	nop
 80088b0:	20400001 	.word	0x20400001

080088b4 <_fflush_r>:
 80088b4:	b538      	push	{r3, r4, r5, lr}
 80088b6:	690b      	ldr	r3, [r1, #16]
 80088b8:	4605      	mov	r5, r0
 80088ba:	460c      	mov	r4, r1
 80088bc:	b913      	cbnz	r3, 80088c4 <_fflush_r+0x10>
 80088be:	2500      	movs	r5, #0
 80088c0:	4628      	mov	r0, r5
 80088c2:	bd38      	pop	{r3, r4, r5, pc}
 80088c4:	b118      	cbz	r0, 80088ce <_fflush_r+0x1a>
 80088c6:	6983      	ldr	r3, [r0, #24]
 80088c8:	b90b      	cbnz	r3, 80088ce <_fflush_r+0x1a>
 80088ca:	f000 f887 	bl	80089dc <__sinit>
 80088ce:	4b14      	ldr	r3, [pc, #80]	; (8008920 <_fflush_r+0x6c>)
 80088d0:	429c      	cmp	r4, r3
 80088d2:	d11b      	bne.n	800890c <_fflush_r+0x58>
 80088d4:	686c      	ldr	r4, [r5, #4]
 80088d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d0ef      	beq.n	80088be <_fflush_r+0xa>
 80088de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088e0:	07d0      	lsls	r0, r2, #31
 80088e2:	d404      	bmi.n	80088ee <_fflush_r+0x3a>
 80088e4:	0599      	lsls	r1, r3, #22
 80088e6:	d402      	bmi.n	80088ee <_fflush_r+0x3a>
 80088e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088ea:	f000 f915 	bl	8008b18 <__retarget_lock_acquire_recursive>
 80088ee:	4628      	mov	r0, r5
 80088f0:	4621      	mov	r1, r4
 80088f2:	f7ff ff59 	bl	80087a8 <__sflush_r>
 80088f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088f8:	07da      	lsls	r2, r3, #31
 80088fa:	4605      	mov	r5, r0
 80088fc:	d4e0      	bmi.n	80088c0 <_fflush_r+0xc>
 80088fe:	89a3      	ldrh	r3, [r4, #12]
 8008900:	059b      	lsls	r3, r3, #22
 8008902:	d4dd      	bmi.n	80088c0 <_fflush_r+0xc>
 8008904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008906:	f000 f908 	bl	8008b1a <__retarget_lock_release_recursive>
 800890a:	e7d9      	b.n	80088c0 <_fflush_r+0xc>
 800890c:	4b05      	ldr	r3, [pc, #20]	; (8008924 <_fflush_r+0x70>)
 800890e:	429c      	cmp	r4, r3
 8008910:	d101      	bne.n	8008916 <_fflush_r+0x62>
 8008912:	68ac      	ldr	r4, [r5, #8]
 8008914:	e7df      	b.n	80088d6 <_fflush_r+0x22>
 8008916:	4b04      	ldr	r3, [pc, #16]	; (8008928 <_fflush_r+0x74>)
 8008918:	429c      	cmp	r4, r3
 800891a:	bf08      	it	eq
 800891c:	68ec      	ldreq	r4, [r5, #12]
 800891e:	e7da      	b.n	80088d6 <_fflush_r+0x22>
 8008920:	08009288 	.word	0x08009288
 8008924:	080092a8 	.word	0x080092a8
 8008928:	08009268 	.word	0x08009268

0800892c <std>:
 800892c:	2300      	movs	r3, #0
 800892e:	b510      	push	{r4, lr}
 8008930:	4604      	mov	r4, r0
 8008932:	e9c0 3300 	strd	r3, r3, [r0]
 8008936:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800893a:	6083      	str	r3, [r0, #8]
 800893c:	8181      	strh	r1, [r0, #12]
 800893e:	6643      	str	r3, [r0, #100]	; 0x64
 8008940:	81c2      	strh	r2, [r0, #14]
 8008942:	6183      	str	r3, [r0, #24]
 8008944:	4619      	mov	r1, r3
 8008946:	2208      	movs	r2, #8
 8008948:	305c      	adds	r0, #92	; 0x5c
 800894a:	f7fc f9b3 	bl	8004cb4 <memset>
 800894e:	4b05      	ldr	r3, [pc, #20]	; (8008964 <std+0x38>)
 8008950:	6263      	str	r3, [r4, #36]	; 0x24
 8008952:	4b05      	ldr	r3, [pc, #20]	; (8008968 <std+0x3c>)
 8008954:	62a3      	str	r3, [r4, #40]	; 0x28
 8008956:	4b05      	ldr	r3, [pc, #20]	; (800896c <std+0x40>)
 8008958:	62e3      	str	r3, [r4, #44]	; 0x2c
 800895a:	4b05      	ldr	r3, [pc, #20]	; (8008970 <std+0x44>)
 800895c:	6224      	str	r4, [r4, #32]
 800895e:	6323      	str	r3, [r4, #48]	; 0x30
 8008960:	bd10      	pop	{r4, pc}
 8008962:	bf00      	nop
 8008964:	08008c71 	.word	0x08008c71
 8008968:	08008c93 	.word	0x08008c93
 800896c:	08008ccb 	.word	0x08008ccb
 8008970:	08008cef 	.word	0x08008cef

08008974 <_cleanup_r>:
 8008974:	4901      	ldr	r1, [pc, #4]	; (800897c <_cleanup_r+0x8>)
 8008976:	f000 b8af 	b.w	8008ad8 <_fwalk_reent>
 800897a:	bf00      	nop
 800897c:	080088b5 	.word	0x080088b5

08008980 <__sfmoreglue>:
 8008980:	b570      	push	{r4, r5, r6, lr}
 8008982:	2268      	movs	r2, #104	; 0x68
 8008984:	1e4d      	subs	r5, r1, #1
 8008986:	4355      	muls	r5, r2
 8008988:	460e      	mov	r6, r1
 800898a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800898e:	f7fe f9e9 	bl	8006d64 <_malloc_r>
 8008992:	4604      	mov	r4, r0
 8008994:	b140      	cbz	r0, 80089a8 <__sfmoreglue+0x28>
 8008996:	2100      	movs	r1, #0
 8008998:	e9c0 1600 	strd	r1, r6, [r0]
 800899c:	300c      	adds	r0, #12
 800899e:	60a0      	str	r0, [r4, #8]
 80089a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80089a4:	f7fc f986 	bl	8004cb4 <memset>
 80089a8:	4620      	mov	r0, r4
 80089aa:	bd70      	pop	{r4, r5, r6, pc}

080089ac <__sfp_lock_acquire>:
 80089ac:	4801      	ldr	r0, [pc, #4]	; (80089b4 <__sfp_lock_acquire+0x8>)
 80089ae:	f000 b8b3 	b.w	8008b18 <__retarget_lock_acquire_recursive>
 80089b2:	bf00      	nop
 80089b4:	200003c1 	.word	0x200003c1

080089b8 <__sfp_lock_release>:
 80089b8:	4801      	ldr	r0, [pc, #4]	; (80089c0 <__sfp_lock_release+0x8>)
 80089ba:	f000 b8ae 	b.w	8008b1a <__retarget_lock_release_recursive>
 80089be:	bf00      	nop
 80089c0:	200003c1 	.word	0x200003c1

080089c4 <__sinit_lock_acquire>:
 80089c4:	4801      	ldr	r0, [pc, #4]	; (80089cc <__sinit_lock_acquire+0x8>)
 80089c6:	f000 b8a7 	b.w	8008b18 <__retarget_lock_acquire_recursive>
 80089ca:	bf00      	nop
 80089cc:	200003c2 	.word	0x200003c2

080089d0 <__sinit_lock_release>:
 80089d0:	4801      	ldr	r0, [pc, #4]	; (80089d8 <__sinit_lock_release+0x8>)
 80089d2:	f000 b8a2 	b.w	8008b1a <__retarget_lock_release_recursive>
 80089d6:	bf00      	nop
 80089d8:	200003c2 	.word	0x200003c2

080089dc <__sinit>:
 80089dc:	b510      	push	{r4, lr}
 80089de:	4604      	mov	r4, r0
 80089e0:	f7ff fff0 	bl	80089c4 <__sinit_lock_acquire>
 80089e4:	69a3      	ldr	r3, [r4, #24]
 80089e6:	b11b      	cbz	r3, 80089f0 <__sinit+0x14>
 80089e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ec:	f7ff bff0 	b.w	80089d0 <__sinit_lock_release>
 80089f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089f4:	6523      	str	r3, [r4, #80]	; 0x50
 80089f6:	4b13      	ldr	r3, [pc, #76]	; (8008a44 <__sinit+0x68>)
 80089f8:	4a13      	ldr	r2, [pc, #76]	; (8008a48 <__sinit+0x6c>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80089fe:	42a3      	cmp	r3, r4
 8008a00:	bf04      	itt	eq
 8008a02:	2301      	moveq	r3, #1
 8008a04:	61a3      	streq	r3, [r4, #24]
 8008a06:	4620      	mov	r0, r4
 8008a08:	f000 f820 	bl	8008a4c <__sfp>
 8008a0c:	6060      	str	r0, [r4, #4]
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f000 f81c 	bl	8008a4c <__sfp>
 8008a14:	60a0      	str	r0, [r4, #8]
 8008a16:	4620      	mov	r0, r4
 8008a18:	f000 f818 	bl	8008a4c <__sfp>
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	60e0      	str	r0, [r4, #12]
 8008a20:	2104      	movs	r1, #4
 8008a22:	6860      	ldr	r0, [r4, #4]
 8008a24:	f7ff ff82 	bl	800892c <std>
 8008a28:	68a0      	ldr	r0, [r4, #8]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	2109      	movs	r1, #9
 8008a2e:	f7ff ff7d 	bl	800892c <std>
 8008a32:	68e0      	ldr	r0, [r4, #12]
 8008a34:	2202      	movs	r2, #2
 8008a36:	2112      	movs	r1, #18
 8008a38:	f7ff ff78 	bl	800892c <std>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	61a3      	str	r3, [r4, #24]
 8008a40:	e7d2      	b.n	80089e8 <__sinit+0xc>
 8008a42:	bf00      	nop
 8008a44:	08008e30 	.word	0x08008e30
 8008a48:	08008975 	.word	0x08008975

08008a4c <__sfp>:
 8008a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4e:	4607      	mov	r7, r0
 8008a50:	f7ff ffac 	bl	80089ac <__sfp_lock_acquire>
 8008a54:	4b1e      	ldr	r3, [pc, #120]	; (8008ad0 <__sfp+0x84>)
 8008a56:	681e      	ldr	r6, [r3, #0]
 8008a58:	69b3      	ldr	r3, [r6, #24]
 8008a5a:	b913      	cbnz	r3, 8008a62 <__sfp+0x16>
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f7ff ffbd 	bl	80089dc <__sinit>
 8008a62:	3648      	adds	r6, #72	; 0x48
 8008a64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	d503      	bpl.n	8008a74 <__sfp+0x28>
 8008a6c:	6833      	ldr	r3, [r6, #0]
 8008a6e:	b30b      	cbz	r3, 8008ab4 <__sfp+0x68>
 8008a70:	6836      	ldr	r6, [r6, #0]
 8008a72:	e7f7      	b.n	8008a64 <__sfp+0x18>
 8008a74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a78:	b9d5      	cbnz	r5, 8008ab0 <__sfp+0x64>
 8008a7a:	4b16      	ldr	r3, [pc, #88]	; (8008ad4 <__sfp+0x88>)
 8008a7c:	60e3      	str	r3, [r4, #12]
 8008a7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a82:	6665      	str	r5, [r4, #100]	; 0x64
 8008a84:	f000 f847 	bl	8008b16 <__retarget_lock_init_recursive>
 8008a88:	f7ff ff96 	bl	80089b8 <__sfp_lock_release>
 8008a8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a94:	6025      	str	r5, [r4, #0]
 8008a96:	61a5      	str	r5, [r4, #24]
 8008a98:	2208      	movs	r2, #8
 8008a9a:	4629      	mov	r1, r5
 8008a9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008aa0:	f7fc f908 	bl	8004cb4 <memset>
 8008aa4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008aa8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008aac:	4620      	mov	r0, r4
 8008aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ab0:	3468      	adds	r4, #104	; 0x68
 8008ab2:	e7d9      	b.n	8008a68 <__sfp+0x1c>
 8008ab4:	2104      	movs	r1, #4
 8008ab6:	4638      	mov	r0, r7
 8008ab8:	f7ff ff62 	bl	8008980 <__sfmoreglue>
 8008abc:	4604      	mov	r4, r0
 8008abe:	6030      	str	r0, [r6, #0]
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	d1d5      	bne.n	8008a70 <__sfp+0x24>
 8008ac4:	f7ff ff78 	bl	80089b8 <__sfp_lock_release>
 8008ac8:	230c      	movs	r3, #12
 8008aca:	603b      	str	r3, [r7, #0]
 8008acc:	e7ee      	b.n	8008aac <__sfp+0x60>
 8008ace:	bf00      	nop
 8008ad0:	08008e30 	.word	0x08008e30
 8008ad4:	ffff0001 	.word	0xffff0001

08008ad8 <_fwalk_reent>:
 8008ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008adc:	4606      	mov	r6, r0
 8008ade:	4688      	mov	r8, r1
 8008ae0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ae4:	2700      	movs	r7, #0
 8008ae6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008aea:	f1b9 0901 	subs.w	r9, r9, #1
 8008aee:	d505      	bpl.n	8008afc <_fwalk_reent+0x24>
 8008af0:	6824      	ldr	r4, [r4, #0]
 8008af2:	2c00      	cmp	r4, #0
 8008af4:	d1f7      	bne.n	8008ae6 <_fwalk_reent+0xe>
 8008af6:	4638      	mov	r0, r7
 8008af8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008afc:	89ab      	ldrh	r3, [r5, #12]
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d907      	bls.n	8008b12 <_fwalk_reent+0x3a>
 8008b02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b06:	3301      	adds	r3, #1
 8008b08:	d003      	beq.n	8008b12 <_fwalk_reent+0x3a>
 8008b0a:	4629      	mov	r1, r5
 8008b0c:	4630      	mov	r0, r6
 8008b0e:	47c0      	blx	r8
 8008b10:	4307      	orrs	r7, r0
 8008b12:	3568      	adds	r5, #104	; 0x68
 8008b14:	e7e9      	b.n	8008aea <_fwalk_reent+0x12>

08008b16 <__retarget_lock_init_recursive>:
 8008b16:	4770      	bx	lr

08008b18 <__retarget_lock_acquire_recursive>:
 8008b18:	4770      	bx	lr

08008b1a <__retarget_lock_release_recursive>:
 8008b1a:	4770      	bx	lr

08008b1c <__swhatbuf_r>:
 8008b1c:	b570      	push	{r4, r5, r6, lr}
 8008b1e:	460e      	mov	r6, r1
 8008b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b24:	2900      	cmp	r1, #0
 8008b26:	b096      	sub	sp, #88	; 0x58
 8008b28:	4614      	mov	r4, r2
 8008b2a:	461d      	mov	r5, r3
 8008b2c:	da08      	bge.n	8008b40 <__swhatbuf_r+0x24>
 8008b2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008b32:	2200      	movs	r2, #0
 8008b34:	602a      	str	r2, [r5, #0]
 8008b36:	061a      	lsls	r2, r3, #24
 8008b38:	d410      	bmi.n	8008b5c <__swhatbuf_r+0x40>
 8008b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b3e:	e00e      	b.n	8008b5e <__swhatbuf_r+0x42>
 8008b40:	466a      	mov	r2, sp
 8008b42:	f000 f8fb 	bl	8008d3c <_fstat_r>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	dbf1      	blt.n	8008b2e <__swhatbuf_r+0x12>
 8008b4a:	9a01      	ldr	r2, [sp, #4]
 8008b4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b54:	425a      	negs	r2, r3
 8008b56:	415a      	adcs	r2, r3
 8008b58:	602a      	str	r2, [r5, #0]
 8008b5a:	e7ee      	b.n	8008b3a <__swhatbuf_r+0x1e>
 8008b5c:	2340      	movs	r3, #64	; 0x40
 8008b5e:	2000      	movs	r0, #0
 8008b60:	6023      	str	r3, [r4, #0]
 8008b62:	b016      	add	sp, #88	; 0x58
 8008b64:	bd70      	pop	{r4, r5, r6, pc}
	...

08008b68 <__smakebuf_r>:
 8008b68:	898b      	ldrh	r3, [r1, #12]
 8008b6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b6c:	079d      	lsls	r5, r3, #30
 8008b6e:	4606      	mov	r6, r0
 8008b70:	460c      	mov	r4, r1
 8008b72:	d507      	bpl.n	8008b84 <__smakebuf_r+0x1c>
 8008b74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b78:	6023      	str	r3, [r4, #0]
 8008b7a:	6123      	str	r3, [r4, #16]
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	6163      	str	r3, [r4, #20]
 8008b80:	b002      	add	sp, #8
 8008b82:	bd70      	pop	{r4, r5, r6, pc}
 8008b84:	ab01      	add	r3, sp, #4
 8008b86:	466a      	mov	r2, sp
 8008b88:	f7ff ffc8 	bl	8008b1c <__swhatbuf_r>
 8008b8c:	9900      	ldr	r1, [sp, #0]
 8008b8e:	4605      	mov	r5, r0
 8008b90:	4630      	mov	r0, r6
 8008b92:	f7fe f8e7 	bl	8006d64 <_malloc_r>
 8008b96:	b948      	cbnz	r0, 8008bac <__smakebuf_r+0x44>
 8008b98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b9c:	059a      	lsls	r2, r3, #22
 8008b9e:	d4ef      	bmi.n	8008b80 <__smakebuf_r+0x18>
 8008ba0:	f023 0303 	bic.w	r3, r3, #3
 8008ba4:	f043 0302 	orr.w	r3, r3, #2
 8008ba8:	81a3      	strh	r3, [r4, #12]
 8008baa:	e7e3      	b.n	8008b74 <__smakebuf_r+0xc>
 8008bac:	4b0d      	ldr	r3, [pc, #52]	; (8008be4 <__smakebuf_r+0x7c>)
 8008bae:	62b3      	str	r3, [r6, #40]	; 0x28
 8008bb0:	89a3      	ldrh	r3, [r4, #12]
 8008bb2:	6020      	str	r0, [r4, #0]
 8008bb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bb8:	81a3      	strh	r3, [r4, #12]
 8008bba:	9b00      	ldr	r3, [sp, #0]
 8008bbc:	6163      	str	r3, [r4, #20]
 8008bbe:	9b01      	ldr	r3, [sp, #4]
 8008bc0:	6120      	str	r0, [r4, #16]
 8008bc2:	b15b      	cbz	r3, 8008bdc <__smakebuf_r+0x74>
 8008bc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bc8:	4630      	mov	r0, r6
 8008bca:	f000 f8c9 	bl	8008d60 <_isatty_r>
 8008bce:	b128      	cbz	r0, 8008bdc <__smakebuf_r+0x74>
 8008bd0:	89a3      	ldrh	r3, [r4, #12]
 8008bd2:	f023 0303 	bic.w	r3, r3, #3
 8008bd6:	f043 0301 	orr.w	r3, r3, #1
 8008bda:	81a3      	strh	r3, [r4, #12]
 8008bdc:	89a0      	ldrh	r0, [r4, #12]
 8008bde:	4305      	orrs	r5, r0
 8008be0:	81a5      	strh	r5, [r4, #12]
 8008be2:	e7cd      	b.n	8008b80 <__smakebuf_r+0x18>
 8008be4:	08008975 	.word	0x08008975

08008be8 <_raise_r>:
 8008be8:	291f      	cmp	r1, #31
 8008bea:	b538      	push	{r3, r4, r5, lr}
 8008bec:	4604      	mov	r4, r0
 8008bee:	460d      	mov	r5, r1
 8008bf0:	d904      	bls.n	8008bfc <_raise_r+0x14>
 8008bf2:	2316      	movs	r3, #22
 8008bf4:	6003      	str	r3, [r0, #0]
 8008bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfa:	bd38      	pop	{r3, r4, r5, pc}
 8008bfc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008bfe:	b112      	cbz	r2, 8008c06 <_raise_r+0x1e>
 8008c00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c04:	b94b      	cbnz	r3, 8008c1a <_raise_r+0x32>
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 f830 	bl	8008c6c <_getpid_r>
 8008c0c:	462a      	mov	r2, r5
 8008c0e:	4601      	mov	r1, r0
 8008c10:	4620      	mov	r0, r4
 8008c12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c16:	f000 b817 	b.w	8008c48 <_kill_r>
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d00a      	beq.n	8008c34 <_raise_r+0x4c>
 8008c1e:	1c59      	adds	r1, r3, #1
 8008c20:	d103      	bne.n	8008c2a <_raise_r+0x42>
 8008c22:	2316      	movs	r3, #22
 8008c24:	6003      	str	r3, [r0, #0]
 8008c26:	2001      	movs	r0, #1
 8008c28:	e7e7      	b.n	8008bfa <_raise_r+0x12>
 8008c2a:	2400      	movs	r4, #0
 8008c2c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c30:	4628      	mov	r0, r5
 8008c32:	4798      	blx	r3
 8008c34:	2000      	movs	r0, #0
 8008c36:	e7e0      	b.n	8008bfa <_raise_r+0x12>

08008c38 <raise>:
 8008c38:	4b02      	ldr	r3, [pc, #8]	; (8008c44 <raise+0xc>)
 8008c3a:	4601      	mov	r1, r0
 8008c3c:	6818      	ldr	r0, [r3, #0]
 8008c3e:	f7ff bfd3 	b.w	8008be8 <_raise_r>
 8008c42:	bf00      	nop
 8008c44:	2000000c 	.word	0x2000000c

08008c48 <_kill_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d07      	ldr	r5, [pc, #28]	; (8008c68 <_kill_r+0x20>)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	f7f8 fc8b 	bl	8001570 <_kill>
 8008c5a:	1c43      	adds	r3, r0, #1
 8008c5c:	d102      	bne.n	8008c64 <_kill_r+0x1c>
 8008c5e:	682b      	ldr	r3, [r5, #0]
 8008c60:	b103      	cbz	r3, 8008c64 <_kill_r+0x1c>
 8008c62:	6023      	str	r3, [r4, #0]
 8008c64:	bd38      	pop	{r3, r4, r5, pc}
 8008c66:	bf00      	nop
 8008c68:	200003bc 	.word	0x200003bc

08008c6c <_getpid_r>:
 8008c6c:	f7f8 bc78 	b.w	8001560 <_getpid>

08008c70 <__sread>:
 8008c70:	b510      	push	{r4, lr}
 8008c72:	460c      	mov	r4, r1
 8008c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c78:	f000 f894 	bl	8008da4 <_read_r>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	bfab      	itete	ge
 8008c80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c82:	89a3      	ldrhlt	r3, [r4, #12]
 8008c84:	181b      	addge	r3, r3, r0
 8008c86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c8a:	bfac      	ite	ge
 8008c8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c8e:	81a3      	strhlt	r3, [r4, #12]
 8008c90:	bd10      	pop	{r4, pc}

08008c92 <__swrite>:
 8008c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c96:	461f      	mov	r7, r3
 8008c98:	898b      	ldrh	r3, [r1, #12]
 8008c9a:	05db      	lsls	r3, r3, #23
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	4616      	mov	r6, r2
 8008ca2:	d505      	bpl.n	8008cb0 <__swrite+0x1e>
 8008ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ca8:	2302      	movs	r3, #2
 8008caa:	2200      	movs	r2, #0
 8008cac:	f000 f868 	bl	8008d80 <_lseek_r>
 8008cb0:	89a3      	ldrh	r3, [r4, #12]
 8008cb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cba:	81a3      	strh	r3, [r4, #12]
 8008cbc:	4632      	mov	r2, r6
 8008cbe:	463b      	mov	r3, r7
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cc6:	f000 b817 	b.w	8008cf8 <_write_r>

08008cca <__sseek>:
 8008cca:	b510      	push	{r4, lr}
 8008ccc:	460c      	mov	r4, r1
 8008cce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cd2:	f000 f855 	bl	8008d80 <_lseek_r>
 8008cd6:	1c43      	adds	r3, r0, #1
 8008cd8:	89a3      	ldrh	r3, [r4, #12]
 8008cda:	bf15      	itete	ne
 8008cdc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008cde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ce2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ce6:	81a3      	strheq	r3, [r4, #12]
 8008ce8:	bf18      	it	ne
 8008cea:	81a3      	strhne	r3, [r4, #12]
 8008cec:	bd10      	pop	{r4, pc}

08008cee <__sclose>:
 8008cee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cf2:	f000 b813 	b.w	8008d1c <_close_r>
	...

08008cf8 <_write_r>:
 8008cf8:	b538      	push	{r3, r4, r5, lr}
 8008cfa:	4d07      	ldr	r5, [pc, #28]	; (8008d18 <_write_r+0x20>)
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	4608      	mov	r0, r1
 8008d00:	4611      	mov	r1, r2
 8008d02:	2200      	movs	r2, #0
 8008d04:	602a      	str	r2, [r5, #0]
 8008d06:	461a      	mov	r2, r3
 8008d08:	f7f8 fc69 	bl	80015de <_write>
 8008d0c:	1c43      	adds	r3, r0, #1
 8008d0e:	d102      	bne.n	8008d16 <_write_r+0x1e>
 8008d10:	682b      	ldr	r3, [r5, #0]
 8008d12:	b103      	cbz	r3, 8008d16 <_write_r+0x1e>
 8008d14:	6023      	str	r3, [r4, #0]
 8008d16:	bd38      	pop	{r3, r4, r5, pc}
 8008d18:	200003bc 	.word	0x200003bc

08008d1c <_close_r>:
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	4d06      	ldr	r5, [pc, #24]	; (8008d38 <_close_r+0x1c>)
 8008d20:	2300      	movs	r3, #0
 8008d22:	4604      	mov	r4, r0
 8008d24:	4608      	mov	r0, r1
 8008d26:	602b      	str	r3, [r5, #0]
 8008d28:	f7f8 fc75 	bl	8001616 <_close>
 8008d2c:	1c43      	adds	r3, r0, #1
 8008d2e:	d102      	bne.n	8008d36 <_close_r+0x1a>
 8008d30:	682b      	ldr	r3, [r5, #0]
 8008d32:	b103      	cbz	r3, 8008d36 <_close_r+0x1a>
 8008d34:	6023      	str	r3, [r4, #0]
 8008d36:	bd38      	pop	{r3, r4, r5, pc}
 8008d38:	200003bc 	.word	0x200003bc

08008d3c <_fstat_r>:
 8008d3c:	b538      	push	{r3, r4, r5, lr}
 8008d3e:	4d07      	ldr	r5, [pc, #28]	; (8008d5c <_fstat_r+0x20>)
 8008d40:	2300      	movs	r3, #0
 8008d42:	4604      	mov	r4, r0
 8008d44:	4608      	mov	r0, r1
 8008d46:	4611      	mov	r1, r2
 8008d48:	602b      	str	r3, [r5, #0]
 8008d4a:	f7f8 fc70 	bl	800162e <_fstat>
 8008d4e:	1c43      	adds	r3, r0, #1
 8008d50:	d102      	bne.n	8008d58 <_fstat_r+0x1c>
 8008d52:	682b      	ldr	r3, [r5, #0]
 8008d54:	b103      	cbz	r3, 8008d58 <_fstat_r+0x1c>
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	bd38      	pop	{r3, r4, r5, pc}
 8008d5a:	bf00      	nop
 8008d5c:	200003bc 	.word	0x200003bc

08008d60 <_isatty_r>:
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	4d06      	ldr	r5, [pc, #24]	; (8008d7c <_isatty_r+0x1c>)
 8008d64:	2300      	movs	r3, #0
 8008d66:	4604      	mov	r4, r0
 8008d68:	4608      	mov	r0, r1
 8008d6a:	602b      	str	r3, [r5, #0]
 8008d6c:	f7f8 fc6f 	bl	800164e <_isatty>
 8008d70:	1c43      	adds	r3, r0, #1
 8008d72:	d102      	bne.n	8008d7a <_isatty_r+0x1a>
 8008d74:	682b      	ldr	r3, [r5, #0]
 8008d76:	b103      	cbz	r3, 8008d7a <_isatty_r+0x1a>
 8008d78:	6023      	str	r3, [r4, #0]
 8008d7a:	bd38      	pop	{r3, r4, r5, pc}
 8008d7c:	200003bc 	.word	0x200003bc

08008d80 <_lseek_r>:
 8008d80:	b538      	push	{r3, r4, r5, lr}
 8008d82:	4d07      	ldr	r5, [pc, #28]	; (8008da0 <_lseek_r+0x20>)
 8008d84:	4604      	mov	r4, r0
 8008d86:	4608      	mov	r0, r1
 8008d88:	4611      	mov	r1, r2
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	602a      	str	r2, [r5, #0]
 8008d8e:	461a      	mov	r2, r3
 8008d90:	f7f8 fc68 	bl	8001664 <_lseek>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d102      	bne.n	8008d9e <_lseek_r+0x1e>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	b103      	cbz	r3, 8008d9e <_lseek_r+0x1e>
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	200003bc 	.word	0x200003bc

08008da4 <_read_r>:
 8008da4:	b538      	push	{r3, r4, r5, lr}
 8008da6:	4d07      	ldr	r5, [pc, #28]	; (8008dc4 <_read_r+0x20>)
 8008da8:	4604      	mov	r4, r0
 8008daa:	4608      	mov	r0, r1
 8008dac:	4611      	mov	r1, r2
 8008dae:	2200      	movs	r2, #0
 8008db0:	602a      	str	r2, [r5, #0]
 8008db2:	461a      	mov	r2, r3
 8008db4:	f7f8 fbf6 	bl	80015a4 <_read>
 8008db8:	1c43      	adds	r3, r0, #1
 8008dba:	d102      	bne.n	8008dc2 <_read_r+0x1e>
 8008dbc:	682b      	ldr	r3, [r5, #0]
 8008dbe:	b103      	cbz	r3, 8008dc2 <_read_r+0x1e>
 8008dc0:	6023      	str	r3, [r4, #0]
 8008dc2:	bd38      	pop	{r3, r4, r5, pc}
 8008dc4:	200003bc 	.word	0x200003bc

08008dc8 <_init>:
 8008dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dca:	bf00      	nop
 8008dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dce:	bc08      	pop	{r3}
 8008dd0:	469e      	mov	lr, r3
 8008dd2:	4770      	bx	lr

08008dd4 <_fini>:
 8008dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd6:	bf00      	nop
 8008dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dda:	bc08      	pop	{r3}
 8008ddc:	469e      	mov	lr, r3
 8008dde:	4770      	bx	lr
