Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  9 12:37:29 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file input_handler_control_sets_placed.rpt
| Design       : input_handler
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | reloadD1      | led[3]_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reloadL0      | led[3]_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reloadR1      | led[3]_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reloadU1      | led[3]_i_1_n_0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |               | reloadL[18]_i_1_n_0 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | reloadD       | reloadD[18]_i_1_n_0 |                3 |             19 |         6.33 |
|  clk_IBUF_BUFG | reloadR       | reloadR[18]_i_1_n_0 |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG | reloadU       | reloadU[18]_i_1_n_0 |                6 |             19 |         3.17 |
+----------------+---------------+---------------------+------------------+----------------+--------------+


