 
****************************************
Report : clock timing
        -type summary
Design : top
Version: V-2023.12-SP5
Date   : Wed Apr 23 15:05:20 2025
****************************************

  Clock: core_clk
----------------------------------------------------------------------------
  Maximum setup launch latency:
      deHuffer_ibuff_count_reg_0_/CLK                        0.20      wr-+

  Minimum setup capture latency:
      deHuffer_ibuff_count_reg_0_/CLK                        0.20      wr-+

  Minimum hold launch latency:
      deHuffer_ibuff_count_reg_0_/CLK                        0.20      br-+

  Maximum hold capture latency:
      deHuffer_ibuff_count_reg_0_/CLK                        0.20      br-+

  Maximum active transition:
      deHuffer_ibuff_count_reg_0_/CLK                        0.08      wr-+

  Minimum active transition:
      deHuffer_ibuff_count_reg_0_/CLK                        0.08      wr-+

  Maximum setup skew:
      deHuffer_block_buff_clear_reg/CLK                                wr-+
      deHuffer_block_buff_clear_reg/CLK                      0.00      wr-+

  Maximum hold skew:
      deHuffer_block_buff_clear_reg/CLK                                br-+
      deHuffer_block_buff_clear_reg/CLK                      0.00      br-+
----------------------------------------------------------------------------

1
