$date
	Sat Dec 24 22:40:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q2_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module qtb $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 3 % next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
0$
0#
0"
0!
$end
#5
b110 %
b1 &
1"
#10
0"
#15
b110 &
1"
#20
0"
#25
1"
#30
b101 %
1!
0"
1#
#35
b11 %
b101 &
1"
#40
b100 %
0!
0"
0#
#45
b110 %
1!
b100 &
1"
#50
b101 %
0!
0"
1#
#55
b11 %
1!
b101 &
1"
#60
b100 %
0!
0"
0#
#65
b110 %
1!
b100 &
1"
#70
0"
#75
0!
b110 &
1"
#80
b101 %
1!
0"
1#
#85
b11 %
b101 &
1"
#90
0"
#95
0!
b11 &
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
b100 %
1!
0"
0#
#125
b110 %
b100 &
1"
#130
b101 %
0!
0"
1#
#135
b11 %
1!
b101 &
1"
#140
b100 %
0!
0"
0#
#145
b110 %
1!
b100 &
1"
#150
b101 %
0!
0"
1#
#155
b11 %
1!
b101 &
1"
#160
0"
#165
0!
b11 &
1"
#170
0"
#175
1"
#180
b100 %
1!
0"
0#
#185
b110 %
b100 &
1"
#190
0"
#195
0!
b110 &
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
b101 %
1!
0"
1#
#235
b11 %
b101 &
1"
#240
0"
#245
0!
b11 &
1"
#250
0"
#255
1"
#260
0"
