# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 190306305 # Weave simulation time
 time: # Simulator time breakdown
  init: 406499365871
  bound: 7353286287
  weave: 302581504
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 12035 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 120350001 # Simulated unhalted cycles
   cCycles: 7223535 # Cycles due to contention stalls
   instrs: 100001091 # Simulated instructions
   uops: 119723789 # Retired micro-ops
   bbls: 21960648 # Basic blocks
   approxInstrs: 222727 # Instrs with approx uop decoding
   mispredBranches: 1076804 # Mispredicted branches
   condBranches: 17159004 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 24407222 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 1893939 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 679094 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 3907 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 8864642 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22762782 # Filtered GETS hits
   fhGETX: 15899154 # Filtered GETX hits
   hGETS: 1864997 # GETS hits
   hGETX: 1007650 # GETX hits
   mGETS: 1519575 # GETS misses
   mGETXIM: 1935771 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 2740 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 99577284 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 1125870 # GETS hits
   hGETX: 1194661 # GETX hits
   mGETS: 1072799 # GETS misses
   mGETXIM: 741110 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1834918 # Clean evictions (from lower level)
   PUTX: 2291852 # Dirty evictions (from lower level)
   INV: 13708 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 67097526 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 871605 # GETS hits
   hGETX: 680485 # GETX hits
   mGETS: 201194 # GETS misses
   mGETXIM: 60625 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 887291 # Clean evictions (from lower level)
   PUTX: 908814 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 23563710 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 66688 # Read requests
   wr: 18840 # Write requests
   rdlat: 8962502 # Total latency experienced by read requests
   wrlat: 2753795 # Total latency experienced by write requests
   rdhits: 27 # Read row hits
   wrhits: 25 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 6
    13: 64118
    14: 664
    15: 600
    16: 238
    17: 46
    18: 58
    19: 53
    20: 58
    21: 49
    22: 45
    23: 44
    24: 35
    25: 39
    26: 32
    27: 19
    28: 22
    29: 25
    30: 37
    31: 38
    32: 39
    33: 48
    34: 34
    35: 50
    36: 41
    37: 43
    38: 52
    39: 27
    40: 25
    41: 39
    42: 34
    43: 18
    44: 2
    45: 2
    46: 3
    47: 1
    48: 2
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 63978 # Read requests
   wr: 18436 # Write requests
   rdlat: 8600761 # Total latency experienced by read requests
   wrlat: 2708628 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 28 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 0
    13: 61570
    14: 616
    15: 541
    16: 241
    17: 38
    18: 49
    19: 46
    20: 47
    21: 38
    22: 43
    23: 34
    24: 39
    25: 37
    26: 27
    27: 28
    28: 21
    29: 33
    30: 42
    31: 38
    32: 43
    33: 35
    34: 41
    35: 42
    36: 37
    37: 43
    38: 42
    39: 33
    40: 41
    41: 25
    42: 43
    43: 10
    44: 1
    45: 3
    46: 5
    47: 3
    48: 0
    49: 0
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 67117 # Read requests
   wr: 18984 # Write requests
   rdlat: 9019109 # Total latency experienced by read requests
   wrlat: 2784647 # Total latency experienced by write requests
   rdhits: 18 # Read row hits
   wrhits: 30 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 64591
    14: 638
    15: 618
    16: 217
    17: 39
    18: 53
    19: 55
    20: 57
    21: 55
    22: 43
    23: 30
    24: 47
    25: 33
    26: 24
    27: 24
    28: 32
    29: 28
    30: 33
    31: 38
    32: 35
    33: 32
    34: 43
    35: 46
    36: 44
    37: 43
    38: 38
    39: 32
    40: 42
    41: 35
    42: 46
    43: 15
    44: 1
    45: 3
    46: 2
    47: 3
    48: 0
    49: 0
    50: 0
    51: 2
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 64036 # Read requests
   wr: 18325 # Write requests
   rdlat: 8601164 # Total latency experienced by read requests
   wrlat: 2692627 # Total latency experienced by write requests
   rdhits: 32 # Read row hits
   wrhits: 35 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 3
    12: 4
    13: 61685
    14: 594
    15: 534
    16: 218
    17: 49
    18: 36
    19: 68
    20: 44
    21: 31
    22: 41
    23: 41
    24: 34
    25: 37
    26: 35
    27: 36
    28: 28
    29: 40
    30: 27
    31: 37
    32: 33
    33: 46
    34: 30
    35: 35
    36: 30
    37: 46
    38: 31
    39: 39
    40: 35
    41: 36
    42: 33
    43: 7
    44: 3
    45: 3
    46: 2
    47: 1
    48: 1
    49: 1
    50: 1
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 12035
  rqSzHist: # Run queue size histogram
   0: 12035
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 120350001
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001091
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
