// Seed: 76161981
`default_nettype wire
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  generate
    logic id_4 = id_3;
    logic id_5 = id_4;
  endgenerate
endmodule
