
Master_Micro_Testing.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000016  00800100  00000826  000008ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000826  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000006  00800116  00800116  000008d0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000008d0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000900  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b8  00000000  00000000  0000093c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002946  00000000  00000000  00000af4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fe0  00000000  00000000  0000343a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000feb  00000000  00000000  0000441a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000069c  00000000  00000000  00005408  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bf7  00000000  00000000  00005aa4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000223a  00000000  00000000  0000669b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e0  00000000  00000000  000088d5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	29 c0       	rjmp	.+82     	; 0x54 <__ctors_end>
   2:	43 c0       	rjmp	.+134    	; 0x8a <__bad_interrupt>
   4:	42 c0       	rjmp	.+132    	; 0x8a <__bad_interrupt>
   6:	41 c0       	rjmp	.+130    	; 0x8a <__bad_interrupt>
   8:	40 c0       	rjmp	.+128    	; 0x8a <__bad_interrupt>
   a:	3f c0       	rjmp	.+126    	; 0x8a <__bad_interrupt>
   c:	3e c0       	rjmp	.+124    	; 0x8a <__bad_interrupt>
   e:	3d c0       	rjmp	.+122    	; 0x8a <__bad_interrupt>
  10:	3c c0       	rjmp	.+120    	; 0x8a <__bad_interrupt>
  12:	3b c0       	rjmp	.+118    	; 0x8a <__bad_interrupt>
  14:	3a c0       	rjmp	.+116    	; 0x8a <__bad_interrupt>
  16:	c6 c1       	rjmp	.+908    	; 0x3a4 <__vector_11>
  18:	38 c0       	rjmp	.+112    	; 0x8a <__bad_interrupt>
  1a:	37 c0       	rjmp	.+110    	; 0x8a <__bad_interrupt>
  1c:	36 c0       	rjmp	.+108    	; 0x8a <__bad_interrupt>
  1e:	35 c0       	rjmp	.+106    	; 0x8a <__bad_interrupt>
  20:	34 c0       	rjmp	.+104    	; 0x8a <__bad_interrupt>
  22:	33 c0       	rjmp	.+102    	; 0x8a <__bad_interrupt>
  24:	32 c0       	rjmp	.+100    	; 0x8a <__bad_interrupt>
  26:	31 c0       	rjmp	.+98     	; 0x8a <__bad_interrupt>
  28:	30 c0       	rjmp	.+96     	; 0x8a <__bad_interrupt>
  2a:	2f c0       	rjmp	.+94     	; 0x8a <__bad_interrupt>
  2c:	2e c0       	rjmp	.+92     	; 0x8a <__bad_interrupt>
  2e:	2d c0       	rjmp	.+90     	; 0x8a <__bad_interrupt>
  30:	2c c0       	rjmp	.+88     	; 0x8a <__bad_interrupt>
  32:	2b c0       	rjmp	.+86     	; 0x8a <__bad_interrupt>
  34:	44 c0       	rjmp	.+136    	; 0xbe <readADC+0xe>
  36:	46 c0       	rjmp	.+140    	; 0xc4 <readADC+0x14>
  38:	49 c0       	rjmp	.+146    	; 0xcc <readADC+0x1c>
  3a:	4c c0       	rjmp	.+152    	; 0xd4 <readADC+0x24>
  3c:	4f c0       	rjmp	.+158    	; 0xdc <readADC+0x2c>
  3e:	52 c0       	rjmp	.+164    	; 0xe4 <readADC+0x34>
  40:	55 c0       	rjmp	.+170    	; 0xec <readADC+0x3c>
  42:	58 c0       	rjmp	.+176    	; 0xf4 <readADC+0x44>
  44:	86 c0       	rjmp	.+268    	; 0x152 <set_multiplexer_channel_with_pins+0x1a>
  46:	a8 c0       	rjmp	.+336    	; 0x198 <set_multiplexer_channel_with_pins+0x60>
  48:	c7 c0       	rjmp	.+398    	; 0x1d8 <set_multiplexer_channel_with_pins+0xa0>
  4a:	e7 c0       	rjmp	.+462    	; 0x21a <set_multiplexer_channel_with_pins+0xe2>
  4c:	05 c1       	rjmp	.+522    	; 0x258 <set_multiplexer_channel_with_pins+0x120>
  4e:	26 c1       	rjmp	.+588    	; 0x29c <set_multiplexer_channel_with_pins+0x164>
  50:	44 c1       	rjmp	.+648    	; 0x2da <set_multiplexer_channel_with_pins+0x1a2>
  52:	63 c1       	rjmp	.+710    	; 0x31a <set_multiplexer_channel_with_pins+0x1e2>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf ef       	ldi	r28, 0xFF	; 255
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	11 e0       	ldi	r17, 0x01	; 1
  62:	a0 e0       	ldi	r26, 0x00	; 0
  64:	b1 e0       	ldi	r27, 0x01	; 1
  66:	e6 e2       	ldi	r30, 0x26	; 38
  68:	f8 e0       	ldi	r31, 0x08	; 8
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a6 31       	cpi	r26, 0x16	; 22
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	21 e0       	ldi	r18, 0x01	; 1
  78:	a6 e1       	ldi	r26, 0x16	; 22
  7a:	b1 e0       	ldi	r27, 0x01	; 1
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ac 31       	cpi	r26, 0x1C	; 28
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	8c d1       	rcall	.+792    	; 0x3a0 <main>
  88:	cc c3       	rjmp	.+1944   	; 0x822 <_exit>

0000008a <__bad_interrupt>:
  8a:	ba cf       	rjmp	.-140    	; 0x0 <__vectors>

0000008c <ADC2DAC>:
{
	//Define local variables.
	uint16_t dac_value;
	
	//Convert the ADC value to a DAC value.
	dac_value = round(4095./1023.*adc_value);
  8c:	bc 01       	movw	r22, r24
  8e:	80 e0       	ldi	r24, 0x00	; 0
  90:	90 e0       	ldi	r25, 0x00	; 0
  92:	63 d2       	rcall	.+1222   	; 0x55a <__floatunsisf>
  94:	26 e0       	ldi	r18, 0x06	; 6
  96:	38 e1       	ldi	r19, 0x18	; 24
  98:	40 e8       	ldi	r20, 0x80	; 128
  9a:	50 e4       	ldi	r21, 0x40	; 64
  9c:	17 d3       	rcall	.+1582   	; 0x6cc <__mulsf3>
  9e:	79 d3       	rcall	.+1778   	; 0x792 <round>
  a0:	30 d2       	rcall	.+1120   	; 0x502 <__fixunssfsi>
	{
		dac_value = 0;					//Set the DAC value to the minimum acceptable value.
	}
	
	//Return the constrained DAC value.
	return dac_value;
  a2:	cb 01       	movw	r24, r22
  a4:	61 15       	cp	r22, r1
  a6:	70 41       	sbci	r23, 0x10	; 16
  a8:	10 f0       	brcs	.+4      	; 0xae <ADC2DAC+0x22>
  aa:	8f ef       	ldi	r24, 0xFF	; 255
  ac:	9f e0       	ldi	r25, 0x0F	; 15
}
  ae:	08 95       	ret

000000b0 <readADC>:

//Implement a function to read from an ADC channel.
unsigned int readADC( unsigned int channel_num )
{
	//Determine the correct bit pattern to send to the ADMUX register based on the desired channel number.
	switch ( channel_num )
  b0:	88 30       	cpi	r24, 0x08	; 8
  b2:	91 05       	cpc	r25, r1
  b4:	10 f5       	brcc	.+68     	; 0xfa <readADC+0x4a>
  b6:	fc 01       	movw	r30, r24
  b8:	e6 5e       	subi	r30, 0xE6	; 230
  ba:	ff 4f       	sbci	r31, 0xFF	; 255
  bc:	09 94       	ijmp
	{
	case 0 :
		ADMUX  = 0b00000000;
  be:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
  c2:	1b c0       	rjmp	.+54     	; 0xfa <readADC+0x4a>
	case 1 :
		ADMUX  = 0b00000001;
  c4:	81 e0       	ldi	r24, 0x01	; 1
  c6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
  ca:	17 c0       	rjmp	.+46     	; 0xfa <readADC+0x4a>
	case 2 :
		ADMUX  = 0b00000010;
  cc:	82 e0       	ldi	r24, 0x02	; 2
  ce:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
  d2:	13 c0       	rjmp	.+38     	; 0xfa <readADC+0x4a>
	case 3 :
		ADMUX  = 0b00000011;
  d4:	83 e0       	ldi	r24, 0x03	; 3
  d6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
  da:	0f c0       	rjmp	.+30     	; 0xfa <readADC+0x4a>
	case 4 :
		ADMUX  = 0b00000100;	
  dc:	84 e0       	ldi	r24, 0x04	; 4
  de:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
  e2:	0b c0       	rjmp	.+22     	; 0xfa <readADC+0x4a>
	case 5 :
		ADMUX  = 0b00000101;
  e4:	85 e0       	ldi	r24, 0x05	; 5
  e6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
  ea:	07 c0       	rjmp	.+14     	; 0xfa <readADC+0x4a>
	case 6 :
		ADMUX  = 0b00000110;	
  ec:	86 e0       	ldi	r24, 0x06	; 6
  ee:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
  f2:	03 c0       	rjmp	.+6      	; 0xfa <readADC+0x4a>
	case 7 :
		ADMUX  = 0b00000111;	
  f4:	87 e0       	ldi	r24, 0x07	; 7
  f6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
		break;
	}
	
	//Retrieve the current ADC value at the specified channel.
	ADCSRA = ADCSRA | 0b01000000;						// Start AD conversion.  Sets bit 7 to 1 and leaves all other bits the same.
  fa:	ea e7       	ldi	r30, 0x7A	; 122
  fc:	f0 e0       	ldi	r31, 0x00	; 0
  fe:	80 81       	ld	r24, Z
 100:	80 64       	ori	r24, 0x40	; 64
 102:	80 83       	st	Z, r24
	while ((ADCSRA & 0b01000000) == 0b01000000);		// Wait while AD conversion is executed.  Waits until bit 7 is set to 1.
 104:	80 81       	ld	r24, Z
 106:	86 fd       	sbrc	r24, 6
 108:	fd cf       	rjmp	.-6      	; 0x104 <readADC+0x54>
	return ADCW;										//[0-1023] ADC value.
 10a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
 10e:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
	
}
 112:	08 95       	ret

00000114 <write2DAC>:

//Implement a function to write to the DAC.
void write2DAC(unsigned int value_to_write)
{
 114:	cf 93       	push	r28
 116:	df 93       	push	r29
 118:	ec 01       	movw	r28, r24
	unsigned char			spi_data_0;
	unsigned char			spi_data_1;
	
	//Convert the ADC data to a form that the DAC will recognize.
	spi_data_0 = 0x00;										//Zero spi_data_0.
	spi_data_0 = (value_to_write & 0x0F00) >> 8;			//Set up the first byte to write by mapping bits 8-11 to the lower 4 bit positions.
 11a:	88 27       	eor	r24, r24
 11c:	9f 70       	andi	r25, 0x0F	; 15
	spi_data_0 = spi_data_0 + 0b00110000;					//Now add the upper 4 DAC control bits.
	spi_data_1 = (value_to_write & 0xFF);					//Setup the second byte to write by mapping bits 0-7 to the lower 8 bit positions.

	//Write the ADC data to the DAC.
	cbi(PORTB, 2);								// Activate the chip - set chip select to zero
 11e:	2a 98       	cbi	0x05, 2	; 5
	spi_write(spi_data_0);					// Write/Read first byte
 120:	80 e3       	ldi	r24, 0x30	; 48
 122:	89 0f       	add	r24, r25
 124:	d0 d1       	rcall	.+928    	; 0x4c6 <spi_write>
	spi_write(spi_data_1);  				// Write/Read second byte
 126:	8c 2f       	mov	r24, r28
 128:	ce d1       	rcall	.+924    	; 0x4c6 <spi_write>
	sbi(PORTB, 2);								// Release the chip  - set chip select to one
 12a:	2a 9a       	sbi	0x05, 2	; 5
		
	//Cycle the LDAC.
	cbi(PORTB, 1);			//Set the LDAC low.
 12c:	29 98       	cbi	0x05, 1	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 12e:	00 c0       	rjmp	.+0      	; 0x130 <write2DAC+0x1c>
	_delay_ms(0.0001);		//Wait the specified LDAC duration.
	sbi(PORTB, 1);			//Set the LDAC high.
 130:	29 9a       	sbi	0x05, 1	; 5
	
}
 132:	df 91       	pop	r29
 134:	cf 91       	pop	r28
 136:	08 95       	ret

00000138 <set_multiplexer_channel_with_pins>:

//Implement a function to set the channel of an 8 channel multiplexer on an arbitrary port with arbitrary pins.
void set_multiplexer_channel_with_pins( unsigned char * port_num, unsigned char * pin_nums, unsigned char channel_num )
{
 138:	cf 93       	push	r28
 13a:	df 93       	push	r29
 13c:	dc 01       	movw	r26, r24
 13e:	eb 01       	movw	r28, r22
	
	//Determine the correct pin pattern to set to achieve this channel.
	switch ( channel_num )
 140:	50 e0       	ldi	r21, 0x00	; 0
 142:	48 30       	cpi	r20, 0x08	; 8
 144:	51 05       	cpc	r21, r1
 146:	08 f0       	brcs	.+2      	; 0x14a <set_multiplexer_channel_with_pins+0x12>
 148:	05 c1       	rjmp	.+522    	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
 14a:	fa 01       	movw	r30, r20
 14c:	ee 5d       	subi	r30, 0xDE	; 222
 14e:	ff 4f       	sbci	r31, 0xFF	; 255
 150:	09 94       	ijmp
	{
		sbi(*port_num, pin_num);							//Set the pin state high.
	}
	else
	{
		cbi(*port_num, pin_num);							//Set the pin state low.
 152:	41 e0       	ldi	r20, 0x01	; 1
 154:	50 e0       	ldi	r21, 0x00	; 0
 156:	ca 01       	movw	r24, r20
 158:	08 80       	ld	r0, Y
 15a:	02 c0       	rjmp	.+4      	; 0x160 <set_multiplexer_channel_with_pins+0x28>
 15c:	88 0f       	add	r24, r24
 15e:	99 1f       	adc	r25, r25
 160:	0a 94       	dec	r0
 162:	e2 f7       	brpl	.-8      	; 0x15c <set_multiplexer_channel_with_pins+0x24>
 164:	80 95       	com	r24
 166:	2c 91       	ld	r18, X
 168:	98 2f       	mov	r25, r24
 16a:	92 23       	and	r25, r18
 16c:	9c 93       	st	X, r25
 16e:	9a 01       	movw	r18, r20
 170:	09 80       	ldd	r0, Y+1	; 0x01
 172:	02 c0       	rjmp	.+4      	; 0x178 <set_multiplexer_channel_with_pins+0x40>
 174:	22 0f       	add	r18, r18
 176:	33 1f       	adc	r19, r19
 178:	0a 94       	dec	r0
 17a:	e2 f7       	brpl	.-8      	; 0x174 <set_multiplexer_channel_with_pins+0x3c>
 17c:	82 2f       	mov	r24, r18
 17e:	80 95       	com	r24
 180:	89 23       	and	r24, r25
 182:	8c 93       	st	X, r24
 184:	0a 80       	ldd	r0, Y+2	; 0x02
 186:	02 c0       	rjmp	.+4      	; 0x18c <set_multiplexer_channel_with_pins+0x54>
 188:	44 0f       	add	r20, r20
 18a:	55 1f       	adc	r21, r21
 18c:	0a 94       	dec	r0
 18e:	e2 f7       	brpl	.-8      	; 0x188 <set_multiplexer_channel_with_pins+0x50>
 190:	40 95       	com	r20
 192:	84 23       	and	r24, r20
 194:	8c 93       	st	X, r24
 196:	de c0       	rjmp	.+444    	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
void set_pin_state( unsigned char * port_num, unsigned char pin_num, unsigned char pin_state)
{
	//Determine whether to set the pin low or high.
	if (pin_state)										//If the desired pin state is high...
	{
		sbi(*port_num, pin_num);							//Set the pin state high.
 198:	21 e0       	ldi	r18, 0x01	; 1
 19a:	30 e0       	ldi	r19, 0x00	; 0
 19c:	c9 01       	movw	r24, r18
 19e:	08 80       	ld	r0, Y
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <set_multiplexer_channel_with_pins+0x6e>
 1a2:	88 0f       	add	r24, r24
 1a4:	99 1f       	adc	r25, r25
 1a6:	0a 94       	dec	r0
 1a8:	e2 f7       	brpl	.-8      	; 0x1a2 <set_multiplexer_channel_with_pins+0x6a>
 1aa:	9c 91       	ld	r25, X
 1ac:	89 2b       	or	r24, r25
 1ae:	8c 93       	st	X, r24
	}
	else
	{
		cbi(*port_num, pin_num);							//Set the pin state low.
 1b0:	a9 01       	movw	r20, r18
 1b2:	09 80       	ldd	r0, Y+1	; 0x01
 1b4:	02 c0       	rjmp	.+4      	; 0x1ba <set_multiplexer_channel_with_pins+0x82>
 1b6:	44 0f       	add	r20, r20
 1b8:	55 1f       	adc	r21, r21
 1ba:	0a 94       	dec	r0
 1bc:	e2 f7       	brpl	.-8      	; 0x1b6 <set_multiplexer_channel_with_pins+0x7e>
 1be:	40 95       	com	r20
 1c0:	84 23       	and	r24, r20
 1c2:	8c 93       	st	X, r24
 1c4:	0a 80       	ldd	r0, Y+2	; 0x02
 1c6:	02 c0       	rjmp	.+4      	; 0x1cc <set_multiplexer_channel_with_pins+0x94>
 1c8:	22 0f       	add	r18, r18
 1ca:	33 1f       	adc	r19, r19
 1cc:	0a 94       	dec	r0
 1ce:	e2 f7       	brpl	.-8      	; 0x1c8 <set_multiplexer_channel_with_pins+0x90>
 1d0:	20 95       	com	r18
 1d2:	82 23       	and	r24, r18
 1d4:	8c 93       	st	X, r24
 1d6:	be c0       	rjmp	.+380    	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
 1d8:	81 e0       	ldi	r24, 0x01	; 1
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	9c 01       	movw	r18, r24
 1de:	08 80       	ld	r0, Y
 1e0:	02 c0       	rjmp	.+4      	; 0x1e6 <set_multiplexer_channel_with_pins+0xae>
 1e2:	22 0f       	add	r18, r18
 1e4:	33 1f       	adc	r19, r19
 1e6:	0a 94       	dec	r0
 1e8:	e2 f7       	brpl	.-8      	; 0x1e2 <set_multiplexer_channel_with_pins+0xaa>
 1ea:	20 95       	com	r18
 1ec:	3c 91       	ld	r19, X
 1ee:	42 2f       	mov	r20, r18
 1f0:	43 23       	and	r20, r19
 1f2:	4c 93       	st	X, r20
void set_pin_state( unsigned char * port_num, unsigned char pin_num, unsigned char pin_state)
{
	//Determine whether to set the pin low or high.
	if (pin_state)										//If the desired pin state is high...
	{
		sbi(*port_num, pin_num);							//Set the pin state high.
 1f4:	9c 01       	movw	r18, r24
 1f6:	09 80       	ldd	r0, Y+1	; 0x01
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <set_multiplexer_channel_with_pins+0xc6>
 1fa:	22 0f       	add	r18, r18
 1fc:	33 1f       	adc	r19, r19
 1fe:	0a 94       	dec	r0
 200:	e2 f7       	brpl	.-8      	; 0x1fa <set_multiplexer_channel_with_pins+0xc2>
 202:	24 2b       	or	r18, r20
 204:	2c 93       	st	X, r18
	}
	else
	{
		cbi(*port_num, pin_num);							//Set the pin state low.
 206:	0a 80       	ldd	r0, Y+2	; 0x02
 208:	02 c0       	rjmp	.+4      	; 0x20e <set_multiplexer_channel_with_pins+0xd6>
 20a:	88 0f       	add	r24, r24
 20c:	99 1f       	adc	r25, r25
 20e:	0a 94       	dec	r0
 210:	e2 f7       	brpl	.-8      	; 0x20a <set_multiplexer_channel_with_pins+0xd2>
 212:	80 95       	com	r24
 214:	82 23       	and	r24, r18
 216:	8c 93       	st	X, r24
 218:	9d c0       	rjmp	.+314    	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
void set_pin_state( unsigned char * port_num, unsigned char pin_num, unsigned char pin_state)
{
	//Determine whether to set the pin low or high.
	if (pin_state)										//If the desired pin state is high...
	{
		sbi(*port_num, pin_num);							//Set the pin state high.
 21a:	81 e0       	ldi	r24, 0x01	; 1
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	9c 01       	movw	r18, r24
 220:	08 80       	ld	r0, Y
 222:	02 c0       	rjmp	.+4      	; 0x228 <set_multiplexer_channel_with_pins+0xf0>
 224:	22 0f       	add	r18, r18
 226:	33 1f       	adc	r19, r19
 228:	0a 94       	dec	r0
 22a:	e2 f7       	brpl	.-8      	; 0x224 <set_multiplexer_channel_with_pins+0xec>
 22c:	4c 91       	ld	r20, X
 22e:	42 2b       	or	r20, r18
 230:	4c 93       	st	X, r20
 232:	9c 01       	movw	r18, r24
 234:	09 80       	ldd	r0, Y+1	; 0x01
 236:	02 c0       	rjmp	.+4      	; 0x23c <set_multiplexer_channel_with_pins+0x104>
 238:	22 0f       	add	r18, r18
 23a:	33 1f       	adc	r19, r19
 23c:	0a 94       	dec	r0
 23e:	e2 f7       	brpl	.-8      	; 0x238 <set_multiplexer_channel_with_pins+0x100>
 240:	24 2b       	or	r18, r20
 242:	2c 93       	st	X, r18
	}
	else
	{
		cbi(*port_num, pin_num);							//Set the pin state low.
 244:	0a 80       	ldd	r0, Y+2	; 0x02
 246:	02 c0       	rjmp	.+4      	; 0x24c <set_multiplexer_channel_with_pins+0x114>
 248:	88 0f       	add	r24, r24
 24a:	99 1f       	adc	r25, r25
 24c:	0a 94       	dec	r0
 24e:	e2 f7       	brpl	.-8      	; 0x248 <set_multiplexer_channel_with_pins+0x110>
 250:	80 95       	com	r24
 252:	82 23       	and	r24, r18
 254:	8c 93       	st	X, r24
 256:	7e c0       	rjmp	.+252    	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
 258:	81 e0       	ldi	r24, 0x01	; 1
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	9c 01       	movw	r18, r24
 25e:	08 80       	ld	r0, Y
 260:	02 c0       	rjmp	.+4      	; 0x266 <set_multiplexer_channel_with_pins+0x12e>
 262:	22 0f       	add	r18, r18
 264:	33 1f       	adc	r19, r19
 266:	0a 94       	dec	r0
 268:	e2 f7       	brpl	.-8      	; 0x262 <set_multiplexer_channel_with_pins+0x12a>
 26a:	20 95       	com	r18
 26c:	4c 91       	ld	r20, X
 26e:	32 2f       	mov	r19, r18
 270:	34 23       	and	r19, r20
 272:	3c 93       	st	X, r19
 274:	ac 01       	movw	r20, r24
 276:	09 80       	ldd	r0, Y+1	; 0x01
 278:	02 c0       	rjmp	.+4      	; 0x27e <set_multiplexer_channel_with_pins+0x146>
 27a:	44 0f       	add	r20, r20
 27c:	55 1f       	adc	r21, r21
 27e:	0a 94       	dec	r0
 280:	e2 f7       	brpl	.-8      	; 0x27a <set_multiplexer_channel_with_pins+0x142>
 282:	24 2f       	mov	r18, r20
 284:	20 95       	com	r18
 286:	23 23       	and	r18, r19
 288:	2c 93       	st	X, r18
void set_pin_state( unsigned char * port_num, unsigned char pin_num, unsigned char pin_state)
{
	//Determine whether to set the pin low or high.
	if (pin_state)										//If the desired pin state is high...
	{
		sbi(*port_num, pin_num);							//Set the pin state high.
 28a:	0a 80       	ldd	r0, Y+2	; 0x02
 28c:	02 c0       	rjmp	.+4      	; 0x292 <set_multiplexer_channel_with_pins+0x15a>
 28e:	88 0f       	add	r24, r24
 290:	99 1f       	adc	r25, r25
 292:	0a 94       	dec	r0
 294:	e2 f7       	brpl	.-8      	; 0x28e <set_multiplexer_channel_with_pins+0x156>
 296:	82 2b       	or	r24, r18
 298:	8c 93       	st	X, r24
 29a:	5c c0       	rjmp	.+184    	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	9c 01       	movw	r18, r24
 2a2:	08 80       	ld	r0, Y
 2a4:	02 c0       	rjmp	.+4      	; 0x2aa <set_multiplexer_channel_with_pins+0x172>
 2a6:	22 0f       	add	r18, r18
 2a8:	33 1f       	adc	r19, r19
 2aa:	0a 94       	dec	r0
 2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <set_multiplexer_channel_with_pins+0x16e>
 2ae:	3c 91       	ld	r19, X
 2b0:	23 2b       	or	r18, r19
 2b2:	2c 93       	st	X, r18
	}
	else
	{
		cbi(*port_num, pin_num);							//Set the pin state low.
 2b4:	ac 01       	movw	r20, r24
 2b6:	09 80       	ldd	r0, Y+1	; 0x01
 2b8:	02 c0       	rjmp	.+4      	; 0x2be <set_multiplexer_channel_with_pins+0x186>
 2ba:	44 0f       	add	r20, r20
 2bc:	55 1f       	adc	r21, r21
 2be:	0a 94       	dec	r0
 2c0:	e2 f7       	brpl	.-8      	; 0x2ba <set_multiplexer_channel_with_pins+0x182>
 2c2:	40 95       	com	r20
 2c4:	24 23       	and	r18, r20
 2c6:	2c 93       	st	X, r18
void set_pin_state( unsigned char * port_num, unsigned char pin_num, unsigned char pin_state)
{
	//Determine whether to set the pin low or high.
	if (pin_state)										//If the desired pin state is high...
	{
		sbi(*port_num, pin_num);							//Set the pin state high.
 2c8:	0a 80       	ldd	r0, Y+2	; 0x02
 2ca:	02 c0       	rjmp	.+4      	; 0x2d0 <set_multiplexer_channel_with_pins+0x198>
 2cc:	88 0f       	add	r24, r24
 2ce:	99 1f       	adc	r25, r25
 2d0:	0a 94       	dec	r0
 2d2:	e2 f7       	brpl	.-8      	; 0x2cc <set_multiplexer_channel_with_pins+0x194>
 2d4:	82 2b       	or	r24, r18
 2d6:	8c 93       	st	X, r24
 2d8:	3d c0       	rjmp	.+122    	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
	}
	else
	{
		cbi(*port_num, pin_num);							//Set the pin state low.
 2da:	81 e0       	ldi	r24, 0x01	; 1
 2dc:	90 e0       	ldi	r25, 0x00	; 0
 2de:	9c 01       	movw	r18, r24
 2e0:	08 80       	ld	r0, Y
 2e2:	02 c0       	rjmp	.+4      	; 0x2e8 <set_multiplexer_channel_with_pins+0x1b0>
 2e4:	22 0f       	add	r18, r18
 2e6:	33 1f       	adc	r19, r19
 2e8:	0a 94       	dec	r0
 2ea:	e2 f7       	brpl	.-8      	; 0x2e4 <set_multiplexer_channel_with_pins+0x1ac>
 2ec:	20 95       	com	r18
 2ee:	3c 91       	ld	r19, X
 2f0:	42 2f       	mov	r20, r18
 2f2:	43 23       	and	r20, r19
 2f4:	4c 93       	st	X, r20
void set_pin_state( unsigned char * port_num, unsigned char pin_num, unsigned char pin_state)
{
	//Determine whether to set the pin low or high.
	if (pin_state)										//If the desired pin state is high...
	{
		sbi(*port_num, pin_num);							//Set the pin state high.
 2f6:	9c 01       	movw	r18, r24
 2f8:	09 80       	ldd	r0, Y+1	; 0x01
 2fa:	02 c0       	rjmp	.+4      	; 0x300 <set_multiplexer_channel_with_pins+0x1c8>
 2fc:	22 0f       	add	r18, r18
 2fe:	33 1f       	adc	r19, r19
 300:	0a 94       	dec	r0
 302:	e2 f7       	brpl	.-8      	; 0x2fc <set_multiplexer_channel_with_pins+0x1c4>
 304:	24 2b       	or	r18, r20
 306:	2c 93       	st	X, r18
 308:	0a 80       	ldd	r0, Y+2	; 0x02
 30a:	02 c0       	rjmp	.+4      	; 0x310 <set_multiplexer_channel_with_pins+0x1d8>
 30c:	88 0f       	add	r24, r24
 30e:	99 1f       	adc	r25, r25
 310:	0a 94       	dec	r0
 312:	e2 f7       	brpl	.-8      	; 0x30c <set_multiplexer_channel_with_pins+0x1d4>
 314:	82 2b       	or	r24, r18
 316:	8c 93       	st	X, r24
 318:	1d c0       	rjmp	.+58     	; 0x354 <set_multiplexer_channel_with_pins+0x21c>
 31a:	81 e0       	ldi	r24, 0x01	; 1
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	9c 01       	movw	r18, r24
 320:	08 80       	ld	r0, Y
 322:	02 c0       	rjmp	.+4      	; 0x328 <set_multiplexer_channel_with_pins+0x1f0>
 324:	22 0f       	add	r18, r18
 326:	33 1f       	adc	r19, r19
 328:	0a 94       	dec	r0
 32a:	e2 f7       	brpl	.-8      	; 0x324 <set_multiplexer_channel_with_pins+0x1ec>
 32c:	4c 91       	ld	r20, X
 32e:	42 2b       	or	r20, r18
 330:	4c 93       	st	X, r20
 332:	9c 01       	movw	r18, r24
 334:	09 80       	ldd	r0, Y+1	; 0x01
 336:	02 c0       	rjmp	.+4      	; 0x33c <set_multiplexer_channel_with_pins+0x204>
 338:	22 0f       	add	r18, r18
 33a:	33 1f       	adc	r19, r19
 33c:	0a 94       	dec	r0
 33e:	e2 f7       	brpl	.-8      	; 0x338 <set_multiplexer_channel_with_pins+0x200>
 340:	24 2b       	or	r18, r20
 342:	2c 93       	st	X, r18
 344:	0a 80       	ldd	r0, Y+2	; 0x02
 346:	02 c0       	rjmp	.+4      	; 0x34c <set_multiplexer_channel_with_pins+0x214>
 348:	88 0f       	add	r24, r24
 34a:	99 1f       	adc	r25, r25
 34c:	0a 94       	dec	r0
 34e:	e2 f7       	brpl	.-8      	; 0x348 <set_multiplexer_channel_with_pins+0x210>
 350:	82 2b       	or	r24, r18
 352:	8c 93       	st	X, r24
			set_pin_state(port_num, pin_nums[1], 1);
			set_pin_state(port_num, pin_nums[2], 1);
			break;
	}
	
}
 354:	df 91       	pop	r29
 356:	cf 91       	pop	r28
 358:	08 95       	ret

0000035a <set_multiplexer_channel>:

//Implement a function to set the channel of a 64 channel multiplexer on the specified pins.
void set_multiplexer_channel( unsigned char channel_num )
{
 35a:	cf 93       	push	r28
 35c:	c8 2f       	mov	r28, r24
	
	//Determine which channel on the multiplexer to set.
	channel_num_lower = channel_num % 8;
	
	//Determine which multiplexer to select.
	channel_num_upper = floor(channel_num/8);
 35e:	68 2f       	mov	r22, r24
 360:	66 95       	lsr	r22
 362:	66 95       	lsr	r22
 364:	66 95       	lsr	r22
 366:	70 e0       	ldi	r23, 0x00	; 0
 368:	80 e0       	ldi	r24, 0x00	; 0
 36a:	90 e0       	ldi	r25, 0x00	; 0
 36c:	f8 d0       	rcall	.+496    	; 0x55e <__floatsisf>
 36e:	32 d1       	rcall	.+612    	; 0x5d4 <floor>
	
	//Set the multiplexer channel.
	set_multiplexer_channel_with_pins( multiplexer_port, multiplexer_pins1, channel_num_upper );
 370:	c8 d0       	rcall	.+400    	; 0x502 <__fixunssfsi>
 372:	46 2f       	mov	r20, r22
 374:	63 e1       	ldi	r22, 0x13	; 19
 376:	71 e0       	ldi	r23, 0x01	; 1
 378:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 37c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 380:	db de       	rcall	.-586    	; 0x138 <set_multiplexer_channel_with_pins>
	set_multiplexer_channel_with_pins( multiplexer_port, multiplexer_pins2, channel_num_lower );
 382:	4c 2f       	mov	r20, r28
 384:	47 70       	andi	r20, 0x07	; 7
 386:	60 e1       	ldi	r22, 0x10	; 16
 388:	71 e0       	ldi	r23, 0x01	; 1
 38a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 38e:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 392:	d2 de       	rcall	.-604    	; 0x138 <set_multiplexer_channel_with_pins>
 394:	82 e0       	ldi	r24, 0x02	; 2
 396:	8a 95       	dec	r24
 398:	f1 f7       	brne	.-4      	; 0x396 <set_multiplexer_channel+0x3c>
 39a:	00 c0       	rjmp	.+0      	; 0x39c <set_multiplexer_channel+0x42>
	
	//Sort delay to ensure that MUX is able to fully switch channels.
	_delay_ms(0.0005);
	
}
 39c:	cf 91       	pop	r28
 39e:	08 95       	ret

000003a0 <main>:
//Implement the main function.
int main (void)
{
	
	//Setup the microcontroller.
	SetupMicro();
 3a0:	8a d0       	rcall	.+276    	; 0x4b6 <SetupMicro>
 3a2:	ff cf       	rjmp	.-2      	; 0x3a2 <main+0x2>

000003a4 <__vector_11>:

}

//Implement the first timer interrupt function.
ISR(TIMER1_COMPA_vect)
{
 3a4:	1f 92       	push	r1
 3a6:	0f 92       	push	r0
 3a8:	0f b6       	in	r0, 0x3f	; 63
 3aa:	0f 92       	push	r0
 3ac:	11 24       	eor	r1, r1
 3ae:	2f 93       	push	r18
 3b0:	3f 93       	push	r19
 3b2:	4f 93       	push	r20
 3b4:	5f 93       	push	r21
 3b6:	6f 93       	push	r22
 3b8:	7f 93       	push	r23
 3ba:	8f 93       	push	r24
 3bc:	9f 93       	push	r25
 3be:	af 93       	push	r26
 3c0:	bf 93       	push	r27
 3c2:	cf 93       	push	r28
 3c4:	df 93       	push	r29
 3c6:	ef 93       	push	r30
 3c8:	ff 93       	push	r31
	//Define local variables.
	uint16_t adc_value;
	uint16_t dac_value;
		
	//Relinquish control of the slave select pin.
	DDRB &= ~(1 << 0);					//Set the SS pin to input.
 3ca:	20 98       	cbi	0x04, 0	; 4

	//Switch the multiplexer channel so that we can perform an ADC read.
	set_multiplexer_channel( 63 );
 3cc:	8f e3       	ldi	r24, 0x3F	; 63
 3ce:	c5 df       	rcall	.-118    	; 0x35a <set_multiplexer_channel>
	//cbi(PORTD, 5);
	//cbi(PORTD, 6);
	//cbi(PORTD, 7);

	//Read in from the ADC.
	adc_value = readADC( 0 );
 3d0:	80 e0       	ldi	r24, 0x00	; 0
 3d2:	90 e0       	ldi	r25, 0x00	; 0
 3d4:	6d de       	rcall	.-806    	; 0xb0 <readADC>
 3d6:	ec 01       	movw	r28, r24
	
	//Convert the ADC value to a DAC value.
	dac_value = ADC2DAC( adc_value );
 3d8:	59 de       	rcall	.-846    	; 0x8c <ADC2DAC>

	//Write a value to the DAC.
	write2DAC( dac_value );
 3da:	9c de       	rcall	.-712    	; 0x114 <write2DAC>
	//write2DAC( 2045 );
	//write2DAC( 0 );

	//Write a value to a slave micro.
 	write2slave( adc_value, 1 );
 3dc:	61 e0       	ldi	r22, 0x01	; 1
 3de:	ce 01       	movw	r24, r28
 3e0:	7d d0       	rcall	.+250    	; 0x4dc <write2slave>
 	write2slave( adc_value, 2 );
 3e2:	62 e0       	ldi	r22, 0x02	; 2
 3e4:	ce 01       	movw	r24, r28
 3e6:	7a d0       	rcall	.+244    	; 0x4dc <write2slave>
 	write2slave( adc_value, 3 );
 3e8:	63 e0       	ldi	r22, 0x03	; 3
 3ea:	ce 01       	movw	r24, r28
 3ec:	77 d0       	rcall	.+238    	; 0x4dc <write2slave>
	write2slave( adc_value, 4 );
 3ee:	64 e0       	ldi	r22, 0x04	; 4
 3f0:	ce 01       	movw	r24, r28
 3f2:	74 d0       	rcall	.+232    	; 0x4dc <write2slave>
	write2slave( adc_value, 5 );
 3f4:	65 e0       	ldi	r22, 0x05	; 5
 3f6:	ce 01       	movw	r24, r28
 3f8:	71 d0       	rcall	.+226    	; 0x4dc <write2slave>
	write2slave( adc_value, 6 );
 3fa:	66 e0       	ldi	r22, 0x06	; 6
 3fc:	ce 01       	movw	r24, r28
 3fe:	6e d0       	rcall	.+220    	; 0x4dc <write2slave>
	////sbi(PORTB, 0);




}
 400:	ff 91       	pop	r31
 402:	ef 91       	pop	r30
 404:	df 91       	pop	r29
 406:	cf 91       	pop	r28
 408:	bf 91       	pop	r27
 40a:	af 91       	pop	r26
 40c:	9f 91       	pop	r25
 40e:	8f 91       	pop	r24
 410:	7f 91       	pop	r23
 412:	6f 91       	pop	r22
 414:	5f 91       	pop	r21
 416:	4f 91       	pop	r20
 418:	3f 91       	pop	r19
 41a:	2f 91       	pop	r18
 41c:	0f 90       	pop	r0
 41e:	0f be       	out	0x3f, r0	; 63
 420:	0f 90       	pop	r0
 422:	1f 90       	pop	r1
 424:	18 95       	reti

00000426 <uart_putchar>:
//Include the associated header file.
#include "Master_Micro_Testing_Header.h"

//Implement the USART putchar function.
void uart_putchar(char c, FILE *stream)
{
 426:	cf 93       	push	r28
 428:	c8 2f       	mov	r28, r24
	if (c == '\n') uart_putchar('\r', stream);
 42a:	8a 30       	cpi	r24, 0x0A	; 10
 42c:	11 f4       	brne	.+4      	; 0x432 <uart_putchar+0xc>
 42e:	8d e0       	ldi	r24, 0x0D	; 13
 430:	fa df       	rcall	.-12     	; 0x426 <uart_putchar>
	
	loop_until_bit_is_set(UCSR0A, UDRE0);
 432:	e0 ec       	ldi	r30, 0xC0	; 192
 434:	f0 e0       	ldi	r31, 0x00	; 0
 436:	80 81       	ld	r24, Z
 438:	85 ff       	sbrs	r24, 5
 43a:	fd cf       	rjmp	.-6      	; 0x436 <uart_putchar+0x10>
	UDR0 = c;
 43c:	c0 93 c6 00 	sts	0x00C6, r28	; 0x8000c6 <__EEPROM_REGION_LENGTH__+0x7f00c6>
}
 440:	cf 91       	pop	r28
 442:	08 95       	ret

00000444 <SetupPins>:

//Implement a function to setup ADC.
void SetupADC( void )
{
	//Setup the ADC.
	ADCSRA = 0b10000111;	//ADC on, /128 for a 16 MHz clock, interrupt off.		
 444:	8e e2       	ldi	r24, 0x2E	; 46
 446:	84 b9       	out	0x04, r24	; 4
 448:	17 b8       	out	0x07, r1	; 7
 44a:	8e ef       	ldi	r24, 0xFE	; 254
 44c:	8a b9       	out	0x0a, r24	; 10
 44e:	29 9a       	sbi	0x05, 1	; 5
 450:	2a 9a       	sbi	0x05, 2	; 5
 452:	2b 98       	cbi	0x05, 3	; 5
 454:	2d 98       	cbi	0x05, 5	; 5
 456:	5a 98       	cbi	0x0b, 2	; 11
 458:	5b 98       	cbi	0x0b, 3	; 11
 45a:	5c 98       	cbi	0x0b, 4	; 11
 45c:	5d 98       	cbi	0x0b, 5	; 11
 45e:	5e 98       	cbi	0x0b, 6	; 11
 460:	5f 98       	cbi	0x0b, 7	; 11
 462:	08 95       	ret

00000464 <SetupSPI>:
{
	//Define local variables.
	unsigned char temp;
	
	// Setup for SPI.
	SPCR=0b01010010;		//0, 1 = SPI Clock Rate Setting (SPR0, SPR1); 2 = SPI Clock Phase (CPHA); 3 = SPI Clock Polarity (CPOL); 4 = Master / Slave Setting (MSTR); 5 = SPI Data Order (DORD); 6 = SPI Enable (SPE); 7 = SPI Interrupt Enable (SPIE)
 464:	82 e5       	ldi	r24, 0x52	; 82
 466:	8c bd       	out	0x2c, r24	; 44
	
	//Clear the SPI Status Register (SPSR) and SPI Data Register (SPDR) by reading them.
	temp = SPSR;
 468:	8d b5       	in	r24, 0x2d	; 45
	temp = SPDR;
 46a:	8e b5       	in	r24, 0x2e	; 46
 46c:	08 95       	ret

0000046e <SetupTimerInterrupts>:

//Implement a function to setup timer interrupts.
void SetupTimerInterrupts( void )
{
	//Setup timer interrupt properties.
	TCCR1B |= (1 << WGM12);										// Configure timer 1 for CTC mode
 46e:	e1 e8       	ldi	r30, 0x81	; 129
 470:	f0 e0       	ldi	r31, 0x00	; 0
 472:	80 81       	ld	r24, Z
 474:	88 60       	ori	r24, 0x08	; 8
 476:	80 83       	st	Z, r24
	TIMSK1 |= (1 << OCIE1A);									// Enable CTC interrupt
 478:	af e6       	ldi	r26, 0x6F	; 111
 47a:	b0 e0       	ldi	r27, 0x00	; 0
 47c:	8c 91       	ld	r24, X
 47e:	82 60       	ori	r24, 0x02	; 2
 480:	8c 93       	st	X, r24
	sei();													// Enable global interrupts
 482:	78 94       	sei
	//cli();														// Disable global interrupts
	OCR1A = 15999;												//Set target timer count for 1 kHz interrupt given 16MHz clock & prescaler of 1. Use 3999 for 4 kHz under same conditions. OCR1A = Target_Timer_Count = (Clock_Frequency / (Prescale * Target_Frequency)) – 1
 484:	8f e7       	ldi	r24, 0x7F	; 127
 486:	9e e3       	ldi	r25, 0x3E	; 62
 488:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 48c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
	TCCR1B |= ((1 << CS10) | (0 << CS11) | (0 << CS12));		//Sets the prescaler to 1.
 490:	80 81       	ld	r24, Z
 492:	81 60       	ori	r24, 0x01	; 1
 494:	80 83       	st	Z, r24
 496:	08 95       	ret

00000498 <SetupUSART>:

//Implement a function to setup USART communication.
void SetupUSART( void )
{
	//USART Setup
	UBRR0H = MYUBRR >> 8;
 498:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__EEPROM_REGION_LENGTH__+0x7f00c5>
	UBRR0L = MYUBRR;
 49c:	80 e1       	ldi	r24, 0x10	; 16
 49e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__EEPROM_REGION_LENGTH__+0x7f00c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 4a2:	88 e1       	ldi	r24, 0x18	; 24
 4a4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__EEPROM_REGION_LENGTH__+0x7f00c1>
	stdout = &mystdout;
 4a8:	82 e0       	ldi	r24, 0x02	; 2
 4aa:	91 e0       	ldi	r25, 0x01	; 1
 4ac:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <__data_end+0x3>
 4b0:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end+0x2>
 4b4:	08 95       	ret

000004b6 <SetupMicro>:
//Implement a function to setup mircocontroller functionality.
void SetupMicro( void )
{
	
	//Setup the microcontroller pins.
	SetupPins();
 4b6:	c6 df       	rcall	.-116    	; 0x444 <SetupPins>

//Implement a function to setup ADC.
void SetupADC( void )
{
	//Setup the ADC.
	ADCSRA = 0b10000111;	//ADC on, /128 for a 16 MHz clock, interrupt off.		
 4b8:	87 e8       	ldi	r24, 0x87	; 135
 4ba:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__EEPROM_REGION_LENGTH__+0x7f007a>
	
	//Setup for ADC.
	SetupADC();
	
	//Setup SPI communication.
	SetupSPI();
 4be:	d2 df       	rcall	.-92     	; 0x464 <SetupSPI>
	
	//Setup timer interrupts.
	SetupTimerInterrupts();
 4c0:	d6 df       	rcall	.-84     	; 0x46e <SetupTimerInterrupts>
	
	//Setup USART communication.
	SetupUSART();	
 4c2:	ea df       	rcall	.-44     	; 0x498 <SetupUSART>
 4c4:	08 95       	ret

000004c6 <spi_write>:
	spi_data = SPDR;
	
	//Return the SPI data.
	return spi_data;
	
}
 4c6:	8e bd       	out	0x2e, r24	; 46
 4c8:	0d b4       	in	r0, 0x2d	; 45
 4ca:	07 fe       	sbrs	r0, 7
 4cc:	fd cf       	rjmp	.-6      	; 0x4c8 <spi_write+0x2>
 4ce:	08 95       	ret

000004d0 <spi_read_write>:
//Implement a function to perform SPI read and write.
unsigned char spi_read_write(unsigned char spi_data)
{
	
	//Write the SPI data.
	SPDR = spi_data;
 4d0:	8e bd       	out	0x2e, r24	; 46
	
	//Wait for a SPI data transfer to be complete.
	while (!(SPSR & (1<<SPIF)));
 4d2:	0d b4       	in	r0, 0x2d	; 45
 4d4:	07 fe       	sbrs	r0, 7
 4d6:	fd cf       	rjmp	.-6      	; 0x4d2 <spi_read_write+0x2>
	
	//Read in the SPI data.
	spi_data = SPDR;
 4d8:	8e b5       	in	r24, 0x2e	; 46
	
	//Return the SPI data.
	return spi_data;

}
 4da:	08 95       	ret

000004dc <write2slave>:

//Implement a function to pass an integer from the Master microcontroller to a Slave microcontroller via SPI.
void write2slave( uint16_t value_to_write, uint8_t slave_num )
{
 4dc:	cf 93       	push	r28
 4de:	df 93       	push	r29
 4e0:	ec 01       	movw	r28, r24
	//Convert the ADC value to SPI bytes.
	spi_byte_low = (value_to_write & 0xFF);					//Retrieve the lower byte from the value to write.
	spi_byte_high = (value_to_write & 0x0F00) >> 8;			//Retrieve the upper byte from the value to write.

	//Set the multiplexer channel so that we can perform a slave select for Micro-Micro SPI.
	set_multiplexer_channel( slave_num + 37 );
 4e2:	85 e2       	ldi	r24, 0x25	; 37
 4e4:	86 0f       	add	r24, r22
 4e6:	39 df       	rcall	.-398    	; 0x35a <set_multiplexer_channel>

	//Re-establish control over the slave select pin.
	DDRB |= (1 << 0);						//Ensure the the SS pin is set to output.
 4e8:	20 9a       	sbi	0x04, 0	; 4

	//Pull the slave select pin low to initiate SPI communication.
	cbi(PORTB, 0);
 4ea:	28 98       	cbi	0x05, 0	; 5
		
	//Write the SPI byte to the slave.
	//dummy_spi_byte = spi_read_write(0);
	//dummy_spi_byte = spi_read_write(255);
	dummy_spi_byte = spi_read_write(spi_byte_low);
 4ec:	8c 2f       	mov	r24, r28
 4ee:	f0 df       	rcall	.-32     	; 0x4d0 <spi_read_write>
	dummy_spi_byte = spi_read_write(spi_byte_high);
 4f0:	cc 27       	eor	r28, r28
 4f2:	df 70       	andi	r29, 0x0F	; 15
 4f4:	8d 2f       	mov	r24, r29
 4f6:	ec df       	rcall	.-40     	; 0x4d0 <spi_read_write>
		
	//Pull the slave select pin high to end SPI communication.
	sbi(PORTB, 0);
 4f8:	28 9a       	sbi	0x05, 0	; 5
		
	//Relinquish control of the slave select pin.
	DDRB &= ~(1 << 0);					//Set the SS pin to input.
 4fa:	20 98       	cbi	0x04, 0	; 4
	
}
 4fc:	df 91       	pop	r29
 4fe:	cf 91       	pop	r28
 500:	08 95       	ret

00000502 <__fixunssfsi>:
 502:	ac d0       	rcall	.+344    	; 0x65c <__fp_splitA>
 504:	88 f0       	brcs	.+34     	; 0x528 <__fixunssfsi+0x26>
 506:	9f 57       	subi	r25, 0x7F	; 127
 508:	90 f0       	brcs	.+36     	; 0x52e <__fixunssfsi+0x2c>
 50a:	b9 2f       	mov	r27, r25
 50c:	99 27       	eor	r25, r25
 50e:	b7 51       	subi	r27, 0x17	; 23
 510:	a0 f0       	brcs	.+40     	; 0x53a <__fixunssfsi+0x38>
 512:	d1 f0       	breq	.+52     	; 0x548 <__fixunssfsi+0x46>
 514:	66 0f       	add	r22, r22
 516:	77 1f       	adc	r23, r23
 518:	88 1f       	adc	r24, r24
 51a:	99 1f       	adc	r25, r25
 51c:	1a f0       	brmi	.+6      	; 0x524 <__fixunssfsi+0x22>
 51e:	ba 95       	dec	r27
 520:	c9 f7       	brne	.-14     	; 0x514 <__fixunssfsi+0x12>
 522:	12 c0       	rjmp	.+36     	; 0x548 <__fixunssfsi+0x46>
 524:	b1 30       	cpi	r27, 0x01	; 1
 526:	81 f0       	breq	.+32     	; 0x548 <__fixunssfsi+0x46>
 528:	ca d0       	rcall	.+404    	; 0x6be <__fp_zero>
 52a:	b1 e0       	ldi	r27, 0x01	; 1
 52c:	08 95       	ret
 52e:	c7 c0       	rjmp	.+398    	; 0x6be <__fp_zero>
 530:	67 2f       	mov	r22, r23
 532:	78 2f       	mov	r23, r24
 534:	88 27       	eor	r24, r24
 536:	b8 5f       	subi	r27, 0xF8	; 248
 538:	39 f0       	breq	.+14     	; 0x548 <__fixunssfsi+0x46>
 53a:	b9 3f       	cpi	r27, 0xF9	; 249
 53c:	cc f3       	brlt	.-14     	; 0x530 <__fixunssfsi+0x2e>
 53e:	86 95       	lsr	r24
 540:	77 95       	ror	r23
 542:	67 95       	ror	r22
 544:	b3 95       	inc	r27
 546:	d9 f7       	brne	.-10     	; 0x53e <__fixunssfsi+0x3c>
 548:	3e f4       	brtc	.+14     	; 0x558 <__fixunssfsi+0x56>
 54a:	90 95       	com	r25
 54c:	80 95       	com	r24
 54e:	70 95       	com	r23
 550:	61 95       	neg	r22
 552:	7f 4f       	sbci	r23, 0xFF	; 255
 554:	8f 4f       	sbci	r24, 0xFF	; 255
 556:	9f 4f       	sbci	r25, 0xFF	; 255
 558:	08 95       	ret

0000055a <__floatunsisf>:
 55a:	e8 94       	clt
 55c:	09 c0       	rjmp	.+18     	; 0x570 <__floatsisf+0x12>

0000055e <__floatsisf>:
 55e:	97 fb       	bst	r25, 7
 560:	3e f4       	brtc	.+14     	; 0x570 <__floatsisf+0x12>
 562:	90 95       	com	r25
 564:	80 95       	com	r24
 566:	70 95       	com	r23
 568:	61 95       	neg	r22
 56a:	7f 4f       	sbci	r23, 0xFF	; 255
 56c:	8f 4f       	sbci	r24, 0xFF	; 255
 56e:	9f 4f       	sbci	r25, 0xFF	; 255
 570:	99 23       	and	r25, r25
 572:	a9 f0       	breq	.+42     	; 0x59e <__floatsisf+0x40>
 574:	f9 2f       	mov	r31, r25
 576:	96 e9       	ldi	r25, 0x96	; 150
 578:	bb 27       	eor	r27, r27
 57a:	93 95       	inc	r25
 57c:	f6 95       	lsr	r31
 57e:	87 95       	ror	r24
 580:	77 95       	ror	r23
 582:	67 95       	ror	r22
 584:	b7 95       	ror	r27
 586:	f1 11       	cpse	r31, r1
 588:	f8 cf       	rjmp	.-16     	; 0x57a <__floatsisf+0x1c>
 58a:	fa f4       	brpl	.+62     	; 0x5ca <__floatsisf+0x6c>
 58c:	bb 0f       	add	r27, r27
 58e:	11 f4       	brne	.+4      	; 0x594 <__floatsisf+0x36>
 590:	60 ff       	sbrs	r22, 0
 592:	1b c0       	rjmp	.+54     	; 0x5ca <__floatsisf+0x6c>
 594:	6f 5f       	subi	r22, 0xFF	; 255
 596:	7f 4f       	sbci	r23, 0xFF	; 255
 598:	8f 4f       	sbci	r24, 0xFF	; 255
 59a:	9f 4f       	sbci	r25, 0xFF	; 255
 59c:	16 c0       	rjmp	.+44     	; 0x5ca <__floatsisf+0x6c>
 59e:	88 23       	and	r24, r24
 5a0:	11 f0       	breq	.+4      	; 0x5a6 <__floatsisf+0x48>
 5a2:	96 e9       	ldi	r25, 0x96	; 150
 5a4:	11 c0       	rjmp	.+34     	; 0x5c8 <__floatsisf+0x6a>
 5a6:	77 23       	and	r23, r23
 5a8:	21 f0       	breq	.+8      	; 0x5b2 <__floatsisf+0x54>
 5aa:	9e e8       	ldi	r25, 0x8E	; 142
 5ac:	87 2f       	mov	r24, r23
 5ae:	76 2f       	mov	r23, r22
 5b0:	05 c0       	rjmp	.+10     	; 0x5bc <__floatsisf+0x5e>
 5b2:	66 23       	and	r22, r22
 5b4:	71 f0       	breq	.+28     	; 0x5d2 <__floatsisf+0x74>
 5b6:	96 e8       	ldi	r25, 0x86	; 134
 5b8:	86 2f       	mov	r24, r22
 5ba:	70 e0       	ldi	r23, 0x00	; 0
 5bc:	60 e0       	ldi	r22, 0x00	; 0
 5be:	2a f0       	brmi	.+10     	; 0x5ca <__floatsisf+0x6c>
 5c0:	9a 95       	dec	r25
 5c2:	66 0f       	add	r22, r22
 5c4:	77 1f       	adc	r23, r23
 5c6:	88 1f       	adc	r24, r24
 5c8:	da f7       	brpl	.-10     	; 0x5c0 <__floatsisf+0x62>
 5ca:	88 0f       	add	r24, r24
 5cc:	96 95       	lsr	r25
 5ce:	87 95       	ror	r24
 5d0:	97 f9       	bld	r25, 7
 5d2:	08 95       	ret

000005d4 <floor>:
 5d4:	5d d0       	rcall	.+186    	; 0x690 <__fp_trunc>
 5d6:	80 f0       	brcs	.+32     	; 0x5f8 <floor+0x24>
 5d8:	9f 37       	cpi	r25, 0x7F	; 127
 5da:	40 f4       	brcc	.+16     	; 0x5ec <floor+0x18>
 5dc:	91 11       	cpse	r25, r1
 5de:	0e f0       	brts	.+2      	; 0x5e2 <floor+0xe>
 5e0:	6f c0       	rjmp	.+222    	; 0x6c0 <__fp_szero>
 5e2:	60 e0       	ldi	r22, 0x00	; 0
 5e4:	70 e0       	ldi	r23, 0x00	; 0
 5e6:	80 e8       	ldi	r24, 0x80	; 128
 5e8:	9f eb       	ldi	r25, 0xBF	; 191
 5ea:	08 95       	ret
 5ec:	26 f4       	brtc	.+8      	; 0x5f6 <floor+0x22>
 5ee:	1b 16       	cp	r1, r27
 5f0:	61 1d       	adc	r22, r1
 5f2:	71 1d       	adc	r23, r1
 5f4:	81 1d       	adc	r24, r1
 5f6:	01 c0       	rjmp	.+2      	; 0x5fa <__fp_mintl>
 5f8:	1b c0       	rjmp	.+54     	; 0x630 <__fp_mpack>

000005fa <__fp_mintl>:
 5fa:	88 23       	and	r24, r24
 5fc:	71 f4       	brne	.+28     	; 0x61a <__fp_mintl+0x20>
 5fe:	77 23       	and	r23, r23
 600:	21 f0       	breq	.+8      	; 0x60a <__fp_mintl+0x10>
 602:	98 50       	subi	r25, 0x08	; 8
 604:	87 2b       	or	r24, r23
 606:	76 2f       	mov	r23, r22
 608:	07 c0       	rjmp	.+14     	; 0x618 <__fp_mintl+0x1e>
 60a:	66 23       	and	r22, r22
 60c:	11 f4       	brne	.+4      	; 0x612 <__fp_mintl+0x18>
 60e:	99 27       	eor	r25, r25
 610:	0d c0       	rjmp	.+26     	; 0x62c <__fp_mintl+0x32>
 612:	90 51       	subi	r25, 0x10	; 16
 614:	86 2b       	or	r24, r22
 616:	70 e0       	ldi	r23, 0x00	; 0
 618:	60 e0       	ldi	r22, 0x00	; 0
 61a:	2a f0       	brmi	.+10     	; 0x626 <__fp_mintl+0x2c>
 61c:	9a 95       	dec	r25
 61e:	66 0f       	add	r22, r22
 620:	77 1f       	adc	r23, r23
 622:	88 1f       	adc	r24, r24
 624:	da f7       	brpl	.-10     	; 0x61c <__fp_mintl+0x22>
 626:	88 0f       	add	r24, r24
 628:	96 95       	lsr	r25
 62a:	87 95       	ror	r24
 62c:	97 f9       	bld	r25, 7
 62e:	08 95       	ret

00000630 <__fp_mpack>:
 630:	9f 3f       	cpi	r25, 0xFF	; 255
 632:	31 f0       	breq	.+12     	; 0x640 <__fp_mpack_finite+0xc>

00000634 <__fp_mpack_finite>:
 634:	91 50       	subi	r25, 0x01	; 1
 636:	20 f4       	brcc	.+8      	; 0x640 <__fp_mpack_finite+0xc>
 638:	87 95       	ror	r24
 63a:	77 95       	ror	r23
 63c:	67 95       	ror	r22
 63e:	b7 95       	ror	r27
 640:	88 0f       	add	r24, r24
 642:	91 1d       	adc	r25, r1
 644:	96 95       	lsr	r25
 646:	87 95       	ror	r24
 648:	97 f9       	bld	r25, 7
 64a:	08 95       	ret

0000064c <__fp_split3>:
 64c:	57 fd       	sbrc	r21, 7
 64e:	90 58       	subi	r25, 0x80	; 128
 650:	44 0f       	add	r20, r20
 652:	55 1f       	adc	r21, r21
 654:	59 f0       	breq	.+22     	; 0x66c <__fp_splitA+0x10>
 656:	5f 3f       	cpi	r21, 0xFF	; 255
 658:	71 f0       	breq	.+28     	; 0x676 <__fp_splitA+0x1a>
 65a:	47 95       	ror	r20

0000065c <__fp_splitA>:
 65c:	88 0f       	add	r24, r24
 65e:	97 fb       	bst	r25, 7
 660:	99 1f       	adc	r25, r25
 662:	61 f0       	breq	.+24     	; 0x67c <__fp_splitA+0x20>
 664:	9f 3f       	cpi	r25, 0xFF	; 255
 666:	79 f0       	breq	.+30     	; 0x686 <__fp_splitA+0x2a>
 668:	87 95       	ror	r24
 66a:	08 95       	ret
 66c:	12 16       	cp	r1, r18
 66e:	13 06       	cpc	r1, r19
 670:	14 06       	cpc	r1, r20
 672:	55 1f       	adc	r21, r21
 674:	f2 cf       	rjmp	.-28     	; 0x65a <__fp_split3+0xe>
 676:	46 95       	lsr	r20
 678:	f1 df       	rcall	.-30     	; 0x65c <__fp_splitA>
 67a:	08 c0       	rjmp	.+16     	; 0x68c <__fp_splitA+0x30>
 67c:	16 16       	cp	r1, r22
 67e:	17 06       	cpc	r1, r23
 680:	18 06       	cpc	r1, r24
 682:	99 1f       	adc	r25, r25
 684:	f1 cf       	rjmp	.-30     	; 0x668 <__fp_splitA+0xc>
 686:	86 95       	lsr	r24
 688:	71 05       	cpc	r23, r1
 68a:	61 05       	cpc	r22, r1
 68c:	08 94       	sec
 68e:	08 95       	ret

00000690 <__fp_trunc>:
 690:	e5 df       	rcall	.-54     	; 0x65c <__fp_splitA>
 692:	a0 f0       	brcs	.+40     	; 0x6bc <__fp_trunc+0x2c>
 694:	be e7       	ldi	r27, 0x7E	; 126
 696:	b9 17       	cp	r27, r25
 698:	88 f4       	brcc	.+34     	; 0x6bc <__fp_trunc+0x2c>
 69a:	bb 27       	eor	r27, r27
 69c:	9f 38       	cpi	r25, 0x8F	; 143
 69e:	60 f4       	brcc	.+24     	; 0x6b8 <__fp_trunc+0x28>
 6a0:	16 16       	cp	r1, r22
 6a2:	b1 1d       	adc	r27, r1
 6a4:	67 2f       	mov	r22, r23
 6a6:	78 2f       	mov	r23, r24
 6a8:	88 27       	eor	r24, r24
 6aa:	98 5f       	subi	r25, 0xF8	; 248
 6ac:	f7 cf       	rjmp	.-18     	; 0x69c <__fp_trunc+0xc>
 6ae:	86 95       	lsr	r24
 6b0:	77 95       	ror	r23
 6b2:	67 95       	ror	r22
 6b4:	b1 1d       	adc	r27, r1
 6b6:	93 95       	inc	r25
 6b8:	96 39       	cpi	r25, 0x96	; 150
 6ba:	c8 f3       	brcs	.-14     	; 0x6ae <__fp_trunc+0x1e>
 6bc:	08 95       	ret

000006be <__fp_zero>:
 6be:	e8 94       	clt

000006c0 <__fp_szero>:
 6c0:	bb 27       	eor	r27, r27
 6c2:	66 27       	eor	r22, r22
 6c4:	77 27       	eor	r23, r23
 6c6:	cb 01       	movw	r24, r22
 6c8:	97 f9       	bld	r25, 7
 6ca:	08 95       	ret

000006cc <__mulsf3>:
 6cc:	0b d0       	rcall	.+22     	; 0x6e4 <__mulsf3x>
 6ce:	98 c0       	rjmp	.+304    	; 0x800 <__fp_round>
 6d0:	89 d0       	rcall	.+274    	; 0x7e4 <__fp_pscA>
 6d2:	28 f0       	brcs	.+10     	; 0x6de <__mulsf3+0x12>
 6d4:	8e d0       	rcall	.+284    	; 0x7f2 <__fp_pscB>
 6d6:	18 f0       	brcs	.+6      	; 0x6de <__mulsf3+0x12>
 6d8:	95 23       	and	r25, r21
 6da:	09 f0       	breq	.+2      	; 0x6de <__mulsf3+0x12>
 6dc:	7a c0       	rjmp	.+244    	; 0x7d2 <__fp_inf>
 6de:	7f c0       	rjmp	.+254    	; 0x7de <__fp_nan>
 6e0:	11 24       	eor	r1, r1
 6e2:	ee cf       	rjmp	.-36     	; 0x6c0 <__fp_szero>

000006e4 <__mulsf3x>:
 6e4:	b3 df       	rcall	.-154    	; 0x64c <__fp_split3>
 6e6:	a0 f3       	brcs	.-24     	; 0x6d0 <__mulsf3+0x4>

000006e8 <__mulsf3_pse>:
 6e8:	95 9f       	mul	r25, r21
 6ea:	d1 f3       	breq	.-12     	; 0x6e0 <__mulsf3+0x14>
 6ec:	95 0f       	add	r25, r21
 6ee:	50 e0       	ldi	r21, 0x00	; 0
 6f0:	55 1f       	adc	r21, r21
 6f2:	62 9f       	mul	r22, r18
 6f4:	f0 01       	movw	r30, r0
 6f6:	72 9f       	mul	r23, r18
 6f8:	bb 27       	eor	r27, r27
 6fa:	f0 0d       	add	r31, r0
 6fc:	b1 1d       	adc	r27, r1
 6fe:	63 9f       	mul	r22, r19
 700:	aa 27       	eor	r26, r26
 702:	f0 0d       	add	r31, r0
 704:	b1 1d       	adc	r27, r1
 706:	aa 1f       	adc	r26, r26
 708:	64 9f       	mul	r22, r20
 70a:	66 27       	eor	r22, r22
 70c:	b0 0d       	add	r27, r0
 70e:	a1 1d       	adc	r26, r1
 710:	66 1f       	adc	r22, r22
 712:	82 9f       	mul	r24, r18
 714:	22 27       	eor	r18, r18
 716:	b0 0d       	add	r27, r0
 718:	a1 1d       	adc	r26, r1
 71a:	62 1f       	adc	r22, r18
 71c:	73 9f       	mul	r23, r19
 71e:	b0 0d       	add	r27, r0
 720:	a1 1d       	adc	r26, r1
 722:	62 1f       	adc	r22, r18
 724:	83 9f       	mul	r24, r19
 726:	a0 0d       	add	r26, r0
 728:	61 1d       	adc	r22, r1
 72a:	22 1f       	adc	r18, r18
 72c:	74 9f       	mul	r23, r20
 72e:	33 27       	eor	r19, r19
 730:	a0 0d       	add	r26, r0
 732:	61 1d       	adc	r22, r1
 734:	23 1f       	adc	r18, r19
 736:	84 9f       	mul	r24, r20
 738:	60 0d       	add	r22, r0
 73a:	21 1d       	adc	r18, r1
 73c:	82 2f       	mov	r24, r18
 73e:	76 2f       	mov	r23, r22
 740:	6a 2f       	mov	r22, r26
 742:	11 24       	eor	r1, r1
 744:	9f 57       	subi	r25, 0x7F	; 127
 746:	50 40       	sbci	r21, 0x00	; 0
 748:	8a f0       	brmi	.+34     	; 0x76c <__mulsf3_pse+0x84>
 74a:	e1 f0       	breq	.+56     	; 0x784 <__mulsf3_pse+0x9c>
 74c:	88 23       	and	r24, r24
 74e:	4a f0       	brmi	.+18     	; 0x762 <__mulsf3_pse+0x7a>
 750:	ee 0f       	add	r30, r30
 752:	ff 1f       	adc	r31, r31
 754:	bb 1f       	adc	r27, r27
 756:	66 1f       	adc	r22, r22
 758:	77 1f       	adc	r23, r23
 75a:	88 1f       	adc	r24, r24
 75c:	91 50       	subi	r25, 0x01	; 1
 75e:	50 40       	sbci	r21, 0x00	; 0
 760:	a9 f7       	brne	.-22     	; 0x74c <__mulsf3_pse+0x64>
 762:	9e 3f       	cpi	r25, 0xFE	; 254
 764:	51 05       	cpc	r21, r1
 766:	70 f0       	brcs	.+28     	; 0x784 <__mulsf3_pse+0x9c>
 768:	34 c0       	rjmp	.+104    	; 0x7d2 <__fp_inf>
 76a:	aa cf       	rjmp	.-172    	; 0x6c0 <__fp_szero>
 76c:	5f 3f       	cpi	r21, 0xFF	; 255
 76e:	ec f3       	brlt	.-6      	; 0x76a <__mulsf3_pse+0x82>
 770:	98 3e       	cpi	r25, 0xE8	; 232
 772:	dc f3       	brlt	.-10     	; 0x76a <__mulsf3_pse+0x82>
 774:	86 95       	lsr	r24
 776:	77 95       	ror	r23
 778:	67 95       	ror	r22
 77a:	b7 95       	ror	r27
 77c:	f7 95       	ror	r31
 77e:	e7 95       	ror	r30
 780:	9f 5f       	subi	r25, 0xFF	; 255
 782:	c1 f7       	brne	.-16     	; 0x774 <__mulsf3_pse+0x8c>
 784:	fe 2b       	or	r31, r30
 786:	88 0f       	add	r24, r24
 788:	91 1d       	adc	r25, r1
 78a:	96 95       	lsr	r25
 78c:	87 95       	ror	r24
 78e:	97 f9       	bld	r25, 7
 790:	08 95       	ret

00000792 <round>:
 792:	64 df       	rcall	.-312    	; 0x65c <__fp_splitA>
 794:	e0 f0       	brcs	.+56     	; 0x7ce <round+0x3c>
 796:	9e 37       	cpi	r25, 0x7E	; 126
 798:	d8 f0       	brcs	.+54     	; 0x7d0 <round+0x3e>
 79a:	96 39       	cpi	r25, 0x96	; 150
 79c:	b8 f4       	brcc	.+46     	; 0x7cc <round+0x3a>
 79e:	9e 38       	cpi	r25, 0x8E	; 142
 7a0:	48 f4       	brcc	.+18     	; 0x7b4 <round+0x22>
 7a2:	67 2f       	mov	r22, r23
 7a4:	78 2f       	mov	r23, r24
 7a6:	88 27       	eor	r24, r24
 7a8:	98 5f       	subi	r25, 0xF8	; 248
 7aa:	f9 cf       	rjmp	.-14     	; 0x79e <round+0xc>
 7ac:	86 95       	lsr	r24
 7ae:	77 95       	ror	r23
 7b0:	67 95       	ror	r22
 7b2:	93 95       	inc	r25
 7b4:	95 39       	cpi	r25, 0x95	; 149
 7b6:	d0 f3       	brcs	.-12     	; 0x7ac <round+0x1a>
 7b8:	b6 2f       	mov	r27, r22
 7ba:	b1 70       	andi	r27, 0x01	; 1
 7bc:	6b 0f       	add	r22, r27
 7be:	71 1d       	adc	r23, r1
 7c0:	81 1d       	adc	r24, r1
 7c2:	20 f4       	brcc	.+8      	; 0x7cc <round+0x3a>
 7c4:	87 95       	ror	r24
 7c6:	77 95       	ror	r23
 7c8:	67 95       	ror	r22
 7ca:	93 95       	inc	r25
 7cc:	16 cf       	rjmp	.-468    	; 0x5fa <__fp_mintl>
 7ce:	30 cf       	rjmp	.-416    	; 0x630 <__fp_mpack>
 7d0:	77 cf       	rjmp	.-274    	; 0x6c0 <__fp_szero>

000007d2 <__fp_inf>:
 7d2:	97 f9       	bld	r25, 7
 7d4:	9f 67       	ori	r25, 0x7F	; 127
 7d6:	80 e8       	ldi	r24, 0x80	; 128
 7d8:	70 e0       	ldi	r23, 0x00	; 0
 7da:	60 e0       	ldi	r22, 0x00	; 0
 7dc:	08 95       	ret

000007de <__fp_nan>:
 7de:	9f ef       	ldi	r25, 0xFF	; 255
 7e0:	80 ec       	ldi	r24, 0xC0	; 192
 7e2:	08 95       	ret

000007e4 <__fp_pscA>:
 7e4:	00 24       	eor	r0, r0
 7e6:	0a 94       	dec	r0
 7e8:	16 16       	cp	r1, r22
 7ea:	17 06       	cpc	r1, r23
 7ec:	18 06       	cpc	r1, r24
 7ee:	09 06       	cpc	r0, r25
 7f0:	08 95       	ret

000007f2 <__fp_pscB>:
 7f2:	00 24       	eor	r0, r0
 7f4:	0a 94       	dec	r0
 7f6:	12 16       	cp	r1, r18
 7f8:	13 06       	cpc	r1, r19
 7fa:	14 06       	cpc	r1, r20
 7fc:	05 06       	cpc	r0, r21
 7fe:	08 95       	ret

00000800 <__fp_round>:
 800:	09 2e       	mov	r0, r25
 802:	03 94       	inc	r0
 804:	00 0c       	add	r0, r0
 806:	11 f4       	brne	.+4      	; 0x80c <__fp_round+0xc>
 808:	88 23       	and	r24, r24
 80a:	52 f0       	brmi	.+20     	; 0x820 <__fp_round+0x20>
 80c:	bb 0f       	add	r27, r27
 80e:	40 f4       	brcc	.+16     	; 0x820 <__fp_round+0x20>
 810:	bf 2b       	or	r27, r31
 812:	11 f4       	brne	.+4      	; 0x818 <__fp_round+0x18>
 814:	60 ff       	sbrs	r22, 0
 816:	04 c0       	rjmp	.+8      	; 0x820 <__fp_round+0x20>
 818:	6f 5f       	subi	r22, 0xFF	; 255
 81a:	7f 4f       	sbci	r23, 0xFF	; 255
 81c:	8f 4f       	sbci	r24, 0xFF	; 255
 81e:	9f 4f       	sbci	r25, 0xFF	; 255
 820:	08 95       	ret

00000822 <_exit>:
 822:	f8 94       	cli

00000824 <__stop_program>:
 824:	ff cf       	rjmp	.-2      	; 0x824 <__stop_program>
