=====
SETUP
24.962
18.027
42.989
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_8_s2
6.026
6.408
i2c_config_m0/i2c_master_top_m0/n215_s23
7.603
8.182
i2c_config_m0/i2c_master_top_m0/n199_s49
10.622
11.169
i2c_config_m0/i2c_master_top_m0/n219_s43
13.883
14.391
i2c_config_m0/i2c_master_top_m0/n219_s21
15.711
16.278
i2c_config_m0/i2c_master_top_m0/n219_s11
16.281
16.848
i2c_config_m0/i2c_master_top_m0/n219_s7
16.851
17.398
i2c_config_m0/i2c_master_top_m0/n219_s6
17.571
18.027
i2c_config_m0/i2c_master_top_m0/txr_2_s0
18.027
=====
SETUP
25.506
17.502
43.008
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.035
6.417
i2c_config_m0/i2c_master_top_m0/n207_s58
8.199
8.746
i2c_config_m0/i2c_master_top_m0/n211_s89
11.259
11.577
i2c_config_m0/i2c_master_top_m0/n223_s40
13.061
13.629
i2c_config_m0/i2c_master_top_m0/n228_s25
15.222
15.511
i2c_config_m0/i2c_master_top_m0/n228_s12
15.892
16.471
i2c_config_m0/i2c_master_top_m0/n228_s7
16.474
17.041
i2c_config_m0/i2c_master_top_m0/n228_s6
17.214
17.503
i2c_config_m0/i2c_master_top_m0/txr_0_s0
17.503
=====
SETUP
25.626
17.365
42.991
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.035
6.417
i2c_config_m0/i2c_master_top_m0/n199_s14
8.196
8.775
i2c_config_m0/i2c_master_top_m0/n199_s48
10.059
10.637
i2c_config_m0/i2c_master_top_m0/n199_s43
12.960
13.507
i2c_config_m0/i2c_master_top_m0/n199_s29
14.850
15.357
i2c_config_m0/i2c_master_top_m0/n199_s13
15.360
15.934
i2c_config_m0/i2c_master_top_m0/n199_s8
16.106
16.614
i2c_config_m0/i2c_master_top_m0/n199_s6
16.786
17.365
i2c_config_m0/i2c_master_top_m0/txr_7_s0
17.365
=====
SETUP
25.738
17.282
43.019
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_8_s2
6.026
6.408
i2c_config_m0/i2c_master_top_m0/n215_s23
7.603
8.182
i2c_config_m0/i2c_master_top_m0/n199_s49
10.622
11.169
i2c_config_m0/i2c_master_top_m0/n211_s71
14.338
14.912
i2c_config_m0/i2c_master_top_m0/n211_s43
15.084
15.652
i2c_config_m0/i2c_master_top_m0/n211_s18
15.654
16.222
i2c_config_m0/i2c_master_top_m0/n211_s9
16.224
16.772
i2c_config_m0/i2c_master_top_m0/n211_s6
16.774
17.282
i2c_config_m0/i2c_master_top_m0/txr_4_s0
17.282
=====
SETUP
26.002
17.017
43.019
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.035
6.417
i2c_config_m0/i2c_master_top_m0/n199_s14
8.196
8.775
i2c_config_m0/i2c_master_top_m0/n199_s48
10.059
10.637
i2c_config_m0/i2c_master_top_m0/n199_s43
12.960
13.507
i2c_config_m0/i2c_master_top_m0/n223_s35
14.229
14.736
i2c_config_m0/i2c_master_top_m0/n223_s17
15.117
15.696
i2c_config_m0/i2c_master_top_m0/n223_s9
15.699
16.266
i2c_config_m0/i2c_master_top_m0/n223_s6
16.439
17.017
i2c_config_m0/i2c_master_top_m0/txr_1_s0
17.017
=====
SETUP
26.174
16.833
43.006
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.035
6.417
i2c_config_m0/i2c_master_top_m0/n223_s20
8.201
8.780
i2c_config_m0/i2c_master_top_m0/n199_s50
10.479
11.026
i2c_config_m0/i2c_master_top_m0/n207_s50
12.636
13.204
i2c_config_m0/i2c_master_top_m0/n207_s25
13.209
13.776
i2c_config_m0/i2c_master_top_m0/n207_s12
14.844
15.132
i2c_config_m0/i2c_master_top_m0/n207_s7
15.514
16.093
i2c_config_m0/i2c_master_top_m0/n207_s6
16.265
16.833
i2c_config_m0/i2c_master_top_m0/txr_5_s0
16.833
=====
SETUP
26.394
16.595
42.989
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.035
6.417
i2c_config_m0/i2c_master_top_m0/n199_s14
8.196
8.775
i2c_config_m0/i2c_master_top_m0/n199_s21
10.126
10.700
i2c_config_m0/i2c_master_top_m0/n215_s54
11.877
12.445
i2c_config_m0/i2c_master_top_m0/n215_s30
14.397
14.971
i2c_config_m0/i2c_master_top_m0/n215_s16
14.974
15.552
i2c_config_m0/i2c_master_top_m0/n215_s9
15.725
16.304
i2c_config_m0/i2c_master_top_m0/n215_s6
16.306
16.595
i2c_config_m0/i2c_master_top_m0/txr_3_s0
16.595
=====
SETUP
27.017
15.974
42.991
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.035
6.417
i2c_config_m0/i2c_master_top_m0/n207_s58
8.199
8.746
i2c_config_m0/i2c_master_top_m0/n211_s89
11.259
11.577
i2c_config_m0/i2c_master_top_m0/n203_s63
12.156
12.724
i2c_config_m0/i2c_master_top_m0/n203_s35
12.726
13.234
i2c_config_m0/i2c_master_top_m0/n203_s14
13.656
14.235
i2c_config_m0/i2c_master_top_m0/n203_s8
14.237
14.805
i2c_config_m0/i2c_master_top_m0/n203_s6
15.395
15.974
i2c_config_m0/i2c_master_top_m0/txr_6_s0
15.974
=====
SETUP
30.117
12.655
42.772
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.046
6.429
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
7.008
7.586
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
7.764
8.331
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
8.511
8.803
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0
9.345
9.801
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3
10.543
11.110
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.473
11.761
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
11.936
12.504
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.655
=====
SETUP
30.178
12.592
42.770
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.035
6.417
i2c_config_m0/n79_s2
8.466
8.922
i2c_config_m0/n124_s16
9.851
10.425
i2c_config_m0/n124_s17
11.442
11.761
i2c_config_m0/i2c_write_req_s4
11.776
12.233
i2c_config_m0/i2c_write_req_s0
12.592
=====
SETUP
30.228
12.544
42.772
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.046
6.429
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
7.008
7.586
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
7.764
8.331
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
8.511
8.803
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0
9.345
9.801
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3
10.543
11.110
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.473
11.761
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
11.936
12.393
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.544
=====
SETUP
30.724
12.284
43.008
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.035
6.417
i2c_config_m0/n79_s2
8.466
8.922
i2c_config_m0/n124_s16
9.851
10.425
i2c_config_m0/n124_s17
11.442
11.761
i2c_config_m0/n100_s7
11.776
12.284
i2c_config_m0/state_0_s0
12.284
=====
SETUP
30.778
12.246
43.024
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.035
6.417
i2c_config_m0/n79_s2
8.466
8.922
i2c_config_m0/n124_s16
9.851
10.425
i2c_config_m0/n124_s17
11.442
11.761
i2c_config_m0/i2c_write_req_s0
12.246
=====
SETUP
30.994
11.767
42.761
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_1_s2
11.767
=====
SETUP
30.994
11.767
42.761
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_2_s2
11.767
=====
SETUP
30.994
11.767
42.761
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_4_s2
11.767
=====
SETUP
30.994
11.767
42.761
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_6_s2
11.767
=====
SETUP
31.003
11.767
42.770
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_3_s2
11.767
=====
SETUP
31.003
11.767
42.770
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_5_s2
11.767
=====
SETUP
31.047
11.704
42.751
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_7_s2
11.704
=====
SETUP
31.047
11.704
42.751
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_8_s2
11.704
=====
SETUP
31.047
11.704
42.751
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.087
9.634
i2c_config_m0/state_1_s5
10.057
10.636
i2c_config_m0/lut_index_9_s5
11.001
11.548
i2c_config_m0/lut_index_9_s2
11.704
=====
SETUP
31.163
11.866
43.029
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
6.037
6.419
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2
7.017
7.564
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2
7.778
8.357
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1
8.537
9.116
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2
9.334
9.653
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s1
9.824
10.372
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0
11.358
11.866
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0
11.866
=====
SETUP
31.188
11.831
43.019
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.046
6.429
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
7.008
7.586
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
7.764
8.331
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
8.511
8.803
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0
9.345
9.801
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3
10.543
11.110
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
11.324
11.831
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
11.831
=====
SETUP
31.421
11.583
43.004
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.075
6.457
i2c_config_m0/i2c_master_top_m0/n215_s8
9.156
9.663
i2c_config_m0/i2c_master_top_m0/next_state_0_s29
10.494
11.002
i2c_config_m0/i2c_master_top_m0/next_state_0_s26
11.004
11.583
i2c_config_m0/i2c_master_top_m0/state_0_s1
11.583
=====
HOLD
0.374
3.847
3.473
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.472
3.648
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
3.655
3.847
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.847
=====
HOLD
0.374
3.844
3.470
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0
3.469
3.645
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2
3.653
3.844
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0
3.844
=====
HOLD
0.374
3.840
3.467
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3
3.465
3.642
i2c_config_m0/i2c_master_top_m0/byte_controller/n67_s3
3.649
3.840
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3
3.840
=====
HOLD
0.374
3.840
3.467
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.465
3.642
i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
3.649
3.840
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.840
=====
HOLD
0.374
3.837
3.463
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.462
3.638
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
3.645
3.837
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.837
=====
HOLD
0.374
3.851
3.477
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
3.476
3.652
i2c_config_m0/i2c_master_top_m0/n81_s8
3.660
3.851
i2c_config_m0/i2c_master_top_m0/write_s5
3.851
=====
HOLD
0.378
3.825
3.448
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3
3.447
3.623
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n57_s4
3.634
3.825
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3
3.825
=====
HOLD
0.378
3.810
3.433
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
3.432
3.608
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3
3.619
3.810
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
3.810
=====
HOLD
0.378
3.825
3.448
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
3.447
3.623
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12
3.634
3.825
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
3.825
=====
HOLD
0.378
3.840
3.463
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
3.462
3.638
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3
3.649
3.840
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
3.840
=====
HOLD
0.378
3.833
3.455
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
3.454
3.630
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0
3.642
3.833
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
3.833
=====
HOLD
0.378
3.848
3.470
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
3.469
3.645
i2c_config_m0/i2c_master_top_m0/n81_s9
3.656
3.848
i2c_config_m0/i2c_master_top_m0/read_s5
3.848
=====
HOLD
0.378
3.826
3.448
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_4_s2
3.447
3.623
i2c_config_m0/n77_s3
3.635
3.826
i2c_config_m0/lut_index_4_s2
3.826
=====
HOLD
0.378
3.821
3.443
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
3.442
3.618
i2c_config_m0/n73_s1
3.630
3.821
i2c_config_m0/lut_index_8_s2
3.821
=====
HOLD
0.389
3.832
3.443
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_7_s2
3.442
3.622
i2c_config_m0/n74_s5
3.641
3.832
i2c_config_m0/lut_index_7_s2
3.832
=====
HOLD
0.440
3.903
3.463
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
3.462
3.638
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2
3.645
3.903
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
3.903
=====
HOLD
0.440
3.910
3.470
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/start_s5
3.469
3.645
i2c_config_m0/i2c_master_top_m0/n81_s6
3.653
3.910
i2c_config_m0/i2c_master_top_m0/start_s5
3.910
=====
HOLD
0.444
3.882
3.438
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1
3.437
3.613
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n56_s2
3.624
3.882
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1
3.882
=====
HOLD
0.444
3.892
3.448
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1
3.447
3.623
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n46_s3
3.634
3.892
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1
3.892
=====
HOLD
0.444
3.905
3.462
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.460
3.637
i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
3.648
3.905
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.905
=====
HOLD
0.447
3.918
3.470
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/state_1_s1
3.469
3.645
i2c_config_m0/i2c_master_top_m0/next_state_1_s30
3.660
3.918
i2c_config_m0/i2c_master_top_m0/state_1_s1
3.918
=====
HOLD
0.449
3.892
3.443
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0
3.442
3.618
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0
3.892
=====
HOLD
0.449
3.897
3.448
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0
3.447
3.623
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
3.897
=====
HOLD
0.449
3.909
3.460
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0
3.459
3.635
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0
3.718
3.909
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0
3.909
=====
HOLD
0.449
3.909
3.460
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0
3.459
3.635
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0
3.718
3.909
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0
3.909
