git clone --depth 1 --no-tags https://github.com/lixipin/OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/426569037
git clone --depth 1 --no-tags https://github.com/s204451/Eroding-FSMD-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/426610672
git clone --depth 1 --no-tags https://github.com/Patrickshiny/verilogFiles.git f:/verilog_sva_gh_scraper/data/full_repos/427699256
git clone --depth 1 --no-tags https://github.com/BobLouis/verilog_learning_lec.git f:/verilog_sva_gh_scraper/data/full_repos/427673367
git clone --depth 1 --no-tags https://github.com/ErikMtz99/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/427428630
git clone --depth 1 --no-tags https://github.com/YoungRaeKimm/single-cycle-stack-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/427473729
git clone --depth 1 --no-tags https://github.com/novoseltcev/miet-microprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/428601773
git clone --depth 1 --no-tags https://github.com/jlundvall/IC-prosjekt.git f:/verilog_sva_gh_scraper/data/full_repos/428634633
git clone --depth 1 --no-tags https://github.com/DanielVorhaug/MazeEscaper.git f:/verilog_sva_gh_scraper/data/full_repos/429231536
git clone --depth 1 --no-tags https://github.com/siddhantsingh14/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/431975595
git clone --depth 1 --no-tags https://github.com/fuanruisu/Reg_File_Magana_1_Juan.git f:/verilog_sva_gh_scraper/data/full_repos/431264790
git clone --depth 1 --no-tags https://github.com/DevSoni1/Circuit-Design-using-Verilog-HDl-Dataflow-modeling.git f:/verilog_sva_gh_scraper/data/full_repos/432210776
git clone --depth 1 --no-tags https://github.com/eAlmonte21/Reg_File_Almonte_1_Luis.git f:/verilog_sva_gh_scraper/data/full_repos/431244381
git clone --depth 1 --no-tags https://github.com/AHReccese/MicroController.git f:/verilog_sva_gh_scraper/data/full_repos/431855593
git clone --depth 1 --no-tags https://github.com/Digisky-msi/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/427753998
git clone --depth 1 --no-tags https://github.com/rosemamb/Prosjekt-IC.git f:/verilog_sva_gh_scraper/data/full_repos/427050000
git clone --depth 1 --no-tags https://github.com/HBzhainan-wzw/ECE154A_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/428406176
git clone --depth 1 --no-tags https://github.com/shin19991207/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/428300507
git clone --depth 1 --no-tags https://github.com/jushg/ee2026_project.git f:/verilog_sva_gh_scraper/data/full_repos/428582405
git clone --depth 1 --no-tags https://github.com/nas-git-nas/C-473_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/430787568
git clone --depth 1 --no-tags https://github.com/TorsteinFlatval/Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/429141237
git clone --depth 1 --no-tags https://github.com/TorsteinFlatval/project.git f:/verilog_sva_gh_scraper/data/full_repos/429132653
git clone --depth 1 --no-tags https://github.com/LEE-YOUNG-JE/Calculator-by-FPGA-kit.git f:/verilog_sva_gh_scraper/data/full_repos/427282536
git clone --depth 1 --no-tags https://github.com/embelon/wrapped_wb_openram_shim.git f:/verilog_sva_gh_scraper/data/full_repos/426962430
git clone --depth 1 --no-tags https://github.com/chulse/ee216a_proj.git f:/verilog_sva_gh_scraper/data/full_repos/431039905
git clone --depth 1 --no-tags https://github.com/mkhuthir/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/431208612
git clone --depth 1 --no-tags https://github.com/Hsnayrus/NewPC5.git f:/verilog_sva_gh_scraper/data/full_repos/430219868
git clone --depth 1 --no-tags https://github.com/sounr/Project_IC.git f:/verilog_sva_gh_scraper/data/full_repos/429752343
git clone --depth 1 --no-tags https://github.com/AnkitMindewar-21/AES-256.git f:/verilog_sva_gh_scraper/data/full_repos/430072141
git clone --depth 1 --no-tags https://github.com/fallen/pythondata-cpu-riskv.git f:/verilog_sva_gh_scraper/data/full_repos/430143196
git clone --depth 1 --no-tags https://github.com/ggozdeonal/VerilogHw2.git f:/verilog_sva_gh_scraper/data/full_repos/429761898
git clone --depth 1 --no-tags https://github.com/MPego98/Isa_01_2021_2022.git f:/verilog_sva_gh_scraper/data/full_repos/429814708
git clone --depth 1 --no-tags https://github.com/Flymindo/Simple_Five_Stage_Pipelined_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/428855476
git clone --depth 1 --no-tags https://github.com/shajan-sha/Verilog_Shajan.git f:/verilog_sva_gh_scraper/data/full_repos/427589098
git clone --depth 1 --no-tags https://github.com/Howard-Zhou-77/Making_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/429308476
git clone --depth 1 --no-tags https://github.com/Omicron02/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/431112437
git clone --depth 1 --no-tags https://github.com/starlord1625/EC39004_VLSI_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/432089075
git clone --depth 1 --no-tags https://github.com/siddhantsingh14/AES-Encryption-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/431978263
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-uart-TX-RX-module.git f:/verilog_sva_gh_scraper/data/full_repos/431550602
git clone --depth 1 --no-tags https://github.com/Chiiip/PCID.git f:/verilog_sva_gh_scraper/data/full_repos/431320875
git clone --depth 1 --no-tags https://github.com/Arman5592/UART_Baudrate_Converter_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/432284196
git clone --depth 1 --no-tags https://github.com/agirones/processor_architecture_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/429119498
git clone --depth 1 --no-tags https://github.com/artem-herashchenko/coursework_.git f:/verilog_sva_gh_scraper/data/full_repos/429549117
git clone --depth 1 --no-tags https://github.com/Oscar-live/-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/428120898
git clone --depth 1 --no-tags https://github.com/RobReichert/RedPitaya.git f:/verilog_sva_gh_scraper/data/full_repos/428611613
git clone --depth 1 --no-tags https://github.com/Herepiggypiggypiggy/Chipino_project.git f:/verilog_sva_gh_scraper/data/full_repos/428563651
git clone --depth 1 --no-tags https://github.com/habiba2m/mips-processor-project.git f:/verilog_sva_gh_scraper/data/full_repos/428085552
git clone --depth 1 --no-tags https://github.com/aggarwal-aditya/Image-Processing-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/428906824
git clone --depth 1 --no-tags https://github.com/hugo655/DE1-SOC---UART.git f:/verilog_sva_gh_scraper/data/full_repos/430095559
git clone --depth 1 --no-tags https://github.com/nandita-manchikanti/VLSI-Lab-2021.git f:/verilog_sva_gh_scraper/data/full_repos/429682963
git clone --depth 1 --no-tags https://github.com/ZiaulChoudhury/SCALEBuffer.git f:/verilog_sva_gh_scraper/data/full_repos/432394879
git clone --depth 1 --no-tags https://github.com/mubinui/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/432494645
git clone --depth 1 --no-tags https://github.com/mehul253/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/432523076
git clone --depth 1 --no-tags https://github.com/ggu1012/lxp32_tmpforsync.git f:/verilog_sva_gh_scraper/data/full_repos/431562882
git clone --depth 1 --no-tags https://github.com/Charliexlj/IAC_EIE2_IAC_CW.git f:/verilog_sva_gh_scraper/data/full_repos/431836744
git clone --depth 1 --no-tags https://github.com/AllenShih-Tw/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/430746918
git clone --depth 1 --no-tags https://github.com/htfab/treepram-red.git f:/verilog_sva_gh_scraper/data/full_repos/427392963
git clone --depth 1 --no-tags https://github.com/dpk14/ECE350FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/427468016
git clone --depth 1 --no-tags https://github.com/ancamariac/baggage-drop.git f:/verilog_sva_gh_scraper/data/full_repos/427179968
git clone --depth 1 --no-tags https://github.com/yaoxin1995/circuit-and-system-design-project.git f:/verilog_sva_gh_scraper/data/full_repos/427901634
git clone --depth 1 --no-tags https://github.com/donev-stan/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/427745684
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Audio-from-COE-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/427931630
git clone --depth 1 --no-tags https://github.com/ale15sousa/ProyectoWuDevandasSousa.git f:/verilog_sva_gh_scraper/data/full_repos/429745507
git clone --depth 1 --no-tags https://github.com/christos-vasileiou/vlsi-design.git f:/verilog_sva_gh_scraper/data/full_repos/431386690
git clone --depth 1 --no-tags https://github.com/taylanu/CMPEN331.git f:/verilog_sva_gh_scraper/data/full_repos/432564927
git clone --depth 1 --no-tags https://github.com/suisuisi/FPGAandCNN.git f:/verilog_sva_gh_scraper/data/full_repos/437357853
git clone --depth 1 --no-tags https://github.com/Fraunhofer-IMS/airisc_core_complex.git f:/verilog_sva_gh_scraper/data/full_repos/437890229
git clone --depth 1 --no-tags https://github.com/Dazhuzhu-github/systolic-array.git f:/verilog_sva_gh_scraper/data/full_repos/439005975
git clone --depth 1 --no-tags https://github.com/shawn110285/Cookabarra.git f:/verilog_sva_gh_scraper/data/full_repos/437425017
git clone --depth 1 --no-tags https://github.com/Hank0626/FPGA-Game-Design.git f:/verilog_sva_gh_scraper/data/full_repos/440642686
git clone --depth 1 --no-tags https://github.com/Wren6991/ChristmasSoC.git f:/verilog_sva_gh_scraper/data/full_repos/440264724
git clone --depth 1 --no-tags https://github.com/jessepalomera/10G_EthernetMAC_SystemVerilog_OOP.git f:/verilog_sva_gh_scraper/data/full_repos/437677776
git clone --depth 1 --no-tags https://github.com/8krisv/CNN-ACCELERATOR.git f:/verilog_sva_gh_scraper/data/full_repos/436253691
git clone --depth 1 --no-tags https://github.com/antonson-j1/SHA256-Accelerator-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/437594352
git clone --depth 1 --no-tags https://github.com/TheSonders/USBKeyboard.git f:/verilog_sva_gh_scraper/data/full_repos/435881362
git clone --depth 1 --no-tags https://github.com/spark2k06/next186lite_graphics_gremlin.git f:/verilog_sva_gh_scraper/data/full_repos/432661124
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw4.git f:/verilog_sva_gh_scraper/data/full_repos/439936255
git clone --depth 1 --no-tags https://github.com/phthinh/soric_project.git f:/verilog_sva_gh_scraper/data/full_repos/440502068
git clone --depth 1 --no-tags https://github.com/rumengshanhe/ADPLL_base_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/435344254
git clone --depth 1 --no-tags https://github.com/CustomizableComputingLab/Nexysvideo_wujian100.git f:/verilog_sva_gh_scraper/data/full_repos/434037801
git clone --depth 1 --no-tags https://github.com/parnabghosh1004/8-point-2D-DCT.git f:/verilog_sva_gh_scraper/data/full_repos/439272659
git clone --depth 1 --no-tags https://github.com/Teddy-van-Jerry/ARM_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/439247652
git clone --depth 1 --no-tags https://github.com/ytliu74/RISCV_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/441932706
git clone --depth 1 --no-tags https://github.com/bluesceada/iscas89_hl_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/434603560
git clone --depth 1 --no-tags https://github.com/mrcaidev/computer-architecture-and-organization.git f:/verilog_sva_gh_scraper/data/full_repos/442125635
git clone --depth 1 --no-tags https://github.com/Robin-WZQ/32bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/441216763
git clone --depth 1 --no-tags https://github.com/mostafa-elgendy22/Home-Automation-System.git f:/verilog_sva_gh_scraper/data/full_repos/437933635
git clone --depth 1 --no-tags https://github.com/fluctlight001/Nova132A.git f:/verilog_sva_gh_scraper/data/full_repos/435710407
git clone --depth 1 --no-tags https://github.com/kazkojima/pdmmic-example.git f:/verilog_sva_gh_scraper/data/full_repos/442342677
git clone --depth 1 --no-tags https://github.com/nic24-rgb/TankBatt.git f:/verilog_sva_gh_scraper/data/full_repos/438800627
git clone --depth 1 --no-tags https://github.com/forem1/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/435626360
git clone --depth 1 --no-tags https://github.com/kasirgalabs/kasirga-k0.git f:/verilog_sva_gh_scraper/data/full_repos/443112106
git clone --depth 1 --no-tags https://github.com/garmeniakos/Ax-Printed-ML-Classifiers.git f:/verilog_sva_gh_scraper/data/full_repos/437949903
git clone --depth 1 --no-tags https://github.com/dualvim/KitEasyFPGA_EP4CE6.git f:/verilog_sva_gh_scraper/data/full_repos/435693244
git clone --depth 1 --no-tags https://github.com/ntpt7921/Verilog_UDP_TCP.git f:/verilog_sva_gh_scraper/data/full_repos/433225833
git clone --depth 1 --no-tags https://github.com/Milo-F/mcu_core_verify.git f:/verilog_sva_gh_scraper/data/full_repos/433806053
git clone --depth 1 --no-tags https://github.com/spinsirr/FPGA_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/440849015
git clone --depth 1 --no-tags https://github.com/rogerpease/AXIMasterStreamTutorial.git f:/verilog_sva_gh_scraper/data/full_repos/434957059
git clone --depth 1 --no-tags https://github.com/aap/fpga11.git f:/verilog_sva_gh_scraper/data/full_repos/439379810
git clone --depth 1 --no-tags https://github.com/AdamWu1999/AdamRiscv.git f:/verilog_sva_gh_scraper/data/full_repos/441722770
