// Seed: 3268665154
module module_0 (
    output wor id_0
);
  wire id_3;
  assign id_2 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    output supply1 id_5
);
  final begin : LABEL_0
    id_2 <= id_3;
    id_4 <= id_1;
  end
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2
);
  tri id_4;
  assign id_4 = (1);
endmodule
module module_3 (
    output supply0 id_0,
    input wand id_1,
    input wor id_2,
    output wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri1 id_8
);
  module_2 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
