{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 16 15:55:02 2008 " "Info: Processing started: Sat Feb 16 15:55:02 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off heartrate -c heartrate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off heartrate -c heartrate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock memory lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|ram_block1a0~portb_address_reg12 register heartrate:inst1\|rate\[4\] 10.926 ns " "Info: Slack time is 10.926 ns for clock \"clock\" between source memory \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|ram_block1a0~portb_address_reg12\" and destination register \"heartrate:inst1\|rate\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "110.2 MHz 9.074 ns " "Info: Fmax is 110.2 MHz (period= 9.074 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.755 ns + Largest memory register " "Info: + Largest memory to register requirement is 19.755 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.124 ns + Largest " "Info: + Largest clock skew is -0.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.247 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 94; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 184 120 288 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.560 ns) 3.247 ns heartrate:inst1\|rate\[4\] 2 REG LC_X33_Y16_N9 3 " "Info: 2: + IC(1.819 ns) + CELL(0.560 ns) = 3.247 ns; Loc. = LC_X33_Y16_N9; Fanout = 3; REG Node = 'heartrate:inst1\|rate\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.379 ns" { clock heartrate:inst1|rate[4] } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.98 % ) " "Info: Total cell delay = 1.428 ns ( 43.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 56.02 % ) " "Info: Total interconnect delay = 1.819 ns ( 56.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.247 ns" { clock heartrate:inst1|rate[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.247 ns" { clock clock~out0 heartrate:inst1|rate[4] } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.371 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 3.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 94; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 184 120 288 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.700 ns) 3.371 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|ram_block1a0~portb_address_reg12 2 MEM MRAM_X20_Y7 1 " "Info: 2: + IC(1.803 ns) + CELL(0.700 ns) = 3.371 ns; Loc. = MRAM_X20_Y7; Fanout = 1; MEM Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|ram_block1a0~portb_address_reg12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.503 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } "NODE_NAME" } } { "db/altsyncram_a981.tdf" "" { Text "K:/ece480/verilog/heartrate/db/altsyncram_a981.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 46.51 % ) " "Info: Total cell delay = 1.568 ns ( 46.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 53.49 % ) " "Info: Total interconnect delay = 1.803 ns ( 53.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.371 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.371 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.700ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.247 ns" { clock heartrate:inst1|rate[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.247 ns" { clock clock~out0 heartrate:inst1|rate[4] } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.371 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.371 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.700ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.111 ns - " "Info: - Micro clock to output delay of source is 0.111 ns" {  } { { "db/altsyncram_a981.tdf" "" { Text "K:/ece480/verilog/heartrate/db/altsyncram_a981.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.247 ns" { clock heartrate:inst1|rate[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.247 ns" { clock clock~out0 heartrate:inst1|rate[4] } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.371 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.371 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.700ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.829 ns - Longest memory register " "Info: - Longest memory to register delay is 8.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|ram_block1a0~portb_address_reg12 1 MEM MRAM_X20_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = MRAM_X20_Y7; Fanout = 1; MEM Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|ram_block1a0~portb_address_reg12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } "NODE_NAME" } } { "db/altsyncram_a981.tdf" "" { Text "K:/ece480/verilog/heartrate/db/altsyncram_a981.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.128 ns) 4.128 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|q_b\[0\] 2 MEM MRAM_X20_Y7 3 " "Info: 2: + IC(0.000 ns) + CELL(4.128 ns) = 4.128 ns; Loc. = MRAM_X20_Y7; Fanout = 3; MEM Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\|q_b\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.128 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_a981.tdf" "" { Text "K:/ece480/verilog/heartrate/db/altsyncram_a981.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(0.451 ns) 6.883 ns heartrate:inst1\|Add0~144COUT1_146 3 COMB LC_X33_Y19_N0 2 " "Info: 3: + IC(2.304 ns) + CELL(0.451 ns) = 6.883 ns; Loc. = LC_X33_Y19_N0; Fanout = 2; COMB Node = 'heartrate:inst1\|Add0~144COUT1_146'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.755 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|q_b[0] heartrate:inst1|Add0~144COUT1_146 } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 6.945 ns heartrate:inst1\|Add0~142COUT1_147 4 COMB LC_X33_Y19_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 6.945 ns; Loc. = LC_X33_Y19_N1; Fanout = 2; COMB Node = 'heartrate:inst1\|Add0~142COUT1_147'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { heartrate:inst1|Add0~144COUT1_146 heartrate:inst1|Add0~142COUT1_147 } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 7.007 ns heartrate:inst1\|Add0~140COUT1_148 5 COMB LC_X33_Y19_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 7.007 ns; Loc. = LC_X33_Y19_N2; Fanout = 2; COMB Node = 'heartrate:inst1\|Add0~140COUT1_148'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { heartrate:inst1|Add0~142COUT1_147 heartrate:inst1|Add0~140COUT1_148 } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 7.069 ns heartrate:inst1\|Add0~138COUT1 6 COMB LC_X33_Y19_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.062 ns) = 7.069 ns; Loc. = LC_X33_Y19_N3; Fanout = 2; COMB Node = 'heartrate:inst1\|Add0~138COUT1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { heartrate:inst1|Add0~140COUT1_148 heartrate:inst1|Add0~138COUT1 } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 7.518 ns heartrate:inst1\|Add0~135 7 COMB LC_X33_Y19_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.449 ns) = 7.518 ns; Loc. = LC_X33_Y19_N4; Fanout = 1; COMB Node = 'heartrate:inst1\|Add0~135'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.449 ns" { heartrate:inst1|Add0~138COUT1 heartrate:inst1|Add0~135 } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.235 ns) 8.829 ns heartrate:inst1\|rate\[4\] 8 REG LC_X33_Y16_N9 3 " "Info: 8: + IC(1.076 ns) + CELL(0.235 ns) = 8.829 ns; Loc. = LC_X33_Y16_N9; Fanout = 3; REG Node = 'heartrate:inst1\|rate\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.311 ns" { heartrate:inst1|Add0~135 heartrate:inst1|rate[4] } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.449 ns ( 61.72 % ) " "Info: Total cell delay = 5.449 ns ( 61.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.380 ns ( 38.28 % ) " "Info: Total interconnect delay = 3.380 ns ( 38.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.829 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|q_b[0] heartrate:inst1|Add0~144COUT1_146 heartrate:inst1|Add0~142COUT1_147 heartrate:inst1|Add0~140COUT1_148 heartrate:inst1|Add0~138COUT1 heartrate:inst1|Add0~135 heartrate:inst1|rate[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.829 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|q_b[0] heartrate:inst1|Add0~144COUT1_146 heartrate:inst1|Add0~142COUT1_147 heartrate:inst1|Add0~140COUT1_148 heartrate:inst1|Add0~138COUT1 heartrate:inst1|Add0~135 heartrate:inst1|rate[4] } { 0.000ns 0.000ns 2.304ns 0.000ns 0.000ns 0.000ns 0.000ns 1.076ns } { 0.000ns 4.128ns 0.451ns 0.062ns 0.062ns 0.062ns 0.449ns 0.235ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.247 ns" { clock heartrate:inst1|rate[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.247 ns" { clock clock~out0 heartrate:inst1|rate[4] } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.371 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.371 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.700ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.829 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|q_b[0] heartrate:inst1|Add0~144COUT1_146 heartrate:inst1|Add0~142COUT1_147 heartrate:inst1|Add0~140COUT1_148 heartrate:inst1|Add0~138COUT1 heartrate:inst1|Add0~135 heartrate:inst1|rate[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.829 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|ram_block1a0~portb_address_reg12 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|altsyncram_a981:FIFOram|q_b[0] heartrate:inst1|Add0~144COUT1_146 heartrate:inst1|Add0~142COUT1_147 heartrate:inst1|Add0~140COUT1_148 heartrate:inst1|Add0~138COUT1 heartrate:inst1|Add0~135 heartrate:inst1|rate[4] } { 0.000ns 0.000ns 2.304ns 0.000ns 0.000ns 0.000ns 0.000ns 1.076ns } { 0.000ns 4.128ns 0.451ns 0.062ns 0.062ns 0.062ns 0.449ns 0.235ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\] register lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\] 729 ps " "Info: Minimum slack time is 729 ps for clock \"clock\" between source register \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\]\" and destination register \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.653 ns + Shortest register register " "Info: + Shortest register to register delay is 0.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\] 1 REG LC_X19_Y12_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y12_N6; Fanout = 2; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_928.tdf" 141 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.235 ns) 0.653 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\] 2 REG LC_X19_Y12_N6 2 " "Info: 2: + IC(0.418 ns) + CELL(0.235 ns) = 0.653 ns; Loc. = LC_X19_Y12_N6; Fanout = 2; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_928.tdf" 141 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.99 % ) " "Info: Total cell delay = 0.235 ns ( 35.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.418 ns ( 64.01 % ) " "Info: Total interconnect delay = 0.418 ns ( 64.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.653 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.418ns } { 0.000ns 0.235ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.223 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 94; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 184 120 288 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.560 ns) 3.223 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\] 2 REG LC_X19_Y12_N6 2 " "Info: 2: + IC(1.795 ns) + CELL(0.560 ns) = 3.223 ns; Loc. = LC_X19_Y12_N6; Fanout = 2; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.355 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_928.tdf" 141 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.31 % ) " "Info: Total cell delay = 1.428 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.795 ns ( 55.69 % ) " "Info: Total interconnect delay = 1.795 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.223 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 94; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 184 120 288 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.560 ns) 3.223 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\] 2 REG LC_X19_Y12_N6 2 " "Info: 2: + IC(1.795 ns) + CELL(0.560 ns) = 3.223 ns; Loc. = LC_X19_Y12_N6; Fanout = 2; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\|safe_q\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.355 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_928.tdf" 141 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.31 % ) " "Info: Total cell delay = 1.428 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.795 ns ( 55.69 % ) " "Info: Total interconnect delay = 1.795 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_928.tdf" 141 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_928.tdf" 141 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.653 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.418ns } { 0.000ns 0.235ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.223 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.223 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|cntr_928:wr_ptr|safe_q[12] } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|full_dff reset clock 6.721 ns register " "Info: tsu for register \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|full_dff\" (data pin = \"reset\", clock pin = \"clock\") is 6.721 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.958 ns + Longest pin register " "Info: + Longest pin to register delay is 9.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns reset 1 PIN PIN_R4 71 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R4; Fanout = 71; PIN Node = 'reset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 200 120 288 216 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.712 ns) + CELL(0.213 ns) 5.793 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|_~594 2 COMB LC_X33_Y16_N3 2 " "Info: 2: + IC(4.712 ns) + CELL(0.213 ns) = 5.793 ns; Loc. = LC_X33_Y16_N3; Fanout = 2; COMB Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|_~594'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.925 ns" { reset lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~594 } "NODE_NAME" } } { "db/scfifo_k4v.tdf" "" { Text "K:/ece480/verilog/heartrate/db/scfifo_k4v.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.332 ns) 7.463 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|_~596 3 COMB LC_X34_Y17_N1 1 " "Info: 3: + IC(1.338 ns) + CELL(0.332 ns) = 7.463 ns; Loc. = LC_X34_Y17_N1; Fanout = 1; COMB Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|_~596'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.670 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~594 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~596 } "NODE_NAME" } } { "db/scfifo_k4v.tdf" "" { Text "K:/ece480/verilog/heartrate/db/scfifo_k4v.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.213 ns) 8.789 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|_~6 4 COMB LC_X34_Y16_N7 1 " "Info: 4: + IC(1.113 ns) + CELL(0.213 ns) = 8.789 ns; Loc. = LC_X34_Y16_N7; Fanout = 1; COMB Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|_~6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.326 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~596 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~6 } "NODE_NAME" } } { "db/scfifo_k4v.tdf" "" { Text "K:/ece480/verilog/heartrate/db/scfifo_k4v.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.583 ns) 9.958 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|full_dff 5 REG LC_X33_Y16_N6 7 " "Info: 5: + IC(0.586 ns) + CELL(0.583 ns) = 9.958 ns; Loc. = LC_X33_Y16_N6; Fanout = 7; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|full_dff'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.169 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~6 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_7su.tdf" "" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.209 ns ( 22.18 % ) " "Info: Total cell delay = 2.209 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.749 ns ( 77.82 % ) " "Info: Total interconnect delay = 7.749 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.958 ns" { reset lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~594 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~596 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~6 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.958 ns" { reset reset~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~594 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~596 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~6 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } { 0.000ns 0.000ns 4.712ns 1.338ns 1.113ns 0.586ns } { 0.000ns 0.868ns 0.213ns 0.332ns 0.213ns 0.583ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "db/a_dpfifo_7su.tdf" "" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.247 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 94; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 184 120 288 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.560 ns) 3.247 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|full_dff 2 REG LC_X33_Y16_N6 7 " "Info: 2: + IC(1.819 ns) + CELL(0.560 ns) = 3.247 ns; Loc. = LC_X33_Y16_N6; Fanout = 7; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|full_dff'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.379 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_7su.tdf" "" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.98 % ) " "Info: Total cell delay = 1.428 ns ( 43.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 56.02 % ) " "Info: Total interconnect delay = 1.819 ns ( 56.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.247 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.247 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.958 ns" { reset lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~594 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~596 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~6 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.958 ns" { reset reset~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~594 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~596 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|_~6 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } { 0.000ns 0.000ns 4.712ns 1.338ns 1.113ns 0.586ns } { 0.000ns 0.868ns 0.213ns 0.332ns 0.213ns 0.583ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.247 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.247 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|full_dff } { 0.000ns 0.000ns 1.819ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock rate\[5\] heartrate:inst1\|rate\[5\] 8.374 ns register " "Info: tco from clock \"clock\" to destination pin \"rate\[5\]\" through register \"heartrate:inst1\|rate\[5\]\" is 8.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.253 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 94; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 184 120 288 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.560 ns) 3.253 ns heartrate:inst1\|rate\[5\] 2 REG LC_X34_Y19_N9 4 " "Info: 2: + IC(1.825 ns) + CELL(0.560 ns) = 3.253 ns; Loc. = LC_X34_Y19_N9; Fanout = 4; REG Node = 'heartrate:inst1\|rate\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.385 ns" { clock heartrate:inst1|rate[5] } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.90 % ) " "Info: Total cell delay = 1.428 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 56.10 % ) " "Info: Total interconnect delay = 1.825 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock heartrate:inst1|rate[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 heartrate:inst1|rate[5] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.945 ns + Longest register pin " "Info: + Longest register to pin delay is 4.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns heartrate:inst1\|rate\[5\] 1 REG LC_X34_Y19_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y19_N9; Fanout = 4; REG Node = 'heartrate:inst1\|rate\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { heartrate:inst1|rate[5] } "NODE_NAME" } } { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.441 ns) + CELL(2.504 ns) 4.945 ns rate\[5\] 2 PIN PIN_F12 0 " "Info: 2: + IC(2.441 ns) + CELL(2.504 ns) = 4.945 ns; Loc. = PIN_F12; Fanout = 0; PIN Node = 'rate\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.945 ns" { heartrate:inst1|rate[5] rate[5] } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 72 536 712 88 "rate\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.504 ns ( 50.64 % ) " "Info: Total cell delay = 2.504 ns ( 50.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.441 ns ( 49.36 % ) " "Info: Total interconnect delay = 2.441 ns ( 49.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.945 ns" { heartrate:inst1|rate[5] rate[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.945 ns" { heartrate:inst1|rate[5] rate[5] } { 0.000ns 2.441ns } { 0.000ns 2.504ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock heartrate:inst1|rate[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 heartrate:inst1|rate[5] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.945 ns" { heartrate:inst1|rate[5] rate[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.945 ns" { heartrate:inst1|rate[5] rate[5] } { 0.000ns 2.441ns } { 0.000ns 2.504ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|usedw_is_0_dff reset clock -2.578 ns register " "Info: th for register \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|usedw_is_0_dff\" (data pin = \"reset\", clock pin = \"clock\") is -2.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.250 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 94; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 184 120 288 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.250 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|usedw_is_0_dff 2 REG LC_X33_Y17_N2 3 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.250 ns; Loc. = LC_X33_Y17_N2; Fanout = 3; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|usedw_is_0_dff'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.382 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "db/a_dpfifo_7su.tdf" "" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.94 % ) " "Info: Total cell delay = 1.428 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 56.06 % ) " "Info: Total interconnect delay = 1.822 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.250 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.250 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "db/a_dpfifo_7su.tdf" "" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.928 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns reset 1 PIN PIN_R4 71 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R4; Fanout = 71; PIN Node = 'reset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 200 120 288 216 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(0.235 ns) 5.928 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|usedw_is_0_dff 2 REG LC_X33_Y17_N2 3 " "Info: 2: + IC(4.825 ns) + CELL(0.235 ns) = 5.928 ns; Loc. = LC_X33_Y17_N2; Fanout = 3; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|usedw_is_0_dff'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.060 ns" { reset lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "db/a_dpfifo_7su.tdf" "" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 18.61 % ) " "Info: Total cell delay = 1.103 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.825 ns ( 81.39 % ) " "Info: Total interconnect delay = 4.825 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.928 ns" { reset lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.928 ns" { reset reset~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } { 0.000ns 0.000ns 4.825ns } { 0.000ns 0.868ns 0.235ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.250 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.250 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.928 ns" { reset lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.928 ns" { reset reset~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_k4v:auto_generated|a_dpfifo_7su:dpfifo|usedw_is_0_dff } { 0.000ns 0.000ns 4.825ns } { 0.000ns 0.868ns 0.235ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 16 15:55:04 2008 " "Info: Processing ended: Sat Feb 16 15:55:04 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
