Warning (10268): Verilog HDL information at cache_2way.v(61): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA_lite/17.1/Project/Test_2/cache_2way.v Line: 61
