[02/14 12:48:23      0s] 
[02/14 12:48:23      0s] Cadence Innovus(TM) Implementation System.
[02/14 12:48:23      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/14 12:48:23      0s] 
[02/14 12:48:23      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[02/14 12:48:23      0s] Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/cts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[02/14 12:48:23      0s] Date:		Sat Feb 14 12:48:23 2026
[02/14 12:48:23      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[02/14 12:48:23      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[02/14 12:48:23      0s] 
[02/14 12:48:23      0s] License:
[02/14 12:48:23      0s] 		[12:48:23.185761] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[02/14 12:48:23      0s] 
[02/14 12:48:23      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[02/14 12:48:23      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/14 12:48:39     16s] Memory management switch to non-aggressive memory release mode.
[02/14 12:48:39     16s] 
[02/14 12:48:39     16s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[02/14 12:48:39     16s] 
[02/14 12:48:39     16s] 
[02/14 12:48:39     16s] 
[02/14 12:48:42     19s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:48:47     24s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[02/14 12:48:47     24s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:48:47     24s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[02/14 12:48:47     24s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[02/14 12:48:47     24s] @(#)CDS: CPE v25.11-s029
[02/14 12:48:47     24s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:48:47     24s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[02/14 12:48:47     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/14 12:48:47     24s] @(#)CDS: RCDB 11.15.0
[02/14 12:48:47     24s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[02/14 12:48:47     24s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[02/14 12:48:47     24s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[02/14 12:48:47     24s] @(#)CDS: TCDB v25.10-b001
[02/14 12:48:47     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_6466_444c09d3-3fd1-40c1-a36c-2faf15c27a3d_ece-rschsrv.ece.gatech.edu_dkhalil8_ABFMQH.

[02/14 12:48:47     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_6466_444c09d3-3fd1-40c1-a36c-2faf15c27a3d_ece-rschsrv.ece.gatech.edu_dkhalil8_ABFMQH.
[02/14 12:48:47     24s] 
[02/14 12:48:47     24s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[02/14 12:48:49     25s] [INFO] Loading Pegasus 24.14 fill procedures
[02/14 12:48:51     27s] Info: Process UID = 6466 / 444c09d3-3fd1-40c1-a36c-2faf15c27a3d / HHvRhXzr9o
[02/14 12:48:55     31s] 
[02/14 12:48:55     31s] **INFO:  MMMC transition support version v31-84 
[02/14 12:48:55     31s] 
[02/14 12:48:55     31s] #@ Processing -execute option
[02/14 12:48:55     31s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/cts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[02/14 12:48:55     31s] init_flow summary:
[02/14 12:48:55     31s]   Flow script        : 
[02/14 12:48:55     31s]   YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
[02/14 12:48:55     31s]   Flow               : flow:flow_current
[02/14 12:48:55     31s]   From               : implementation.postcts.block_start
[02/14 12:48:55     31s]   To                 : implementation.postcts.schedule_postcts_report_postcts
[02/14 12:48:55     31s]   Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:48:55     31s]   Working directory  : .
[02/14 12:48:55     31s]   Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3
[02/14 12:48:55     31s]   Run tag            : 
[02/14 12:48:55     31s]   Branch name        : 
[02/14 12:48:55     31s]   Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts_3
[02/14 12:48:55     31s]   Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3
[02/14 12:48:55     31s] reading previous metrics...
[02/14 12:48:56     32s] Sourcing flow scripts...
[02/14 12:48:58     33s] Sourcing flow scripts done.
[02/14 12:48:58     33s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:48:58     33s] #@ Begin verbose flow_step activate_views
[02/14 12:48:58     33s] @flow 2: apply {{} {
[02/14 12:48:58     33s]     set db [get_db flow_starting_db]
[02/14 12:48:58     33s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:48:58     33s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:48:58     33s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:48:58     33s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:48:58     33s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:48:58     33s]   
[02/14 12:48:58     33s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:48:58     33s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:48:58     33s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:48:58     33s]         set cmd "set_analysis_view"
[02/14 12:48:58     33s]         if {$setup_views ne ""} {
[02/14 12:48:58     33s]           append cmd " -setup [list $setup_views]"
[02/14 12:48:58     33s]         } else {
[02/14 12:48:58     33s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         if {$hold_views ne ""} {
[02/14 12:48:58     33s]           append cmd " -hold [list $hold_views]"
[02/14 12:48:58     33s]         } else {
[02/14 12:48:58     33s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         if {$leakage_view ne ""} {
[02/14 12:48:58     33s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:48:58     33s]         } else {
[02/14 12:48:58     33s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:48:58     33s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:48:58     33s]           }
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         if {$dynamic_view ne ""} {
[02/14 12:48:58     33s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:48:58     33s]         } else {
[02/14 12:48:58     33s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:48:58     33s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:48:58     33s]           }
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         eval $cmd
[02/14 12:48:58     33s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:48:58     33s]         set cmd "set_flowkit_read_db_args"
[02/14 12:48:58     33s]         if {$setup_views ne ""} {
[02/14 12:48:58     33s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         if {$hold_views ne ""} {
[02/14 12:48:58     33s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         if {$leakage_view ne ""} {
[02/14 12:48:58     33s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         if {$dynamic_view ne ""} {
[02/14 12:48:58     33s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:48:58     33s]         }
[02/14 12:48:58     33s]         eval $cmd
[02/14 12:48:58     33s]       } else {
[02/14 12:48:58     33s]       }
[02/14 12:48:58     33s]     }
[02/14 12:48:58     33s]   }}
[02/14 12:48:58     33s] #@ End verbose flow_step activate_views
[02/14 12:48:58     33s] #@ Begin verbose flow_step init_mcpu
[02/14 12:48:58     33s] @flow 2: apply {{} {
[02/14 12:48:58     33s]     # Multi host/cpu attributes
[02/14 12:48:58     33s]     #-----------------------------------------------------------------------------
[02/14 12:48:58     33s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:48:58     33s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:48:58     33s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:48:58     33s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:48:58     33s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:48:58     33s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:48:58     33s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:48:58     33s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:48:58     33s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:48:58     33s]     } else {
[02/14 12:48:58     33s]       set max_cpus 1
[02/14 12:48:58     33s]     }
[02/14 12:48:58     33s]     switch -glob [get_db program_short_name] {
[02/14 12:48:58     33s]       default       {}
[02/14 12:48:58     33s]       joules*       -
[02/14 12:48:58     33s]       genus*        -
[02/14 12:48:58     33s]       innovus*      -
[02/14 12:48:58     33s]       tempus*       -
[02/14 12:48:58     33s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:48:58     33s]     }
[02/14 12:48:58     33s] if {[get_feature opt_signoff]} {
[02/14 12:48:58     33s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:48:58     33s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:48:58     33s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:48:58     33s]         set_distributed_hosts -local
[02/14 12:48:58     33s]       }
[02/14 12:48:58     33s] }
[02/14 12:48:58     33s]   }}
[02/14 12:48:58     33s] set_multi_cpu_usage -local_cpu 1
[02/14 12:48:58     33s] #@ End verbose flow_step init_mcpu
[02/14 12:48:58     33s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:48:58     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:48:58     33s] #% Begin load design ... (date=02/14 12:48:58, mem=2134.1M)
[02/14 12:48:59     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:48:59     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:48:59     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:48:59     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:48:59     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:48:59     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:49:00     35s] ##  Process: 130           (User Set)               
[02/14 12:49:00     35s] ##     Node: (not set)                           
[02/14 12:49:00     35s] 
[02/14 12:49:00     35s] ##  Check design process and node:  
[02/14 12:49:00     35s] ##  Design tech node is not set.
[02/14 12:49:00     35s] 
[02/14 12:49:00     35s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:49:00     35s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:49:00     35s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:49:00     35s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:49:00     35s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:49:00     35s] Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:47:48 2026'.
[02/14 12:49:00     35s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[02/14 12:49:01     36s] Read 109 cells in library 'sky130_tt_1.8_25' 
[02/14 12:49:01     36s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[02/14 12:49:01     36s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[02/14 12:49:01     36s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=2205.8M, current mem=2144.8M)
[02/14 12:49:01     36s] 
[02/14 12:49:01     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_scl_9T.tlef ...
[02/14 12:49:01     36s] 
[02/14 12:49:01     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_scl_9T.lef ...
[02/14 12:49:01     36s] Set DBUPerIGU to M2 pitch 460.
[02/14 12:49:01     36s] 
[02/14 12:49:01     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:49:01     36s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/14 12:49:01     36s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:49:01     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:49:01     36s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/14 12:49:01     36s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:49:01     36s] 
[02/14 12:49:01     36s] ##  Check design process and node:  
[02/14 12:49:01     36s] ##  Design tech node is not set.
[02/14 12:49:01     36s] 
[02/14 12:49:01     36s] Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/viewDefinition.tcl
[02/14 12:49:01     36s] % Begin Load netlist data ... (date=02/14 12:49:01, mem=2153.2M)
[02/14 12:49:01     36s] *** Begin netlist parsing (mem=2153.2M) ***
[02/14 12:49:01     36s] Created 110 new cells from 2 timing libraries.
[02/14 12:49:01     36s] Reading netlist ...
[02/14 12:49:01     36s] Backslashed names will retain backslash and a trailing blank character.
[02/14 12:49:01     36s] Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.v.bin'
[02/14 12:49:01     36s] 
[02/14 12:49:01     36s] *** Memory Usage v#1 (Current mem = 2160.785M, initial mem = 944.902M) ***
[02/14 12:49:01     36s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2160.8M) ***
[02/14 12:49:01     36s] % End Load netlist data ... (date=02/14 12:49:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.9M, current mem=2160.9M)
[02/14 12:49:01     36s] Top level cell is counter_16bit.
[02/14 12:49:01     36s] Hooked 110 DB cells to tlib cells.
[02/14 12:49:01     36s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2163.4M, current mem=2163.4M)
[02/14 12:49:01     36s] Starting recursive module instantiation check.
[02/14 12:49:01     36s] No recursion found.
[02/14 12:49:01     36s] Building hierarchical netlist for Cell counter_16bit ...
[02/14 12:49:01     36s] ***** UseNewTieNetMode *****.
[02/14 12:49:01     36s] *** Netlist is unique.
[02/14 12:49:01     36s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[02/14 12:49:01     36s] ** info: there are 119 modules.
[02/14 12:49:01     36s] ** info: there are 179 stdCell insts.
[02/14 12:49:01     36s] ** info: there are 179 stdCell insts with at least one signal pin.
[02/14 12:49:01     36s] 
[02/14 12:49:01     36s] *** Memory Usage v#1 (Current mem = 2191.094M, initial mem = 944.902M) ***
[02/14 12:49:01     36s] *info: set bottom ioPad orient R0
[02/14 12:49:01     36s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:49:01     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:49:01     36s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:49:01     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:49:01     36s] Start create_tracks
[02/14 12:49:01     36s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[02/14 12:49:01     36s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:49:01     36s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:49:01     36s] Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/gui.pref.tcl ...
[02/14 12:49:02     37s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:49:02     37s] ##  Process: 130           (User Set)               
[02/14 12:49:02     37s] ##     Node: (not set)                           
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] ##  Check design process and node:  
[02/14 12:49:02     37s] ##  Design tech node is not set.
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:49:02     37s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:49:02     37s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:49:02     37s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:49:02     37s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:49:02     37s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/14 12:49:02     37s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[02/14 12:49:02     37s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:49:02     37s] Extraction setup Delayed 
[02/14 12:49:02     37s] *Info: initialize multi-corner CTS.
[02/14 12:49:02     37s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2490.2M, current mem=2223.1M)
[02/14 12:49:02     37s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:49:02     37s] Summary for sequential cells identification: 
[02/14 12:49:02     37s]   Identified SBFF number: 16
[02/14 12:49:02     37s]   Identified MBFF number: 0
[02/14 12:49:02     37s]   Identified SB Latch number: 2
[02/14 12:49:02     37s]   Identified MB Latch number: 0
[02/14 12:49:02     37s]   Not identified SBFF number: 0
[02/14 12:49:02     37s]   Not identified MBFF number: 0
[02/14 12:49:02     37s]   Not identified SB Latch number: 0
[02/14 12:49:02     37s]   Not identified MB Latch number: 0
[02/14 12:49:02     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:02     37s] Total number of combinational cells: 87
[02/14 12:49:02     37s] Total number of sequential cells: 19
[02/14 12:49:02     37s] Total number of tristate cells: 3
[02/14 12:49:02     37s] Total number of level shifter cells: 0
[02/14 12:49:02     37s] Total number of power gating cells: 0
[02/14 12:49:02     37s] Total number of isolation cells: 0
[02/14 12:49:02     37s] Total number of power switch cells: 0
[02/14 12:49:02     37s] Total number of pulse generator cells: 0
[02/14 12:49:02     37s] Total number of always on buffers: 0
[02/14 12:49:02     37s] Total number of retention cells: 0
[02/14 12:49:02     37s] Total number of physical cells: 0
[02/14 12:49:02     37s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 BUFX16
[02/14 12:49:02     37s] Total number of usable buffers: 7
[02/14 12:49:02     37s] List of unusable buffers:
[02/14 12:49:02     37s] Total number of unusable buffers: 0
[02/14 12:49:02     37s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:49:02     37s] Total number of usable inverters: 9
[02/14 12:49:02     37s] List of unusable inverters:
[02/14 12:49:02     37s] Total number of unusable inverters: 0
[02/14 12:49:02     37s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:49:02     37s] Total number of identified usable delay cells: 4
[02/14 12:49:02     37s] List of identified unusable delay cells:
[02/14 12:49:02     37s] Total number of identified unusable delay cells: 0
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:02     37s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.0M, current mem=2500.0M)
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:49:02     37s] Summary for sequential cells identification: 
[02/14 12:49:02     37s]   Identified SBFF number: 16
[02/14 12:49:02     37s]   Identified MBFF number: 0
[02/14 12:49:02     37s]   Identified SB Latch number: 2
[02/14 12:49:02     37s]   Identified MB Latch number: 0
[02/14 12:49:02     37s]   Not identified SBFF number: 0
[02/14 12:49:02     37s]   Not identified MBFF number: 0
[02/14 12:49:02     37s]   Not identified SB Latch number: 0
[02/14 12:49:02     37s]   Not identified MB Latch number: 0
[02/14 12:49:02     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:02     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:02     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:49:02     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:02     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:02     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:49:02     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:02     37s] 
[02/14 12:49:02     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:02     37s] Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.fp.gz (mem = 2501.6M).
[02/14 12:49:02     37s] % Begin Load floorplan data ... (date=02/14 12:49:02, mem=2502.3M)
[02/14 12:49:03     37s] *info: reset 200 existing net BottomPreferredLayer and AvoidDetour
[02/14 12:49:03     37s] Deleting old partition specification.
[02/14 12:49:03     37s] Set FPlanBox to (0 0 1025800 1301800)
[02/14 12:49:03     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:49:03     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:49:03     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:49:03     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:49:03     37s]  ... processed partition successfully.
[02/14 12:49:03     37s] Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026, version: 1)
[02/14 12:49:03     37s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2503.7M, current mem=2503.7M)
[02/14 12:49:03     37s] There are 1 nets with weight being set
[02/14 12:49:03     37s] There are 1 nets with bottomPreferredRoutingLayer being set
[02/14 12:49:03     37s] There are 1 nets with avoidDetour being set
[02/14 12:49:03     37s] Extracting standard cell pins and blockage ...... 
[02/14 12:49:03     37s] Pin and blockage extraction finished
[02/14 12:49:03     37s] Delete all existing relative floorplan constraints.
[02/14 12:49:03     37s] % End Load floorplan data ... (date=02/14 12:49:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=2504.6M, current mem=2504.6M)
[02/14 12:49:03     37s] Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:49:03     37s] % Begin Load SymbolTable ... (date=02/14 12:49:03, mem=2504.6M)
[02/14 12:49:03     37s] routingBox: (0 0) (1025800 1301800)
[02/14 12:49:03     37s] Suppress "**WARN ..." messages.
[02/14 12:49:03     37s] coreBox:    (29900 29900) (995900 1271900)
[02/14 12:49:03     37s] Un-suppress "**WARN ..." messages.
[02/14 12:49:03     38s] % End Load SymbolTable ... (date=02/14 12:49:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2507.5M, current mem=2507.5M)
[02/14 12:49:03     38s] Loading place ...
[02/14 12:49:03     38s] % Begin Load placement data ... (date=02/14 12:49:03, mem=2507.5M)
[02/14 12:49:03     38s] Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.place.gz.
[02/14 12:49:03     38s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026, version# 2) ...
[02/14 12:49:03     38s] Read Views for adaptive view pruning ...
[02/14 12:49:03     38s] Read 0 views from Binary DB for adaptive view pruning
[02/14 12:49:03     38s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2508.1M) ***
[02/14 12:49:03     38s] Total net length = 1.809e+04 (8.261e+03 9.826e+03) (ext = 1.328e+04)
[02/14 12:49:03     38s] % End Load placement data ... (date=02/14 12:49:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2508.3M, current mem=2508.3M)
[02/14 12:49:03     38s] Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:47:46 2026)
[02/14 12:49:03     38s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2508.6M) ***
[02/14 12:49:03     38s] % Begin Load routing data ... (date=02/14 12:49:03, mem=2508.6M)
[02/14 12:49:03     38s] Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.gz.
[02/14 12:49:04     38s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026 Format: 23.1) ...
[02/14 12:49:04     38s] *** Total 200 nets are successfully restored.
[02/14 12:49:04     38s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2509.7M) ***
[02/14 12:49:04     38s] % End Load routing data ... (date=02/14 12:49:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=2509.7M, current mem=2508.9M)
[02/14 12:49:04     38s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/14 12:49:04     38s] Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.prop
[02/14 12:49:04     38s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2512.0M) ***
[02/14 12:49:04     38s] Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:47:47 2026, version: 8).
[02/14 12:49:04     38s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:49:04     38s] eee: Design meta data check started
[02/14 12:49:04     38s] Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/extraction/' ...
[02/14 12:49:04     38s] eee: Design meta data check completed
[02/14 12:49:04     38s] Extraction setup Started for TopCell counter_16bit 
[02/14 12:49:04     38s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/14 12:49:04     38s] eee: __QRC_SADV_USE_LE__ is set 0
[02/14 12:49:04     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/14 12:49:05     39s] Generating auto layer map file.
[02/14 12:49:05     39s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[02/14 12:49:05     39s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[02/14 12:49:05     39s] eee:       33	    mcon	        6	       mcon	Via            
[02/14 12:49:05     39s] eee:        1	    met1	        7	     metal1	Metal          
[02/14 12:49:05     39s] eee:       34	     via	        8	       via1	Via            
[02/14 12:49:05     39s] eee:        2	    met2	        9	     metal2	Metal          
[02/14 12:49:05     39s] eee:       35	    via2	       10	       via2	Via            
[02/14 12:49:05     39s] eee:        3	    met3	       11	     metal3	Metal          
[02/14 12:49:05     39s] eee:       36	    via3	       12	       via3	Via            
[02/14 12:49:05     39s] eee:        4	    met4	       13	     metal4	Metal          
[02/14 12:49:05     39s] eee:       37	    via4	       14	       via4	Via            
[02/14 12:49:05     39s] eee:        5	    met5	       15	     metal5	Metal          
[02/14 12:49:05     39s] eee: TechFile: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile
[02/14 12:49:05     39s] eee: HoWee  : 0 0 0 0 0 
[02/14 12:49:05     39s] eee: Erosn  : 0 0 0 0 0 
[02/14 12:49:05     39s] eee: nrColor: 0 0 0 0 0 
[02/14 12:49:05     39s] eee: Save / Restore of RC patterns enabled 
[02/14 12:49:05     39s] eee: Pattern meta data check started
[02/14 12:49:05     39s] eee: Pattern meta data check completed
[02/14 12:49:05     39s] eee: Pattern data restore started
[02/14 12:49:05     39s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.techData.gz' ...
[02/14 12:49:05     39s] eee: Pattern data restore completed
[02/14 12:49:05     39s] Completed (cpu: 0:00:00.3 real: 0:00:01.0)
[02/14 12:49:05     39s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:49:05     39s] Set Shrink Factor to 1.00000
[02/14 12:49:05     39s] Summary of Active RC-Corners : 
[02/14 12:49:05     39s]  
[02/14 12:49:05     39s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[02/14 12:49:05     39s]     RC-Corner Name        : Nominal_25C
[02/14 12:49:05     39s]     RC-Corner Index       : 0
[02/14 12:49:05     39s]     RC-Corner Temperature : 25 Celsius
[02/14 12:49:05     39s]     RC-Corner Cap Table   : ''
[02/14 12:49:05     39s]     RC-Corner PreRoute Res Factor         : 1
[02/14 12:49:05     39s]     RC-Corner PreRoute Cap Factor         : 1
[02/14 12:49:05     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/14 12:49:05     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/14 12:49:05     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/14 12:49:05     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/14 12:49:05     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/14 12:49:05     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/14 12:49:05     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/14 12:49:05     39s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/14 12:49:05     39s]     RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
[02/14 12:49:05     39s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:49:05     39s] eee: Grid density data restore started
[02/14 12:49:05     39s] eee: Grid density data restore completed
[02/14 12:49:05     39s] eee: pegSigSF=1.070000
[02/14 12:49:05     39s] Restored Grid density data
[02/14 12:49:05     39s] eee: Blockage data restore started... [02/14 12:49:05     39s] Initializing multi-corner resistance tables ...
completed.
[02/14 12:49:05     39s] eee: Grid unit RC data restore started
[02/14 12:49:05     39s] eee:     Restore started for corner Nominal_25C
[02/14 12:49:05     39s] eee:         Current session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:49:05     39s] eee:         Saved   session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:49:05     39s] eee:     Restore completed for corner Nominal_25C
[02/14 12:49:05     39s] eee: Grid unit RC data restore completed
[02/14 12:49:05     39s] eee: l=1 avDens=0.103920 usedTrk=7248.411643 availTrk=69750.000000 sigTrk=7248.411643
[02/14 12:49:05     39s] eee: l=2 avDens=0.015305 usedTrk=241.055532 availTrk=15750.000000 sigTrk=241.055532
[02/14 12:49:05     39s] eee: l=3 avDens=0.024965 usedTrk=201.624106 availTrk=8076.393443 sigTrk=201.624106
[02/14 12:49:05     39s] eee: l=4 avDens=0.026071 usedTrk=1398.754808 availTrk=53651.707317 sigTrk=1398.754808
[02/14 12:49:05     39s] eee: l=5 avDens=0.157066 usedTrk=1421.319734 availTrk=9049.180328 sigTrk=1421.319734
[02/14 12:49:05     39s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:05     39s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:49:05     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=0.000000 uaWlH=0.000500 aWlH=0.000000 lMod=0 pMax=0.819000 pMod=83 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:49:05     39s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:49:05     39s] eee: Metal Layers Info:
[02/14 12:49:05     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:49:05     39s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:49:05     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:49:05     39s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:49:05     39s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:49:05     39s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:49:05     39s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:49:05     39s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:49:05     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:49:05     39s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:49:05     39s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:49:05     39s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:49:05     39s] Restore PreRoute all RC Grid data successful.[02/14 12:49:05     39s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/14 12:49:05     39s] Start generating vias ..
### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[02/14 12:49:05     39s] #Skip building auto via since it is not turned on.
[02/14 12:49:05     39s] Extracting standard cell pins and blockage ...... 
[02/14 12:49:05     39s] Pin and blockage extraction finished
[02/14 12:49:05     39s] Via generation completed.
[02/14 12:49:05     39s] % Begin Load power constraints ... (date=02/14 12:49:05, mem=2528.9M)
[02/14 12:49:05     39s] source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit_power_constraints.tcl
[02/14 12:49:05     39s] 'set_default_switching_activity' finished successfully.
[02/14 12:49:05     39s] % End Load power constraints ... (date=02/14 12:49:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.8M, current mem=2550.8M)
[02/14 12:49:05     39s] % Begin load AAE data ... (date=02/14 12:49:05, mem=2569.5M)
[02/14 12:49:06     39s] **WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[02/14 12:49:06     39s] AAE DB initialization (MEM=2584.484375 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/14 12:49:06     40s] % End load AAE data ... (date=02/14 12:49:06, total cpu=0:00:00.6, real=0:00:01.0, peak res=2584.5M, current mem=2584.5M)
[02/14 12:49:06     40s] Restoring CCOpt config...
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:49:06     40s] Summary for sequential cells identification: 
[02/14 12:49:06     40s]   Identified SBFF number: 16
[02/14 12:49:06     40s]   Identified MBFF number: 0
[02/14 12:49:06     40s]   Identified SB Latch number: 2
[02/14 12:49:06     40s]   Identified MB Latch number: 0
[02/14 12:49:06     40s]   Not identified SBFF number: 0
[02/14 12:49:06     40s]   Not identified MBFF number: 0
[02/14 12:49:06     40s]   Not identified SB Latch number: 0
[02/14 12:49:06     40s]   Not identified MB Latch number: 0
[02/14 12:49:06     40s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:06     40s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:06     40s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:06     40s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:49:06     40s]   Extracting original clock gating for core_clock...
[02/14 12:49:06     40s]     clock_tree core_clock contains 16 sinks and 0 clock gates.
[02/14 12:49:06     40s]   Extracting original clock gating for core_clock done.
[02/14 12:49:06     40s]   The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:49:06     40s]   The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:49:06     40s] Restoring CCOpt config done.
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:49:06     40s] Summary for sequential cells identification: 
[02/14 12:49:06     40s]   Identified SBFF number: 16
[02/14 12:49:06     40s]   Identified MBFF number: 0
[02/14 12:49:06     40s]   Identified SB Latch number: 2
[02/14 12:49:06     40s]   Identified MB Latch number: 0
[02/14 12:49:06     40s]   Not identified SBFF number: 0
[02/14 12:49:06     40s]   Not identified MBFF number: 0
[02/14 12:49:06     40s]   Not identified SB Latch number: 0
[02/14 12:49:06     40s]   Not identified MB Latch number: 0
[02/14 12:49:06     40s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:06     40s] Total number of combinational cells: 87
[02/14 12:49:06     40s] Total number of sequential cells: 19
[02/14 12:49:06     40s] Total number of tristate cells: 3
[02/14 12:49:06     40s] Total number of level shifter cells: 0
[02/14 12:49:06     40s] Total number of power gating cells: 0
[02/14 12:49:06     40s] Total number of isolation cells: 0
[02/14 12:49:06     40s] Total number of power switch cells: 0
[02/14 12:49:06     40s] Total number of pulse generator cells: 0
[02/14 12:49:06     40s] Total number of always on buffers: 0
[02/14 12:49:06     40s] Total number of retention cells: 0
[02/14 12:49:06     40s] Total number of physical cells: 0
[02/14 12:49:06     40s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:49:06     40s] Total number of usable buffers: 7
[02/14 12:49:06     40s] List of unusable buffers:
[02/14 12:49:06     40s] Total number of unusable buffers: 0
[02/14 12:49:06     40s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:49:06     40s] Total number of usable inverters: 9
[02/14 12:49:06     40s] List of unusable inverters:
[02/14 12:49:06     40s] Total number of unusable inverters: 0
[02/14 12:49:06     40s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:49:06     40s] Total number of identified usable delay cells: 4
[02/14 12:49:06     40s] List of identified unusable delay cells:
[02/14 12:49:06     40s] Total number of identified unusable delay cells: 0
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:06     40s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[02/14 12:49:06     40s] timing_aocv_enable_gba_combine_launch_capture
[02/14 12:49:06     40s] timing_enable_backward_compatible_latch_thru_mt_mode
[02/14 12:49:06     40s] timing_enable_separate_device_slew_effect_sensitivities
[02/14 12:49:06     40s] #% End load design ... (date=02/14 12:49:06, total cpu=0:00:06.7, real=0:00:08.0, peak res=2599.9M, current mem=2588.7M)
[02/14 12:49:06     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:49:06     40s] Severity  ID               Count  Summary                                  
[02/14 12:49:06     40s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:49:06     40s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:49:06     40s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:49:06     40s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:49:06     40s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[02/14 12:49:06     40s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:49:06     40s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:49:06     40s] *** Message Summary: 147 warning(s), 0 error(s)
[02/14 12:49:06     40s] 
[02/14 12:49:06     40s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:06     40s] UM:*                                                                   read_db
[02/14 12:49:06     40s] Sourcing flow scripts...
[02/14 12:49:07     41s] Sourcing flow scripts done.
[02/14 12:49:07     41s] reading previous metrics...
[02/14 12:49:08     42s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:49:08     42s] #@ Begin verbose flow_step activate_views
[02/14 12:49:08     42s] @flow 2: apply {{} {
[02/14 12:49:08     42s]     set db [get_db flow_starting_db]
[02/14 12:49:08     42s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:49:08     42s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:49:08     42s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:49:08     42s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:49:08     42s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:49:08     42s]   
[02/14 12:49:08     42s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:49:08     42s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:49:08     42s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:49:08     42s]         set cmd "set_analysis_view"
[02/14 12:49:08     42s]         if {$setup_views ne ""} {
[02/14 12:49:08     42s]           append cmd " -setup [list $setup_views]"
[02/14 12:49:08     42s]         } else {
[02/14 12:49:08     42s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         if {$hold_views ne ""} {
[02/14 12:49:08     42s]           append cmd " -hold [list $hold_views]"
[02/14 12:49:08     42s]         } else {
[02/14 12:49:08     42s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         if {$leakage_view ne ""} {
[02/14 12:49:08     42s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:49:08     42s]         } else {
[02/14 12:49:08     42s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:49:08     42s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:49:08     42s]           }
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         if {$dynamic_view ne ""} {
[02/14 12:49:08     42s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:49:08     42s]         } else {
[02/14 12:49:08     42s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:49:08     42s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:49:08     42s]           }
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         eval $cmd
[02/14 12:49:08     42s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:49:08     42s]         set cmd "set_flowkit_read_db_args"
[02/14 12:49:08     42s]         if {$setup_views ne ""} {
[02/14 12:49:08     42s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         if {$hold_views ne ""} {
[02/14 12:49:08     42s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         if {$leakage_view ne ""} {
[02/14 12:49:08     42s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         if {$dynamic_view ne ""} {
[02/14 12:49:08     42s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:49:08     42s]         }
[02/14 12:49:08     42s]         eval $cmd
[02/14 12:49:08     42s]       } else {
[02/14 12:49:08     42s]       }
[02/14 12:49:08     42s]     }
[02/14 12:49:08     42s]   }}
[02/14 12:49:08     42s] #@ End verbose flow_step activate_views
[02/14 12:49:08     42s] #@ Begin verbose flow_step init_mcpu
[02/14 12:49:08     42s] @flow 2: apply {{} {
[02/14 12:49:08     42s]     # Multi host/cpu attributes
[02/14 12:49:08     42s]     #-----------------------------------------------------------------------------
[02/14 12:49:08     42s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:49:08     42s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:49:08     42s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:49:08     42s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:49:08     42s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:49:08     42s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:49:08     42s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:49:08     42s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:49:08     42s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:49:08     42s]     } else {
[02/14 12:49:08     42s]       set max_cpus 1
[02/14 12:49:08     42s]     }
[02/14 12:49:08     42s]     switch -glob [get_db program_short_name] {
[02/14 12:49:08     42s]       default       {}
[02/14 12:49:08     42s]       joules*       -
[02/14 12:49:08     42s]       genus*        -
[02/14 12:49:08     42s]       innovus*      -
[02/14 12:49:08     42s]       tempus*       -
[02/14 12:49:08     42s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:49:08     42s]     }
[02/14 12:49:08     42s] if {[get_feature opt_signoff]} {
[02/14 12:49:08     42s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:49:08     42s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:49:08     42s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:49:08     42s]         set_distributed_hosts -local
[02/14 12:49:08     42s]       }
[02/14 12:49:08     42s] }
[02/14 12:49:08     42s]   }}
[02/14 12:49:08     42s] set_multi_cpu_usage -local_cpu 1
[02/14 12:49:08     42s] #@ End verbose flow_step init_mcpu
[02/14 12:49:08     42s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:49:09     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:09     43s] UM:*                                                                   init_flow
[02/14 12:49:09     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:09     43s] UM:*                                                                   postcts
[02/14 12:49:10     44s] #@ Begin verbose flow_step implementation.postcts.block_start
[02/14 12:49:10     44s] @@flow 2: set_db flow_write_db_common false
[02/14 12:49:10     44s] #@ End verbose flow_step implementation.postcts.block_start
[02/14 12:49:12     45s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:12     45s] UM:          45.09             48                                      block_start
[02/14 12:49:17     50s] #@ Begin verbose flow_step implementation.postcts.init_innovus.init_innovus_yaml
[02/14 12:49:17     50s] @flow 2: if {[get_feature report_lec]} {...}
[02/14 12:49:17     51s] @flow 8: # Design attributes  [get_db -category design]
[02/14 12:49:17     51s] @flow 9: #-------------------------------------------------------------------------------
[02/14 12:49:17     51s] @@flow 10: set_db design_process_node 130
[02/14 12:49:17     51s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:49:17     51s] ##  Process: 130           (User Set)               
[02/14 12:49:17     51s] ##     Node: (not set)                           
[02/14 12:49:17     51s] 
[02/14 12:49:17     51s] ##  Check design process and node:  
[02/14 12:49:17     51s] ##  Design tech node is not set.
[02/14 12:49:17     51s] 
[02/14 12:49:17     51s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:49:17     51s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:49:17     51s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:49:17     51s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:49:17     51s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:49:17     51s] @@flow 11: set_db design_top_routing_layer met5
[02/14 12:49:17     51s] @@flow 12: set_db design_bottom_routing_layer met1
[02/14 12:49:17     51s] @@flow 13: set_db design_flow_effort standard
[02/14 12:49:17     51s] @@flow 14: set_db design_power_effort none
[02/14 12:49:17     51s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:49:17     51s] @flow 17: #-------------------------------------------------------------------------------
[02/14 12:49:17     51s] @@flow 18: set_db timing_analysis_cppr           both
[02/14 12:49:17     51s] @@flow 19: set_db timing_analysis_type           ocv
[02/14 12:49:17     51s] @@flow 20: set_db timing_analysis_aocv 0
[02/14 12:49:17     51s] @@flow 21: set_db timing_analysis_socv 0
[02/14 12:49:17     51s] @flow 22: if {[get_feature report_pba]} {...}
[02/14 12:49:17     51s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:49:17     51s] @flow 27: #-------------------------------------------------------------------------------
[02/14 12:49:17     51s] @flow 28: if {[is_flow -after route.block_finish]} {...}
[02/14 12:49:17     51s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[02/14 12:49:17     51s] @flow 34: #-------------------------------------------------------------------------------
[02/14 12:49:17     51s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[02/14 12:49:17     51s] @flow 37: # Optimization attributes  [get_db -category opt]
[02/14 12:49:17     51s] @flow 38: #-------------------------------------------------------------------------------
[02/14 12:49:17     51s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[02/14 12:49:17     51s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[02/14 12:49:17     51s] @flow 42: # Clock attributes  [get_db -category cts]
[02/14 12:49:17     51s] @flow 43: #-------------------------------------------------------------------------------
[02/14 12:49:17     51s] @@flow 44: set_db cts_target_skew auto
[02/14 12:49:17     51s] @@flow 45: set_db cts_target_max_transition_time_top 100
[02/14 12:49:17     51s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[02/14 12:49:17     51s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[02/14 12:49:18     51s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[02/14 12:49:18     51s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:49:18     51s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[02/14 12:49:18     51s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:49:18     51s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[02/14 12:49:18     51s] @flow 55: #-------------------------------------------------------------------------------
[02/14 12:49:18     51s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:49:18     51s] @flow 58: # Routing attributes  [get_db -category route]
[02/14 12:49:18     51s] @flow 59: #-------------------------------------------------------------------------------
[02/14 12:49:18     51s] #@ End verbose flow_step implementation.postcts.init_innovus.init_innovus_yaml
[02/14 12:49:19     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:19     53s] UM:           7.38              7                                      init_innovus_yaml
[02/14 12:49:19     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:19     53s] UM:*                                                                   init_innovus
[02/14 12:49:25     58s] #@ Begin verbose flow_step implementation.postcts.init_innovus.init_innovus_user
[02/14 12:49:25     58s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:49:25     58s] @flow 3: #-----------------------------------------------------------------------------
[02/14 12:49:25     58s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:49:25     58s] @flow 6: #-----------------------------------------------------------------------------
[02/14 12:49:25     58s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[02/14 12:49:25     58s] @flow 9: #-----------------------------------------------------------------------------
[02/14 12:49:25     58s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[02/14 12:49:25     58s] @flow 12: # Placement attributes  [get_db -category place]
[02/14 12:49:25     58s] @flow 13: #-----------------------------------------------------------------------------
[02/14 12:49:25     58s] @flow 15: # Optimization attributes  [get_db -category opt]
[02/14 12:49:25     58s] @flow 16: #-----------------------------------------------------------------------------
[02/14 12:49:25     58s] @flow 18: # Clock attributes  [get_db -category cts]
[02/14 12:49:25     58s] @flow 19: #-----------------------------------------------------------------------------
[02/14 12:49:25     58s] @flow 21: # Routing attributes  [get_db -category route]
[02/14 12:49:25     58s] @flow 22: #-----------------------------------------------------------------------------
[02/14 12:49:25     58s] #@ End verbose flow_step implementation.postcts.init_innovus.init_innovus_user
[02/14 12:49:27     60s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:27     60s] UM:           6.69              7                                      init_innovus_user
[02/14 12:49:32     66s] #@ Begin verbose flow_step implementation.postcts.run_opt_postcts_hold
[02/14 12:49:32     66s] @flow 2: #- perform postcts hold optimization
[02/14 12:49:32     66s] @@flow 3: opt_design -post_cts -hold -report_dir debug -report_prefix [get_db flow_report_name]
[02/14 12:49:32     66s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2724.3M, totSessionCpu=0:01:06 **
[02/14 12:49:32     66s] 
[02/14 12:49:32     66s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:49:32     66s] *** opt_design #1 [begin] () : totSession cpu/real = 0:01:06.1/0:01:08.2 (1.0), mem = 2724.4M
[02/14 12:49:32     66s] Info: 1 threads available for lower-level modules during optimization.
[02/14 12:49:32     66s] GigaOpt running with 1 threads.
[02/14 12:49:32     66s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:06.1/0:01:08.2 (1.0), mem = 2724.4M
[02/14 12:49:32     66s] **INFO: User settings:
[02/14 12:49:32     66s] delaycal_enable_high_fanout                                    true
[02/14 12:49:32     66s] delaycal_enable_ideal_seq_async_pins                           false
[02/14 12:49:32     66s] delaycal_eng_enablepreplacedflow                               false
[02/14 12:49:32     66s] delaycal_ignore_net_load                                       false
[02/14 12:49:32     66s] delaycal_socv_accuracy_mode                                    low
[02/14 12:49:32     66s] setAnalysisMode -monteCarlo                                    false
[02/14 12:49:32     66s] setDelayCalMode -enable_hier_save_restore_flow                 false
[02/14 12:49:32     66s] setDelayCalMode -engine                                        aae
[02/14 12:49:32     66s] design_bottom_routing_layer                                    met1
[02/14 12:49:32     66s] design_flow_effort                                             standard
[02/14 12:49:32     66s] design_power_effort                                            none
[02/14 12:49:32     66s] design_process_node                                            130
[02/14 12:49:32     66s] design_top_routing_layer                                       met5
[02/14 12:49:32     66s] extract_rc_assume_metal_fill                                   0.0
[02/14 12:49:32     66s] extract_rc_coupling_cap_threshold                              0.4
[02/14 12:49:32     66s] extract_rc_engine                                              pre_route
[02/14 12:49:32     66s] extract_rc_pre_place_site_size                                 4.6
[02/14 12:49:32     66s] extract_rc_pre_place_wire_length_slope                         1.9
[02/14 12:49:32     66s] extract_rc_pre_place_wire_length_y0                            2.0
[02/14 12:49:32     66s] extract_rc_relative_cap_threshold                              1.0
[02/14 12:49:32     66s] extract_rc_shrink_factor                                       1.0
[02/14 12:49:32     66s] extract_rc_total_cap_threshold                                 0.0
[02/14 12:49:32     66s] multibit_aware_seq_mapping                                     auto
[02/14 12:49:32     66s] opt_drv                                                        true
[02/14 12:49:32     66s] opt_drv_margin                                                 0.0
[02/14 12:49:32     66s] opt_leakage_to_dynamic_ratio                                   0.5
[02/14 12:49:32     66s] opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
[02/14 12:49:32     66s] opt_multi_bit_flop_name_separator                              _MB_
[02/14 12:49:32     66s] opt_new_inst_prefix                                            postcts_
[02/14 12:49:32     66s] opt_preserve_all_sequential                                    false
[02/14 12:49:32     66s] opt_resize_flip_flops                                          true
[02/14 12:49:32     66s] opt_setup_target_slack                                         0.0
[02/14 12:49:32     66s] opt_skew_eco_route                                             false
[02/14 12:49:32     66s] opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
[02/14 12:49:32     66s] opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
[02/14 12:49:32     66s] opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
[02/14 12:49:32     66s] route_early_global_exp_do_not_invalidate_rc_grid               false
[02/14 12:49:32     66s] setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
[02/14 12:49:32     66s] getAnalysisMode -monteCarlo                                    false
[02/14 12:49:32     66s] getDelayCalMode -enable_hier_save_restore_flow                 false
[02/14 12:49:32     66s] getDelayCalMode -engine                                        aae
[02/14 12:49:32     66s] getImportMode -config                                          true
[02/14 12:49:32     66s] get_power_analysis_mode -honor_net_activity_for_tcf            false
[02/14 12:49:32     66s] get_power_analysis_mode -honor_sublevel_activity               true
[02/14 12:49:32     66s] getAnalysisMode -monteCarlo                                    false
[02/14 12:49:32     66s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/14 12:49:33     66s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:49:33     66s] 
[02/14 12:49:33     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:33     66s] Summary for sequential cells identification: 
[02/14 12:49:33     66s]   Identified SBFF number: 16
[02/14 12:49:33     66s]   Identified MBFF number: 0
[02/14 12:49:33     66s]   Identified SB Latch number: 2
[02/14 12:49:33     66s]   Identified MB Latch number: 0
[02/14 12:49:33     66s]   Not identified SBFF number: 0
[02/14 12:49:33     66s]   Not identified MBFF number: 0
[02/14 12:49:33     66s]   Not identified SB Latch number: 0
[02/14 12:49:33     66s]   Not identified MB Latch number: 0
[02/14 12:49:33     66s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:33     66s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:33     66s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:33     66s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:33     66s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:33     66s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:33     66s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:33     66s] TLC MultiMap info (StdDelay):
[02/14 12:49:33     66s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:33     66s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:33     66s]  Setting StdDelay to: 37.6ps
[02/14 12:49:33     66s] 
[02/14 12:49:33     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:33     66s] Need call spDPlaceInit before registerPrioInstLoc.
[02/14 12:49:33     66s] Memory usage before memory release/compaction is 2760.2
[02/14 12:49:33     66s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:49:33     66s] Memory usage at beginning of DPlace-Init is 2759.2M.
[02/14 12:49:33     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2759.2M, EPOCH TIME: 1771091373.539193
[02/14 12:49:33     66s] # Init pin-track-align, new floorplan.
[02/14 12:49:33     66s] Processing tracks to init pin-track alignment.
[02/14 12:49:33     66s] z: 2, totalTracks: 1
[02/14 12:49:33     66s] z: 4, totalTracks: 1
[02/14 12:49:33     66s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:49:33     66s] Cell counter_16bit LLGs are deleted
[02/14 12:49:33     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] # Building counter_16bit llgBox search-tree.
[02/14 12:49:33     66s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2760.1M, EPOCH TIME: 1771091373.566369
[02/14 12:49:33     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2760.1M, EPOCH TIME: 1771091373.566628
[02/14 12:49:33     66s] Max number of tech site patterns supported in site array is 256.
[02/14 12:49:33     66s] Core basic site is CoreSite
[02/14 12:49:33     66s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[02/14 12:49:33     66s] Type 'man IMPSP-362' for more detail.
[02/14 12:49:33     66s] DP-Init: Signature of floorplan is 31ce1a545f18cf00. Signature of routing blockage is efb3e80eb5dd3564.
[02/14 12:49:33     66s] After signature check, allow fast init is false, keep pre-filter is false.
[02/14 12:49:33     66s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:49:33     66s] Use non-trimmed site array because memory saving is not enough.
[02/14 12:49:33     66s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:49:33     66s] SiteArray: use 3,457,024 bytes
[02/14 12:49:33     66s] SiteArray: current memory after site array memory allocation 2765.1M
[02/14 12:49:33     66s] SiteArray: FP blocked sites are writable
[02/14 12:49:33     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7f34f0fbc3e0.
[02/14 12:49:33     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[02/14 12:49:33     66s] Keep-away cache is enable on metals: 1-5
[02/14 12:49:33     66s] Estimated cell power/ground rail width = 0.517 um
[02/14 12:49:33     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:49:33     66s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2770.6M, EPOCH TIME: 1771091373.584179
[02/14 12:49:33     66s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:49:33     66s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.008, MEM:2770.6M, EPOCH TIME: 1771091373.592653
[02/14 12:49:33     66s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:49:33     66s] Atter site array init, number of instance map data is 0.
[02/14 12:49:33     66s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.029, REAL:0.030, MEM:2770.6M, EPOCH TIME: 1771091373.596676
[02/14 12:49:33     66s] 
[02/14 12:49:33     66s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/14 12:49:33     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:33     66s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:33     66s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.033, REAL:0.034, MEM:2770.9M, EPOCH TIME: 1771091373.600089
[02/14 12:49:33     66s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2770.9M, EPOCH TIME: 1771091373.600149
[02/14 12:49:33     66s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2770.9M, EPOCH TIME: 1771091373.600241
[02/14 12:49:33     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2770.9MB).
[02/14 12:49:33     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.069, MEM:2770.9M, EPOCH TIME: 1771091373.607747
[02/14 12:49:33     66s] [GPS] CheckCellPlaceLegality turned OFF
[02/14 12:49:33     66s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2770.9M, EPOCH TIME: 1771091373.608194
[02/14 12:49:33     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:33     66s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2770.9M, EPOCH TIME: 1771091373.610302
[02/14 12:49:33     66s] Memory usage before memory release/compaction is 2770.9
[02/14 12:49:33     66s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:49:33     66s] Memory usage at end of DPlace-Cleanup is 2770.9M.
[02/14 12:49:33     66s] 
[02/14 12:49:33     66s] Creating Lib Analyzer ...
[02/14 12:49:33     66s] **Info: Design Mode has illegal Min Route Layer 1/[2,5].
[02/14 12:49:33     66s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:49:33     66s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:49:33     66s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:49:33     66s] 
[02/14 12:49:33     66s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:33     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=2776.0M
[02/14 12:49:33     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=2776.1M
[02/14 12:49:33     67s] Creating Lib Analyzer, finished. 
[02/14 12:49:33     67s] ### Creating TopoMgr, started
[02/14 12:49:33     67s] ### Creating TopoMgr, finished
[02/14 12:49:33     67s] #optDebug: Start CG creation (mem=2776.1M)
[02/14 12:49:33     67s]  ...initializing CG [02/14 12:49:33     67s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:49:33     67s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[02/14 12:49:34     67s] (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s]  ...processing cgPrt (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s]  ...processing cgEgp (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s]  ...processing cgPbk (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s]  ...processing cgNrb(cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s]  ...processing cgObs (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s]  ...processing cgCon (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s]  ...processing cgPdm (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2824.2M)
[02/14 12:49:34     67s] **opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 2824.6M, totSessionCpu=0:01:07 **
[02/14 12:49:34     67s] #optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 0.5}
[02/14 12:49:34     67s] *** opt_design -post_cts ***
[02/14 12:49:34     67s] DRC Margin: user margin 0.0
[02/14 12:49:34     67s] Hold Target Slack: user slack 0
[02/14 12:49:34     67s] Setup Target Slack: user slack 0;
[02/14 12:49:34     67s] set_db opt_skew_eco_route false
[02/14 12:49:34     67s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2824.8M, EPOCH TIME: 1771091374.160795
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:34     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:34     67s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:2824.8M, EPOCH TIME: 1771091374.169560
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:34     67s] Deleting Lib Analyzer.
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:34     67s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:34     67s] Summary for sequential cells identification: 
[02/14 12:49:34     67s]   Identified SBFF number: 16
[02/14 12:49:34     67s]   Identified MBFF number: 0
[02/14 12:49:34     67s]   Identified SB Latch number: 2
[02/14 12:49:34     67s]   Identified MB Latch number: 0
[02/14 12:49:34     67s]   Not identified SBFF number: 0
[02/14 12:49:34     67s]   Not identified MBFF number: 0
[02/14 12:49:34     67s]   Not identified SB Latch number: 0
[02/14 12:49:34     67s]   Not identified MB Latch number: 0
[02/14 12:49:34     67s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:34     67s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:34     67s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:34     67s] TLC MultiMap info (StdDelay):
[02/14 12:49:34     67s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:34     67s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:34     67s]  Setting StdDelay to: 37.6ps
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:34     67s] **INFO: Using Advanced Metric Collection system.
[02/14 12:49:34     67s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2826.2M, EPOCH TIME: 1771091374.400446
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] Cell counter_16bit LLGs are deleted
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2822.6M, EPOCH TIME: 1771091374.400874
[02/14 12:49:34     67s] Memory usage before memory release/compaction is 2822.6
[02/14 12:49:34     67s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:49:34     67s] Memory usage at end of DPlace-Cleanup is 2822.6M.
[02/14 12:49:34     67s] Start to check current routing status for nets...
[02/14 12:49:34     67s] All nets are already routed correctly.
[02/14 12:49:34     67s] End to check current routing status for nets (mem=2822.6M)
[02/14 12:49:34     67s] Extraction called for design 'counter_16bit' of instances=179 and nets=200 using extraction engine 'pre_route' .
[02/14 12:49:34     67s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/14 12:49:34     67s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:49:34     67s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:49:34     67s] RC Extraction called in multi-corner(1) mode.
[02/14 12:49:34     67s] RCMode: PreRoute
[02/14 12:49:34     67s]       RC Corner Indexes            0   
[02/14 12:49:34     67s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:49:34     67s] Resistance Scaling Factor    : 1.00000 
[02/14 12:49:34     67s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:49:34     67s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:49:34     67s] Shrink Factor                : 1.00000
[02/14 12:49:34     67s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:49:34     67s] Using Quantus QRC technology file ...
[02/14 12:49:34     67s] eee: pegSigSF=1.070000
[02/14 12:49:34     67s] Grid density data update skipped
[02/14 12:49:34     67s] Initializing multi-corner resistance tables ...
[02/14 12:49:34     67s] eee: Grid unit RC data computation started
[02/14 12:49:34     67s] eee: Grid unit RC data computation completed
[02/14 12:49:34     67s] eee: l=1 avDens=0.103920 usedTrk=7248.411643 availTrk=69750.000000 sigTrk=7248.411643
[02/14 12:49:34     67s] eee: l=2 avDens=0.015305 usedTrk=241.055532 availTrk=15750.000000 sigTrk=241.055532
[02/14 12:49:34     67s] eee: l=3 avDens=0.024965 usedTrk=201.624106 availTrk=8076.393443 sigTrk=201.624106
[02/14 12:49:34     67s] eee: l=4 avDens=0.026071 usedTrk=1398.754808 availTrk=53651.707317 sigTrk=1398.754808
[02/14 12:49:34     67s] eee: l=5 avDens=0.157066 usedTrk=1421.319734 availTrk=9049.180328 sigTrk=1421.319734
[02/14 12:49:34     67s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:34     67s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:49:34     67s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=0.000000 uaWlH=0.000500 aWlH=0.000000 lMod=0 pMax=0.819000 pMod=83 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:49:34     67s] eee: NetCapCache creation started. (Current Mem: 2822.918M) 
[02/14 12:49:34     67s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2823.043M) 
[02/14 12:49:34     67s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:49:34     67s] eee: Metal Layers Info:
[02/14 12:49:34     67s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:49:34     67s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:49:34     67s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:49:34     67s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:49:34     67s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:49:34     67s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:49:34     67s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:49:34     67s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:49:34     67s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:49:34     67s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:49:34     67s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:49:34     67s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:49:34     67s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2823.043M)
[02/14 12:49:34     67s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:01:07.6/0:01:09.8 (1.0), mem = 2823.2M
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] =============================================================================================
[02/14 12:49:34     67s]  Step TAT Report : InitOpt #1 / opt_design #1                                   25.11-s102_1
[02/14 12:49:34     67s] =============================================================================================
[02/14 12:49:34     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:49:34     67s] ---------------------------------------------------------------------------------------------
[02/14 12:49:34     67s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:34     67s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  15.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:49:34     67s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:49:34     67s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:49:34     67s] [ ChannelGraphInit       ]      1   0:00:00.2  (  14.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:49:34     67s] [ MetricInit             ]      1   0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:49:34     67s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:34     67s] [ ExtractRC              ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.0    1.0
[02/14 12:49:34     67s] [ MISC                   ]          0:00:00.8  (  48.2 % )     0:00:00.8 /  0:00:00.7    0.9
[02/14 12:49:34     67s] ---------------------------------------------------------------------------------------------
[02/14 12:49:34     67s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[02/14 12:49:34     67s] ---------------------------------------------------------------------------------------------
[02/14 12:49:34     67s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:49:34     67s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2823.2M
[02/14 12:49:34     67s] Memory usage before memory release/compaction is 2823.2
[02/14 12:49:34     67s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:49:34     67s] Memory usage at beginning of DPlace-Init is 2823.2M.
[02/14 12:49:34     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:2823.2M, EPOCH TIME: 1771091374.457816
[02/14 12:49:34     67s] Processing tracks to init pin-track alignment.
[02/14 12:49:34     67s] z: 2, totalTracks: 1
[02/14 12:49:34     67s] z: 4, totalTracks: 1
[02/14 12:49:34     67s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:49:34     67s] Cell counter_16bit LLGs are deleted
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] # Building counter_16bit llgBox search-tree.
[02/14 12:49:34     67s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2823.2M, EPOCH TIME: 1771091374.480532
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2823.2M, EPOCH TIME: 1771091374.480739
[02/14 12:49:34     67s] Max number of tech site patterns supported in site array is 256.
[02/14 12:49:34     67s] Core basic site is CoreSite
[02/14 12:49:34     67s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:49:34     67s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:49:34     67s] Fast DP-INIT is on for default
[02/14 12:49:34     67s] Keep-away cache is enable on metals: 1-5
[02/14 12:49:34     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:49:34     67s] Atter site array init, number of instance map data is 0.
[02/14 12:49:34     67s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.009, MEM:2823.2M, EPOCH TIME: 1771091374.489992
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:34     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:34     67s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.013, MEM:2823.3M, EPOCH TIME: 1771091374.493305
[02/14 12:49:34     67s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2823.3M, EPOCH TIME: 1771091374.493363
[02/14 12:49:34     67s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2823.3M, EPOCH TIME: 1771091374.493469
[02/14 12:49:34     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2823.3MB).
[02/14 12:49:34     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.036, MEM:2823.3M, EPOCH TIME: 1771091374.493920
[02/14 12:49:34     67s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2823.7M
[02/14 12:49:34     67s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2823.7M, EPOCH TIME: 1771091374.494864
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:34     67s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2823.7M, EPOCH TIME: 1771091374.496334
[02/14 12:49:34     67s] Memory usage before memory release/compaction is 2823.7
[02/14 12:49:34     67s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:49:34     67s] Memory usage at end of DPlace-Cleanup is 2823.7M.
[02/14 12:49:34     67s] HoldOpt: Enabling setup slack weighting
[02/14 12:49:34     67s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/14 12:49:34     67s] GigaOpt Hold Optimizer is used
[02/14 12:49:34     67s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/14 12:49:34     67s] Start AAE Lib Loading. (MEM=2824.296875)
[02/14 12:49:34     67s] End AAE Lib Loading. (MEM=2827.488281 CPU=0:00:00.0 Real=0:00:00.0)
[02/14 12:49:34     67s] End AAE Lib Interpolated Model. (MEM=2827.812500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] Creating Lib Analyzer ...
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:34     67s] Summary for sequential cells identification: 
[02/14 12:49:34     67s]   Identified SBFF number: 16
[02/14 12:49:34     67s]   Identified MBFF number: 0
[02/14 12:49:34     67s]   Identified SB Latch number: 2
[02/14 12:49:34     67s]   Identified MB Latch number: 0
[02/14 12:49:34     67s]   Not identified SBFF number: 0
[02/14 12:49:34     67s]   Not identified MBFF number: 0
[02/14 12:49:34     67s]   Not identified SB Latch number: 0
[02/14 12:49:34     67s]   Not identified MB Latch number: 0
[02/14 12:49:34     67s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:34     67s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:34     67s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:34     67s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:34     67s] TLC MultiMap info (StdDelay):
[02/14 12:49:34     67s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:34     67s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:34     67s]  Setting StdDelay to: 37.6ps
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:34     67s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:49:34     67s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:49:34     67s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:34     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=2832.3M
[02/14 12:49:34     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=2832.3M
[02/14 12:49:34     67s] Creating Lib Analyzer, finished. 
[02/14 12:49:34     67s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:08 mem=2832.3M ***
[02/14 12:49:34     67s] *** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:07.9/0:01:10.1 (1.0), mem = 2832.3M
[02/14 12:49:34     67s] Effort level <high> specified for reg2reg path_group
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:34     67s] Deleting Lib Analyzer.
[02/14 12:49:34     67s] 
[02/14 12:49:34     67s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:34     68s] Starting delay calculation for Hold views
[02/14 12:49:35     68s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:49:35     68s] #################################################################################
[02/14 12:49:35     68s] # Design Stage: PreRoute
[02/14 12:49:35     68s] # Design Name: counter_16bit
[02/14 12:49:35     68s] # Design Mode: 130nm
[02/14 12:49:35     68s] # Analysis Mode: MMMC OCV 
[02/14 12:49:35     68s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:49:35     68s] # Signoff Settings: SI Off 
[02/14 12:49:35     68s] #################################################################################
[02/14 12:49:35     68s] Calculate late delays in OCV mode...
[02/14 12:49:35     68s] Calculate early delays in OCV mode...
[02/14 12:49:35     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 2852.7M, InitMEM = 2852.1M)
[02/14 12:49:35     68s] Start delay calculation (fullDC) (1 T). (MEM=2852.66)
[02/14 12:49:35     68s] End AAE Lib Interpolated Model. (MEM=2871.218750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:35     68s] Total number of fetched objects 198
[02/14 12:49:35     68s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:49:35     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:35     68s] End delay calculation. (MEM=2882.87 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:49:35     68s] End delay calculation (fullDC). (MEM=2875.92 CPU=0:00:00.2 REAL=0:00:00.0)
[02/14 12:49:35     68s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2875.9M) ***
[02/14 12:49:35     68s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:09 mem=2877.4M)
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] Active hold views:
[02/14 12:49:35     68s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:49:35     68s]   Dominating endpoints: 0
[02/14 12:49:35     68s]   Dominating TNS: -0.000
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:09 mem=2879.9M ***
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] Creating Lib Analyzer ...
[02/14 12:49:35     68s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:35     68s] Summary for sequential cells identification: 
[02/14 12:49:35     68s]   Identified SBFF number: 16
[02/14 12:49:35     68s]   Identified MBFF number: 0
[02/14 12:49:35     68s]   Identified SB Latch number: 2
[02/14 12:49:35     68s]   Identified MB Latch number: 0
[02/14 12:49:35     68s]   Not identified SBFF number: 0
[02/14 12:49:35     68s]   Not identified MBFF number: 0
[02/14 12:49:35     68s]   Not identified SB Latch number: 0
[02/14 12:49:35     68s]   Not identified MB Latch number: 0
[02/14 12:49:35     68s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:35     68s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:49:35     68s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:49:35     68s] TLC MultiMap info (StdDelay):
[02/14 12:49:35     68s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[02/14 12:49:35     68s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[02/14 12:49:35     68s]  Setting StdDelay to: 30.2ps
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:35     68s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:49:35     68s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:49:35     68s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:35     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2892.1M
[02/14 12:49:35     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2892.1M
[02/14 12:49:35     68s] Creating Lib Analyzer, finished. 
[02/14 12:49:35     68s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted T : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted T : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:49:35     68s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted T : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:49:35     68s]    : PowerDomain = none : Weighted T : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:49:35     68s] TLC MultiMap info (StdDelay):
[02/14 12:49:35     68s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[02/14 12:49:35     68s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[02/14 12:49:35     68s]  Setting StdDelay to: 30.2ps
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:35     68s] Done building hold timer [336 node(s), 378 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:09 mem=2892.4M ***
[02/14 12:49:35     68s] Deleting Lib Analyzer.
[02/14 12:49:35     68s] 
[02/14 12:49:35     68s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:35     68s] Starting delay calculation for Setup views
[02/14 12:49:36     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:49:36     69s] #################################################################################
[02/14 12:49:36     69s] # Design Stage: PreRoute
[02/14 12:49:36     69s] # Design Name: counter_16bit
[02/14 12:49:36     69s] # Design Mode: 130nm
[02/14 12:49:36     69s] # Analysis Mode: MMMC OCV 
[02/14 12:49:36     69s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:49:36     69s] # Signoff Settings: SI Off 
[02/14 12:49:36     69s] #################################################################################
[02/14 12:49:36     69s] Calculate early delays in OCV mode...
[02/14 12:49:36     69s] Calculate late delays in OCV mode...
[02/14 12:49:36     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 2893.2M, InitMEM = 2893.1M)
[02/14 12:49:36     69s] Start delay calculation (fullDC) (1 T). (MEM=2893.18)
[02/14 12:49:36     69s] End AAE Lib Interpolated Model. (MEM=2910.929688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:36     69s] Total number of fetched objects 198
[02/14 12:49:36     69s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:49:36     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:36     69s] End delay calculation. (MEM=2913.88 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:49:36     69s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2913.9M) ***
[02/14 12:49:36     69s] End delay calculation (fullDC). (MEM=2913.88 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] Creating Lib Analyzer ...
[02/14 12:49:36     69s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:36     69s] Summary for sequential cells identification: 
[02/14 12:49:36     69s]   Identified SBFF number: 16
[02/14 12:49:36     69s]   Identified MBFF number: 0
[02/14 12:49:36     69s]   Identified SB Latch number: 2
[02/14 12:49:36     69s]   Identified MB Latch number: 0
[02/14 12:49:36     69s]   Not identified SBFF number: 0
[02/14 12:49:36     69s]   Not identified MBFF number: 0
[02/14 12:49:36     69s]   Not identified SB Latch number: 0
[02/14 12:49:36     69s]   Not identified MB Latch number: 0
[02/14 12:49:36     69s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s] TLC MultiMap info (StdDelay):
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:36     69s]  Setting StdDelay to: 37.6ps
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:36     69s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:49:36     69s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:49:36     69s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:36     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2915.1M
[02/14 12:49:36     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2915.1M
[02/14 12:49:36     69s] Creating Lib Analyzer, finished. 
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s] TLC MultiMap info (StdDelay):
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:36     69s]  Setting StdDelay to: 37.6ps
[02/14 12:49:36     69s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:10 mem=2915.5M)
[02/14 12:49:36     69s] Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:10 mem=2915.5M ***
[02/14 12:49:36     69s] *info: category slack lower bound [L -97.8] default
[02/14 12:49:36     69s] *info: category slack lower bound [H -97.8] reg2reg 
[02/14 12:49:36     69s] --------------------------------------------------- 
[02/14 12:49:36     69s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/14 12:49:36     69s] --------------------------------------------------- 
[02/14 12:49:36     69s]          WNS    reg2regWNS
[02/14 12:49:36     69s]    -0.098 ns     -0.098 ns
[02/14 12:49:36     69s] --------------------------------------------------- 
[02/14 12:49:36     69s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[02/14 12:49:36     69s] OPTC: view 50.0 [ 0.0500 ]
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:36     69s] Deleting Lib Analyzer.
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:36     69s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:36     69s] Summary for sequential cells identification: 
[02/14 12:49:36     69s]   Identified SBFF number: 16
[02/14 12:49:36     69s]   Identified MBFF number: 0
[02/14 12:49:36     69s]   Identified SB Latch number: 2
[02/14 12:49:36     69s]   Identified MB Latch number: 0
[02/14 12:49:36     69s]   Not identified SBFF number: 0
[02/14 12:49:36     69s]   Not identified MBFF number: 0
[02/14 12:49:36     69s]   Not identified SB Latch number: 0
[02/14 12:49:36     69s]   Not identified MB Latch number: 0
[02/14 12:49:36     69s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s] TLC MultiMap info (StdDelay):
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:36     69s]  Setting StdDelay to: 37.6ps
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] Creating Lib Analyzer ...
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:36     69s] Summary for sequential cells identification: 
[02/14 12:49:36     69s]   Identified SBFF number: 16
[02/14 12:49:36     69s]   Identified MBFF number: 0
[02/14 12:49:36     69s]   Identified SB Latch number: 2
[02/14 12:49:36     69s]   Identified MB Latch number: 0
[02/14 12:49:36     69s]   Not identified SBFF number: 0
[02/14 12:49:36     69s]   Not identified MBFF number: 0
[02/14 12:49:36     69s]   Not identified SB Latch number: 0
[02/14 12:49:36     69s]   Not identified MB Latch number: 0
[02/14 12:49:36     69s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s] TLC MultiMap info (StdDelay):
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:36     69s]  Setting StdDelay to: 37.6ps
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:36     69s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:49:36     69s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:49:36     69s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:36     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2916.2M
[02/14 12:49:36     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2916.2M
[02/14 12:49:36     69s] Creating Lib Analyzer, finished. 
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s] TLC MultiMap info (StdDelay):
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:36     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:36     69s]  Setting StdDelay to: 37.6ps
[02/14 12:49:36     69s] Footprint list for hold buffering (delay unit: ps)
[02/14 12:49:36     69s] =================================================================
[02/14 12:49:36     69s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/14 12:49:36     69s] ------------------------------------------------------------------
[02/14 12:49:36     69s] *Info:       81.5       1.00     19.03    5.0  18.61 CLKBUFX2 (A,Y)
[02/14 12:49:36     69s] 
[02/14 12:49:36     69s] *Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
[02/14 12:49:36     69s] *Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s] *Info:       81.4       1.00     19.25    5.0  18.61 BUFX2 (A,Y)
[02/14 12:49:36     69s] *Info:       76.4       1.03     11.84    6.0   9.35 CLKBUFX4 (A,Y)
[02/14 12:49:36     69s] *Info:       75.6       1.06     12.05    6.0   9.38 BUFX4 (A,Y)
[02/14 12:49:36     69s] *Info:      176.2       1.00     35.74    8.0  35.89 DLY1X1 (A,Y)
[02/14 12:49:36     69s] *Info:      201.2       1.01     11.63   10.0   9.36 DLY1X4 (A,Y)
[02/14 12:49:36     69s] *Info:       77.5       1.05      6.77   11.0   4.71 CLKBUFX8 (A,Y)
[02/14 12:49:36     69s] *Info:       78.4       1.05      6.77   11.0   4.71 BUFX8 (A,Y)
[02/14 12:49:36     69s] *Info:      350.7       1.00     11.63   15.0   9.34 DLY2X4 (A,Y)
[02/14 12:49:36     69s] *Info:       84.4       1.06      4.02   20.0   2.41 BUFX16 (A,Y)
[02/14 12:49:36     69s] *Info:      656.3       1.00     11.42   25.0   9.34 DLY4X4 (A,Y)
[02/14 12:49:36     69s] =================================================================
[02/14 12:49:36     69s] Hold Timer stdDelay = 37.6ps
[02/14 12:49:36     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:36     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:36     69s] Hold Timer stdDelay = 37.6ps (tt_v1.8_25C_Nominal_25_func)
[02/14 12:49:37     69s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2916.3M, EPOCH TIME: 1771091377.006701
[02/14 12:49:37     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:37     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:37     69s] 
[02/14 12:49:37     69s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:37     69s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:37     69s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:2916.4M, EPOCH TIME: 1771091377.015079
[02/14 12:49:37     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:37     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] OptSummary:
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] ------------------------------------------------------------------
[02/14 12:49:37     70s]      Hold Opt Initial Summary
[02/14 12:49:37     70s] ------------------------------------------------------------------
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] Setup views included:
[02/14 12:49:37     70s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:49:37     70s] Hold views included:
[02/14 12:49:37     70s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] +--------------------+---------+---------+---------+
[02/14 12:49:37     70s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:49:37     70s] +--------------------+---------+---------+---------+
[02/14 12:49:37     70s] |           WNS (ns):[02/14 12:49:37     70s] 
| -0.098  | -0.098  |  0.099  |
[02/14 12:49:37     70s] |           TNS (ns):| -0.945  | -0.945  |  0.000  |
[02/14 12:49:37     70s] |    Violating Paths:|   15    |   15    |    0    |
[02/14 12:49:37     70s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:49:37     70s] +--------------------+---------+---------+---------+
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] +--------------------+---------+---------+---------+
[02/14 12:49:37     70s] |     Hold mode      |   all   | reg2reg | default |
[02/14 12:49:37     70s] +--------------------+---------+---------+---------+
[02/14 12:49:37     70s] |           WNS (ns):| -0.331  |  0.104  | -0.331  |
[02/14 12:49:37     70s] |           TNS (ns):| -5.259  |  0.000  | -5.259  |
[02/14 12:49:37     70s] |    Violating Paths:|   17    |    0    |   17    |
[02/14 12:49:37     70s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:49:37     70s] +--------------------+---------+---------+---------+
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] +----------------+-------------------------------+------------------+
[02/14 12:49:37     70s] |                |              Real             |       Total      |
[02/14 12:49:37     70s] |    DRVs        +------------------+------------+------------------|
[02/14 12:49:37     70s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:49:37     70s] +----------------+------------------+------------+------------------+
[02/14 12:49:37     70s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:49:37     70s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:49:37     70s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:49:37     70s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:49:37     70s] +----------------+------------------+------------+------------------+
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] Density: 0.214%
[02/14 12:49:37     70s] Routing Overflow: 0.00% H and 0.00% V
[02/14 12:49:37     70s] ------------------------------------------------------------------
[02/14 12:49:37     70s] **INFO: Optimization is fixing the slack violation with the following view based weighting factors
[02/14 12:49:37     70s] slack weights for setup views:
[02/14 12:49:37     70s]     tt_v1.8_25C_Nominal_25_func: 1.000
[02/14 12:49:37     70s] **opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 2896.8M, totSessionCpu=0:01:10 **
[02/14 12:49:37     70s] Begin: Collecting metrics
[02/14 12:49:37     70s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.098 | -0.098 |  -1 |        0.21 | 0:00:03  |        2897 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[02/14 12:49:37     70s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2916.6M, current mem=2896.8M)

[02/14 12:49:37     70s] End: Collecting metrics
[02/14 12:49:37     70s] *** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:02.2/0:00:02.4 (0.9), totSession cpu/real = 0:01:10.2/0:01:12.5 (1.0), mem = 2896.8M
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] =============================================================================================
[02/14 12:49:37     70s]  Step TAT Report : BuildHoldData #1 / opt_design #1                             25.11-s102_1
[02/14 12:49:37     70s] =============================================================================================
[02/14 12:49:37     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:49:37     70s] ---------------------------------------------------------------------------------------------
[02/14 12:49:37     70s] [ ViewPruning            ]      6   0:00:00.3  (  11.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:49:37     70s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:49:37     70s] [ MetricReport           ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:49:37     70s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.7
[02/14 12:49:37     70s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:49:37     70s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:49:37     70s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  19.2 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:49:37     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:49:37     70s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.2    0.9
[02/14 12:49:37     70s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:37     70s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:37     70s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:37     70s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:37     70s] [ UpdateTimingGraph      ]      4   0:00:00.5  (  21.3 % )     0:00:01.3 /  0:00:01.1    0.9
[02/14 12:49:37     70s] [ FullDelayCalc          ]      2   0:00:00.4  (  18.2 % )     0:00:00.4 /  0:00:00.4    0.8
[02/14 12:49:37     70s] [ TimingUpdate           ]      9   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:37     70s] [ TimingReport           ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:49:37     70s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:37     70s] [ MISC                   ]          0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    0.8
[02/14 12:49:37     70s] ---------------------------------------------------------------------------------------------
[02/14 12:49:37     70s]  BuildHoldData #1 TOTAL             0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.2    0.9
[02/14 12:49:37     70s] ---------------------------------------------------------------------------------------------
[02/14 12:49:37     70s] *** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:10.2/0:01:12.5 (1.0), mem = 2896.8M
[02/14 12:49:37     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.HHvRhXzr9o.1
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] Footprint cell information for calculating maxBufDist
[02/14 12:49:37     70s] *info: There are 7 candidate Buffer cells
[02/14 12:49:37     70s] *info: There are 9 candidate Inverter cells
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:49:37     70s] HoldSingleBuffer minRootGain=19
[02/14 12:49:37     70s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4140 dbu)
[02/14 12:49:37     70s] HoldSingleBuffer minRootGain=19
[02/14 12:49:37     70s] HoldSingleBuffer minRootGain=19
[02/14 12:49:37     70s] HoldSingleBuffer minRootGain=19
[02/14 12:49:37     70s] *info: Run opt_design holdfix with 1 thread.
[02/14 12:49:37     70s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:49:37     70s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:49:37     70s] --------------------------------------------------- 
[02/14 12:49:37     70s]    Hold Timing Summary  - Initial 
[02/14 12:49:37     70s] --------------------------------------------------- 
[02/14 12:49:37     70s]  Target slack:       0.0000 ns
[02/14 12:49:37     70s]  View: tt_v1.8_25C_Nominal_25_func 
[02/14 12:49:37     70s]    WNS:      -0.3313
[02/14 12:49:37     70s]    TNS:      -5.2590
[02/14 12:49:37     70s]    VP :           17
[02/14 12:49:37     70s]    Worst hold path end point: count_reg[11]/RN 
[02/14 12:49:37     70s] --------------------------------------------------- 
[02/14 12:49:37     70s] Info: Done creating the CCOpt slew target map.
[02/14 12:49:37     70s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:49:37     70s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:10 mem=2899.2M
[02/14 12:49:37     70s] Memory usage before memory release/compaction is 2899.2
[02/14 12:49:37     70s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:49:37     70s] Memory usage at beginning of DPlace-Init is 2899.2M.
[02/14 12:49:37     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2899.2M, EPOCH TIME: 1771091377.516368
[02/14 12:49:37     70s] Processing tracks to init pin-track alignment.
[02/14 12:49:37     70s] z: 2, totalTracks: 1
[02/14 12:49:37     70s] z: 4, totalTracks: 1
[02/14 12:49:37     70s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:49:37     70s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2899.2M, EPOCH TIME: 1771091377.537600
[02/14 12:49:37     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:37     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:37     70s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:37     70s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2899.2M, EPOCH TIME: 1771091377.545784
[02/14 12:49:37     70s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2899.2M, EPOCH TIME: 1771091377.545845
[02/14 12:49:37     70s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2899.2M, EPOCH TIME: 1771091377.545923
[02/14 12:49:37     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2899.2MB).
[02/14 12:49:37     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2899.2M, EPOCH TIME: 1771091377.546652
[02/14 12:49:37     70s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:49:37     70s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=2899.7M
[02/14 12:49:37     70s] [oiPhyDebug] optDemand 2567131200.00, spDemand 2567131200.00.
[02/14 12:49:37     70s] [LDM::Info] TotalInstCnt at InitDesignMc1: 179
[02/14 12:49:37     70s] Optimizer Target Slack 0.000 StdDelay is 0.03760  
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] *** Starting Core Fixing (fixHold) cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:01:11 mem=2899.7M density=0.214% ***
[02/14 12:49:37     70s] ### Creating RouteCongInterface, started
[02/14 12:49:37     70s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:49:37     70s] {MMLU 0 1 198}
[02/14 12:49:37     70s] [oiLAM] Zs 5, 6
[02/14 12:49:37     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=2899.7M
[02/14 12:49:37     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=2899.7M
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] #optDebug: {0, 0.900}
[02/14 12:49:37     70s] ### Creating RouteCongInterface, finished
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] OptDebug: Start of Hold Fixing (weighted):
[02/14 12:49:37     70s] +----------+------+------+
[02/14 12:49:37     70s] |Path Group|   WNS|   TNS|
[02/14 12:49:37     70s] +----------+------+------+
[02/14 12:49:37     70s] |default   | 0.099| 0.000|
[02/14 12:49:37     70s] |reg2reg   |-0.098|-0.946|
[02/14 12:49:37     70s] |HEPG      |-0.098|-0.946|
[02/14 12:49:37     70s] |All Paths |-0.098|-0.946|
[02/14 12:49:37     70s] +----------+------+------+
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] *info: Hold Batch Commit is enabled
[02/14 12:49:37     70s] *info: Levelized Batch Commit is enabled
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] Phase I ......
[02/14 12:49:37     70s] Executing transform: LegalResize
[02/14 12:49:37     70s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/14 12:49:37     70s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[02/14 12:49:37     70s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   0|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2900.2M|
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   1|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   2|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   3|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   4|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   5|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s]    Hold Timing Snapshot:
[02/14 12:49:37     70s]              All PG WNS: -0.331
[02/14 12:49:37     70s]              All PG TNS: -5.259
[02/14 12:49:37     70s] |   6|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
[02/14 12:49:37     70s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/14 12:49:37     70s] --------------------------------------------------- 
[02/14 12:49:37     70s]    Hold Timing Summary  - After FlopOpt 
[02/14 12:49:37     70s] --------------------------------------------------- 
[02/14 12:49:37     70s]  Target slack:       0.0000 ns
[02/14 12:49:37     70s]  View: tt_v1.8_25C_Nominal_25_func 
[02/14 12:49:37     70s]    WNS:      -0.3313
[02/14 12:49:37     70s]    TNS:      -5.2590
[02/14 12:49:37     70s]    VP :           17
[02/14 12:49:37     70s]    Worst hold path end point: count_reg[11]/RN 
[02/14 12:49:37     70s] --------------------------------------------------- 
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] OptDebug: After FlopOpt (weighted):
[02/14 12:49:37     70s] +----------+------+------+
[02/14 12:49:37     70s] |Path Group|   WNS|   TNS|
[02/14 12:49:37     70s] +----------+------+------+
[02/14 12:49:37     70s] |default   | 0.099| 0.000|
[02/14 12:49:37     70s] |reg2reg   |-0.098|-0.946|
[02/14 12:49:37     70s] |HEPG      |-0.098|-0.946|
[02/14 12:49:37     70s] |All Paths |-0.098|-0.946|
[02/14 12:49:37     70s] +----------+------+------+
[02/14 12:49:37     70s] 
[02/14 12:49:37     70s] HoldOpt setup target adjustment in phase 1 = 0.0
[02/14 12:49:37     70s] Executing transform: AddBuffer + LegalResize
[02/14 12:49:37     70s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/14 12:49:37     70s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[02/14 12:49:37     70s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   0|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
[02/14 12:49:37     70s] Worst hold path end point:
[02/14 12:49:37     70s]   count_reg[11]/RN
[02/14 12:49:37     70s]     net: FE_PHN0_rst_n (nrTerm=17)
[02/14 12:49:37     70s] |   1|    -0.116|     -1.82|      17|          1|       1(     0)|    0.21%|   0:00:00.0|  2924.4M|
[02/14 12:49:38     70s] Worst hold path end point:
[02/14 12:49:38     70s]   count_reg[0]/D
[02/14 12:49:38     70s]     net: n_494 (nrTerm=2)
[02/14 12:49:38     70s] |   2|    -0.017|     -0.02|       1|          1|       0(     0)|    0.22%|   0:00:01.0|  2924.6M|
[02/14 12:49:38     70s] Worst hold path end point:
[02/14 12:49:38     70s]   count_reg[0]/D
[02/14 12:49:38     70s]     net: n_494 (nrTerm=2)
[02/14 12:49:38     70s] |   3|    -0.017|     -0.02|       1|          0|       0(     0)|    0.22%|   0:00:00.0|  2924.6M|
[02/14 12:49:38     70s] Worst hold path end point:
[02/14 12:49:38     70s]   count_reg[0]/D
[02/14 12:49:38     70s]     net: n_494 (nrTerm=2)
[02/14 12:49:38     70s] |   4|    -0.017|     -0.02|       1|          0|       0(     0)|    0.22%|   0:00:00.0|  2924.6M|
[02/14 12:49:38     71s] Worst hold path end point:
[02/14 12:49:38     71s]   count_reg[0]/D
[02/14 12:49:38     71s]     net: n_494 (nrTerm=2)
[02/14 12:49:38     71s] |   5|    -0.017|     -0.02|       1|          0|       0(     0)|    0.22%|   0:00:00.0|  2924.6M|
[02/14 12:49:38     71s] Worst hold path end point:
[02/14 12:49:38     71s]   count_reg[11]/RN
[02/14 12:49:38     71s]     net: FE_PHN0_rst_n (nrTerm=17)
[02/14 12:49:38     71s]    Hold Timing Snapshot:
[02/14 12:49:38     71s]              All PG WNS: 0.088
[02/14 12:49:38     71s]              All PG TNS: 0.000
[02/14 12:49:38     71s] |   6|     0.088|      0.00|       0|          1|       0(     0)|    0.22%|   0:00:00.0|  2932.6M|
[02/14 12:49:38     71s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] *info:    Total 3 cells added for Phase I
[02/14 12:49:38     71s] *info:        in which 0 is ripple commits (0.000%)
[02/14 12:49:38     71s] *info:    Total 1 instances resized for Phase I
[02/14 12:49:38     71s] *info:        in which 0 FF resizing 
[02/14 12:49:38     71s] *info:        in which 0 ripple resizing (0.000%)
[02/14 12:49:38     71s] --------------------------------------------------- 
[02/14 12:49:38     71s]    Hold Timing Summary  - After Phase I 
[02/14 12:49:38     71s] --------------------------------------------------- 
[02/14 12:49:38     71s]  Target slack:       0.0000 ns
[02/14 12:49:38     71s]  View: tt_v1.8_25C_Nominal_25_func 
[02/14 12:49:38     71s]    WNS:       0.0878
[02/14 12:49:38     71s]    TNS:       0.0000
[02/14 12:49:38     71s]    VP :            0
[02/14 12:49:38     71s]    Worst hold path end point: count_reg[11]/RN 
[02/14 12:49:38     71s] --------------------------------------------------- 
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] OptDebug: After Phase I (weighted):
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] |Path Group|   WNS|   TNS|
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] |default   | 0.140| 0.000|
[02/14 12:49:38     71s] |reg2reg   |-0.096|-0.901|
[02/14 12:49:38     71s] |HEPG      |-0.096|-0.901|
[02/14 12:49:38     71s] |All Paths |-0.096|-0.901|
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] OptDebug: End of Hold Fixing (weighted):
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] |Path Group|   WNS|   TNS|
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] |default   | 0.140| 0.000|
[02/14 12:49:38     71s] |reg2reg   |-0.096|-0.901|
[02/14 12:49:38     71s] |HEPG      |-0.096|-0.901|
[02/14 12:49:38     71s] |All Paths |-0.096|-0.901|
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Bottom Preferred Layer:
[02/14 12:49:38     71s] +-------------+------------+----------+
[02/14 12:49:38     71s] |    Layer    |    CLK     |   Rule   |
[02/14 12:49:38     71s] +-------------+------------+----------+
[02/14 12:49:38     71s] | met3 (z=3)  |          1 | default  |
[02/14 12:49:38     71s] +-------------+------------+----------+
[02/14 12:49:38     71s] Via Pillar Rule:
[02/14 12:49:38     71s]     None
[02/14 12:49:38     71s] Finished writing unified metrics of routing constraints.
[02/14 12:49:38     71s] CSM is empty.
[02/14 12:49:38     71s] *info:          in which 0 termBuffering
[02/14 12:49:38     71s] *info:          in which 0 dummyBuffering
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] *** Finished Core Fixing (fixHold) cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:01:11 mem=2932.6M density=0.217% ***
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] *info:
[02/14 12:49:38     71s] *info: Added a total of 3 cells to fix/reduce hold violation
[02/14 12:49:38     71s] *info:
[02/14 12:49:38     71s] *info: Summary: 
[02/14 12:49:38     71s]  (6.0, 	9.385)[02/14 12:49:38     71s] *info:            2 cells of type 'BUFX4' (8.0, 	35.891) used
[02/14 12:49:38     71s] *info:            1 cell  of type 'DLY1X1' used
[02/14 12:49:38     71s] *info:
[02/14 12:49:38     71s] *info: Total 1 instances resized
[02/14 12:49:38     71s] *info:       in which 0 FF resizing
[02/14 12:49:38     71s] *info:
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Starting Hold Area Reclaim
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postCTS -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/14 12:49:38     71s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postCTS -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/14 12:49:38     71s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:49:38     71s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=2932.9M
[02/14 12:49:38     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=2932.9M
[02/14 12:49:38     71s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:49:38     71s]  holdBufferReclaimMode 1
[02/14 12:49:38     71s] Active setup view: tt_v1.8_25C_Nominal_25_func
[02/14 12:49:38     71s] Active hold view: tt_v1.8_25C_Nominal_25_func
[02/14 12:49:38     71s] Begin: Area Reclaim Optimization
[02/14 12:49:38     71s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:49:38     71s] *** AreaOpt #1 [begin] (HoldOpt #1 / opt_design #1) : totSession cpu/real = 0:01:11.1/0:01:13.5 (1.0), mem = 2932.9M
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:49:38     71s] [LDM::Info] TotalInstCnt at InitDesignMc2: 182
[02/14 12:49:38     71s] ### Creating RouteCongInterface, started
[02/14 12:49:38     71s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] #optDebug: {0, 1.000}
[02/14 12:49:38     71s] ### Creating RouteCongInterface, finished
[02/14 12:49:38     71s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:49:38     71s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:49:38     71s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:49:38     71s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:49:38     71s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:49:38     71s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:49:38     71s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:49:38     71s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:49:38     71s] Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
[02/14 12:49:38     71s]       (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
[02/14 12:49:38     71s]       SynthesisEngine workers will not check out additional licenses.
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Weight factors:
[02/14 12:49:38     71s] View:tt_v1.8_25C_Nominal_25_func weight=1.000 stdDelay=37.600 [376]
[02/14 12:49:38     71s] stdDelay()=37.600 [376], (UnWeighted)stdDelay(false)=37.600 [376], (Weighted)stdDelay(true)=37.600 [376]
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Reclaim Optimization WNS Slack -0.096  TNS Slack -0.901 Density 0.22
[02/14 12:49:38     71s] +---------+---------+--------+--------+------------+--------+
[02/14 12:49:38     71s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/14 12:49:38     71s] +---------+---------+--------+--------+------------+--------+
[02/14 12:49:38     71s] |    0.22%|        -|  -0.096|  -0.901|   0:00:00.0| 2933.3M|
[02/14 12:49:38     71s] |    0.22%|        0|  -0.096|  -0.901|   0:00:00.0| 2933.5M|
[02/14 12:49:38     71s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:49:38     71s] |    0.22%|        0|  -0.096|  -0.901|   0:00:00.0| 2933.5M|
[02/14 12:49:38     71s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:49:38     71s] +---------+---------+--------+--------+------------+--------+
[02/14 12:49:38     71s] Reclaim Optimization End WNS Slack -0.096  TNS Slack -0.901 Density 0.22
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/14 12:49:38     71s] --------------------------------------------------------------
[02/14 12:49:38     71s] |                                   | Total     | Sequential |
[02/14 12:49:38     71s] --------------------------------------------------------------
[02/14 12:49:38     71s] | Num insts resized                 |       0  |       0    |
[02/14 12:49:38     71s] | Num insts undone                  |       0  |       0    |
[02/14 12:49:38     71s] | Num insts Downsized               |       0  |       0    |
[02/14 12:49:38     71s] | Num insts Samesized               |       0  |       0    |
[02/14 12:49:38     71s] | Num insts Upsized                 |       0  |       0    |
[02/14 12:49:38     71s] | Num multiple commits+uncommits    |       0  |       -    |
[02/14 12:49:38     71s] --------------------------------------------------------------
[02/14 12:49:38     71s] Finished writing unified metrics of routing constraints.
[02/14 12:49:38     71s] Bottom Preferred Layer:
[02/14 12:49:38     71s] +-------------+------------+----------+
[02/14 12:49:38     71s] |    Layer    |    CLK     |   Rule   |
[02/14 12:49:38     71s] +-------------+------------+----------+
[02/14 12:49:38     71s] | met3 (z=3)  |          1 | default  |
[02/14 12:49:38     71s] +-------------+------------+----------+
[02/14 12:49:38     71s] Via Pillar Rule:
[02/14 12:49:38     71s]     None
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/14 12:49:38     71s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[02/14 12:49:38     71s] CSM is empty.
[02/14 12:49:38     71s] CSM is empty.
[02/14 12:49:38     71s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 182
[02/14 12:49:38     71s] *** AreaOpt #1 [finish] (HoldOpt #1 / opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:11.2/0:01:13.6 (1.0), mem = 2933.7M
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] =============================================================================================
[02/14 12:49:38     71s]  Step TAT Report : AreaOpt #1 / HoldOpt #1 / opt_design #1                      25.11-s102_1
[02/14 12:49:38     71s] =============================================================================================
[02/14 12:49:38     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:49:38     71s] ---------------------------------------------------------------------------------------------
[02/14 12:49:38     71s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (  15.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:49:38     71s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  12.9 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:49:38     71s] [ OptimizationStep       ]      1   0:00:00.0  (  20.7 % )     0:00:00.1 /  0:00:00.1    1.2
[02/14 12:49:38     71s] [ OptSingleIteration     ]      2   0:00:00.0  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.4
[02/14 12:49:38     71s] [ OptGetWeight           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ OptEval                ]      4   0:00:00.0  (  33.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:49:38     71s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ MISC                   ]          0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:49:38     71s] ---------------------------------------------------------------------------------------------
[02/14 12:49:38     71s]  AreaOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:38     71s] ---------------------------------------------------------------------------------------------
[02/14 12:49:38     71s] Executing incremental physical updates
[02/14 12:49:38     71s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2932.04M, totSessionCpu=0:01:11).
[02/14 12:49:38     71s] **INFO: total 0 insts unmarked don't touch
[02/14 12:49:38     71s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/14 12:49:38     71s]    Hold Timing Snapshot:
[02/14 12:49:38     71s]              All PG WNS: 0.088
[02/14 12:49:38     71s]              All PG TNS: 0.000
[02/14 12:49:38     71s] Total 0 insts deleted in Hold Area Reclaim
[02/14 12:49:38     71s] Total 0 insts excluded for Hold Area Reclaim [recoveryON]
[02/14 12:49:38     71s] Total 6 insts considered for Hold Area Reclaim
[02/14 12:49:38     71s] Finished Hold Area Reclaim
[02/14 12:49:38     71s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2933.3M, EPOCH TIME: 1771091378.307967
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:182).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2933.3M, EPOCH TIME: 1771091378.309788
[02/14 12:49:38     71s] Memory usage before memory release/compaction is 2933.3
[02/14 12:49:38     71s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:49:38     71s] Memory usage at end of DPlace-Cleanup is 2933.3M.
[02/14 12:49:38     71s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2933.3M, EPOCH TIME: 1771091378.310172
[02/14 12:49:38     71s] Memory usage before memory release/compaction is 2933.3
[02/14 12:49:38     71s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:49:38     71s] Memory usage at beginning of DPlace-Init is 2933.3M.
[02/14 12:49:38     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2933.3M, EPOCH TIME: 1771091378.310824
[02/14 12:49:38     71s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2933.3M, EPOCH TIME: 1771091378.332208
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:38     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:38     71s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:2933.5M, EPOCH TIME: 1771091378.340652
[02/14 12:49:38     71s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2933.5M, EPOCH TIME: 1771091378.340716
[02/14 12:49:38     71s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2933.5M, EPOCH TIME: 1771091378.340795
[02/14 12:49:38     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2933.5M, EPOCH TIME: 1771091378.341239
[02/14 12:49:38     71s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.030, REAL:0.031, MEM:2933.5M, EPOCH TIME: 1771091378.341622
[02/14 12:49:38     71s] TDRefine: refinePlace mode is spiral
[02/14 12:49:38     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.HHvRhXzr9o.1
[02/14 12:49:38     71s] OPERPROF: Starting Refine-Place at level 1, MEM:2933.5M, EPOCH TIME: 1771091378.342042
[02/14 12:49:38     71s] *** Starting place_detail (0:01:11 mem=2933.5M) ***
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:49:38     71s] Total net bbox length = 1.958e+04 (8.520e+03 1.106e+04) (ext = 1.068e+04)

[02/14 12:49:38     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:38     71s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:49:38     71s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2933.8M, EPOCH TIME: 1771091378.345124
[02/14 12:49:38     71s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2933.8M, EPOCH TIME: 1771091378.345189
[02/14 12:49:38     71s] Set min layer with design mode ( 1 )
[02/14 12:49:38     71s] Set max layer with design mode ( 5 )
[02/14 12:49:38     71s] Set min layer with design mode ( 1 )
[02/14 12:49:38     71s] Set max layer with design mode ( 5 )
[02/14 12:49:38     71s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2934.1M, EPOCH TIME: 1771091378.349998
[02/14 12:49:38     71s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:2934.1M, EPOCH TIME: 1771091378.350531
[02/14 12:49:38     71s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2934.1M, EPOCH TIME: 1771091378.350588
[02/14 12:49:38     71s] Starting refinePlace ...
[02/14 12:49:38     71s] Set min layer with design mode ( 1 )
[02/14 12:49:38     71s] Set max layer with design mode ( 5 )
[02/14 12:49:38     71s] One DDP V2 for no tweak run.
[02/14 12:49:38     71s] Set min layer with design mode ( 1 )
[02/14 12:49:38     71s] Set max layer with design mode ( 5 )
[02/14 12:49:38     71s]   Spread Effort: high, pre-route mode, useDDP on.
[02/14 12:49:38     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2935.0MB) @(0:01:11 - 0:01:11).
[02/14 12:49:38     71s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:49:38     71s] wireLenOptFixPriorityInst 16 inst fixed
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s]  === Spiral for Logical I: (movable: 182) ===
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s]  Info: 0 filler has been deleted!
[02/14 12:49:38     71s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/14 12:49:38     71s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:49:38     71s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:49:38     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2934.7MB) @(0:01:11 - 0:01:11).
[02/14 12:49:38     71s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:49:38     71s] Statistics of distance of Instance movement in refine placement:
[02/14 12:49:38     71s]   maximum (X+Y) =         0.00 um
[02/14 12:49:38     71s]   mean    (X+Y) =         0.00 um
[02/14 12:49:38     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2934.7MB
[02/14 12:49:38     71s] Summary Report:
[02/14 12:49:38     71s] Instances moved: 0 (out of 182 movable)
[02/14 12:49:38     71s] Instances flipped: 0
[02/14 12:49:38     71s] Mean displacement: 0.00 um
[02/14 12:49:38     71s] Max displacement: 0.00 um 
[02/14 12:49:38     71s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:49:38     71s] Total instances moved : 0
[02/14 12:49:38     71s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.025, REAL:0.025, MEM:2934.7M, EPOCH TIME: 1771091378.375430
[02/14 12:49:38     71s] Total net bbox length = 1.958e+04 (8.520e+03 1.106e+04) (ext = 1.068e+04)
[02/14 12:49:38     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2934.7MB
[02/14 12:49:38     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2934.7MB) @(0:01:11 - 0:01:11).
[02/14 12:49:38     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.HHvRhXzr9o.1
[02/14 12:49:38     71s] *** Finished place_detail (0:01:11 mem=2934.7M) ***
[02/14 12:49:38     71s] OPERPROF: Finished Refine-Place at level 1, CPU:0.032, REAL:0.034, MEM:2934.7M, EPOCH TIME: 1771091378.376155
[02/14 12:49:38     71s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2934.7M, EPOCH TIME: 1771091378.377563
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:182).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2932.0M, EPOCH TIME: 1771091378.379981
[02/14 12:49:38     71s] Memory usage before memory release/compaction is 2932.0
[02/14 12:49:38     71s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:49:38     71s] Memory usage at end of DPlace-Cleanup is 2932.0M.
[02/14 12:49:38     71s] *** maximum move = 0.00 um ***
[02/14 12:49:38     71s] *** Finished re-routing un-routed nets (2932.0M) ***
[02/14 12:49:38     71s] Memory usage before memory release/compaction is 2932.0
[02/14 12:49:38     71s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:49:38     71s] Memory usage at beginning of DPlace-Init is 2932.0M.
[02/14 12:49:38     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2932.0M, EPOCH TIME: 1771091378.381426
[02/14 12:49:38     71s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2932.0M, EPOCH TIME: 1771091378.406983
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:38     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:38     71s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:2932.0M, EPOCH TIME: 1771091378.415541
[02/14 12:49:38     71s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2932.0M, EPOCH TIME: 1771091378.415623
[02/14 12:49:38     71s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2932.0M, EPOCH TIME: 1771091378.415728
[02/14 12:49:38     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.035, MEM:2932.0M, EPOCH TIME: 1771091378.416215
[02/14 12:49:38     71s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2932.0M) ***
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] OptDebug: After refinePlace (weighted):
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] |Path Group|   WNS|   TNS|
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] |default   | 0.140| 0.000|
[02/14 12:49:38     71s] |reg2reg   |-0.096|-0.901|
[02/14 12:49:38     71s] |HEPG      |-0.096|-0.901|
[02/14 12:49:38     71s] |All Paths |-0.096|-0.901|
[02/14 12:49:38     71s] +----------+------+------+
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Capturing unweighted ref hold timing for Post CTS hold recovery....
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Capturing REF timing for hold recovery ...
[02/14 12:49:38     71s]    Hold Timing Snapshot:
[02/14 12:49:38     71s]              All PG WNS: 0.088
[02/14 12:49:38     71s]              All PG TNS: 0.000
[02/14 12:49:38     71s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:01:11 mem=2932.0M density=0.217%) ***
[02/14 12:49:38     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.HHvRhXzr9o.1
[02/14 12:49:38     71s] **INFO: total 4 insts, 0 nets marked don't touch
[02/14 12:49:38     71s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 182
[02/14 12:49:38     71s] **INFO: total 4 insts, 0 nets marked don't touch DB property
[02/14 12:49:38     71s] **INFO: total 4 insts, 0 nets unmarked don't touch
[02/14 12:49:38     71s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2931.5M, EPOCH TIME: 1771091378.445262
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2924.9M, EPOCH TIME: 1771091378.447943
[02/14 12:49:38     71s] Memory usage before memory release/compaction is 2924.9
[02/14 12:49:38     71s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:49:38     71s] Memory usage at end of DPlace-Cleanup is 2924.9M.
[02/14 12:49:38     71s] Begin: Collecting metrics
[02/14 12:49:38     71s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |    -0.098 |   -0.098 |           |       -1 |        0.21 | 0:00:03  |        2897 |    0 |   0 |
| hold_fixing     |    -0.096 |   -0.096 |        -1 |       -1 |        0.22 | 0:00:01  |        2925 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[02/14 12:49:38     71s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2935.1M, current mem=2924.9M)

[02/14 12:49:38     71s] End: Collecting metrics
[02/14 12:49:38     71s] *** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:11.6/0:01:14.0 (1.0), mem = 2924.9M
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] =============================================================================================
[02/14 12:49:38     71s]  Step TAT Report : HoldOpt #1 / opt_design #1                                   25.11-s102_1
[02/14 12:49:38     71s] =============================================================================================
[02/14 12:49:38     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:49:38     71s] ---------------------------------------------------------------------------------------------
[02/14 12:49:38     71s] [ AreaOpt                ]      1   0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:38     71s] [ MetricReport           ]      1   0:00:00.2  (  13.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:49:38     71s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:49:38     71s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:49:38     71s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:49:38     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:49:38     71s] [ OptimizationStep       ]      2   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:49:38     71s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:49:38     71s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ OptEval                ]     12   0:00:00.4  (  25.2 % )     0:00:00.4 /  0:00:00.3    1.0
[02/14 12:49:38     71s] [ OptCommit              ]     12   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:38     71s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:38     71s] [ IncrDelayCalc          ]     15   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:49:38     71s] [ HoldReEval             ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.5
[02/14 12:49:38     71s] [ UpdateHoldTimer        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ HoldDelayCalc          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ HoldCollectNode        ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ HoldSortNodeList       ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ HoldBottleneckCount    ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:49:38     71s] [ HoldCacheNodeWeight    ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ HoldBuildSlackGraph    ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ HoldDBCommit           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ HoldTimerCalcSummary   ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ RefinePlace            ]      1   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:49:38     71s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:49:38     71s] [ TimingUpdate           ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ IncrTimingUpdate       ]     24   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:38     71s] [ MISC                   ]          0:00:00.3  (  23.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:49:38     71s] ---------------------------------------------------------------------------------------------
[02/14 12:49:38     71s]  HoldOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/14 12:49:38     71s] ---------------------------------------------------------------------------------------------
[02/14 12:49:38     71s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2924.9M, EPOCH TIME: 1771091378.658356
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:38     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:38     71s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:2924.9M, EPOCH TIME: 1771091378.667771
[02/14 12:49:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:38     71s] *** Steiner Routed Nets: 10.995%; Threshold: 100; Threshold for Hold: 100
[02/14 12:49:38     71s] Re-routed 0 nets
[02/14 12:49:38     71s] Begin: Collecting metrics
[02/14 12:49:38     71s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |    -0.098 |   -0.098 |           |       -1 |        0.21 | 0:00:03  |        2897 |    0 |   0 |
| hold_fixing     |    -0.096 |   -0.096 |        -1 |       -1 |        0.22 | 0:00:01  |        2925 |      |     |
| global_route    |           |          |           |          |             | 0:00:00  |        2925 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[02/14 12:49:38     71s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2924.9M, current mem=2924.9M)

[02/14 12:49:38     71s] End: Collecting metrics
[02/14 12:49:38     71s] GigaOpt_HOLD: Recover setup timing after hold fixing
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:38     71s] Deleting Lib Analyzer.
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:38     71s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:38     71s] Summary for sequential cells identification: 
[02/14 12:49:38     71s]   Identified SBFF number: 16
[02/14 12:49:38     71s]   Identified MBFF number: 0
[02/14 12:49:38     71s]   Identified SB Latch number: 2
[02/14 12:49:38     71s]   Identified MB Latch number: 0
[02/14 12:49:38     71s]   Not identified SBFF number: 0
[02/14 12:49:38     71s]   Not identified MBFF number: 0
[02/14 12:49:38     71s]   Not identified SB Latch number: 0
[02/14 12:49:38     71s]   Not identified MB Latch number: 0
[02/14 12:49:38     71s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:38     71s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:38     71s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:38     71s] TLC MultiMap info (StdDelay):
[02/14 12:49:38     71s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:38     71s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:38     71s]  Setting StdDelay to: 37.6ps
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:38     71s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] Creating Lib Analyzer ...
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:38     71s] Summary for sequential cells identification: 
[02/14 12:49:38     71s]   Identified SBFF number: 16
[02/14 12:49:38     71s]   Identified MBFF number: 0
[02/14 12:49:38     71s]   Identified SB Latch number: 2
[02/14 12:49:38     71s]   Identified MB Latch number: 0
[02/14 12:49:38     71s]   Not identified SBFF number: 0
[02/14 12:49:38     71s]   Not identified MBFF number: 0
[02/14 12:49:38     71s]   Not identified SB Latch number: 0
[02/14 12:49:38     71s]   Not identified MB Latch number: 0
[02/14 12:49:38     71s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:38     71s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:38     71s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:38     71s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:38     71s] TLC MultiMap info (StdDelay):
[02/14 12:49:38     71s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:38     71s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:38     71s]  Setting StdDelay to: 37.6ps
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:38     71s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:49:38     71s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:49:38     71s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:49:38     71s] 
[02/14 12:49:38     71s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:49:39     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=2925.0M
[02/14 12:49:39     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=2925.0M
[02/14 12:49:39     72s] Creating Lib Analyzer, finished. 
[02/14 12:49:39     72s] GigaOpt: WNS changes after routing: -0.098 -> -0.095 (bump = -0.003)
[02/14 12:49:39     72s] GigaOpt: WNS bump threshold: 0.0188
[02/14 12:49:39     72s] GigaOpt: Skipping postEco optimization
[02/14 12:49:39     72s] GigaOpt: WNS changes after postEco optimization: -0.098 -> -0.095 (bump = -0.003)
[02/14 12:49:39     72s] GigaOpt: Skipping nonLegal postEco optimization
[02/14 12:49:39     72s] HighEffort PG TNS changes after trial route: -0.946 -> -0.901 (threshold = 18.8)
[02/14 12:49:39     72s] GigaOpt: Skipping post-eco TNS optimization
[02/14 12:49:39     72s] 
[02/14 12:49:39     72s] Active setup views:
[02/14 12:49:39     72s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:49:39     72s]   Dominating endpoints: 0
[02/14 12:49:39     72s]   Dominating TNS: -0.000
[02/14 12:49:39     72s] 
[02/14 12:49:39     72s] OPTC: user 20.0 (reset)
[02/14 12:49:39     72s] OPTC: user 20.0
[02/14 12:49:39     72s] (I)      Running eGR regular flow
[02/14 12:49:39     72s] Running assign ptn pin
[02/14 12:49:39     72s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:49:39     72s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:49:39     72s] Running config msv constraints
[02/14 12:49:39     72s] Running pre-eGR process
[02/14 12:49:39     72s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:49:39     72s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:49:39     72s] (I)      Started Early Global Route ( Curr Mem: 2.75 MB )
[02/14 12:49:39     72s] (I)      Initializing eGR engine (regular)
[02/14 12:49:39     72s] Set min layer with design mode ( 1 )
[02/14 12:49:39     72s] Set max layer with design mode ( 5 )
[02/14 12:49:39     72s] (I)      clean place blk overflow:
[02/14 12:49:39     72s] (I)      H : enabled 1.00 0
[02/14 12:49:39     72s] (I)      V : enabled 1.00 0
[02/14 12:49:39     72s] (I)      Initializing eGR engine (regular)
[02/14 12:49:39     72s] Set min layer with design mode ( 1 )
[02/14 12:49:39     72s] Set max layer with design mode ( 5 )
[02/14 12:49:39     72s] (I)      clean place blk overflow:
[02/14 12:49:39     72s] (I)      H : enabled 1.00 0
[02/14 12:49:39     72s] (I)      V : enabled 1.00 0
[02/14 12:49:39     72s] (I)      Started Early Global Route kernel ( Curr Mem: 2.75 MB )
[02/14 12:49:39     72s] (I)      Running eGR Regular flow
[02/14 12:49:39     72s] (I)      # wire layers (front) : 6
[02/14 12:49:39     72s] (I)      # wire layers (back)  : 0
[02/14 12:49:39     72s] (I)      min wire layer : 1
[02/14 12:49:39     72s] (I)      max wire layer : 5
[02/14 12:49:39     72s] (I)      # cut layers (front) : 5
[02/14 12:49:39     72s] (I)      # cut layers (back)  : 0
[02/14 12:49:39     72s] (I)      min cut layer : 1
[02/14 12:49:39     72s] (I)      max cut layer : 4
[02/14 12:49:39     72s] (I)      ================================ Layers ================================
[02/14 12:49:39     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:49:39     72s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:49:39     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:49:39     72s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:49:39     72s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:49:39     72s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:49:39     72s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:49:39     72s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:49:39     72s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:49:39     72s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:49:39     72s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:49:39     72s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:49:39     72s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:49:39     72s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:49:39     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:49:39     72s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:49:39     72s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:49:39     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:49:39     72s] (I)      Started Import and model ( Curr Mem: 2.75 MB )
[02/14 12:49:39     72s] (I)      == Non-default Options ==
[02/14 12:49:39     72s] (I)      Build term to term wires                           : false
[02/14 12:49:39     72s] (I)      Maximum routing layer                              : 5
[02/14 12:49:39     72s] (I)      Minimum routing layer                              : 1
[02/14 12:49:39     72s] (I)      Top routing layer                                  : 5
[02/14 12:49:39     72s] (I)      Bottom routing layer                               : 1
[02/14 12:49:39     72s] (I)      Number of threads                                  : 1
[02/14 12:49:39     72s] (I)      Route tie net to shape                             : auto
[02/14 12:49:39     72s] (I)      Method to set GCell size                           : row
[02/14 12:49:39     72s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:49:39     72s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:49:39     72s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:49:39     72s] (I)      ============== Pin Summary ==============
[02/14 12:49:39     72s] (I)      +-------+--------+---------+------------+
[02/14 12:49:39     72s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:49:39     72s] (I)      +-------+--------+---------+------------+
[02/14 12:49:39     72s] (I)      |     1 |    528 |  100.00 |        Pin |
[02/14 12:49:39     72s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:49:39     72s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:49:39     72s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:49:39     72s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:49:39     72s] (I)      +-------+--------+---------+------------+
[02/14 12:49:39     72s] (I)      Custom ignore net properties:
[02/14 12:49:39     72s] (I)      1 : NotLegal
[02/14 12:49:39     72s] (I)      Default ignore net properties:
[02/14 12:49:39     72s] (I)      1 : Special
[02/14 12:49:39     72s] (I)      2 : Analog
[02/14 12:49:39     72s] (I)      3 : Fixed
[02/14 12:49:39     72s] (I)      4 : Skipped
[02/14 12:49:39     72s] (I)      5 : MixedSignal
[02/14 12:49:39     72s] (I)      Prerouted net properties:
[02/14 12:49:39     72s] (I)      1 : NotLegal
[02/14 12:49:39     72s] (I)      2 : Special
[02/14 12:49:39     72s] (I)      3 : Analog
[02/14 12:49:39     72s] (I)      4 : Fixed
[02/14 12:49:39     72s] (I)      5 : Skipped
[02/14 12:49:39     72s] (I)      6 : MixedSignal
[02/14 12:49:39     72s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:49:39     72s] (I)      Use row-based GCell size
[02/14 12:49:39     72s] (I)      Use row-based GCell align
[02/14 12:49:39     72s] (I)      layer 0 area = 83000
[02/14 12:49:39     72s] (I)      layer 1 area = 67600
[02/14 12:49:39     72s] (I)      layer 2 area = 240000
[02/14 12:49:39     72s] (I)      layer 3 area = 240000
[02/14 12:49:39     72s] (I)      layer 4 area = 4000000
[02/14 12:49:39     72s] (I)      GCell unit size   : 4140
[02/14 12:49:39     72s] (I)      GCell multiplier  : 1
[02/14 12:49:39     72s] (I)      GCell row height  : 4140
[02/14 12:49:39     72s] (I)      Actual row height : 4140
[02/14 12:49:39     72s] (I)      GCell align ref   : 29900 29900
[02/14 12:49:39     72s] [NR-eGR] Track table information for default rule: 
[02/14 12:49:39     72s] [NR-eGR] met1 has single uniform track structure
[02/14 12:49:39     72s] [NR-eGR] met2 has single uniform track structure
[02/14 12:49:39     72s] [NR-eGR] met3 has single uniform track structure
[02/14 12:49:39     72s] [NR-eGR] met4 has single uniform track structure
[02/14 12:49:39     72s] [NR-eGR] met5 has single uniform track structure
[02/14 12:49:39     72s] (I)      =============== Default via ===============
[02/14 12:49:39     72s] (I)      +---+------------------+------------------+
[02/14 12:49:39     72s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:49:39     72s] (I)      +---+------------------+------------------+
[02/14 12:49:39     72s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:49:39     72s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:49:39     72s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:49:39     72s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:49:39     72s] (I)      +---+------------------+------------------+
[02/14 12:49:39     72s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:49:39     72s] [NR-eGR] Read 42254 PG shapes
[02/14 12:49:39     72s] [NR-eGR] Read 0 clock shapes
[02/14 12:49:39     72s] [NR-eGR] Read 0 other shapes
[02/14 12:49:39     72s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:49:39     72s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:49:39     72s] [NR-eGR] #Instance Blockages : 2093
[02/14 12:49:39     72s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:49:39     72s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:49:39     72s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:49:39     72s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:49:39     72s] [NR-eGR] #Other Blockages    : 0
[02/14 12:49:39     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:49:39     72s] [NR-eGR] #prerouted nets         : 1
[02/14 12:49:39     72s] [NR-eGR] #prerouted special nets : 0
[02/14 12:49:39     72s] [NR-eGR] #prerouted wires        : 92
[02/14 12:49:39     72s] (I)        Front-side 191 ( ignored 1 )
[02/14 12:49:39     72s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:49:39     72s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:49:39     72s] (I)      handle routing halo
[02/14 12:49:39     72s] (I)      Reading macro buffers
[02/14 12:49:39     72s] [NR-eGR] Read 191 nets ( ignored 1 )
[02/14 12:49:39     72s] (I)      Number of macro buffers: 0
[02/14 12:49:39     72s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:49:39     72s] (I)      original grid = 248 x 315
[02/14 12:49:39     72s] (I)      merged grid = 248 x 315
[02/14 12:49:39     72s] (I)      Read Num Blocks=44347  Num Prerouted Wires=92  Num CS=0
[02/14 12:49:39     72s] (I)      Layer 0 (H) : #blockages 9478 : #preroutes 16
[02/14 12:49:39     72s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 39
[02/14 12:49:39     72s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 32
[02/14 12:49:39     72s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 5
[02/14 12:49:39     72s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:49:39     72s] (I)      Number of ignored nets                =      1
[02/14 12:49:39     72s] (I)      Number of connected nets              =      0
[02/14 12:49:39     72s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/14 12:49:39     72s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:49:39     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:49:39     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:49:39     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:49:39     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:49:39     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:49:39     72s] (I)      Ndr track 0 does not exist
[02/14 12:49:39     72s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:49:39     72s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:49:39     72s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:49:39     72s] (I)      Site width          :   460  (dbu)
[02/14 12:49:39     72s] (I)      Row height          :  4140  (dbu)
[02/14 12:49:39     72s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:49:39     72s] (I)      GCell width         :  4140  (dbu)
[02/14 12:49:39     72s] (I)      GCell height        :  4140  (dbu)
[02/14 12:49:39     72s] (I)      Grid                :   248   315     5
[02/14 12:49:39     72s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:49:39     72s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:49:39     72s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:49:39     72s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:49:39     72s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:49:39     72s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:49:39     72s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:49:39     72s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:49:39     72s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:49:39     72s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:49:39     72s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:49:39     72s] (I)      --------------------------------------------------------
[02/14 12:49:39     72s] 
[02/14 12:49:39     72s] [NR-eGR] == Routing rule table ==
[02/14 12:49:39     72s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:49:39     72s] [NR-eGR] ----------------------
[02/14 12:49:39     72s] [NR-eGR]   0  (Default)    190 
[02/14 12:49:39     72s] (I)      ==== NDR : (Default) ====
[02/14 12:49:39     72s] (I)      +--------------+--------+
[02/14 12:49:39     72s] (I)      |           ID |      0 |
[02/14 12:49:39     72s] (I)      |      Default |    yes |
[02/14 12:49:39     72s] (I)      |  Clk Special |     no |
[02/14 12:49:39     72s] (I)      | Hard spacing |     no |
[02/14 12:49:39     72s] (I)      |    NDR track | (none) |
[02/14 12:49:39     72s] (I)      |      NDR via | (none) |
[02/14 12:49:39     72s] (I)      |  Extra space |      0 |
[02/14 12:49:39     72s] (I)      |      Shields |      0 |
[02/14 12:49:39     72s] (I)      |   Demand (H) |      1 |
[02/14 12:49:39     72s] (I)      |   Demand (V) |      1 |
[02/14 12:49:39     72s] (I)      |        #Nets |    190 |
[02/14 12:49:39     72s] (I)      +--------------+--------+
[02/14 12:49:39     72s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:49:39     72s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:49:39     72s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:49:39     72s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:49:39     72s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:49:39     72s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:49:39     72s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:49:39     72s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:49:39     72s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:49:39     72s] (I)      =============== Blocked Tracks ===============
[02/14 12:49:39     72s] (I)      +-------+---------+----------+---------------+
[02/14 12:49:39     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:49:39     72s] (I)      +-------+---------+----------+---------------+
[02/14 12:49:39     72s] (I)      |     1 |  701592 |    74529 |        10.62% |
[02/14 12:49:39     72s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:49:39     72s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:49:39     72s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:49:39     72s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:49:39     72s] (I)      +-------+---------+----------+---------------+
[02/14 12:49:39     72s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 2.77 MB )
[02/14 12:49:39     72s] (I)      Reset routing kernel
[02/14 12:49:39     72s] (I)      Started Global Routing ( Curr Mem: 2.77 MB )
[02/14 12:49:39     72s] (I)      totalPins=520  totalGlobalPin=483 (92.88%)
[02/14 12:49:39     72s] (I)      ================= Net Group Info =================
[02/14 12:49:39     72s] (I)      +----+----------------+--------------+-----------+
[02/14 12:49:39     72s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:49:39     72s] (I)      +----+----------------+--------------+-----------+
[02/14 12:49:39     72s] (I)      |  1 |            190 |      met1(1) |   met5(5) |
[02/14 12:49:39     72s] (I)      +----+----------------+--------------+-----------+
[02/14 12:49:39     72s] (I)      total 2D Cap : 2294689 = (1188593 H, 1106096 V)
[02/14 12:49:39     72s] (I)      total 2D Demand : 279 = (177 H, 102 V)
[02/14 12:49:39     72s] (I)      init route region map
[02/14 12:49:39     72s] (I)      #blocked regions = 0
[02/14 12:49:39     72s] (I)      #non-blocked regions = 1
[02/14 12:49:39     72s] (I)      init safety region map
[02/14 12:49:39     72s] (I)      #blocked regions = 0
[02/14 12:49:39     72s] (I)      #non-blocked regions = 1
[02/14 12:49:39     72s] (I)      
[02/14 12:49:39     72s] [NR-eGR] Layer group 1: route 190 net(s) in layer range [1, 5]
[02/14 12:49:39     72s] (I)      ============  Phase 1a Route ============
[02/14 12:49:39     72s] (I)      Usage: 4716 = (2042 H, 2674 V) = (0.17% H, 0.24% V) = (8.454e+03um H, 1.107e+04um V)
[02/14 12:49:39     72s] (I)      
[02/14 12:49:39     72s] (I)      ============  Phase 1b Route ============
[02/14 12:49:39     72s] (I)      Usage: 4716 = (2042 H, 2674 V) = (0.17% H, 0.24% V) = (8.454e+03um H, 1.107e+04um V)
[02/14 12:49:39     72s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.952424e+04um
[02/14 12:49:39     72s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:49:39     72s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:49:39     72s] (I)      
[02/14 12:49:39     72s] (I)      ============  Phase 1c Route ============
[02/14 12:49:39     72s] (I)      Usage: 4716 = (2042 H, 2674 V) = (0.17% H, 0.24% V) = (8.454e+03um H, 1.107e+04um V)
[02/14 12:49:39     72s] (I)      
[02/14 12:49:39     72s] (I)      ============  Phase 1d Route ============
[02/14 12:49:39     72s] (I)      Usage: 4716 = (2042 H, 2674 V) = (0.17% H, 0.24% V) = (8.454e+03um H, 1.107e+04um V)
[02/14 12:49:39     72s] (I)      
[02/14 12:49:39     72s] (I)      ============  Phase 1e Route ============
[02/14 12:49:39     72s] (I)      Usage: 4716 = (2042 H, 2674 V) = (0.17% H, 0.24% V) = (8.454e+03um H, 1.107e+04um V)
[02/14 12:49:39     72s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.952424e+04um
[02/14 12:49:39     72s] (I)      
[02/14 12:49:39     72s] (I)      ============  Phase 1l Route ============
[02/14 12:49:39     72s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:49:39     72s] (I)      Layer  1:     624622       193         6        1386      698859    ( 0.20%) 
[02/14 12:49:39     72s] (I)      Layer  2:     678510      1847         0           0      700848    ( 0.00%) 
[02/14 12:49:39     72s] (I)      Layer  3:     507221      1963         6           0      528054    ( 0.00%) 
[02/14 12:49:39     72s] (I)      Layer  4:     436699      1080         6       14493      509718    ( 2.76%) 
[02/14 12:49:39     72s] (I)      Layer  5:      57884       228         1       28451       59558    (32.33%) 
[02/14 12:49:39     72s] (I)      Total:       2304936      5311        19       44329     2497036    ( 1.74%) 
[02/14 12:49:39     72s] (I)      
[02/14 12:49:39     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:49:39     72s] [NR-eGR]                        OverCon           OverCon            
[02/14 12:49:39     72s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/14 12:49:39     72s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/14 12:49:39     72s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:49:39     72s] [NR-eGR]    met1 ( 1)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/14 12:49:39     72s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:49:39     72s] [NR-eGR]    met3 ( 3)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:49:39     72s] [NR-eGR]    met4 ( 4)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[02/14 12:49:39     72s] [NR-eGR]    met5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:49:39     72s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:49:39     72s] [NR-eGR]        Total        12( 0.00%)         2( 0.00%)   ( 0.00%) 
[02/14 12:49:39     72s] [NR-eGR] 
[02/14 12:49:39     72s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 2.77 MB )
[02/14 12:49:39     72s] (I)      Updating congestion map
[02/14 12:49:39     72s] (I)      total 2D Cap : 2317423 = (1195611 H, 1121812 V)
[02/14 12:49:39     72s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:49:39     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.33 sec, Curr Mem: 2.76 MB )
[02/14 12:49:39     72s] [NR-eGR] Finished Early Global Route ( CPU: 0.23 sec, Real: 0.34 sec, Curr Mem: 2.76 MB )
[02/14 12:49:39     72s] (I)      ======================================= Runtime Summary ========================================
[02/14 12:49:39     72s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[02/14 12:49:39     72s] (I)      ------------------------------------------------------------------------------------------------
[02/14 12:49:39     72s] (I)       Early Global Route                             100.00%  0.00 sec  0.34 sec  0.34 sec  0.23 sec 
[02/14 12:49:39     72s] (I)       +-Early Global Route kernel                     98.26%  0.01 sec  0.33 sec  0.33 sec  0.23 sec 
[02/14 12:49:39     72s] (I)       | +-Import and model                            35.09%  0.04 sec  0.15 sec  0.12 sec  0.06 sec 
[02/14 12:49:39     72s] (I)       | | +-Create place DB                            0.37%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | +-Import place data                        0.34%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Read instances and placement           0.11%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Read nets                              0.19%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | +-Create route DB                           21.50%  0.04 sec  0.11 sec  0.07 sec  0.05 sec 
[02/14 12:49:39     72s] (I)       | | | +-Import route data (1T)                  21.01%  0.04 sec  0.11 sec  0.07 sec  0.05 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.50%  0.06 sec  0.06 sec  0.01 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read routing blockages               0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read bump blockages                  0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read instance blockages              0.13%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read PG blockages                    0.09%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read clock blockages                 0.11%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read other blockages                 0.14%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read halo blockages                  0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Read boundary cut boxes              0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Read blackboxes                        0.11%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Read prerouted                         0.36%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Read nets                              0.06%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Set up via pillars                     0.02%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Read net priorities                    0.11%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Initialize 3D grid graph               0.61%  0.06 sec  0.07 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Model blockage capacity               11.37%  0.07 sec  0.10 sec  0.04 sec  0.04 sec 
[02/14 12:49:39     72s] (I)       | | | | | +-Initialize 3D capacity              10.76%  0.07 sec  0.10 sec  0.04 sec  0.04 sec 
[02/14 12:49:39     72s] (I)       | | +-Read aux data                              0.00%  0.11 sec  0.11 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | +-Others data preparation                    0.00%  0.11 sec  0.11 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | +-Create route kernel                       13.03%  0.11 sec  0.15 sec  0.04 sec  0.01 sec 
[02/14 12:49:39     72s] (I)       | +-Global Routing                              28.00%  0.15 sec  0.25 sec  0.09 sec  0.07 sec 
[02/14 12:49:39     72s] (I)       | | +-Initialization                             0.27%  0.15 sec  0.15 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | +-Net group 1                               16.97%  0.16 sec  0.21 sec  0.06 sec  0.05 sec 
[02/14 12:49:39     72s] (I)       | | | +-Generate topology                        0.08%  0.16 sec  0.16 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | +-Phase 1a                                 1.25%  0.19 sec  0.19 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Pattern routing (1T)                   0.46%  0.19 sec  0.19 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Add via demand to 2D                   0.72%  0.19 sec  0.19 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | +-Phase 1b                                 0.57%  0.19 sec  0.19 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | +-Phase 1c                                 0.09%  0.19 sec  0.19 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | +-Phase 1d                                 0.09%  0.19 sec  0.20 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | +-Phase 1e                                 0.52%  0.20 sec  0.20 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Route legalization                     0.00%  0.20 sec  0.20 sec  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)       | | | +-Phase 1l                                 4.77%  0.20 sec  0.21 sec  0.02 sec  0.02 sec 
[02/14 12:49:39     72s] (I)       | | | | +-Layer assignment (1T)                  2.77%  0.20 sec  0.21 sec  0.01 sec  0.01 sec 
[02/14 12:49:39     72s] (I)       | +-Export cong map                             25.80%  0.25 sec  0.33 sec  0.09 sec  0.09 sec 
[02/14 12:49:39     72s] (I)       | | +-Export 2D cong map                        11.69%  0.30 sec  0.33 sec  0.04 sec  0.04 sec 
[02/14 12:49:39     72s] (I)      ====================== Summary by functions ======================
[02/14 12:49:39     72s] (I)       Lv  Step                                   %      Real       CPU 
[02/14 12:49:39     72s] (I)      ------------------------------------------------------------------
[02/14 12:49:39     72s] (I)        0  Early Global Route               100.00%  0.34 sec  0.23 sec 
[02/14 12:49:39     72s] (I)        1  Early Global Route kernel         98.26%  0.33 sec  0.23 sec 
[02/14 12:49:39     72s] (I)        2  Import and model                  35.09%  0.12 sec  0.06 sec 
[02/14 12:49:39     72s] (I)        2  Global Routing                    28.00%  0.09 sec  0.07 sec 
[02/14 12:49:39     72s] (I)        2  Export cong map                   25.80%  0.09 sec  0.09 sec 
[02/14 12:49:39     72s] (I)        3  Create route DB                   21.50%  0.07 sec  0.05 sec 
[02/14 12:49:39     72s] (I)        3  Net group 1                       16.97%  0.06 sec  0.05 sec 
[02/14 12:49:39     72s] (I)        3  Create route kernel               13.03%  0.04 sec  0.01 sec 
[02/14 12:49:39     72s] (I)        3  Export 2D cong map                11.69%  0.04 sec  0.04 sec 
[02/14 12:49:39     72s] (I)        3  Create place DB                    0.37%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        3  Initialization                     0.27%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        4  Import route data (1T)            21.01%  0.07 sec  0.05 sec 
[02/14 12:49:39     72s] (I)        4  Phase 1l                           4.77%  0.02 sec  0.02 sec 
[02/14 12:49:39     72s] (I)        4  Phase 1a                           1.25%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        4  Phase 1b                           0.57%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        4  Phase 1e                           0.52%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        4  Import place data                  0.34%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        4  Phase 1d                           0.09%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        4  Phase 1c                           0.09%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        4  Generate topology                  0.08%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Model blockage capacity           11.37%  0.04 sec  0.04 sec 
[02/14 12:49:39     72s] (I)        5  Layer assignment (1T)              2.77%  0.01 sec  0.01 sec 
[02/14 12:49:39     72s] (I)        5  Read blockages ( Layer 1-5 )       1.50%  0.01 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Add via demand to 2D               0.72%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Initialize 3D grid graph           0.61%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Pattern routing (1T)               0.46%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Read prerouted                     0.36%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Read nets                          0.24%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Read instances and placement       0.11%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Read blackboxes                    0.11%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Read net priorities                0.11%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Initialize 3D capacity            10.76%  0.04 sec  0.04 sec 
[02/14 12:49:39     72s] (I)        6  Read other blockages               0.14%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Read instance blockages            0.13%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Read clock blockages               0.11%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Read PG blockages                  0.09%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[02/14 12:49:39     72s] Running post-eGR process
[02/14 12:49:39     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:2931.8M, EPOCH TIME: 1771091379.751000
[02/14 12:49:39     72s] [hotspot] +------------+---------------+---------------+
[02/14 12:49:39     72s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:49:39     72s] [hotspot] +------------+---------------+---------------+
[02/14 12:49:39     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:49:39     72s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:49:39     72s] [hotspot] +------------+---------------+---------------+
[02/14 12:49:39     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:49:39     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2932.4M, EPOCH TIME: 1771091379.754384
[02/14 12:49:39     72s] [hotspot] Hotspot report including placement blocked areas
[02/14 12:49:39     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:2932.4M, EPOCH TIME: 1771091379.756865
[02/14 12:49:39     72s] [hotspot] +------------+---------------+---------------+
[02/14 12:49:39     72s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:49:39     72s] [hotspot] +------------+---------------+---------------+
[02/14 12:49:39     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:49:39     72s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:49:39     72s] [hotspot] +------------+---------------+---------------+
[02/14 12:49:39     72s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:49:39     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2932.4M, EPOCH TIME: 1771091379.759560
[02/14 12:49:39     72s] Effort level <high> specified for reg2reg path_group
[02/14 12:49:39     72s] Reported timing to dir debug
[02/14 12:49:39     72s] **opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 2876.3M, totSessionCpu=0:01:13 **
[02/14 12:49:39     72s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2876.3M, EPOCH TIME: 1771091379.900938
[02/14 12:49:39     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:39     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:39     72s] 
[02/14 12:49:39     72s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:49:39     72s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:49:39     72s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.009, MEM:2876.3M, EPOCH TIME: 1771091379.909461
[02/14 12:49:39     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:39     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:39     72s] 
[02/14 12:49:39     72s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:39     72s] 
[02/14 12:49:39     72s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:39     72s] Starting delay calculation for Hold views
[02/14 12:49:40     72s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:49:40     72s] #################################################################################
[02/14 12:49:40     72s] # Design Stage: PreRoute
[02/14 12:49:40     72s] # Design Name: counter_16bit
[02/14 12:49:40     72s] # Design Mode: 130nm
[02/14 12:49:40     72s] # Analysis Mode: MMMC OCV 
[02/14 12:49:40     72s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:49:40     72s] # Signoff Settings: SI Off 
[02/14 12:49:40     72s] #################################################################################
[02/14 12:49:40     72s] Calculate late delays in OCV mode...
[02/14 12:49:40     72s] Calculate early delays in OCV mode...
[02/14 12:49:40     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2898.1M, InitMEM = 2898.1M)
[02/14 12:49:40     72s] Start delay calculation (fullDC) (1 T). (MEM=2898.13)
[02/14 12:49:40     72s] End AAE Lib Interpolated Model. (MEM=2915.906250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:40     72s] Total number of fetched objects 201
[02/14 12:49:40     72s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:49:40     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:40     72s] End delay calculation. (MEM=2920.16 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:49:40     72s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2920.2M) ***
[02/14 12:49:40     72s] End delay calculation (fullDC). (MEM=2920.16 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:49:40     73s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:13 mem=2920.2M)
[02/14 12:49:40     73s] Starting delay calculation for Setup views
[02/14 12:49:40     73s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:49:40     73s] #################################################################################
[02/14 12:49:40     73s] # Design Stage: PreRoute
[02/14 12:49:40     73s] # Design Name: counter_16bit
[02/14 12:49:40     73s] # Design Mode: 130nm
[02/14 12:49:40     73s] # Analysis Mode: MMMC OCV 
[02/14 12:49:40     73s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:49:40     73s] # Signoff Settings: SI Off 
[02/14 12:49:40     73s] #################################################################################
[02/14 12:49:40     73s] Calculate early delays in OCV mode...
[02/14 12:49:40     73s] Calculate late delays in OCV mode...
[02/14 12:49:40     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 2902.5M, InitMEM = 2902.5M)
[02/14 12:49:40     73s] Start delay calculation (fullDC) (1 T). (MEM=2902.53)
[02/14 12:49:40     73s] End AAE Lib Interpolated Model. (MEM=2920.312500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:40     73s] Total number of fetched objects 201
[02/14 12:49:40     73s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:49:40     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:49:40     73s] End delay calculation. (MEM=2923.08 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:49:40     73s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2923.1M) ***
[02/14 12:49:40     73s] End delay calculation (fullDC). (MEM=2923.08 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:49:40     73s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:14 mem=2923.1M)
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] OptSummary:
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] ------------------------------------------------------------------
[02/14 12:49:42     73s]      opt_design Final Summary
[02/14 12:49:42     73s] ------------------------------------------------------------------
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] Setup views included:
[02/14 12:49:42     73s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:49:42     73s] Hold views included:
[02/14 12:49:42     73s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] +--------------------+---------+---------+---------+
[02/14 12:49:42     73s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:49:42     73s] +--------------------+---------+---------+---------+
[02/14 12:49:42     73s] |           WNS (ns):| -0.095  | -0.095  |  0.140  |
[02/14 12:49:42     73s] |           TNS (ns):| -0.895  | -0.895  |  0.000  |
[02/14 12:49:42     73s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:49:42     73s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:49:42     73s] +--------------------+---------+---------+---------+
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] +--------------------+---------+---------+---------+
[02/14 12:49:42     73s] |     Hold mode      |   all   | reg2reg | default |
[02/14 12:49:42     73s] +--------------------+---------+---------+---------+
[02/14 12:49:42     73s] |           WNS (ns):|  0.052  |  0.104  |  0.052  |
[02/14 12:49:42     73s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/14 12:49:42     73s] |    Violating Paths:|    0    |    0    |    0    |
[02/14 12:49:42     73s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:49:42     73s] +--------------------+---------+---------+---------+
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] +----------------+-------------------------------+------------------+
[02/14 12:49:42     73s] |                |              Real             |       Total      |
[02/14 12:49:42     73s] |    DRVs        +------------------+------------+------------------|
[02/14 12:49:42     73s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:49:42     73s] +----------------+------------------+------------+------------------+
[02/14 12:49:42     73s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:49:42     73s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:49:42     73s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:49:42     73s] +----------------+------------------+------------+------------------+
[02/14 12:49:42     73s] 
[02/14 12:49:42     73s] Density: 0.217%
[02/14 12:49:42     73s] Routing Overflow: 0.00% H and 0.00% V
[02/14 12:49:42     73s] ------------------------------------------------------------------
[02/14 12:49:42     73s] *** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:03.0, MEM=2915.4M
[02/14 12:49:42     73s] Begin: Collecting metrics
[02/14 12:49:42     73s]  
[02/14 12:49:43      0s] 
[02/14 12:49:43      0s] =============================================================================================
[02/14 12:49:43      0s]  Step TAT Report : QThreadWorker #1 / opt_design #1                             25.11-s102_1
[02/14 12:49:43      0s] =============================================================================================
[02/14 12:49:43      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:49:43      0s] ---------------------------------------------------------------------------------------------
[02/14 12:49:43      0s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/14 12:49:43      0s] ---------------------------------------------------------------------------------------------
[02/14 12:49:43      0s]  QThreadWorker #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/14 12:49:43      0s] ---------------------------------------------------------------------------------------------

 
[02/14 12:49:43     73s]  ---------------------------------------------------------------------------------------------------------------------------------- 
[02/14 12:49:43     73s] | Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
[02/14 12:49:43     73s] |                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
[02/14 12:49:43     73s] |-----------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
[02/14 12:49:43     73s] | initial_summary |    -0.098 |   -0.098 |           |       -1 |        0.21 |      |       | 0:00:03  |        2897 |    0 |   0 |
[02/14 12:49:43     73s] | hold_fixing     |    -0.096 |   -0.096 |        -1 |       -1 |        0.22 |      |       | 0:00:01  |        2925 |      |     |
[02/14 12:49:43     73s] | global_route    |           |          |           |          |             |      |       | 0:00:00  |        2925 |      |     |
[02/14 12:49:43     73s] | final_summary   |    -0.095 |   -0.095 |           |       -1 |        0.22 | 0.00 |  0.00 | 0:00:04  |        2916 |    0 |   0 |
[02/14 12:49:43     73s]  ---------------------------------------------------------------------------------------------------------------------------------- 
Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2945.0M, current mem=2915.9M)

[02/14 12:49:43     73s] End: Collecting metrics
[02/14 12:49:43     73s] **opt_design ... cpu = 0:00:08, real = 0:00:11, mem = 2915.9M, totSessionCpu=0:01:14 **
[02/14 12:49:43     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:49:43     73s] *** Finished opt_design ***
[02/14 12:49:43     74s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:43     74s] UM:*                                                                   final
[02/14 12:49:43     74s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:43     74s] UM:*                                                                   opt_design_postcts_hold
[02/14 12:49:43     74s] Info: Summary of CRR changes:
[02/14 12:49:43     74s]       - Timing transform commits:       0
[02/14 12:49:43     74s] 
[02/14 12:49:43     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:49:43     74s] Summary for sequential cells identification: 
[02/14 12:49:43     74s]   Identified SBFF number: 16
[02/14 12:49:43     74s]   Identified MBFF number: 0
[02/14 12:49:43     74s]   Identified SB Latch number: 2
[02/14 12:49:43     74s]   Identified MB Latch number: 0
[02/14 12:49:43     74s]   Not identified SBFF number: 0
[02/14 12:49:43     74s]   Not identified MBFF number: 0
[02/14 12:49:43     74s]   Not identified SB Latch number: 0
[02/14 12:49:43     74s]   Not identified MB Latch number: 0
[02/14 12:49:43     74s]   Number of sequential cells which are not FFs: 1
[02/14 12:49:43     74s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:43     74s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:43     74s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:43     74s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:49:43     74s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:49:43     74s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:49:43     74s] TLC MultiMap info (StdDelay):
[02/14 12:49:43     74s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:49:43     74s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:49:43     74s]  Setting StdDelay to: 37.6ps
[02/14 12:49:43     74s] 
[02/14 12:49:43     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:49:43     74s] Info: Destroy the CCOpt slew target map.
[02/14 12:49:43     74s] 
[02/14 12:49:43     74s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:49:43     74s] Severity  ID               Count  Summary                                  
[02/14 12:49:43     74s] WARNING   IMPPTN-1250          2  Pin placement has been enabled on metal ...
[02/14 12:49:43     74s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:49:43     74s] *** Message Summary: 3 warning(s), 0 error(s)
[02/14 12:49:43     74s] 
[02/14 12:49:43     74s] clean pInstBBox. size 0
[02/14 12:49:43     74s] Cell counter_16bit LLGs are deleted
[02/14 12:49:43     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:43     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:49:43     74s] Info: pop threads available for lower-level modules during optimization.
[02/14 12:49:43     74s] *** opt_design #1 [finish] () : cpu/real = 0:00:08.2/0:00:10.8 (0.8), totSession cpu/real = 0:01:14.2/0:01:19.1 (0.9), mem = 2916.6M
[02/14 12:49:43     74s] 
[02/14 12:49:43     74s] =============================================================================================
[02/14 12:49:43     74s]  Final TAT Report : opt_design #1                                               25.11-s102_1
[02/14 12:49:43     74s] =============================================================================================
[02/14 12:49:43     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:49:43     74s] ---------------------------------------------------------------------------------------------
[02/14 12:49:43     74s] [ InitOpt                ]      1   0:00:01.5  (  14.0 % )     0:00:01.6 /  0:00:01.5    1.0
[02/14 12:49:43     74s] [ HoldOpt                ]      1   0:00:01.0  (   8.9 % )     0:00:01.4 /  0:00:01.4    1.0
[02/14 12:49:43     74s] [ AreaOpt                ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:43     74s] [ ViewPruning            ]     10   0:00:00.5  (   4.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:49:43     74s] [ BuildHoldData          ]      1   0:00:00.8  (   7.7 % )     0:00:02.4 /  0:00:02.2    0.9
[02/14 12:49:43     74s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.8 % )     0:00:02.2 /  0:00:01.1    0.5
[02/14 12:49:43     74s] [ MetricReport           ]      4   0:00:02.0  (  18.4 % )     0:00:02.0 /  0:00:00.9    0.4
[02/14 12:49:43     74s] [ DrvReport              ]      2   0:00:01.1  (  10.3 % )     0:00:01.1 /  0:00:00.1    0.1
[02/14 12:49:43     74s] [ SlackTraversorInit     ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:49:43     74s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:43     74s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:49:43     74s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:43     74s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:43     74s] [ RefinePlace            ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:49:43     74s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:49:43     74s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.3    0.6
[02/14 12:49:43     74s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    1.0
[02/14 12:49:43     74s] [ UpdateTimingGraph      ]      8   0:00:01.0  (   9.3 % )     0:00:02.0 /  0:00:01.8    0.9
[02/14 12:49:43     74s] [ FullDelayCalc          ]      4   0:00:00.6  (   5.8 % )     0:00:00.6 /  0:00:00.5    0.8
[02/14 12:49:43     74s] [ TimingUpdate           ]     36   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.1    0.8
[02/14 12:49:43     74s] [ TimingReport           ]      4   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:43     74s] [ GenerateReports        ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:49:43     74s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:49:43     74s] [ MISC                   ]          0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.6    1.0
[02/14 12:49:43     74s] ---------------------------------------------------------------------------------------------
[02/14 12:49:43     74s]  opt_design #1 TOTAL                0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:08.2    0.8
[02/14 12:49:43     74s] ---------------------------------------------------------------------------------------------
[02/14 12:49:43     74s] 
[02/14 12:49:43     74s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:49:43     74s] 
[02/14 12:49:43     74s] TimeStamp Deleting Cell Server End ...
[02/14 12:49:43     74s] #@ End verbose flow_step implementation.postcts.run_opt_postcts_hold
[02/14 12:49:45     75s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:45     75s] UM:          15.31             17         -0.895 ns         -0.095 ns  run_opt_postcts_hold
[02/14 12:49:51     81s] #@ Begin verbose flow_step implementation.postcts.block_finish
[02/14 12:49:51     81s] @flow 2: apply {{} {
[02/14 12:49:51     81s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[02/14 12:49:51     81s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[02/14 12:49:51     81s]     #- Set DB for handoff to Innovus
[02/14 12:49:51     81s]     if {[is_flow -inside flow:syn_opt]} {
[02/14 12:49:51     81s]       set_db flow_write_db_common true
[02/14 12:49:51     81s]     }
[02/14 12:49:51     81s]   
[02/14 12:49:51     81s]     #- Set value for SPEF output file generation
[02/14 12:49:51     81s]     if {[get_db flow_branch] ne ""} {
[02/14 12:49:51     81s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[02/14 12:49:51     81s]     } else {
[02/14 12:49:51     81s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[02/14 12:49:51     81s]     }
[02/14 12:49:51     81s]     set_db flow_spef_directory $out_dir
[02/14 12:49:51     81s]   
[02/14 12:49:51     81s]     #- Store non-default root attributes to metrics
[02/14 12:49:51     81s]     catch {report_obj -tcl} flow_root_config
[02/14 12:49:51     81s]     if {[dict exists $flow_root_config root:/]} {
[02/14 12:49:51     81s]       set flow_root_config [dict get $flow_root_config root:/]
[02/14 12:49:51     81s]     } elseif {[dict exists $flow_root_config root:]} {
[02/14 12:49:51     81s]       set flow_root_config [dict get $flow_root_config root:]
[02/14 12:49:51     81s]     } else {
[02/14 12:49:51     81s]     }
[02/14 12:49:51     81s]     foreach key [dict keys $flow_root_config] {
[02/14 12:49:51     81s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[02/14 12:49:51     81s]         dict set flow_root_config $key "\[long value truncated\]"
[02/14 12:49:51     81s]       }
[02/14 12:49:51     81s]     }
[02/14 12:49:51     81s]     set_metric -name flow.root_config -value $flow_root_config
[02/14 12:49:51     81s]   }}
[02/14 12:49:51     81s] #@ End verbose flow_step implementation.postcts.block_finish
[02/14 12:49:52     83s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:52     83s] UM:           7.39              7                                      block_finish
[02/14 12:49:53     83s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:49:53     83s] #% Begin save design ... (date=02/14 12:49:53, mem=2947.9M)
[02/14 12:49:53     83s] % Begin Save ccopt configuration ... (date=02/14 12:49:53, mem=2947.9M)
[02/14 12:49:53     83s] % End Save ccopt configuration ... (date=02/14 12:49:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2948.5M, current mem=2948.5M)
[02/14 12:49:53     83s] % Begin Save netlist data ... (date=02/14 12:49:53, mem=2948.5M)
[02/14 12:49:53     83s] Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.v.bin in single-threaded mode...
[02/14 12:49:53     83s] % End Save netlist data ... (date=02/14 12:49:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2948.5M, current mem=2948.5M)
[02/14 12:49:53     83s] Saving symbol-table file ...
[02/14 12:49:53     83s] Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:49:53     83s] % Begin Save AAE data ... (date=02/14 12:49:53, mem=2949.1M)
[02/14 12:49:53     83s] Saving AAE Data ...
[02/14 12:49:53     83s] % End Save AAE data ... (date=02/14 12:49:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=3009.6M, current mem=2951.7M)
[02/14 12:49:53     83s] Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3.dat/scheduling_file.cts
[02/14 12:49:53     83s] Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/gui.pref.tcl ...
[02/14 12:49:54     84s] Saving mode setting ...
[02/14 12:49:54     84s] Saving root attributes to be loaded post write_db ...
[02/14 12:49:54     84s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/14 12:49:54     84s] Saving global file ...
[02/14 12:49:54     84s] Saving root attributes to be loaded previous write_db ...
[02/14 12:49:55     85s] % Begin Save floorplan data ... (date=02/14 12:49:55, mem=2949.3M)
[02/14 12:49:55     85s] Saving floorplan file ...
[02/14 12:49:55     85s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:49:55     85s] % End Save floorplan data ... (date=02/14 12:49:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2950.1M, current mem=2950.1M)
[02/14 12:49:55     85s] Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:55 2026)
[02/14 12:49:56     85s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2950.1M) ***
[02/14 12:49:56     85s] *info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.bbox.lef
[02/14 12:49:56     85s] Saving Drc markers ...
[02/14 12:49:56     85s] ... No Drc file written since there is no markers found.
[02/14 12:49:56     85s] % Begin Save placement data ... (date=02/14 12:49:56, mem=2950.1M)
[02/14 12:49:56     85s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/14 12:49:56     85s] Save Adaptive View Pruning View Names to Binary file
[02/14 12:49:56     85s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2950.1M) ***
[02/14 12:49:56     85s] % End Save placement data ... (date=02/14 12:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2950.5M, current mem=2950.5M)
[02/14 12:49:56     85s] % Begin Save routing data ... (date=02/14 12:49:56, mem=2950.5M)
[02/14 12:49:56     85s] Saving route file ...
[02/14 12:49:56     85s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2951.8M) ***
[02/14 12:49:56     85s] % End Save routing data ... (date=02/14 12:49:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=2950.8M, current mem=2950.8M)
[02/14 12:49:56     85s] Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.prop
[02/14 12:49:56     85s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2954.0M) ***
[02/14 12:49:56     85s] #Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.apa ...
[02/14 12:49:56     85s] Saving rc congestion map /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.congmap.gz ...
[02/14 12:49:56     85s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.techData.gz' ...
[02/14 12:49:56     85s] Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/extraction/' ...
[02/14 12:49:56     85s] eee: Checksum of RC Grid density data=60
[02/14 12:49:57     86s] % Begin Save power constraints data ... (date=02/14 12:49:56, mem=2954.0M)
[02/14 12:49:57     86s] % End Save power constraints data ... (date=02/14 12:49:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.0M, current mem=2954.0M)
[02/14 12:49:57     86s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:49:57     86s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:49:57     86s] Generated self-contained design postcts.enc_3
[02/14 12:49:57     86s] #% End save design ... (date=02/14 12:49:57, total cpu=0:00:03.3, real=0:00:04.0, peak res=3009.6M, current mem=2954.9M)
[02/14 12:49:57     86s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:49:57     86s] 
[02/14 12:49:57     86s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:49:57     86s] Severity  ID               Count  Summary                                  
[02/14 12:49:57     86s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:49:57     86s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:49:57     86s] *** Message Summary: 3 warning(s), 0 error(s)
[02/14 12:49:57     86s] 
[02/14 12:49:58     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:49:58     87s] UM:*                                                                   write_db
[02/14 12:50:04     92s] #@ Begin verbose flow_step implementation.postcts.write_output_screenshot
[02/14 12:50:04     92s] @flow 2: set inputstring [get_db flow_starting_db]
[02/14 12:50:04     92s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[02/14 12:50:04     92s] @flow 4: set filename [file tail $stepname]
[02/14 12:50:04     93s] @flow 5: set rootname [file rootname $filename]
[02/14 12:50:04     93s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[02/14 12:50:04     93s] @flow 7: # Define the directory name
[02/14 12:50:04     93s] @flow 8: set dirName "output/screenshots"
[02/14 12:50:04     93s] @flow 10: # Check if the directory exists
[02/14 12:50:04     93s] @flow 11: if {![file exists $dirName]} {...
[02/14 12:50:04     93s] @flow 15: } else {
[02/14 12:50:04     93s] @flow 16: puts "Directory '$dirName' already exists."
[02/14 12:50:04     93s] Directory 'output/screenshots' already exists.
[02/14 12:50:04     93s] @flow 17: }
[02/14 12:50:04     93s] @@flow 18: write_to_gif $outfile
[02/14 12:50:04     93s] #@ End verbose flow_step implementation.postcts.write_output_screenshot
[02/14 12:50:06     94s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:50:06     94s] UM:           7.12              7                                      write_output_screenshot
[02/14 12:50:12    100s] #@ Begin verbose flow_step implementation.postcts.schedule_postcts_report_postcts
[02/14 12:50:12    100s] @@flow 2: schedule_flow -flow report_postcts -include_in_metrics
[02/14 12:50:12    100s] #@ End verbose flow_step implementation.postcts.schedule_postcts_report_postcts
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s] Program version = 25.11-s102_1
[02/14 12:50:18    107s] Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:50:18    107s] Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
[02/14 12:50:18    107s] Starting time = Feb 14, 2026 12:49:09
[02/14 12:50:18    107s] Ending time = Feb 14, 2026 12:50:18
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s] Run Flow Summary
[02/14 12:50:18    107s] ---------------------
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s] Steps run:  implementation.postcts.block_start implementation.postcts.init_innovus.init_innovus_yaml implementation.postcts.init_innovus.init_innovus_user implementation.postcts.run_opt_postcts_hold implementation.postcts.block_finish implementation.postcts.write_output_screenshot implementation.postcts.schedule_postcts_report_postcts
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s] Step status:
[02/14 12:50:18    107s]      implementation.postcts.block_start                             success
[02/14 12:50:18    107s]      implementation.postcts.init_innovus.init_innovus_yaml          success
[02/14 12:50:18    107s]      implementation.postcts.init_innovus.init_innovus_user          success
[02/14 12:50:18    107s]      implementation.postcts.run_opt_postcts_hold                    success
[02/14 12:50:18    107s]      implementation.postcts.block_finish                            success
[02/14 12:50:18    107s]      implementation.postcts.write_output_screenshot                 success
[02/14 12:50:18    107s]      implementation.postcts.schedule_postcts_report_postcts         success
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:50:18    107s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[02/14 12:50:18    107s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[02/14 12:50:18    107s] | syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
[02/14 12:50:18    107s] | syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
[02/14 12:50:18    107s] | syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
[02/14 12:50:18    107s] | floorplan   | 0:02:25          | 0:02:31           |                       |                       |
[02/14 12:50:18    107s] | prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
[02/14 12:50:18    107s] | cts         | 0:02:39          | 0:03:23           |                    -1 |                -0.098 |
[02/14 12:50:18    107s] | postcts     | 0:01:29          | 0:01:33           |                    -1 |                -0.095 |
[02/14 12:50:18    107s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:50:18    107s] Severity  ID               Count  Summary                                  
[02/14 12:50:18    107s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:50:18    107s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:50:18    107s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:50:18    107s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:50:18    107s] WARNING   IMPPTN-1250          2  Pin placement has been enabled on metal ...
[02/14 12:50:18    107s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[02/14 12:50:18    107s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:50:18    107s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:50:18    107s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:50:18    107s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:50:18    107s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:50:18    107s] *** Message Summary: 154 warning(s), 0 error(s)
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s] 
[02/14 12:50:18    107s] *** Memory Usage v#1 (Current mem = 3157.359M, initial mem = 944.902M) ***
[02/14 12:50:18    107s] --- Ending "Innovus" (totcpu=0:01:47, real=0:01:55, mem=3157.4M) ---
