# MIPS-ARC
Multi-processor without interlocked pipeline stages
