

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s'
================================================================
* Date:           Mon Jul 31 18:28:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.768 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      148|  20.000 ns|  1.480 us|    2|  148|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.50ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer" [./nnet_utils/nnet_conv_stream.h:286]   --->   Operation 6 'call' 'call_ln286' <Predicate = true> <Delay = 1.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer3_out, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.14ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_2_load, i32 2" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.14ns)   --->   "%icmp_ln289_7 = icmp_eq  i32 %sY_2_load, i32 2" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'icmp' 'icmp_ln289_7' <Predicate = (icmp_ln289)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_2_load, i32 1, i32 31" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'partselect' 'tmp_260' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.14ns)   --->   "%icmp_ln289_8 = icmp_sgt  i31 %tmp_260, i31 0" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'icmp' 'icmp_ln289_8' <Predicate = (icmp_ln289)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_2_load, i32 1, i32 31" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'partselect' 'tmp_261' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%icmp_ln289_9 = icmp_sgt  i31 %tmp_261, i31 0" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'icmp' 'icmp_ln289_9' <Predicate = (icmp_ln289)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_3)   --->   "%and_ln289 = and i1 %icmp_ln289_8, i1 %icmp_ln289_9" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln289_3 = and i1 %and_ln289, i1 %icmp_ln289_7" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'and' 'and_ln289_3' <Predicate = (icmp_ln289)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_3, void %if.end, void %if.then" [./nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%tmp = call i512 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>, i4 %outidx, i25 %w3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 22 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.76>
ST_3 : Operation 23 [1/2] (6.76ns)   --->   "%tmp = call i512 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>, i4 %outidx, i25 %w3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 23 'call' 'tmp' <Predicate = true> <Delay = 6.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%res_out = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 24 'extractvalue' 'res_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_out_152 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 25 'extractvalue' 'res_out_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%res_out_153 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 26 'extractvalue' 'res_out_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%res_out_154 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 27 'extractvalue' 'res_out_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 28 'extractvalue' 'res_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 29 'extractvalue' 'res_out_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 30 'extractvalue' 'res_out_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%res_out_7 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 31 'extractvalue' 'res_out_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%res_out_8 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 32 'extractvalue' 'res_out_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%res_out_9 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 33 'extractvalue' 'res_out_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%res_out_130 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 34 'extractvalue' 'res_out_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%res_out_131 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 35 'extractvalue' 'res_out_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%res_out_132 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 36 'extractvalue' 'res_out_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%res_out_133 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 37 'extractvalue' 'res_out_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%res_out_134 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 38 'extractvalue' 'res_out_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%res_out_135 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 39 'extractvalue' 'res_out_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%res_out_136 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 40 'extractvalue' 'res_out_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%res_out_137 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 41 'extractvalue' 'res_out_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%res_out_138 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 42 'extractvalue' 'res_out_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%res_out_139 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 43 'extractvalue' 'res_out_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%res_out_140 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 44 'extractvalue' 'res_out_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%res_out_141 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 45 'extractvalue' 'res_out_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_142 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 46 'extractvalue' 'res_out_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_143 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 47 'extractvalue' 'res_out_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_144 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 48 'extractvalue' 'res_out_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%res_out_145 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 49 'extractvalue' 'res_out_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%res_out_146 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 50 'extractvalue' 'res_out_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%res_out_147 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 51 'extractvalue' 'res_out_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%res_out_148 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 52 'extractvalue' 'res_out_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%res_out_149 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 53 'extractvalue' 'res_out_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%res_out_150 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 54 'extractvalue' 'res_out_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%res_out_151 = extractvalue i512 %tmp" [./nnet_utils/nnet_conv_stream.h:297]   --->   Operation 55 'extractvalue' 'res_out_151' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_out_151, i16 %res_out_150, i16 %res_out_149, i16 %res_out_148, i16 %res_out_147, i16 %res_out_146, i16 %res_out_145, i16 %res_out_144, i16 %res_out_143, i16 %res_out_142, i16 %res_out_141, i16 %res_out_140, i16 %res_out_139, i16 %res_out_138, i16 %res_out_137, i16 %res_out_136, i16 %res_out_135, i16 %res_out_134, i16 %res_out_133, i16 %res_out_132, i16 %res_out_131, i16 %res_out_130, i16 %res_out_9, i16 %res_out_8, i16 %res_out_7, i16 %res_out_6, i16 %res_out_5, i16 %res_out_4, i16 %res_out_154, i16 %res_out_153, i16 %res_out_152, i16 %res_out" [./nnet_utils/nnet_conv_stream.h:309]   --->   Operation 56 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_3)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.72ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer3_out, i512 %p_0" [./nnet_utils/nnet_conv_stream.h:309]   --->   Operation 57 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_3)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64260> <FIFO>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [./nnet_utils/nnet_conv_stream.h:310]   --->   Operation 58 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_3)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.14ns)   --->   "%add_ln313 = add i32 %pX_2_load, i32 1" [./nnet_utils/nnet_conv_stream.h:313]   --->   Operation 59 'add' 'add_ln313' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.14ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 128" [./nnet_utils/nnet_conv_stream.h:313]   --->   Operation 60 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else28, void %if.then17" [./nnet_utils/nnet_conv_stream.h:313]   --->   Operation 61 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_2" [./nnet_utils/nnet_conv_stream.h:326]   --->   Operation 62 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.46>
ST_4 : Operation 63 [1/1] (1.14ns)   --->   "%add_ln328 = add i32 %sX_2_load, i32 1" [./nnet_utils/nnet_conv_stream.h:328]   --->   Operation 63 'add' 'add_ln328' <Predicate = (!icmp_ln289 & !icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.28ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [./nnet_utils/nnet_conv_stream.h:328]   --->   Operation 64 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_2" [./nnet_utils/nnet_conv_stream.h:328]   --->   Operation 65 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.46>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end39"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln315 = store i32 0, i32 %pX_2" [./nnet_utils/nnet_conv_stream.h:315]   --->   Operation 67 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.46>
ST_4 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln316 = store i32 0, i32 %sX_2" [./nnet_utils/nnet_conv_stream.h:316]   --->   Operation 68 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.46>
ST_4 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln317 = add i32 %pY_2_load, i32 1" [./nnet_utils/nnet_conv_stream.h:317]   --->   Operation 69 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.14ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 512" [./nnet_utils/nnet_conv_stream.h:317]   --->   Operation 70 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then20" [./nnet_utils/nnet_conv_stream.h:317]   --->   Operation 71 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_2" [./nnet_utils/nnet_conv_stream.h:321]   --->   Operation 72 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.46>
ST_4 : Operation 73 [1/1] (1.14ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_2_load, i32 2" [./nnet_utils/nnet_conv_stream.h:323]   --->   Operation 73 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.14ns)   --->   "%add_ln323 = add i32 %sY_2_load, i32 1" [./nnet_utils/nnet_conv_stream.h:323]   --->   Operation 74 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.28ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [./nnet_utils/nnet_conv_stream.h:323]   --->   Operation 75 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.46ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.46>
ST_4 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln318 = store i32 0, i32 %pY_2" [./nnet_utils/nnet_conv_stream.h:318]   --->   Operation 77 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.46>
ST_4 : Operation 78 [1/1] (0.46ns)   --->   "%br_ln320 = br void %if.end27" [./nnet_utils/nnet_conv_stream.h:320]   --->   Operation 78 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.46>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then20" [./nnet_utils/nnet_conv_stream.h:323]   --->   Operation 79 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY_2" [./nnet_utils/nnet_conv_stream.h:319]   --->   Operation 80 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end39" [./nnet_utils/nnet_conv_stream.h:325]   --->   Operation 81 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [./nnet_utils/nnet_conv_stream.h:330]   --->   Operation 82 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.506ns
The critical path consists of the following:
	wire read operation ('in_elem_0_0_0_0_0_val_read') on port 'in_elem_0_0_0_0_0_val' [21]  (0.000 ns)
	'call' operation ('call_ln286', ./nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>' [22]  (1.506 ns)

 <State 2>: 1.438ns
The critical path consists of the following:
	'load' operation ('sY_2_load', ./nnet_utils/nnet_conv_stream.h:289) on static variable 'sY_2' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln289_7', ./nnet_utils/nnet_conv_stream.h:289) [30]  (1.142 ns)
	'and' operation ('and_ln289_3', ./nnet_utils/nnet_conv_stream.h:289) [36]  (0.148 ns)
	blocking operation 0.148 ns on control path)

 <State 3>: 6.768ns
The critical path consists of the following:
	'call' operation ('tmp', ./nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>' [39]  (6.768 ns)

 <State 4>: 2.892ns
The critical path consists of the following:
	'add' operation ('add_ln313', ./nnet_utils/nnet_conv_stream.h:313) [76]  (1.142 ns)
	'icmp' operation ('icmp_ln313', ./nnet_utils/nnet_conv_stream.h:313) [77]  (1.142 ns)
	blocking operation 0.608 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
