#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1093d70 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
P_0xd73190 .param/l "N" 0 2 4, +C4<00000000000000000000000000010000>;
v0x1368b00_0 .net "R0", 3 0, L_0x1439350;  1 drivers
v0x1368bc0_0 .net "R1", 3 0, L_0x1434900;  1 drivers
v0x1368c80_0 .net "R2", 3 0, L_0x142feb0;  1 drivers
v0x1368d20_0 .net "R3", 3 0, L_0x142b840;  1 drivers
v0x1368de0_0 .net "alu_eq", 0 0, L_0x144b0e0;  1 drivers
v0x1368e80_0 .net "alu_ovf", 0 0, L_0x1448fa0;  1 drivers
v0x1368f20_0 .net "clk", 0 0, L_0x1385610;  1 drivers
v0x1368fc0_0 .var/i "i", 31 0;
v0x13690a0_0 .var "osc_en", 0 0;
v0x1369140_0 .var "set_pc", 0 0;
S_0x11581f0 .scope module, "my_datapath" "datapath" 2 16, 3 2 0, S_0x1093d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "set_pc";
    .port_info 2 /OUTPUT 4 "R3";
    .port_info 3 /OUTPUT 4 "R2";
    .port_info 4 /OUTPUT 4 "R1";
    .port_info 5 /OUTPUT 4 "R0";
    .port_info 6 /OUTPUT 1 "alu_eq";
    .port_info 7 /OUTPUT 1 "alu_ovf";
v0x133e110_0 .net "ALU_RES", 3 0, L_0x144af00;  1 drivers
v0x133e1f0_0 .net "DATA_IN", 3 0, L_0x141c7b0;  1 drivers
v0x133e2b0_0 .net "IMM", 3 0, L_0x14192a0;  1 drivers
v0x133e350_0 .net "OUT_A", 3 0, L_0x143ebd0;  1 drivers
v0x133e410_0 .net "OUT_B", 3 0, L_0x1444a30;  1 drivers
v0x133e560_0 .net "PC_CURR", 3 0, L_0x1391080;  1 drivers
v0x133e620_0 .net "R0", 3 0, L_0x1439350;  alias, 1 drivers
v0x133e6e0_0 .net "R1", 3 0, L_0x1434900;  alias, 1 drivers
v0x133e7a0_0 .net "R2", 3 0, L_0x142feb0;  alias, 1 drivers
v0x133e8f0_0 .net "R3", 3 0, L_0x142b840;  alias, 1 drivers
v0x133e9b0_0 .net "RES_INS", 15 0, L_0x1405d30;  1 drivers
v0x133eb00_0 .net "SEL_A", 1 0, L_0x1418130;  1 drivers
v0x133ebc0_0 .net "SEL_B", 1 0, L_0x1418700;  1 drivers
v0x133ec80_0 .net "SEL_W", 1 0, L_0x1418cc0;  1 drivers
v0x133ed40_0 .net "alu_eq", 0 0, L_0x144b0e0;  alias, 1 drivers
v0x133ee30_0 .net "alu_op", 0 0, L_0x1417c90;  1 drivers
v0x133eed0_0 .net "alu_ovf", 0 0, L_0x1448fa0;  alias, 1 drivers
v0x133f0d0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x133f170_0 .net "sel_data", 0 0, L_0x13f28b0;  1 drivers
v0x133f210_0 .net "set_pc", 0 0, v0x1369140_0;  1 drivers
v0x133f2b0_0 .net "write_en", 0 0, L_0x1417ae0;  1 drivers
S_0x1159f30 .scope module, "alu_0" "alu" 3 42, 4 4 0, S_0x11581f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
    .port_info 4 /OUTPUT 1 "eq";
    .port_info 5 /OUTPUT 1 "ovf";
L_0x144b0e0/d .functor AND 1, L_0x144b1f0, L_0x144b330, L_0x1446880, L_0x144b520;
L_0x144b0e0 .delay 1 (3,3,3) L_0x144b0e0/d;
v0x11d4030_0 .net "A", 3 0, L_0x143ebd0;  alias, 1 drivers
v0x11d4110_0 .net "B", 3 0, L_0x1444a30;  alias, 1 drivers
v0x11d41b0_0 .net "RES", 3 0, L_0x144af00;  alias, 1 drivers
v0x11d4280_0 .net "W0", 3 0, L_0x1448dc0;  1 drivers
v0x11d4370_0 .net "W1", 3 0, L_0x1445df0;  1 drivers
v0x11d4460_0 .net "W2", 3 0, L_0x1446390;  1 drivers
v0x11d4520_0 .net *"_ivl_0", 0 0, L_0x1420110;  1 drivers
v0x11d4600_0 .net *"_ivl_12", 0 0, L_0x1445450;  1 drivers
v0x11d46e0_0 .net *"_ivl_16", 0 0, L_0x1445790;  1 drivers
v0x11d4850_0 .net *"_ivl_20", 0 0, L_0x1445ae0;  1 drivers
v0x11d4930_0 .net *"_ivl_24", 0 0, L_0x1445fd0;  1 drivers
v0x11d4a10_0 .net *"_ivl_29", 0 0, L_0x1445d80;  1 drivers
v0x11d4af0_0 .net *"_ivl_35", 0 0, L_0x144b1f0;  1 drivers
v0x11d4bd0_0 .net *"_ivl_37", 0 0, L_0x144b330;  1 drivers
v0x11d4cb0_0 .net *"_ivl_39", 0 0, L_0x1446880;  1 drivers
v0x11d4d90_0 .net *"_ivl_4", 0 0, L_0x1444e30;  1 drivers
v0x11d4e70_0 .net *"_ivl_41", 0 0, L_0x144b520;  1 drivers
v0x11d4f50_0 .net *"_ivl_8", 0 0, L_0x1445120;  1 drivers
v0x11d5030_0 .net "eq", 0 0, L_0x144b0e0;  alias, 1 drivers
v0x11d50f0_0 .net "ovf", 0 0, L_0x1448fa0;  alias, 1 drivers
v0x11d5190_0 .net "sel", 0 0, L_0x1417c90;  alias, 1 drivers
L_0x1444ca0 .part L_0x143ebd0, 3, 1;
L_0x1444d40 .part L_0x1444a30, 3, 1;
L_0x1444f40 .part L_0x143ebd0, 3, 1;
L_0x1445030 .part L_0x1444a30, 3, 1;
L_0x1445230 .part L_0x143ebd0, 2, 1;
L_0x1445320 .part L_0x1444a30, 2, 1;
L_0x1445560 .part L_0x143ebd0, 2, 1;
L_0x1445650 .part L_0x1444a30, 2, 1;
L_0x14458a0 .part L_0x143ebd0, 1, 1;
L_0x1445990 .part L_0x1444a30, 1, 1;
L_0x1445ba0 .part L_0x143ebd0, 1, 1;
L_0x1445c90 .part L_0x1444a30, 1, 1;
L_0x1445df0 .concat8 [ 1 1 1 1], L_0x1445fd0, L_0x1445790, L_0x1445120, L_0x1420110;
L_0x1446130 .part L_0x143ebd0, 0, 1;
L_0x14462a0 .part L_0x1444a30, 0, 1;
L_0x1446390 .concat8 [ 1 1 1 1], L_0x1445d80, L_0x1445ae0, L_0x1445450, L_0x1444e30;
L_0x14466a0 .part L_0x143ebd0, 0, 1;
L_0x1446790 .part L_0x1444a30, 0, 1;
L_0x144b1f0 .part L_0x1446390, 3, 1;
L_0x144b330 .part L_0x1446390, 2, 1;
L_0x1446880 .part L_0x1446390, 1, 1;
L_0x144b520 .part L_0x1446390, 0, 1;
S_0x1159c80 .scope generate, "genblk1[0]" "genblk1[0]" 4 18, 4 18 0, S_0x1159f30;
 .timescale -9 -9;
P_0x1092670 .param/l "i" 0 4 18, +C4<00>;
L_0x1445fd0/d .functor NAND 1, L_0x1446130, L_0x14462a0, C4<1>, C4<1>;
L_0x1445fd0 .delay 1 (2,2,2) L_0x1445fd0/d;
L_0x1445d80/d .functor XNOR 1, L_0x14466a0, L_0x1446790, C4<0>, C4<0>;
L_0x1445d80 .delay 1 (5,5,5) L_0x1445d80/d;
v0xd81ff0_0 .net *"_ivl_0", 0 0, L_0x1446130;  1 drivers
v0x11cd2a0_0 .net *"_ivl_1", 0 0, L_0x14462a0;  1 drivers
v0x11cd380_0 .net *"_ivl_2", 0 0, L_0x14466a0;  1 drivers
v0x11cd440_0 .net *"_ivl_3", 0 0, L_0x1446790;  1 drivers
S_0x11cd520 .scope generate, "genblk1[1]" "genblk1[1]" 4 18, 4 18 0, S_0x1159f30;
 .timescale -9 -9;
P_0x11cd740 .param/l "i" 0 4 18, +C4<01>;
L_0x1445790/d .functor NAND 1, L_0x14458a0, L_0x1445990, C4<1>, C4<1>;
L_0x1445790 .delay 1 (2,2,2) L_0x1445790/d;
L_0x1445ae0/d .functor XNOR 1, L_0x1445ba0, L_0x1445c90, C4<0>, C4<0>;
L_0x1445ae0 .delay 1 (5,5,5) L_0x1445ae0/d;
v0x11cd800_0 .net *"_ivl_0", 0 0, L_0x14458a0;  1 drivers
v0x11cd8e0_0 .net *"_ivl_1", 0 0, L_0x1445990;  1 drivers
v0x11cd9c0_0 .net *"_ivl_2", 0 0, L_0x1445ba0;  1 drivers
v0x11cda80_0 .net *"_ivl_3", 0 0, L_0x1445c90;  1 drivers
S_0x11cdb60 .scope generate, "genblk1[2]" "genblk1[2]" 4 18, 4 18 0, S_0x1159f30;
 .timescale -9 -9;
P_0x11cdd60 .param/l "i" 0 4 18, +C4<010>;
L_0x1445120/d .functor NAND 1, L_0x1445230, L_0x1445320, C4<1>, C4<1>;
L_0x1445120 .delay 1 (2,2,2) L_0x1445120/d;
L_0x1445450/d .functor XNOR 1, L_0x1445560, L_0x1445650, C4<0>, C4<0>;
L_0x1445450 .delay 1 (5,5,5) L_0x1445450/d;
v0x11cde20_0 .net *"_ivl_0", 0 0, L_0x1445230;  1 drivers
v0x11cdf00_0 .net *"_ivl_1", 0 0, L_0x1445320;  1 drivers
v0x11cdfe0_0 .net *"_ivl_2", 0 0, L_0x1445560;  1 drivers
v0x11ce0a0_0 .net *"_ivl_3", 0 0, L_0x1445650;  1 drivers
S_0x11ce180 .scope generate, "genblk1[3]" "genblk1[3]" 4 18, 4 18 0, S_0x1159f30;
 .timescale -9 -9;
P_0x11ce380 .param/l "i" 0 4 18, +C4<011>;
L_0x1420110/d .functor NAND 1, L_0x1444ca0, L_0x1444d40, C4<1>, C4<1>;
L_0x1420110 .delay 1 (2,2,2) L_0x1420110/d;
L_0x1444e30/d .functor XNOR 1, L_0x1444f40, L_0x1445030, C4<0>, C4<0>;
L_0x1444e30 .delay 1 (5,5,5) L_0x1444e30/d;
v0x11ce460_0 .net *"_ivl_0", 0 0, L_0x1444ca0;  1 drivers
v0x11ce540_0 .net *"_ivl_1", 0 0, L_0x1444d40;  1 drivers
v0x11ce620_0 .net *"_ivl_2", 0 0, L_0x1444f40;  1 drivers
v0x11ce710_0 .net *"_ivl_3", 0 0, L_0x1445030;  1 drivers
S_0x11ce7f0 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 4 23, 5 2 0, S_0x1159f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x11d0ca0_0 .net "A", 3 0, L_0x1448dc0;  alias, 1 drivers
v0x11d0da0_0 .net "B", 3 0, L_0x1445df0;  alias, 1 drivers
v0x11d0e80_0 .net "RES", 3 0, L_0x144af00;  alias, 1 drivers
v0x11d0f40_0 .net "sel", 0 0, L_0x1417c90;  alias, 1 drivers
L_0x144a6b0 .part L_0x1448dc0, 0, 1;
L_0x144a830 .part L_0x1448dc0, 1, 1;
L_0x144a8d0 .part L_0x1448dc0, 2, 1;
L_0x144a9c0 .part L_0x1448dc0, 3, 1;
L_0x144aab0 .part L_0x1445df0, 0, 1;
L_0x144aba0 .part L_0x1445df0, 1, 1;
L_0x144ad20 .part L_0x1445df0, 2, 1;
L_0x144adc0 .part L_0x1445df0, 3, 1;
L_0x144af00 .concat [ 1 1 1 1], L_0x1449470, L_0x14499a0, L_0x1449ed0, L_0x13922f0;
S_0x11cea20 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x11ce7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14490f0/d .functor NOT 1, L_0x1417c90, C4<0>, C4<0>, C4<0>;
L_0x14490f0 .delay 1 (1,1,1) L_0x14490f0/d;
L_0x1449200/d .functor AND 1, L_0x144a6b0, L_0x14490f0, C4<1>, C4<1>;
L_0x1449200 .delay 1 (3,3,3) L_0x1449200/d;
L_0x1449360/d .functor AND 1, L_0x144aab0, L_0x1417c90, C4<1>, C4<1>;
L_0x1449360 .delay 1 (3,3,3) L_0x1449360/d;
L_0x1449470/d .functor OR 1, L_0x1449200, L_0x1449360, C4<0>, C4<0>;
L_0x1449470 .delay 1 (3,3,3) L_0x1449470/d;
v0x11cec70_0 .net "a", 0 0, L_0x144a6b0;  1 drivers
v0x11ced50_0 .net "a_out", 0 0, L_0x1449200;  1 drivers
v0x11cee10_0 .net "b", 0 0, L_0x144aab0;  1 drivers
v0x11ceee0_0 .net "b_out", 0 0, L_0x1449360;  1 drivers
v0x11cefa0_0 .net "not_sel", 0 0, L_0x14490f0;  1 drivers
v0x11cf0b0_0 .net "res", 0 0, L_0x1449470;  1 drivers
v0x11cf170_0 .net "sel", 0 0, L_0x1417c90;  alias, 1 drivers
S_0x11cf2b0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x11ce7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1449620/d .functor NOT 1, L_0x1417c90, C4<0>, C4<0>, C4<0>;
L_0x1449620 .delay 1 (1,1,1) L_0x1449620/d;
L_0x1449730/d .functor AND 1, L_0x144a830, L_0x1449620, C4<1>, C4<1>;
L_0x1449730 .delay 1 (3,3,3) L_0x1449730/d;
L_0x1449890/d .functor AND 1, L_0x144aba0, L_0x1417c90, C4<1>, C4<1>;
L_0x1449890 .delay 1 (3,3,3) L_0x1449890/d;
L_0x14499a0/d .functor OR 1, L_0x1449730, L_0x1449890, C4<0>, C4<0>;
L_0x14499a0 .delay 1 (3,3,3) L_0x14499a0/d;
v0x11cf540_0 .net "a", 0 0, L_0x144a830;  1 drivers
v0x11cf600_0 .net "a_out", 0 0, L_0x1449730;  1 drivers
v0x11cf6c0_0 .net "b", 0 0, L_0x144aba0;  1 drivers
v0x11cf790_0 .net "b_out", 0 0, L_0x1449890;  1 drivers
v0x11cf850_0 .net "not_sel", 0 0, L_0x1449620;  1 drivers
v0x11cf960_0 .net "res", 0 0, L_0x14499a0;  1 drivers
v0x11cfa20_0 .net "sel", 0 0, L_0x1417c90;  alias, 1 drivers
S_0x11cfb50 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x11ce7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1449b50/d .functor NOT 1, L_0x1417c90, C4<0>, C4<0>, C4<0>;
L_0x1449b50 .delay 1 (1,1,1) L_0x1449b50/d;
L_0x1449c60/d .functor AND 1, L_0x144a8d0, L_0x1449b50, C4<1>, C4<1>;
L_0x1449c60 .delay 1 (3,3,3) L_0x1449c60/d;
L_0x1449dc0/d .functor AND 1, L_0x144ad20, L_0x1417c90, C4<1>, C4<1>;
L_0x1449dc0 .delay 1 (3,3,3) L_0x1449dc0/d;
L_0x1449ed0/d .functor OR 1, L_0x1449c60, L_0x1449dc0, C4<0>, C4<0>;
L_0x1449ed0 .delay 1 (3,3,3) L_0x1449ed0/d;
v0x11cfdf0_0 .net "a", 0 0, L_0x144a8d0;  1 drivers
v0x11cfeb0_0 .net "a_out", 0 0, L_0x1449c60;  1 drivers
v0x11cff70_0 .net "b", 0 0, L_0x144ad20;  1 drivers
v0x11d0040_0 .net "b_out", 0 0, L_0x1449dc0;  1 drivers
v0x11d0100_0 .net "not_sel", 0 0, L_0x1449b50;  1 drivers
v0x11d0210_0 .net "res", 0 0, L_0x1449ed0;  1 drivers
v0x11d02d0_0 .net "sel", 0 0, L_0x1417c90;  alias, 1 drivers
S_0x11d0440 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x11ce7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x144a080/d .functor NOT 1, L_0x1417c90, C4<0>, C4<0>, C4<0>;
L_0x144a080 .delay 1 (1,1,1) L_0x144a080/d;
L_0x144a190/d .functor AND 1, L_0x144a9c0, L_0x144a080, C4<1>, C4<1>;
L_0x144a190 .delay 1 (3,3,3) L_0x144a190/d;
L_0x144a2f0/d .functor AND 1, L_0x144adc0, L_0x1417c90, C4<1>, C4<1>;
L_0x144a2f0 .delay 1 (3,3,3) L_0x144a2f0/d;
L_0x13922f0/d .functor OR 1, L_0x144a190, L_0x144a2f0, C4<0>, C4<0>;
L_0x13922f0 .delay 1 (3,3,3) L_0x13922f0/d;
v0x11d06b0_0 .net "a", 0 0, L_0x144a9c0;  1 drivers
v0x11d0790_0 .net "a_out", 0 0, L_0x144a190;  1 drivers
v0x11d0850_0 .net "b", 0 0, L_0x144adc0;  1 drivers
v0x11d08f0_0 .net "b_out", 0 0, L_0x144a2f0;  1 drivers
v0x11d09b0_0 .net "not_sel", 0 0, L_0x144a080;  1 drivers
v0x11d0ac0_0 .net "res", 0 0, L_0x13922f0;  1 drivers
v0x11d0b80_0 .net "sel", 0 0, L_0x1417c90;  alias, 1 drivers
S_0x11d1090 .scope module, "rca_0" "rca" 4 13, 7 2 0, S_0x1159f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "ovf";
L_0x1448fa0/d .functor XOR 1, L_0x1447e40, L_0x1448a30, C4<0>, C4<0>;
L_0x1448fa0 .delay 1 (4,4,4) L_0x1448fa0/d;
v0x11d38c0_0 .net "A", 3 0, L_0x143ebd0;  alias, 1 drivers
v0x11d39c0_0 .net "B", 3 0, L_0x1444a30;  alias, 1 drivers
v0x11d3aa0_0 .net "SUM", 3 0, L_0x1448dc0;  alias, 1 drivers
v0x11d3b70_0 .net "c_out0", 0 0, L_0x1446ea0;  1 drivers
v0x11d3c60_0 .net "c_out1", 0 0, L_0x1447670;  1 drivers
v0x11d3da0_0 .net "c_out2", 0 0, L_0x1447e40;  1 drivers
v0x11d3e90_0 .net "c_out3", 0 0, L_0x1448a30;  1 drivers
v0x11d3f30_0 .net "ovf", 0 0, L_0x1448fa0;  alias, 1 drivers
L_0x1447050 .part L_0x143ebd0, 0, 1;
L_0x14470f0 .part L_0x1444a30, 0, 1;
L_0x1447820 .part L_0x143ebd0, 1, 1;
L_0x14478c0 .part L_0x1444a30, 1, 1;
L_0x1447ff0 .part L_0x143ebd0, 2, 1;
L_0x14482a0 .part L_0x1444a30, 2, 1;
L_0x1448c30 .part L_0x143ebd0, 3, 1;
L_0x1448cd0 .part L_0x1444a30, 3, 1;
L_0x1448dc0 .concat8 [ 1 1 1 1], L_0x1446d40, L_0x1447560, L_0x1447d30, L_0x1448920;
S_0x11d1290 .scope module, "fa0" "fa" 7 8, 8 2 0, S_0x11d1090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1446920/d .functor XOR 1, L_0x1447050, L_0x14470f0, C4<0>, C4<0>;
L_0x1446920 .delay 1 (4,4,4) L_0x1446920/d;
L_0x1446a30/d .functor AND 1, L_0x1447050, L_0x14470f0, C4<1>, C4<1>;
L_0x1446a30 .delay 1 (3,3,3) L_0x1446a30/d;
L_0x7f81d4f626d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1446be0/d .functor AND 1, L_0x1446920, L_0x7f81d4f626d8, C4<1>, C4<1>;
L_0x1446be0 .delay 1 (3,3,3) L_0x1446be0/d;
L_0x1446d40/d .functor XOR 1, L_0x1446920, L_0x7f81d4f626d8, C4<0>, C4<0>;
L_0x1446d40 .delay 1 (4,4,4) L_0x1446d40/d;
L_0x1446ea0/d .functor OR 1, L_0x1446a30, L_0x1446be0, C4<0>, C4<0>;
L_0x1446ea0 .delay 1 (3,3,3) L_0x1446ea0/d;
v0x11d1540_0 .net "a", 0 0, L_0x1447050;  1 drivers
v0x11d1620_0 .net "b", 0 0, L_0x14470f0;  1 drivers
v0x11d16e0_0 .net "c_in", 0 0, L_0x7f81d4f626d8;  1 drivers
v0x11d17b0_0 .net "c_out", 0 0, L_0x1446ea0;  alias, 1 drivers
v0x11d1870_0 .net "sum", 0 0, L_0x1446d40;  1 drivers
v0x11d1980_0 .net "w0", 0 0, L_0x1446920;  1 drivers
v0x11d1a40_0 .net "w1", 0 0, L_0x1446a30;  1 drivers
v0x11d1b00_0 .net "w2", 0 0, L_0x1446be0;  1 drivers
S_0x11d1c60 .scope module, "fa1" "fa" 7 10, 8 2 0, S_0x11d1090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1447190/d .functor XOR 1, L_0x1447820, L_0x14478c0, C4<0>, C4<0>;
L_0x1447190 .delay 1 (4,4,4) L_0x1447190/d;
L_0x14472a0/d .functor AND 1, L_0x1447820, L_0x14478c0, C4<1>, C4<1>;
L_0x14472a0 .delay 1 (3,3,3) L_0x14472a0/d;
L_0x1447450/d .functor AND 1, L_0x1447190, L_0x1446ea0, C4<1>, C4<1>;
L_0x1447450 .delay 1 (3,3,3) L_0x1447450/d;
L_0x1447560/d .functor XOR 1, L_0x1447190, L_0x1446ea0, C4<0>, C4<0>;
L_0x1447560 .delay 1 (4,4,4) L_0x1447560/d;
L_0x1447670/d .functor OR 1, L_0x14472a0, L_0x1447450, C4<0>, C4<0>;
L_0x1447670 .delay 1 (3,3,3) L_0x1447670/d;
v0x11d1ee0_0 .net "a", 0 0, L_0x1447820;  1 drivers
v0x11d1fa0_0 .net "b", 0 0, L_0x14478c0;  1 drivers
v0x11d2060_0 .net "c_in", 0 0, L_0x1446ea0;  alias, 1 drivers
v0x11d2160_0 .net "c_out", 0 0, L_0x1447670;  alias, 1 drivers
v0x11d2200_0 .net "sum", 0 0, L_0x1447560;  1 drivers
v0x11d22f0_0 .net "w0", 0 0, L_0x1447190;  1 drivers
v0x11d23b0_0 .net "w1", 0 0, L_0x14472a0;  1 drivers
v0x11d2470_0 .net "w2", 0 0, L_0x1447450;  1 drivers
S_0x11d25d0 .scope module, "fa2" "fa" 7 12, 8 2 0, S_0x11d1090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1447960/d .functor XOR 1, L_0x1447ff0, L_0x14482a0, C4<0>, C4<0>;
L_0x1447960 .delay 1 (4,4,4) L_0x1447960/d;
L_0x1447a70/d .functor AND 1, L_0x1447ff0, L_0x14482a0, C4<1>, C4<1>;
L_0x1447a70 .delay 1 (3,3,3) L_0x1447a70/d;
L_0x1447c20/d .functor AND 1, L_0x1447960, L_0x1447670, C4<1>, C4<1>;
L_0x1447c20 .delay 1 (3,3,3) L_0x1447c20/d;
L_0x1447d30/d .functor XOR 1, L_0x1447960, L_0x1447670, C4<0>, C4<0>;
L_0x1447d30 .delay 1 (4,4,4) L_0x1447d30/d;
L_0x1447e40/d .functor OR 1, L_0x1447a70, L_0x1447c20, C4<0>, C4<0>;
L_0x1447e40 .delay 1 (3,3,3) L_0x1447e40/d;
v0x11d2860_0 .net "a", 0 0, L_0x1447ff0;  1 drivers
v0x11d2920_0 .net "b", 0 0, L_0x14482a0;  1 drivers
v0x11d29e0_0 .net "c_in", 0 0, L_0x1447670;  alias, 1 drivers
v0x11d2ae0_0 .net "c_out", 0 0, L_0x1447e40;  alias, 1 drivers
v0x11d2b80_0 .net "sum", 0 0, L_0x1447d30;  1 drivers
v0x11d2c70_0 .net "w0", 0 0, L_0x1447960;  1 drivers
v0x11d2d30_0 .net "w1", 0 0, L_0x1447a70;  1 drivers
v0x11d2df0_0 .net "w2", 0 0, L_0x1447c20;  1 drivers
S_0x11d2f50 .scope module, "fa3" "fa" 7 14, 8 2 0, S_0x11d1090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1448550/d .functor XOR 1, L_0x1448c30, L_0x1448cd0, C4<0>, C4<0>;
L_0x1448550 .delay 1 (4,4,4) L_0x1448550/d;
L_0x1448660/d .functor AND 1, L_0x1448c30, L_0x1448cd0, C4<1>, C4<1>;
L_0x1448660 .delay 1 (3,3,3) L_0x1448660/d;
L_0x1448810/d .functor AND 1, L_0x1448550, L_0x1447e40, C4<1>, C4<1>;
L_0x1448810 .delay 1 (3,3,3) L_0x1448810/d;
L_0x1448920/d .functor XOR 1, L_0x1448550, L_0x1447e40, C4<0>, C4<0>;
L_0x1448920 .delay 1 (4,4,4) L_0x1448920/d;
L_0x1448a30/d .functor OR 1, L_0x1448660, L_0x1448810, C4<0>, C4<0>;
L_0x1448a30 .delay 1 (3,3,3) L_0x1448a30/d;
v0x11d31b0_0 .net "a", 0 0, L_0x1448c30;  1 drivers
v0x11d3290_0 .net "b", 0 0, L_0x1448cd0;  1 drivers
v0x11d3350_0 .net "c_in", 0 0, L_0x1447e40;  alias, 1 drivers
v0x11d3450_0 .net "c_out", 0 0, L_0x1448a30;  alias, 1 drivers
v0x11d34f0_0 .net "sum", 0 0, L_0x1448920;  1 drivers
v0x11d35e0_0 .net "w0", 0 0, L_0x1448550;  1 drivers
v0x11d36a0_0 .net "w1", 0 0, L_0x1448660;  1 drivers
v0x11d3760_0 .net "w2", 0 0, L_0x1448810;  1 drivers
S_0x11d52d0 .scope module, "ins_dec_0" "ins_dec" 3 26, 9 2 0, S_0x11581f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "INS";
    .port_info 1 /OUTPUT 1 "sel_data";
    .port_info 2 /OUTPUT 1 "write_en";
    .port_info 3 /OUTPUT 1 "alu_op";
    .port_info 4 /OUTPUT 2 "SEL_A";
    .port_info 5 /OUTPUT 2 "SEL_B";
    .port_info 6 /OUTPUT 2 "SEL_W";
    .port_info 7 /OUTPUT 4 "IMM";
    .port_info 8 /OUTPUT 4 "JMP";
L_0x13f28b0/d .functor BUF 1, L_0x14063d0, C4<0>, C4<0>, C4<0>;
L_0x13f28b0 .delay 1 (1,1,1) L_0x13f28b0/d;
L_0x14044d0/d .functor NOT 1, L_0x14064c0, C4<0>, C4<0>, C4<0>;
L_0x14044d0 .delay 1 (1,1,1) L_0x14044d0/d;
L_0x14065b0/d .functor NOT 1, L_0x14066c0, C4<0>, C4<0>, C4<0>;
L_0x14065b0 .delay 1 (1,1,1) L_0x14065b0/d;
L_0x13f3eb0/d .functor NOT 1, L_0x1417210, C4<0>, C4<0>, C4<0>;
L_0x13f3eb0 .delay 1 (1,1,1) L_0x13f3eb0/d;
L_0x14172b0/d .functor OR 1, L_0x1417460, L_0x14044d0, L_0x14065b0, C4<0>;
L_0x14172b0 .delay 1 (3,3,3) L_0x14172b0/d;
L_0x1417550/d .functor OR 1, L_0x13f3eb0, L_0x14176b0, L_0x14177e0, C4<0>;
L_0x1417550 .delay 1 (3,3,3) L_0x1417550/d;
L_0x1417ae0/d .functor AND 1, L_0x14172b0, L_0x1417550, C4<1>, C4<1>;
L_0x1417ae0 .delay 1 (3,3,3) L_0x1417ae0/d;
L_0x1417c90/d .functor BUF 1, L_0x1417df0, C4<0>, C4<0>, C4<0>;
L_0x1417c90 .delay 1 (1,1,1) L_0x1417c90/d;
L_0x1417f30/d .functor BUF 1, L_0x1418040, C4<0>, C4<0>, C4<0>;
L_0x1417f30 .delay 1 (1,1,1) L_0x1417f30/d;
L_0x1418280/d .functor BUF 1, L_0x14183f0, C4<0>, C4<0>, C4<0>;
L_0x1418280 .delay 1 (1,1,1) L_0x1418280/d;
L_0x1418490/d .functor BUF 1, L_0x14185a0, C4<0>, C4<0>, C4<0>;
L_0x1418490 .delay 1 (1,1,1) L_0x1418490/d;
L_0x14187f0/d .functor BUF 1, L_0x14189c0, C4<0>, C4<0>, C4<0>;
L_0x14187f0 .delay 1 (1,1,1) L_0x14187f0/d;
L_0x1418690/d .functor BUF 1, L_0x1418bd0, C4<0>, C4<0>, C4<0>;
L_0x1418690 .delay 1 (1,1,1) L_0x1418690/d;
L_0x1418e40/d .functor BUF 1, L_0x1419020, C4<0>, C4<0>, C4<0>;
L_0x1418e40 .delay 1 (1,1,1) L_0x1418e40/d;
L_0x1418950/d .functor BUF 1, L_0x14191b0, C4<0>, C4<0>, C4<0>;
L_0x1418950 .delay 1 (1,1,1) L_0x1418950/d;
L_0x1419340/d .functor BUF 1, L_0x14194e0, C4<0>, C4<0>, C4<0>;
L_0x1419340 .delay 1 (1,1,1) L_0x1419340/d;
L_0x14195d0/d .functor BUF 1, L_0x14196e0, C4<0>, C4<0>, C4<0>;
L_0x14195d0 .delay 1 (1,1,1) L_0x14195d0/d;
L_0x1419970/d .functor BUF 1, L_0x1419b70, C4<0>, C4<0>, C4<0>;
L_0x1419970 .delay 1 (1,1,1) L_0x1419970/d;
L_0x1419d20/d .functor BUF 1, L_0x1419e30, C4<0>, C4<0>, C4<0>;
L_0x1419d20 .delay 1 (1,1,1) L_0x1419d20/d;
L_0x1419f20/d .functor BUF 1, L_0x1419ad0, C4<0>, C4<0>, C4<0>;
L_0x1419f20 .delay 1 (1,1,1) L_0x1419f20/d;
L_0x141a200/d .functor BUF 1, L_0x141a310, C4<0>, C4<0>, C4<0>;
L_0x141a200 .delay 1 (1,1,1) L_0x141a200/d;
L_0x141a670/d .functor BUF 1, L_0x141a890, C4<0>, C4<0>, C4<0>;
L_0x141a670 .delay 1 (1,1,1) L_0x141a670/d;
v0x11d55b0_0 .net "IMM", 3 0, L_0x14192a0;  alias, 1 drivers
v0x11d5690_0 .net "INS", 15 0, L_0x1405d30;  alias, 1 drivers
v0x11d5770_0 .net "JMP", 3 0, L_0x141a400;  1 drivers
v0x11d5860_0 .net "SEL_A", 1 0, L_0x1418130;  alias, 1 drivers
v0x11d5940_0 .net "SEL_B", 1 0, L_0x1418700;  alias, 1 drivers
v0x11d5a70_0 .net "SEL_W", 1 0, L_0x1418cc0;  alias, 1 drivers
v0x11d5b50_0 .net *"_ivl_1", 0 0, L_0x14063d0;  1 drivers
v0x11d5c30_0 .net *"_ivl_11", 0 0, L_0x14176b0;  1 drivers
v0x11d5d10_0 .net *"_ivl_13", 0 0, L_0x14177e0;  1 drivers
v0x11d5df0_0 .net *"_ivl_15", 0 0, L_0x1417df0;  1 drivers
v0x11d5ed0_0 .net *"_ivl_16", 0 0, L_0x1417f30;  1 drivers
v0x11d5fb0_0 .net *"_ivl_19", 0 0, L_0x1418040;  1 drivers
v0x11d6090_0 .net *"_ivl_20", 0 0, L_0x1418280;  1 drivers
v0x11d6170_0 .net *"_ivl_24", 0 0, L_0x14183f0;  1 drivers
v0x11d6250_0 .net *"_ivl_25", 0 0, L_0x1418490;  1 drivers
v0x11d6330_0 .net *"_ivl_28", 0 0, L_0x14185a0;  1 drivers
v0x11d6410_0 .net *"_ivl_29", 0 0, L_0x14187f0;  1 drivers
v0x11d64f0_0 .net *"_ivl_3", 0 0, L_0x14064c0;  1 drivers
v0x11d65d0_0 .net *"_ivl_33", 0 0, L_0x14189c0;  1 drivers
v0x11d66b0_0 .net *"_ivl_34", 0 0, L_0x1418690;  1 drivers
v0x11d6790_0 .net *"_ivl_37", 0 0, L_0x1418bd0;  1 drivers
v0x11d6870_0 .net *"_ivl_38", 0 0, L_0x1418e40;  1 drivers
v0x11d6950_0 .net *"_ivl_42", 0 0, L_0x1419020;  1 drivers
v0x11d6a30_0 .net *"_ivl_43", 0 0, L_0x1418950;  1 drivers
v0x11d6b10_0 .net *"_ivl_46", 0 0, L_0x14191b0;  1 drivers
v0x11d6bf0_0 .net *"_ivl_47", 0 0, L_0x1419340;  1 drivers
v0x11d6cd0_0 .net *"_ivl_5", 0 0, L_0x14066c0;  1 drivers
v0x11d6db0_0 .net *"_ivl_50", 0 0, L_0x14194e0;  1 drivers
v0x11d6e90_0 .net *"_ivl_51", 0 0, L_0x14195d0;  1 drivers
v0x11d6f70_0 .net *"_ivl_54", 0 0, L_0x14196e0;  1 drivers
v0x11d7050_0 .net *"_ivl_55", 0 0, L_0x1419970;  1 drivers
v0x11d7130_0 .net *"_ivl_59", 0 0, L_0x1419b70;  1 drivers
v0x11d7210_0 .net *"_ivl_60", 0 0, L_0x1419d20;  1 drivers
v0x11d7500_0 .net *"_ivl_63", 0 0, L_0x1419e30;  1 drivers
v0x11d75e0_0 .net *"_ivl_64", 0 0, L_0x1419f20;  1 drivers
v0x11d76c0_0 .net *"_ivl_67", 0 0, L_0x1419ad0;  1 drivers
v0x11d77a0_0 .net *"_ivl_68", 0 0, L_0x141a200;  1 drivers
v0x11d7880_0 .net *"_ivl_7", 0 0, L_0x1417210;  1 drivers
v0x11d7960_0 .net *"_ivl_71", 0 0, L_0x141a310;  1 drivers
v0x11d7a40_0 .net *"_ivl_72", 0 0, L_0x141a670;  1 drivers
v0x11d7b20_0 .net *"_ivl_76", 0 0, L_0x141a890;  1 drivers
v0x11d7c00_0 .net *"_ivl_9", 0 0, L_0x1417460;  1 drivers
v0x11d7ce0_0 .net "alu_op", 0 0, L_0x1417c90;  alias, 1 drivers
v0x11d7d80_0 .net "sel_data", 0 0, L_0x13f28b0;  alias, 1 drivers
v0x11d7e40_0 .net "w0", 0 0, L_0x14044d0;  1 drivers
v0x11d7f00_0 .net "w1", 0 0, L_0x14065b0;  1 drivers
v0x11d7fc0_0 .net "w2", 0 0, L_0x13f3eb0;  1 drivers
v0x11d8080_0 .net "w3", 0 0, L_0x14172b0;  1 drivers
v0x11d8140_0 .net "w4", 0 0, L_0x1417550;  1 drivers
v0x11d8200_0 .net "write_en", 0 0, L_0x1417ae0;  alias, 1 drivers
L_0x14063d0 .part L_0x1405d30, 9, 1;
L_0x14064c0 .part L_0x1405d30, 9, 1;
L_0x14066c0 .part L_0x1405d30, 8, 1;
L_0x1417210 .part L_0x1405d30, 10, 1;
L_0x1417460 .part L_0x1405d30, 10, 1;
L_0x14176b0 .part L_0x1405d30, 9, 1;
L_0x14177e0 .part L_0x1405d30, 8, 1;
L_0x1417df0 .part L_0x1405d30, 8, 1;
L_0x1418040 .part L_0x1405d30, 3, 1;
L_0x1418130 .concat8 [ 1 1 0 0], L_0x1418280, L_0x1417f30;
L_0x14183f0 .part L_0x1405d30, 2, 1;
L_0x14185a0 .part L_0x1405d30, 1, 1;
L_0x1418700 .concat8 [ 1 1 0 0], L_0x14187f0, L_0x1418490;
L_0x14189c0 .part L_0x1405d30, 0, 1;
L_0x1418bd0 .part L_0x1405d30, 5, 1;
L_0x1418cc0 .concat8 [ 1 1 0 0], L_0x1418e40, L_0x1418690;
L_0x1419020 .part L_0x1405d30, 4, 1;
L_0x14191b0 .part L_0x1405d30, 3, 1;
L_0x14194e0 .part L_0x1405d30, 2, 1;
L_0x14196e0 .part L_0x1405d30, 1, 1;
L_0x14192a0 .concat8 [ 1 1 1 1], L_0x1419970, L_0x14195d0, L_0x1419340, L_0x1418950;
L_0x1419b70 .part L_0x1405d30, 0, 1;
L_0x1419e30 .part L_0x1405d30, 7, 1;
L_0x1419ad0 .part L_0x1405d30, 6, 1;
L_0x141a310 .part L_0x1405d30, 5, 1;
L_0x141a400 .concat8 [ 1 1 1 1], L_0x141a670, L_0x141a200, L_0x1419f20, L_0x1419d20;
L_0x141a890 .part L_0x1405d30, 4, 1;
S_0x11d83e0 .scope module, "ins_mem_0" "ins_mem" 3 16, 10 6 0, S_0x11581f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "PC";
    .port_info 1 /OUTPUT 16 "RES_INS";
v0x12bc030_0 .net "PC", 3 0, L_0x1391080;  alias, 1 drivers
v0x12bc130_0 .net "RES_INS", 15 0, L_0x1405d30;  alias, 1 drivers
L_0x1405dd0 .part L_0x1391080, 3, 1;
L_0x1405fe0 .part L_0x1391080, 2, 1;
L_0x1406290 .part L_0x1391080, 1, 1;
L_0x1406330 .part L_0x1391080, 0, 1;
S_0x11d8570 .scope module, "mux_16_1_16b_0" "mux_16_1_16b" 10 9, 11 2 0, S_0x11d83e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 16 "C";
    .port_info 3 /INPUT 16 "D";
    .port_info 4 /INPUT 16 "E";
    .port_info 5 /INPUT 16 "F";
    .port_info 6 /INPUT 16 "G";
    .port_info 7 /INPUT 16 "H";
    .port_info 8 /INPUT 16 "I";
    .port_info 9 /INPUT 16 "J";
    .port_info 10 /INPUT 16 "K";
    .port_info 11 /INPUT 16 "L";
    .port_info 12 /INPUT 16 "M";
    .port_info 13 /INPUT 16 "N";
    .port_info 14 /INPUT 16 "O";
    .port_info 15 /INPUT 16 "P";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 16 "RES";
L_0x7f81d4f62138 .functor BUFT 1, C4<0000001000000000>, C4<0>, C4<0>, C4<0>;
v0x12bab60_0 .net "A", 15 0, L_0x7f81d4f62138;  1 drivers
L_0x7f81d4f62180 .functor BUFT 1, C4<0000001000011111>, C4<0>, C4<0>, C4<0>;
v0x12bac60_0 .net "B", 15 0, L_0x7f81d4f62180;  1 drivers
L_0x7f81d4f621c8 .functor BUFT 1, C4<0000001000100010>, C4<0>, C4<0>, C4<0>;
v0x12bad40_0 .net "C", 15 0, L_0x7f81d4f621c8;  1 drivers
L_0x7f81d4f62210 .functor BUFT 1, C4<0000001000110011>, C4<0>, C4<0>, C4<0>;
v0x12bae00_0 .net "D", 15 0, L_0x7f81d4f62210;  1 drivers
L_0x7f81d4f62258 .functor BUFT 1, C4<0000010000110110>, C4<0>, C4<0>, C4<0>;
v0x12baee0_0 .net "E", 15 0, L_0x7f81d4f62258;  1 drivers
L_0x7f81d4f622a0 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x12bafc0_0 .net "F", 15 0, L_0x7f81d4f622a0;  1 drivers
L_0x7f81d4f622e8 .functor BUFT 1, C4<0000010011100000>, C4<0>, C4<0>, C4<0>;
v0x12bb0a0_0 .net "G", 15 0, L_0x7f81d4f622e8;  1 drivers
L_0x7f81d4f62330 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb180_0 .net "H", 15 0, L_0x7f81d4f62330;  1 drivers
L_0x7f81d4f62378 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb260_0 .net "I", 15 0, L_0x7f81d4f62378;  1 drivers
L_0x7f81d4f623c0 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb340_0 .net "J", 15 0, L_0x7f81d4f623c0;  1 drivers
L_0x7f81d4f62408 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb420_0 .net "K", 15 0, L_0x7f81d4f62408;  1 drivers
L_0x7f81d4f62450 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb500_0 .net "L", 15 0, L_0x7f81d4f62450;  1 drivers
L_0x7f81d4f62498 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb5e0_0 .net "M", 15 0, L_0x7f81d4f62498;  1 drivers
L_0x7f81d4f624e0 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb6c0_0 .net "N", 15 0, L_0x7f81d4f624e0;  1 drivers
L_0x7f81d4f62528 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb7a0_0 .net "O", 15 0, L_0x7f81d4f62528;  1 drivers
L_0x7f81d4f62570 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x12bb880_0 .net "P", 15 0, L_0x7f81d4f62570;  1 drivers
v0x12bb960_0 .net "RES", 15 0, L_0x1405d30;  alias, 1 drivers
v0x12bbb30_0 .net "sel0", 0 0, L_0x1406330;  1 drivers
v0x12bbbd0_0 .net "sel1", 0 0, L_0x1406290;  1 drivers
v0x12bbc70_0 .net "sel2", 0 0, L_0x1405fe0;  1 drivers
v0x12bbd10_0 .net "sel3", 0 0, L_0x1405dd0;  1 drivers
L_0x13f1f30 .part L_0x7f81d4f62138, 0, 1;
L_0x13f1fd0 .part L_0x7f81d4f62138, 1, 1;
L_0x13f20c0 .part L_0x7f81d4f62138, 2, 1;
L_0x13f2160 .part L_0x7f81d4f62138, 3, 1;
L_0x13f22c0 .part L_0x7f81d4f62138, 4, 1;
L_0x13f2360 .part L_0x7f81d4f62138, 5, 1;
L_0x13f2440 .part L_0x7f81d4f62138, 6, 1;
L_0x13f24e0 .part L_0x7f81d4f62138, 7, 1;
L_0x13f25d0 .part L_0x7f81d4f62138, 8, 1;
L_0x13f2670 .part L_0x7f81d4f62138, 9, 1;
L_0x13f2770 .part L_0x7f81d4f62138, 10, 1;
L_0x13f2810 .part L_0x7f81d4f62138, 11, 1;
L_0x13f2920 .part L_0x7f81d4f62138, 12, 1;
L_0x13f29c0 .part L_0x7f81d4f62138, 13, 1;
L_0x13f2ae0 .part L_0x7f81d4f62138, 14, 1;
L_0x13f2b80 .part L_0x7f81d4f62138, 15, 1;
L_0x13f2cb0 .part L_0x7f81d4f62180, 0, 1;
L_0x13f2d50 .part L_0x7f81d4f62180, 1, 1;
L_0x13f2e90 .part L_0x7f81d4f62180, 2, 1;
L_0x13f2f30 .part L_0x7f81d4f62180, 3, 1;
L_0x13f2df0 .part L_0x7f81d4f62180, 4, 1;
L_0x13f3080 .part L_0x7f81d4f62180, 5, 1;
L_0x13f31e0 .part L_0x7f81d4f62180, 6, 1;
L_0x13f3280 .part L_0x7f81d4f62180, 7, 1;
L_0x13f33f0 .part L_0x7f81d4f62180, 8, 1;
L_0x13f3490 .part L_0x7f81d4f62180, 9, 1;
L_0x13f3610 .part L_0x7f81d4f62180, 10, 1;
L_0x13f36b0 .part L_0x7f81d4f62180, 11, 1;
L_0x13f3840 .part L_0x7f81d4f62180, 12, 1;
L_0x13f38e0 .part L_0x7f81d4f62180, 13, 1;
L_0x13f3a80 .part L_0x7f81d4f62180, 14, 1;
L_0x13f3b20 .part L_0x7f81d4f62180, 15, 1;
L_0x13f3cd0 .part L_0x7f81d4f621c8, 0, 1;
L_0x13f3d70 .part L_0x7f81d4f621c8, 1, 1;
L_0x13f3f30 .part L_0x7f81d4f621c8, 2, 1;
L_0x13f3fd0 .part L_0x7f81d4f621c8, 3, 1;
L_0x13f3e10 .part L_0x7f81d4f621c8, 4, 1;
L_0x13f41a0 .part L_0x7f81d4f621c8, 5, 1;
L_0x13f4380 .part L_0x7f81d4f621c8, 6, 1;
L_0x13f4420 .part L_0x7f81d4f621c8, 7, 1;
L_0x13f4610 .part L_0x7f81d4f621c8, 8, 1;
L_0x13f46b0 .part L_0x7f81d4f621c8, 9, 1;
L_0x13f48b0 .part L_0x7f81d4f621c8, 10, 1;
L_0x13f4950 .part L_0x7f81d4f621c8, 11, 1;
L_0x13f4b60 .part L_0x7f81d4f621c8, 12, 1;
L_0x13f4c00 .part L_0x7f81d4f621c8, 13, 1;
L_0x13f4e20 .part L_0x7f81d4f621c8, 14, 1;
L_0x13f4ec0 .part L_0x7f81d4f621c8, 15, 1;
L_0x13f50f0 .part L_0x7f81d4f62210, 0, 1;
L_0x13f5190 .part L_0x7f81d4f62210, 1, 1;
L_0x13f53d0 .part L_0x7f81d4f62210, 2, 1;
L_0x13f5470 .part L_0x7f81d4f62210, 3, 1;
L_0x13f56c0 .part L_0x7f81d4f62210, 4, 1;
L_0x13f5760 .part L_0x7f81d4f62210, 5, 1;
L_0x13f59c0 .part L_0x7f81d4f62210, 6, 1;
L_0x13f5a60 .part L_0x7f81d4f62210, 7, 1;
L_0x13f5cd0 .part L_0x7f81d4f62210, 8, 1;
L_0x13f5d70 .part L_0x7f81d4f62210, 9, 1;
L_0x13f5ff0 .part L_0x7f81d4f62210, 10, 1;
L_0x13f6090 .part L_0x7f81d4f62210, 11, 1;
L_0x13f6320 .part L_0x7f81d4f62210, 12, 1;
L_0x13f63c0 .part L_0x7f81d4f62210, 13, 1;
L_0x13f6660 .part L_0x7f81d4f62210, 14, 1;
L_0x13f6700 .part L_0x7f81d4f62210, 15, 1;
L_0x13f6bc0 .part L_0x7f81d4f62258, 0, 1;
L_0x13f6c60 .part L_0x7f81d4f62258, 1, 1;
L_0x13f6f20 .part L_0x7f81d4f62258, 2, 1;
L_0x13f6fc0 .part L_0x7f81d4f62258, 3, 1;
L_0x13f7290 .part L_0x7f81d4f62258, 4, 1;
L_0x13f7330 .part L_0x7f81d4f62258, 5, 1;
L_0x13f7610 .part L_0x7f81d4f62258, 6, 1;
L_0x13f76b0 .part L_0x7f81d4f62258, 7, 1;
L_0x13f79a0 .part L_0x7f81d4f62258, 8, 1;
L_0x13f7a40 .part L_0x7f81d4f62258, 9, 1;
L_0x13f7d40 .part L_0x7f81d4f62258, 10, 1;
L_0x13f7de0 .part L_0x7f81d4f62258, 11, 1;
L_0x13f80f0 .part L_0x7f81d4f62258, 12, 1;
L_0x13f8190 .part L_0x7f81d4f62258, 13, 1;
L_0x13f84b0 .part L_0x7f81d4f62258, 14, 1;
L_0x13f8550 .part L_0x7f81d4f62258, 15, 1;
L_0x13f8880 .part L_0x7f81d4f622a0, 0, 1;
L_0x13f8920 .part L_0x7f81d4f622a0, 1, 1;
L_0x13f8c60 .part L_0x7f81d4f622a0, 2, 1;
L_0x13f8d00 .part L_0x7f81d4f622a0, 3, 1;
L_0x13f9050 .part L_0x7f81d4f622a0, 4, 1;
L_0x13f90f0 .part L_0x7f81d4f622a0, 5, 1;
L_0x13f9450 .part L_0x7f81d4f622a0, 6, 1;
L_0x13f94f0 .part L_0x7f81d4f622a0, 7, 1;
L_0x13f9860 .part L_0x7f81d4f622a0, 8, 1;
L_0x13f9900 .part L_0x7f81d4f622a0, 9, 1;
L_0x13f9c80 .part L_0x7f81d4f622a0, 10, 1;
L_0x13f9d20 .part L_0x7f81d4f622a0, 11, 1;
L_0x13fa0b0 .part L_0x7f81d4f622a0, 12, 1;
L_0x13fa150 .part L_0x7f81d4f622a0, 13, 1;
L_0x13fa4f0 .part L_0x7f81d4f622a0, 14, 1;
L_0x13fa590 .part L_0x7f81d4f622a0, 15, 1;
L_0x13fab50 .part L_0x7f81d4f622e8, 0, 1;
L_0x13fabf0 .part L_0x7f81d4f622e8, 1, 1;
L_0x13fafb0 .part L_0x7f81d4f622e8, 2, 1;
L_0x13fb050 .part L_0x7f81d4f622e8, 3, 1;
L_0x13fb420 .part L_0x7f81d4f622e8, 4, 1;
L_0x13fb4c0 .part L_0x7f81d4f622e8, 5, 1;
L_0x13fb8a0 .part L_0x7f81d4f622e8, 6, 1;
L_0x13fb940 .part L_0x7f81d4f622e8, 7, 1;
L_0x13fbd30 .part L_0x7f81d4f622e8, 8, 1;
L_0x13fbdd0 .part L_0x7f81d4f622e8, 9, 1;
L_0x13fc1d0 .part L_0x7f81d4f622e8, 10, 1;
L_0x13fc270 .part L_0x7f81d4f622e8, 11, 1;
L_0x13fc680 .part L_0x7f81d4f622e8, 12, 1;
L_0x13fc720 .part L_0x7f81d4f622e8, 13, 1;
L_0x13fcb40 .part L_0x7f81d4f622e8, 14, 1;
L_0x13fcbe0 .part L_0x7f81d4f622e8, 15, 1;
L_0x13fd220 .part L_0x7f81d4f62330, 0, 1;
L_0x13fd2c0 .part L_0x7f81d4f62330, 1, 1;
L_0x13fd700 .part L_0x7f81d4f62330, 2, 1;
L_0x13fd7a0 .part L_0x7f81d4f62330, 3, 1;
L_0x13fdbf0 .part L_0x7f81d4f62330, 4, 1;
L_0x13fdc90 .part L_0x7f81d4f62330, 5, 1;
L_0x13fe0f0 .part L_0x7f81d4f62330, 6, 1;
L_0x13fe190 .part L_0x7f81d4f62330, 7, 1;
L_0x13fe600 .part L_0x7f81d4f62330, 8, 1;
L_0x13fe6a0 .part L_0x7f81d4f62330, 9, 1;
L_0x13feb20 .part L_0x7f81d4f62330, 10, 1;
L_0x13febc0 .part L_0x7f81d4f62330, 11, 1;
L_0x13ff050 .part L_0x7f81d4f62330, 12, 1;
L_0x13ff0f0 .part L_0x7f81d4f62330, 13, 1;
L_0x13ff590 .part L_0x7f81d4f62330, 14, 1;
L_0x13ff630 .part L_0x7f81d4f62330, 15, 1;
L_0x13ffcf0 .part L_0x7f81d4f62378, 0, 1;
L_0x13ffd90 .part L_0x7f81d4f62378, 1, 1;
L_0x1400250 .part L_0x7f81d4f62378, 2, 1;
L_0x14002f0 .part L_0x7f81d4f62378, 3, 1;
L_0x13ffe30 .part L_0x7f81d4f62378, 4, 1;
L_0x13ffed0 .part L_0x7f81d4f62378, 5, 1;
L_0x13fff70 .part L_0x7f81d4f62378, 6, 1;
L_0x1400010 .part L_0x7f81d4f62378, 7, 1;
L_0x14000b0 .part L_0x7f81d4f62378, 8, 1;
L_0x1400150 .part L_0x7f81d4f62378, 9, 1;
L_0x14007f0 .part L_0x7f81d4f62378, 10, 1;
L_0x1400890 .part L_0x7f81d4f62378, 11, 1;
L_0x1400390 .part L_0x7f81d4f62378, 12, 1;
L_0x1400430 .part L_0x7f81d4f62378, 13, 1;
L_0x14004d0 .part L_0x7f81d4f62378, 14, 1;
L_0x1400570 .part L_0x7f81d4f62378, 15, 1;
L_0x1400610 .part L_0x7f81d4f623c0, 0, 1;
L_0x14006b0 .part L_0x7f81d4f623c0, 1, 1;
L_0x1400750 .part L_0x7f81d4f623c0, 2, 1;
L_0x1400930 .part L_0x7f81d4f623c0, 3, 1;
L_0x14009d0 .part L_0x7f81d4f623c0, 4, 1;
L_0x1400a70 .part L_0x7f81d4f623c0, 5, 1;
L_0x1400b10 .part L_0x7f81d4f623c0, 6, 1;
L_0x1400bb0 .part L_0x7f81d4f623c0, 7, 1;
L_0x1400c50 .part L_0x7f81d4f623c0, 8, 1;
L_0x1400cf0 .part L_0x7f81d4f623c0, 9, 1;
L_0x14014a0 .part L_0x7f81d4f623c0, 10, 1;
L_0x1401540 .part L_0x7f81d4f623c0, 11, 1;
L_0x1400fc0 .part L_0x7f81d4f623c0, 12, 1;
L_0x1401060 .part L_0x7f81d4f623c0, 13, 1;
L_0x1401100 .part L_0x7f81d4f623c0, 14, 1;
L_0x14011a0 .part L_0x7f81d4f623c0, 15, 1;
L_0x1401af0 .part L_0x7f81d4f62408, 0, 1;
L_0x1401b90 .part L_0x7f81d4f62408, 1, 1;
L_0x14015e0 .part L_0x7f81d4f62408, 2, 1;
L_0x1401680 .part L_0x7f81d4f62408, 3, 1;
L_0x1401720 .part L_0x7f81d4f62408, 4, 1;
L_0x14017c0 .part L_0x7f81d4f62408, 5, 1;
L_0x1401860 .part L_0x7f81d4f62408, 6, 1;
L_0x1401900 .part L_0x7f81d4f62408, 7, 1;
L_0x14019a0 .part L_0x7f81d4f62408, 8, 1;
L_0x1401a40 .part L_0x7f81d4f62408, 9, 1;
L_0x1402190 .part L_0x7f81d4f62408, 10, 1;
L_0x1402230 .part L_0x7f81d4f62408, 11, 1;
L_0x1401c30 .part L_0x7f81d4f62408, 12, 1;
L_0x1401cd0 .part L_0x7f81d4f62408, 13, 1;
L_0x1401d70 .part L_0x7f81d4f62408, 14, 1;
L_0x1401e10 .part L_0x7f81d4f62408, 15, 1;
L_0x14020c0 .part L_0x7f81d4f62450, 0, 1;
L_0x1402860 .part L_0x7f81d4f62450, 1, 1;
L_0x14022d0 .part L_0x7f81d4f62450, 2, 1;
L_0x1402370 .part L_0x7f81d4f62450, 3, 1;
L_0x1402410 .part L_0x7f81d4f62450, 4, 1;
L_0x14024b0 .part L_0x7f81d4f62450, 5, 1;
L_0x1402550 .part L_0x7f81d4f62450, 6, 1;
L_0x14025f0 .part L_0x7f81d4f62450, 7, 1;
L_0x1402690 .part L_0x7f81d4f62450, 8, 1;
L_0x1402730 .part L_0x7f81d4f62450, 9, 1;
L_0x1402ee0 .part L_0x7f81d4f62450, 10, 1;
L_0x1402f80 .part L_0x7f81d4f62450, 11, 1;
L_0x1402900 .part L_0x7f81d4f62450, 12, 1;
L_0x14029a0 .part L_0x7f81d4f62450, 13, 1;
L_0x1402a40 .part L_0x7f81d4f62450, 14, 1;
L_0x1402ae0 .part L_0x7f81d4f62450, 15, 1;
L_0x1402d90 .part L_0x7f81d4f62498, 0, 1;
L_0x1402e30 .part L_0x7f81d4f62498, 1, 1;
L_0x1403640 .part L_0x7f81d4f62498, 2, 1;
L_0x14036e0 .part L_0x7f81d4f62498, 3, 1;
L_0x1403020 .part L_0x7f81d4f62498, 4, 1;
L_0x14030c0 .part L_0x7f81d4f62498, 5, 1;
L_0x1403160 .part L_0x7f81d4f62498, 6, 1;
L_0x1403200 .part L_0x7f81d4f62498, 7, 1;
L_0x14032a0 .part L_0x7f81d4f62498, 8, 1;
L_0x1403340 .part L_0x7f81d4f62498, 9, 1;
L_0x14033e0 .part L_0x7f81d4f62498, 10, 1;
L_0x1403480 .part L_0x7f81d4f62498, 11, 1;
L_0x1403520 .part L_0x7f81d4f62498, 12, 1;
L_0x1403df0 .part L_0x7f81d4f62498, 13, 1;
L_0x1403780 .part L_0x7f81d4f62498, 14, 1;
L_0x1403820 .part L_0x7f81d4f62498, 15, 1;
L_0x1403ad0 .part L_0x7f81d4f624e0, 0, 1;
L_0x1403b70 .part L_0x7f81d4f624e0, 1, 1;
L_0x1403c10 .part L_0x7f81d4f624e0, 2, 1;
L_0x1403cb0 .part L_0x7f81d4f624e0, 3, 1;
L_0x1403d50 .part L_0x7f81d4f624e0, 4, 1;
L_0x1404540 .part L_0x7f81d4f624e0, 5, 1;
L_0x1403e90 .part L_0x7f81d4f624e0, 6, 1;
L_0x1403f30 .part L_0x7f81d4f624e0, 7, 1;
L_0x1403fd0 .part L_0x7f81d4f624e0, 8, 1;
L_0x1404070 .part L_0x7f81d4f624e0, 9, 1;
L_0x1404110 .part L_0x7f81d4f624e0, 10, 1;
L_0x14041b0 .part L_0x7f81d4f624e0, 11, 1;
L_0x1404250 .part L_0x7f81d4f624e0, 12, 1;
L_0x14042f0 .part L_0x7f81d4f624e0, 13, 1;
L_0x1404390 .part L_0x7f81d4f624e0, 14, 1;
L_0x1404430 .part L_0x7f81d4f624e0, 15, 1;
L_0x14045e0 .part L_0x7f81d4f62528, 0, 1;
L_0x1404680 .part L_0x7f81d4f62528, 1, 1;
L_0x1404720 .part L_0x7f81d4f62528, 2, 1;
L_0x14047c0 .part L_0x7f81d4f62528, 3, 1;
L_0x1404860 .part L_0x7f81d4f62528, 4, 1;
L_0x1404900 .part L_0x7f81d4f62528, 5, 1;
L_0x14049a0 .part L_0x7f81d4f62528, 6, 1;
L_0x1404a40 .part L_0x7f81d4f62528, 7, 1;
L_0x1404ae0 .part L_0x7f81d4f62528, 8, 1;
L_0x1404b80 .part L_0x7f81d4f62528, 9, 1;
L_0x1404c20 .part L_0x7f81d4f62528, 10, 1;
L_0x1405650 .part L_0x7f81d4f62528, 11, 1;
L_0x1404ef0 .part L_0x7f81d4f62528, 12, 1;
L_0x1404f90 .part L_0x7f81d4f62528, 13, 1;
L_0x1405030 .part L_0x7f81d4f62528, 14, 1;
L_0x14050d0 .part L_0x7f81d4f62528, 15, 1;
L_0x1405380 .part L_0x7f81d4f62570, 0, 1;
L_0x1405420 .part L_0x7f81d4f62570, 1, 1;
L_0x14054c0 .part L_0x7f81d4f62570, 2, 1;
L_0x1405560 .part L_0x7f81d4f62570, 3, 1;
L_0x1405ea0 .part L_0x7f81d4f62570, 4, 1;
L_0x1405f40 .part L_0x7f81d4f62570, 5, 1;
L_0x14056f0 .part L_0x7f81d4f62570, 6, 1;
L_0x1405790 .part L_0x7f81d4f62570, 7, 1;
L_0x1405830 .part L_0x7f81d4f62570, 8, 1;
L_0x14058d0 .part L_0x7f81d4f62570, 9, 1;
L_0x1405970 .part L_0x7f81d4f62570, 10, 1;
L_0x1405a10 .part L_0x7f81d4f62570, 11, 1;
L_0x1405ab0 .part L_0x7f81d4f62570, 12, 1;
L_0x1405b50 .part L_0x7f81d4f62570, 13, 1;
L_0x1405bf0 .part L_0x7f81d4f62570, 14, 1;
L_0x1405c90 .part L_0x7f81d4f62570, 15, 1;
LS_0x1405d30_0_0 .concat [ 1 1 1 1], L_0x139c220, L_0x13a17c0, L_0x13a6d60, L_0x13ac3a0;
LS_0x1405d30_0_4 .concat [ 1 1 1 1], L_0x13b1dc0, L_0x13b77e0, L_0x13bd200, L_0x13c2c20;
LS_0x1405d30_0_8 .concat [ 1 1 1 1], L_0x13c8640, L_0x12801e0, L_0x13d4a90, L_0x1290890;
LS_0x1405d30_0_12 .concat [ 1 1 1 1], L_0x13e06c0, L_0x13e60e0, L_0x13ebb00, L_0x13f1d30;
L_0x1405d30 .concat [ 4 4 4 4], LS_0x1405d30_0_0, LS_0x1405d30_0_4, LS_0x1405d30_0_8, LS_0x1405d30_0_12;
S_0x11d8970 .scope module, "mux_16_1_1b_0[0]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11e5820_0 .net "a", 0 0, L_0x13f1f30;  1 drivers
v0x11e58e0_0 .net "b", 0 0, L_0x13f2cb0;  1 drivers
v0x11e59a0_0 .net "c", 0 0, L_0x13f3cd0;  1 drivers
v0x11e5a40_0 .net "d", 0 0, L_0x13f50f0;  1 drivers
v0x11e5ae0_0 .net "e", 0 0, L_0x13f6bc0;  1 drivers
v0x11e5bd0_0 .net "f", 0 0, L_0x13f8880;  1 drivers
v0x11e5c70_0 .net "g", 0 0, L_0x13fab50;  1 drivers
v0x11e5d10_0 .net "h", 0 0, L_0x13fd220;  1 drivers
v0x11e5db0_0 .net "i", 0 0, L_0x13ffcf0;  1 drivers
v0x11e5ee0_0 .net "j", 0 0, L_0x1400610;  1 drivers
v0x11e5f80_0 .net "k", 0 0, L_0x1401af0;  1 drivers
v0x11e6020_0 .net "l", 0 0, L_0x14020c0;  1 drivers
v0x11e60c0_0 .net "m", 0 0, L_0x1402d90;  1 drivers
v0x11e6160_0 .net "n", 0 0, L_0x1403ad0;  1 drivers
v0x11e6200_0 .net "o", 0 0, L_0x14045e0;  1 drivers
v0x11e62a0_0 .net "p", 0 0, L_0x1405380;  1 drivers
v0x11e6340_0 .net "res", 0 0, L_0x139c220;  1 drivers
v0x11e64f0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11e6590_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x11e6630_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x11e66d0_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x11e6770_0 .net "x", 0 0, L_0x1398410;  1 drivers
v0x11e6810_0 .net "y", 0 0, L_0x1253330;  1 drivers
S_0x11d8d90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11d8970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1253520/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x1253520 .delay 1 (1,1,1) L_0x1253520/d;
L_0x1253630/d .functor AND 1, L_0x1398410, L_0x1253520, C4<1>, C4<1>;
L_0x1253630 .delay 1 (3,3,3) L_0x1253630/d;
L_0x139c110/d .functor AND 1, L_0x1253330, L_0x1405dd0, C4<1>, C4<1>;
L_0x139c110 .delay 1 (3,3,3) L_0x139c110/d;
L_0x139c220/d .functor OR 1, L_0x1253630, L_0x139c110, C4<0>, C4<0>;
L_0x139c220 .delay 1 (3,3,3) L_0x139c220/d;
v0x11d9030_0 .net "a", 0 0, L_0x1398410;  alias, 1 drivers
v0x11d9110_0 .net "a_out", 0 0, L_0x1253630;  1 drivers
v0x11d91d0_0 .net "b", 0 0, L_0x1253330;  alias, 1 drivers
v0x11d92a0_0 .net "b_out", 0 0, L_0x139c110;  1 drivers
v0x11d9360_0 .net "not_sel", 0 0, L_0x1253520;  1 drivers
v0x11d9470_0 .net "res", 0 0, L_0x139c220;  alias, 1 drivers
v0x11d9530_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x11d9670 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11d8970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11dea90_0 .net "a", 0 0, L_0x13f1f30;  alias, 1 drivers
v0x11deb50_0 .net "b", 0 0, L_0x13f2cb0;  alias, 1 drivers
v0x11dec60_0 .net "c", 0 0, L_0x13f3cd0;  alias, 1 drivers
v0x11ded50_0 .net "d", 0 0, L_0x13f50f0;  alias, 1 drivers
v0x11dee40_0 .net "e", 0 0, L_0x13f6bc0;  alias, 1 drivers
v0x11def80_0 .net "f", 0 0, L_0x13f8880;  alias, 1 drivers
v0x11df070_0 .net "g", 0 0, L_0x13fab50;  alias, 1 drivers
v0x11df160_0 .net "h", 0 0, L_0x13fd220;  alias, 1 drivers
v0x11df250_0 .net "res", 0 0, L_0x1398410;  alias, 1 drivers
v0x11df380_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11df420_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x11df550_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x11df5f0_0 .net "x", 0 0, L_0x1396d50;  1 drivers
v0x11df690_0 .net "y", 0 0, L_0x1397ea0;  1 drivers
S_0x11d9a10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11d9670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1398090/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x1398090 .delay 1 (1,1,1) L_0x1398090/d;
L_0x13981a0/d .functor AND 1, L_0x1396d50, L_0x1398090, C4<1>, C4<1>;
L_0x13981a0 .delay 1 (3,3,3) L_0x13981a0/d;
L_0x1398300/d .functor AND 1, L_0x1397ea0, L_0x1405fe0, C4<1>, C4<1>;
L_0x1398300 .delay 1 (3,3,3) L_0x1398300/d;
L_0x1398410/d .functor OR 1, L_0x13981a0, L_0x1398300, C4<0>, C4<0>;
L_0x1398410 .delay 1 (3,3,3) L_0x1398410/d;
v0x11d9c60_0 .net "a", 0 0, L_0x1396d50;  alias, 1 drivers
v0x11d9d40_0 .net "a_out", 0 0, L_0x13981a0;  1 drivers
v0x11d9e00_0 .net "b", 0 0, L_0x1397ea0;  alias, 1 drivers
v0x11d9ed0_0 .net "b_out", 0 0, L_0x1398300;  1 drivers
v0x11d9f90_0 .net "not_sel", 0 0, L_0x1398090;  1 drivers
v0x11da0a0_0 .net "res", 0 0, L_0x1398410;  alias, 1 drivers
v0x11da140_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x11da290 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11d9670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11dbec0_0 .net "a", 0 0, L_0x13f1f30;  alias, 1 drivers
v0x11dbf80_0 .net "ab_out", 0 0, L_0x13961f0;  1 drivers
v0x11dc070_0 .net "b", 0 0, L_0x13f2cb0;  alias, 1 drivers
v0x11dc140_0 .net "c", 0 0, L_0x13f3cd0;  alias, 1 drivers
v0x11dc210_0 .net "cd_out", 0 0, L_0x13967a0;  1 drivers
v0x11dc350_0 .net "d", 0 0, L_0x13f50f0;  alias, 1 drivers
v0x11dc3f0_0 .net "res", 0 0, L_0x1396d50;  alias, 1 drivers
v0x11dc4e0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11dc5d0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11da540 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11da290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1395d70/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x1395d70 .delay 1 (1,1,1) L_0x1395d70/d;
L_0x1395f90/d .functor AND 1, L_0x13f1f30, L_0x1395d70, C4<1>, C4<1>;
L_0x1395f90 .delay 1 (3,3,3) L_0x1395f90/d;
L_0x13960a0/d .functor AND 1, L_0x13f2cb0, L_0x1406330, C4<1>, C4<1>;
L_0x13960a0 .delay 1 (3,3,3) L_0x13960a0/d;
L_0x13961f0/d .functor OR 1, L_0x1395f90, L_0x13960a0, C4<0>, C4<0>;
L_0x13961f0 .delay 1 (3,3,3) L_0x13961f0/d;
v0x11da790_0 .net "a", 0 0, L_0x13f1f30;  alias, 1 drivers
v0x11da870_0 .net "a_out", 0 0, L_0x1395f90;  1 drivers
v0x11da930_0 .net "b", 0 0, L_0x13f2cb0;  alias, 1 drivers
v0x11daa00_0 .net "b_out", 0 0, L_0x13960a0;  1 drivers
v0x11daac0_0 .net "not_sel", 0 0, L_0x1395d70;  1 drivers
v0x11dabd0_0 .net "res", 0 0, L_0x13961f0;  alias, 1 drivers
v0x11dac90_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11dadd0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11da290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13963a0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13963a0 .delay 1 (1,1,1) L_0x13963a0/d;
L_0x13964b0/d .functor AND 1, L_0x13f3cd0, L_0x13963a0, C4<1>, C4<1>;
L_0x13964b0 .delay 1 (3,3,3) L_0x13964b0/d;
L_0x1396650/d .functor AND 1, L_0x13f50f0, L_0x1406330, C4<1>, C4<1>;
L_0x1396650 .delay 1 (3,3,3) L_0x1396650/d;
L_0x13967a0/d .functor OR 1, L_0x13964b0, L_0x1396650, C4<0>, C4<0>;
L_0x13967a0 .delay 1 (3,3,3) L_0x13967a0/d;
v0x11db040_0 .net "a", 0 0, L_0x13f3cd0;  alias, 1 drivers
v0x11db100_0 .net "a_out", 0 0, L_0x13964b0;  1 drivers
v0x11db1c0_0 .net "b", 0 0, L_0x13f50f0;  alias, 1 drivers
v0x11db290_0 .net "b_out", 0 0, L_0x1396650;  1 drivers
v0x11db350_0 .net "not_sel", 0 0, L_0x13963a0;  1 drivers
v0x11db460_0 .net "res", 0 0, L_0x13967a0;  alias, 1 drivers
v0x11db520_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11db650 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11da290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1396950/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x1396950 .delay 1 (1,1,1) L_0x1396950/d;
L_0x1396a60/d .functor AND 1, L_0x13961f0, L_0x1396950, C4<1>, C4<1>;
L_0x1396a60 .delay 1 (3,3,3) L_0x1396a60/d;
L_0x1396c00/d .functor AND 1, L_0x13967a0, L_0x1406290, C4<1>, C4<1>;
L_0x1396c00 .delay 1 (3,3,3) L_0x1396c00/d;
L_0x1396d50/d .functor OR 1, L_0x1396a60, L_0x1396c00, C4<0>, C4<0>;
L_0x1396d50 .delay 1 (3,3,3) L_0x1396d50/d;
v0x11db8d0_0 .net "a", 0 0, L_0x13961f0;  alias, 1 drivers
v0x11db9a0_0 .net "a_out", 0 0, L_0x1396a60;  1 drivers
v0x11dba40_0 .net "b", 0 0, L_0x13967a0;  alias, 1 drivers
v0x11dbb40_0 .net "b_out", 0 0, L_0x1396c00;  1 drivers
v0x11dbbe0_0 .net "not_sel", 0 0, L_0x1396950;  1 drivers
v0x11dbcd0_0 .net "res", 0 0, L_0x1396d50;  alias, 1 drivers
v0x11dbd70_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11dc690 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11d9670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11de260_0 .net "a", 0 0, L_0x13f6bc0;  alias, 1 drivers
v0x11de320_0 .net "ab_out", 0 0, L_0x1397340;  1 drivers
v0x11de410_0 .net "b", 0 0, L_0x13f8880;  alias, 1 drivers
v0x11de4e0_0 .net "c", 0 0, L_0x13fab50;  alias, 1 drivers
v0x11de5b0_0 .net "cd_out", 0 0, L_0x13978f0;  1 drivers
v0x11de6f0_0 .net "d", 0 0, L_0x13fd220;  alias, 1 drivers
v0x11de790_0 .net "res", 0 0, L_0x1397ea0;  alias, 1 drivers
v0x11de880_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11de920_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11dc8d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11dc690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1396f40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x1396f40 .delay 1 (1,1,1) L_0x1396f40/d;
L_0x1397050/d .functor AND 1, L_0x13f6bc0, L_0x1396f40, C4<1>, C4<1>;
L_0x1397050 .delay 1 (3,3,3) L_0x1397050/d;
L_0x13971f0/d .functor AND 1, L_0x13f8880, L_0x1406330, C4<1>, C4<1>;
L_0x13971f0 .delay 1 (3,3,3) L_0x13971f0/d;
L_0x1397340/d .functor OR 1, L_0x1397050, L_0x13971f0, C4<0>, C4<0>;
L_0x1397340 .delay 1 (3,3,3) L_0x1397340/d;
v0x11dcb20_0 .net "a", 0 0, L_0x13f6bc0;  alias, 1 drivers
v0x11dcc00_0 .net "a_out", 0 0, L_0x1397050;  1 drivers
v0x11dccc0_0 .net "b", 0 0, L_0x13f8880;  alias, 1 drivers
v0x11dcd90_0 .net "b_out", 0 0, L_0x13971f0;  1 drivers
v0x11dce50_0 .net "not_sel", 0 0, L_0x1396f40;  1 drivers
v0x11dcf60_0 .net "res", 0 0, L_0x1397340;  alias, 1 drivers
v0x11dd020_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11dd140 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11dc690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13974f0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13974f0 .delay 1 (1,1,1) L_0x13974f0/d;
L_0x1397600/d .functor AND 1, L_0x13fab50, L_0x13974f0, C4<1>, C4<1>;
L_0x1397600 .delay 1 (3,3,3) L_0x1397600/d;
L_0x13977a0/d .functor AND 1, L_0x13fd220, L_0x1406330, C4<1>, C4<1>;
L_0x13977a0 .delay 1 (3,3,3) L_0x13977a0/d;
L_0x13978f0/d .functor OR 1, L_0x1397600, L_0x13977a0, C4<0>, C4<0>;
L_0x13978f0 .delay 1 (3,3,3) L_0x13978f0/d;
v0x11dd3b0_0 .net "a", 0 0, L_0x13fab50;  alias, 1 drivers
v0x11dd470_0 .net "a_out", 0 0, L_0x1397600;  1 drivers
v0x11dd530_0 .net "b", 0 0, L_0x13fd220;  alias, 1 drivers
v0x11dd600_0 .net "b_out", 0 0, L_0x13977a0;  1 drivers
v0x11dd6c0_0 .net "not_sel", 0 0, L_0x13974f0;  1 drivers
v0x11dd7d0_0 .net "res", 0 0, L_0x13978f0;  alias, 1 drivers
v0x11dd890_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11dda40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11dc690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1397aa0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x1397aa0 .delay 1 (1,1,1) L_0x1397aa0/d;
L_0x1397bb0/d .functor AND 1, L_0x1397340, L_0x1397aa0, C4<1>, C4<1>;
L_0x1397bb0 .delay 1 (3,3,3) L_0x1397bb0/d;
L_0x1397d50/d .functor AND 1, L_0x13978f0, L_0x1406290, C4<1>, C4<1>;
L_0x1397d50 .delay 1 (3,3,3) L_0x1397d50/d;
L_0x1397ea0/d .functor OR 1, L_0x1397bb0, L_0x1397d50, C4<0>, C4<0>;
L_0x1397ea0 .delay 1 (3,3,3) L_0x1397ea0/d;
v0x11ddc70_0 .net "a", 0 0, L_0x1397340;  alias, 1 drivers
v0x11ddd40_0 .net "a_out", 0 0, L_0x1397bb0;  1 drivers
v0x11ddde0_0 .net "b", 0 0, L_0x13978f0;  alias, 1 drivers
v0x11ddee0_0 .net "b_out", 0 0, L_0x1397d50;  1 drivers
v0x11ddf80_0 .net "not_sel", 0 0, L_0x1397aa0;  1 drivers
v0x11de070_0 .net "res", 0 0, L_0x1397ea0;  alias, 1 drivers
v0x11de110_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11df8c0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11d8970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11e4af0_0 .net "a", 0 0, L_0x13ffcf0;  alias, 1 drivers
v0x11e4bb0_0 .net "b", 0 0, L_0x1400610;  alias, 1 drivers
v0x11e4cc0_0 .net "c", 0 0, L_0x1401af0;  alias, 1 drivers
v0x11e4db0_0 .net "d", 0 0, L_0x14020c0;  alias, 1 drivers
v0x11e4ea0_0 .net "e", 0 0, L_0x1402d90;  alias, 1 drivers
v0x11e4fe0_0 .net "f", 0 0, L_0x1403ad0;  alias, 1 drivers
v0x11e50d0_0 .net "g", 0 0, L_0x14045e0;  alias, 1 drivers
v0x11e51c0_0 .net "h", 0 0, L_0x1405380;  alias, 1 drivers
v0x11e52b0_0 .net "res", 0 0, L_0x1253330;  alias, 1 drivers
v0x11e5350_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11e53f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x11e5490_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x11e5530_0 .net "x", 0 0, L_0x1399560;  1 drivers
v0x11e55d0_0 .net "y", 0 0, L_0x1252da0;  1 drivers
S_0x11dfb80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11df8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1252f90/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x1252f90 .delay 1 (1,1,1) L_0x1252f90/d;
L_0x12530a0/d .functor AND 1, L_0x1399560, L_0x1252f90, C4<1>, C4<1>;
L_0x12530a0 .delay 1 (3,3,3) L_0x12530a0/d;
L_0x1253220/d .functor AND 1, L_0x1252da0, L_0x1405fe0, C4<1>, C4<1>;
L_0x1253220 .delay 1 (3,3,3) L_0x1253220/d;
L_0x1253330/d .functor OR 1, L_0x12530a0, L_0x1253220, C4<0>, C4<0>;
L_0x1253330 .delay 1 (3,3,3) L_0x1253330/d;
v0x11dfdd0_0 .net "a", 0 0, L_0x1399560;  alias, 1 drivers
v0x11dfeb0_0 .net "a_out", 0 0, L_0x12530a0;  1 drivers
v0x11dff70_0 .net "b", 0 0, L_0x1252da0;  alias, 1 drivers
v0x11e0010_0 .net "b_out", 0 0, L_0x1253220;  1 drivers
v0x11e00d0_0 .net "not_sel", 0 0, L_0x1252f90;  1 drivers
v0x11e01e0_0 .net "res", 0 0, L_0x1253330;  alias, 1 drivers
v0x11e0280_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x11e03d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11df8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11e1e60_0 .net "a", 0 0, L_0x13ffcf0;  alias, 1 drivers
v0x11e1f20_0 .net "ab_out", 0 0, L_0x1398a00;  1 drivers
v0x11e2010_0 .net "b", 0 0, L_0x1400610;  alias, 1 drivers
v0x11e20e0_0 .net "c", 0 0, L_0x1401af0;  alias, 1 drivers
v0x11e21b0_0 .net "cd_out", 0 0, L_0x1398fb0;  1 drivers
v0x11e22f0_0 .net "d", 0 0, L_0x14020c0;  alias, 1 drivers
v0x11e2390_0 .net "res", 0 0, L_0x1399560;  alias, 1 drivers
v0x11e2480_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11e2520_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11e0680 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11e03d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1398600/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x1398600 .delay 1 (1,1,1) L_0x1398600/d;
L_0x1398710/d .functor AND 1, L_0x13ffcf0, L_0x1398600, C4<1>, C4<1>;
L_0x1398710 .delay 1 (3,3,3) L_0x1398710/d;
L_0x13988b0/d .functor AND 1, L_0x1400610, L_0x1406330, C4<1>, C4<1>;
L_0x13988b0 .delay 1 (3,3,3) L_0x13988b0/d;
L_0x1398a00/d .functor OR 1, L_0x1398710, L_0x13988b0, C4<0>, C4<0>;
L_0x1398a00 .delay 1 (3,3,3) L_0x1398a00/d;
v0x11e08d0_0 .net "a", 0 0, L_0x13ffcf0;  alias, 1 drivers
v0x11e09b0_0 .net "a_out", 0 0, L_0x1398710;  1 drivers
v0x11e0a70_0 .net "b", 0 0, L_0x1400610;  alias, 1 drivers
v0x11e0b10_0 .net "b_out", 0 0, L_0x13988b0;  1 drivers
v0x11e0bd0_0 .net "not_sel", 0 0, L_0x1398600;  1 drivers
v0x11e0ce0_0 .net "res", 0 0, L_0x1398a00;  alias, 1 drivers
v0x11e0da0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11e0ec0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11e03d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1398bb0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x1398bb0 .delay 1 (1,1,1) L_0x1398bb0/d;
L_0x1398cc0/d .functor AND 1, L_0x1401af0, L_0x1398bb0, C4<1>, C4<1>;
L_0x1398cc0 .delay 1 (3,3,3) L_0x1398cc0/d;
L_0x1398e60/d .functor AND 1, L_0x14020c0, L_0x1406330, C4<1>, C4<1>;
L_0x1398e60 .delay 1 (3,3,3) L_0x1398e60/d;
L_0x1398fb0/d .functor OR 1, L_0x1398cc0, L_0x1398e60, C4<0>, C4<0>;
L_0x1398fb0 .delay 1 (3,3,3) L_0x1398fb0/d;
v0x11e1130_0 .net "a", 0 0, L_0x1401af0;  alias, 1 drivers
v0x11e11f0_0 .net "a_out", 0 0, L_0x1398cc0;  1 drivers
v0x11e12b0_0 .net "b", 0 0, L_0x14020c0;  alias, 1 drivers
v0x11e1350_0 .net "b_out", 0 0, L_0x1398e60;  1 drivers
v0x11e1410_0 .net "not_sel", 0 0, L_0x1398bb0;  1 drivers
v0x11e1520_0 .net "res", 0 0, L_0x1398fb0;  alias, 1 drivers
v0x11e15e0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11e1700 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11e03d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1399160/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x1399160 .delay 1 (1,1,1) L_0x1399160/d;
L_0x1399270/d .functor AND 1, L_0x1398a00, L_0x1399160, C4<1>, C4<1>;
L_0x1399270 .delay 1 (3,3,3) L_0x1399270/d;
L_0x1399410/d .functor AND 1, L_0x1398fb0, L_0x1406290, C4<1>, C4<1>;
L_0x1399410 .delay 1 (3,3,3) L_0x1399410/d;
L_0x1399560/d .functor OR 1, L_0x1399270, L_0x1399410, C4<0>, C4<0>;
L_0x1399560 .delay 1 (3,3,3) L_0x1399560/d;
v0x11e1950_0 .net "a", 0 0, L_0x1398a00;  alias, 1 drivers
v0x11e19f0_0 .net "a_out", 0 0, L_0x1399270;  1 drivers
v0x11e1a90_0 .net "b", 0 0, L_0x1398fb0;  alias, 1 drivers
v0x11e1b30_0 .net "b_out", 0 0, L_0x1399410;  1 drivers
v0x11e1bd0_0 .net "not_sel", 0 0, L_0x1399160;  1 drivers
v0x11e1cc0_0 .net "res", 0 0, L_0x1399560;  alias, 1 drivers
v0x11e1d60_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11e2600 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11df8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11e4170_0 .net "a", 0 0, L_0x1402d90;  alias, 1 drivers
v0x11e4230_0 .net "ab_out", 0 0, L_0x1399b50;  1 drivers
v0x11e4320_0 .net "b", 0 0, L_0x1403ad0;  alias, 1 drivers
v0x11e43f0_0 .net "c", 0 0, L_0x14045e0;  alias, 1 drivers
v0x11e44c0_0 .net "cd_out", 0 0, L_0x12527d0;  1 drivers
v0x11e4600_0 .net "d", 0 0, L_0x1405380;  alias, 1 drivers
v0x11e46a0_0 .net "res", 0 0, L_0x1252da0;  alias, 1 drivers
v0x11e4790_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11e4830_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11e2840 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11e2600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1399750/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x1399750 .delay 1 (1,1,1) L_0x1399750/d;
L_0x1399860/d .functor AND 1, L_0x1402d90, L_0x1399750, C4<1>, C4<1>;
L_0x1399860 .delay 1 (3,3,3) L_0x1399860/d;
L_0x1399a00/d .functor AND 1, L_0x1403ad0, L_0x1406330, C4<1>, C4<1>;
L_0x1399a00 .delay 1 (3,3,3) L_0x1399a00/d;
L_0x1399b50/d .functor OR 1, L_0x1399860, L_0x1399a00, C4<0>, C4<0>;
L_0x1399b50 .delay 1 (3,3,3) L_0x1399b50/d;
v0x11e2a90_0 .net "a", 0 0, L_0x1402d90;  alias, 1 drivers
v0x11e2b70_0 .net "a_out", 0 0, L_0x1399860;  1 drivers
v0x11e2c30_0 .net "b", 0 0, L_0x1403ad0;  alias, 1 drivers
v0x11e2d00_0 .net "b_out", 0 0, L_0x1399a00;  1 drivers
v0x11e2dc0_0 .net "not_sel", 0 0, L_0x1399750;  1 drivers
v0x11e2ed0_0 .net "res", 0 0, L_0x1399b50;  alias, 1 drivers
v0x11e2f90_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11e30b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11e2600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1399d00/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x1399d00 .delay 1 (1,1,1) L_0x1399d00/d;
L_0x1399e10/d .functor AND 1, L_0x14045e0, L_0x1399d00, C4<1>, C4<1>;
L_0x1399e10 .delay 1 (3,3,3) L_0x1399e10/d;
L_0x1399fb0/d .functor AND 1, L_0x1405380, L_0x1406330, C4<1>, C4<1>;
L_0x1399fb0 .delay 1 (3,3,3) L_0x1399fb0/d;
L_0x12527d0/d .functor OR 1, L_0x1399e10, L_0x1399fb0, C4<0>, C4<0>;
L_0x12527d0 .delay 1 (3,3,3) L_0x12527d0/d;
v0x11e3320_0 .net "a", 0 0, L_0x14045e0;  alias, 1 drivers
v0x11e33e0_0 .net "a_out", 0 0, L_0x1399e10;  1 drivers
v0x11e34a0_0 .net "b", 0 0, L_0x1405380;  alias, 1 drivers
v0x11e3570_0 .net "b_out", 0 0, L_0x1399fb0;  1 drivers
v0x11e3630_0 .net "not_sel", 0 0, L_0x1399d00;  1 drivers
v0x11e3740_0 .net "res", 0 0, L_0x12527d0;  alias, 1 drivers
v0x11e3800_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11e3920 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11e2600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1252980/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x1252980 .delay 1 (1,1,1) L_0x1252980/d;
L_0x1252a90/d .functor AND 1, L_0x1399b50, L_0x1252980, C4<1>, C4<1>;
L_0x1252a90 .delay 1 (3,3,3) L_0x1252a90/d;
L_0x1252c50/d .functor AND 1, L_0x12527d0, L_0x1406290, C4<1>, C4<1>;
L_0x1252c50 .delay 1 (3,3,3) L_0x1252c50/d;
L_0x1252da0/d .functor OR 1, L_0x1252a90, L_0x1252c50, C4<0>, C4<0>;
L_0x1252da0 .delay 1 (3,3,3) L_0x1252da0/d;
v0x11e3ba0_0 .net "a", 0 0, L_0x1399b50;  alias, 1 drivers
v0x11e3c70_0 .net "a_out", 0 0, L_0x1252a90;  1 drivers
v0x11e3d10_0 .net "b", 0 0, L_0x12527d0;  alias, 1 drivers
v0x11e3e10_0 .net "b_out", 0 0, L_0x1252c50;  1 drivers
v0x11e3eb0_0 .net "not_sel", 0 0, L_0x1252980;  1 drivers
v0x11e3fa0_0 .net "res", 0 0, L_0x1252da0;  alias, 1 drivers
v0x11e4040_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11e6b80 .scope module, "mux_16_1_1b_0[1]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11f3b60_0 .net "a", 0 0, L_0x13f1fd0;  1 drivers
v0x11f3c20_0 .net "b", 0 0, L_0x13f2d50;  1 drivers
v0x11f3ce0_0 .net "c", 0 0, L_0x13f3d70;  1 drivers
v0x11f3d80_0 .net "d", 0 0, L_0x13f5190;  1 drivers
v0x11f3e20_0 .net "e", 0 0, L_0x13f6c60;  1 drivers
v0x11f3f10_0 .net "f", 0 0, L_0x13f8920;  1 drivers
v0x11f3fb0_0 .net "g", 0 0, L_0x13fabf0;  1 drivers
v0x11f4050_0 .net "h", 0 0, L_0x13fd2c0;  1 drivers
v0x11f40f0_0 .net "i", 0 0, L_0x13ffd90;  1 drivers
v0x11f4190_0 .net "j", 0 0, L_0x14006b0;  1 drivers
v0x11f4230_0 .net "k", 0 0, L_0x1401b90;  1 drivers
v0x11f42d0_0 .net "l", 0 0, L_0x1402860;  1 drivers
v0x11f4370_0 .net "m", 0 0, L_0x1402e30;  1 drivers
v0x11f4410_0 .net "n", 0 0, L_0x1403b70;  1 drivers
v0x11f44b0_0 .net "o", 0 0, L_0x1404680;  1 drivers
v0x11f4550_0 .net "p", 0 0, L_0x1405420;  1 drivers
v0x11f45f0_0 .net "res", 0 0, L_0x13a17c0;  1 drivers
v0x11f4690_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11f4730_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x11f47d0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x11f4870_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x11f4910_0 .net "x", 0 0, L_0x139ea40;  1 drivers
v0x11f49b0_0 .net "y", 0 0, L_0x13a1250;  1 drivers
S_0x11e6f50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11e6b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a1440/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13a1440 .delay 1 (1,1,1) L_0x13a1440/d;
L_0x13a1550/d .functor AND 1, L_0x139ea40, L_0x13a1440, C4<1>, C4<1>;
L_0x13a1550 .delay 1 (3,3,3) L_0x13a1550/d;
L_0x13a16b0/d .functor AND 1, L_0x13a1250, L_0x1405dd0, C4<1>, C4<1>;
L_0x13a16b0 .delay 1 (3,3,3) L_0x13a16b0/d;
L_0x13a17c0/d .functor OR 1, L_0x13a1550, L_0x13a16b0, C4<0>, C4<0>;
L_0x13a17c0 .delay 1 (3,3,3) L_0x13a17c0/d;
v0x11e70e0_0 .net "a", 0 0, L_0x139ea40;  alias, 1 drivers
v0x11e71c0_0 .net "a_out", 0 0, L_0x13a1550;  1 drivers
v0x11e7280_0 .net "b", 0 0, L_0x13a1250;  alias, 1 drivers
v0x11e7320_0 .net "b_out", 0 0, L_0x13a16b0;  1 drivers
v0x11e73e0_0 .net "not_sel", 0 0, L_0x13a1440;  1 drivers
v0x11e74f0_0 .net "res", 0 0, L_0x13a17c0;  alias, 1 drivers
v0x11e75b0_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x11e7720 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11e6b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11ecbe0_0 .net "a", 0 0, L_0x13f1fd0;  alias, 1 drivers
v0x11ecca0_0 .net "b", 0 0, L_0x13f2d50;  alias, 1 drivers
v0x11ecdb0_0 .net "c", 0 0, L_0x13f3d70;  alias, 1 drivers
v0x11ecea0_0 .net "d", 0 0, L_0x13f5190;  alias, 1 drivers
v0x11ecf90_0 .net "e", 0 0, L_0x13f6c60;  alias, 1 drivers
v0x11ed0d0_0 .net "f", 0 0, L_0x13f8920;  alias, 1 drivers
v0x11ed1c0_0 .net "g", 0 0, L_0x13fabf0;  alias, 1 drivers
v0x11ed2b0_0 .net "h", 0 0, L_0x13fd2c0;  alias, 1 drivers
v0x11ed3a0_0 .net "res", 0 0, L_0x139ea40;  alias, 1 drivers
v0x11ed4d0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11ed570_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x11ed610_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x11ed6b0_0 .net "x", 0 0, L_0x139d380;  1 drivers
v0x11ed750_0 .net "y", 0 0, L_0x139e4d0;  1 drivers
S_0x11e7ac0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11e7720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139e6c0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x139e6c0 .delay 1 (1,1,1) L_0x139e6c0/d;
L_0x139e7d0/d .functor AND 1, L_0x139d380, L_0x139e6c0, C4<1>, C4<1>;
L_0x139e7d0 .delay 1 (3,3,3) L_0x139e7d0/d;
L_0x139e930/d .functor AND 1, L_0x139e4d0, L_0x1405fe0, C4<1>, C4<1>;
L_0x139e930 .delay 1 (3,3,3) L_0x139e930/d;
L_0x139ea40/d .functor OR 1, L_0x139e7d0, L_0x139e930, C4<0>, C4<0>;
L_0x139ea40 .delay 1 (3,3,3) L_0x139ea40/d;
v0x11e7d10_0 .net "a", 0 0, L_0x139d380;  alias, 1 drivers
v0x11e7df0_0 .net "a_out", 0 0, L_0x139e7d0;  1 drivers
v0x11e7eb0_0 .net "b", 0 0, L_0x139e4d0;  alias, 1 drivers
v0x11e7f50_0 .net "b_out", 0 0, L_0x139e930;  1 drivers
v0x11e8010_0 .net "not_sel", 0 0, L_0x139e6c0;  1 drivers
v0x11e8120_0 .net "res", 0 0, L_0x139ea40;  alias, 1 drivers
v0x11e81c0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x11e82c0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11e7720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11e9f90_0 .net "a", 0 0, L_0x13f1fd0;  alias, 1 drivers
v0x11ea050_0 .net "ab_out", 0 0, L_0x139c820;  1 drivers
v0x11ea140_0 .net "b", 0 0, L_0x13f2d50;  alias, 1 drivers
v0x11ea210_0 .net "c", 0 0, L_0x13f3d70;  alias, 1 drivers
v0x11ea2e0_0 .net "cd_out", 0 0, L_0x139cdd0;  1 drivers
v0x11ea420_0 .net "d", 0 0, L_0x13f5190;  alias, 1 drivers
v0x11ea4c0_0 .net "res", 0 0, L_0x139d380;  alias, 1 drivers
v0x11ea5b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11ea650_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11e8570 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11e82c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139c420/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x139c420 .delay 1 (1,1,1) L_0x139c420/d;
L_0x139c530/d .functor AND 1, L_0x13f1fd0, L_0x139c420, C4<1>, C4<1>;
L_0x139c530 .delay 1 (3,3,3) L_0x139c530/d;
L_0x139c6d0/d .functor AND 1, L_0x13f2d50, L_0x1406330, C4<1>, C4<1>;
L_0x139c6d0 .delay 1 (3,3,3) L_0x139c6d0/d;
L_0x139c820/d .functor OR 1, L_0x139c530, L_0x139c6d0, C4<0>, C4<0>;
L_0x139c820 .delay 1 (3,3,3) L_0x139c820/d;
v0x11e87c0_0 .net "a", 0 0, L_0x13f1fd0;  alias, 1 drivers
v0x11e88a0_0 .net "a_out", 0 0, L_0x139c530;  1 drivers
v0x11e8960_0 .net "b", 0 0, L_0x13f2d50;  alias, 1 drivers
v0x11e8a00_0 .net "b_out", 0 0, L_0x139c6d0;  1 drivers
v0x11e8ac0_0 .net "not_sel", 0 0, L_0x139c420;  1 drivers
v0x11e8bd0_0 .net "res", 0 0, L_0x139c820;  alias, 1 drivers
v0x11e8c90_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11e8db0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11e82c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139c9d0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x139c9d0 .delay 1 (1,1,1) L_0x139c9d0/d;
L_0x139cae0/d .functor AND 1, L_0x13f3d70, L_0x139c9d0, C4<1>, C4<1>;
L_0x139cae0 .delay 1 (3,3,3) L_0x139cae0/d;
L_0x139cc80/d .functor AND 1, L_0x13f5190, L_0x1406330, C4<1>, C4<1>;
L_0x139cc80 .delay 1 (3,3,3) L_0x139cc80/d;
L_0x139cdd0/d .functor OR 1, L_0x139cae0, L_0x139cc80, C4<0>, C4<0>;
L_0x139cdd0 .delay 1 (3,3,3) L_0x139cdd0/d;
v0x11e9020_0 .net "a", 0 0, L_0x13f3d70;  alias, 1 drivers
v0x11e90e0_0 .net "a_out", 0 0, L_0x139cae0;  1 drivers
v0x11e91a0_0 .net "b", 0 0, L_0x13f5190;  alias, 1 drivers
v0x11e9240_0 .net "b_out", 0 0, L_0x139cc80;  1 drivers
v0x11e9300_0 .net "not_sel", 0 0, L_0x139c9d0;  1 drivers
v0x11e9410_0 .net "res", 0 0, L_0x139cdd0;  alias, 1 drivers
v0x11e94d0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11e9800 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11e82c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139cf80/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x139cf80 .delay 1 (1,1,1) L_0x139cf80/d;
L_0x139d090/d .functor AND 1, L_0x139c820, L_0x139cf80, C4<1>, C4<1>;
L_0x139d090 .delay 1 (3,3,3) L_0x139d090/d;
L_0x139d230/d .functor AND 1, L_0x139cdd0, L_0x1406290, C4<1>, C4<1>;
L_0x139d230 .delay 1 (3,3,3) L_0x139d230/d;
L_0x139d380/d .functor OR 1, L_0x139d090, L_0x139d230, C4<0>, C4<0>;
L_0x139d380 .delay 1 (3,3,3) L_0x139d380/d;
v0x11e9a50_0 .net "a", 0 0, L_0x139c820;  alias, 1 drivers
v0x11e9af0_0 .net "a_out", 0 0, L_0x139d090;  1 drivers
v0x11e9b90_0 .net "b", 0 0, L_0x139cdd0;  alias, 1 drivers
v0x11e9c30_0 .net "b_out", 0 0, L_0x139d230;  1 drivers
v0x11e9cd0_0 .net "not_sel", 0 0, L_0x139cf80;  1 drivers
v0x11e9dc0_0 .net "res", 0 0, L_0x139d380;  alias, 1 drivers
v0x11e9e60_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11ea800 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11e7720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11ec370_0 .net "a", 0 0, L_0x13f6c60;  alias, 1 drivers
v0x11ec430_0 .net "ab_out", 0 0, L_0x139d970;  1 drivers
v0x11ec520_0 .net "b", 0 0, L_0x13f8920;  alias, 1 drivers
v0x11ec5f0_0 .net "c", 0 0, L_0x13fabf0;  alias, 1 drivers
v0x11ec6c0_0 .net "cd_out", 0 0, L_0x139df20;  1 drivers
v0x11ec800_0 .net "d", 0 0, L_0x13fd2c0;  alias, 1 drivers
v0x11ec8a0_0 .net "res", 0 0, L_0x139e4d0;  alias, 1 drivers
v0x11ec990_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11eca30_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11eaa40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11ea800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139d570/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x139d570 .delay 1 (1,1,1) L_0x139d570/d;
L_0x139d680/d .functor AND 1, L_0x13f6c60, L_0x139d570, C4<1>, C4<1>;
L_0x139d680 .delay 1 (3,3,3) L_0x139d680/d;
L_0x139d820/d .functor AND 1, L_0x13f8920, L_0x1406330, C4<1>, C4<1>;
L_0x139d820 .delay 1 (3,3,3) L_0x139d820/d;
L_0x139d970/d .functor OR 1, L_0x139d680, L_0x139d820, C4<0>, C4<0>;
L_0x139d970 .delay 1 (3,3,3) L_0x139d970/d;
v0x11eac90_0 .net "a", 0 0, L_0x13f6c60;  alias, 1 drivers
v0x11ead70_0 .net "a_out", 0 0, L_0x139d680;  1 drivers
v0x11eae30_0 .net "b", 0 0, L_0x13f8920;  alias, 1 drivers
v0x11eaf00_0 .net "b_out", 0 0, L_0x139d820;  1 drivers
v0x11eafc0_0 .net "not_sel", 0 0, L_0x139d570;  1 drivers
v0x11eb0d0_0 .net "res", 0 0, L_0x139d970;  alias, 1 drivers
v0x11eb190_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11eb2b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11ea800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139db20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x139db20 .delay 1 (1,1,1) L_0x139db20/d;
L_0x139dc30/d .functor AND 1, L_0x13fabf0, L_0x139db20, C4<1>, C4<1>;
L_0x139dc30 .delay 1 (3,3,3) L_0x139dc30/d;
L_0x139ddd0/d .functor AND 1, L_0x13fd2c0, L_0x1406330, C4<1>, C4<1>;
L_0x139ddd0 .delay 1 (3,3,3) L_0x139ddd0/d;
L_0x139df20/d .functor OR 1, L_0x139dc30, L_0x139ddd0, C4<0>, C4<0>;
L_0x139df20 .delay 1 (3,3,3) L_0x139df20/d;
v0x11eb520_0 .net "a", 0 0, L_0x13fabf0;  alias, 1 drivers
v0x11eb5e0_0 .net "a_out", 0 0, L_0x139dc30;  1 drivers
v0x11eb6a0_0 .net "b", 0 0, L_0x13fd2c0;  alias, 1 drivers
v0x11eb770_0 .net "b_out", 0 0, L_0x139ddd0;  1 drivers
v0x11eb830_0 .net "not_sel", 0 0, L_0x139db20;  1 drivers
v0x11eb940_0 .net "res", 0 0, L_0x139df20;  alias, 1 drivers
v0x11eba00_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11ebb20 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11ea800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139e0d0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x139e0d0 .delay 1 (1,1,1) L_0x139e0d0/d;
L_0x139e1e0/d .functor AND 1, L_0x139d970, L_0x139e0d0, C4<1>, C4<1>;
L_0x139e1e0 .delay 1 (3,3,3) L_0x139e1e0/d;
L_0x139e380/d .functor AND 1, L_0x139df20, L_0x1406290, C4<1>, C4<1>;
L_0x139e380 .delay 1 (3,3,3) L_0x139e380/d;
L_0x139e4d0/d .functor OR 1, L_0x139e1e0, L_0x139e380, C4<0>, C4<0>;
L_0x139e4d0 .delay 1 (3,3,3) L_0x139e4d0/d;
v0x11ebda0_0 .net "a", 0 0, L_0x139d970;  alias, 1 drivers
v0x11ebe70_0 .net "a_out", 0 0, L_0x139e1e0;  1 drivers
v0x11ebf10_0 .net "b", 0 0, L_0x139df20;  alias, 1 drivers
v0x11ec010_0 .net "b_out", 0 0, L_0x139e380;  1 drivers
v0x11ec0b0_0 .net "not_sel", 0 0, L_0x139e0d0;  1 drivers
v0x11ec1a0_0 .net "res", 0 0, L_0x139e4d0;  alias, 1 drivers
v0x11ec240_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11ed9a0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11e6b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11f2da0_0 .net "a", 0 0, L_0x13ffd90;  alias, 1 drivers
v0x11f2e60_0 .net "b", 0 0, L_0x14006b0;  alias, 1 drivers
v0x11f2f70_0 .net "c", 0 0, L_0x1401b90;  alias, 1 drivers
v0x11f3060_0 .net "d", 0 0, L_0x1402860;  alias, 1 drivers
v0x11f3150_0 .net "e", 0 0, L_0x1402e30;  alias, 1 drivers
v0x11f3290_0 .net "f", 0 0, L_0x1403b70;  alias, 1 drivers
v0x11f3380_0 .net "g", 0 0, L_0x1404680;  alias, 1 drivers
v0x11f3470_0 .net "h", 0 0, L_0x1405420;  alias, 1 drivers
v0x11f3560_0 .net "res", 0 0, L_0x13a1250;  alias, 1 drivers
v0x11f3690_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11f3730_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x11f37d0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x11f3870_0 .net "x", 0 0, L_0x139fb90;  1 drivers
v0x11f3910_0 .net "y", 0 0, L_0x13a0ce0;  1 drivers
S_0x11edcb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11ed9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a0ed0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13a0ed0 .delay 1 (1,1,1) L_0x13a0ed0/d;
L_0x13a0fe0/d .functor AND 1, L_0x139fb90, L_0x13a0ed0, C4<1>, C4<1>;
L_0x13a0fe0 .delay 1 (3,3,3) L_0x13a0fe0/d;
L_0x13a1140/d .functor AND 1, L_0x13a0ce0, L_0x1405fe0, C4<1>, C4<1>;
L_0x13a1140 .delay 1 (3,3,3) L_0x13a1140/d;
L_0x13a1250/d .functor OR 1, L_0x13a0fe0, L_0x13a1140, C4<0>, C4<0>;
L_0x13a1250 .delay 1 (3,3,3) L_0x13a1250/d;
v0x11edf00_0 .net "a", 0 0, L_0x139fb90;  alias, 1 drivers
v0x11edfe0_0 .net "a_out", 0 0, L_0x13a0fe0;  1 drivers
v0x11ee0a0_0 .net "b", 0 0, L_0x13a0ce0;  alias, 1 drivers
v0x11ee140_0 .net "b_out", 0 0, L_0x13a1140;  1 drivers
v0x11ee200_0 .net "not_sel", 0 0, L_0x13a0ed0;  1 drivers
v0x11ee310_0 .net "res", 0 0, L_0x13a1250;  alias, 1 drivers
v0x11ee3b0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x11ee4b0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11ed9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11f0150_0 .net "a", 0 0, L_0x13ffd90;  alias, 1 drivers
v0x11f0210_0 .net "ab_out", 0 0, L_0x139f030;  1 drivers
v0x11f0300_0 .net "b", 0 0, L_0x14006b0;  alias, 1 drivers
v0x11f03d0_0 .net "c", 0 0, L_0x1401b90;  alias, 1 drivers
v0x11f04a0_0 .net "cd_out", 0 0, L_0x139f5e0;  1 drivers
v0x11f05e0_0 .net "d", 0 0, L_0x1402860;  alias, 1 drivers
v0x11f0680_0 .net "res", 0 0, L_0x139fb90;  alias, 1 drivers
v0x11f0770_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11f0810_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11ee760 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11ee4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139ec30/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x139ec30 .delay 1 (1,1,1) L_0x139ec30/d;
L_0x139ed40/d .functor AND 1, L_0x13ffd90, L_0x139ec30, C4<1>, C4<1>;
L_0x139ed40 .delay 1 (3,3,3) L_0x139ed40/d;
L_0x139eee0/d .functor AND 1, L_0x14006b0, L_0x1406330, C4<1>, C4<1>;
L_0x139eee0 .delay 1 (3,3,3) L_0x139eee0/d;
L_0x139f030/d .functor OR 1, L_0x139ed40, L_0x139eee0, C4<0>, C4<0>;
L_0x139f030 .delay 1 (3,3,3) L_0x139f030/d;
v0x11ee9b0_0 .net "a", 0 0, L_0x13ffd90;  alias, 1 drivers
v0x11eea90_0 .net "a_out", 0 0, L_0x139ed40;  1 drivers
v0x11eeb50_0 .net "b", 0 0, L_0x14006b0;  alias, 1 drivers
v0x11eebf0_0 .net "b_out", 0 0, L_0x139eee0;  1 drivers
v0x11eecb0_0 .net "not_sel", 0 0, L_0x139ec30;  1 drivers
v0x11eedc0_0 .net "res", 0 0, L_0x139f030;  alias, 1 drivers
v0x11eee80_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11eefa0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11ee4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139f1e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x139f1e0 .delay 1 (1,1,1) L_0x139f1e0/d;
L_0x139f2f0/d .functor AND 1, L_0x1401b90, L_0x139f1e0, C4<1>, C4<1>;
L_0x139f2f0 .delay 1 (3,3,3) L_0x139f2f0/d;
L_0x139f490/d .functor AND 1, L_0x1402860, L_0x1406330, C4<1>, C4<1>;
L_0x139f490 .delay 1 (3,3,3) L_0x139f490/d;
L_0x139f5e0/d .functor OR 1, L_0x139f2f0, L_0x139f490, C4<0>, C4<0>;
L_0x139f5e0 .delay 1 (3,3,3) L_0x139f5e0/d;
v0x11ef210_0 .net "a", 0 0, L_0x1401b90;  alias, 1 drivers
v0x11ef2d0_0 .net "a_out", 0 0, L_0x139f2f0;  1 drivers
v0x11ef390_0 .net "b", 0 0, L_0x1402860;  alias, 1 drivers
v0x11ef430_0 .net "b_out", 0 0, L_0x139f490;  1 drivers
v0x11ef4f0_0 .net "not_sel", 0 0, L_0x139f1e0;  1 drivers
v0x11ef600_0 .net "res", 0 0, L_0x139f5e0;  alias, 1 drivers
v0x11ef6c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11ef7e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11ee4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139f790/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x139f790 .delay 1 (1,1,1) L_0x139f790/d;
L_0x139f8a0/d .functor AND 1, L_0x139f030, L_0x139f790, C4<1>, C4<1>;
L_0x139f8a0 .delay 1 (3,3,3) L_0x139f8a0/d;
L_0x139fa40/d .functor AND 1, L_0x139f5e0, L_0x1406290, C4<1>, C4<1>;
L_0x139fa40 .delay 1 (3,3,3) L_0x139fa40/d;
L_0x139fb90/d .functor OR 1, L_0x139f8a0, L_0x139fa40, C4<0>, C4<0>;
L_0x139fb90 .delay 1 (3,3,3) L_0x139fb90/d;
v0x11efa30_0 .net "a", 0 0, L_0x139f030;  alias, 1 drivers
v0x11efad0_0 .net "a_out", 0 0, L_0x139f8a0;  1 drivers
v0x11efb70_0 .net "b", 0 0, L_0x139f5e0;  alias, 1 drivers
v0x11efc10_0 .net "b_out", 0 0, L_0x139fa40;  1 drivers
v0x11efcb0_0 .net "not_sel", 0 0, L_0x139f790;  1 drivers
v0x11efda0_0 .net "res", 0 0, L_0x139fb90;  alias, 1 drivers
v0x11efe40_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11f09c0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11ed9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11f2530_0 .net "a", 0 0, L_0x1402e30;  alias, 1 drivers
v0x11f25f0_0 .net "ab_out", 0 0, L_0x13a0180;  1 drivers
v0x11f26e0_0 .net "b", 0 0, L_0x1403b70;  alias, 1 drivers
v0x11f27b0_0 .net "c", 0 0, L_0x1404680;  alias, 1 drivers
v0x11f2880_0 .net "cd_out", 0 0, L_0x13a0730;  1 drivers
v0x11f29c0_0 .net "d", 0 0, L_0x1405420;  alias, 1 drivers
v0x11f2a60_0 .net "res", 0 0, L_0x13a0ce0;  alias, 1 drivers
v0x11f2b50_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11f2bf0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11f0c00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11f09c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x139fd80/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x139fd80 .delay 1 (1,1,1) L_0x139fd80/d;
L_0x139fe90/d .functor AND 1, L_0x1402e30, L_0x139fd80, C4<1>, C4<1>;
L_0x139fe90 .delay 1 (3,3,3) L_0x139fe90/d;
L_0x13a0030/d .functor AND 1, L_0x1403b70, L_0x1406330, C4<1>, C4<1>;
L_0x13a0030 .delay 1 (3,3,3) L_0x13a0030/d;
L_0x13a0180/d .functor OR 1, L_0x139fe90, L_0x13a0030, C4<0>, C4<0>;
L_0x13a0180 .delay 1 (3,3,3) L_0x13a0180/d;
v0x11f0e50_0 .net "a", 0 0, L_0x1402e30;  alias, 1 drivers
v0x11f0f30_0 .net "a_out", 0 0, L_0x139fe90;  1 drivers
v0x11f0ff0_0 .net "b", 0 0, L_0x1403b70;  alias, 1 drivers
v0x11f10c0_0 .net "b_out", 0 0, L_0x13a0030;  1 drivers
v0x11f1180_0 .net "not_sel", 0 0, L_0x139fd80;  1 drivers
v0x11f1290_0 .net "res", 0 0, L_0x13a0180;  alias, 1 drivers
v0x11f1350_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11f1470 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11f09c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a0330/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a0330 .delay 1 (1,1,1) L_0x13a0330/d;
L_0x13a0440/d .functor AND 1, L_0x1404680, L_0x13a0330, C4<1>, C4<1>;
L_0x13a0440 .delay 1 (3,3,3) L_0x13a0440/d;
L_0x13a05e0/d .functor AND 1, L_0x1405420, L_0x1406330, C4<1>, C4<1>;
L_0x13a05e0 .delay 1 (3,3,3) L_0x13a05e0/d;
L_0x13a0730/d .functor OR 1, L_0x13a0440, L_0x13a05e0, C4<0>, C4<0>;
L_0x13a0730 .delay 1 (3,3,3) L_0x13a0730/d;
v0x11f16e0_0 .net "a", 0 0, L_0x1404680;  alias, 1 drivers
v0x11f17a0_0 .net "a_out", 0 0, L_0x13a0440;  1 drivers
v0x11f1860_0 .net "b", 0 0, L_0x1405420;  alias, 1 drivers
v0x11f1930_0 .net "b_out", 0 0, L_0x13a05e0;  1 drivers
v0x11f19f0_0 .net "not_sel", 0 0, L_0x13a0330;  1 drivers
v0x11f1b00_0 .net "res", 0 0, L_0x13a0730;  alias, 1 drivers
v0x11f1bc0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11f1ce0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11f09c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a08e0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13a08e0 .delay 1 (1,1,1) L_0x13a08e0/d;
L_0x13a09f0/d .functor AND 1, L_0x13a0180, L_0x13a08e0, C4<1>, C4<1>;
L_0x13a09f0 .delay 1 (3,3,3) L_0x13a09f0/d;
L_0x13a0b90/d .functor AND 1, L_0x13a0730, L_0x1406290, C4<1>, C4<1>;
L_0x13a0b90 .delay 1 (3,3,3) L_0x13a0b90/d;
L_0x13a0ce0/d .functor OR 1, L_0x13a09f0, L_0x13a0b90, C4<0>, C4<0>;
L_0x13a0ce0 .delay 1 (3,3,3) L_0x13a0ce0/d;
v0x11f1f60_0 .net "a", 0 0, L_0x13a0180;  alias, 1 drivers
v0x11f2030_0 .net "a_out", 0 0, L_0x13a09f0;  1 drivers
v0x11f20d0_0 .net "b", 0 0, L_0x13a0730;  alias, 1 drivers
v0x11f21d0_0 .net "b_out", 0 0, L_0x13a0b90;  1 drivers
v0x11f2270_0 .net "not_sel", 0 0, L_0x13a08e0;  1 drivers
v0x11f2360_0 .net "res", 0 0, L_0x13a0ce0;  alias, 1 drivers
v0x11f2400_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11f4d40 .scope module, "mux_16_1_1b_0[2]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1201cd0_0 .net "a", 0 0, L_0x13f20c0;  1 drivers
v0x1201d90_0 .net "b", 0 0, L_0x13f2e90;  1 drivers
v0x1201e50_0 .net "c", 0 0, L_0x13f3f30;  1 drivers
v0x1201ef0_0 .net "d", 0 0, L_0x13f53d0;  1 drivers
v0x1201f90_0 .net "e", 0 0, L_0x13f6f20;  1 drivers
v0x1202080_0 .net "f", 0 0, L_0x13f8c60;  1 drivers
v0x1202120_0 .net "g", 0 0, L_0x13fafb0;  1 drivers
v0x12021c0_0 .net "h", 0 0, L_0x13fd700;  1 drivers
v0x1202260_0 .net "i", 0 0, L_0x1400250;  1 drivers
v0x1202390_0 .net "j", 0 0, L_0x1400750;  1 drivers
v0x1202430_0 .net "k", 0 0, L_0x14015e0;  1 drivers
v0x12024d0_0 .net "l", 0 0, L_0x14022d0;  1 drivers
v0x1202570_0 .net "m", 0 0, L_0x1403640;  1 drivers
v0x1202610_0 .net "n", 0 0, L_0x1403c10;  1 drivers
v0x12026b0_0 .net "o", 0 0, L_0x1404720;  1 drivers
v0x1202750_0 .net "p", 0 0, L_0x14054c0;  1 drivers
v0x12027f0_0 .net "res", 0 0, L_0x13a6d60;  1 drivers
v0x12029a0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1202a40_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1202ef0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1202f90_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x1203030_0 .net "x", 0 0, L_0x13a3fe0;  1 drivers
v0x12030d0_0 .net "y", 0 0, L_0x13a67f0;  1 drivers
S_0x11f50f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11f4d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a69e0/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13a69e0 .delay 1 (1,1,1) L_0x13a69e0/d;
L_0x13a6af0/d .functor AND 1, L_0x13a3fe0, L_0x13a69e0, C4<1>, C4<1>;
L_0x13a6af0 .delay 1 (3,3,3) L_0x13a6af0/d;
L_0x13a6c50/d .functor AND 1, L_0x13a67f0, L_0x1405dd0, C4<1>, C4<1>;
L_0x13a6c50 .delay 1 (3,3,3) L_0x13a6c50/d;
L_0x13a6d60/d .functor OR 1, L_0x13a6af0, L_0x13a6c50, C4<0>, C4<0>;
L_0x13a6d60 .delay 1 (3,3,3) L_0x13a6d60/d;
v0x11f52d0_0 .net "a", 0 0, L_0x13a3fe0;  alias, 1 drivers
v0x11f53b0_0 .net "a_out", 0 0, L_0x13a6af0;  1 drivers
v0x11f5470_0 .net "b", 0 0, L_0x13a67f0;  alias, 1 drivers
v0x11f5510_0 .net "b_out", 0 0, L_0x13a6c50;  1 drivers
v0x11f55d0_0 .net "not_sel", 0 0, L_0x13a69e0;  1 drivers
v0x11f56e0_0 .net "res", 0 0, L_0x13a6d60;  alias, 1 drivers
v0x11f57a0_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x11f58c0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11f4d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11faf60_0 .net "a", 0 0, L_0x13f20c0;  alias, 1 drivers
v0x11fb020_0 .net "b", 0 0, L_0x13f2e90;  alias, 1 drivers
v0x11fb130_0 .net "c", 0 0, L_0x13f3f30;  alias, 1 drivers
v0x11fb220_0 .net "d", 0 0, L_0x13f53d0;  alias, 1 drivers
v0x11fb310_0 .net "e", 0 0, L_0x13f6f20;  alias, 1 drivers
v0x11fb450_0 .net "f", 0 0, L_0x13f8c60;  alias, 1 drivers
v0x11fb540_0 .net "g", 0 0, L_0x13fafb0;  alias, 1 drivers
v0x11fb630_0 .net "h", 0 0, L_0x13fd700;  alias, 1 drivers
v0x11fb720_0 .net "res", 0 0, L_0x13a3fe0;  alias, 1 drivers
v0x11fb850_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11fb8f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x11fb990_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x11fba30_0 .net "x", 0 0, L_0x13a2920;  1 drivers
v0x11fbad0_0 .net "y", 0 0, L_0x13a3a70;  1 drivers
S_0x11f5c10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11f58c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a3c60/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13a3c60 .delay 1 (1,1,1) L_0x13a3c60/d;
L_0x13a3d70/d .functor AND 1, L_0x13a2920, L_0x13a3c60, C4<1>, C4<1>;
L_0x13a3d70 .delay 1 (3,3,3) L_0x13a3d70/d;
L_0x13a3ed0/d .functor AND 1, L_0x13a3a70, L_0x1405fe0, C4<1>, C4<1>;
L_0x13a3ed0 .delay 1 (3,3,3) L_0x13a3ed0/d;
L_0x13a3fe0/d .functor OR 1, L_0x13a3d70, L_0x13a3ed0, C4<0>, C4<0>;
L_0x13a3fe0 .delay 1 (3,3,3) L_0x13a3fe0/d;
v0x11f5e60_0 .net "a", 0 0, L_0x13a2920;  alias, 1 drivers
v0x11f5f40_0 .net "a_out", 0 0, L_0x13a3d70;  1 drivers
v0x11f6000_0 .net "b", 0 0, L_0x13a3a70;  alias, 1 drivers
v0x11f60a0_0 .net "b_out", 0 0, L_0x13a3ed0;  1 drivers
v0x11f6160_0 .net "not_sel", 0 0, L_0x13a3c60;  1 drivers
v0x11f6270_0 .net "res", 0 0, L_0x13a3fe0;  alias, 1 drivers
v0x11f6310_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x11f6410 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11f58c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11f7f00_0 .net "a", 0 0, L_0x13f20c0;  alias, 1 drivers
v0x11f7fc0_0 .net "ab_out", 0 0, L_0x13a1dc0;  1 drivers
v0x11f80b0_0 .net "b", 0 0, L_0x13f2e90;  alias, 1 drivers
v0x11f8180_0 .net "c", 0 0, L_0x13f3f30;  alias, 1 drivers
v0x11f8250_0 .net "cd_out", 0 0, L_0x13a2370;  1 drivers
v0x11f8390_0 .net "d", 0 0, L_0x13f53d0;  alias, 1 drivers
v0x11f8430_0 .net "res", 0 0, L_0x13a2920;  alias, 1 drivers
v0x11f8520_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11f89d0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11f66c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11f6410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a19c0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a19c0 .delay 1 (1,1,1) L_0x13a19c0/d;
L_0x13a1ad0/d .functor AND 1, L_0x13f20c0, L_0x13a19c0, C4<1>, C4<1>;
L_0x13a1ad0 .delay 1 (3,3,3) L_0x13a1ad0/d;
L_0x13a1c70/d .functor AND 1, L_0x13f2e90, L_0x1406330, C4<1>, C4<1>;
L_0x13a1c70 .delay 1 (3,3,3) L_0x13a1c70/d;
L_0x13a1dc0/d .functor OR 1, L_0x13a1ad0, L_0x13a1c70, C4<0>, C4<0>;
L_0x13a1dc0 .delay 1 (3,3,3) L_0x13a1dc0/d;
v0x11f6910_0 .net "a", 0 0, L_0x13f20c0;  alias, 1 drivers
v0x11f69f0_0 .net "a_out", 0 0, L_0x13a1ad0;  1 drivers
v0x11f6ab0_0 .net "b", 0 0, L_0x13f2e90;  alias, 1 drivers
v0x11f6b50_0 .net "b_out", 0 0, L_0x13a1c70;  1 drivers
v0x11f6c10_0 .net "not_sel", 0 0, L_0x13a19c0;  1 drivers
v0x11f6d20_0 .net "res", 0 0, L_0x13a1dc0;  alias, 1 drivers
v0x11f6de0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11f6f00 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11f6410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a1f70/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a1f70 .delay 1 (1,1,1) L_0x13a1f70/d;
L_0x13a2080/d .functor AND 1, L_0x13f3f30, L_0x13a1f70, C4<1>, C4<1>;
L_0x13a2080 .delay 1 (3,3,3) L_0x13a2080/d;
L_0x13a2220/d .functor AND 1, L_0x13f53d0, L_0x1406330, C4<1>, C4<1>;
L_0x13a2220 .delay 1 (3,3,3) L_0x13a2220/d;
L_0x13a2370/d .functor OR 1, L_0x13a2080, L_0x13a2220, C4<0>, C4<0>;
L_0x13a2370 .delay 1 (3,3,3) L_0x13a2370/d;
v0x11f7170_0 .net "a", 0 0, L_0x13f3f30;  alias, 1 drivers
v0x11f7230_0 .net "a_out", 0 0, L_0x13a2080;  1 drivers
v0x11f72f0_0 .net "b", 0 0, L_0x13f53d0;  alias, 1 drivers
v0x11f7390_0 .net "b_out", 0 0, L_0x13a2220;  1 drivers
v0x11f7450_0 .net "not_sel", 0 0, L_0x13a1f70;  1 drivers
v0x11f7560_0 .net "res", 0 0, L_0x13a2370;  alias, 1 drivers
v0x11f7620_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11f7740 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11f6410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a2520/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13a2520 .delay 1 (1,1,1) L_0x13a2520/d;
L_0x13a2630/d .functor AND 1, L_0x13a1dc0, L_0x13a2520, C4<1>, C4<1>;
L_0x13a2630 .delay 1 (3,3,3) L_0x13a2630/d;
L_0x13a27d0/d .functor AND 1, L_0x13a2370, L_0x1406290, C4<1>, C4<1>;
L_0x13a27d0 .delay 1 (3,3,3) L_0x13a27d0/d;
L_0x13a2920/d .functor OR 1, L_0x13a2630, L_0x13a27d0, C4<0>, C4<0>;
L_0x13a2920 .delay 1 (3,3,3) L_0x13a2920/d;
v0x11f7990_0 .net "a", 0 0, L_0x13a1dc0;  alias, 1 drivers
v0x11f7a30_0 .net "a_out", 0 0, L_0x13a2630;  1 drivers
v0x11f7ad0_0 .net "b", 0 0, L_0x13a2370;  alias, 1 drivers
v0x11f7ba0_0 .net "b_out", 0 0, L_0x13a27d0;  1 drivers
v0x11f7c40_0 .net "not_sel", 0 0, L_0x13a2520;  1 drivers
v0x11f7d30_0 .net "res", 0 0, L_0x13a2920;  alias, 1 drivers
v0x11f7dd0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11f8b80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11f58c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11fa6f0_0 .net "a", 0 0, L_0x13f6f20;  alias, 1 drivers
v0x11fa7b0_0 .net "ab_out", 0 0, L_0x13a2f10;  1 drivers
v0x11fa8a0_0 .net "b", 0 0, L_0x13f8c60;  alias, 1 drivers
v0x11fa970_0 .net "c", 0 0, L_0x13fafb0;  alias, 1 drivers
v0x11faa40_0 .net "cd_out", 0 0, L_0x13a34c0;  1 drivers
v0x11fab80_0 .net "d", 0 0, L_0x13fd700;  alias, 1 drivers
v0x11fac20_0 .net "res", 0 0, L_0x13a3a70;  alias, 1 drivers
v0x11fad10_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11fadb0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11f8dc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11f8b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a2b10/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a2b10 .delay 1 (1,1,1) L_0x13a2b10/d;
L_0x13a2c20/d .functor AND 1, L_0x13f6f20, L_0x13a2b10, C4<1>, C4<1>;
L_0x13a2c20 .delay 1 (3,3,3) L_0x13a2c20/d;
L_0x13a2dc0/d .functor AND 1, L_0x13f8c60, L_0x1406330, C4<1>, C4<1>;
L_0x13a2dc0 .delay 1 (3,3,3) L_0x13a2dc0/d;
L_0x13a2f10/d .functor OR 1, L_0x13a2c20, L_0x13a2dc0, C4<0>, C4<0>;
L_0x13a2f10 .delay 1 (3,3,3) L_0x13a2f10/d;
v0x11f9010_0 .net "a", 0 0, L_0x13f6f20;  alias, 1 drivers
v0x11f90f0_0 .net "a_out", 0 0, L_0x13a2c20;  1 drivers
v0x11f91b0_0 .net "b", 0 0, L_0x13f8c60;  alias, 1 drivers
v0x11f9280_0 .net "b_out", 0 0, L_0x13a2dc0;  1 drivers
v0x11f9340_0 .net "not_sel", 0 0, L_0x13a2b10;  1 drivers
v0x11f9450_0 .net "res", 0 0, L_0x13a2f10;  alias, 1 drivers
v0x11f9510_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11f9630 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11f8b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a30c0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a30c0 .delay 1 (1,1,1) L_0x13a30c0/d;
L_0x13a31d0/d .functor AND 1, L_0x13fafb0, L_0x13a30c0, C4<1>, C4<1>;
L_0x13a31d0 .delay 1 (3,3,3) L_0x13a31d0/d;
L_0x13a3370/d .functor AND 1, L_0x13fd700, L_0x1406330, C4<1>, C4<1>;
L_0x13a3370 .delay 1 (3,3,3) L_0x13a3370/d;
L_0x13a34c0/d .functor OR 1, L_0x13a31d0, L_0x13a3370, C4<0>, C4<0>;
L_0x13a34c0 .delay 1 (3,3,3) L_0x13a34c0/d;
v0x11f98a0_0 .net "a", 0 0, L_0x13fafb0;  alias, 1 drivers
v0x11f9960_0 .net "a_out", 0 0, L_0x13a31d0;  1 drivers
v0x11f9a20_0 .net "b", 0 0, L_0x13fd700;  alias, 1 drivers
v0x11f9af0_0 .net "b_out", 0 0, L_0x13a3370;  1 drivers
v0x11f9bb0_0 .net "not_sel", 0 0, L_0x13a30c0;  1 drivers
v0x11f9cc0_0 .net "res", 0 0, L_0x13a34c0;  alias, 1 drivers
v0x11f9d80_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11f9ea0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11f8b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a3670/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13a3670 .delay 1 (1,1,1) L_0x13a3670/d;
L_0x13a3780/d .functor AND 1, L_0x13a2f10, L_0x13a3670, C4<1>, C4<1>;
L_0x13a3780 .delay 1 (3,3,3) L_0x13a3780/d;
L_0x13a3920/d .functor AND 1, L_0x13a34c0, L_0x1406290, C4<1>, C4<1>;
L_0x13a3920 .delay 1 (3,3,3) L_0x13a3920/d;
L_0x13a3a70/d .functor OR 1, L_0x13a3780, L_0x13a3920, C4<0>, C4<0>;
L_0x13a3a70 .delay 1 (3,3,3) L_0x13a3a70/d;
v0x11fa120_0 .net "a", 0 0, L_0x13a2f10;  alias, 1 drivers
v0x11fa1f0_0 .net "a_out", 0 0, L_0x13a3780;  1 drivers
v0x11fa290_0 .net "b", 0 0, L_0x13a34c0;  alias, 1 drivers
v0x11fa390_0 .net "b_out", 0 0, L_0x13a3920;  1 drivers
v0x11fa430_0 .net "not_sel", 0 0, L_0x13a3670;  1 drivers
v0x11fa520_0 .net "res", 0 0, L_0x13a3a70;  alias, 1 drivers
v0x11fa5c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11fbd20 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11f4d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1200f10_0 .net "a", 0 0, L_0x1400250;  alias, 1 drivers
v0x1200fd0_0 .net "b", 0 0, L_0x1400750;  alias, 1 drivers
v0x12010e0_0 .net "c", 0 0, L_0x14015e0;  alias, 1 drivers
v0x12011d0_0 .net "d", 0 0, L_0x14022d0;  alias, 1 drivers
v0x12012c0_0 .net "e", 0 0, L_0x1403640;  alias, 1 drivers
v0x1201400_0 .net "f", 0 0, L_0x1403c10;  alias, 1 drivers
v0x12014f0_0 .net "g", 0 0, L_0x1404720;  alias, 1 drivers
v0x12015e0_0 .net "h", 0 0, L_0x14054c0;  alias, 1 drivers
v0x12016d0_0 .net "res", 0 0, L_0x13a67f0;  alias, 1 drivers
v0x1201800_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12018a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1201940_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12019e0_0 .net "x", 0 0, L_0x13a5130;  1 drivers
v0x1201a80_0 .net "y", 0 0, L_0x13a6280;  1 drivers
S_0x11fc030 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a6470/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13a6470 .delay 1 (1,1,1) L_0x13a6470/d;
L_0x13a6580/d .functor AND 1, L_0x13a5130, L_0x13a6470, C4<1>, C4<1>;
L_0x13a6580 .delay 1 (3,3,3) L_0x13a6580/d;
L_0x13a66e0/d .functor AND 1, L_0x13a6280, L_0x1405fe0, C4<1>, C4<1>;
L_0x13a66e0 .delay 1 (3,3,3) L_0x13a66e0/d;
L_0x13a67f0/d .functor OR 1, L_0x13a6580, L_0x13a66e0, C4<0>, C4<0>;
L_0x13a67f0 .delay 1 (3,3,3) L_0x13a67f0/d;
v0x11fc280_0 .net "a", 0 0, L_0x13a5130;  alias, 1 drivers
v0x11fc360_0 .net "a_out", 0 0, L_0x13a6580;  1 drivers
v0x11fc420_0 .net "b", 0 0, L_0x13a6280;  alias, 1 drivers
v0x11fc4c0_0 .net "b_out", 0 0, L_0x13a66e0;  1 drivers
v0x11fc580_0 .net "not_sel", 0 0, L_0x13a6470;  1 drivers
v0x11fc690_0 .net "res", 0 0, L_0x13a67f0;  alias, 1 drivers
v0x11fc730_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x11fc830 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11fe2c0_0 .net "a", 0 0, L_0x1400250;  alias, 1 drivers
v0x11fe380_0 .net "ab_out", 0 0, L_0x13a45d0;  1 drivers
v0x11fe470_0 .net "b", 0 0, L_0x1400750;  alias, 1 drivers
v0x11fe540_0 .net "c", 0 0, L_0x14015e0;  alias, 1 drivers
v0x11fe610_0 .net "cd_out", 0 0, L_0x13a4b80;  1 drivers
v0x11fe750_0 .net "d", 0 0, L_0x14022d0;  alias, 1 drivers
v0x11fe7f0_0 .net "res", 0 0, L_0x13a5130;  alias, 1 drivers
v0x11fe8e0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x11fe980_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11fcae0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11fc830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a41d0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a41d0 .delay 1 (1,1,1) L_0x13a41d0/d;
L_0x13a42e0/d .functor AND 1, L_0x1400250, L_0x13a41d0, C4<1>, C4<1>;
L_0x13a42e0 .delay 1 (3,3,3) L_0x13a42e0/d;
L_0x13a4480/d .functor AND 1, L_0x1400750, L_0x1406330, C4<1>, C4<1>;
L_0x13a4480 .delay 1 (3,3,3) L_0x13a4480/d;
L_0x13a45d0/d .functor OR 1, L_0x13a42e0, L_0x13a4480, C4<0>, C4<0>;
L_0x13a45d0 .delay 1 (3,3,3) L_0x13a45d0/d;
v0x11fcd30_0 .net "a", 0 0, L_0x1400250;  alias, 1 drivers
v0x11fce10_0 .net "a_out", 0 0, L_0x13a42e0;  1 drivers
v0x11fced0_0 .net "b", 0 0, L_0x1400750;  alias, 1 drivers
v0x11fcf70_0 .net "b_out", 0 0, L_0x13a4480;  1 drivers
v0x11fd030_0 .net "not_sel", 0 0, L_0x13a41d0;  1 drivers
v0x11fd140_0 .net "res", 0 0, L_0x13a45d0;  alias, 1 drivers
v0x11fd200_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11fd320 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11fc830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a4780/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a4780 .delay 1 (1,1,1) L_0x13a4780/d;
L_0x13a4890/d .functor AND 1, L_0x14015e0, L_0x13a4780, C4<1>, C4<1>;
L_0x13a4890 .delay 1 (3,3,3) L_0x13a4890/d;
L_0x13a4a30/d .functor AND 1, L_0x14022d0, L_0x1406330, C4<1>, C4<1>;
L_0x13a4a30 .delay 1 (3,3,3) L_0x13a4a30/d;
L_0x13a4b80/d .functor OR 1, L_0x13a4890, L_0x13a4a30, C4<0>, C4<0>;
L_0x13a4b80 .delay 1 (3,3,3) L_0x13a4b80/d;
v0x11fd590_0 .net "a", 0 0, L_0x14015e0;  alias, 1 drivers
v0x11fd650_0 .net "a_out", 0 0, L_0x13a4890;  1 drivers
v0x11fd710_0 .net "b", 0 0, L_0x14022d0;  alias, 1 drivers
v0x11fd7b0_0 .net "b_out", 0 0, L_0x13a4a30;  1 drivers
v0x11fd870_0 .net "not_sel", 0 0, L_0x13a4780;  1 drivers
v0x11fd980_0 .net "res", 0 0, L_0x13a4b80;  alias, 1 drivers
v0x11fda40_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11fdb60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11fc830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a4d30/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13a4d30 .delay 1 (1,1,1) L_0x13a4d30/d;
L_0x13a4e40/d .functor AND 1, L_0x13a45d0, L_0x13a4d30, C4<1>, C4<1>;
L_0x13a4e40 .delay 1 (3,3,3) L_0x13a4e40/d;
L_0x13a4fe0/d .functor AND 1, L_0x13a4b80, L_0x1406290, C4<1>, C4<1>;
L_0x13a4fe0 .delay 1 (3,3,3) L_0x13a4fe0/d;
L_0x13a5130/d .functor OR 1, L_0x13a4e40, L_0x13a4fe0, C4<0>, C4<0>;
L_0x13a5130 .delay 1 (3,3,3) L_0x13a5130/d;
v0x11fddb0_0 .net "a", 0 0, L_0x13a45d0;  alias, 1 drivers
v0x11fde50_0 .net "a_out", 0 0, L_0x13a4e40;  1 drivers
v0x11fdef0_0 .net "b", 0 0, L_0x13a4b80;  alias, 1 drivers
v0x11fdf90_0 .net "b_out", 0 0, L_0x13a4fe0;  1 drivers
v0x11fe030_0 .net "not_sel", 0 0, L_0x13a4d30;  1 drivers
v0x11fe120_0 .net "res", 0 0, L_0x13a5130;  alias, 1 drivers
v0x11fe1c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11feb30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12006a0_0 .net "a", 0 0, L_0x1403640;  alias, 1 drivers
v0x1200760_0 .net "ab_out", 0 0, L_0x13a5720;  1 drivers
v0x1200850_0 .net "b", 0 0, L_0x1403c10;  alias, 1 drivers
v0x1200920_0 .net "c", 0 0, L_0x1404720;  alias, 1 drivers
v0x12009f0_0 .net "cd_out", 0 0, L_0x13a5cd0;  1 drivers
v0x1200b30_0 .net "d", 0 0, L_0x14054c0;  alias, 1 drivers
v0x1200bd0_0 .net "res", 0 0, L_0x13a6280;  alias, 1 drivers
v0x1200cc0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1200d60_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x11fed70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11feb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a5320/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a5320 .delay 1 (1,1,1) L_0x13a5320/d;
L_0x13a5430/d .functor AND 1, L_0x1403640, L_0x13a5320, C4<1>, C4<1>;
L_0x13a5430 .delay 1 (3,3,3) L_0x13a5430/d;
L_0x13a55d0/d .functor AND 1, L_0x1403c10, L_0x1406330, C4<1>, C4<1>;
L_0x13a55d0 .delay 1 (3,3,3) L_0x13a55d0/d;
L_0x13a5720/d .functor OR 1, L_0x13a5430, L_0x13a55d0, C4<0>, C4<0>;
L_0x13a5720 .delay 1 (3,3,3) L_0x13a5720/d;
v0x11fefc0_0 .net "a", 0 0, L_0x1403640;  alias, 1 drivers
v0x11ff0a0_0 .net "a_out", 0 0, L_0x13a5430;  1 drivers
v0x11ff160_0 .net "b", 0 0, L_0x1403c10;  alias, 1 drivers
v0x11ff230_0 .net "b_out", 0 0, L_0x13a55d0;  1 drivers
v0x11ff2f0_0 .net "not_sel", 0 0, L_0x13a5320;  1 drivers
v0x11ff400_0 .net "res", 0 0, L_0x13a5720;  alias, 1 drivers
v0x11ff4c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11ff5e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11feb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a58d0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a58d0 .delay 1 (1,1,1) L_0x13a58d0/d;
L_0x13a59e0/d .functor AND 1, L_0x1404720, L_0x13a58d0, C4<1>, C4<1>;
L_0x13a59e0 .delay 1 (3,3,3) L_0x13a59e0/d;
L_0x13a5b80/d .functor AND 1, L_0x14054c0, L_0x1406330, C4<1>, C4<1>;
L_0x13a5b80 .delay 1 (3,3,3) L_0x13a5b80/d;
L_0x13a5cd0/d .functor OR 1, L_0x13a59e0, L_0x13a5b80, C4<0>, C4<0>;
L_0x13a5cd0 .delay 1 (3,3,3) L_0x13a5cd0/d;
v0x11ff850_0 .net "a", 0 0, L_0x1404720;  alias, 1 drivers
v0x11ff910_0 .net "a_out", 0 0, L_0x13a59e0;  1 drivers
v0x11ff9d0_0 .net "b", 0 0, L_0x14054c0;  alias, 1 drivers
v0x11ffaa0_0 .net "b_out", 0 0, L_0x13a5b80;  1 drivers
v0x11ffb60_0 .net "not_sel", 0 0, L_0x13a58d0;  1 drivers
v0x11ffc70_0 .net "res", 0 0, L_0x13a5cd0;  alias, 1 drivers
v0x11ffd30_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x11ffe50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11feb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a5e80/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13a5e80 .delay 1 (1,1,1) L_0x13a5e80/d;
L_0x13a5f90/d .functor AND 1, L_0x13a5720, L_0x13a5e80, C4<1>, C4<1>;
L_0x13a5f90 .delay 1 (3,3,3) L_0x13a5f90/d;
L_0x13a6130/d .functor AND 1, L_0x13a5cd0, L_0x1406290, C4<1>, C4<1>;
L_0x13a6130 .delay 1 (3,3,3) L_0x13a6130/d;
L_0x13a6280/d .functor OR 1, L_0x13a5f90, L_0x13a6130, C4<0>, C4<0>;
L_0x13a6280 .delay 1 (3,3,3) L_0x13a6280/d;
v0x12000d0_0 .net "a", 0 0, L_0x13a5720;  alias, 1 drivers
v0x12001a0_0 .net "a_out", 0 0, L_0x13a5f90;  1 drivers
v0x1200240_0 .net "b", 0 0, L_0x13a5cd0;  alias, 1 drivers
v0x1200340_0 .net "b_out", 0 0, L_0x13a6130;  1 drivers
v0x12003e0_0 .net "not_sel", 0 0, L_0x13a5e80;  1 drivers
v0x12004d0_0 .net "res", 0 0, L_0x13a6280;  alias, 1 drivers
v0x1200570_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12033e0 .scope module, "mux_16_1_1b_0[3]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x120ffd0_0 .net "a", 0 0, L_0x13f2160;  1 drivers
v0x1210090_0 .net "b", 0 0, L_0x13f2f30;  1 drivers
v0x1210150_0 .net "c", 0 0, L_0x13f3fd0;  1 drivers
v0x12101f0_0 .net "d", 0 0, L_0x13f5470;  1 drivers
v0x1210290_0 .net "e", 0 0, L_0x13f6fc0;  1 drivers
v0x1210380_0 .net "f", 0 0, L_0x13f8d00;  1 drivers
v0x1210420_0 .net "g", 0 0, L_0x13fb050;  1 drivers
v0x12104c0_0 .net "h", 0 0, L_0x13fd7a0;  1 drivers
v0x1210560_0 .net "i", 0 0, L_0x14002f0;  1 drivers
v0x1210690_0 .net "j", 0 0, L_0x1400930;  1 drivers
v0x1210730_0 .net "k", 0 0, L_0x1401680;  1 drivers
v0x12107d0_0 .net "l", 0 0, L_0x1402370;  1 drivers
v0x1210870_0 .net "m", 0 0, L_0x14036e0;  1 drivers
v0x1210910_0 .net "n", 0 0, L_0x1403cb0;  1 drivers
v0x12109b0_0 .net "o", 0 0, L_0x14047c0;  1 drivers
v0x1210a50_0 .net "p", 0 0, L_0x1405560;  1 drivers
v0x1210af0_0 .net "res", 0 0, L_0x13ac3a0;  1 drivers
v0x1210b90_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1210c30_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1210cd0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1210d70_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x1210e10_0 .net "x", 0 0, L_0x13a9580;  1 drivers
v0x1210eb0_0 .net "y", 0 0, L_0x13abde0;  1 drivers
S_0x1203790 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x12033e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ac000/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13ac000 .delay 1 (1,1,1) L_0x13ac000/d;
L_0x13ac110/d .functor AND 1, L_0x13a9580, L_0x13ac000, C4<1>, C4<1>;
L_0x13ac110 .delay 1 (3,3,3) L_0x13ac110/d;
L_0x13ac290/d .functor AND 1, L_0x13abde0, L_0x1405dd0, C4<1>, C4<1>;
L_0x13ac290 .delay 1 (3,3,3) L_0x13ac290/d;
L_0x13ac3a0/d .functor OR 1, L_0x13ac110, L_0x13ac290, C4<0>, C4<0>;
L_0x13ac3a0 .delay 1 (3,3,3) L_0x13ac3a0/d;
v0x1203990_0 .net "a", 0 0, L_0x13a9580;  alias, 1 drivers
v0x1203a70_0 .net "a_out", 0 0, L_0x13ac110;  1 drivers
v0x1203b30_0 .net "b", 0 0, L_0x13abde0;  alias, 1 drivers
v0x1203bd0_0 .net "b_out", 0 0, L_0x13ac290;  1 drivers
v0x1203c90_0 .net "not_sel", 0 0, L_0x13ac000;  1 drivers
v0x1203da0_0 .net "res", 0 0, L_0x13ac3a0;  alias, 1 drivers
v0x1203e60_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x1203f80 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x12033e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1209260_0 .net "a", 0 0, L_0x13f2160;  alias, 1 drivers
v0x1209320_0 .net "b", 0 0, L_0x13f2f30;  alias, 1 drivers
v0x1209430_0 .net "c", 0 0, L_0x13f3fd0;  alias, 1 drivers
v0x1209520_0 .net "d", 0 0, L_0x13f5470;  alias, 1 drivers
v0x1209610_0 .net "e", 0 0, L_0x13f6fc0;  alias, 1 drivers
v0x1209750_0 .net "f", 0 0, L_0x13f8d00;  alias, 1 drivers
v0x1209840_0 .net "g", 0 0, L_0x13fb050;  alias, 1 drivers
v0x1209930_0 .net "h", 0 0, L_0x13fd7a0;  alias, 1 drivers
v0x1209a20_0 .net "res", 0 0, L_0x13a9580;  alias, 1 drivers
v0x1209b50_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1209bf0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1209c90_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1209d30_0 .net "x", 0 0, L_0x13a7ec0;  1 drivers
v0x1209dd0_0 .net "y", 0 0, L_0x13a9010;  1 drivers
S_0x1204320 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1203f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a9200/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13a9200 .delay 1 (1,1,1) L_0x13a9200/d;
L_0x13a9310/d .functor AND 1, L_0x13a7ec0, L_0x13a9200, C4<1>, C4<1>;
L_0x13a9310 .delay 1 (3,3,3) L_0x13a9310/d;
L_0x13a9470/d .functor AND 1, L_0x13a9010, L_0x1405fe0, C4<1>, C4<1>;
L_0x13a9470 .delay 1 (3,3,3) L_0x13a9470/d;
L_0x13a9580/d .functor OR 1, L_0x13a9310, L_0x13a9470, C4<0>, C4<0>;
L_0x13a9580 .delay 1 (3,3,3) L_0x13a9580/d;
v0x1204570_0 .net "a", 0 0, L_0x13a7ec0;  alias, 1 drivers
v0x1204650_0 .net "a_out", 0 0, L_0x13a9310;  1 drivers
v0x1204710_0 .net "b", 0 0, L_0x13a9010;  alias, 1 drivers
v0x12047b0_0 .net "b_out", 0 0, L_0x13a9470;  1 drivers
v0x1204870_0 .net "not_sel", 0 0, L_0x13a9200;  1 drivers
v0x1204980_0 .net "res", 0 0, L_0x13a9580;  alias, 1 drivers
v0x1204a20_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1204b20 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1203f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12066a0_0 .net "a", 0 0, L_0x13f2160;  alias, 1 drivers
v0x1206760_0 .net "ab_out", 0 0, L_0x13a7360;  1 drivers
v0x1206850_0 .net "b", 0 0, L_0x13f2f30;  alias, 1 drivers
v0x1206920_0 .net "c", 0 0, L_0x13f3fd0;  alias, 1 drivers
v0x12069f0_0 .net "cd_out", 0 0, L_0x13a7910;  1 drivers
v0x1206b30_0 .net "d", 0 0, L_0x13f5470;  alias, 1 drivers
v0x1206bd0_0 .net "res", 0 0, L_0x13a7ec0;  alias, 1 drivers
v0x1206cc0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1206d60_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1204dd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1204b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a6f60/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a6f60 .delay 1 (1,1,1) L_0x13a6f60/d;
L_0x13a7070/d .functor AND 1, L_0x13f2160, L_0x13a6f60, C4<1>, C4<1>;
L_0x13a7070 .delay 1 (3,3,3) L_0x13a7070/d;
L_0x13a7210/d .functor AND 1, L_0x13f2f30, L_0x1406330, C4<1>, C4<1>;
L_0x13a7210 .delay 1 (3,3,3) L_0x13a7210/d;
L_0x13a7360/d .functor OR 1, L_0x13a7070, L_0x13a7210, C4<0>, C4<0>;
L_0x13a7360 .delay 1 (3,3,3) L_0x13a7360/d;
v0x1205020_0 .net "a", 0 0, L_0x13f2160;  alias, 1 drivers
v0x1205100_0 .net "a_out", 0 0, L_0x13a7070;  1 drivers
v0x12051c0_0 .net "b", 0 0, L_0x13f2f30;  alias, 1 drivers
v0x1205260_0 .net "b_out", 0 0, L_0x13a7210;  1 drivers
v0x1205320_0 .net "not_sel", 0 0, L_0x13a6f60;  1 drivers
v0x1205430_0 .net "res", 0 0, L_0x13a7360;  alias, 1 drivers
v0x12054f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1205610 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1204b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a7510/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a7510 .delay 1 (1,1,1) L_0x13a7510/d;
L_0x13a7620/d .functor AND 1, L_0x13f3fd0, L_0x13a7510, C4<1>, C4<1>;
L_0x13a7620 .delay 1 (3,3,3) L_0x13a7620/d;
L_0x13a77c0/d .functor AND 1, L_0x13f5470, L_0x1406330, C4<1>, C4<1>;
L_0x13a77c0 .delay 1 (3,3,3) L_0x13a77c0/d;
L_0x13a7910/d .functor OR 1, L_0x13a7620, L_0x13a77c0, C4<0>, C4<0>;
L_0x13a7910 .delay 1 (3,3,3) L_0x13a7910/d;
v0x1205880_0 .net "a", 0 0, L_0x13f3fd0;  alias, 1 drivers
v0x1205940_0 .net "a_out", 0 0, L_0x13a7620;  1 drivers
v0x1205a00_0 .net "b", 0 0, L_0x13f5470;  alias, 1 drivers
v0x1205aa0_0 .net "b_out", 0 0, L_0x13a77c0;  1 drivers
v0x1205b60_0 .net "not_sel", 0 0, L_0x13a7510;  1 drivers
v0x1205c70_0 .net "res", 0 0, L_0x13a7910;  alias, 1 drivers
v0x1205d30_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1205e50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1204b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a7ac0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13a7ac0 .delay 1 (1,1,1) L_0x13a7ac0/d;
L_0x13a7bd0/d .functor AND 1, L_0x13a7360, L_0x13a7ac0, C4<1>, C4<1>;
L_0x13a7bd0 .delay 1 (3,3,3) L_0x13a7bd0/d;
L_0x13a7d70/d .functor AND 1, L_0x13a7910, L_0x1406290, C4<1>, C4<1>;
L_0x13a7d70 .delay 1 (3,3,3) L_0x13a7d70/d;
L_0x13a7ec0/d .functor OR 1, L_0x13a7bd0, L_0x13a7d70, C4<0>, C4<0>;
L_0x13a7ec0 .delay 1 (3,3,3) L_0x13a7ec0/d;
v0x12060d0_0 .net "a", 0 0, L_0x13a7360;  alias, 1 drivers
v0x12061a0_0 .net "a_out", 0 0, L_0x13a7bd0;  1 drivers
v0x1206240_0 .net "b", 0 0, L_0x13a7910;  alias, 1 drivers
v0x1206340_0 .net "b_out", 0 0, L_0x13a7d70;  1 drivers
v0x12063e0_0 .net "not_sel", 0 0, L_0x13a7ac0;  1 drivers
v0x12064d0_0 .net "res", 0 0, L_0x13a7ec0;  alias, 1 drivers
v0x1206570_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1206e80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1203f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12089f0_0 .net "a", 0 0, L_0x13f6fc0;  alias, 1 drivers
v0x1208ab0_0 .net "ab_out", 0 0, L_0x13a84b0;  1 drivers
v0x1208ba0_0 .net "b", 0 0, L_0x13f8d00;  alias, 1 drivers
v0x1208c70_0 .net "c", 0 0, L_0x13fb050;  alias, 1 drivers
v0x1208d40_0 .net "cd_out", 0 0, L_0x13a8a60;  1 drivers
v0x1208e80_0 .net "d", 0 0, L_0x13fd7a0;  alias, 1 drivers
v0x1208f20_0 .net "res", 0 0, L_0x13a9010;  alias, 1 drivers
v0x1209010_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12090b0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12070c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1206e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a80b0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a80b0 .delay 1 (1,1,1) L_0x13a80b0/d;
L_0x13a81c0/d .functor AND 1, L_0x13f6fc0, L_0x13a80b0, C4<1>, C4<1>;
L_0x13a81c0 .delay 1 (3,3,3) L_0x13a81c0/d;
L_0x13a8360/d .functor AND 1, L_0x13f8d00, L_0x1406330, C4<1>, C4<1>;
L_0x13a8360 .delay 1 (3,3,3) L_0x13a8360/d;
L_0x13a84b0/d .functor OR 1, L_0x13a81c0, L_0x13a8360, C4<0>, C4<0>;
L_0x13a84b0 .delay 1 (3,3,3) L_0x13a84b0/d;
v0x1207310_0 .net "a", 0 0, L_0x13f6fc0;  alias, 1 drivers
v0x12073f0_0 .net "a_out", 0 0, L_0x13a81c0;  1 drivers
v0x12074b0_0 .net "b", 0 0, L_0x13f8d00;  alias, 1 drivers
v0x1207580_0 .net "b_out", 0 0, L_0x13a8360;  1 drivers
v0x1207640_0 .net "not_sel", 0 0, L_0x13a80b0;  1 drivers
v0x1207750_0 .net "res", 0 0, L_0x13a84b0;  alias, 1 drivers
v0x1207810_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1207930 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1206e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a8660/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a8660 .delay 1 (1,1,1) L_0x13a8660/d;
L_0x13a8770/d .functor AND 1, L_0x13fb050, L_0x13a8660, C4<1>, C4<1>;
L_0x13a8770 .delay 1 (3,3,3) L_0x13a8770/d;
L_0x13a8910/d .functor AND 1, L_0x13fd7a0, L_0x1406330, C4<1>, C4<1>;
L_0x13a8910 .delay 1 (3,3,3) L_0x13a8910/d;
L_0x13a8a60/d .functor OR 1, L_0x13a8770, L_0x13a8910, C4<0>, C4<0>;
L_0x13a8a60 .delay 1 (3,3,3) L_0x13a8a60/d;
v0x1207ba0_0 .net "a", 0 0, L_0x13fb050;  alias, 1 drivers
v0x1207c60_0 .net "a_out", 0 0, L_0x13a8770;  1 drivers
v0x1207d20_0 .net "b", 0 0, L_0x13fd7a0;  alias, 1 drivers
v0x1207df0_0 .net "b_out", 0 0, L_0x13a8910;  1 drivers
v0x1207eb0_0 .net "not_sel", 0 0, L_0x13a8660;  1 drivers
v0x1207fc0_0 .net "res", 0 0, L_0x13a8a60;  alias, 1 drivers
v0x1208080_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12081a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1206e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a8c10/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13a8c10 .delay 1 (1,1,1) L_0x13a8c10/d;
L_0x13a8d20/d .functor AND 1, L_0x13a84b0, L_0x13a8c10, C4<1>, C4<1>;
L_0x13a8d20 .delay 1 (3,3,3) L_0x13a8d20/d;
L_0x13a8ec0/d .functor AND 1, L_0x13a8a60, L_0x1406290, C4<1>, C4<1>;
L_0x13a8ec0 .delay 1 (3,3,3) L_0x13a8ec0/d;
L_0x13a9010/d .functor OR 1, L_0x13a8d20, L_0x13a8ec0, C4<0>, C4<0>;
L_0x13a9010 .delay 1 (3,3,3) L_0x13a9010/d;
v0x1208420_0 .net "a", 0 0, L_0x13a84b0;  alias, 1 drivers
v0x12084f0_0 .net "a_out", 0 0, L_0x13a8d20;  1 drivers
v0x1208590_0 .net "b", 0 0, L_0x13a8a60;  alias, 1 drivers
v0x1208690_0 .net "b_out", 0 0, L_0x13a8ec0;  1 drivers
v0x1208730_0 .net "not_sel", 0 0, L_0x13a8c10;  1 drivers
v0x1208820_0 .net "res", 0 0, L_0x13a9010;  alias, 1 drivers
v0x12088c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x120a020 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x12033e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x120f210_0 .net "a", 0 0, L_0x14002f0;  alias, 1 drivers
v0x120f2d0_0 .net "b", 0 0, L_0x1400930;  alias, 1 drivers
v0x120f3e0_0 .net "c", 0 0, L_0x1401680;  alias, 1 drivers
v0x120f4d0_0 .net "d", 0 0, L_0x1402370;  alias, 1 drivers
v0x120f5c0_0 .net "e", 0 0, L_0x14036e0;  alias, 1 drivers
v0x120f700_0 .net "f", 0 0, L_0x1403cb0;  alias, 1 drivers
v0x120f7f0_0 .net "g", 0 0, L_0x14047c0;  alias, 1 drivers
v0x120f8e0_0 .net "h", 0 0, L_0x1405560;  alias, 1 drivers
v0x120f9d0_0 .net "res", 0 0, L_0x13abde0;  alias, 1 drivers
v0x120fb00_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x120fba0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x120fc40_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x120fce0_0 .net "x", 0 0, L_0x13aa6d0;  1 drivers
v0x120fd80_0 .net "y", 0 0, L_0x13ab820;  1 drivers
S_0x120a330 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x120a020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13aba40/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13aba40 .delay 1 (1,1,1) L_0x13aba40/d;
L_0x13abb50/d .functor AND 1, L_0x13aa6d0, L_0x13aba40, C4<1>, C4<1>;
L_0x13abb50 .delay 1 (3,3,3) L_0x13abb50/d;
L_0x13abcd0/d .functor AND 1, L_0x13ab820, L_0x1405fe0, C4<1>, C4<1>;
L_0x13abcd0 .delay 1 (3,3,3) L_0x13abcd0/d;
L_0x13abde0/d .functor OR 1, L_0x13abb50, L_0x13abcd0, C4<0>, C4<0>;
L_0x13abde0 .delay 1 (3,3,3) L_0x13abde0/d;
v0x120a580_0 .net "a", 0 0, L_0x13aa6d0;  alias, 1 drivers
v0x120a660_0 .net "a_out", 0 0, L_0x13abb50;  1 drivers
v0x120a720_0 .net "b", 0 0, L_0x13ab820;  alias, 1 drivers
v0x120a7c0_0 .net "b_out", 0 0, L_0x13abcd0;  1 drivers
v0x120a880_0 .net "not_sel", 0 0, L_0x13aba40;  1 drivers
v0x120a990_0 .net "res", 0 0, L_0x13abde0;  alias, 1 drivers
v0x120aa30_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x120ab30 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x120a020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x120c5c0_0 .net "a", 0 0, L_0x14002f0;  alias, 1 drivers
v0x120c680_0 .net "ab_out", 0 0, L_0x13a9b70;  1 drivers
v0x120c770_0 .net "b", 0 0, L_0x1400930;  alias, 1 drivers
v0x120c840_0 .net "c", 0 0, L_0x1401680;  alias, 1 drivers
v0x120c910_0 .net "cd_out", 0 0, L_0x13aa120;  1 drivers
v0x120ca50_0 .net "d", 0 0, L_0x1402370;  alias, 1 drivers
v0x120caf0_0 .net "res", 0 0, L_0x13aa6d0;  alias, 1 drivers
v0x120cbe0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x120cc80_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x120ade0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x120ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a9770/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a9770 .delay 1 (1,1,1) L_0x13a9770/d;
L_0x13a9880/d .functor AND 1, L_0x14002f0, L_0x13a9770, C4<1>, C4<1>;
L_0x13a9880 .delay 1 (3,3,3) L_0x13a9880/d;
L_0x13a9a20/d .functor AND 1, L_0x1400930, L_0x1406330, C4<1>, C4<1>;
L_0x13a9a20 .delay 1 (3,3,3) L_0x13a9a20/d;
L_0x13a9b70/d .functor OR 1, L_0x13a9880, L_0x13a9a20, C4<0>, C4<0>;
L_0x13a9b70 .delay 1 (3,3,3) L_0x13a9b70/d;
v0x120b030_0 .net "a", 0 0, L_0x14002f0;  alias, 1 drivers
v0x120b110_0 .net "a_out", 0 0, L_0x13a9880;  1 drivers
v0x120b1d0_0 .net "b", 0 0, L_0x1400930;  alias, 1 drivers
v0x120b270_0 .net "b_out", 0 0, L_0x13a9a20;  1 drivers
v0x120b330_0 .net "not_sel", 0 0, L_0x13a9770;  1 drivers
v0x120b440_0 .net "res", 0 0, L_0x13a9b70;  alias, 1 drivers
v0x120b500_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x120b620 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x120ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13a9d20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13a9d20 .delay 1 (1,1,1) L_0x13a9d20/d;
L_0x13a9e30/d .functor AND 1, L_0x1401680, L_0x13a9d20, C4<1>, C4<1>;
L_0x13a9e30 .delay 1 (3,3,3) L_0x13a9e30/d;
L_0x13a9fd0/d .functor AND 1, L_0x1402370, L_0x1406330, C4<1>, C4<1>;
L_0x13a9fd0 .delay 1 (3,3,3) L_0x13a9fd0/d;
L_0x13aa120/d .functor OR 1, L_0x13a9e30, L_0x13a9fd0, C4<0>, C4<0>;
L_0x13aa120 .delay 1 (3,3,3) L_0x13aa120/d;
v0x120b890_0 .net "a", 0 0, L_0x1401680;  alias, 1 drivers
v0x120b950_0 .net "a_out", 0 0, L_0x13a9e30;  1 drivers
v0x120ba10_0 .net "b", 0 0, L_0x1402370;  alias, 1 drivers
v0x120bab0_0 .net "b_out", 0 0, L_0x13a9fd0;  1 drivers
v0x120bb70_0 .net "not_sel", 0 0, L_0x13a9d20;  1 drivers
v0x120bc80_0 .net "res", 0 0, L_0x13aa120;  alias, 1 drivers
v0x120bd40_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x120be60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x120ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13aa2d0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13aa2d0 .delay 1 (1,1,1) L_0x13aa2d0/d;
L_0x13aa3e0/d .functor AND 1, L_0x13a9b70, L_0x13aa2d0, C4<1>, C4<1>;
L_0x13aa3e0 .delay 1 (3,3,3) L_0x13aa3e0/d;
L_0x13aa580/d .functor AND 1, L_0x13aa120, L_0x1406290, C4<1>, C4<1>;
L_0x13aa580 .delay 1 (3,3,3) L_0x13aa580/d;
L_0x13aa6d0/d .functor OR 1, L_0x13aa3e0, L_0x13aa580, C4<0>, C4<0>;
L_0x13aa6d0 .delay 1 (3,3,3) L_0x13aa6d0/d;
v0x120c0b0_0 .net "a", 0 0, L_0x13a9b70;  alias, 1 drivers
v0x120c150_0 .net "a_out", 0 0, L_0x13aa3e0;  1 drivers
v0x120c1f0_0 .net "b", 0 0, L_0x13aa120;  alias, 1 drivers
v0x120c290_0 .net "b_out", 0 0, L_0x13aa580;  1 drivers
v0x120c330_0 .net "not_sel", 0 0, L_0x13aa2d0;  1 drivers
v0x120c420_0 .net "res", 0 0, L_0x13aa6d0;  alias, 1 drivers
v0x120c4c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x120ce30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x120a020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x120e9a0_0 .net "a", 0 0, L_0x14036e0;  alias, 1 drivers
v0x120ea60_0 .net "ab_out", 0 0, L_0x13aacc0;  1 drivers
v0x120eb50_0 .net "b", 0 0, L_0x1403cb0;  alias, 1 drivers
v0x120ec20_0 .net "c", 0 0, L_0x14047c0;  alias, 1 drivers
v0x120ecf0_0 .net "cd_out", 0 0, L_0x13ab270;  1 drivers
v0x120ee30_0 .net "d", 0 0, L_0x1405560;  alias, 1 drivers
v0x120eed0_0 .net "res", 0 0, L_0x13ab820;  alias, 1 drivers
v0x120efc0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x120f060_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x120d070 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x120ce30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13aa8c0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13aa8c0 .delay 1 (1,1,1) L_0x13aa8c0/d;
L_0x13aa9d0/d .functor AND 1, L_0x14036e0, L_0x13aa8c0, C4<1>, C4<1>;
L_0x13aa9d0 .delay 1 (3,3,3) L_0x13aa9d0/d;
L_0x13aab70/d .functor AND 1, L_0x1403cb0, L_0x1406330, C4<1>, C4<1>;
L_0x13aab70 .delay 1 (3,3,3) L_0x13aab70/d;
L_0x13aacc0/d .functor OR 1, L_0x13aa9d0, L_0x13aab70, C4<0>, C4<0>;
L_0x13aacc0 .delay 1 (3,3,3) L_0x13aacc0/d;
v0x120d2c0_0 .net "a", 0 0, L_0x14036e0;  alias, 1 drivers
v0x120d3a0_0 .net "a_out", 0 0, L_0x13aa9d0;  1 drivers
v0x120d460_0 .net "b", 0 0, L_0x1403cb0;  alias, 1 drivers
v0x120d530_0 .net "b_out", 0 0, L_0x13aab70;  1 drivers
v0x120d5f0_0 .net "not_sel", 0 0, L_0x13aa8c0;  1 drivers
v0x120d700_0 .net "res", 0 0, L_0x13aacc0;  alias, 1 drivers
v0x120d7c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x120d8e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x120ce30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13aae70/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13aae70 .delay 1 (1,1,1) L_0x13aae70/d;
L_0x13aaf80/d .functor AND 1, L_0x14047c0, L_0x13aae70, C4<1>, C4<1>;
L_0x13aaf80 .delay 1 (3,3,3) L_0x13aaf80/d;
L_0x13ab120/d .functor AND 1, L_0x1405560, L_0x1406330, C4<1>, C4<1>;
L_0x13ab120 .delay 1 (3,3,3) L_0x13ab120/d;
L_0x13ab270/d .functor OR 1, L_0x13aaf80, L_0x13ab120, C4<0>, C4<0>;
L_0x13ab270 .delay 1 (3,3,3) L_0x13ab270/d;
v0x120db50_0 .net "a", 0 0, L_0x14047c0;  alias, 1 drivers
v0x120dc10_0 .net "a_out", 0 0, L_0x13aaf80;  1 drivers
v0x120dcd0_0 .net "b", 0 0, L_0x1405560;  alias, 1 drivers
v0x120dda0_0 .net "b_out", 0 0, L_0x13ab120;  1 drivers
v0x120de60_0 .net "not_sel", 0 0, L_0x13aae70;  1 drivers
v0x120df70_0 .net "res", 0 0, L_0x13ab270;  alias, 1 drivers
v0x120e030_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x120e150 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x120ce30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ab420/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13ab420 .delay 1 (1,1,1) L_0x13ab420/d;
L_0x13ab530/d .functor AND 1, L_0x13aacc0, L_0x13ab420, C4<1>, C4<1>;
L_0x13ab530 .delay 1 (3,3,3) L_0x13ab530/d;
L_0x13ab6d0/d .functor AND 1, L_0x13ab270, L_0x1406290, C4<1>, C4<1>;
L_0x13ab6d0 .delay 1 (3,3,3) L_0x13ab6d0/d;
L_0x13ab820/d .functor OR 1, L_0x13ab530, L_0x13ab6d0, C4<0>, C4<0>;
L_0x13ab820 .delay 1 (3,3,3) L_0x13ab820/d;
v0x120e3d0_0 .net "a", 0 0, L_0x13aacc0;  alias, 1 drivers
v0x120e4a0_0 .net "a_out", 0 0, L_0x13ab530;  1 drivers
v0x120e540_0 .net "b", 0 0, L_0x13ab270;  alias, 1 drivers
v0x120e640_0 .net "b_out", 0 0, L_0x13ab6d0;  1 drivers
v0x120e6e0_0 .net "not_sel", 0 0, L_0x13ab420;  1 drivers
v0x120e7d0_0 .net "res", 0 0, L_0x13ab820;  alias, 1 drivers
v0x120e870_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1211240 .scope module, "mux_16_1_1b_0[4]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x121e620_0 .net "a", 0 0, L_0x13f22c0;  1 drivers
v0x121e6e0_0 .net "b", 0 0, L_0x13f2df0;  1 drivers
v0x121e7a0_0 .net "c", 0 0, L_0x13f3e10;  1 drivers
v0x121e840_0 .net "d", 0 0, L_0x13f56c0;  1 drivers
v0x121e8e0_0 .net "e", 0 0, L_0x13f7290;  1 drivers
v0x121e9d0_0 .net "f", 0 0, L_0x13f9050;  1 drivers
v0x121ea70_0 .net "g", 0 0, L_0x13fb420;  1 drivers
v0x121eb10_0 .net "h", 0 0, L_0x13fdbf0;  1 drivers
v0x121ebb0_0 .net "i", 0 0, L_0x13ffe30;  1 drivers
v0x121ece0_0 .net "j", 0 0, L_0x14009d0;  1 drivers
v0x121ed80_0 .net "k", 0 0, L_0x1401720;  1 drivers
v0x121ee20_0 .net "l", 0 0, L_0x1402410;  1 drivers
v0x121eec0_0 .net "m", 0 0, L_0x1403020;  1 drivers
v0x121ef60_0 .net "n", 0 0, L_0x1403d50;  1 drivers
v0x121f000_0 .net "o", 0 0, L_0x1404860;  1 drivers
v0x121f0a0_0 .net "p", 0 0, L_0x1405ea0;  1 drivers
v0x121f140_0 .net "res", 0 0, L_0x13b1dc0;  1 drivers
v0x121f2f0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x121f390_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x121f430_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x121f4d0_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x121f570_0 .net "x", 0 0, L_0x13aedc0;  1 drivers
v0x121f610_0 .net "y", 0 0, L_0x13b1800;  1 drivers
S_0x1211640 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1211240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b1a20/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13b1a20 .delay 1 (1,1,1) L_0x13b1a20/d;
L_0x13b1b30/d .functor AND 1, L_0x13aedc0, L_0x13b1a20, C4<1>, C4<1>;
L_0x13b1b30 .delay 1 (3,3,3) L_0x13b1b30/d;
L_0x13b1cb0/d .functor AND 1, L_0x13b1800, L_0x1405dd0, C4<1>, C4<1>;
L_0x13b1cb0 .delay 1 (3,3,3) L_0x13b1cb0/d;
L_0x13b1dc0/d .functor OR 1, L_0x13b1b30, L_0x13b1cb0, C4<0>, C4<0>;
L_0x13b1dc0 .delay 1 (3,3,3) L_0x13b1dc0/d;
v0x1211840_0 .net "a", 0 0, L_0x13aedc0;  alias, 1 drivers
v0x1211920_0 .net "a_out", 0 0, L_0x13b1b30;  1 drivers
v0x12119e0_0 .net "b", 0 0, L_0x13b1800;  alias, 1 drivers
v0x1211a80_0 .net "b_out", 0 0, L_0x13b1cb0;  1 drivers
v0x1211b40_0 .net "not_sel", 0 0, L_0x13b1a20;  1 drivers
v0x1211c50_0 .net "res", 0 0, L_0x13b1dc0;  alias, 1 drivers
v0x1211d10_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x1211f40 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1211240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x12178c0_0 .net "a", 0 0, L_0x13f22c0;  alias, 1 drivers
v0x1217980_0 .net "b", 0 0, L_0x13f2df0;  alias, 1 drivers
v0x1217a90_0 .net "c", 0 0, L_0x13f3e10;  alias, 1 drivers
v0x1217b80_0 .net "d", 0 0, L_0x13f56c0;  alias, 1 drivers
v0x1217c70_0 .net "e", 0 0, L_0x13f7290;  alias, 1 drivers
v0x1217db0_0 .net "f", 0 0, L_0x13f9050;  alias, 1 drivers
v0x1217ea0_0 .net "g", 0 0, L_0x13fb420;  alias, 1 drivers
v0x1217f90_0 .net "h", 0 0, L_0x13fdbf0;  alias, 1 drivers
v0x1218080_0 .net "res", 0 0, L_0x13aedc0;  alias, 1 drivers
v0x12181b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1218250_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12182f0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1218390_0 .net "x", 0 0, L_0x13ad5c0;  1 drivers
v0x1218430_0 .net "y", 0 0, L_0x13ae800;  1 drivers
S_0x12122c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1211f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13aea20/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13aea20 .delay 1 (1,1,1) L_0x13aea20/d;
L_0x13aeb30/d .functor AND 1, L_0x13ad5c0, L_0x13aea20, C4<1>, C4<1>;
L_0x13aeb30 .delay 1 (3,3,3) L_0x13aeb30/d;
L_0x13aecb0/d .functor AND 1, L_0x13ae800, L_0x1405fe0, C4<1>, C4<1>;
L_0x13aecb0 .delay 1 (3,3,3) L_0x13aecb0/d;
L_0x13aedc0/d .functor OR 1, L_0x13aeb30, L_0x13aecb0, C4<0>, C4<0>;
L_0x13aedc0 .delay 1 (3,3,3) L_0x13aedc0/d;
v0x1212510_0 .net "a", 0 0, L_0x13ad5c0;  alias, 1 drivers
v0x12125b0_0 .net "a_out", 0 0, L_0x13aeb30;  1 drivers
v0x1212670_0 .net "b", 0 0, L_0x13ae800;  alias, 1 drivers
v0x1212730_0 .net "b_out", 0 0, L_0x13aecb0;  1 drivers
v0x12127f0_0 .net "not_sel", 0 0, L_0x13aea20;  1 drivers
v0x1212900_0 .net "res", 0 0, L_0x13aedc0;  alias, 1 drivers
v0x12129a0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1212aa0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1211f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1214580_0 .net "a", 0 0, L_0x13f22c0;  alias, 1 drivers
v0x1214640_0 .net "ab_out", 0 0, L_0x13ac9c0;  1 drivers
v0x1214730_0 .net "b", 0 0, L_0x13f2df0;  alias, 1 drivers
v0x1214800_0 .net "c", 0 0, L_0x13f3e10;  alias, 1 drivers
v0x12148d0_0 .net "cd_out", 0 0, L_0x13acfc0;  1 drivers
v0x1214a10_0 .net "d", 0 0, L_0x13f56c0;  alias, 1 drivers
v0x1214ab0_0 .net "res", 0 0, L_0x13ad5c0;  alias, 1 drivers
v0x1214ba0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1214c40_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1212d50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1212aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ac5a0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ac5a0 .delay 1 (1,1,1) L_0x13ac5a0/d;
L_0x13ac6b0/d .functor AND 1, L_0x13f22c0, L_0x13ac5a0, C4<1>, C4<1>;
L_0x13ac6b0 .delay 1 (3,3,3) L_0x13ac6b0/d;
L_0x13ac870/d .functor AND 1, L_0x13f2df0, L_0x1406330, C4<1>, C4<1>;
L_0x13ac870 .delay 1 (3,3,3) L_0x13ac870/d;
L_0x13ac9c0/d .functor OR 1, L_0x13ac6b0, L_0x13ac870, C4<0>, C4<0>;
L_0x13ac9c0 .delay 1 (3,3,3) L_0x13ac9c0/d;
v0x1212fa0_0 .net "a", 0 0, L_0x13f22c0;  alias, 1 drivers
v0x1213080_0 .net "a_out", 0 0, L_0x13ac6b0;  1 drivers
v0x1213140_0 .net "b", 0 0, L_0x13f2df0;  alias, 1 drivers
v0x12131e0_0 .net "b_out", 0 0, L_0x13ac870;  1 drivers
v0x12132a0_0 .net "not_sel", 0 0, L_0x13ac5a0;  1 drivers
v0x12133b0_0 .net "res", 0 0, L_0x13ac9c0;  alias, 1 drivers
v0x1213470_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1213590 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1212aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13acba0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13acba0 .delay 1 (1,1,1) L_0x13acba0/d;
L_0x13accb0/d .functor AND 1, L_0x13f3e10, L_0x13acba0, C4<1>, C4<1>;
L_0x13accb0 .delay 1 (3,3,3) L_0x13accb0/d;
L_0x13ace70/d .functor AND 1, L_0x13f56c0, L_0x1406330, C4<1>, C4<1>;
L_0x13ace70 .delay 1 (3,3,3) L_0x13ace70/d;
L_0x13acfc0/d .functor OR 1, L_0x13accb0, L_0x13ace70, C4<0>, C4<0>;
L_0x13acfc0 .delay 1 (3,3,3) L_0x13acfc0/d;
v0x1213800_0 .net "a", 0 0, L_0x13f3e10;  alias, 1 drivers
v0x12138c0_0 .net "a_out", 0 0, L_0x13accb0;  1 drivers
v0x1213980_0 .net "b", 0 0, L_0x13f56c0;  alias, 1 drivers
v0x1213a20_0 .net "b_out", 0 0, L_0x13ace70;  1 drivers
v0x1213ae0_0 .net "not_sel", 0 0, L_0x13acba0;  1 drivers
v0x1213bf0_0 .net "res", 0 0, L_0x13acfc0;  alias, 1 drivers
v0x1213cb0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1213dd0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1212aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ad1a0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13ad1a0 .delay 1 (1,1,1) L_0x13ad1a0/d;
L_0x13ad2b0/d .functor AND 1, L_0x13ac9c0, L_0x13ad1a0, C4<1>, C4<1>;
L_0x13ad2b0 .delay 1 (3,3,3) L_0x13ad2b0/d;
L_0x13ad470/d .functor AND 1, L_0x13acfc0, L_0x1406290, C4<1>, C4<1>;
L_0x13ad470 .delay 1 (3,3,3) L_0x13ad470/d;
L_0x13ad5c0/d .functor OR 1, L_0x13ad2b0, L_0x13ad470, C4<0>, C4<0>;
L_0x13ad5c0 .delay 1 (3,3,3) L_0x13ad5c0/d;
v0x1214020_0 .net "a", 0 0, L_0x13ac9c0;  alias, 1 drivers
v0x12140c0_0 .net "a_out", 0 0, L_0x13ad2b0;  1 drivers
v0x1214160_0 .net "b", 0 0, L_0x13acfc0;  alias, 1 drivers
v0x1214230_0 .net "b_out", 0 0, L_0x13ad470;  1 drivers
v0x12142d0_0 .net "not_sel", 0 0, L_0x13ad1a0;  1 drivers
v0x12143c0_0 .net "res", 0 0, L_0x13ad5c0;  alias, 1 drivers
v0x1214460_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1214d60 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1211f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12170e0_0 .net "a", 0 0, L_0x13f7290;  alias, 1 drivers
v0x12171a0_0 .net "ab_out", 0 0, L_0x13adc00;  1 drivers
v0x1217290_0 .net "b", 0 0, L_0x13f9050;  alias, 1 drivers
v0x1217360_0 .net "c", 0 0, L_0x13fb420;  alias, 1 drivers
v0x1217430_0 .net "cd_out", 0 0, L_0x13ae200;  1 drivers
v0x1217570_0 .net "d", 0 0, L_0x13fdbf0;  alias, 1 drivers
v0x1217610_0 .net "res", 0 0, L_0x13ae800;  alias, 1 drivers
v0x1217700_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12177a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1214fa0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1214d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ad7e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ad7e0 .delay 1 (1,1,1) L_0x13ad7e0/d;
L_0x13ad8f0/d .functor AND 1, L_0x13f7290, L_0x13ad7e0, C4<1>, C4<1>;
L_0x13ad8f0 .delay 1 (3,3,3) L_0x13ad8f0/d;
L_0x13adab0/d .functor AND 1, L_0x13f9050, L_0x1406330, C4<1>, C4<1>;
L_0x13adab0 .delay 1 (3,3,3) L_0x13adab0/d;
L_0x13adc00/d .functor OR 1, L_0x13ad8f0, L_0x13adab0, C4<0>, C4<0>;
L_0x13adc00 .delay 1 (3,3,3) L_0x13adc00/d;
v0x12151f0_0 .net "a", 0 0, L_0x13f7290;  alias, 1 drivers
v0x12152d0_0 .net "a_out", 0 0, L_0x13ad8f0;  1 drivers
v0x1215390_0 .net "b", 0 0, L_0x13f9050;  alias, 1 drivers
v0x1215460_0 .net "b_out", 0 0, L_0x13adab0;  1 drivers
v0x1215520_0 .net "not_sel", 0 0, L_0x13ad7e0;  1 drivers
v0x1215630_0 .net "res", 0 0, L_0x13adc00;  alias, 1 drivers
v0x12156f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1215810 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1214d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13adde0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13adde0 .delay 1 (1,1,1) L_0x13adde0/d;
L_0x13adef0/d .functor AND 1, L_0x13fb420, L_0x13adde0, C4<1>, C4<1>;
L_0x13adef0 .delay 1 (3,3,3) L_0x13adef0/d;
L_0x13ae0b0/d .functor AND 1, L_0x13fdbf0, L_0x1406330, C4<1>, C4<1>;
L_0x13ae0b0 .delay 1 (3,3,3) L_0x13ae0b0/d;
L_0x13ae200/d .functor OR 1, L_0x13adef0, L_0x13ae0b0, C4<0>, C4<0>;
L_0x13ae200 .delay 1 (3,3,3) L_0x13ae200/d;
v0x1215a80_0 .net "a", 0 0, L_0x13fb420;  alias, 1 drivers
v0x1215b40_0 .net "a_out", 0 0, L_0x13adef0;  1 drivers
v0x1215c00_0 .net "b", 0 0, L_0x13fdbf0;  alias, 1 drivers
v0x1215cd0_0 .net "b_out", 0 0, L_0x13ae0b0;  1 drivers
v0x1215d90_0 .net "not_sel", 0 0, L_0x13adde0;  1 drivers
v0x1215ea0_0 .net "res", 0 0, L_0x13ae200;  alias, 1 drivers
v0x1215f60_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1216890 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1214d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ae3e0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13ae3e0 .delay 1 (1,1,1) L_0x13ae3e0/d;
L_0x13ae4f0/d .functor AND 1, L_0x13adc00, L_0x13ae3e0, C4<1>, C4<1>;
L_0x13ae4f0 .delay 1 (3,3,3) L_0x13ae4f0/d;
L_0x13ae6b0/d .functor AND 1, L_0x13ae200, L_0x1406290, C4<1>, C4<1>;
L_0x13ae6b0 .delay 1 (3,3,3) L_0x13ae6b0/d;
L_0x13ae800/d .functor OR 1, L_0x13ae4f0, L_0x13ae6b0, C4<0>, C4<0>;
L_0x13ae800 .delay 1 (3,3,3) L_0x13ae800/d;
v0x1216b10_0 .net "a", 0 0, L_0x13adc00;  alias, 1 drivers
v0x1216be0_0 .net "a_out", 0 0, L_0x13ae4f0;  1 drivers
v0x1216c80_0 .net "b", 0 0, L_0x13ae200;  alias, 1 drivers
v0x1216d80_0 .net "b_out", 0 0, L_0x13ae6b0;  1 drivers
v0x1216e20_0 .net "not_sel", 0 0, L_0x13ae3e0;  1 drivers
v0x1216f10_0 .net "res", 0 0, L_0x13ae800;  alias, 1 drivers
v0x1216fb0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1218680 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1211240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x121d860_0 .net "a", 0 0, L_0x13ffe30;  alias, 1 drivers
v0x121d920_0 .net "b", 0 0, L_0x14009d0;  alias, 1 drivers
v0x121da30_0 .net "c", 0 0, L_0x1401720;  alias, 1 drivers
v0x121db20_0 .net "d", 0 0, L_0x1402410;  alias, 1 drivers
v0x121dc10_0 .net "e", 0 0, L_0x1403020;  alias, 1 drivers
v0x121dd50_0 .net "f", 0 0, L_0x1403d50;  alias, 1 drivers
v0x121de40_0 .net "g", 0 0, L_0x1404860;  alias, 1 drivers
v0x121df30_0 .net "h", 0 0, L_0x1405ea0;  alias, 1 drivers
v0x121e020_0 .net "res", 0 0, L_0x13b1800;  alias, 1 drivers
v0x121e150_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x121e1f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x121e290_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x121e330_0 .net "x", 0 0, L_0x13b0000;  1 drivers
v0x121e3d0_0 .net "y", 0 0, L_0x13b1240;  1 drivers
S_0x1218990 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1218680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b1460/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13b1460 .delay 1 (1,1,1) L_0x13b1460/d;
L_0x13b1570/d .functor AND 1, L_0x13b0000, L_0x13b1460, C4<1>, C4<1>;
L_0x13b1570 .delay 1 (3,3,3) L_0x13b1570/d;
L_0x13b16f0/d .functor AND 1, L_0x13b1240, L_0x1405fe0, C4<1>, C4<1>;
L_0x13b16f0 .delay 1 (3,3,3) L_0x13b16f0/d;
L_0x13b1800/d .functor OR 1, L_0x13b1570, L_0x13b16f0, C4<0>, C4<0>;
L_0x13b1800 .delay 1 (3,3,3) L_0x13b1800/d;
v0x1218c00_0 .net "a", 0 0, L_0x13b0000;  alias, 1 drivers
v0x1218ce0_0 .net "a_out", 0 0, L_0x13b1570;  1 drivers
v0x1218da0_0 .net "b", 0 0, L_0x13b1240;  alias, 1 drivers
v0x1218e40_0 .net "b_out", 0 0, L_0x13b16f0;  1 drivers
v0x1218f00_0 .net "not_sel", 0 0, L_0x13b1460;  1 drivers
v0x1219010_0 .net "res", 0 0, L_0x13b1800;  alias, 1 drivers
v0x12190b0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12191b0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1218680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x121ac40_0 .net "a", 0 0, L_0x13ffe30;  alias, 1 drivers
v0x121ad00_0 .net "ab_out", 0 0, L_0x13af400;  1 drivers
v0x121adf0_0 .net "b", 0 0, L_0x14009d0;  alias, 1 drivers
v0x121ae90_0 .net "c", 0 0, L_0x1401720;  alias, 1 drivers
v0x121af60_0 .net "cd_out", 0 0, L_0x13afa00;  1 drivers
v0x121b0a0_0 .net "d", 0 0, L_0x1402410;  alias, 1 drivers
v0x121b140_0 .net "res", 0 0, L_0x13b0000;  alias, 1 drivers
v0x121b230_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x121b2d0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1219460 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12191b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13aefe0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13aefe0 .delay 1 (1,1,1) L_0x13aefe0/d;
L_0x13af0f0/d .functor AND 1, L_0x13ffe30, L_0x13aefe0, C4<1>, C4<1>;
L_0x13af0f0 .delay 1 (3,3,3) L_0x13af0f0/d;
L_0x13af2b0/d .functor AND 1, L_0x14009d0, L_0x1406330, C4<1>, C4<1>;
L_0x13af2b0 .delay 1 (3,3,3) L_0x13af2b0/d;
L_0x13af400/d .functor OR 1, L_0x13af0f0, L_0x13af2b0, C4<0>, C4<0>;
L_0x13af400 .delay 1 (3,3,3) L_0x13af400/d;
v0x12196b0_0 .net "a", 0 0, L_0x13ffe30;  alias, 1 drivers
v0x1219790_0 .net "a_out", 0 0, L_0x13af0f0;  1 drivers
v0x1219850_0 .net "b", 0 0, L_0x14009d0;  alias, 1 drivers
v0x12198f0_0 .net "b_out", 0 0, L_0x13af2b0;  1 drivers
v0x12199b0_0 .net "not_sel", 0 0, L_0x13aefe0;  1 drivers
v0x1219ac0_0 .net "res", 0 0, L_0x13af400;  alias, 1 drivers
v0x1219b80_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1219ca0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12191b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13af5e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13af5e0 .delay 1 (1,1,1) L_0x13af5e0/d;
L_0x13af6f0/d .functor AND 1, L_0x1401720, L_0x13af5e0, C4<1>, C4<1>;
L_0x13af6f0 .delay 1 (3,3,3) L_0x13af6f0/d;
L_0x13af8b0/d .functor AND 1, L_0x1402410, L_0x1406330, C4<1>, C4<1>;
L_0x13af8b0 .delay 1 (3,3,3) L_0x13af8b0/d;
L_0x13afa00/d .functor OR 1, L_0x13af6f0, L_0x13af8b0, C4<0>, C4<0>;
L_0x13afa00 .delay 1 (3,3,3) L_0x13afa00/d;
v0x1219f10_0 .net "a", 0 0, L_0x1401720;  alias, 1 drivers
v0x1219fd0_0 .net "a_out", 0 0, L_0x13af6f0;  1 drivers
v0x121a090_0 .net "b", 0 0, L_0x1402410;  alias, 1 drivers
v0x121a130_0 .net "b_out", 0 0, L_0x13af8b0;  1 drivers
v0x121a1f0_0 .net "not_sel", 0 0, L_0x13af5e0;  1 drivers
v0x121a300_0 .net "res", 0 0, L_0x13afa00;  alias, 1 drivers
v0x121a3c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x121a4e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12191b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13afbe0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13afbe0 .delay 1 (1,1,1) L_0x13afbe0/d;
L_0x13afcf0/d .functor AND 1, L_0x13af400, L_0x13afbe0, C4<1>, C4<1>;
L_0x13afcf0 .delay 1 (3,3,3) L_0x13afcf0/d;
L_0x13afeb0/d .functor AND 1, L_0x13afa00, L_0x1406290, C4<1>, C4<1>;
L_0x13afeb0 .delay 1 (3,3,3) L_0x13afeb0/d;
L_0x13b0000/d .functor OR 1, L_0x13afcf0, L_0x13afeb0, C4<0>, C4<0>;
L_0x13b0000 .delay 1 (3,3,3) L_0x13b0000/d;
v0x121a730_0 .net "a", 0 0, L_0x13af400;  alias, 1 drivers
v0x121a7d0_0 .net "a_out", 0 0, L_0x13afcf0;  1 drivers
v0x121a870_0 .net "b", 0 0, L_0x13afa00;  alias, 1 drivers
v0x121a910_0 .net "b_out", 0 0, L_0x13afeb0;  1 drivers
v0x121a9b0_0 .net "not_sel", 0 0, L_0x13afbe0;  1 drivers
v0x121aaa0_0 .net "res", 0 0, L_0x13b0000;  alias, 1 drivers
v0x121ab40_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x121b480 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1218680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x121cff0_0 .net "a", 0 0, L_0x1403020;  alias, 1 drivers
v0x121d0b0_0 .net "ab_out", 0 0, L_0x13b0640;  1 drivers
v0x121d1a0_0 .net "b", 0 0, L_0x1403d50;  alias, 1 drivers
v0x121d270_0 .net "c", 0 0, L_0x1404860;  alias, 1 drivers
v0x121d340_0 .net "cd_out", 0 0, L_0x13b0c40;  1 drivers
v0x121d480_0 .net "d", 0 0, L_0x1405ea0;  alias, 1 drivers
v0x121d520_0 .net "res", 0 0, L_0x13b1240;  alias, 1 drivers
v0x121d610_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x121d6b0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x121b6c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x121b480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b0220/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b0220 .delay 1 (1,1,1) L_0x13b0220/d;
L_0x13b0330/d .functor AND 1, L_0x1403020, L_0x13b0220, C4<1>, C4<1>;
L_0x13b0330 .delay 1 (3,3,3) L_0x13b0330/d;
L_0x13b04f0/d .functor AND 1, L_0x1403d50, L_0x1406330, C4<1>, C4<1>;
L_0x13b04f0 .delay 1 (3,3,3) L_0x13b04f0/d;
L_0x13b0640/d .functor OR 1, L_0x13b0330, L_0x13b04f0, C4<0>, C4<0>;
L_0x13b0640 .delay 1 (3,3,3) L_0x13b0640/d;
v0x121b910_0 .net "a", 0 0, L_0x1403020;  alias, 1 drivers
v0x121b9f0_0 .net "a_out", 0 0, L_0x13b0330;  1 drivers
v0x121bab0_0 .net "b", 0 0, L_0x1403d50;  alias, 1 drivers
v0x121bb80_0 .net "b_out", 0 0, L_0x13b04f0;  1 drivers
v0x121bc40_0 .net "not_sel", 0 0, L_0x13b0220;  1 drivers
v0x121bd50_0 .net "res", 0 0, L_0x13b0640;  alias, 1 drivers
v0x121be10_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x121bf30 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x121b480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b0820/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b0820 .delay 1 (1,1,1) L_0x13b0820/d;
L_0x13b0930/d .functor AND 1, L_0x1404860, L_0x13b0820, C4<1>, C4<1>;
L_0x13b0930 .delay 1 (3,3,3) L_0x13b0930/d;
L_0x13b0af0/d .functor AND 1, L_0x1405ea0, L_0x1406330, C4<1>, C4<1>;
L_0x13b0af0 .delay 1 (3,3,3) L_0x13b0af0/d;
L_0x13b0c40/d .functor OR 1, L_0x13b0930, L_0x13b0af0, C4<0>, C4<0>;
L_0x13b0c40 .delay 1 (3,3,3) L_0x13b0c40/d;
v0x121c1a0_0 .net "a", 0 0, L_0x1404860;  alias, 1 drivers
v0x121c260_0 .net "a_out", 0 0, L_0x13b0930;  1 drivers
v0x121c320_0 .net "b", 0 0, L_0x1405ea0;  alias, 1 drivers
v0x121c3f0_0 .net "b_out", 0 0, L_0x13b0af0;  1 drivers
v0x121c4b0_0 .net "not_sel", 0 0, L_0x13b0820;  1 drivers
v0x121c5c0_0 .net "res", 0 0, L_0x13b0c40;  alias, 1 drivers
v0x121c680_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x121c7a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x121b480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b0e20/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13b0e20 .delay 1 (1,1,1) L_0x13b0e20/d;
L_0x13b0f30/d .functor AND 1, L_0x13b0640, L_0x13b0e20, C4<1>, C4<1>;
L_0x13b0f30 .delay 1 (3,3,3) L_0x13b0f30/d;
L_0x13b10f0/d .functor AND 1, L_0x13b0c40, L_0x1406290, C4<1>, C4<1>;
L_0x13b10f0 .delay 1 (3,3,3) L_0x13b10f0/d;
L_0x13b1240/d .functor OR 1, L_0x13b0f30, L_0x13b10f0, C4<0>, C4<0>;
L_0x13b1240 .delay 1 (3,3,3) L_0x13b1240/d;
v0x121ca20_0 .net "a", 0 0, L_0x13b0640;  alias, 1 drivers
v0x121caf0_0 .net "a_out", 0 0, L_0x13b0f30;  1 drivers
v0x121cb90_0 .net "b", 0 0, L_0x13b0c40;  alias, 1 drivers
v0x121cc90_0 .net "b_out", 0 0, L_0x13b10f0;  1 drivers
v0x121cd30_0 .net "not_sel", 0 0, L_0x13b0e20;  1 drivers
v0x121ce20_0 .net "res", 0 0, L_0x13b1240;  alias, 1 drivers
v0x121cec0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x121f9a0 .scope module, "mux_16_1_1b_0[5]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x122cc60_0 .net "a", 0 0, L_0x13f2360;  1 drivers
v0x122cd20_0 .net "b", 0 0, L_0x13f3080;  1 drivers
v0x122cde0_0 .net "c", 0 0, L_0x13f41a0;  1 drivers
v0x122ce80_0 .net "d", 0 0, L_0x13f5760;  1 drivers
v0x122cf20_0 .net "e", 0 0, L_0x13f7330;  1 drivers
v0x122d010_0 .net "f", 0 0, L_0x13f90f0;  1 drivers
v0x122d0b0_0 .net "g", 0 0, L_0x13fb4c0;  1 drivers
v0x122d150_0 .net "h", 0 0, L_0x13fdc90;  1 drivers
v0x122d1f0_0 .net "i", 0 0, L_0x13ffed0;  1 drivers
v0x122d320_0 .net "j", 0 0, L_0x1400a70;  1 drivers
v0x122d3c0_0 .net "k", 0 0, L_0x14017c0;  1 drivers
v0x122d460_0 .net "l", 0 0, L_0x14024b0;  1 drivers
v0x122d500_0 .net "m", 0 0, L_0x14030c0;  1 drivers
v0x122d5a0_0 .net "n", 0 0, L_0x1404540;  1 drivers
v0x122d640_0 .net "o", 0 0, L_0x1404900;  1 drivers
v0x122d6e0_0 .net "p", 0 0, L_0x1405f40;  1 drivers
v0x122d780_0 .net "res", 0 0, L_0x13b77e0;  1 drivers
v0x122d930_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x122d9d0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x122da70_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x122db10_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x122dbb0_0 .net "x", 0 0, L_0x13b47e0;  1 drivers
v0x122dc50_0 .net "y", 0 0, L_0x13b7220;  1 drivers
S_0x121fd50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x121f9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b7440/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13b7440 .delay 1 (1,1,1) L_0x13b7440/d;
L_0x13b7550/d .functor AND 1, L_0x13b47e0, L_0x13b7440, C4<1>, C4<1>;
L_0x13b7550 .delay 1 (3,3,3) L_0x13b7550/d;
L_0x13b76d0/d .functor AND 1, L_0x13b7220, L_0x1405dd0, C4<1>, C4<1>;
L_0x13b76d0 .delay 1 (3,3,3) L_0x13b76d0/d;
L_0x13b77e0/d .functor OR 1, L_0x13b7550, L_0x13b76d0, C4<0>, C4<0>;
L_0x13b77e0 .delay 1 (3,3,3) L_0x13b77e0/d;
v0x121ff50_0 .net "a", 0 0, L_0x13b47e0;  alias, 1 drivers
v0x1220030_0 .net "a_out", 0 0, L_0x13b7550;  1 drivers
v0x12200f0_0 .net "b", 0 0, L_0x13b7220;  alias, 1 drivers
v0x1220190_0 .net "b_out", 0 0, L_0x13b76d0;  1 drivers
v0x1220250_0 .net "not_sel", 0 0, L_0x13b7440;  1 drivers
v0x1220360_0 .net "res", 0 0, L_0x13b77e0;  alias, 1 drivers
v0x1220420_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x1220540 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x121f9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1225760_0 .net "a", 0 0, L_0x13f2360;  alias, 1 drivers
v0x1225820_0 .net "b", 0 0, L_0x13f3080;  alias, 1 drivers
v0x1225930_0 .net "c", 0 0, L_0x13f41a0;  alias, 1 drivers
v0x1225a20_0 .net "d", 0 0, L_0x13f5760;  alias, 1 drivers
v0x1225b10_0 .net "e", 0 0, L_0x13f7330;  alias, 1 drivers
v0x1225c50_0 .net "f", 0 0, L_0x13f90f0;  alias, 1 drivers
v0x1225d40_0 .net "g", 0 0, L_0x13fb4c0;  alias, 1 drivers
v0x1225e30_0 .net "h", 0 0, L_0x13fdc90;  alias, 1 drivers
v0x1225f20_0 .net "res", 0 0, L_0x13b47e0;  alias, 1 drivers
v0x1226050_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12260f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1226190_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1226230_0 .net "x", 0 0, L_0x13b2fe0;  1 drivers
v0x12262d0_0 .net "y", 0 0, L_0x13b4220;  1 drivers
S_0x12208e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1220540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b4440/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13b4440 .delay 1 (1,1,1) L_0x13b4440/d;
L_0x13b4550/d .functor AND 1, L_0x13b2fe0, L_0x13b4440, C4<1>, C4<1>;
L_0x13b4550 .delay 1 (3,3,3) L_0x13b4550/d;
L_0x13b46d0/d .functor AND 1, L_0x13b4220, L_0x1405fe0, C4<1>, C4<1>;
L_0x13b46d0 .delay 1 (3,3,3) L_0x13b46d0/d;
L_0x13b47e0/d .functor OR 1, L_0x13b4550, L_0x13b46d0, C4<0>, C4<0>;
L_0x13b47e0 .delay 1 (3,3,3) L_0x13b47e0/d;
v0x1220b30_0 .net "a", 0 0, L_0x13b2fe0;  alias, 1 drivers
v0x1220c10_0 .net "a_out", 0 0, L_0x13b4550;  1 drivers
v0x1220cd0_0 .net "b", 0 0, L_0x13b4220;  alias, 1 drivers
v0x1220d70_0 .net "b_out", 0 0, L_0x13b46d0;  1 drivers
v0x1220e30_0 .net "not_sel", 0 0, L_0x13b4440;  1 drivers
v0x1220f40_0 .net "res", 0 0, L_0x13b47e0;  alias, 1 drivers
v0x1220fe0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12210e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1220540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1222ba0_0 .net "a", 0 0, L_0x13f2360;  alias, 1 drivers
v0x1222c60_0 .net "ab_out", 0 0, L_0x13b23e0;  1 drivers
v0x1222d50_0 .net "b", 0 0, L_0x13f3080;  alias, 1 drivers
v0x1222e20_0 .net "c", 0 0, L_0x13f41a0;  alias, 1 drivers
v0x1222ef0_0 .net "cd_out", 0 0, L_0x13b29e0;  1 drivers
v0x1223030_0 .net "d", 0 0, L_0x13f5760;  alias, 1 drivers
v0x12230d0_0 .net "res", 0 0, L_0x13b2fe0;  alias, 1 drivers
v0x12231c0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1223260_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1221390 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12210e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b1fc0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b1fc0 .delay 1 (1,1,1) L_0x13b1fc0/d;
L_0x13b20d0/d .functor AND 1, L_0x13f2360, L_0x13b1fc0, C4<1>, C4<1>;
L_0x13b20d0 .delay 1 (3,3,3) L_0x13b20d0/d;
L_0x13b2290/d .functor AND 1, L_0x13f3080, L_0x1406330, C4<1>, C4<1>;
L_0x13b2290 .delay 1 (3,3,3) L_0x13b2290/d;
L_0x13b23e0/d .functor OR 1, L_0x13b20d0, L_0x13b2290, C4<0>, C4<0>;
L_0x13b23e0 .delay 1 (3,3,3) L_0x13b23e0/d;
v0x12215e0_0 .net "a", 0 0, L_0x13f2360;  alias, 1 drivers
v0x12216c0_0 .net "a_out", 0 0, L_0x13b20d0;  1 drivers
v0x1221780_0 .net "b", 0 0, L_0x13f3080;  alias, 1 drivers
v0x1221820_0 .net "b_out", 0 0, L_0x13b2290;  1 drivers
v0x12218e0_0 .net "not_sel", 0 0, L_0x13b1fc0;  1 drivers
v0x12219f0_0 .net "res", 0 0, L_0x13b23e0;  alias, 1 drivers
v0x1221ab0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1221bd0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12210e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b25c0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b25c0 .delay 1 (1,1,1) L_0x13b25c0/d;
L_0x13b26d0/d .functor AND 1, L_0x13f41a0, L_0x13b25c0, C4<1>, C4<1>;
L_0x13b26d0 .delay 1 (3,3,3) L_0x13b26d0/d;
L_0x13b2890/d .functor AND 1, L_0x13f5760, L_0x1406330, C4<1>, C4<1>;
L_0x13b2890 .delay 1 (3,3,3) L_0x13b2890/d;
L_0x13b29e0/d .functor OR 1, L_0x13b26d0, L_0x13b2890, C4<0>, C4<0>;
L_0x13b29e0 .delay 1 (3,3,3) L_0x13b29e0/d;
v0x1221e40_0 .net "a", 0 0, L_0x13f41a0;  alias, 1 drivers
v0x1221f00_0 .net "a_out", 0 0, L_0x13b26d0;  1 drivers
v0x1221fc0_0 .net "b", 0 0, L_0x13f5760;  alias, 1 drivers
v0x1222060_0 .net "b_out", 0 0, L_0x13b2890;  1 drivers
v0x1222120_0 .net "not_sel", 0 0, L_0x13b25c0;  1 drivers
v0x1222230_0 .net "res", 0 0, L_0x13b29e0;  alias, 1 drivers
v0x12222f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1222410 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12210e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b2bc0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13b2bc0 .delay 1 (1,1,1) L_0x13b2bc0/d;
L_0x13b2cd0/d .functor AND 1, L_0x13b23e0, L_0x13b2bc0, C4<1>, C4<1>;
L_0x13b2cd0 .delay 1 (3,3,3) L_0x13b2cd0/d;
L_0x13b2e90/d .functor AND 1, L_0x13b29e0, L_0x1406290, C4<1>, C4<1>;
L_0x13b2e90 .delay 1 (3,3,3) L_0x13b2e90/d;
L_0x13b2fe0/d .functor OR 1, L_0x13b2cd0, L_0x13b2e90, C4<0>, C4<0>;
L_0x13b2fe0 .delay 1 (3,3,3) L_0x13b2fe0/d;
v0x1222660_0 .net "a", 0 0, L_0x13b23e0;  alias, 1 drivers
v0x1222700_0 .net "a_out", 0 0, L_0x13b2cd0;  1 drivers
v0x12227a0_0 .net "b", 0 0, L_0x13b29e0;  alias, 1 drivers
v0x1222840_0 .net "b_out", 0 0, L_0x13b2e90;  1 drivers
v0x12228e0_0 .net "not_sel", 0 0, L_0x13b2bc0;  1 drivers
v0x12229d0_0 .net "res", 0 0, L_0x13b2fe0;  alias, 1 drivers
v0x1222a70_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1223380 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1220540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1224ef0_0 .net "a", 0 0, L_0x13f7330;  alias, 1 drivers
v0x1224fb0_0 .net "ab_out", 0 0, L_0x13b3620;  1 drivers
v0x12250a0_0 .net "b", 0 0, L_0x13f90f0;  alias, 1 drivers
v0x1225170_0 .net "c", 0 0, L_0x13fb4c0;  alias, 1 drivers
v0x1225240_0 .net "cd_out", 0 0, L_0x13b3c20;  1 drivers
v0x1225380_0 .net "d", 0 0, L_0x13fdc90;  alias, 1 drivers
v0x1225420_0 .net "res", 0 0, L_0x13b4220;  alias, 1 drivers
v0x1225510_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12255b0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12235c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1223380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b3200/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b3200 .delay 1 (1,1,1) L_0x13b3200/d;
L_0x13b3310/d .functor AND 1, L_0x13f7330, L_0x13b3200, C4<1>, C4<1>;
L_0x13b3310 .delay 1 (3,3,3) L_0x13b3310/d;
L_0x13b34d0/d .functor AND 1, L_0x13f90f0, L_0x1406330, C4<1>, C4<1>;
L_0x13b34d0 .delay 1 (3,3,3) L_0x13b34d0/d;
L_0x13b3620/d .functor OR 1, L_0x13b3310, L_0x13b34d0, C4<0>, C4<0>;
L_0x13b3620 .delay 1 (3,3,3) L_0x13b3620/d;
v0x1223810_0 .net "a", 0 0, L_0x13f7330;  alias, 1 drivers
v0x12238f0_0 .net "a_out", 0 0, L_0x13b3310;  1 drivers
v0x12239b0_0 .net "b", 0 0, L_0x13f90f0;  alias, 1 drivers
v0x1223a80_0 .net "b_out", 0 0, L_0x13b34d0;  1 drivers
v0x1223b40_0 .net "not_sel", 0 0, L_0x13b3200;  1 drivers
v0x1223c50_0 .net "res", 0 0, L_0x13b3620;  alias, 1 drivers
v0x1223d10_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1223e30 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1223380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b3800/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b3800 .delay 1 (1,1,1) L_0x13b3800/d;
L_0x13b3910/d .functor AND 1, L_0x13fb4c0, L_0x13b3800, C4<1>, C4<1>;
L_0x13b3910 .delay 1 (3,3,3) L_0x13b3910/d;
L_0x13b3ad0/d .functor AND 1, L_0x13fdc90, L_0x1406330, C4<1>, C4<1>;
L_0x13b3ad0 .delay 1 (3,3,3) L_0x13b3ad0/d;
L_0x13b3c20/d .functor OR 1, L_0x13b3910, L_0x13b3ad0, C4<0>, C4<0>;
L_0x13b3c20 .delay 1 (3,3,3) L_0x13b3c20/d;
v0x12240a0_0 .net "a", 0 0, L_0x13fb4c0;  alias, 1 drivers
v0x1224160_0 .net "a_out", 0 0, L_0x13b3910;  1 drivers
v0x1224220_0 .net "b", 0 0, L_0x13fdc90;  alias, 1 drivers
v0x12242f0_0 .net "b_out", 0 0, L_0x13b3ad0;  1 drivers
v0x12243b0_0 .net "not_sel", 0 0, L_0x13b3800;  1 drivers
v0x12244c0_0 .net "res", 0 0, L_0x13b3c20;  alias, 1 drivers
v0x1224580_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12246a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1223380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b3e00/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13b3e00 .delay 1 (1,1,1) L_0x13b3e00/d;
L_0x13b3f10/d .functor AND 1, L_0x13b3620, L_0x13b3e00, C4<1>, C4<1>;
L_0x13b3f10 .delay 1 (3,3,3) L_0x13b3f10/d;
L_0x13b40d0/d .functor AND 1, L_0x13b3c20, L_0x1406290, C4<1>, C4<1>;
L_0x13b40d0 .delay 1 (3,3,3) L_0x13b40d0/d;
L_0x13b4220/d .functor OR 1, L_0x13b3f10, L_0x13b40d0, C4<0>, C4<0>;
L_0x13b4220 .delay 1 (3,3,3) L_0x13b4220/d;
v0x1224920_0 .net "a", 0 0, L_0x13b3620;  alias, 1 drivers
v0x12249f0_0 .net "a_out", 0 0, L_0x13b3f10;  1 drivers
v0x1224a90_0 .net "b", 0 0, L_0x13b3c20;  alias, 1 drivers
v0x1224b90_0 .net "b_out", 0 0, L_0x13b40d0;  1 drivers
v0x1224c30_0 .net "not_sel", 0 0, L_0x13b3e00;  1 drivers
v0x1224d20_0 .net "res", 0 0, L_0x13b4220;  alias, 1 drivers
v0x1224dc0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1226520 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x121f9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x122b710_0 .net "a", 0 0, L_0x13ffed0;  alias, 1 drivers
v0x122b7d0_0 .net "b", 0 0, L_0x1400a70;  alias, 1 drivers
v0x122b8e0_0 .net "c", 0 0, L_0x14017c0;  alias, 1 drivers
v0x122b9d0_0 .net "d", 0 0, L_0x14024b0;  alias, 1 drivers
v0x122bac0_0 .net "e", 0 0, L_0x14030c0;  alias, 1 drivers
v0x122bc00_0 .net "f", 0 0, L_0x1404540;  alias, 1 drivers
v0x122bcf0_0 .net "g", 0 0, L_0x1404900;  alias, 1 drivers
v0x122bde0_0 .net "h", 0 0, L_0x1405f40;  alias, 1 drivers
v0x122bed0_0 .net "res", 0 0, L_0x13b7220;  alias, 1 drivers
v0x122c000_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x122c0a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x122c950_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x122c9f0_0 .net "x", 0 0, L_0x13b5a20;  1 drivers
v0x122ca90_0 .net "y", 0 0, L_0x13b6c60;  1 drivers
S_0x1226830 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1226520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b6e80/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13b6e80 .delay 1 (1,1,1) L_0x13b6e80/d;
L_0x13b6f90/d .functor AND 1, L_0x13b5a20, L_0x13b6e80, C4<1>, C4<1>;
L_0x13b6f90 .delay 1 (3,3,3) L_0x13b6f90/d;
L_0x13b7110/d .functor AND 1, L_0x13b6c60, L_0x1405fe0, C4<1>, C4<1>;
L_0x13b7110 .delay 1 (3,3,3) L_0x13b7110/d;
L_0x13b7220/d .functor OR 1, L_0x13b6f90, L_0x13b7110, C4<0>, C4<0>;
L_0x13b7220 .delay 1 (3,3,3) L_0x13b7220/d;
v0x1226a80_0 .net "a", 0 0, L_0x13b5a20;  alias, 1 drivers
v0x1226b60_0 .net "a_out", 0 0, L_0x13b6f90;  1 drivers
v0x1226c20_0 .net "b", 0 0, L_0x13b6c60;  alias, 1 drivers
v0x1226cc0_0 .net "b_out", 0 0, L_0x13b7110;  1 drivers
v0x1226d80_0 .net "not_sel", 0 0, L_0x13b6e80;  1 drivers
v0x1226e90_0 .net "res", 0 0, L_0x13b7220;  alias, 1 drivers
v0x1226f30_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1227030 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1226520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1228ac0_0 .net "a", 0 0, L_0x13ffed0;  alias, 1 drivers
v0x1228b80_0 .net "ab_out", 0 0, L_0x13b4e20;  1 drivers
v0x1228c70_0 .net "b", 0 0, L_0x1400a70;  alias, 1 drivers
v0x1228d40_0 .net "c", 0 0, L_0x14017c0;  alias, 1 drivers
v0x1228e10_0 .net "cd_out", 0 0, L_0x13b5420;  1 drivers
v0x1228f50_0 .net "d", 0 0, L_0x14024b0;  alias, 1 drivers
v0x1228ff0_0 .net "res", 0 0, L_0x13b5a20;  alias, 1 drivers
v0x12290e0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1229180_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12272e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1227030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b4a00/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b4a00 .delay 1 (1,1,1) L_0x13b4a00/d;
L_0x13b4b10/d .functor AND 1, L_0x13ffed0, L_0x13b4a00, C4<1>, C4<1>;
L_0x13b4b10 .delay 1 (3,3,3) L_0x13b4b10/d;
L_0x13b4cd0/d .functor AND 1, L_0x1400a70, L_0x1406330, C4<1>, C4<1>;
L_0x13b4cd0 .delay 1 (3,3,3) L_0x13b4cd0/d;
L_0x13b4e20/d .functor OR 1, L_0x13b4b10, L_0x13b4cd0, C4<0>, C4<0>;
L_0x13b4e20 .delay 1 (3,3,3) L_0x13b4e20/d;
v0x1227530_0 .net "a", 0 0, L_0x13ffed0;  alias, 1 drivers
v0x1227610_0 .net "a_out", 0 0, L_0x13b4b10;  1 drivers
v0x12276d0_0 .net "b", 0 0, L_0x1400a70;  alias, 1 drivers
v0x1227770_0 .net "b_out", 0 0, L_0x13b4cd0;  1 drivers
v0x1227830_0 .net "not_sel", 0 0, L_0x13b4a00;  1 drivers
v0x1227940_0 .net "res", 0 0, L_0x13b4e20;  alias, 1 drivers
v0x1227a00_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1227b20 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1227030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b5000/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b5000 .delay 1 (1,1,1) L_0x13b5000/d;
L_0x13b5110/d .functor AND 1, L_0x14017c0, L_0x13b5000, C4<1>, C4<1>;
L_0x13b5110 .delay 1 (3,3,3) L_0x13b5110/d;
L_0x13b52d0/d .functor AND 1, L_0x14024b0, L_0x1406330, C4<1>, C4<1>;
L_0x13b52d0 .delay 1 (3,3,3) L_0x13b52d0/d;
L_0x13b5420/d .functor OR 1, L_0x13b5110, L_0x13b52d0, C4<0>, C4<0>;
L_0x13b5420 .delay 1 (3,3,3) L_0x13b5420/d;
v0x1227d90_0 .net "a", 0 0, L_0x14017c0;  alias, 1 drivers
v0x1227e50_0 .net "a_out", 0 0, L_0x13b5110;  1 drivers
v0x1227f10_0 .net "b", 0 0, L_0x14024b0;  alias, 1 drivers
v0x1227fb0_0 .net "b_out", 0 0, L_0x13b52d0;  1 drivers
v0x1228070_0 .net "not_sel", 0 0, L_0x13b5000;  1 drivers
v0x1228180_0 .net "res", 0 0, L_0x13b5420;  alias, 1 drivers
v0x1228240_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1228360 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1227030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b5600/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13b5600 .delay 1 (1,1,1) L_0x13b5600/d;
L_0x13b5710/d .functor AND 1, L_0x13b4e20, L_0x13b5600, C4<1>, C4<1>;
L_0x13b5710 .delay 1 (3,3,3) L_0x13b5710/d;
L_0x13b58d0/d .functor AND 1, L_0x13b5420, L_0x1406290, C4<1>, C4<1>;
L_0x13b58d0 .delay 1 (3,3,3) L_0x13b58d0/d;
L_0x13b5a20/d .functor OR 1, L_0x13b5710, L_0x13b58d0, C4<0>, C4<0>;
L_0x13b5a20 .delay 1 (3,3,3) L_0x13b5a20/d;
v0x12285b0_0 .net "a", 0 0, L_0x13b4e20;  alias, 1 drivers
v0x1228650_0 .net "a_out", 0 0, L_0x13b5710;  1 drivers
v0x12286f0_0 .net "b", 0 0, L_0x13b5420;  alias, 1 drivers
v0x1228790_0 .net "b_out", 0 0, L_0x13b58d0;  1 drivers
v0x1228830_0 .net "not_sel", 0 0, L_0x13b5600;  1 drivers
v0x1228920_0 .net "res", 0 0, L_0x13b5a20;  alias, 1 drivers
v0x12289c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1229330 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1226520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x122aea0_0 .net "a", 0 0, L_0x14030c0;  alias, 1 drivers
v0x122af60_0 .net "ab_out", 0 0, L_0x13b6060;  1 drivers
v0x122b050_0 .net "b", 0 0, L_0x1404540;  alias, 1 drivers
v0x122b120_0 .net "c", 0 0, L_0x1404900;  alias, 1 drivers
v0x122b1f0_0 .net "cd_out", 0 0, L_0x13b6660;  1 drivers
v0x122b330_0 .net "d", 0 0, L_0x1405f40;  alias, 1 drivers
v0x122b3d0_0 .net "res", 0 0, L_0x13b6c60;  alias, 1 drivers
v0x122b4c0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x122b560_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1229570 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1229330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b5c40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b5c40 .delay 1 (1,1,1) L_0x13b5c40/d;
L_0x13b5d50/d .functor AND 1, L_0x14030c0, L_0x13b5c40, C4<1>, C4<1>;
L_0x13b5d50 .delay 1 (3,3,3) L_0x13b5d50/d;
L_0x13b5f10/d .functor AND 1, L_0x1404540, L_0x1406330, C4<1>, C4<1>;
L_0x13b5f10 .delay 1 (3,3,3) L_0x13b5f10/d;
L_0x13b6060/d .functor OR 1, L_0x13b5d50, L_0x13b5f10, C4<0>, C4<0>;
L_0x13b6060 .delay 1 (3,3,3) L_0x13b6060/d;
v0x12297c0_0 .net "a", 0 0, L_0x14030c0;  alias, 1 drivers
v0x12298a0_0 .net "a_out", 0 0, L_0x13b5d50;  1 drivers
v0x1229960_0 .net "b", 0 0, L_0x1404540;  alias, 1 drivers
v0x1229a30_0 .net "b_out", 0 0, L_0x13b5f10;  1 drivers
v0x1229af0_0 .net "not_sel", 0 0, L_0x13b5c40;  1 drivers
v0x1229c00_0 .net "res", 0 0, L_0x13b6060;  alias, 1 drivers
v0x1229cc0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1229de0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1229330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b6240/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b6240 .delay 1 (1,1,1) L_0x13b6240/d;
L_0x13b6350/d .functor AND 1, L_0x1404900, L_0x13b6240, C4<1>, C4<1>;
L_0x13b6350 .delay 1 (3,3,3) L_0x13b6350/d;
L_0x13b6510/d .functor AND 1, L_0x1405f40, L_0x1406330, C4<1>, C4<1>;
L_0x13b6510 .delay 1 (3,3,3) L_0x13b6510/d;
L_0x13b6660/d .functor OR 1, L_0x13b6350, L_0x13b6510, C4<0>, C4<0>;
L_0x13b6660 .delay 1 (3,3,3) L_0x13b6660/d;
v0x122a050_0 .net "a", 0 0, L_0x1404900;  alias, 1 drivers
v0x122a110_0 .net "a_out", 0 0, L_0x13b6350;  1 drivers
v0x122a1d0_0 .net "b", 0 0, L_0x1405f40;  alias, 1 drivers
v0x122a2a0_0 .net "b_out", 0 0, L_0x13b6510;  1 drivers
v0x122a360_0 .net "not_sel", 0 0, L_0x13b6240;  1 drivers
v0x122a470_0 .net "res", 0 0, L_0x13b6660;  alias, 1 drivers
v0x122a530_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x122a650 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1229330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b6840/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13b6840 .delay 1 (1,1,1) L_0x13b6840/d;
L_0x13b6950/d .functor AND 1, L_0x13b6060, L_0x13b6840, C4<1>, C4<1>;
L_0x13b6950 .delay 1 (3,3,3) L_0x13b6950/d;
L_0x13b6b10/d .functor AND 1, L_0x13b6660, L_0x1406290, C4<1>, C4<1>;
L_0x13b6b10 .delay 1 (3,3,3) L_0x13b6b10/d;
L_0x13b6c60/d .functor OR 1, L_0x13b6950, L_0x13b6b10, C4<0>, C4<0>;
L_0x13b6c60 .delay 1 (3,3,3) L_0x13b6c60/d;
v0x122a8d0_0 .net "a", 0 0, L_0x13b6060;  alias, 1 drivers
v0x122a9a0_0 .net "a_out", 0 0, L_0x13b6950;  1 drivers
v0x122aa40_0 .net "b", 0 0, L_0x13b6660;  alias, 1 drivers
v0x122ab40_0 .net "b_out", 0 0, L_0x13b6b10;  1 drivers
v0x122abe0_0 .net "not_sel", 0 0, L_0x13b6840;  1 drivers
v0x122acd0_0 .net "res", 0 0, L_0x13b6c60;  alias, 1 drivers
v0x122ad70_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x122dfe0 .scope module, "mux_16_1_1b_0[6]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x123abd0_0 .net "a", 0 0, L_0x13f2440;  1 drivers
v0x123ac90_0 .net "b", 0 0, L_0x13f31e0;  1 drivers
v0x123ad50_0 .net "c", 0 0, L_0x13f4380;  1 drivers
v0x123adf0_0 .net "d", 0 0, L_0x13f59c0;  1 drivers
v0x123ae90_0 .net "e", 0 0, L_0x13f7610;  1 drivers
v0x123af80_0 .net "f", 0 0, L_0x13f9450;  1 drivers
v0x123b020_0 .net "g", 0 0, L_0x13fb8a0;  1 drivers
v0x123b0c0_0 .net "h", 0 0, L_0x13fe0f0;  1 drivers
v0x123b160_0 .net "i", 0 0, L_0x13fff70;  1 drivers
v0x123b290_0 .net "j", 0 0, L_0x1400b10;  1 drivers
v0x123b330_0 .net "k", 0 0, L_0x1401860;  1 drivers
v0x123b3d0_0 .net "l", 0 0, L_0x1402550;  1 drivers
v0x123b470_0 .net "m", 0 0, L_0x1403160;  1 drivers
v0x123b510_0 .net "n", 0 0, L_0x1403e90;  1 drivers
v0x123b5b0_0 .net "o", 0 0, L_0x14049a0;  1 drivers
v0x123b650_0 .net "p", 0 0, L_0x14056f0;  1 drivers
v0x123b6f0_0 .net "res", 0 0, L_0x13bd200;  1 drivers
v0x123b8a0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x123b940_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x123b9e0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x123ba80_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x123bb20_0 .net "x", 0 0, L_0x13ba200;  1 drivers
v0x123bbc0_0 .net "y", 0 0, L_0x13bcc40;  1 drivers
S_0x122e390 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x122dfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bce60/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13bce60 .delay 1 (1,1,1) L_0x13bce60/d;
L_0x13bcf70/d .functor AND 1, L_0x13ba200, L_0x13bce60, C4<1>, C4<1>;
L_0x13bcf70 .delay 1 (3,3,3) L_0x13bcf70/d;
L_0x13bd0f0/d .functor AND 1, L_0x13bcc40, L_0x1405dd0, C4<1>, C4<1>;
L_0x13bd0f0 .delay 1 (3,3,3) L_0x13bd0f0/d;
L_0x13bd200/d .functor OR 1, L_0x13bcf70, L_0x13bd0f0, C4<0>, C4<0>;
L_0x13bd200 .delay 1 (3,3,3) L_0x13bd200/d;
v0x122e590_0 .net "a", 0 0, L_0x13ba200;  alias, 1 drivers
v0x122e670_0 .net "a_out", 0 0, L_0x13bcf70;  1 drivers
v0x122e730_0 .net "b", 0 0, L_0x13bcc40;  alias, 1 drivers
v0x122e7d0_0 .net "b_out", 0 0, L_0x13bd0f0;  1 drivers
v0x122e890_0 .net "not_sel", 0 0, L_0x13bce60;  1 drivers
v0x122e9a0_0 .net "res", 0 0, L_0x13bd200;  alias, 1 drivers
v0x122ea60_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x122eb80 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x122dfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1233e60_0 .net "a", 0 0, L_0x13f2440;  alias, 1 drivers
v0x1233f20_0 .net "b", 0 0, L_0x13f31e0;  alias, 1 drivers
v0x1234030_0 .net "c", 0 0, L_0x13f4380;  alias, 1 drivers
v0x1234120_0 .net "d", 0 0, L_0x13f59c0;  alias, 1 drivers
v0x1234210_0 .net "e", 0 0, L_0x13f7610;  alias, 1 drivers
v0x1234350_0 .net "f", 0 0, L_0x13f9450;  alias, 1 drivers
v0x1234440_0 .net "g", 0 0, L_0x13fb8a0;  alias, 1 drivers
v0x1234530_0 .net "h", 0 0, L_0x13fe0f0;  alias, 1 drivers
v0x1234620_0 .net "res", 0 0, L_0x13ba200;  alias, 1 drivers
v0x1234750_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12347f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1234890_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1234930_0 .net "x", 0 0, L_0x13b8a00;  1 drivers
v0x12349d0_0 .net "y", 0 0, L_0x13b9c40;  1 drivers
S_0x122ef20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x122eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b9e60/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13b9e60 .delay 1 (1,1,1) L_0x13b9e60/d;
L_0x13b9f70/d .functor AND 1, L_0x13b8a00, L_0x13b9e60, C4<1>, C4<1>;
L_0x13b9f70 .delay 1 (3,3,3) L_0x13b9f70/d;
L_0x13ba0f0/d .functor AND 1, L_0x13b9c40, L_0x1405fe0, C4<1>, C4<1>;
L_0x13ba0f0 .delay 1 (3,3,3) L_0x13ba0f0/d;
L_0x13ba200/d .functor OR 1, L_0x13b9f70, L_0x13ba0f0, C4<0>, C4<0>;
L_0x13ba200 .delay 1 (3,3,3) L_0x13ba200/d;
v0x122f170_0 .net "a", 0 0, L_0x13b8a00;  alias, 1 drivers
v0x122f250_0 .net "a_out", 0 0, L_0x13b9f70;  1 drivers
v0x122f310_0 .net "b", 0 0, L_0x13b9c40;  alias, 1 drivers
v0x122f3b0_0 .net "b_out", 0 0, L_0x13ba0f0;  1 drivers
v0x122f470_0 .net "not_sel", 0 0, L_0x13b9e60;  1 drivers
v0x122f580_0 .net "res", 0 0, L_0x13ba200;  alias, 1 drivers
v0x122f620_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x122f720 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x122eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12312a0_0 .net "a", 0 0, L_0x13f2440;  alias, 1 drivers
v0x1231360_0 .net "ab_out", 0 0, L_0x13b7e00;  1 drivers
v0x1231450_0 .net "b", 0 0, L_0x13f31e0;  alias, 1 drivers
v0x1231520_0 .net "c", 0 0, L_0x13f4380;  alias, 1 drivers
v0x12315f0_0 .net "cd_out", 0 0, L_0x13b8400;  1 drivers
v0x1231730_0 .net "d", 0 0, L_0x13f59c0;  alias, 1 drivers
v0x12317d0_0 .net "res", 0 0, L_0x13b8a00;  alias, 1 drivers
v0x12318c0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1231960_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x122f9d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x122f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b79e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b79e0 .delay 1 (1,1,1) L_0x13b79e0/d;
L_0x13b7af0/d .functor AND 1, L_0x13f2440, L_0x13b79e0, C4<1>, C4<1>;
L_0x13b7af0 .delay 1 (3,3,3) L_0x13b7af0/d;
L_0x13b7cb0/d .functor AND 1, L_0x13f31e0, L_0x1406330, C4<1>, C4<1>;
L_0x13b7cb0 .delay 1 (3,3,3) L_0x13b7cb0/d;
L_0x13b7e00/d .functor OR 1, L_0x13b7af0, L_0x13b7cb0, C4<0>, C4<0>;
L_0x13b7e00 .delay 1 (3,3,3) L_0x13b7e00/d;
v0x122fc20_0 .net "a", 0 0, L_0x13f2440;  alias, 1 drivers
v0x122fd00_0 .net "a_out", 0 0, L_0x13b7af0;  1 drivers
v0x122fdc0_0 .net "b", 0 0, L_0x13f31e0;  alias, 1 drivers
v0x122fe60_0 .net "b_out", 0 0, L_0x13b7cb0;  1 drivers
v0x122ff20_0 .net "not_sel", 0 0, L_0x13b79e0;  1 drivers
v0x1230030_0 .net "res", 0 0, L_0x13b7e00;  alias, 1 drivers
v0x12300f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1230210 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x122f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b7fe0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b7fe0 .delay 1 (1,1,1) L_0x13b7fe0/d;
L_0x13b80f0/d .functor AND 1, L_0x13f4380, L_0x13b7fe0, C4<1>, C4<1>;
L_0x13b80f0 .delay 1 (3,3,3) L_0x13b80f0/d;
L_0x13b82b0/d .functor AND 1, L_0x13f59c0, L_0x1406330, C4<1>, C4<1>;
L_0x13b82b0 .delay 1 (3,3,3) L_0x13b82b0/d;
L_0x13b8400/d .functor OR 1, L_0x13b80f0, L_0x13b82b0, C4<0>, C4<0>;
L_0x13b8400 .delay 1 (3,3,3) L_0x13b8400/d;
v0x1230480_0 .net "a", 0 0, L_0x13f4380;  alias, 1 drivers
v0x1230540_0 .net "a_out", 0 0, L_0x13b80f0;  1 drivers
v0x1230600_0 .net "b", 0 0, L_0x13f59c0;  alias, 1 drivers
v0x12306a0_0 .net "b_out", 0 0, L_0x13b82b0;  1 drivers
v0x1230760_0 .net "not_sel", 0 0, L_0x13b7fe0;  1 drivers
v0x1230870_0 .net "res", 0 0, L_0x13b8400;  alias, 1 drivers
v0x1230930_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1230a50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x122f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b85e0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13b85e0 .delay 1 (1,1,1) L_0x13b85e0/d;
L_0x13b86f0/d .functor AND 1, L_0x13b7e00, L_0x13b85e0, C4<1>, C4<1>;
L_0x13b86f0 .delay 1 (3,3,3) L_0x13b86f0/d;
L_0x13b88b0/d .functor AND 1, L_0x13b8400, L_0x1406290, C4<1>, C4<1>;
L_0x13b88b0 .delay 1 (3,3,3) L_0x13b88b0/d;
L_0x13b8a00/d .functor OR 1, L_0x13b86f0, L_0x13b88b0, C4<0>, C4<0>;
L_0x13b8a00 .delay 1 (3,3,3) L_0x13b8a00/d;
v0x1230cd0_0 .net "a", 0 0, L_0x13b7e00;  alias, 1 drivers
v0x1230da0_0 .net "a_out", 0 0, L_0x13b86f0;  1 drivers
v0x1230e40_0 .net "b", 0 0, L_0x13b8400;  alias, 1 drivers
v0x1230f40_0 .net "b_out", 0 0, L_0x13b88b0;  1 drivers
v0x1230fe0_0 .net "not_sel", 0 0, L_0x13b85e0;  1 drivers
v0x12310d0_0 .net "res", 0 0, L_0x13b8a00;  alias, 1 drivers
v0x1231170_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1231a80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x122eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12335f0_0 .net "a", 0 0, L_0x13f7610;  alias, 1 drivers
v0x12336b0_0 .net "ab_out", 0 0, L_0x13b9040;  1 drivers
v0x12337a0_0 .net "b", 0 0, L_0x13f9450;  alias, 1 drivers
v0x1233870_0 .net "c", 0 0, L_0x13fb8a0;  alias, 1 drivers
v0x1233940_0 .net "cd_out", 0 0, L_0x13b9640;  1 drivers
v0x1233a80_0 .net "d", 0 0, L_0x13fe0f0;  alias, 1 drivers
v0x1233b20_0 .net "res", 0 0, L_0x13b9c40;  alias, 1 drivers
v0x1233c10_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1233cb0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1231cc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1231a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b8c20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b8c20 .delay 1 (1,1,1) L_0x13b8c20/d;
L_0x13b8d30/d .functor AND 1, L_0x13f7610, L_0x13b8c20, C4<1>, C4<1>;
L_0x13b8d30 .delay 1 (3,3,3) L_0x13b8d30/d;
L_0x13b8ef0/d .functor AND 1, L_0x13f9450, L_0x1406330, C4<1>, C4<1>;
L_0x13b8ef0 .delay 1 (3,3,3) L_0x13b8ef0/d;
L_0x13b9040/d .functor OR 1, L_0x13b8d30, L_0x13b8ef0, C4<0>, C4<0>;
L_0x13b9040 .delay 1 (3,3,3) L_0x13b9040/d;
v0x1231f10_0 .net "a", 0 0, L_0x13f7610;  alias, 1 drivers
v0x1231ff0_0 .net "a_out", 0 0, L_0x13b8d30;  1 drivers
v0x12320b0_0 .net "b", 0 0, L_0x13f9450;  alias, 1 drivers
v0x1232180_0 .net "b_out", 0 0, L_0x13b8ef0;  1 drivers
v0x1232240_0 .net "not_sel", 0 0, L_0x13b8c20;  1 drivers
v0x1232350_0 .net "res", 0 0, L_0x13b9040;  alias, 1 drivers
v0x1232410_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1232530 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1231a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b9220/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13b9220 .delay 1 (1,1,1) L_0x13b9220/d;
L_0x13b9330/d .functor AND 1, L_0x13fb8a0, L_0x13b9220, C4<1>, C4<1>;
L_0x13b9330 .delay 1 (3,3,3) L_0x13b9330/d;
L_0x13b94f0/d .functor AND 1, L_0x13fe0f0, L_0x1406330, C4<1>, C4<1>;
L_0x13b94f0 .delay 1 (3,3,3) L_0x13b94f0/d;
L_0x13b9640/d .functor OR 1, L_0x13b9330, L_0x13b94f0, C4<0>, C4<0>;
L_0x13b9640 .delay 1 (3,3,3) L_0x13b9640/d;
v0x12327a0_0 .net "a", 0 0, L_0x13fb8a0;  alias, 1 drivers
v0x1232860_0 .net "a_out", 0 0, L_0x13b9330;  1 drivers
v0x1232920_0 .net "b", 0 0, L_0x13fe0f0;  alias, 1 drivers
v0x12329f0_0 .net "b_out", 0 0, L_0x13b94f0;  1 drivers
v0x1232ab0_0 .net "not_sel", 0 0, L_0x13b9220;  1 drivers
v0x1232bc0_0 .net "res", 0 0, L_0x13b9640;  alias, 1 drivers
v0x1232c80_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1232da0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1231a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13b9820/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13b9820 .delay 1 (1,1,1) L_0x13b9820/d;
L_0x13b9930/d .functor AND 1, L_0x13b9040, L_0x13b9820, C4<1>, C4<1>;
L_0x13b9930 .delay 1 (3,3,3) L_0x13b9930/d;
L_0x13b9af0/d .functor AND 1, L_0x13b9640, L_0x1406290, C4<1>, C4<1>;
L_0x13b9af0 .delay 1 (3,3,3) L_0x13b9af0/d;
L_0x13b9c40/d .functor OR 1, L_0x13b9930, L_0x13b9af0, C4<0>, C4<0>;
L_0x13b9c40 .delay 1 (3,3,3) L_0x13b9c40/d;
v0x1233020_0 .net "a", 0 0, L_0x13b9040;  alias, 1 drivers
v0x12330f0_0 .net "a_out", 0 0, L_0x13b9930;  1 drivers
v0x1233190_0 .net "b", 0 0, L_0x13b9640;  alias, 1 drivers
v0x1233290_0 .net "b_out", 0 0, L_0x13b9af0;  1 drivers
v0x1233330_0 .net "not_sel", 0 0, L_0x13b9820;  1 drivers
v0x1233420_0 .net "res", 0 0, L_0x13b9c40;  alias, 1 drivers
v0x12334c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1234c20 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x122dfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1239e10_0 .net "a", 0 0, L_0x13fff70;  alias, 1 drivers
v0x1239ed0_0 .net "b", 0 0, L_0x1400b10;  alias, 1 drivers
v0x1239fe0_0 .net "c", 0 0, L_0x1401860;  alias, 1 drivers
v0x123a0d0_0 .net "d", 0 0, L_0x1402550;  alias, 1 drivers
v0x123a1c0_0 .net "e", 0 0, L_0x1403160;  alias, 1 drivers
v0x123a300_0 .net "f", 0 0, L_0x1403e90;  alias, 1 drivers
v0x123a3f0_0 .net "g", 0 0, L_0x14049a0;  alias, 1 drivers
v0x123a4e0_0 .net "h", 0 0, L_0x14056f0;  alias, 1 drivers
v0x123a5d0_0 .net "res", 0 0, L_0x13bcc40;  alias, 1 drivers
v0x123a700_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x123a7a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x123a840_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x123a8e0_0 .net "x", 0 0, L_0x13bb440;  1 drivers
v0x123a980_0 .net "y", 0 0, L_0x13bc680;  1 drivers
S_0x1234f30 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1234c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bc8a0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13bc8a0 .delay 1 (1,1,1) L_0x13bc8a0/d;
L_0x13bc9b0/d .functor AND 1, L_0x13bb440, L_0x13bc8a0, C4<1>, C4<1>;
L_0x13bc9b0 .delay 1 (3,3,3) L_0x13bc9b0/d;
L_0x13bcb30/d .functor AND 1, L_0x13bc680, L_0x1405fe0, C4<1>, C4<1>;
L_0x13bcb30 .delay 1 (3,3,3) L_0x13bcb30/d;
L_0x13bcc40/d .functor OR 1, L_0x13bc9b0, L_0x13bcb30, C4<0>, C4<0>;
L_0x13bcc40 .delay 1 (3,3,3) L_0x13bcc40/d;
v0x1235180_0 .net "a", 0 0, L_0x13bb440;  alias, 1 drivers
v0x1235260_0 .net "a_out", 0 0, L_0x13bc9b0;  1 drivers
v0x1235320_0 .net "b", 0 0, L_0x13bc680;  alias, 1 drivers
v0x12353c0_0 .net "b_out", 0 0, L_0x13bcb30;  1 drivers
v0x1235480_0 .net "not_sel", 0 0, L_0x13bc8a0;  1 drivers
v0x1235590_0 .net "res", 0 0, L_0x13bcc40;  alias, 1 drivers
v0x1235630_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1235730 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1234c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12371c0_0 .net "a", 0 0, L_0x13fff70;  alias, 1 drivers
v0x1237280_0 .net "ab_out", 0 0, L_0x13ba840;  1 drivers
v0x1237370_0 .net "b", 0 0, L_0x1400b10;  alias, 1 drivers
v0x1237440_0 .net "c", 0 0, L_0x1401860;  alias, 1 drivers
v0x1237510_0 .net "cd_out", 0 0, L_0x13bae40;  1 drivers
v0x1237650_0 .net "d", 0 0, L_0x1402550;  alias, 1 drivers
v0x12376f0_0 .net "res", 0 0, L_0x13bb440;  alias, 1 drivers
v0x12377e0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1237880_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12359e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1235730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ba420/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ba420 .delay 1 (1,1,1) L_0x13ba420/d;
L_0x13ba530/d .functor AND 1, L_0x13fff70, L_0x13ba420, C4<1>, C4<1>;
L_0x13ba530 .delay 1 (3,3,3) L_0x13ba530/d;
L_0x13ba6f0/d .functor AND 1, L_0x1400b10, L_0x1406330, C4<1>, C4<1>;
L_0x13ba6f0 .delay 1 (3,3,3) L_0x13ba6f0/d;
L_0x13ba840/d .functor OR 1, L_0x13ba530, L_0x13ba6f0, C4<0>, C4<0>;
L_0x13ba840 .delay 1 (3,3,3) L_0x13ba840/d;
v0x1235c30_0 .net "a", 0 0, L_0x13fff70;  alias, 1 drivers
v0x1235d10_0 .net "a_out", 0 0, L_0x13ba530;  1 drivers
v0x1235dd0_0 .net "b", 0 0, L_0x1400b10;  alias, 1 drivers
v0x1235e70_0 .net "b_out", 0 0, L_0x13ba6f0;  1 drivers
v0x1235f30_0 .net "not_sel", 0 0, L_0x13ba420;  1 drivers
v0x1236040_0 .net "res", 0 0, L_0x13ba840;  alias, 1 drivers
v0x1236100_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1236220 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1235730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13baa20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13baa20 .delay 1 (1,1,1) L_0x13baa20/d;
L_0x13bab30/d .functor AND 1, L_0x1401860, L_0x13baa20, C4<1>, C4<1>;
L_0x13bab30 .delay 1 (3,3,3) L_0x13bab30/d;
L_0x13bacf0/d .functor AND 1, L_0x1402550, L_0x1406330, C4<1>, C4<1>;
L_0x13bacf0 .delay 1 (3,3,3) L_0x13bacf0/d;
L_0x13bae40/d .functor OR 1, L_0x13bab30, L_0x13bacf0, C4<0>, C4<0>;
L_0x13bae40 .delay 1 (3,3,3) L_0x13bae40/d;
v0x1236490_0 .net "a", 0 0, L_0x1401860;  alias, 1 drivers
v0x1236550_0 .net "a_out", 0 0, L_0x13bab30;  1 drivers
v0x1236610_0 .net "b", 0 0, L_0x1402550;  alias, 1 drivers
v0x12366b0_0 .net "b_out", 0 0, L_0x13bacf0;  1 drivers
v0x1236770_0 .net "not_sel", 0 0, L_0x13baa20;  1 drivers
v0x1236880_0 .net "res", 0 0, L_0x13bae40;  alias, 1 drivers
v0x1236940_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1236a60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1235730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bb020/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13bb020 .delay 1 (1,1,1) L_0x13bb020/d;
L_0x13bb130/d .functor AND 1, L_0x13ba840, L_0x13bb020, C4<1>, C4<1>;
L_0x13bb130 .delay 1 (3,3,3) L_0x13bb130/d;
L_0x13bb2f0/d .functor AND 1, L_0x13bae40, L_0x1406290, C4<1>, C4<1>;
L_0x13bb2f0 .delay 1 (3,3,3) L_0x13bb2f0/d;
L_0x13bb440/d .functor OR 1, L_0x13bb130, L_0x13bb2f0, C4<0>, C4<0>;
L_0x13bb440 .delay 1 (3,3,3) L_0x13bb440/d;
v0x1236cb0_0 .net "a", 0 0, L_0x13ba840;  alias, 1 drivers
v0x1236d50_0 .net "a_out", 0 0, L_0x13bb130;  1 drivers
v0x1236df0_0 .net "b", 0 0, L_0x13bae40;  alias, 1 drivers
v0x1236e90_0 .net "b_out", 0 0, L_0x13bb2f0;  1 drivers
v0x1236f30_0 .net "not_sel", 0 0, L_0x13bb020;  1 drivers
v0x1237020_0 .net "res", 0 0, L_0x13bb440;  alias, 1 drivers
v0x12370c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1237a30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1234c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12395a0_0 .net "a", 0 0, L_0x1403160;  alias, 1 drivers
v0x1239660_0 .net "ab_out", 0 0, L_0x13bba80;  1 drivers
v0x1239750_0 .net "b", 0 0, L_0x1403e90;  alias, 1 drivers
v0x1239820_0 .net "c", 0 0, L_0x14049a0;  alias, 1 drivers
v0x12398f0_0 .net "cd_out", 0 0, L_0x13bc080;  1 drivers
v0x1239a30_0 .net "d", 0 0, L_0x14056f0;  alias, 1 drivers
v0x1239ad0_0 .net "res", 0 0, L_0x13bc680;  alias, 1 drivers
v0x1239bc0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1239c60_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1237c70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1237a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bb660/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13bb660 .delay 1 (1,1,1) L_0x13bb660/d;
L_0x13bb770/d .functor AND 1, L_0x1403160, L_0x13bb660, C4<1>, C4<1>;
L_0x13bb770 .delay 1 (3,3,3) L_0x13bb770/d;
L_0x13bb930/d .functor AND 1, L_0x1403e90, L_0x1406330, C4<1>, C4<1>;
L_0x13bb930 .delay 1 (3,3,3) L_0x13bb930/d;
L_0x13bba80/d .functor OR 1, L_0x13bb770, L_0x13bb930, C4<0>, C4<0>;
L_0x13bba80 .delay 1 (3,3,3) L_0x13bba80/d;
v0x1237ec0_0 .net "a", 0 0, L_0x1403160;  alias, 1 drivers
v0x1237fa0_0 .net "a_out", 0 0, L_0x13bb770;  1 drivers
v0x1238060_0 .net "b", 0 0, L_0x1403e90;  alias, 1 drivers
v0x1238130_0 .net "b_out", 0 0, L_0x13bb930;  1 drivers
v0x12381f0_0 .net "not_sel", 0 0, L_0x13bb660;  1 drivers
v0x1238300_0 .net "res", 0 0, L_0x13bba80;  alias, 1 drivers
v0x12383c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12384e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1237a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bbc60/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13bbc60 .delay 1 (1,1,1) L_0x13bbc60/d;
L_0x13bbd70/d .functor AND 1, L_0x14049a0, L_0x13bbc60, C4<1>, C4<1>;
L_0x13bbd70 .delay 1 (3,3,3) L_0x13bbd70/d;
L_0x13bbf30/d .functor AND 1, L_0x14056f0, L_0x1406330, C4<1>, C4<1>;
L_0x13bbf30 .delay 1 (3,3,3) L_0x13bbf30/d;
L_0x13bc080/d .functor OR 1, L_0x13bbd70, L_0x13bbf30, C4<0>, C4<0>;
L_0x13bc080 .delay 1 (3,3,3) L_0x13bc080/d;
v0x1238750_0 .net "a", 0 0, L_0x14049a0;  alias, 1 drivers
v0x1238810_0 .net "a_out", 0 0, L_0x13bbd70;  1 drivers
v0x12388d0_0 .net "b", 0 0, L_0x14056f0;  alias, 1 drivers
v0x12389a0_0 .net "b_out", 0 0, L_0x13bbf30;  1 drivers
v0x1238a60_0 .net "not_sel", 0 0, L_0x13bbc60;  1 drivers
v0x1238b70_0 .net "res", 0 0, L_0x13bc080;  alias, 1 drivers
v0x1238c30_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1238d50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1237a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bc260/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13bc260 .delay 1 (1,1,1) L_0x13bc260/d;
L_0x13bc370/d .functor AND 1, L_0x13bba80, L_0x13bc260, C4<1>, C4<1>;
L_0x13bc370 .delay 1 (3,3,3) L_0x13bc370/d;
L_0x13bc530/d .functor AND 1, L_0x13bc080, L_0x1406290, C4<1>, C4<1>;
L_0x13bc530 .delay 1 (3,3,3) L_0x13bc530/d;
L_0x13bc680/d .functor OR 1, L_0x13bc370, L_0x13bc530, C4<0>, C4<0>;
L_0x13bc680 .delay 1 (3,3,3) L_0x13bc680/d;
v0x1238fd0_0 .net "a", 0 0, L_0x13bba80;  alias, 1 drivers
v0x12390a0_0 .net "a_out", 0 0, L_0x13bc370;  1 drivers
v0x1239140_0 .net "b", 0 0, L_0x13bc080;  alias, 1 drivers
v0x1239240_0 .net "b_out", 0 0, L_0x13bc530;  1 drivers
v0x12392e0_0 .net "not_sel", 0 0, L_0x13bc260;  1 drivers
v0x12393d0_0 .net "res", 0 0, L_0x13bc680;  alias, 1 drivers
v0x1239470_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x123bf50 .scope module, "mux_16_1_1b_0[7]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1248a80_0 .net "a", 0 0, L_0x13f24e0;  1 drivers
v0x1248b40_0 .net "b", 0 0, L_0x13f3280;  1 drivers
v0x1248c00_0 .net "c", 0 0, L_0x13f4420;  1 drivers
v0x1248ca0_0 .net "d", 0 0, L_0x13f5a60;  1 drivers
v0x1248d40_0 .net "e", 0 0, L_0x13f76b0;  1 drivers
v0x1248e30_0 .net "f", 0 0, L_0x13f94f0;  1 drivers
v0x1248ed0_0 .net "g", 0 0, L_0x13fb940;  1 drivers
v0x1248f70_0 .net "h", 0 0, L_0x13fe190;  1 drivers
v0x1249010_0 .net "i", 0 0, L_0x1400010;  1 drivers
v0x1249140_0 .net "j", 0 0, L_0x1400bb0;  1 drivers
v0x12491e0_0 .net "k", 0 0, L_0x1401900;  1 drivers
v0x1249280_0 .net "l", 0 0, L_0x14025f0;  1 drivers
v0x1249320_0 .net "m", 0 0, L_0x1403200;  1 drivers
v0x12493c0_0 .net "n", 0 0, L_0x1403f30;  1 drivers
v0x1249460_0 .net "o", 0 0, L_0x1404a40;  1 drivers
v0x1249500_0 .net "p", 0 0, L_0x1405790;  1 drivers
v0x12495a0_0 .net "res", 0 0, L_0x13c2c20;  1 drivers
v0x1249750_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12497f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1249890_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1249930_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x12499d0_0 .net "x", 0 0, L_0x13bfc20;  1 drivers
v0x1249a70_0 .net "y", 0 0, L_0x13c2660;  1 drivers
S_0x123c300 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x123bf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c2880/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13c2880 .delay 1 (1,1,1) L_0x13c2880/d;
L_0x13c2990/d .functor AND 1, L_0x13bfc20, L_0x13c2880, C4<1>, C4<1>;
L_0x13c2990 .delay 1 (3,3,3) L_0x13c2990/d;
L_0x13c2b10/d .functor AND 1, L_0x13c2660, L_0x1405dd0, C4<1>, C4<1>;
L_0x13c2b10 .delay 1 (3,3,3) L_0x13c2b10/d;
L_0x13c2c20/d .functor OR 1, L_0x13c2990, L_0x13c2b10, C4<0>, C4<0>;
L_0x13c2c20 .delay 1 (3,3,3) L_0x13c2c20/d;
v0x123c500_0 .net "a", 0 0, L_0x13bfc20;  alias, 1 drivers
v0x123c5e0_0 .net "a_out", 0 0, L_0x13c2990;  1 drivers
v0x123c6a0_0 .net "b", 0 0, L_0x13c2660;  alias, 1 drivers
v0x123c740_0 .net "b_out", 0 0, L_0x13c2b10;  1 drivers
v0x123c800_0 .net "not_sel", 0 0, L_0x13c2880;  1 drivers
v0x123c910_0 .net "res", 0 0, L_0x13c2c20;  alias, 1 drivers
v0x123c9d0_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x123caf0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x123bf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1241d10_0 .net "a", 0 0, L_0x13f24e0;  alias, 1 drivers
v0x1241dd0_0 .net "b", 0 0, L_0x13f3280;  alias, 1 drivers
v0x1241ee0_0 .net "c", 0 0, L_0x13f4420;  alias, 1 drivers
v0x1241fd0_0 .net "d", 0 0, L_0x13f5a60;  alias, 1 drivers
v0x12420c0_0 .net "e", 0 0, L_0x13f76b0;  alias, 1 drivers
v0x1242200_0 .net "f", 0 0, L_0x13f94f0;  alias, 1 drivers
v0x12422f0_0 .net "g", 0 0, L_0x13fb940;  alias, 1 drivers
v0x12423e0_0 .net "h", 0 0, L_0x13fe190;  alias, 1 drivers
v0x12424d0_0 .net "res", 0 0, L_0x13bfc20;  alias, 1 drivers
v0x1242600_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12426a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1242740_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12427e0_0 .net "x", 0 0, L_0x13be420;  1 drivers
v0x1242880_0 .net "y", 0 0, L_0x13bf660;  1 drivers
S_0x123ce90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x123caf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bf880/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13bf880 .delay 1 (1,1,1) L_0x13bf880/d;
L_0x13bf990/d .functor AND 1, L_0x13be420, L_0x13bf880, C4<1>, C4<1>;
L_0x13bf990 .delay 1 (3,3,3) L_0x13bf990/d;
L_0x13bfb10/d .functor AND 1, L_0x13bf660, L_0x1405fe0, C4<1>, C4<1>;
L_0x13bfb10 .delay 1 (3,3,3) L_0x13bfb10/d;
L_0x13bfc20/d .functor OR 1, L_0x13bf990, L_0x13bfb10, C4<0>, C4<0>;
L_0x13bfc20 .delay 1 (3,3,3) L_0x13bfc20/d;
v0x123d0e0_0 .net "a", 0 0, L_0x13be420;  alias, 1 drivers
v0x123d1c0_0 .net "a_out", 0 0, L_0x13bf990;  1 drivers
v0x123d280_0 .net "b", 0 0, L_0x13bf660;  alias, 1 drivers
v0x123d320_0 .net "b_out", 0 0, L_0x13bfb10;  1 drivers
v0x123d3e0_0 .net "not_sel", 0 0, L_0x13bf880;  1 drivers
v0x123d4f0_0 .net "res", 0 0, L_0x13bfc20;  alias, 1 drivers
v0x123d590_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x123d690 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x123caf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x123f150_0 .net "a", 0 0, L_0x13f24e0;  alias, 1 drivers
v0x123f210_0 .net "ab_out", 0 0, L_0x13bd820;  1 drivers
v0x123f300_0 .net "b", 0 0, L_0x13f3280;  alias, 1 drivers
v0x123f3d0_0 .net "c", 0 0, L_0x13f4420;  alias, 1 drivers
v0x123f4a0_0 .net "cd_out", 0 0, L_0x13bde20;  1 drivers
v0x123f5e0_0 .net "d", 0 0, L_0x13f5a60;  alias, 1 drivers
v0x123f680_0 .net "res", 0 0, L_0x13be420;  alias, 1 drivers
v0x123f770_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x123f810_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x123d940 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x123d690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bd400/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13bd400 .delay 1 (1,1,1) L_0x13bd400/d;
L_0x13bd510/d .functor AND 1, L_0x13f24e0, L_0x13bd400, C4<1>, C4<1>;
L_0x13bd510 .delay 1 (3,3,3) L_0x13bd510/d;
L_0x13bd6d0/d .functor AND 1, L_0x13f3280, L_0x1406330, C4<1>, C4<1>;
L_0x13bd6d0 .delay 1 (3,3,3) L_0x13bd6d0/d;
L_0x13bd820/d .functor OR 1, L_0x13bd510, L_0x13bd6d0, C4<0>, C4<0>;
L_0x13bd820 .delay 1 (3,3,3) L_0x13bd820/d;
v0x123db90_0 .net "a", 0 0, L_0x13f24e0;  alias, 1 drivers
v0x123dc70_0 .net "a_out", 0 0, L_0x13bd510;  1 drivers
v0x123dd30_0 .net "b", 0 0, L_0x13f3280;  alias, 1 drivers
v0x123ddd0_0 .net "b_out", 0 0, L_0x13bd6d0;  1 drivers
v0x123de90_0 .net "not_sel", 0 0, L_0x13bd400;  1 drivers
v0x123dfa0_0 .net "res", 0 0, L_0x13bd820;  alias, 1 drivers
v0x123e060_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x123e180 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x123d690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bda00/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13bda00 .delay 1 (1,1,1) L_0x13bda00/d;
L_0x13bdb10/d .functor AND 1, L_0x13f4420, L_0x13bda00, C4<1>, C4<1>;
L_0x13bdb10 .delay 1 (3,3,3) L_0x13bdb10/d;
L_0x13bdcd0/d .functor AND 1, L_0x13f5a60, L_0x1406330, C4<1>, C4<1>;
L_0x13bdcd0 .delay 1 (3,3,3) L_0x13bdcd0/d;
L_0x13bde20/d .functor OR 1, L_0x13bdb10, L_0x13bdcd0, C4<0>, C4<0>;
L_0x13bde20 .delay 1 (3,3,3) L_0x13bde20/d;
v0x123e3f0_0 .net "a", 0 0, L_0x13f4420;  alias, 1 drivers
v0x123e4b0_0 .net "a_out", 0 0, L_0x13bdb10;  1 drivers
v0x123e570_0 .net "b", 0 0, L_0x13f5a60;  alias, 1 drivers
v0x123e610_0 .net "b_out", 0 0, L_0x13bdcd0;  1 drivers
v0x123e6d0_0 .net "not_sel", 0 0, L_0x13bda00;  1 drivers
v0x123e7e0_0 .net "res", 0 0, L_0x13bde20;  alias, 1 drivers
v0x123e8a0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x123e9c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x123d690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13be000/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13be000 .delay 1 (1,1,1) L_0x13be000/d;
L_0x13be110/d .functor AND 1, L_0x13bd820, L_0x13be000, C4<1>, C4<1>;
L_0x13be110 .delay 1 (3,3,3) L_0x13be110/d;
L_0x13be2d0/d .functor AND 1, L_0x13bde20, L_0x1406290, C4<1>, C4<1>;
L_0x13be2d0 .delay 1 (3,3,3) L_0x13be2d0/d;
L_0x13be420/d .functor OR 1, L_0x13be110, L_0x13be2d0, C4<0>, C4<0>;
L_0x13be420 .delay 1 (3,3,3) L_0x13be420/d;
v0x123ec10_0 .net "a", 0 0, L_0x13bd820;  alias, 1 drivers
v0x123ecb0_0 .net "a_out", 0 0, L_0x13be110;  1 drivers
v0x123ed50_0 .net "b", 0 0, L_0x13bde20;  alias, 1 drivers
v0x123edf0_0 .net "b_out", 0 0, L_0x13be2d0;  1 drivers
v0x123ee90_0 .net "not_sel", 0 0, L_0x13be000;  1 drivers
v0x123ef80_0 .net "res", 0 0, L_0x13be420;  alias, 1 drivers
v0x123f020_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x123f930 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x123caf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12414a0_0 .net "a", 0 0, L_0x13f76b0;  alias, 1 drivers
v0x1241560_0 .net "ab_out", 0 0, L_0x13bea60;  1 drivers
v0x1241650_0 .net "b", 0 0, L_0x13f94f0;  alias, 1 drivers
v0x1241720_0 .net "c", 0 0, L_0x13fb940;  alias, 1 drivers
v0x12417f0_0 .net "cd_out", 0 0, L_0x13bf060;  1 drivers
v0x1241930_0 .net "d", 0 0, L_0x13fe190;  alias, 1 drivers
v0x12419d0_0 .net "res", 0 0, L_0x13bf660;  alias, 1 drivers
v0x1241ac0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1241b60_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x123fb70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x123f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13be640/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13be640 .delay 1 (1,1,1) L_0x13be640/d;
L_0x13be750/d .functor AND 1, L_0x13f76b0, L_0x13be640, C4<1>, C4<1>;
L_0x13be750 .delay 1 (3,3,3) L_0x13be750/d;
L_0x13be910/d .functor AND 1, L_0x13f94f0, L_0x1406330, C4<1>, C4<1>;
L_0x13be910 .delay 1 (3,3,3) L_0x13be910/d;
L_0x13bea60/d .functor OR 1, L_0x13be750, L_0x13be910, C4<0>, C4<0>;
L_0x13bea60 .delay 1 (3,3,3) L_0x13bea60/d;
v0x123fdc0_0 .net "a", 0 0, L_0x13f76b0;  alias, 1 drivers
v0x123fea0_0 .net "a_out", 0 0, L_0x13be750;  1 drivers
v0x123ff60_0 .net "b", 0 0, L_0x13f94f0;  alias, 1 drivers
v0x1240030_0 .net "b_out", 0 0, L_0x13be910;  1 drivers
v0x12400f0_0 .net "not_sel", 0 0, L_0x13be640;  1 drivers
v0x1240200_0 .net "res", 0 0, L_0x13bea60;  alias, 1 drivers
v0x12402c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12403e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x123f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bec40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13bec40 .delay 1 (1,1,1) L_0x13bec40/d;
L_0x13bed50/d .functor AND 1, L_0x13fb940, L_0x13bec40, C4<1>, C4<1>;
L_0x13bed50 .delay 1 (3,3,3) L_0x13bed50/d;
L_0x13bef10/d .functor AND 1, L_0x13fe190, L_0x1406330, C4<1>, C4<1>;
L_0x13bef10 .delay 1 (3,3,3) L_0x13bef10/d;
L_0x13bf060/d .functor OR 1, L_0x13bed50, L_0x13bef10, C4<0>, C4<0>;
L_0x13bf060 .delay 1 (3,3,3) L_0x13bf060/d;
v0x1240650_0 .net "a", 0 0, L_0x13fb940;  alias, 1 drivers
v0x1240710_0 .net "a_out", 0 0, L_0x13bed50;  1 drivers
v0x12407d0_0 .net "b", 0 0, L_0x13fe190;  alias, 1 drivers
v0x12408a0_0 .net "b_out", 0 0, L_0x13bef10;  1 drivers
v0x1240960_0 .net "not_sel", 0 0, L_0x13bec40;  1 drivers
v0x1240a70_0 .net "res", 0 0, L_0x13bf060;  alias, 1 drivers
v0x1240b30_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1240c50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x123f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bf240/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13bf240 .delay 1 (1,1,1) L_0x13bf240/d;
L_0x13bf350/d .functor AND 1, L_0x13bea60, L_0x13bf240, C4<1>, C4<1>;
L_0x13bf350 .delay 1 (3,3,3) L_0x13bf350/d;
L_0x13bf510/d .functor AND 1, L_0x13bf060, L_0x1406290, C4<1>, C4<1>;
L_0x13bf510 .delay 1 (3,3,3) L_0x13bf510/d;
L_0x13bf660/d .functor OR 1, L_0x13bf350, L_0x13bf510, C4<0>, C4<0>;
L_0x13bf660 .delay 1 (3,3,3) L_0x13bf660/d;
v0x1240ed0_0 .net "a", 0 0, L_0x13bea60;  alias, 1 drivers
v0x1240fa0_0 .net "a_out", 0 0, L_0x13bf350;  1 drivers
v0x1241040_0 .net "b", 0 0, L_0x13bf060;  alias, 1 drivers
v0x1241140_0 .net "b_out", 0 0, L_0x13bf510;  1 drivers
v0x12411e0_0 .net "not_sel", 0 0, L_0x13bf240;  1 drivers
v0x12412d0_0 .net "res", 0 0, L_0x13bf660;  alias, 1 drivers
v0x1241370_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1242ad0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x123bf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1247cc0_0 .net "a", 0 0, L_0x1400010;  alias, 1 drivers
v0x1247d80_0 .net "b", 0 0, L_0x1400bb0;  alias, 1 drivers
v0x1247e90_0 .net "c", 0 0, L_0x1401900;  alias, 1 drivers
v0x1247f80_0 .net "d", 0 0, L_0x14025f0;  alias, 1 drivers
v0x1248070_0 .net "e", 0 0, L_0x1403200;  alias, 1 drivers
v0x12481b0_0 .net "f", 0 0, L_0x1403f30;  alias, 1 drivers
v0x12482a0_0 .net "g", 0 0, L_0x1404a40;  alias, 1 drivers
v0x1248390_0 .net "h", 0 0, L_0x1405790;  alias, 1 drivers
v0x1248480_0 .net "res", 0 0, L_0x13c2660;  alias, 1 drivers
v0x12485b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1248650_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12486f0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1248790_0 .net "x", 0 0, L_0x13c0e60;  1 drivers
v0x1248830_0 .net "y", 0 0, L_0x13c20a0;  1 drivers
S_0x1242de0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1242ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c22c0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13c22c0 .delay 1 (1,1,1) L_0x13c22c0/d;
L_0x13c23d0/d .functor AND 1, L_0x13c0e60, L_0x13c22c0, C4<1>, C4<1>;
L_0x13c23d0 .delay 1 (3,3,3) L_0x13c23d0/d;
L_0x13c2550/d .functor AND 1, L_0x13c20a0, L_0x1405fe0, C4<1>, C4<1>;
L_0x13c2550 .delay 1 (3,3,3) L_0x13c2550/d;
L_0x13c2660/d .functor OR 1, L_0x13c23d0, L_0x13c2550, C4<0>, C4<0>;
L_0x13c2660 .delay 1 (3,3,3) L_0x13c2660/d;
v0x1243030_0 .net "a", 0 0, L_0x13c0e60;  alias, 1 drivers
v0x1243110_0 .net "a_out", 0 0, L_0x13c23d0;  1 drivers
v0x12431d0_0 .net "b", 0 0, L_0x13c20a0;  alias, 1 drivers
v0x1243270_0 .net "b_out", 0 0, L_0x13c2550;  1 drivers
v0x1243330_0 .net "not_sel", 0 0, L_0x13c22c0;  1 drivers
v0x1243440_0 .net "res", 0 0, L_0x13c2660;  alias, 1 drivers
v0x12434e0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12435e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1242ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1245070_0 .net "a", 0 0, L_0x1400010;  alias, 1 drivers
v0x1245130_0 .net "ab_out", 0 0, L_0x13c0260;  1 drivers
v0x1245220_0 .net "b", 0 0, L_0x1400bb0;  alias, 1 drivers
v0x12452f0_0 .net "c", 0 0, L_0x1401900;  alias, 1 drivers
v0x12453c0_0 .net "cd_out", 0 0, L_0x13c0860;  1 drivers
v0x1245500_0 .net "d", 0 0, L_0x14025f0;  alias, 1 drivers
v0x12455a0_0 .net "res", 0 0, L_0x13c0e60;  alias, 1 drivers
v0x1245690_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1245730_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1243890 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12435e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13bfe40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13bfe40 .delay 1 (1,1,1) L_0x13bfe40/d;
L_0x13bff50/d .functor AND 1, L_0x1400010, L_0x13bfe40, C4<1>, C4<1>;
L_0x13bff50 .delay 1 (3,3,3) L_0x13bff50/d;
L_0x13c0110/d .functor AND 1, L_0x1400bb0, L_0x1406330, C4<1>, C4<1>;
L_0x13c0110 .delay 1 (3,3,3) L_0x13c0110/d;
L_0x13c0260/d .functor OR 1, L_0x13bff50, L_0x13c0110, C4<0>, C4<0>;
L_0x13c0260 .delay 1 (3,3,3) L_0x13c0260/d;
v0x1243ae0_0 .net "a", 0 0, L_0x1400010;  alias, 1 drivers
v0x1243bc0_0 .net "a_out", 0 0, L_0x13bff50;  1 drivers
v0x1243c80_0 .net "b", 0 0, L_0x1400bb0;  alias, 1 drivers
v0x1243d20_0 .net "b_out", 0 0, L_0x13c0110;  1 drivers
v0x1243de0_0 .net "not_sel", 0 0, L_0x13bfe40;  1 drivers
v0x1243ef0_0 .net "res", 0 0, L_0x13c0260;  alias, 1 drivers
v0x1243fb0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12440d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12435e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c0440/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c0440 .delay 1 (1,1,1) L_0x13c0440/d;
L_0x13c0550/d .functor AND 1, L_0x1401900, L_0x13c0440, C4<1>, C4<1>;
L_0x13c0550 .delay 1 (3,3,3) L_0x13c0550/d;
L_0x13c0710/d .functor AND 1, L_0x14025f0, L_0x1406330, C4<1>, C4<1>;
L_0x13c0710 .delay 1 (3,3,3) L_0x13c0710/d;
L_0x13c0860/d .functor OR 1, L_0x13c0550, L_0x13c0710, C4<0>, C4<0>;
L_0x13c0860 .delay 1 (3,3,3) L_0x13c0860/d;
v0x1244340_0 .net "a", 0 0, L_0x1401900;  alias, 1 drivers
v0x1244400_0 .net "a_out", 0 0, L_0x13c0550;  1 drivers
v0x12444c0_0 .net "b", 0 0, L_0x14025f0;  alias, 1 drivers
v0x1244560_0 .net "b_out", 0 0, L_0x13c0710;  1 drivers
v0x1244620_0 .net "not_sel", 0 0, L_0x13c0440;  1 drivers
v0x1244730_0 .net "res", 0 0, L_0x13c0860;  alias, 1 drivers
v0x12447f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1244910 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12435e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c0a40/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13c0a40 .delay 1 (1,1,1) L_0x13c0a40/d;
L_0x13c0b50/d .functor AND 1, L_0x13c0260, L_0x13c0a40, C4<1>, C4<1>;
L_0x13c0b50 .delay 1 (3,3,3) L_0x13c0b50/d;
L_0x13c0d10/d .functor AND 1, L_0x13c0860, L_0x1406290, C4<1>, C4<1>;
L_0x13c0d10 .delay 1 (3,3,3) L_0x13c0d10/d;
L_0x13c0e60/d .functor OR 1, L_0x13c0b50, L_0x13c0d10, C4<0>, C4<0>;
L_0x13c0e60 .delay 1 (3,3,3) L_0x13c0e60/d;
v0x1244b60_0 .net "a", 0 0, L_0x13c0260;  alias, 1 drivers
v0x1244c00_0 .net "a_out", 0 0, L_0x13c0b50;  1 drivers
v0x1244ca0_0 .net "b", 0 0, L_0x13c0860;  alias, 1 drivers
v0x1244d40_0 .net "b_out", 0 0, L_0x13c0d10;  1 drivers
v0x1244de0_0 .net "not_sel", 0 0, L_0x13c0a40;  1 drivers
v0x1244ed0_0 .net "res", 0 0, L_0x13c0e60;  alias, 1 drivers
v0x1244f70_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12458e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1242ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1247450_0 .net "a", 0 0, L_0x1403200;  alias, 1 drivers
v0x1247510_0 .net "ab_out", 0 0, L_0x13c14a0;  1 drivers
v0x1247600_0 .net "b", 0 0, L_0x1403f30;  alias, 1 drivers
v0x12476d0_0 .net "c", 0 0, L_0x1404a40;  alias, 1 drivers
v0x12477a0_0 .net "cd_out", 0 0, L_0x13c1aa0;  1 drivers
v0x12478e0_0 .net "d", 0 0, L_0x1405790;  alias, 1 drivers
v0x1247980_0 .net "res", 0 0, L_0x13c20a0;  alias, 1 drivers
v0x1247a70_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1247b10_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1245b20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12458e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c1080/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c1080 .delay 1 (1,1,1) L_0x13c1080/d;
L_0x13c1190/d .functor AND 1, L_0x1403200, L_0x13c1080, C4<1>, C4<1>;
L_0x13c1190 .delay 1 (3,3,3) L_0x13c1190/d;
L_0x13c1350/d .functor AND 1, L_0x1403f30, L_0x1406330, C4<1>, C4<1>;
L_0x13c1350 .delay 1 (3,3,3) L_0x13c1350/d;
L_0x13c14a0/d .functor OR 1, L_0x13c1190, L_0x13c1350, C4<0>, C4<0>;
L_0x13c14a0 .delay 1 (3,3,3) L_0x13c14a0/d;
v0x1245d70_0 .net "a", 0 0, L_0x1403200;  alias, 1 drivers
v0x1245e50_0 .net "a_out", 0 0, L_0x13c1190;  1 drivers
v0x1245f10_0 .net "b", 0 0, L_0x1403f30;  alias, 1 drivers
v0x1245fe0_0 .net "b_out", 0 0, L_0x13c1350;  1 drivers
v0x12460a0_0 .net "not_sel", 0 0, L_0x13c1080;  1 drivers
v0x12461b0_0 .net "res", 0 0, L_0x13c14a0;  alias, 1 drivers
v0x1246270_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1246390 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12458e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c1680/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c1680 .delay 1 (1,1,1) L_0x13c1680/d;
L_0x13c1790/d .functor AND 1, L_0x1404a40, L_0x13c1680, C4<1>, C4<1>;
L_0x13c1790 .delay 1 (3,3,3) L_0x13c1790/d;
L_0x13c1950/d .functor AND 1, L_0x1405790, L_0x1406330, C4<1>, C4<1>;
L_0x13c1950 .delay 1 (3,3,3) L_0x13c1950/d;
L_0x13c1aa0/d .functor OR 1, L_0x13c1790, L_0x13c1950, C4<0>, C4<0>;
L_0x13c1aa0 .delay 1 (3,3,3) L_0x13c1aa0/d;
v0x1246600_0 .net "a", 0 0, L_0x1404a40;  alias, 1 drivers
v0x12466c0_0 .net "a_out", 0 0, L_0x13c1790;  1 drivers
v0x1246780_0 .net "b", 0 0, L_0x1405790;  alias, 1 drivers
v0x1246850_0 .net "b_out", 0 0, L_0x13c1950;  1 drivers
v0x1246910_0 .net "not_sel", 0 0, L_0x13c1680;  1 drivers
v0x1246a20_0 .net "res", 0 0, L_0x13c1aa0;  alias, 1 drivers
v0x1246ae0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1246c00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12458e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c1c80/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13c1c80 .delay 1 (1,1,1) L_0x13c1c80/d;
L_0x13c1d90/d .functor AND 1, L_0x13c14a0, L_0x13c1c80, C4<1>, C4<1>;
L_0x13c1d90 .delay 1 (3,3,3) L_0x13c1d90/d;
L_0x13c1f50/d .functor AND 1, L_0x13c1aa0, L_0x1406290, C4<1>, C4<1>;
L_0x13c1f50 .delay 1 (3,3,3) L_0x13c1f50/d;
L_0x13c20a0/d .functor OR 1, L_0x13c1d90, L_0x13c1f50, C4<0>, C4<0>;
L_0x13c20a0 .delay 1 (3,3,3) L_0x13c20a0/d;
v0x1246e80_0 .net "a", 0 0, L_0x13c14a0;  alias, 1 drivers
v0x1246f50_0 .net "a_out", 0 0, L_0x13c1d90;  1 drivers
v0x1246ff0_0 .net "b", 0 0, L_0x13c1aa0;  alias, 1 drivers
v0x12470f0_0 .net "b_out", 0 0, L_0x13c1f50;  1 drivers
v0x1247190_0 .net "not_sel", 0 0, L_0x13c1c80;  1 drivers
v0x1247280_0 .net "res", 0 0, L_0x13c20a0;  alias, 1 drivers
v0x1247320_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1249e00 .scope module, "mux_16_1_1b_0[8]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x12571c0_0 .net "a", 0 0, L_0x13f25d0;  1 drivers
v0x1257280_0 .net "b", 0 0, L_0x13f33f0;  1 drivers
v0x1257340_0 .net "c", 0 0, L_0x13f4610;  1 drivers
v0x12573e0_0 .net "d", 0 0, L_0x13f5cd0;  1 drivers
v0x1257480_0 .net "e", 0 0, L_0x13f79a0;  1 drivers
v0x1257570_0 .net "f", 0 0, L_0x13f9860;  1 drivers
v0x1257610_0 .net "g", 0 0, L_0x13fbd30;  1 drivers
v0x12576b0_0 .net "h", 0 0, L_0x13fe600;  1 drivers
v0x1257750_0 .net "i", 0 0, L_0x14000b0;  1 drivers
v0x1257880_0 .net "j", 0 0, L_0x1400c50;  1 drivers
v0x1257920_0 .net "k", 0 0, L_0x14019a0;  1 drivers
v0x12579c0_0 .net "l", 0 0, L_0x1402690;  1 drivers
v0x1257a60_0 .net "m", 0 0, L_0x14032a0;  1 drivers
v0x1257b00_0 .net "n", 0 0, L_0x1403fd0;  1 drivers
v0x1257ba0_0 .net "o", 0 0, L_0x1404ae0;  1 drivers
v0x1257c40_0 .net "p", 0 0, L_0x1405830;  1 drivers
v0x1257ce0_0 .net "res", 0 0, L_0x13c8640;  1 drivers
v0x1257d80_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1257e20_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1257ec0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1257f60_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x1258000_0 .net "x", 0 0, L_0x13c5640;  1 drivers
v0x12580a0_0 .net "y", 0 0, L_0x13c8080;  1 drivers
S_0x124a1b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1249e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c82a0/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13c82a0 .delay 1 (1,1,1) L_0x13c82a0/d;
L_0x13c83b0/d .functor AND 1, L_0x13c5640, L_0x13c82a0, C4<1>, C4<1>;
L_0x13c83b0 .delay 1 (3,3,3) L_0x13c83b0/d;
L_0x13c8530/d .functor AND 1, L_0x13c8080, L_0x1405dd0, C4<1>, C4<1>;
L_0x13c8530 .delay 1 (3,3,3) L_0x13c8530/d;
L_0x13c8640/d .functor OR 1, L_0x13c83b0, L_0x13c8530, C4<0>, C4<0>;
L_0x13c8640 .delay 1 (3,3,3) L_0x13c8640/d;
v0x124a360_0 .net "a", 0 0, L_0x13c5640;  alias, 1 drivers
v0x124a440_0 .net "a_out", 0 0, L_0x13c83b0;  1 drivers
v0x124a500_0 .net "b", 0 0, L_0x13c8080;  alias, 1 drivers
v0x124a5a0_0 .net "b_out", 0 0, L_0x13c8530;  1 drivers
v0x124a660_0 .net "not_sel", 0 0, L_0x13c82a0;  1 drivers
v0x124a770_0 .net "res", 0 0, L_0x13c8640;  alias, 1 drivers
v0x124a830_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x124a950 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1249e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x124fc00_0 .net "a", 0 0, L_0x13f25d0;  alias, 1 drivers
v0x124fcc0_0 .net "b", 0 0, L_0x13f33f0;  alias, 1 drivers
v0x124fdd0_0 .net "c", 0 0, L_0x13f4610;  alias, 1 drivers
v0x124fec0_0 .net "d", 0 0, L_0x13f5cd0;  alias, 1 drivers
v0x124ffb0_0 .net "e", 0 0, L_0x13f79a0;  alias, 1 drivers
v0x12500f0_0 .net "f", 0 0, L_0x13f9860;  alias, 1 drivers
v0x12501e0_0 .net "g", 0 0, L_0x13fbd30;  alias, 1 drivers
v0x12502d0_0 .net "h", 0 0, L_0x13fe600;  alias, 1 drivers
v0x12503c0_0 .net "res", 0 0, L_0x13c5640;  alias, 1 drivers
v0x12504f0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1250590_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1250630_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12506d0_0 .net "x", 0 0, L_0x13c3e40;  1 drivers
v0x1250770_0 .net "y", 0 0, L_0x13c5080;  1 drivers
S_0x124acf0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x124a950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c52a0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13c52a0 .delay 1 (1,1,1) L_0x13c52a0/d;
L_0x13c53b0/d .functor AND 1, L_0x13c3e40, L_0x13c52a0, C4<1>, C4<1>;
L_0x13c53b0 .delay 1 (3,3,3) L_0x13c53b0/d;
L_0x13c5530/d .functor AND 1, L_0x13c5080, L_0x1405fe0, C4<1>, C4<1>;
L_0x13c5530 .delay 1 (3,3,3) L_0x13c5530/d;
L_0x13c5640/d .functor OR 1, L_0x13c53b0, L_0x13c5530, C4<0>, C4<0>;
L_0x13c5640 .delay 1 (3,3,3) L_0x13c5640/d;
v0x124af40_0 .net "a", 0 0, L_0x13c3e40;  alias, 1 drivers
v0x124b020_0 .net "a_out", 0 0, L_0x13c53b0;  1 drivers
v0x124b0e0_0 .net "b", 0 0, L_0x13c5080;  alias, 1 drivers
v0x124b180_0 .net "b_out", 0 0, L_0x13c5530;  1 drivers
v0x124b240_0 .net "not_sel", 0 0, L_0x13c52a0;  1 drivers
v0x124b350_0 .net "res", 0 0, L_0x13c5640;  alias, 1 drivers
v0x124b3f0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x124b4f0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x124a950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x124cfb0_0 .net "a", 0 0, L_0x13f25d0;  alias, 1 drivers
v0x124d070_0 .net "ab_out", 0 0, L_0x13c3240;  1 drivers
v0x124d160_0 .net "b", 0 0, L_0x13f33f0;  alias, 1 drivers
v0x124d230_0 .net "c", 0 0, L_0x13f4610;  alias, 1 drivers
v0x124d300_0 .net "cd_out", 0 0, L_0x13c3840;  1 drivers
v0x124d440_0 .net "d", 0 0, L_0x13f5cd0;  alias, 1 drivers
v0x124d4e0_0 .net "res", 0 0, L_0x13c3e40;  alias, 1 drivers
v0x124d5d0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x124d670_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x124b7a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x124b4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c2e20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c2e20 .delay 1 (1,1,1) L_0x13c2e20/d;
L_0x13c2f30/d .functor AND 1, L_0x13f25d0, L_0x13c2e20, C4<1>, C4<1>;
L_0x13c2f30 .delay 1 (3,3,3) L_0x13c2f30/d;
L_0x13c30f0/d .functor AND 1, L_0x13f33f0, L_0x1406330, C4<1>, C4<1>;
L_0x13c30f0 .delay 1 (3,3,3) L_0x13c30f0/d;
L_0x13c3240/d .functor OR 1, L_0x13c2f30, L_0x13c30f0, C4<0>, C4<0>;
L_0x13c3240 .delay 1 (3,3,3) L_0x13c3240/d;
v0x124b9f0_0 .net "a", 0 0, L_0x13f25d0;  alias, 1 drivers
v0x124bad0_0 .net "a_out", 0 0, L_0x13c2f30;  1 drivers
v0x124bb90_0 .net "b", 0 0, L_0x13f33f0;  alias, 1 drivers
v0x124bc30_0 .net "b_out", 0 0, L_0x13c30f0;  1 drivers
v0x124bcf0_0 .net "not_sel", 0 0, L_0x13c2e20;  1 drivers
v0x124be00_0 .net "res", 0 0, L_0x13c3240;  alias, 1 drivers
v0x124bec0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x124bfe0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x124b4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c3420/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c3420 .delay 1 (1,1,1) L_0x13c3420/d;
L_0x13c3530/d .functor AND 1, L_0x13f4610, L_0x13c3420, C4<1>, C4<1>;
L_0x13c3530 .delay 1 (3,3,3) L_0x13c3530/d;
L_0x13c36f0/d .functor AND 1, L_0x13f5cd0, L_0x1406330, C4<1>, C4<1>;
L_0x13c36f0 .delay 1 (3,3,3) L_0x13c36f0/d;
L_0x13c3840/d .functor OR 1, L_0x13c3530, L_0x13c36f0, C4<0>, C4<0>;
L_0x13c3840 .delay 1 (3,3,3) L_0x13c3840/d;
v0x124c250_0 .net "a", 0 0, L_0x13f4610;  alias, 1 drivers
v0x124c310_0 .net "a_out", 0 0, L_0x13c3530;  1 drivers
v0x124c3d0_0 .net "b", 0 0, L_0x13f5cd0;  alias, 1 drivers
v0x124c470_0 .net "b_out", 0 0, L_0x13c36f0;  1 drivers
v0x124c530_0 .net "not_sel", 0 0, L_0x13c3420;  1 drivers
v0x124c640_0 .net "res", 0 0, L_0x13c3840;  alias, 1 drivers
v0x124c700_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x124c820 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x124b4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c3a20/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13c3a20 .delay 1 (1,1,1) L_0x13c3a20/d;
L_0x13c3b30/d .functor AND 1, L_0x13c3240, L_0x13c3a20, C4<1>, C4<1>;
L_0x13c3b30 .delay 1 (3,3,3) L_0x13c3b30/d;
L_0x13c3cf0/d .functor AND 1, L_0x13c3840, L_0x1406290, C4<1>, C4<1>;
L_0x13c3cf0 .delay 1 (3,3,3) L_0x13c3cf0/d;
L_0x13c3e40/d .functor OR 1, L_0x13c3b30, L_0x13c3cf0, C4<0>, C4<0>;
L_0x13c3e40 .delay 1 (3,3,3) L_0x13c3e40/d;
v0x124ca70_0 .net "a", 0 0, L_0x13c3240;  alias, 1 drivers
v0x124cb10_0 .net "a_out", 0 0, L_0x13c3b30;  1 drivers
v0x124cbb0_0 .net "b", 0 0, L_0x13c3840;  alias, 1 drivers
v0x124cc50_0 .net "b_out", 0 0, L_0x13c3cf0;  1 drivers
v0x124ccf0_0 .net "not_sel", 0 0, L_0x13c3a20;  1 drivers
v0x124cde0_0 .net "res", 0 0, L_0x13c3e40;  alias, 1 drivers
v0x124ce80_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x124d820 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x124a950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x124f390_0 .net "a", 0 0, L_0x13f79a0;  alias, 1 drivers
v0x124f450_0 .net "ab_out", 0 0, L_0x13c4480;  1 drivers
v0x124f540_0 .net "b", 0 0, L_0x13f9860;  alias, 1 drivers
v0x124f610_0 .net "c", 0 0, L_0x13fbd30;  alias, 1 drivers
v0x124f6e0_0 .net "cd_out", 0 0, L_0x13c4a80;  1 drivers
v0x124f820_0 .net "d", 0 0, L_0x13fe600;  alias, 1 drivers
v0x124f8c0_0 .net "res", 0 0, L_0x13c5080;  alias, 1 drivers
v0x124f9b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x124fa50_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x124da60 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x124d820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c4060/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c4060 .delay 1 (1,1,1) L_0x13c4060/d;
L_0x13c4170/d .functor AND 1, L_0x13f79a0, L_0x13c4060, C4<1>, C4<1>;
L_0x13c4170 .delay 1 (3,3,3) L_0x13c4170/d;
L_0x13c4330/d .functor AND 1, L_0x13f9860, L_0x1406330, C4<1>, C4<1>;
L_0x13c4330 .delay 1 (3,3,3) L_0x13c4330/d;
L_0x13c4480/d .functor OR 1, L_0x13c4170, L_0x13c4330, C4<0>, C4<0>;
L_0x13c4480 .delay 1 (3,3,3) L_0x13c4480/d;
v0x124dcb0_0 .net "a", 0 0, L_0x13f79a0;  alias, 1 drivers
v0x124dd90_0 .net "a_out", 0 0, L_0x13c4170;  1 drivers
v0x124de50_0 .net "b", 0 0, L_0x13f9860;  alias, 1 drivers
v0x124df20_0 .net "b_out", 0 0, L_0x13c4330;  1 drivers
v0x124dfe0_0 .net "not_sel", 0 0, L_0x13c4060;  1 drivers
v0x124e0f0_0 .net "res", 0 0, L_0x13c4480;  alias, 1 drivers
v0x124e1b0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x124e2d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x124d820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c4660/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c4660 .delay 1 (1,1,1) L_0x13c4660/d;
L_0x13c4770/d .functor AND 1, L_0x13fbd30, L_0x13c4660, C4<1>, C4<1>;
L_0x13c4770 .delay 1 (3,3,3) L_0x13c4770/d;
L_0x13c4930/d .functor AND 1, L_0x13fe600, L_0x1406330, C4<1>, C4<1>;
L_0x13c4930 .delay 1 (3,3,3) L_0x13c4930/d;
L_0x13c4a80/d .functor OR 1, L_0x13c4770, L_0x13c4930, C4<0>, C4<0>;
L_0x13c4a80 .delay 1 (3,3,3) L_0x13c4a80/d;
v0x124e540_0 .net "a", 0 0, L_0x13fbd30;  alias, 1 drivers
v0x124e600_0 .net "a_out", 0 0, L_0x13c4770;  1 drivers
v0x124e6c0_0 .net "b", 0 0, L_0x13fe600;  alias, 1 drivers
v0x124e790_0 .net "b_out", 0 0, L_0x13c4930;  1 drivers
v0x124e850_0 .net "not_sel", 0 0, L_0x13c4660;  1 drivers
v0x124e960_0 .net "res", 0 0, L_0x13c4a80;  alias, 1 drivers
v0x124ea20_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x124eb40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x124d820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c4c60/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13c4c60 .delay 1 (1,1,1) L_0x13c4c60/d;
L_0x13c4d70/d .functor AND 1, L_0x13c4480, L_0x13c4c60, C4<1>, C4<1>;
L_0x13c4d70 .delay 1 (3,3,3) L_0x13c4d70/d;
L_0x13c4f30/d .functor AND 1, L_0x13c4a80, L_0x1406290, C4<1>, C4<1>;
L_0x13c4f30 .delay 1 (3,3,3) L_0x13c4f30/d;
L_0x13c5080/d .functor OR 1, L_0x13c4d70, L_0x13c4f30, C4<0>, C4<0>;
L_0x13c5080 .delay 1 (3,3,3) L_0x13c5080/d;
v0x124edc0_0 .net "a", 0 0, L_0x13c4480;  alias, 1 drivers
v0x124ee90_0 .net "a_out", 0 0, L_0x13c4d70;  1 drivers
v0x124ef30_0 .net "b", 0 0, L_0x13c4a80;  alias, 1 drivers
v0x124f030_0 .net "b_out", 0 0, L_0x13c4f30;  1 drivers
v0x124f0d0_0 .net "not_sel", 0 0, L_0x13c4c60;  1 drivers
v0x124f1c0_0 .net "res", 0 0, L_0x13c5080;  alias, 1 drivers
v0x124f260_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12509c0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1249e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1256400_0 .net "a", 0 0, L_0x14000b0;  alias, 1 drivers
v0x12564c0_0 .net "b", 0 0, L_0x1400c50;  alias, 1 drivers
v0x12565d0_0 .net "c", 0 0, L_0x14019a0;  alias, 1 drivers
v0x12566c0_0 .net "d", 0 0, L_0x1402690;  alias, 1 drivers
v0x12567b0_0 .net "e", 0 0, L_0x14032a0;  alias, 1 drivers
v0x12568f0_0 .net "f", 0 0, L_0x1403fd0;  alias, 1 drivers
v0x12569e0_0 .net "g", 0 0, L_0x1404ae0;  alias, 1 drivers
v0x1256ad0_0 .net "h", 0 0, L_0x1405830;  alias, 1 drivers
v0x1256bc0_0 .net "res", 0 0, L_0x13c8080;  alias, 1 drivers
v0x1256cf0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1256d90_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1256e30_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1256ed0_0 .net "x", 0 0, L_0x13c6880;  1 drivers
v0x1256f70_0 .net "y", 0 0, L_0x13c7ac0;  1 drivers
S_0x1250cd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x12509c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c7ce0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13c7ce0 .delay 1 (1,1,1) L_0x13c7ce0/d;
L_0x13c7df0/d .functor AND 1, L_0x13c6880, L_0x13c7ce0, C4<1>, C4<1>;
L_0x13c7df0 .delay 1 (3,3,3) L_0x13c7df0/d;
L_0x13c7f70/d .functor AND 1, L_0x13c7ac0, L_0x1405fe0, C4<1>, C4<1>;
L_0x13c7f70 .delay 1 (3,3,3) L_0x13c7f70/d;
L_0x13c8080/d .functor OR 1, L_0x13c7df0, L_0x13c7f70, C4<0>, C4<0>;
L_0x13c8080 .delay 1 (3,3,3) L_0x13c8080/d;
v0x1250f20_0 .net "a", 0 0, L_0x13c6880;  alias, 1 drivers
v0x1251000_0 .net "a_out", 0 0, L_0x13c7df0;  1 drivers
v0x12510c0_0 .net "b", 0 0, L_0x13c7ac0;  alias, 1 drivers
v0x1251160_0 .net "b_out", 0 0, L_0x13c7f70;  1 drivers
v0x1251220_0 .net "not_sel", 0 0, L_0x13c7ce0;  1 drivers
v0x1251330_0 .net "res", 0 0, L_0x13c8080;  alias, 1 drivers
v0x12513d0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12514d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x12509c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12537b0_0 .net "a", 0 0, L_0x14000b0;  alias, 1 drivers
v0x1253870_0 .net "ab_out", 0 0, L_0x13c5c80;  1 drivers
v0x1253960_0 .net "b", 0 0, L_0x1400c50;  alias, 1 drivers
v0x1253a30_0 .net "c", 0 0, L_0x14019a0;  alias, 1 drivers
v0x1253b00_0 .net "cd_out", 0 0, L_0x13c6280;  1 drivers
v0x1253c40_0 .net "d", 0 0, L_0x1402690;  alias, 1 drivers
v0x1253ce0_0 .net "res", 0 0, L_0x13c6880;  alias, 1 drivers
v0x1253dd0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1253e70_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1251780 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12514d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c5860/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c5860 .delay 1 (1,1,1) L_0x13c5860/d;
L_0x13c5970/d .functor AND 1, L_0x14000b0, L_0x13c5860, C4<1>, C4<1>;
L_0x13c5970 .delay 1 (3,3,3) L_0x13c5970/d;
L_0x13c5b30/d .functor AND 1, L_0x1400c50, L_0x1406330, C4<1>, C4<1>;
L_0x13c5b30 .delay 1 (3,3,3) L_0x13c5b30/d;
L_0x13c5c80/d .functor OR 1, L_0x13c5970, L_0x13c5b30, C4<0>, C4<0>;
L_0x13c5c80 .delay 1 (3,3,3) L_0x13c5c80/d;
v0x12519d0_0 .net "a", 0 0, L_0x14000b0;  alias, 1 drivers
v0x1251ab0_0 .net "a_out", 0 0, L_0x13c5970;  1 drivers
v0x1251b70_0 .net "b", 0 0, L_0x1400c50;  alias, 1 drivers
v0x1251c10_0 .net "b_out", 0 0, L_0x13c5b30;  1 drivers
v0x1251cd0_0 .net "not_sel", 0 0, L_0x13c5860;  1 drivers
v0x1251de0_0 .net "res", 0 0, L_0x13c5c80;  alias, 1 drivers
v0x1251ea0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1251fc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12514d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c5e60/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c5e60 .delay 1 (1,1,1) L_0x13c5e60/d;
L_0x13c5f70/d .functor AND 1, L_0x14019a0, L_0x13c5e60, C4<1>, C4<1>;
L_0x13c5f70 .delay 1 (3,3,3) L_0x13c5f70/d;
L_0x13c6130/d .functor AND 1, L_0x1402690, L_0x1406330, C4<1>, C4<1>;
L_0x13c6130 .delay 1 (3,3,3) L_0x13c6130/d;
L_0x13c6280/d .functor OR 1, L_0x13c5f70, L_0x13c6130, C4<0>, C4<0>;
L_0x13c6280 .delay 1 (3,3,3) L_0x13c6280/d;
v0x1252230_0 .net "a", 0 0, L_0x14019a0;  alias, 1 drivers
v0x12522f0_0 .net "a_out", 0 0, L_0x13c5f70;  1 drivers
v0x12523b0_0 .net "b", 0 0, L_0x1402690;  alias, 1 drivers
v0x1252450_0 .net "b_out", 0 0, L_0x13c6130;  1 drivers
v0x1252510_0 .net "not_sel", 0 0, L_0x13c5e60;  1 drivers
v0x1252620_0 .net "res", 0 0, L_0x13c6280;  alias, 1 drivers
v0x12526e0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1216000 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12514d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c6460/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13c6460 .delay 1 (1,1,1) L_0x13c6460/d;
L_0x13c6570/d .functor AND 1, L_0x13c5c80, L_0x13c6460, C4<1>, C4<1>;
L_0x13c6570 .delay 1 (3,3,3) L_0x13c6570/d;
L_0x13c6730/d .functor AND 1, L_0x13c6280, L_0x1406290, C4<1>, C4<1>;
L_0x13c6730 .delay 1 (3,3,3) L_0x13c6730/d;
L_0x13c6880/d .functor OR 1, L_0x13c6570, L_0x13c6730, C4<0>, C4<0>;
L_0x13c6880 .delay 1 (3,3,3) L_0x13c6880/d;
v0x1216250_0 .net "a", 0 0, L_0x13c5c80;  alias, 1 drivers
v0x1216320_0 .net "a_out", 0 0, L_0x13c6570;  1 drivers
v0x12163c0_0 .net "b", 0 0, L_0x13c6280;  alias, 1 drivers
v0x12164c0_0 .net "b_out", 0 0, L_0x13c6730;  1 drivers
v0x1216560_0 .net "not_sel", 0 0, L_0x13c6460;  1 drivers
v0x1216650_0 .net "res", 0 0, L_0x13c6880;  alias, 1 drivers
v0x12166f0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1254020 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x12509c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1255b90_0 .net "a", 0 0, L_0x14032a0;  alias, 1 drivers
v0x1255c50_0 .net "ab_out", 0 0, L_0x13c6ec0;  1 drivers
v0x1255d40_0 .net "b", 0 0, L_0x1403fd0;  alias, 1 drivers
v0x1255e10_0 .net "c", 0 0, L_0x1404ae0;  alias, 1 drivers
v0x1255ee0_0 .net "cd_out", 0 0, L_0x13c74c0;  1 drivers
v0x1256020_0 .net "d", 0 0, L_0x1405830;  alias, 1 drivers
v0x12560c0_0 .net "res", 0 0, L_0x13c7ac0;  alias, 1 drivers
v0x12561b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1256250_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1254260 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1254020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c6aa0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c6aa0 .delay 1 (1,1,1) L_0x13c6aa0/d;
L_0x13c6bb0/d .functor AND 1, L_0x14032a0, L_0x13c6aa0, C4<1>, C4<1>;
L_0x13c6bb0 .delay 1 (3,3,3) L_0x13c6bb0/d;
L_0x13c6d70/d .functor AND 1, L_0x1403fd0, L_0x1406330, C4<1>, C4<1>;
L_0x13c6d70 .delay 1 (3,3,3) L_0x13c6d70/d;
L_0x13c6ec0/d .functor OR 1, L_0x13c6bb0, L_0x13c6d70, C4<0>, C4<0>;
L_0x13c6ec0 .delay 1 (3,3,3) L_0x13c6ec0/d;
v0x12544b0_0 .net "a", 0 0, L_0x14032a0;  alias, 1 drivers
v0x1254590_0 .net "a_out", 0 0, L_0x13c6bb0;  1 drivers
v0x1254650_0 .net "b", 0 0, L_0x1403fd0;  alias, 1 drivers
v0x1254720_0 .net "b_out", 0 0, L_0x13c6d70;  1 drivers
v0x12547e0_0 .net "not_sel", 0 0, L_0x13c6aa0;  1 drivers
v0x12548f0_0 .net "res", 0 0, L_0x13c6ec0;  alias, 1 drivers
v0x12549b0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1254ad0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1254020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c70a0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c70a0 .delay 1 (1,1,1) L_0x13c70a0/d;
L_0x13c71b0/d .functor AND 1, L_0x1404ae0, L_0x13c70a0, C4<1>, C4<1>;
L_0x13c71b0 .delay 1 (3,3,3) L_0x13c71b0/d;
L_0x13c7370/d .functor AND 1, L_0x1405830, L_0x1406330, C4<1>, C4<1>;
L_0x13c7370 .delay 1 (3,3,3) L_0x13c7370/d;
L_0x13c74c0/d .functor OR 1, L_0x13c71b0, L_0x13c7370, C4<0>, C4<0>;
L_0x13c74c0 .delay 1 (3,3,3) L_0x13c74c0/d;
v0x1254d40_0 .net "a", 0 0, L_0x1404ae0;  alias, 1 drivers
v0x1254e00_0 .net "a_out", 0 0, L_0x13c71b0;  1 drivers
v0x1254ec0_0 .net "b", 0 0, L_0x1405830;  alias, 1 drivers
v0x1254f90_0 .net "b_out", 0 0, L_0x13c7370;  1 drivers
v0x1255050_0 .net "not_sel", 0 0, L_0x13c70a0;  1 drivers
v0x1255160_0 .net "res", 0 0, L_0x13c74c0;  alias, 1 drivers
v0x1255220_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1255340 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1254020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c76a0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13c76a0 .delay 1 (1,1,1) L_0x13c76a0/d;
L_0x13c77b0/d .functor AND 1, L_0x13c6ec0, L_0x13c76a0, C4<1>, C4<1>;
L_0x13c77b0 .delay 1 (3,3,3) L_0x13c77b0/d;
L_0x13c7970/d .functor AND 1, L_0x13c74c0, L_0x1406290, C4<1>, C4<1>;
L_0x13c7970 .delay 1 (3,3,3) L_0x13c7970/d;
L_0x13c7ac0/d .functor OR 1, L_0x13c77b0, L_0x13c7970, C4<0>, C4<0>;
L_0x13c7ac0 .delay 1 (3,3,3) L_0x13c7ac0/d;
v0x12555c0_0 .net "a", 0 0, L_0x13c6ec0;  alias, 1 drivers
v0x1255690_0 .net "a_out", 0 0, L_0x13c77b0;  1 drivers
v0x1255730_0 .net "b", 0 0, L_0x13c74c0;  alias, 1 drivers
v0x1255830_0 .net "b_out", 0 0, L_0x13c7970;  1 drivers
v0x12558d0_0 .net "not_sel", 0 0, L_0x13c76a0;  1 drivers
v0x12559c0_0 .net "res", 0 0, L_0x13c7ac0;  alias, 1 drivers
v0x1255a60_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1258430 .scope module, "mux_16_1_1b_0[9]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1264f60_0 .net "a", 0 0, L_0x13f2670;  1 drivers
v0x1265020_0 .net "b", 0 0, L_0x13f3490;  1 drivers
v0x12650e0_0 .net "c", 0 0, L_0x13f46b0;  1 drivers
v0x1265180_0 .net "d", 0 0, L_0x13f5d70;  1 drivers
v0x1265220_0 .net "e", 0 0, L_0x13f7a40;  1 drivers
v0x1265310_0 .net "f", 0 0, L_0x13f9900;  1 drivers
v0x12653b0_0 .net "g", 0 0, L_0x13fbdd0;  1 drivers
v0x1265450_0 .net "h", 0 0, L_0x13fe6a0;  1 drivers
v0x12654f0_0 .net "i", 0 0, L_0x1400150;  1 drivers
v0x1265620_0 .net "j", 0 0, L_0x1400cf0;  1 drivers
v0x12656c0_0 .net "k", 0 0, L_0x1401a40;  1 drivers
v0x1265760_0 .net "l", 0 0, L_0x1402730;  1 drivers
v0x1265800_0 .net "m", 0 0, L_0x1403340;  1 drivers
v0x12658a0_0 .net "n", 0 0, L_0x1404070;  1 drivers
v0x1265940_0 .net "o", 0 0, L_0x1404b80;  1 drivers
v0x12659e0_0 .net "p", 0 0, L_0x14058d0;  1 drivers
v0x1265a80_0 .net "res", 0 0, L_0x12801e0;  1 drivers
v0x1265c30_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1265cd0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1265d70_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1265e10_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x1265eb0_0 .net "x", 0 0, L_0x13cb060;  1 drivers
v0x1265f50_0 .net "y", 0 0, L_0x127fc20;  1 drivers
S_0x12587e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1258430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x127fe40/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x127fe40 .delay 1 (1,1,1) L_0x127fe40/d;
L_0x127ff50/d .functor AND 1, L_0x13cb060, L_0x127fe40, C4<1>, C4<1>;
L_0x127ff50 .delay 1 (3,3,3) L_0x127ff50/d;
L_0x12800d0/d .functor AND 1, L_0x127fc20, L_0x1405dd0, C4<1>, C4<1>;
L_0x12800d0 .delay 1 (3,3,3) L_0x12800d0/d;
L_0x12801e0/d .functor OR 1, L_0x127ff50, L_0x12800d0, C4<0>, C4<0>;
L_0x12801e0 .delay 1 (3,3,3) L_0x12801e0/d;
v0x12589e0_0 .net "a", 0 0, L_0x13cb060;  alias, 1 drivers
v0x1258ac0_0 .net "a_out", 0 0, L_0x127ff50;  1 drivers
v0x1258b80_0 .net "b", 0 0, L_0x127fc20;  alias, 1 drivers
v0x1258c20_0 .net "b_out", 0 0, L_0x12800d0;  1 drivers
v0x1258ce0_0 .net "not_sel", 0 0, L_0x127fe40;  1 drivers
v0x1258df0_0 .net "res", 0 0, L_0x12801e0;  alias, 1 drivers
v0x1258eb0_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x1258fd0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1258430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x125e1f0_0 .net "a", 0 0, L_0x13f2670;  alias, 1 drivers
v0x125e2b0_0 .net "b", 0 0, L_0x13f3490;  alias, 1 drivers
v0x125e3c0_0 .net "c", 0 0, L_0x13f46b0;  alias, 1 drivers
v0x125e4b0_0 .net "d", 0 0, L_0x13f5d70;  alias, 1 drivers
v0x125e5a0_0 .net "e", 0 0, L_0x13f7a40;  alias, 1 drivers
v0x125e6e0_0 .net "f", 0 0, L_0x13f9900;  alias, 1 drivers
v0x125e7d0_0 .net "g", 0 0, L_0x13fbdd0;  alias, 1 drivers
v0x125e8c0_0 .net "h", 0 0, L_0x13fe6a0;  alias, 1 drivers
v0x125e9b0_0 .net "res", 0 0, L_0x13cb060;  alias, 1 drivers
v0x125eae0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x125eb80_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x125ec20_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x125ecc0_0 .net "x", 0 0, L_0x13c9860;  1 drivers
v0x125ed60_0 .net "y", 0 0, L_0x13caaa0;  1 drivers
S_0x1259370 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1258fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cacc0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13cacc0 .delay 1 (1,1,1) L_0x13cacc0/d;
L_0x13cadd0/d .functor AND 1, L_0x13c9860, L_0x13cacc0, C4<1>, C4<1>;
L_0x13cadd0 .delay 1 (3,3,3) L_0x13cadd0/d;
L_0x13caf50/d .functor AND 1, L_0x13caaa0, L_0x1405fe0, C4<1>, C4<1>;
L_0x13caf50 .delay 1 (3,3,3) L_0x13caf50/d;
L_0x13cb060/d .functor OR 1, L_0x13cadd0, L_0x13caf50, C4<0>, C4<0>;
L_0x13cb060 .delay 1 (3,3,3) L_0x13cb060/d;
v0x12595c0_0 .net "a", 0 0, L_0x13c9860;  alias, 1 drivers
v0x12596a0_0 .net "a_out", 0 0, L_0x13cadd0;  1 drivers
v0x1259760_0 .net "b", 0 0, L_0x13caaa0;  alias, 1 drivers
v0x1259800_0 .net "b_out", 0 0, L_0x13caf50;  1 drivers
v0x12598c0_0 .net "not_sel", 0 0, L_0x13cacc0;  1 drivers
v0x12599d0_0 .net "res", 0 0, L_0x13cb060;  alias, 1 drivers
v0x1259a70_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1259b70 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1258fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x125b630_0 .net "a", 0 0, L_0x13f2670;  alias, 1 drivers
v0x125b6f0_0 .net "ab_out", 0 0, L_0x13c8c60;  1 drivers
v0x125b7e0_0 .net "b", 0 0, L_0x13f3490;  alias, 1 drivers
v0x125b8b0_0 .net "c", 0 0, L_0x13f46b0;  alias, 1 drivers
v0x125b980_0 .net "cd_out", 0 0, L_0x13c9260;  1 drivers
v0x125bac0_0 .net "d", 0 0, L_0x13f5d70;  alias, 1 drivers
v0x125bb60_0 .net "res", 0 0, L_0x13c9860;  alias, 1 drivers
v0x125bc50_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x125bcf0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1259e20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1259b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c8840/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c8840 .delay 1 (1,1,1) L_0x13c8840/d;
L_0x13c8950/d .functor AND 1, L_0x13f2670, L_0x13c8840, C4<1>, C4<1>;
L_0x13c8950 .delay 1 (3,3,3) L_0x13c8950/d;
L_0x13c8b10/d .functor AND 1, L_0x13f3490, L_0x1406330, C4<1>, C4<1>;
L_0x13c8b10 .delay 1 (3,3,3) L_0x13c8b10/d;
L_0x13c8c60/d .functor OR 1, L_0x13c8950, L_0x13c8b10, C4<0>, C4<0>;
L_0x13c8c60 .delay 1 (3,3,3) L_0x13c8c60/d;
v0x125a070_0 .net "a", 0 0, L_0x13f2670;  alias, 1 drivers
v0x125a150_0 .net "a_out", 0 0, L_0x13c8950;  1 drivers
v0x125a210_0 .net "b", 0 0, L_0x13f3490;  alias, 1 drivers
v0x125a2b0_0 .net "b_out", 0 0, L_0x13c8b10;  1 drivers
v0x125a370_0 .net "not_sel", 0 0, L_0x13c8840;  1 drivers
v0x125a480_0 .net "res", 0 0, L_0x13c8c60;  alias, 1 drivers
v0x125a540_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x125a660 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1259b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c8e40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c8e40 .delay 1 (1,1,1) L_0x13c8e40/d;
L_0x13c8f50/d .functor AND 1, L_0x13f46b0, L_0x13c8e40, C4<1>, C4<1>;
L_0x13c8f50 .delay 1 (3,3,3) L_0x13c8f50/d;
L_0x13c9110/d .functor AND 1, L_0x13f5d70, L_0x1406330, C4<1>, C4<1>;
L_0x13c9110 .delay 1 (3,3,3) L_0x13c9110/d;
L_0x13c9260/d .functor OR 1, L_0x13c8f50, L_0x13c9110, C4<0>, C4<0>;
L_0x13c9260 .delay 1 (3,3,3) L_0x13c9260/d;
v0x125a8d0_0 .net "a", 0 0, L_0x13f46b0;  alias, 1 drivers
v0x125a990_0 .net "a_out", 0 0, L_0x13c8f50;  1 drivers
v0x125aa50_0 .net "b", 0 0, L_0x13f5d70;  alias, 1 drivers
v0x125aaf0_0 .net "b_out", 0 0, L_0x13c9110;  1 drivers
v0x125abb0_0 .net "not_sel", 0 0, L_0x13c8e40;  1 drivers
v0x125acc0_0 .net "res", 0 0, L_0x13c9260;  alias, 1 drivers
v0x125ad80_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x125aea0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1259b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c9440/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13c9440 .delay 1 (1,1,1) L_0x13c9440/d;
L_0x13c9550/d .functor AND 1, L_0x13c8c60, L_0x13c9440, C4<1>, C4<1>;
L_0x13c9550 .delay 1 (3,3,3) L_0x13c9550/d;
L_0x13c9710/d .functor AND 1, L_0x13c9260, L_0x1406290, C4<1>, C4<1>;
L_0x13c9710 .delay 1 (3,3,3) L_0x13c9710/d;
L_0x13c9860/d .functor OR 1, L_0x13c9550, L_0x13c9710, C4<0>, C4<0>;
L_0x13c9860 .delay 1 (3,3,3) L_0x13c9860/d;
v0x125b0f0_0 .net "a", 0 0, L_0x13c8c60;  alias, 1 drivers
v0x125b190_0 .net "a_out", 0 0, L_0x13c9550;  1 drivers
v0x125b230_0 .net "b", 0 0, L_0x13c9260;  alias, 1 drivers
v0x125b2d0_0 .net "b_out", 0 0, L_0x13c9710;  1 drivers
v0x125b370_0 .net "not_sel", 0 0, L_0x13c9440;  1 drivers
v0x125b460_0 .net "res", 0 0, L_0x13c9860;  alias, 1 drivers
v0x125b500_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x125be10 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1258fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x125d980_0 .net "a", 0 0, L_0x13f7a40;  alias, 1 drivers
v0x125da40_0 .net "ab_out", 0 0, L_0x13c9ea0;  1 drivers
v0x125db30_0 .net "b", 0 0, L_0x13f9900;  alias, 1 drivers
v0x125dc00_0 .net "c", 0 0, L_0x13fbdd0;  alias, 1 drivers
v0x125dcd0_0 .net "cd_out", 0 0, L_0x13ca4a0;  1 drivers
v0x125de10_0 .net "d", 0 0, L_0x13fe6a0;  alias, 1 drivers
v0x125deb0_0 .net "res", 0 0, L_0x13caaa0;  alias, 1 drivers
v0x125dfa0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x125e040_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x125c050 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x125be10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13c9a80/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13c9a80 .delay 1 (1,1,1) L_0x13c9a80/d;
L_0x13c9b90/d .functor AND 1, L_0x13f7a40, L_0x13c9a80, C4<1>, C4<1>;
L_0x13c9b90 .delay 1 (3,3,3) L_0x13c9b90/d;
L_0x13c9d50/d .functor AND 1, L_0x13f9900, L_0x1406330, C4<1>, C4<1>;
L_0x13c9d50 .delay 1 (3,3,3) L_0x13c9d50/d;
L_0x13c9ea0/d .functor OR 1, L_0x13c9b90, L_0x13c9d50, C4<0>, C4<0>;
L_0x13c9ea0 .delay 1 (3,3,3) L_0x13c9ea0/d;
v0x125c2a0_0 .net "a", 0 0, L_0x13f7a40;  alias, 1 drivers
v0x125c380_0 .net "a_out", 0 0, L_0x13c9b90;  1 drivers
v0x125c440_0 .net "b", 0 0, L_0x13f9900;  alias, 1 drivers
v0x125c510_0 .net "b_out", 0 0, L_0x13c9d50;  1 drivers
v0x125c5d0_0 .net "not_sel", 0 0, L_0x13c9a80;  1 drivers
v0x125c6e0_0 .net "res", 0 0, L_0x13c9ea0;  alias, 1 drivers
v0x125c7a0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x125c8c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x125be10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ca080/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ca080 .delay 1 (1,1,1) L_0x13ca080/d;
L_0x13ca190/d .functor AND 1, L_0x13fbdd0, L_0x13ca080, C4<1>, C4<1>;
L_0x13ca190 .delay 1 (3,3,3) L_0x13ca190/d;
L_0x13ca350/d .functor AND 1, L_0x13fe6a0, L_0x1406330, C4<1>, C4<1>;
L_0x13ca350 .delay 1 (3,3,3) L_0x13ca350/d;
L_0x13ca4a0/d .functor OR 1, L_0x13ca190, L_0x13ca350, C4<0>, C4<0>;
L_0x13ca4a0 .delay 1 (3,3,3) L_0x13ca4a0/d;
v0x125cb30_0 .net "a", 0 0, L_0x13fbdd0;  alias, 1 drivers
v0x125cbf0_0 .net "a_out", 0 0, L_0x13ca190;  1 drivers
v0x125ccb0_0 .net "b", 0 0, L_0x13fe6a0;  alias, 1 drivers
v0x125cd80_0 .net "b_out", 0 0, L_0x13ca350;  1 drivers
v0x125ce40_0 .net "not_sel", 0 0, L_0x13ca080;  1 drivers
v0x125cf50_0 .net "res", 0 0, L_0x13ca4a0;  alias, 1 drivers
v0x125d010_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x125d130 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x125be10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ca680/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13ca680 .delay 1 (1,1,1) L_0x13ca680/d;
L_0x13ca790/d .functor AND 1, L_0x13c9ea0, L_0x13ca680, C4<1>, C4<1>;
L_0x13ca790 .delay 1 (3,3,3) L_0x13ca790/d;
L_0x13ca950/d .functor AND 1, L_0x13ca4a0, L_0x1406290, C4<1>, C4<1>;
L_0x13ca950 .delay 1 (3,3,3) L_0x13ca950/d;
L_0x13caaa0/d .functor OR 1, L_0x13ca790, L_0x13ca950, C4<0>, C4<0>;
L_0x13caaa0 .delay 1 (3,3,3) L_0x13caaa0/d;
v0x125d3b0_0 .net "a", 0 0, L_0x13c9ea0;  alias, 1 drivers
v0x125d480_0 .net "a_out", 0 0, L_0x13ca790;  1 drivers
v0x125d520_0 .net "b", 0 0, L_0x13ca4a0;  alias, 1 drivers
v0x125d620_0 .net "b_out", 0 0, L_0x13ca950;  1 drivers
v0x125d6c0_0 .net "not_sel", 0 0, L_0x13ca680;  1 drivers
v0x125d7b0_0 .net "res", 0 0, L_0x13caaa0;  alias, 1 drivers
v0x125d850_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x125efb0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1258430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x12641a0_0 .net "a", 0 0, L_0x1400150;  alias, 1 drivers
v0x1264260_0 .net "b", 0 0, L_0x1400cf0;  alias, 1 drivers
v0x1264370_0 .net "c", 0 0, L_0x1401a40;  alias, 1 drivers
v0x1264460_0 .net "d", 0 0, L_0x1402730;  alias, 1 drivers
v0x1264550_0 .net "e", 0 0, L_0x1403340;  alias, 1 drivers
v0x1264690_0 .net "f", 0 0, L_0x1404070;  alias, 1 drivers
v0x1264780_0 .net "g", 0 0, L_0x1404b80;  alias, 1 drivers
v0x1264870_0 .net "h", 0 0, L_0x14058d0;  alias, 1 drivers
v0x1264960_0 .net "res", 0 0, L_0x127fc20;  alias, 1 drivers
v0x1264a90_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1264b30_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1264bd0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1264c70_0 .net "x", 0 0, L_0x13cc2a0;  1 drivers
v0x1264d10_0 .net "y", 0 0, L_0x127f660;  1 drivers
S_0x125f2c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x125efb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x127f880/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x127f880 .delay 1 (1,1,1) L_0x127f880/d;
L_0x127f990/d .functor AND 1, L_0x13cc2a0, L_0x127f880, C4<1>, C4<1>;
L_0x127f990 .delay 1 (3,3,3) L_0x127f990/d;
L_0x127fb10/d .functor AND 1, L_0x127f660, L_0x1405fe0, C4<1>, C4<1>;
L_0x127fb10 .delay 1 (3,3,3) L_0x127fb10/d;
L_0x127fc20/d .functor OR 1, L_0x127f990, L_0x127fb10, C4<0>, C4<0>;
L_0x127fc20 .delay 1 (3,3,3) L_0x127fc20/d;
v0x125f510_0 .net "a", 0 0, L_0x13cc2a0;  alias, 1 drivers
v0x125f5f0_0 .net "a_out", 0 0, L_0x127f990;  1 drivers
v0x125f6b0_0 .net "b", 0 0, L_0x127f660;  alias, 1 drivers
v0x125f750_0 .net "b_out", 0 0, L_0x127fb10;  1 drivers
v0x125f810_0 .net "not_sel", 0 0, L_0x127f880;  1 drivers
v0x125f920_0 .net "res", 0 0, L_0x127fc20;  alias, 1 drivers
v0x125f9c0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x125fac0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x125efb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1261550_0 .net "a", 0 0, L_0x1400150;  alias, 1 drivers
v0x1261610_0 .net "ab_out", 0 0, L_0x13cb6a0;  1 drivers
v0x1261700_0 .net "b", 0 0, L_0x1400cf0;  alias, 1 drivers
v0x12617d0_0 .net "c", 0 0, L_0x1401a40;  alias, 1 drivers
v0x12618a0_0 .net "cd_out", 0 0, L_0x13cbca0;  1 drivers
v0x12619e0_0 .net "d", 0 0, L_0x1402730;  alias, 1 drivers
v0x1261a80_0 .net "res", 0 0, L_0x13cc2a0;  alias, 1 drivers
v0x1261b70_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1261c10_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x125fd70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x125fac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cb280/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13cb280 .delay 1 (1,1,1) L_0x13cb280/d;
L_0x13cb390/d .functor AND 1, L_0x1400150, L_0x13cb280, C4<1>, C4<1>;
L_0x13cb390 .delay 1 (3,3,3) L_0x13cb390/d;
L_0x13cb550/d .functor AND 1, L_0x1400cf0, L_0x1406330, C4<1>, C4<1>;
L_0x13cb550 .delay 1 (3,3,3) L_0x13cb550/d;
L_0x13cb6a0/d .functor OR 1, L_0x13cb390, L_0x13cb550, C4<0>, C4<0>;
L_0x13cb6a0 .delay 1 (3,3,3) L_0x13cb6a0/d;
v0x125ffc0_0 .net "a", 0 0, L_0x1400150;  alias, 1 drivers
v0x12600a0_0 .net "a_out", 0 0, L_0x13cb390;  1 drivers
v0x1260160_0 .net "b", 0 0, L_0x1400cf0;  alias, 1 drivers
v0x1260200_0 .net "b_out", 0 0, L_0x13cb550;  1 drivers
v0x12602c0_0 .net "not_sel", 0 0, L_0x13cb280;  1 drivers
v0x12603d0_0 .net "res", 0 0, L_0x13cb6a0;  alias, 1 drivers
v0x1260490_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12605b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x125fac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cb880/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13cb880 .delay 1 (1,1,1) L_0x13cb880/d;
L_0x13cb990/d .functor AND 1, L_0x1401a40, L_0x13cb880, C4<1>, C4<1>;
L_0x13cb990 .delay 1 (3,3,3) L_0x13cb990/d;
L_0x13cbb50/d .functor AND 1, L_0x1402730, L_0x1406330, C4<1>, C4<1>;
L_0x13cbb50 .delay 1 (3,3,3) L_0x13cbb50/d;
L_0x13cbca0/d .functor OR 1, L_0x13cb990, L_0x13cbb50, C4<0>, C4<0>;
L_0x13cbca0 .delay 1 (3,3,3) L_0x13cbca0/d;
v0x1260820_0 .net "a", 0 0, L_0x1401a40;  alias, 1 drivers
v0x12608e0_0 .net "a_out", 0 0, L_0x13cb990;  1 drivers
v0x12609a0_0 .net "b", 0 0, L_0x1402730;  alias, 1 drivers
v0x1260a40_0 .net "b_out", 0 0, L_0x13cbb50;  1 drivers
v0x1260b00_0 .net "not_sel", 0 0, L_0x13cb880;  1 drivers
v0x1260c10_0 .net "res", 0 0, L_0x13cbca0;  alias, 1 drivers
v0x1260cd0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1260df0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x125fac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cbe80/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13cbe80 .delay 1 (1,1,1) L_0x13cbe80/d;
L_0x13cbf90/d .functor AND 1, L_0x13cb6a0, L_0x13cbe80, C4<1>, C4<1>;
L_0x13cbf90 .delay 1 (3,3,3) L_0x13cbf90/d;
L_0x13cc150/d .functor AND 1, L_0x13cbca0, L_0x1406290, C4<1>, C4<1>;
L_0x13cc150 .delay 1 (3,3,3) L_0x13cc150/d;
L_0x13cc2a0/d .functor OR 1, L_0x13cbf90, L_0x13cc150, C4<0>, C4<0>;
L_0x13cc2a0 .delay 1 (3,3,3) L_0x13cc2a0/d;
v0x1261040_0 .net "a", 0 0, L_0x13cb6a0;  alias, 1 drivers
v0x12610e0_0 .net "a_out", 0 0, L_0x13cbf90;  1 drivers
v0x1261180_0 .net "b", 0 0, L_0x13cbca0;  alias, 1 drivers
v0x1261220_0 .net "b_out", 0 0, L_0x13cc150;  1 drivers
v0x12612c0_0 .net "not_sel", 0 0, L_0x13cbe80;  1 drivers
v0x12613b0_0 .net "res", 0 0, L_0x13cc2a0;  alias, 1 drivers
v0x1261450_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1261dc0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x125efb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1263930_0 .net "a", 0 0, L_0x1403340;  alias, 1 drivers
v0x12639f0_0 .net "ab_out", 0 0, L_0x13cc8e0;  1 drivers
v0x1263ae0_0 .net "b", 0 0, L_0x1404070;  alias, 1 drivers
v0x1263bb0_0 .net "c", 0 0, L_0x1404b80;  alias, 1 drivers
v0x1263c80_0 .net "cd_out", 0 0, L_0x13ccee0;  1 drivers
v0x1263dc0_0 .net "d", 0 0, L_0x14058d0;  alias, 1 drivers
v0x1263e60_0 .net "res", 0 0, L_0x127f660;  alias, 1 drivers
v0x1263f50_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1263ff0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1262000 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1261dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cc4c0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13cc4c0 .delay 1 (1,1,1) L_0x13cc4c0/d;
L_0x13cc5d0/d .functor AND 1, L_0x1403340, L_0x13cc4c0, C4<1>, C4<1>;
L_0x13cc5d0 .delay 1 (3,3,3) L_0x13cc5d0/d;
L_0x13cc790/d .functor AND 1, L_0x1404070, L_0x1406330, C4<1>, C4<1>;
L_0x13cc790 .delay 1 (3,3,3) L_0x13cc790/d;
L_0x13cc8e0/d .functor OR 1, L_0x13cc5d0, L_0x13cc790, C4<0>, C4<0>;
L_0x13cc8e0 .delay 1 (3,3,3) L_0x13cc8e0/d;
v0x1262250_0 .net "a", 0 0, L_0x1403340;  alias, 1 drivers
v0x1262330_0 .net "a_out", 0 0, L_0x13cc5d0;  1 drivers
v0x12623f0_0 .net "b", 0 0, L_0x1404070;  alias, 1 drivers
v0x12624c0_0 .net "b_out", 0 0, L_0x13cc790;  1 drivers
v0x1262580_0 .net "not_sel", 0 0, L_0x13cc4c0;  1 drivers
v0x1262690_0 .net "res", 0 0, L_0x13cc8e0;  alias, 1 drivers
v0x1262750_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1262870 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1261dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ccac0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ccac0 .delay 1 (1,1,1) L_0x13ccac0/d;
L_0x13ccbd0/d .functor AND 1, L_0x1404b80, L_0x13ccac0, C4<1>, C4<1>;
L_0x13ccbd0 .delay 1 (3,3,3) L_0x13ccbd0/d;
L_0x13ccd90/d .functor AND 1, L_0x14058d0, L_0x1406330, C4<1>, C4<1>;
L_0x13ccd90 .delay 1 (3,3,3) L_0x13ccd90/d;
L_0x13ccee0/d .functor OR 1, L_0x13ccbd0, L_0x13ccd90, C4<0>, C4<0>;
L_0x13ccee0 .delay 1 (3,3,3) L_0x13ccee0/d;
v0x1262ae0_0 .net "a", 0 0, L_0x1404b80;  alias, 1 drivers
v0x1262ba0_0 .net "a_out", 0 0, L_0x13ccbd0;  1 drivers
v0x1262c60_0 .net "b", 0 0, L_0x14058d0;  alias, 1 drivers
v0x1262d30_0 .net "b_out", 0 0, L_0x13ccd90;  1 drivers
v0x1262df0_0 .net "not_sel", 0 0, L_0x13ccac0;  1 drivers
v0x1262f00_0 .net "res", 0 0, L_0x13ccee0;  alias, 1 drivers
v0x1262fc0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12630e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1261dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cd0c0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13cd0c0 .delay 1 (1,1,1) L_0x13cd0c0/d;
L_0x13cd1d0/d .functor AND 1, L_0x13cc8e0, L_0x13cd0c0, C4<1>, C4<1>;
L_0x13cd1d0 .delay 1 (3,3,3) L_0x13cd1d0/d;
L_0x13cd390/d .functor AND 1, L_0x13ccee0, L_0x1406290, C4<1>, C4<1>;
L_0x13cd390 .delay 1 (3,3,3) L_0x13cd390/d;
L_0x127f660/d .functor OR 1, L_0x13cd1d0, L_0x13cd390, C4<0>, C4<0>;
L_0x127f660 .delay 1 (3,3,3) L_0x127f660/d;
v0x1263360_0 .net "a", 0 0, L_0x13cc8e0;  alias, 1 drivers
v0x1263430_0 .net "a_out", 0 0, L_0x13cd1d0;  1 drivers
v0x12634d0_0 .net "b", 0 0, L_0x13ccee0;  alias, 1 drivers
v0x12635d0_0 .net "b_out", 0 0, L_0x13cd390;  1 drivers
v0x1263670_0 .net "not_sel", 0 0, L_0x13cd0c0;  1 drivers
v0x1263760_0 .net "res", 0 0, L_0x127f660;  alias, 1 drivers
v0x1263800_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12662e0 .scope module, "mux_16_1_1b_0[10]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1272e10_0 .net "a", 0 0, L_0x13f2770;  1 drivers
v0x1272ed0_0 .net "b", 0 0, L_0x13f3610;  1 drivers
v0x1272f90_0 .net "c", 0 0, L_0x13f48b0;  1 drivers
v0x1273030_0 .net "d", 0 0, L_0x13f5ff0;  1 drivers
v0x12730d0_0 .net "e", 0 0, L_0x13f7d40;  1 drivers
v0x12731c0_0 .net "f", 0 0, L_0x13f9c80;  1 drivers
v0x1273260_0 .net "g", 0 0, L_0x13fc1d0;  1 drivers
v0x1273300_0 .net "h", 0 0, L_0x13feb20;  1 drivers
v0x12733a0_0 .net "i", 0 0, L_0x14007f0;  1 drivers
v0x12734d0_0 .net "j", 0 0, L_0x14014a0;  1 drivers
v0x1273570_0 .net "k", 0 0, L_0x1402190;  1 drivers
v0x1273610_0 .net "l", 0 0, L_0x1402ee0;  1 drivers
v0x12736b0_0 .net "m", 0 0, L_0x14033e0;  1 drivers
v0x1273750_0 .net "n", 0 0, L_0x1404110;  1 drivers
v0x12737f0_0 .net "o", 0 0, L_0x1404c20;  1 drivers
v0x1273890_0 .net "p", 0 0, L_0x1405970;  1 drivers
v0x1273930_0 .net "res", 0 0, L_0x13d4a90;  1 drivers
v0x1273ae0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1273b80_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1273c20_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1273cc0_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x1273d60_0 .net "x", 0 0, L_0x13d1a90;  1 drivers
v0x1273e00_0 .net "y", 0 0, L_0x13d44d0;  1 drivers
S_0x1266690 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x12662e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d46f0/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13d46f0 .delay 1 (1,1,1) L_0x13d46f0/d;
L_0x13d4800/d .functor AND 1, L_0x13d1a90, L_0x13d46f0, C4<1>, C4<1>;
L_0x13d4800 .delay 1 (3,3,3) L_0x13d4800/d;
L_0x13d4980/d .functor AND 1, L_0x13d44d0, L_0x1405dd0, C4<1>, C4<1>;
L_0x13d4980 .delay 1 (3,3,3) L_0x13d4980/d;
L_0x13d4a90/d .functor OR 1, L_0x13d4800, L_0x13d4980, C4<0>, C4<0>;
L_0x13d4a90 .delay 1 (3,3,3) L_0x13d4a90/d;
v0x1266890_0 .net "a", 0 0, L_0x13d1a90;  alias, 1 drivers
v0x1266970_0 .net "a_out", 0 0, L_0x13d4800;  1 drivers
v0x1266a30_0 .net "b", 0 0, L_0x13d44d0;  alias, 1 drivers
v0x1266ad0_0 .net "b_out", 0 0, L_0x13d4980;  1 drivers
v0x1266b90_0 .net "not_sel", 0 0, L_0x13d46f0;  1 drivers
v0x1266ca0_0 .net "res", 0 0, L_0x13d4a90;  alias, 1 drivers
v0x1266d60_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x1266e80 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x12662e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x126c0a0_0 .net "a", 0 0, L_0x13f2770;  alias, 1 drivers
v0x126c160_0 .net "b", 0 0, L_0x13f3610;  alias, 1 drivers
v0x126c270_0 .net "c", 0 0, L_0x13f48b0;  alias, 1 drivers
v0x126c360_0 .net "d", 0 0, L_0x13f5ff0;  alias, 1 drivers
v0x126c450_0 .net "e", 0 0, L_0x13f7d40;  alias, 1 drivers
v0x126c590_0 .net "f", 0 0, L_0x13f9c80;  alias, 1 drivers
v0x126c680_0 .net "g", 0 0, L_0x13fc1d0;  alias, 1 drivers
v0x126c770_0 .net "h", 0 0, L_0x13feb20;  alias, 1 drivers
v0x126c860_0 .net "res", 0 0, L_0x13d1a90;  alias, 1 drivers
v0x126c990_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x126ca30_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x126cad0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x126cb70_0 .net "x", 0 0, L_0x13d0290;  1 drivers
v0x126cc10_0 .net "y", 0 0, L_0x13d14d0;  1 drivers
S_0x1267220 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1266e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d16f0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13d16f0 .delay 1 (1,1,1) L_0x13d16f0/d;
L_0x13d1800/d .functor AND 1, L_0x13d0290, L_0x13d16f0, C4<1>, C4<1>;
L_0x13d1800 .delay 1 (3,3,3) L_0x13d1800/d;
L_0x13d1980/d .functor AND 1, L_0x13d14d0, L_0x1405fe0, C4<1>, C4<1>;
L_0x13d1980 .delay 1 (3,3,3) L_0x13d1980/d;
L_0x13d1a90/d .functor OR 1, L_0x13d1800, L_0x13d1980, C4<0>, C4<0>;
L_0x13d1a90 .delay 1 (3,3,3) L_0x13d1a90/d;
v0x1267470_0 .net "a", 0 0, L_0x13d0290;  alias, 1 drivers
v0x1267550_0 .net "a_out", 0 0, L_0x13d1800;  1 drivers
v0x1267610_0 .net "b", 0 0, L_0x13d14d0;  alias, 1 drivers
v0x12676b0_0 .net "b_out", 0 0, L_0x13d1980;  1 drivers
v0x1267770_0 .net "not_sel", 0 0, L_0x13d16f0;  1 drivers
v0x1267880_0 .net "res", 0 0, L_0x13d1a90;  alias, 1 drivers
v0x1267920_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1267a20 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1266e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12694e0_0 .net "a", 0 0, L_0x13f2770;  alias, 1 drivers
v0x12695a0_0 .net "ab_out", 0 0, L_0x13cf690;  1 drivers
v0x1269690_0 .net "b", 0 0, L_0x13f3610;  alias, 1 drivers
v0x1269760_0 .net "c", 0 0, L_0x13f48b0;  alias, 1 drivers
v0x1269830_0 .net "cd_out", 0 0, L_0x13cfc90;  1 drivers
v0x1269970_0 .net "d", 0 0, L_0x13f5ff0;  alias, 1 drivers
v0x1269a10_0 .net "res", 0 0, L_0x13d0290;  alias, 1 drivers
v0x1269b00_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1269ba0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1267cd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1267a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12803e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x12803e0 .delay 1 (1,1,1) L_0x12803e0/d;
L_0x12804f0/d .functor AND 1, L_0x13f2770, L_0x12803e0, C4<1>, C4<1>;
L_0x12804f0 .delay 1 (3,3,3) L_0x12804f0/d;
L_0x13cf540/d .functor AND 1, L_0x13f3610, L_0x1406330, C4<1>, C4<1>;
L_0x13cf540 .delay 1 (3,3,3) L_0x13cf540/d;
L_0x13cf690/d .functor OR 1, L_0x12804f0, L_0x13cf540, C4<0>, C4<0>;
L_0x13cf690 .delay 1 (3,3,3) L_0x13cf690/d;
v0x1267f20_0 .net "a", 0 0, L_0x13f2770;  alias, 1 drivers
v0x1268000_0 .net "a_out", 0 0, L_0x12804f0;  1 drivers
v0x12680c0_0 .net "b", 0 0, L_0x13f3610;  alias, 1 drivers
v0x1268160_0 .net "b_out", 0 0, L_0x13cf540;  1 drivers
v0x1268220_0 .net "not_sel", 0 0, L_0x12803e0;  1 drivers
v0x1268330_0 .net "res", 0 0, L_0x13cf690;  alias, 1 drivers
v0x12683f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1268510 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1267a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cf870/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13cf870 .delay 1 (1,1,1) L_0x13cf870/d;
L_0x13cf980/d .functor AND 1, L_0x13f48b0, L_0x13cf870, C4<1>, C4<1>;
L_0x13cf980 .delay 1 (3,3,3) L_0x13cf980/d;
L_0x13cfb40/d .functor AND 1, L_0x13f5ff0, L_0x1406330, C4<1>, C4<1>;
L_0x13cfb40 .delay 1 (3,3,3) L_0x13cfb40/d;
L_0x13cfc90/d .functor OR 1, L_0x13cf980, L_0x13cfb40, C4<0>, C4<0>;
L_0x13cfc90 .delay 1 (3,3,3) L_0x13cfc90/d;
v0x1268780_0 .net "a", 0 0, L_0x13f48b0;  alias, 1 drivers
v0x1268840_0 .net "a_out", 0 0, L_0x13cf980;  1 drivers
v0x1268900_0 .net "b", 0 0, L_0x13f5ff0;  alias, 1 drivers
v0x12689a0_0 .net "b_out", 0 0, L_0x13cfb40;  1 drivers
v0x1268a60_0 .net "not_sel", 0 0, L_0x13cf870;  1 drivers
v0x1268b70_0 .net "res", 0 0, L_0x13cfc90;  alias, 1 drivers
v0x1268c30_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1268d50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1267a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13cfe70/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13cfe70 .delay 1 (1,1,1) L_0x13cfe70/d;
L_0x13cff80/d .functor AND 1, L_0x13cf690, L_0x13cfe70, C4<1>, C4<1>;
L_0x13cff80 .delay 1 (3,3,3) L_0x13cff80/d;
L_0x13d0140/d .functor AND 1, L_0x13cfc90, L_0x1406290, C4<1>, C4<1>;
L_0x13d0140 .delay 1 (3,3,3) L_0x13d0140/d;
L_0x13d0290/d .functor OR 1, L_0x13cff80, L_0x13d0140, C4<0>, C4<0>;
L_0x13d0290 .delay 1 (3,3,3) L_0x13d0290/d;
v0x1268fa0_0 .net "a", 0 0, L_0x13cf690;  alias, 1 drivers
v0x1269040_0 .net "a_out", 0 0, L_0x13cff80;  1 drivers
v0x12690e0_0 .net "b", 0 0, L_0x13cfc90;  alias, 1 drivers
v0x1269180_0 .net "b_out", 0 0, L_0x13d0140;  1 drivers
v0x1269220_0 .net "not_sel", 0 0, L_0x13cfe70;  1 drivers
v0x1269310_0 .net "res", 0 0, L_0x13d0290;  alias, 1 drivers
v0x12693b0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1269cc0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1266e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x126b830_0 .net "a", 0 0, L_0x13f7d40;  alias, 1 drivers
v0x126b8f0_0 .net "ab_out", 0 0, L_0x13d08d0;  1 drivers
v0x126b9e0_0 .net "b", 0 0, L_0x13f9c80;  alias, 1 drivers
v0x126bab0_0 .net "c", 0 0, L_0x13fc1d0;  alias, 1 drivers
v0x126bb80_0 .net "cd_out", 0 0, L_0x13d0ed0;  1 drivers
v0x126bcc0_0 .net "d", 0 0, L_0x13feb20;  alias, 1 drivers
v0x126bd60_0 .net "res", 0 0, L_0x13d14d0;  alias, 1 drivers
v0x126be50_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x126bef0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1269f00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1269cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d04b0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d04b0 .delay 1 (1,1,1) L_0x13d04b0/d;
L_0x13d05c0/d .functor AND 1, L_0x13f7d40, L_0x13d04b0, C4<1>, C4<1>;
L_0x13d05c0 .delay 1 (3,3,3) L_0x13d05c0/d;
L_0x13d0780/d .functor AND 1, L_0x13f9c80, L_0x1406330, C4<1>, C4<1>;
L_0x13d0780 .delay 1 (3,3,3) L_0x13d0780/d;
L_0x13d08d0/d .functor OR 1, L_0x13d05c0, L_0x13d0780, C4<0>, C4<0>;
L_0x13d08d0 .delay 1 (3,3,3) L_0x13d08d0/d;
v0x126a150_0 .net "a", 0 0, L_0x13f7d40;  alias, 1 drivers
v0x126a230_0 .net "a_out", 0 0, L_0x13d05c0;  1 drivers
v0x126a2f0_0 .net "b", 0 0, L_0x13f9c80;  alias, 1 drivers
v0x126a3c0_0 .net "b_out", 0 0, L_0x13d0780;  1 drivers
v0x126a480_0 .net "not_sel", 0 0, L_0x13d04b0;  1 drivers
v0x126a590_0 .net "res", 0 0, L_0x13d08d0;  alias, 1 drivers
v0x126a650_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x126a770 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1269cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d0ab0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d0ab0 .delay 1 (1,1,1) L_0x13d0ab0/d;
L_0x13d0bc0/d .functor AND 1, L_0x13fc1d0, L_0x13d0ab0, C4<1>, C4<1>;
L_0x13d0bc0 .delay 1 (3,3,3) L_0x13d0bc0/d;
L_0x13d0d80/d .functor AND 1, L_0x13feb20, L_0x1406330, C4<1>, C4<1>;
L_0x13d0d80 .delay 1 (3,3,3) L_0x13d0d80/d;
L_0x13d0ed0/d .functor OR 1, L_0x13d0bc0, L_0x13d0d80, C4<0>, C4<0>;
L_0x13d0ed0 .delay 1 (3,3,3) L_0x13d0ed0/d;
v0x126a9e0_0 .net "a", 0 0, L_0x13fc1d0;  alias, 1 drivers
v0x126aaa0_0 .net "a_out", 0 0, L_0x13d0bc0;  1 drivers
v0x126ab60_0 .net "b", 0 0, L_0x13feb20;  alias, 1 drivers
v0x126ac30_0 .net "b_out", 0 0, L_0x13d0d80;  1 drivers
v0x126acf0_0 .net "not_sel", 0 0, L_0x13d0ab0;  1 drivers
v0x126ae00_0 .net "res", 0 0, L_0x13d0ed0;  alias, 1 drivers
v0x126aec0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x126afe0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1269cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d10b0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13d10b0 .delay 1 (1,1,1) L_0x13d10b0/d;
L_0x13d11c0/d .functor AND 1, L_0x13d08d0, L_0x13d10b0, C4<1>, C4<1>;
L_0x13d11c0 .delay 1 (3,3,3) L_0x13d11c0/d;
L_0x13d1380/d .functor AND 1, L_0x13d0ed0, L_0x1406290, C4<1>, C4<1>;
L_0x13d1380 .delay 1 (3,3,3) L_0x13d1380/d;
L_0x13d14d0/d .functor OR 1, L_0x13d11c0, L_0x13d1380, C4<0>, C4<0>;
L_0x13d14d0 .delay 1 (3,3,3) L_0x13d14d0/d;
v0x126b260_0 .net "a", 0 0, L_0x13d08d0;  alias, 1 drivers
v0x126b330_0 .net "a_out", 0 0, L_0x13d11c0;  1 drivers
v0x126b3d0_0 .net "b", 0 0, L_0x13d0ed0;  alias, 1 drivers
v0x126b4d0_0 .net "b_out", 0 0, L_0x13d1380;  1 drivers
v0x126b570_0 .net "not_sel", 0 0, L_0x13d10b0;  1 drivers
v0x126b660_0 .net "res", 0 0, L_0x13d14d0;  alias, 1 drivers
v0x126b700_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x126ce60 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x12662e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1272050_0 .net "a", 0 0, L_0x14007f0;  alias, 1 drivers
v0x1272110_0 .net "b", 0 0, L_0x14014a0;  alias, 1 drivers
v0x1272220_0 .net "c", 0 0, L_0x1402190;  alias, 1 drivers
v0x1272310_0 .net "d", 0 0, L_0x1402ee0;  alias, 1 drivers
v0x1272400_0 .net "e", 0 0, L_0x14033e0;  alias, 1 drivers
v0x1272540_0 .net "f", 0 0, L_0x1404110;  alias, 1 drivers
v0x1272630_0 .net "g", 0 0, L_0x1404c20;  alias, 1 drivers
v0x1272720_0 .net "h", 0 0, L_0x1405970;  alias, 1 drivers
v0x1272810_0 .net "res", 0 0, L_0x13d44d0;  alias, 1 drivers
v0x1272940_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12729e0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1272a80_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1272b20_0 .net "x", 0 0, L_0x13d2cd0;  1 drivers
v0x1272bc0_0 .net "y", 0 0, L_0x13d3f10;  1 drivers
S_0x126d170 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x126ce60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d4130/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13d4130 .delay 1 (1,1,1) L_0x13d4130/d;
L_0x13d4240/d .functor AND 1, L_0x13d2cd0, L_0x13d4130, C4<1>, C4<1>;
L_0x13d4240 .delay 1 (3,3,3) L_0x13d4240/d;
L_0x13d43c0/d .functor AND 1, L_0x13d3f10, L_0x1405fe0, C4<1>, C4<1>;
L_0x13d43c0 .delay 1 (3,3,3) L_0x13d43c0/d;
L_0x13d44d0/d .functor OR 1, L_0x13d4240, L_0x13d43c0, C4<0>, C4<0>;
L_0x13d44d0 .delay 1 (3,3,3) L_0x13d44d0/d;
v0x126d3c0_0 .net "a", 0 0, L_0x13d2cd0;  alias, 1 drivers
v0x126d4a0_0 .net "a_out", 0 0, L_0x13d4240;  1 drivers
v0x126d560_0 .net "b", 0 0, L_0x13d3f10;  alias, 1 drivers
v0x126d600_0 .net "b_out", 0 0, L_0x13d43c0;  1 drivers
v0x126d6c0_0 .net "not_sel", 0 0, L_0x13d4130;  1 drivers
v0x126d7d0_0 .net "res", 0 0, L_0x13d44d0;  alias, 1 drivers
v0x126d870_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x126d970 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x126ce60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x126f400_0 .net "a", 0 0, L_0x14007f0;  alias, 1 drivers
v0x126f4c0_0 .net "ab_out", 0 0, L_0x13d20d0;  1 drivers
v0x126f5b0_0 .net "b", 0 0, L_0x14014a0;  alias, 1 drivers
v0x126f680_0 .net "c", 0 0, L_0x1402190;  alias, 1 drivers
v0x126f750_0 .net "cd_out", 0 0, L_0x13d26d0;  1 drivers
v0x126f890_0 .net "d", 0 0, L_0x1402ee0;  alias, 1 drivers
v0x126f930_0 .net "res", 0 0, L_0x13d2cd0;  alias, 1 drivers
v0x126fa20_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x126fac0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x126dc20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x126d970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d1cb0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d1cb0 .delay 1 (1,1,1) L_0x13d1cb0/d;
L_0x13d1dc0/d .functor AND 1, L_0x14007f0, L_0x13d1cb0, C4<1>, C4<1>;
L_0x13d1dc0 .delay 1 (3,3,3) L_0x13d1dc0/d;
L_0x13d1f80/d .functor AND 1, L_0x14014a0, L_0x1406330, C4<1>, C4<1>;
L_0x13d1f80 .delay 1 (3,3,3) L_0x13d1f80/d;
L_0x13d20d0/d .functor OR 1, L_0x13d1dc0, L_0x13d1f80, C4<0>, C4<0>;
L_0x13d20d0 .delay 1 (3,3,3) L_0x13d20d0/d;
v0x126de70_0 .net "a", 0 0, L_0x14007f0;  alias, 1 drivers
v0x126df50_0 .net "a_out", 0 0, L_0x13d1dc0;  1 drivers
v0x126e010_0 .net "b", 0 0, L_0x14014a0;  alias, 1 drivers
v0x126e0b0_0 .net "b_out", 0 0, L_0x13d1f80;  1 drivers
v0x126e170_0 .net "not_sel", 0 0, L_0x13d1cb0;  1 drivers
v0x126e280_0 .net "res", 0 0, L_0x13d20d0;  alias, 1 drivers
v0x126e340_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x126e460 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x126d970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d22b0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d22b0 .delay 1 (1,1,1) L_0x13d22b0/d;
L_0x13d23c0/d .functor AND 1, L_0x1402190, L_0x13d22b0, C4<1>, C4<1>;
L_0x13d23c0 .delay 1 (3,3,3) L_0x13d23c0/d;
L_0x13d2580/d .functor AND 1, L_0x1402ee0, L_0x1406330, C4<1>, C4<1>;
L_0x13d2580 .delay 1 (3,3,3) L_0x13d2580/d;
L_0x13d26d0/d .functor OR 1, L_0x13d23c0, L_0x13d2580, C4<0>, C4<0>;
L_0x13d26d0 .delay 1 (3,3,3) L_0x13d26d0/d;
v0x126e6d0_0 .net "a", 0 0, L_0x1402190;  alias, 1 drivers
v0x126e790_0 .net "a_out", 0 0, L_0x13d23c0;  1 drivers
v0x126e850_0 .net "b", 0 0, L_0x1402ee0;  alias, 1 drivers
v0x126e8f0_0 .net "b_out", 0 0, L_0x13d2580;  1 drivers
v0x126e9b0_0 .net "not_sel", 0 0, L_0x13d22b0;  1 drivers
v0x126eac0_0 .net "res", 0 0, L_0x13d26d0;  alias, 1 drivers
v0x126eb80_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x126eca0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x126d970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d28b0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13d28b0 .delay 1 (1,1,1) L_0x13d28b0/d;
L_0x13d29c0/d .functor AND 1, L_0x13d20d0, L_0x13d28b0, C4<1>, C4<1>;
L_0x13d29c0 .delay 1 (3,3,3) L_0x13d29c0/d;
L_0x13d2b80/d .functor AND 1, L_0x13d26d0, L_0x1406290, C4<1>, C4<1>;
L_0x13d2b80 .delay 1 (3,3,3) L_0x13d2b80/d;
L_0x13d2cd0/d .functor OR 1, L_0x13d29c0, L_0x13d2b80, C4<0>, C4<0>;
L_0x13d2cd0 .delay 1 (3,3,3) L_0x13d2cd0/d;
v0x126eef0_0 .net "a", 0 0, L_0x13d20d0;  alias, 1 drivers
v0x126ef90_0 .net "a_out", 0 0, L_0x13d29c0;  1 drivers
v0x126f030_0 .net "b", 0 0, L_0x13d26d0;  alias, 1 drivers
v0x126f0d0_0 .net "b_out", 0 0, L_0x13d2b80;  1 drivers
v0x126f170_0 .net "not_sel", 0 0, L_0x13d28b0;  1 drivers
v0x126f260_0 .net "res", 0 0, L_0x13d2cd0;  alias, 1 drivers
v0x126f300_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x126fc70 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x126ce60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12717e0_0 .net "a", 0 0, L_0x14033e0;  alias, 1 drivers
v0x12718a0_0 .net "ab_out", 0 0, L_0x13d3310;  1 drivers
v0x1271990_0 .net "b", 0 0, L_0x1404110;  alias, 1 drivers
v0x1271a60_0 .net "c", 0 0, L_0x1404c20;  alias, 1 drivers
v0x1271b30_0 .net "cd_out", 0 0, L_0x13d3910;  1 drivers
v0x1271c70_0 .net "d", 0 0, L_0x1405970;  alias, 1 drivers
v0x1271d10_0 .net "res", 0 0, L_0x13d3f10;  alias, 1 drivers
v0x1271e00_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1271ea0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x126feb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x126fc70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d2ef0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d2ef0 .delay 1 (1,1,1) L_0x13d2ef0/d;
L_0x13d3000/d .functor AND 1, L_0x14033e0, L_0x13d2ef0, C4<1>, C4<1>;
L_0x13d3000 .delay 1 (3,3,3) L_0x13d3000/d;
L_0x13d31c0/d .functor AND 1, L_0x1404110, L_0x1406330, C4<1>, C4<1>;
L_0x13d31c0 .delay 1 (3,3,3) L_0x13d31c0/d;
L_0x13d3310/d .functor OR 1, L_0x13d3000, L_0x13d31c0, C4<0>, C4<0>;
L_0x13d3310 .delay 1 (3,3,3) L_0x13d3310/d;
v0x1270100_0 .net "a", 0 0, L_0x14033e0;  alias, 1 drivers
v0x12701e0_0 .net "a_out", 0 0, L_0x13d3000;  1 drivers
v0x12702a0_0 .net "b", 0 0, L_0x1404110;  alias, 1 drivers
v0x1270370_0 .net "b_out", 0 0, L_0x13d31c0;  1 drivers
v0x1270430_0 .net "not_sel", 0 0, L_0x13d2ef0;  1 drivers
v0x1270540_0 .net "res", 0 0, L_0x13d3310;  alias, 1 drivers
v0x1270600_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1270720 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x126fc70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d34f0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d34f0 .delay 1 (1,1,1) L_0x13d34f0/d;
L_0x13d3600/d .functor AND 1, L_0x1404c20, L_0x13d34f0, C4<1>, C4<1>;
L_0x13d3600 .delay 1 (3,3,3) L_0x13d3600/d;
L_0x13d37c0/d .functor AND 1, L_0x1405970, L_0x1406330, C4<1>, C4<1>;
L_0x13d37c0 .delay 1 (3,3,3) L_0x13d37c0/d;
L_0x13d3910/d .functor OR 1, L_0x13d3600, L_0x13d37c0, C4<0>, C4<0>;
L_0x13d3910 .delay 1 (3,3,3) L_0x13d3910/d;
v0x1270990_0 .net "a", 0 0, L_0x1404c20;  alias, 1 drivers
v0x1270a50_0 .net "a_out", 0 0, L_0x13d3600;  1 drivers
v0x1270b10_0 .net "b", 0 0, L_0x1405970;  alias, 1 drivers
v0x1270be0_0 .net "b_out", 0 0, L_0x13d37c0;  1 drivers
v0x1270ca0_0 .net "not_sel", 0 0, L_0x13d34f0;  1 drivers
v0x1270db0_0 .net "res", 0 0, L_0x13d3910;  alias, 1 drivers
v0x1270e70_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1270f90 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x126fc70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d3af0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13d3af0 .delay 1 (1,1,1) L_0x13d3af0/d;
L_0x13d3c00/d .functor AND 1, L_0x13d3310, L_0x13d3af0, C4<1>, C4<1>;
L_0x13d3c00 .delay 1 (3,3,3) L_0x13d3c00/d;
L_0x13d3dc0/d .functor AND 1, L_0x13d3910, L_0x1406290, C4<1>, C4<1>;
L_0x13d3dc0 .delay 1 (3,3,3) L_0x13d3dc0/d;
L_0x13d3f10/d .functor OR 1, L_0x13d3c00, L_0x13d3dc0, C4<0>, C4<0>;
L_0x13d3f10 .delay 1 (3,3,3) L_0x13d3f10/d;
v0x1271210_0 .net "a", 0 0, L_0x13d3310;  alias, 1 drivers
v0x12712e0_0 .net "a_out", 0 0, L_0x13d3c00;  1 drivers
v0x1271380_0 .net "b", 0 0, L_0x13d3910;  alias, 1 drivers
v0x1271480_0 .net "b_out", 0 0, L_0x13d3dc0;  1 drivers
v0x1271520_0 .net "not_sel", 0 0, L_0x13d3af0;  1 drivers
v0x1271610_0 .net "res", 0 0, L_0x13d3f10;  alias, 1 drivers
v0x12716b0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1274190 .scope module, "mux_16_1_1b_0[11]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x12814d0_0 .net "a", 0 0, L_0x13f2810;  1 drivers
v0x1281590_0 .net "b", 0 0, L_0x13f36b0;  1 drivers
v0x1281650_0 .net "c", 0 0, L_0x13f4950;  1 drivers
v0x12816f0_0 .net "d", 0 0, L_0x13f6090;  1 drivers
v0x1281790_0 .net "e", 0 0, L_0x13f7de0;  1 drivers
v0x1281880_0 .net "f", 0 0, L_0x13f9d20;  1 drivers
v0x1281920_0 .net "g", 0 0, L_0x13fc270;  1 drivers
v0x12819c0_0 .net "h", 0 0, L_0x13febc0;  1 drivers
v0x1281a60_0 .net "i", 0 0, L_0x1400890;  1 drivers
v0x1281b90_0 .net "j", 0 0, L_0x1401540;  1 drivers
v0x1281c30_0 .net "k", 0 0, L_0x1402230;  1 drivers
v0x1281cd0_0 .net "l", 0 0, L_0x1402f80;  1 drivers
v0x1281d70_0 .net "m", 0 0, L_0x1403480;  1 drivers
v0x1281e10_0 .net "n", 0 0, L_0x14041b0;  1 drivers
v0x1281eb0_0 .net "o", 0 0, L_0x1405650;  1 drivers
v0x1281f50_0 .net "p", 0 0, L_0x1405a10;  1 drivers
v0x1281ff0_0 .net "res", 0 0, L_0x1290890;  1 drivers
v0x12821a0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1282240_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12822e0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1282380_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x1282420_0 .net "x", 0 0, L_0x13d74d0;  1 drivers
v0x12824c0_0 .net "y", 0 0, L_0x12902d0;  1 drivers
S_0x1274540 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1274190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12904f0/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x12904f0 .delay 1 (1,1,1) L_0x12904f0/d;
L_0x1290600/d .functor AND 1, L_0x13d74d0, L_0x12904f0, C4<1>, C4<1>;
L_0x1290600 .delay 1 (3,3,3) L_0x1290600/d;
L_0x1290780/d .functor AND 1, L_0x12902d0, L_0x1405dd0, C4<1>, C4<1>;
L_0x1290780 .delay 1 (3,3,3) L_0x1290780/d;
L_0x1290890/d .functor OR 1, L_0x1290600, L_0x1290780, C4<0>, C4<0>;
L_0x1290890 .delay 1 (3,3,3) L_0x1290890/d;
v0x1274740_0 .net "a", 0 0, L_0x13d74d0;  alias, 1 drivers
v0x1274820_0 .net "a_out", 0 0, L_0x1290600;  1 drivers
v0x12748e0_0 .net "b", 0 0, L_0x12902d0;  alias, 1 drivers
v0x1274980_0 .net "b_out", 0 0, L_0x1290780;  1 drivers
v0x1274a40_0 .net "not_sel", 0 0, L_0x12904f0;  1 drivers
v0x1274b50_0 .net "res", 0 0, L_0x1290890;  alias, 1 drivers
v0x1274c10_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x1274d30 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1274190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1279f60_0 .net "a", 0 0, L_0x13f2810;  alias, 1 drivers
v0x127a020_0 .net "b", 0 0, L_0x13f36b0;  alias, 1 drivers
v0x127a130_0 .net "c", 0 0, L_0x13f4950;  alias, 1 drivers
v0x127a220_0 .net "d", 0 0, L_0x13f6090;  alias, 1 drivers
v0x127a310_0 .net "e", 0 0, L_0x13f7de0;  alias, 1 drivers
v0x127a450_0 .net "f", 0 0, L_0x13f9d20;  alias, 1 drivers
v0x127a540_0 .net "g", 0 0, L_0x13fc270;  alias, 1 drivers
v0x127a630_0 .net "h", 0 0, L_0x13febc0;  alias, 1 drivers
v0x127a720_0 .net "res", 0 0, L_0x13d74d0;  alias, 1 drivers
v0x127a850_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x127a8f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x127a990_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x127aa30_0 .net "x", 0 0, L_0x13d5cb0;  1 drivers
v0x127aad0_0 .net "y", 0 0, L_0x13d6ef0;  1 drivers
S_0x12750d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1274d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d7110/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13d7110 .delay 1 (1,1,1) L_0x13d7110/d;
L_0x13d7220/d .functor AND 1, L_0x13d5cb0, L_0x13d7110, C4<1>, C4<1>;
L_0x13d7220 .delay 1 (3,3,3) L_0x13d7220/d;
L_0x13d73a0/d .functor AND 1, L_0x13d6ef0, L_0x1405fe0, C4<1>, C4<1>;
L_0x13d73a0 .delay 1 (3,3,3) L_0x13d73a0/d;
L_0x13d74d0/d .functor OR 1, L_0x13d7220, L_0x13d73a0, C4<0>, C4<0>;
L_0x13d74d0 .delay 1 (3,3,3) L_0x13d74d0/d;
v0x1275320_0 .net "a", 0 0, L_0x13d5cb0;  alias, 1 drivers
v0x12753c0_0 .net "a_out", 0 0, L_0x13d7220;  1 drivers
v0x1275460_0 .net "b", 0 0, L_0x13d6ef0;  alias, 1 drivers
v0x1275520_0 .net "b_out", 0 0, L_0x13d73a0;  1 drivers
v0x12755e0_0 .net "not_sel", 0 0, L_0x13d7110;  1 drivers
v0x12756f0_0 .net "res", 0 0, L_0x13d74d0;  alias, 1 drivers
v0x1275790_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1275890 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1274d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12773a0_0 .net "a", 0 0, L_0x13f2810;  alias, 1 drivers
v0x1277460_0 .net "ab_out", 0 0, L_0x13d50b0;  1 drivers
v0x1277550_0 .net "b", 0 0, L_0x13f36b0;  alias, 1 drivers
v0x1277620_0 .net "c", 0 0, L_0x13f4950;  alias, 1 drivers
v0x12776f0_0 .net "cd_out", 0 0, L_0x13d56b0;  1 drivers
v0x1277830_0 .net "d", 0 0, L_0x13f6090;  alias, 1 drivers
v0x12778d0_0 .net "res", 0 0, L_0x13d5cb0;  alias, 1 drivers
v0x12779c0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1277a60_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1275b40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1275890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d4c90/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d4c90 .delay 1 (1,1,1) L_0x13d4c90/d;
L_0x13d4da0/d .functor AND 1, L_0x13f2810, L_0x13d4c90, C4<1>, C4<1>;
L_0x13d4da0 .delay 1 (3,3,3) L_0x13d4da0/d;
L_0x13d4f60/d .functor AND 1, L_0x13f36b0, L_0x1406330, C4<1>, C4<1>;
L_0x13d4f60 .delay 1 (3,3,3) L_0x13d4f60/d;
L_0x13d50b0/d .functor OR 1, L_0x13d4da0, L_0x13d4f60, C4<0>, C4<0>;
L_0x13d50b0 .delay 1 (3,3,3) L_0x13d50b0/d;
v0x1275d90_0 .net "a", 0 0, L_0x13f2810;  alias, 1 drivers
v0x1275e70_0 .net "a_out", 0 0, L_0x13d4da0;  1 drivers
v0x1275f30_0 .net "b", 0 0, L_0x13f36b0;  alias, 1 drivers
v0x1275fd0_0 .net "b_out", 0 0, L_0x13d4f60;  1 drivers
v0x1276090_0 .net "not_sel", 0 0, L_0x13d4c90;  1 drivers
v0x12761a0_0 .net "res", 0 0, L_0x13d50b0;  alias, 1 drivers
v0x1276260_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1276380 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1275890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d5290/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d5290 .delay 1 (1,1,1) L_0x13d5290/d;
L_0x13d53a0/d .functor AND 1, L_0x13f4950, L_0x13d5290, C4<1>, C4<1>;
L_0x13d53a0 .delay 1 (3,3,3) L_0x13d53a0/d;
L_0x13d5560/d .functor AND 1, L_0x13f6090, L_0x1406330, C4<1>, C4<1>;
L_0x13d5560 .delay 1 (3,3,3) L_0x13d5560/d;
L_0x13d56b0/d .functor OR 1, L_0x13d53a0, L_0x13d5560, C4<0>, C4<0>;
L_0x13d56b0 .delay 1 (3,3,3) L_0x13d56b0/d;
v0x12765f0_0 .net "a", 0 0, L_0x13f4950;  alias, 1 drivers
v0x12766b0_0 .net "a_out", 0 0, L_0x13d53a0;  1 drivers
v0x1276770_0 .net "b", 0 0, L_0x13f6090;  alias, 1 drivers
v0x1276810_0 .net "b_out", 0 0, L_0x13d5560;  1 drivers
v0x12768d0_0 .net "not_sel", 0 0, L_0x13d5290;  1 drivers
v0x12769e0_0 .net "res", 0 0, L_0x13d56b0;  alias, 1 drivers
v0x1276aa0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1276bc0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1275890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d5890/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13d5890 .delay 1 (1,1,1) L_0x13d5890/d;
L_0x13d59a0/d .functor AND 1, L_0x13d50b0, L_0x13d5890, C4<1>, C4<1>;
L_0x13d59a0 .delay 1 (3,3,3) L_0x13d59a0/d;
L_0x13d5b60/d .functor AND 1, L_0x13d56b0, L_0x1406290, C4<1>, C4<1>;
L_0x13d5b60 .delay 1 (3,3,3) L_0x13d5b60/d;
L_0x13d5cb0/d .functor OR 1, L_0x13d59a0, L_0x13d5b60, C4<0>, C4<0>;
L_0x13d5cb0 .delay 1 (3,3,3) L_0x13d5cb0/d;
v0x1276e10_0 .net "a", 0 0, L_0x13d50b0;  alias, 1 drivers
v0x1276eb0_0 .net "a_out", 0 0, L_0x13d59a0;  1 drivers
v0x1276f50_0 .net "b", 0 0, L_0x13d56b0;  alias, 1 drivers
v0x1277050_0 .net "b_out", 0 0, L_0x13d5b60;  1 drivers
v0x12770f0_0 .net "not_sel", 0 0, L_0x13d5890;  1 drivers
v0x12771e0_0 .net "res", 0 0, L_0x13d5cb0;  alias, 1 drivers
v0x1277280_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1277b80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1274d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12796f0_0 .net "a", 0 0, L_0x13f7de0;  alias, 1 drivers
v0x12797b0_0 .net "ab_out", 0 0, L_0x13d62f0;  1 drivers
v0x12798a0_0 .net "b", 0 0, L_0x13f9d20;  alias, 1 drivers
v0x1279970_0 .net "c", 0 0, L_0x13fc270;  alias, 1 drivers
v0x1279a40_0 .net "cd_out", 0 0, L_0x13d68f0;  1 drivers
v0x1279b80_0 .net "d", 0 0, L_0x13febc0;  alias, 1 drivers
v0x1279c20_0 .net "res", 0 0, L_0x13d6ef0;  alias, 1 drivers
v0x1279d10_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1279db0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1277dc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1277b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d5ed0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d5ed0 .delay 1 (1,1,1) L_0x13d5ed0/d;
L_0x13d5fe0/d .functor AND 1, L_0x13f7de0, L_0x13d5ed0, C4<1>, C4<1>;
L_0x13d5fe0 .delay 1 (3,3,3) L_0x13d5fe0/d;
L_0x13d61a0/d .functor AND 1, L_0x13f9d20, L_0x1406330, C4<1>, C4<1>;
L_0x13d61a0 .delay 1 (3,3,3) L_0x13d61a0/d;
L_0x13d62f0/d .functor OR 1, L_0x13d5fe0, L_0x13d61a0, C4<0>, C4<0>;
L_0x13d62f0 .delay 1 (3,3,3) L_0x13d62f0/d;
v0x1278010_0 .net "a", 0 0, L_0x13f7de0;  alias, 1 drivers
v0x12780f0_0 .net "a_out", 0 0, L_0x13d5fe0;  1 drivers
v0x12781b0_0 .net "b", 0 0, L_0x13f9d20;  alias, 1 drivers
v0x1278280_0 .net "b_out", 0 0, L_0x13d61a0;  1 drivers
v0x1278340_0 .net "not_sel", 0 0, L_0x13d5ed0;  1 drivers
v0x1278450_0 .net "res", 0 0, L_0x13d62f0;  alias, 1 drivers
v0x1278510_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1278630 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1277b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d64d0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d64d0 .delay 1 (1,1,1) L_0x13d64d0/d;
L_0x13d65e0/d .functor AND 1, L_0x13fc270, L_0x13d64d0, C4<1>, C4<1>;
L_0x13d65e0 .delay 1 (3,3,3) L_0x13d65e0/d;
L_0x13d67a0/d .functor AND 1, L_0x13febc0, L_0x1406330, C4<1>, C4<1>;
L_0x13d67a0 .delay 1 (3,3,3) L_0x13d67a0/d;
L_0x13d68f0/d .functor OR 1, L_0x13d65e0, L_0x13d67a0, C4<0>, C4<0>;
L_0x13d68f0 .delay 1 (3,3,3) L_0x13d68f0/d;
v0x12788a0_0 .net "a", 0 0, L_0x13fc270;  alias, 1 drivers
v0x1278960_0 .net "a_out", 0 0, L_0x13d65e0;  1 drivers
v0x1278a20_0 .net "b", 0 0, L_0x13febc0;  alias, 1 drivers
v0x1278af0_0 .net "b_out", 0 0, L_0x13d67a0;  1 drivers
v0x1278bb0_0 .net "not_sel", 0 0, L_0x13d64d0;  1 drivers
v0x1278cc0_0 .net "res", 0 0, L_0x13d68f0;  alias, 1 drivers
v0x1278d80_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1278ea0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1277b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d6ad0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13d6ad0 .delay 1 (1,1,1) L_0x13d6ad0/d;
L_0x13d6be0/d .functor AND 1, L_0x13d62f0, L_0x13d6ad0, C4<1>, C4<1>;
L_0x13d6be0 .delay 1 (3,3,3) L_0x13d6be0/d;
L_0x13d6da0/d .functor AND 1, L_0x13d68f0, L_0x1406290, C4<1>, C4<1>;
L_0x13d6da0 .delay 1 (3,3,3) L_0x13d6da0/d;
L_0x13d6ef0/d .functor OR 1, L_0x13d6be0, L_0x13d6da0, C4<0>, C4<0>;
L_0x13d6ef0 .delay 1 (3,3,3) L_0x13d6ef0/d;
v0x1279120_0 .net "a", 0 0, L_0x13d62f0;  alias, 1 drivers
v0x12791f0_0 .net "a_out", 0 0, L_0x13d6be0;  1 drivers
v0x1279290_0 .net "b", 0 0, L_0x13d68f0;  alias, 1 drivers
v0x1279390_0 .net "b_out", 0 0, L_0x13d6da0;  1 drivers
v0x1279430_0 .net "not_sel", 0 0, L_0x13d6ad0;  1 drivers
v0x1279520_0 .net "res", 0 0, L_0x13d6ef0;  alias, 1 drivers
v0x12795c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x127ad20 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1274190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1280710_0 .net "a", 0 0, L_0x1400890;  alias, 1 drivers
v0x12807d0_0 .net "b", 0 0, L_0x1401540;  alias, 1 drivers
v0x12808e0_0 .net "c", 0 0, L_0x1402230;  alias, 1 drivers
v0x12809d0_0 .net "d", 0 0, L_0x1402f80;  alias, 1 drivers
v0x1280ac0_0 .net "e", 0 0, L_0x1403480;  alias, 1 drivers
v0x1280c00_0 .net "f", 0 0, L_0x14041b0;  alias, 1 drivers
v0x1280cf0_0 .net "g", 0 0, L_0x1405650;  alias, 1 drivers
v0x1280de0_0 .net "h", 0 0, L_0x1405a10;  alias, 1 drivers
v0x1280ed0_0 .net "res", 0 0, L_0x12902d0;  alias, 1 drivers
v0x1281000_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12810a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1281140_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12811e0_0 .net "x", 0 0, L_0x13d86e0;  1 drivers
v0x1281280_0 .net "y", 0 0, L_0x13d9920;  1 drivers
S_0x127b030 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x127ad20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d9b40/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13d9b40 .delay 1 (1,1,1) L_0x13d9b40/d;
L_0x13d9c50/d .functor AND 1, L_0x13d86e0, L_0x13d9b40, C4<1>, C4<1>;
L_0x13d9c50 .delay 1 (3,3,3) L_0x13d9c50/d;
L_0x13d9dd0/d .functor AND 1, L_0x13d9920, L_0x1405fe0, C4<1>, C4<1>;
L_0x13d9dd0 .delay 1 (3,3,3) L_0x13d9dd0/d;
L_0x12902d0/d .functor OR 1, L_0x13d9c50, L_0x13d9dd0, C4<0>, C4<0>;
L_0x12902d0 .delay 1 (3,3,3) L_0x12902d0/d;
v0x127b280_0 .net "a", 0 0, L_0x13d86e0;  alias, 1 drivers
v0x127b360_0 .net "a_out", 0 0, L_0x13d9c50;  1 drivers
v0x127b420_0 .net "b", 0 0, L_0x13d9920;  alias, 1 drivers
v0x127b4c0_0 .net "b_out", 0 0, L_0x13d9dd0;  1 drivers
v0x127b580_0 .net "not_sel", 0 0, L_0x13d9b40;  1 drivers
v0x127b690_0 .net "res", 0 0, L_0x12902d0;  alias, 1 drivers
v0x127b730_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x127b830 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x127ad20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x127d2c0_0 .net "a", 0 0, L_0x1400890;  alias, 1 drivers
v0x127d380_0 .net "ab_out", 0 0, L_0x13d7ae0;  1 drivers
v0x127d470_0 .net "b", 0 0, L_0x1401540;  alias, 1 drivers
v0x127d540_0 .net "c", 0 0, L_0x1402230;  alias, 1 drivers
v0x127d610_0 .net "cd_out", 0 0, L_0x13d80e0;  1 drivers
v0x127d750_0 .net "d", 0 0, L_0x1402f80;  alias, 1 drivers
v0x127d7f0_0 .net "res", 0 0, L_0x13d86e0;  alias, 1 drivers
v0x127d8e0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x127d980_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x127bae0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x127b830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d76c0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d76c0 .delay 1 (1,1,1) L_0x13d76c0/d;
L_0x13d77d0/d .functor AND 1, L_0x1400890, L_0x13d76c0, C4<1>, C4<1>;
L_0x13d77d0 .delay 1 (3,3,3) L_0x13d77d0/d;
L_0x13d7990/d .functor AND 1, L_0x1401540, L_0x1406330, C4<1>, C4<1>;
L_0x13d7990 .delay 1 (3,3,3) L_0x13d7990/d;
L_0x13d7ae0/d .functor OR 1, L_0x13d77d0, L_0x13d7990, C4<0>, C4<0>;
L_0x13d7ae0 .delay 1 (3,3,3) L_0x13d7ae0/d;
v0x127bd30_0 .net "a", 0 0, L_0x1400890;  alias, 1 drivers
v0x127be10_0 .net "a_out", 0 0, L_0x13d77d0;  1 drivers
v0x127bed0_0 .net "b", 0 0, L_0x1401540;  alias, 1 drivers
v0x127bf70_0 .net "b_out", 0 0, L_0x13d7990;  1 drivers
v0x127c030_0 .net "not_sel", 0 0, L_0x13d76c0;  1 drivers
v0x127c140_0 .net "res", 0 0, L_0x13d7ae0;  alias, 1 drivers
v0x127c200_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x127c320 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x127b830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d7cc0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d7cc0 .delay 1 (1,1,1) L_0x13d7cc0/d;
L_0x13d7dd0/d .functor AND 1, L_0x1402230, L_0x13d7cc0, C4<1>, C4<1>;
L_0x13d7dd0 .delay 1 (3,3,3) L_0x13d7dd0/d;
L_0x13d7f90/d .functor AND 1, L_0x1402f80, L_0x1406330, C4<1>, C4<1>;
L_0x13d7f90 .delay 1 (3,3,3) L_0x13d7f90/d;
L_0x13d80e0/d .functor OR 1, L_0x13d7dd0, L_0x13d7f90, C4<0>, C4<0>;
L_0x13d80e0 .delay 1 (3,3,3) L_0x13d80e0/d;
v0x127c590_0 .net "a", 0 0, L_0x1402230;  alias, 1 drivers
v0x127c650_0 .net "a_out", 0 0, L_0x13d7dd0;  1 drivers
v0x127c710_0 .net "b", 0 0, L_0x1402f80;  alias, 1 drivers
v0x127c7b0_0 .net "b_out", 0 0, L_0x13d7f90;  1 drivers
v0x127c870_0 .net "not_sel", 0 0, L_0x13d7cc0;  1 drivers
v0x127c980_0 .net "res", 0 0, L_0x13d80e0;  alias, 1 drivers
v0x127ca40_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x127cb60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x127b830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d82c0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13d82c0 .delay 1 (1,1,1) L_0x13d82c0/d;
L_0x13d83d0/d .functor AND 1, L_0x13d7ae0, L_0x13d82c0, C4<1>, C4<1>;
L_0x13d83d0 .delay 1 (3,3,3) L_0x13d83d0/d;
L_0x13d8590/d .functor AND 1, L_0x13d80e0, L_0x1406290, C4<1>, C4<1>;
L_0x13d8590 .delay 1 (3,3,3) L_0x13d8590/d;
L_0x13d86e0/d .functor OR 1, L_0x13d83d0, L_0x13d8590, C4<0>, C4<0>;
L_0x13d86e0 .delay 1 (3,3,3) L_0x13d86e0/d;
v0x127cdb0_0 .net "a", 0 0, L_0x13d7ae0;  alias, 1 drivers
v0x127ce50_0 .net "a_out", 0 0, L_0x13d83d0;  1 drivers
v0x127cef0_0 .net "b", 0 0, L_0x13d80e0;  alias, 1 drivers
v0x127cf90_0 .net "b_out", 0 0, L_0x13d8590;  1 drivers
v0x127d030_0 .net "not_sel", 0 0, L_0x13d82c0;  1 drivers
v0x127d120_0 .net "res", 0 0, L_0x13d86e0;  alias, 1 drivers
v0x127d1c0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x127db30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x127ad20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x122c1d0_0 .net "a", 0 0, L_0x1403480;  alias, 1 drivers
v0x122c290_0 .net "ab_out", 0 0, L_0x13d8d20;  1 drivers
v0x122c380_0 .net "b", 0 0, L_0x14041b0;  alias, 1 drivers
v0x122c450_0 .net "c", 0 0, L_0x1405650;  alias, 1 drivers
v0x122c520_0 .net "cd_out", 0 0, L_0x13d9320;  1 drivers
v0x122c660_0 .net "d", 0 0, L_0x1405a10;  alias, 1 drivers
v0x122c700_0 .net "res", 0 0, L_0x13d9920;  alias, 1 drivers
v0x122c7f0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x122c890_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x127dd70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x127db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d8900/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d8900 .delay 1 (1,1,1) L_0x13d8900/d;
L_0x13d8a10/d .functor AND 1, L_0x1403480, L_0x13d8900, C4<1>, C4<1>;
L_0x13d8a10 .delay 1 (3,3,3) L_0x13d8a10/d;
L_0x13d8bd0/d .functor AND 1, L_0x14041b0, L_0x1406330, C4<1>, C4<1>;
L_0x13d8bd0 .delay 1 (3,3,3) L_0x13d8bd0/d;
L_0x13d8d20/d .functor OR 1, L_0x13d8a10, L_0x13d8bd0, C4<0>, C4<0>;
L_0x13d8d20 .delay 1 (3,3,3) L_0x13d8d20/d;
v0x127dfc0_0 .net "a", 0 0, L_0x1403480;  alias, 1 drivers
v0x127e0a0_0 .net "a_out", 0 0, L_0x13d8a10;  1 drivers
v0x127e160_0 .net "b", 0 0, L_0x14041b0;  alias, 1 drivers
v0x127e230_0 .net "b_out", 0 0, L_0x13d8bd0;  1 drivers
v0x127e2f0_0 .net "not_sel", 0 0, L_0x13d8900;  1 drivers
v0x127e400_0 .net "res", 0 0, L_0x13d8d20;  alias, 1 drivers
v0x127e4c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x127e5e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x127db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d8f00/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13d8f00 .delay 1 (1,1,1) L_0x13d8f00/d;
L_0x13d9010/d .functor AND 1, L_0x1405650, L_0x13d8f00, C4<1>, C4<1>;
L_0x13d9010 .delay 1 (3,3,3) L_0x13d9010/d;
L_0x13d91d0/d .functor AND 1, L_0x1405a10, L_0x1406330, C4<1>, C4<1>;
L_0x13d91d0 .delay 1 (3,3,3) L_0x13d91d0/d;
L_0x13d9320/d .functor OR 1, L_0x13d9010, L_0x13d91d0, C4<0>, C4<0>;
L_0x13d9320 .delay 1 (3,3,3) L_0x13d9320/d;
v0x127e850_0 .net "a", 0 0, L_0x1405650;  alias, 1 drivers
v0x127e910_0 .net "a_out", 0 0, L_0x13d9010;  1 drivers
v0x127e9d0_0 .net "b", 0 0, L_0x1405a10;  alias, 1 drivers
v0x127eaa0_0 .net "b_out", 0 0, L_0x13d91d0;  1 drivers
v0x127eb60_0 .net "not_sel", 0 0, L_0x13d8f00;  1 drivers
v0x127ec70_0 .net "res", 0 0, L_0x13d9320;  alias, 1 drivers
v0x127ed30_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x127ee50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x127db30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13d9500/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13d9500 .delay 1 (1,1,1) L_0x13d9500/d;
L_0x13d9610/d .functor AND 1, L_0x13d8d20, L_0x13d9500, C4<1>, C4<1>;
L_0x13d9610 .delay 1 (3,3,3) L_0x13d9610/d;
L_0x13d97d0/d .functor AND 1, L_0x13d9320, L_0x1406290, C4<1>, C4<1>;
L_0x13d97d0 .delay 1 (3,3,3) L_0x13d97d0/d;
L_0x13d9920/d .functor OR 1, L_0x13d9610, L_0x13d97d0, C4<0>, C4<0>;
L_0x13d9920 .delay 1 (3,3,3) L_0x13d9920/d;
v0x127f0d0_0 .net "a", 0 0, L_0x13d8d20;  alias, 1 drivers
v0x127f1a0_0 .net "a_out", 0 0, L_0x13d9610;  1 drivers
v0x127f240_0 .net "b", 0 0, L_0x13d9320;  alias, 1 drivers
v0x127f340_0 .net "b_out", 0 0, L_0x13d97d0;  1 drivers
v0x127f3e0_0 .net "not_sel", 0 0, L_0x13d9500;  1 drivers
v0x127f4d0_0 .net "res", 0 0, L_0x13d9920;  alias, 1 drivers
v0x127f570_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1282850 .scope module, "mux_16_1_1b_0[12]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x128f380_0 .net "a", 0 0, L_0x13f2920;  1 drivers
v0x128f440_0 .net "b", 0 0, L_0x13f3840;  1 drivers
v0x128f500_0 .net "c", 0 0, L_0x13f4b60;  1 drivers
v0x128f5a0_0 .net "d", 0 0, L_0x13f6320;  1 drivers
v0x128f640_0 .net "e", 0 0, L_0x13f80f0;  1 drivers
v0x128f730_0 .net "f", 0 0, L_0x13fa0b0;  1 drivers
v0x128f7d0_0 .net "g", 0 0, L_0x13fc680;  1 drivers
v0x128f870_0 .net "h", 0 0, L_0x13ff050;  1 drivers
v0x128f910_0 .net "i", 0 0, L_0x1400390;  1 drivers
v0x128fa40_0 .net "j", 0 0, L_0x1400fc0;  1 drivers
v0x128fae0_0 .net "k", 0 0, L_0x1401c30;  1 drivers
v0x128fb80_0 .net "l", 0 0, L_0x1402900;  1 drivers
v0x128fc20_0 .net "m", 0 0, L_0x1403520;  1 drivers
v0x128fcc0_0 .net "n", 0 0, L_0x1404250;  1 drivers
v0x128fd60_0 .net "o", 0 0, L_0x1404ef0;  1 drivers
v0x128fe00_0 .net "p", 0 0, L_0x1405ab0;  1 drivers
v0x128fea0_0 .net "res", 0 0, L_0x13e06c0;  1 drivers
v0x1290050_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12900f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1290190_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x1290a40_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x1290ae0_0 .net "x", 0 0, L_0x13dd6c0;  1 drivers
v0x1290b80_0 .net "y", 0 0, L_0x13e0100;  1 drivers
S_0x1282c00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1282850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e0320/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13e0320 .delay 1 (1,1,1) L_0x13e0320/d;
L_0x13e0430/d .functor AND 1, L_0x13dd6c0, L_0x13e0320, C4<1>, C4<1>;
L_0x13e0430 .delay 1 (3,3,3) L_0x13e0430/d;
L_0x13e05b0/d .functor AND 1, L_0x13e0100, L_0x1405dd0, C4<1>, C4<1>;
L_0x13e05b0 .delay 1 (3,3,3) L_0x13e05b0/d;
L_0x13e06c0/d .functor OR 1, L_0x13e0430, L_0x13e05b0, C4<0>, C4<0>;
L_0x13e06c0 .delay 1 (3,3,3) L_0x13e06c0/d;
v0x1282e00_0 .net "a", 0 0, L_0x13dd6c0;  alias, 1 drivers
v0x1282ee0_0 .net "a_out", 0 0, L_0x13e0430;  1 drivers
v0x1282fa0_0 .net "b", 0 0, L_0x13e0100;  alias, 1 drivers
v0x1283040_0 .net "b_out", 0 0, L_0x13e05b0;  1 drivers
v0x1283100_0 .net "not_sel", 0 0, L_0x13e0320;  1 drivers
v0x1283210_0 .net "res", 0 0, L_0x13e06c0;  alias, 1 drivers
v0x12832d0_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x12833f0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1282850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1288610_0 .net "a", 0 0, L_0x13f2920;  alias, 1 drivers
v0x12886d0_0 .net "b", 0 0, L_0x13f3840;  alias, 1 drivers
v0x12887e0_0 .net "c", 0 0, L_0x13f4b60;  alias, 1 drivers
v0x12888d0_0 .net "d", 0 0, L_0x13f6320;  alias, 1 drivers
v0x12889c0_0 .net "e", 0 0, L_0x13f80f0;  alias, 1 drivers
v0x1288b00_0 .net "f", 0 0, L_0x13fa0b0;  alias, 1 drivers
v0x1288bf0_0 .net "g", 0 0, L_0x13fc680;  alias, 1 drivers
v0x1288ce0_0 .net "h", 0 0, L_0x13ff050;  alias, 1 drivers
v0x1288dd0_0 .net "res", 0 0, L_0x13dd6c0;  alias, 1 drivers
v0x1288f00_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1288fa0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1289040_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12890e0_0 .net "x", 0 0, L_0x13dbec0;  1 drivers
v0x1289180_0 .net "y", 0 0, L_0x13dd100;  1 drivers
S_0x1283790 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x12833f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13dd320/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13dd320 .delay 1 (1,1,1) L_0x13dd320/d;
L_0x13dd430/d .functor AND 1, L_0x13dbec0, L_0x13dd320, C4<1>, C4<1>;
L_0x13dd430 .delay 1 (3,3,3) L_0x13dd430/d;
L_0x13dd5b0/d .functor AND 1, L_0x13dd100, L_0x1405fe0, C4<1>, C4<1>;
L_0x13dd5b0 .delay 1 (3,3,3) L_0x13dd5b0/d;
L_0x13dd6c0/d .functor OR 1, L_0x13dd430, L_0x13dd5b0, C4<0>, C4<0>;
L_0x13dd6c0 .delay 1 (3,3,3) L_0x13dd6c0/d;
v0x12839e0_0 .net "a", 0 0, L_0x13dbec0;  alias, 1 drivers
v0x1283ac0_0 .net "a_out", 0 0, L_0x13dd430;  1 drivers
v0x1283b80_0 .net "b", 0 0, L_0x13dd100;  alias, 1 drivers
v0x1283c20_0 .net "b_out", 0 0, L_0x13dd5b0;  1 drivers
v0x1283ce0_0 .net "not_sel", 0 0, L_0x13dd320;  1 drivers
v0x1283df0_0 .net "res", 0 0, L_0x13dd6c0;  alias, 1 drivers
v0x1283e90_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1283f90 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x12833f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1285a50_0 .net "a", 0 0, L_0x13f2920;  alias, 1 drivers
v0x1285b10_0 .net "ab_out", 0 0, L_0x13db2c0;  1 drivers
v0x1285c00_0 .net "b", 0 0, L_0x13f3840;  alias, 1 drivers
v0x1285cd0_0 .net "c", 0 0, L_0x13f4b60;  alias, 1 drivers
v0x1285da0_0 .net "cd_out", 0 0, L_0x13db8c0;  1 drivers
v0x1285ee0_0 .net "d", 0 0, L_0x13f6320;  alias, 1 drivers
v0x1285f80_0 .net "res", 0 0, L_0x13dbec0;  alias, 1 drivers
v0x1286070_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1286110_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1284240 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1283f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13daea0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13daea0 .delay 1 (1,1,1) L_0x13daea0/d;
L_0x13dafb0/d .functor AND 1, L_0x13f2920, L_0x13daea0, C4<1>, C4<1>;
L_0x13dafb0 .delay 1 (3,3,3) L_0x13dafb0/d;
L_0x13db170/d .functor AND 1, L_0x13f3840, L_0x1406330, C4<1>, C4<1>;
L_0x13db170 .delay 1 (3,3,3) L_0x13db170/d;
L_0x13db2c0/d .functor OR 1, L_0x13dafb0, L_0x13db170, C4<0>, C4<0>;
L_0x13db2c0 .delay 1 (3,3,3) L_0x13db2c0/d;
v0x1284490_0 .net "a", 0 0, L_0x13f2920;  alias, 1 drivers
v0x1284570_0 .net "a_out", 0 0, L_0x13dafb0;  1 drivers
v0x1284630_0 .net "b", 0 0, L_0x13f3840;  alias, 1 drivers
v0x12846d0_0 .net "b_out", 0 0, L_0x13db170;  1 drivers
v0x1284790_0 .net "not_sel", 0 0, L_0x13daea0;  1 drivers
v0x12848a0_0 .net "res", 0 0, L_0x13db2c0;  alias, 1 drivers
v0x1284960_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1284a80 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1283f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13db4a0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13db4a0 .delay 1 (1,1,1) L_0x13db4a0/d;
L_0x13db5b0/d .functor AND 1, L_0x13f4b60, L_0x13db4a0, C4<1>, C4<1>;
L_0x13db5b0 .delay 1 (3,3,3) L_0x13db5b0/d;
L_0x13db770/d .functor AND 1, L_0x13f6320, L_0x1406330, C4<1>, C4<1>;
L_0x13db770 .delay 1 (3,3,3) L_0x13db770/d;
L_0x13db8c0/d .functor OR 1, L_0x13db5b0, L_0x13db770, C4<0>, C4<0>;
L_0x13db8c0 .delay 1 (3,3,3) L_0x13db8c0/d;
v0x1284cf0_0 .net "a", 0 0, L_0x13f4b60;  alias, 1 drivers
v0x1284db0_0 .net "a_out", 0 0, L_0x13db5b0;  1 drivers
v0x1284e70_0 .net "b", 0 0, L_0x13f6320;  alias, 1 drivers
v0x1284f10_0 .net "b_out", 0 0, L_0x13db770;  1 drivers
v0x1284fd0_0 .net "not_sel", 0 0, L_0x13db4a0;  1 drivers
v0x12850e0_0 .net "res", 0 0, L_0x13db8c0;  alias, 1 drivers
v0x12851a0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12852c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1283f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13dbaa0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13dbaa0 .delay 1 (1,1,1) L_0x13dbaa0/d;
L_0x13dbbb0/d .functor AND 1, L_0x13db2c0, L_0x13dbaa0, C4<1>, C4<1>;
L_0x13dbbb0 .delay 1 (3,3,3) L_0x13dbbb0/d;
L_0x13dbd70/d .functor AND 1, L_0x13db8c0, L_0x1406290, C4<1>, C4<1>;
L_0x13dbd70 .delay 1 (3,3,3) L_0x13dbd70/d;
L_0x13dbec0/d .functor OR 1, L_0x13dbbb0, L_0x13dbd70, C4<0>, C4<0>;
L_0x13dbec0 .delay 1 (3,3,3) L_0x13dbec0/d;
v0x1285510_0 .net "a", 0 0, L_0x13db2c0;  alias, 1 drivers
v0x12855b0_0 .net "a_out", 0 0, L_0x13dbbb0;  1 drivers
v0x1285650_0 .net "b", 0 0, L_0x13db8c0;  alias, 1 drivers
v0x12856f0_0 .net "b_out", 0 0, L_0x13dbd70;  1 drivers
v0x1285790_0 .net "not_sel", 0 0, L_0x13dbaa0;  1 drivers
v0x1285880_0 .net "res", 0 0, L_0x13dbec0;  alias, 1 drivers
v0x1285920_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1286230 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x12833f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1287da0_0 .net "a", 0 0, L_0x13f80f0;  alias, 1 drivers
v0x1287e60_0 .net "ab_out", 0 0, L_0x13dc500;  1 drivers
v0x1287f50_0 .net "b", 0 0, L_0x13fa0b0;  alias, 1 drivers
v0x1288020_0 .net "c", 0 0, L_0x13fc680;  alias, 1 drivers
v0x12880f0_0 .net "cd_out", 0 0, L_0x13dcb00;  1 drivers
v0x1288230_0 .net "d", 0 0, L_0x13ff050;  alias, 1 drivers
v0x12882d0_0 .net "res", 0 0, L_0x13dd100;  alias, 1 drivers
v0x12883c0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1288460_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1286470 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1286230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13dc0e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13dc0e0 .delay 1 (1,1,1) L_0x13dc0e0/d;
L_0x13dc1f0/d .functor AND 1, L_0x13f80f0, L_0x13dc0e0, C4<1>, C4<1>;
L_0x13dc1f0 .delay 1 (3,3,3) L_0x13dc1f0/d;
L_0x13dc3b0/d .functor AND 1, L_0x13fa0b0, L_0x1406330, C4<1>, C4<1>;
L_0x13dc3b0 .delay 1 (3,3,3) L_0x13dc3b0/d;
L_0x13dc500/d .functor OR 1, L_0x13dc1f0, L_0x13dc3b0, C4<0>, C4<0>;
L_0x13dc500 .delay 1 (3,3,3) L_0x13dc500/d;
v0x12866c0_0 .net "a", 0 0, L_0x13f80f0;  alias, 1 drivers
v0x12867a0_0 .net "a_out", 0 0, L_0x13dc1f0;  1 drivers
v0x1286860_0 .net "b", 0 0, L_0x13fa0b0;  alias, 1 drivers
v0x1286930_0 .net "b_out", 0 0, L_0x13dc3b0;  1 drivers
v0x12869f0_0 .net "not_sel", 0 0, L_0x13dc0e0;  1 drivers
v0x1286b00_0 .net "res", 0 0, L_0x13dc500;  alias, 1 drivers
v0x1286bc0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1286ce0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1286230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13dc6e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13dc6e0 .delay 1 (1,1,1) L_0x13dc6e0/d;
L_0x13dc7f0/d .functor AND 1, L_0x13fc680, L_0x13dc6e0, C4<1>, C4<1>;
L_0x13dc7f0 .delay 1 (3,3,3) L_0x13dc7f0/d;
L_0x13dc9b0/d .functor AND 1, L_0x13ff050, L_0x1406330, C4<1>, C4<1>;
L_0x13dc9b0 .delay 1 (3,3,3) L_0x13dc9b0/d;
L_0x13dcb00/d .functor OR 1, L_0x13dc7f0, L_0x13dc9b0, C4<0>, C4<0>;
L_0x13dcb00 .delay 1 (3,3,3) L_0x13dcb00/d;
v0x1286f50_0 .net "a", 0 0, L_0x13fc680;  alias, 1 drivers
v0x1287010_0 .net "a_out", 0 0, L_0x13dc7f0;  1 drivers
v0x12870d0_0 .net "b", 0 0, L_0x13ff050;  alias, 1 drivers
v0x12871a0_0 .net "b_out", 0 0, L_0x13dc9b0;  1 drivers
v0x1287260_0 .net "not_sel", 0 0, L_0x13dc6e0;  1 drivers
v0x1287370_0 .net "res", 0 0, L_0x13dcb00;  alias, 1 drivers
v0x1287430_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1287550 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1286230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13dcce0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13dcce0 .delay 1 (1,1,1) L_0x13dcce0/d;
L_0x13dcdf0/d .functor AND 1, L_0x13dc500, L_0x13dcce0, C4<1>, C4<1>;
L_0x13dcdf0 .delay 1 (3,3,3) L_0x13dcdf0/d;
L_0x13dcfb0/d .functor AND 1, L_0x13dcb00, L_0x1406290, C4<1>, C4<1>;
L_0x13dcfb0 .delay 1 (3,3,3) L_0x13dcfb0/d;
L_0x13dd100/d .functor OR 1, L_0x13dcdf0, L_0x13dcfb0, C4<0>, C4<0>;
L_0x13dd100 .delay 1 (3,3,3) L_0x13dd100/d;
v0x12877d0_0 .net "a", 0 0, L_0x13dc500;  alias, 1 drivers
v0x12878a0_0 .net "a_out", 0 0, L_0x13dcdf0;  1 drivers
v0x1287940_0 .net "b", 0 0, L_0x13dcb00;  alias, 1 drivers
v0x1287a40_0 .net "b_out", 0 0, L_0x13dcfb0;  1 drivers
v0x1287ae0_0 .net "not_sel", 0 0, L_0x13dcce0;  1 drivers
v0x1287bd0_0 .net "res", 0 0, L_0x13dd100;  alias, 1 drivers
v0x1287c70_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12893d0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1282850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x128e5c0_0 .net "a", 0 0, L_0x1400390;  alias, 1 drivers
v0x128e680_0 .net "b", 0 0, L_0x1400fc0;  alias, 1 drivers
v0x128e790_0 .net "c", 0 0, L_0x1401c30;  alias, 1 drivers
v0x128e880_0 .net "d", 0 0, L_0x1402900;  alias, 1 drivers
v0x128e970_0 .net "e", 0 0, L_0x1403520;  alias, 1 drivers
v0x128eab0_0 .net "f", 0 0, L_0x1404250;  alias, 1 drivers
v0x128eba0_0 .net "g", 0 0, L_0x1404ef0;  alias, 1 drivers
v0x128ec90_0 .net "h", 0 0, L_0x1405ab0;  alias, 1 drivers
v0x128ed80_0 .net "res", 0 0, L_0x13e0100;  alias, 1 drivers
v0x128eeb0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x128ef50_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x128eff0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x128f090_0 .net "x", 0 0, L_0x13de900;  1 drivers
v0x128f130_0 .net "y", 0 0, L_0x13dfb40;  1 drivers
S_0x12896e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x12893d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13dfd60/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13dfd60 .delay 1 (1,1,1) L_0x13dfd60/d;
L_0x13dfe70/d .functor AND 1, L_0x13de900, L_0x13dfd60, C4<1>, C4<1>;
L_0x13dfe70 .delay 1 (3,3,3) L_0x13dfe70/d;
L_0x13dfff0/d .functor AND 1, L_0x13dfb40, L_0x1405fe0, C4<1>, C4<1>;
L_0x13dfff0 .delay 1 (3,3,3) L_0x13dfff0/d;
L_0x13e0100/d .functor OR 1, L_0x13dfe70, L_0x13dfff0, C4<0>, C4<0>;
L_0x13e0100 .delay 1 (3,3,3) L_0x13e0100/d;
v0x1289930_0 .net "a", 0 0, L_0x13de900;  alias, 1 drivers
v0x1289a10_0 .net "a_out", 0 0, L_0x13dfe70;  1 drivers
v0x1289ad0_0 .net "b", 0 0, L_0x13dfb40;  alias, 1 drivers
v0x1289b70_0 .net "b_out", 0 0, L_0x13dfff0;  1 drivers
v0x1289c30_0 .net "not_sel", 0 0, L_0x13dfd60;  1 drivers
v0x1289d40_0 .net "res", 0 0, L_0x13e0100;  alias, 1 drivers
v0x1289de0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x1289ee0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x12893d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x128b970_0 .net "a", 0 0, L_0x1400390;  alias, 1 drivers
v0x128ba30_0 .net "ab_out", 0 0, L_0x13ddd00;  1 drivers
v0x128bb20_0 .net "b", 0 0, L_0x1400fc0;  alias, 1 drivers
v0x128bbf0_0 .net "c", 0 0, L_0x1401c30;  alias, 1 drivers
v0x128bcc0_0 .net "cd_out", 0 0, L_0x13de300;  1 drivers
v0x128be00_0 .net "d", 0 0, L_0x1402900;  alias, 1 drivers
v0x128bea0_0 .net "res", 0 0, L_0x13de900;  alias, 1 drivers
v0x128bf90_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x128c030_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x128a190 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1289ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13dd8e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13dd8e0 .delay 1 (1,1,1) L_0x13dd8e0/d;
L_0x13dd9f0/d .functor AND 1, L_0x1400390, L_0x13dd8e0, C4<1>, C4<1>;
L_0x13dd9f0 .delay 1 (3,3,3) L_0x13dd9f0/d;
L_0x13ddbb0/d .functor AND 1, L_0x1400fc0, L_0x1406330, C4<1>, C4<1>;
L_0x13ddbb0 .delay 1 (3,3,3) L_0x13ddbb0/d;
L_0x13ddd00/d .functor OR 1, L_0x13dd9f0, L_0x13ddbb0, C4<0>, C4<0>;
L_0x13ddd00 .delay 1 (3,3,3) L_0x13ddd00/d;
v0x128a3e0_0 .net "a", 0 0, L_0x1400390;  alias, 1 drivers
v0x128a4c0_0 .net "a_out", 0 0, L_0x13dd9f0;  1 drivers
v0x128a580_0 .net "b", 0 0, L_0x1400fc0;  alias, 1 drivers
v0x128a620_0 .net "b_out", 0 0, L_0x13ddbb0;  1 drivers
v0x128a6e0_0 .net "not_sel", 0 0, L_0x13dd8e0;  1 drivers
v0x128a7f0_0 .net "res", 0 0, L_0x13ddd00;  alias, 1 drivers
v0x128a8b0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x128a9d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1289ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ddee0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ddee0 .delay 1 (1,1,1) L_0x13ddee0/d;
L_0x13ddff0/d .functor AND 1, L_0x1401c30, L_0x13ddee0, C4<1>, C4<1>;
L_0x13ddff0 .delay 1 (3,3,3) L_0x13ddff0/d;
L_0x13de1b0/d .functor AND 1, L_0x1402900, L_0x1406330, C4<1>, C4<1>;
L_0x13de1b0 .delay 1 (3,3,3) L_0x13de1b0/d;
L_0x13de300/d .functor OR 1, L_0x13ddff0, L_0x13de1b0, C4<0>, C4<0>;
L_0x13de300 .delay 1 (3,3,3) L_0x13de300/d;
v0x128ac40_0 .net "a", 0 0, L_0x1401c30;  alias, 1 drivers
v0x128ad00_0 .net "a_out", 0 0, L_0x13ddff0;  1 drivers
v0x128adc0_0 .net "b", 0 0, L_0x1402900;  alias, 1 drivers
v0x128ae60_0 .net "b_out", 0 0, L_0x13de1b0;  1 drivers
v0x128af20_0 .net "not_sel", 0 0, L_0x13ddee0;  1 drivers
v0x128b030_0 .net "res", 0 0, L_0x13de300;  alias, 1 drivers
v0x128b0f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x128b210 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1289ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13de4e0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13de4e0 .delay 1 (1,1,1) L_0x13de4e0/d;
L_0x13de5f0/d .functor AND 1, L_0x13ddd00, L_0x13de4e0, C4<1>, C4<1>;
L_0x13de5f0 .delay 1 (3,3,3) L_0x13de5f0/d;
L_0x13de7b0/d .functor AND 1, L_0x13de300, L_0x1406290, C4<1>, C4<1>;
L_0x13de7b0 .delay 1 (3,3,3) L_0x13de7b0/d;
L_0x13de900/d .functor OR 1, L_0x13de5f0, L_0x13de7b0, C4<0>, C4<0>;
L_0x13de900 .delay 1 (3,3,3) L_0x13de900/d;
v0x128b460_0 .net "a", 0 0, L_0x13ddd00;  alias, 1 drivers
v0x128b500_0 .net "a_out", 0 0, L_0x13de5f0;  1 drivers
v0x128b5a0_0 .net "b", 0 0, L_0x13de300;  alias, 1 drivers
v0x128b640_0 .net "b_out", 0 0, L_0x13de7b0;  1 drivers
v0x128b6e0_0 .net "not_sel", 0 0, L_0x13de4e0;  1 drivers
v0x128b7d0_0 .net "res", 0 0, L_0x13de900;  alias, 1 drivers
v0x128b870_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x128c1e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x12893d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x128dd50_0 .net "a", 0 0, L_0x1403520;  alias, 1 drivers
v0x128de10_0 .net "ab_out", 0 0, L_0x13def40;  1 drivers
v0x128df00_0 .net "b", 0 0, L_0x1404250;  alias, 1 drivers
v0x128dfd0_0 .net "c", 0 0, L_0x1404ef0;  alias, 1 drivers
v0x128e0a0_0 .net "cd_out", 0 0, L_0x13df540;  1 drivers
v0x128e1e0_0 .net "d", 0 0, L_0x1405ab0;  alias, 1 drivers
v0x128e280_0 .net "res", 0 0, L_0x13dfb40;  alias, 1 drivers
v0x128e370_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x128e410_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x128c420 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x128c1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13deb20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13deb20 .delay 1 (1,1,1) L_0x13deb20/d;
L_0x13dec30/d .functor AND 1, L_0x1403520, L_0x13deb20, C4<1>, C4<1>;
L_0x13dec30 .delay 1 (3,3,3) L_0x13dec30/d;
L_0x13dedf0/d .functor AND 1, L_0x1404250, L_0x1406330, C4<1>, C4<1>;
L_0x13dedf0 .delay 1 (3,3,3) L_0x13dedf0/d;
L_0x13def40/d .functor OR 1, L_0x13dec30, L_0x13dedf0, C4<0>, C4<0>;
L_0x13def40 .delay 1 (3,3,3) L_0x13def40/d;
v0x128c670_0 .net "a", 0 0, L_0x1403520;  alias, 1 drivers
v0x128c750_0 .net "a_out", 0 0, L_0x13dec30;  1 drivers
v0x128c810_0 .net "b", 0 0, L_0x1404250;  alias, 1 drivers
v0x128c8e0_0 .net "b_out", 0 0, L_0x13dedf0;  1 drivers
v0x128c9a0_0 .net "not_sel", 0 0, L_0x13deb20;  1 drivers
v0x128cab0_0 .net "res", 0 0, L_0x13def40;  alias, 1 drivers
v0x128cb70_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x128cc90 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x128c1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13df120/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13df120 .delay 1 (1,1,1) L_0x13df120/d;
L_0x13df230/d .functor AND 1, L_0x1404ef0, L_0x13df120, C4<1>, C4<1>;
L_0x13df230 .delay 1 (3,3,3) L_0x13df230/d;
L_0x13df3f0/d .functor AND 1, L_0x1405ab0, L_0x1406330, C4<1>, C4<1>;
L_0x13df3f0 .delay 1 (3,3,3) L_0x13df3f0/d;
L_0x13df540/d .functor OR 1, L_0x13df230, L_0x13df3f0, C4<0>, C4<0>;
L_0x13df540 .delay 1 (3,3,3) L_0x13df540/d;
v0x128cf00_0 .net "a", 0 0, L_0x1404ef0;  alias, 1 drivers
v0x128cfc0_0 .net "a_out", 0 0, L_0x13df230;  1 drivers
v0x128d080_0 .net "b", 0 0, L_0x1405ab0;  alias, 1 drivers
v0x128d150_0 .net "b_out", 0 0, L_0x13df3f0;  1 drivers
v0x128d210_0 .net "not_sel", 0 0, L_0x13df120;  1 drivers
v0x128d320_0 .net "res", 0 0, L_0x13df540;  alias, 1 drivers
v0x128d3e0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x128d500 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x128c1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13df720/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13df720 .delay 1 (1,1,1) L_0x13df720/d;
L_0x13df830/d .functor AND 1, L_0x13def40, L_0x13df720, C4<1>, C4<1>;
L_0x13df830 .delay 1 (3,3,3) L_0x13df830/d;
L_0x13df9f0/d .functor AND 1, L_0x13df540, L_0x1406290, C4<1>, C4<1>;
L_0x13df9f0 .delay 1 (3,3,3) L_0x13df9f0/d;
L_0x13dfb40/d .functor OR 1, L_0x13df830, L_0x13df9f0, C4<0>, C4<0>;
L_0x13dfb40 .delay 1 (3,3,3) L_0x13dfb40/d;
v0x128d780_0 .net "a", 0 0, L_0x13def40;  alias, 1 drivers
v0x128d850_0 .net "a_out", 0 0, L_0x13df830;  1 drivers
v0x128d8f0_0 .net "b", 0 0, L_0x13df540;  alias, 1 drivers
v0x128d9f0_0 .net "b_out", 0 0, L_0x13df9f0;  1 drivers
v0x128da90_0 .net "not_sel", 0 0, L_0x13df720;  1 drivers
v0x128db80_0 .net "res", 0 0, L_0x13dfb40;  alias, 1 drivers
v0x128dc20_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1290e90 .scope module, "mux_16_1_1b_0[13]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x129da80_0 .net "a", 0 0, L_0x13f29c0;  1 drivers
v0x129db40_0 .net "b", 0 0, L_0x13f38e0;  1 drivers
v0x129dc00_0 .net "c", 0 0, L_0x13f4c00;  1 drivers
v0x129dca0_0 .net "d", 0 0, L_0x13f63c0;  1 drivers
v0x129dd40_0 .net "e", 0 0, L_0x13f8190;  1 drivers
v0x129de30_0 .net "f", 0 0, L_0x13fa150;  1 drivers
v0x129ded0_0 .net "g", 0 0, L_0x13fc720;  1 drivers
v0x129df70_0 .net "h", 0 0, L_0x13ff0f0;  1 drivers
v0x129e010_0 .net "i", 0 0, L_0x1400430;  1 drivers
v0x129e140_0 .net "j", 0 0, L_0x1401060;  1 drivers
v0x129e1e0_0 .net "k", 0 0, L_0x1401cd0;  1 drivers
v0x129e280_0 .net "l", 0 0, L_0x14029a0;  1 drivers
v0x129e320_0 .net "m", 0 0, L_0x1403df0;  1 drivers
v0x129e3c0_0 .net "n", 0 0, L_0x14042f0;  1 drivers
v0x129e460_0 .net "o", 0 0, L_0x1404f90;  1 drivers
v0x129e500_0 .net "p", 0 0, L_0x1405b50;  1 drivers
v0x129e5a0_0 .net "res", 0 0, L_0x13e60e0;  1 drivers
v0x129e750_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x129e7f0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x129e890_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x129e930_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x129e9d0_0 .net "x", 0 0, L_0x13e30e0;  1 drivers
v0x129ea70_0 .net "y", 0 0, L_0x13e5b20;  1 drivers
S_0x1291240 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1290e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e5d40/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13e5d40 .delay 1 (1,1,1) L_0x13e5d40/d;
L_0x13e5e50/d .functor AND 1, L_0x13e30e0, L_0x13e5d40, C4<1>, C4<1>;
L_0x13e5e50 .delay 1 (3,3,3) L_0x13e5e50/d;
L_0x13e5fd0/d .functor AND 1, L_0x13e5b20, L_0x1405dd0, C4<1>, C4<1>;
L_0x13e5fd0 .delay 1 (3,3,3) L_0x13e5fd0/d;
L_0x13e60e0/d .functor OR 1, L_0x13e5e50, L_0x13e5fd0, C4<0>, C4<0>;
L_0x13e60e0 .delay 1 (3,3,3) L_0x13e60e0/d;
v0x1291440_0 .net "a", 0 0, L_0x13e30e0;  alias, 1 drivers
v0x1291520_0 .net "a_out", 0 0, L_0x13e5e50;  1 drivers
v0x12915e0_0 .net "b", 0 0, L_0x13e5b20;  alias, 1 drivers
v0x1291680_0 .net "b_out", 0 0, L_0x13e5fd0;  1 drivers
v0x1291740_0 .net "not_sel", 0 0, L_0x13e5d40;  1 drivers
v0x1291850_0 .net "res", 0 0, L_0x13e60e0;  alias, 1 drivers
v0x1291910_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x1291a30 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1290e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1296d10_0 .net "a", 0 0, L_0x13f29c0;  alias, 1 drivers
v0x1296dd0_0 .net "b", 0 0, L_0x13f38e0;  alias, 1 drivers
v0x1296ee0_0 .net "c", 0 0, L_0x13f4c00;  alias, 1 drivers
v0x1296fd0_0 .net "d", 0 0, L_0x13f63c0;  alias, 1 drivers
v0x12970c0_0 .net "e", 0 0, L_0x13f8190;  alias, 1 drivers
v0x1297200_0 .net "f", 0 0, L_0x13fa150;  alias, 1 drivers
v0x12972f0_0 .net "g", 0 0, L_0x13fc720;  alias, 1 drivers
v0x12973e0_0 .net "h", 0 0, L_0x13ff0f0;  alias, 1 drivers
v0x12974d0_0 .net "res", 0 0, L_0x13e30e0;  alias, 1 drivers
v0x1297600_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12976a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x1297740_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12977e0_0 .net "x", 0 0, L_0x13e18e0;  1 drivers
v0x1297880_0 .net "y", 0 0, L_0x13e2b20;  1 drivers
S_0x1291dd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1291a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e2d40/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13e2d40 .delay 1 (1,1,1) L_0x13e2d40/d;
L_0x13e2e50/d .functor AND 1, L_0x13e18e0, L_0x13e2d40, C4<1>, C4<1>;
L_0x13e2e50 .delay 1 (3,3,3) L_0x13e2e50/d;
L_0x13e2fd0/d .functor AND 1, L_0x13e2b20, L_0x1405fe0, C4<1>, C4<1>;
L_0x13e2fd0 .delay 1 (3,3,3) L_0x13e2fd0/d;
L_0x13e30e0/d .functor OR 1, L_0x13e2e50, L_0x13e2fd0, C4<0>, C4<0>;
L_0x13e30e0 .delay 1 (3,3,3) L_0x13e30e0/d;
v0x1292020_0 .net "a", 0 0, L_0x13e18e0;  alias, 1 drivers
v0x1292100_0 .net "a_out", 0 0, L_0x13e2e50;  1 drivers
v0x12921c0_0 .net "b", 0 0, L_0x13e2b20;  alias, 1 drivers
v0x1292260_0 .net "b_out", 0 0, L_0x13e2fd0;  1 drivers
v0x1292320_0 .net "not_sel", 0 0, L_0x13e2d40;  1 drivers
v0x1292430_0 .net "res", 0 0, L_0x13e30e0;  alias, 1 drivers
v0x12924d0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12925d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1291a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1294150_0 .net "a", 0 0, L_0x13f29c0;  alias, 1 drivers
v0x1294210_0 .net "ab_out", 0 0, L_0x13e0ce0;  1 drivers
v0x1294300_0 .net "b", 0 0, L_0x13f38e0;  alias, 1 drivers
v0x12943d0_0 .net "c", 0 0, L_0x13f4c00;  alias, 1 drivers
v0x12944a0_0 .net "cd_out", 0 0, L_0x13e12e0;  1 drivers
v0x12945e0_0 .net "d", 0 0, L_0x13f63c0;  alias, 1 drivers
v0x1294680_0 .net "res", 0 0, L_0x13e18e0;  alias, 1 drivers
v0x1294770_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1294810_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1292880 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12925d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e08c0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e08c0 .delay 1 (1,1,1) L_0x13e08c0/d;
L_0x13e09d0/d .functor AND 1, L_0x13f29c0, L_0x13e08c0, C4<1>, C4<1>;
L_0x13e09d0 .delay 1 (3,3,3) L_0x13e09d0/d;
L_0x13e0b90/d .functor AND 1, L_0x13f38e0, L_0x1406330, C4<1>, C4<1>;
L_0x13e0b90 .delay 1 (3,3,3) L_0x13e0b90/d;
L_0x13e0ce0/d .functor OR 1, L_0x13e09d0, L_0x13e0b90, C4<0>, C4<0>;
L_0x13e0ce0 .delay 1 (3,3,3) L_0x13e0ce0/d;
v0x1292ad0_0 .net "a", 0 0, L_0x13f29c0;  alias, 1 drivers
v0x1292bb0_0 .net "a_out", 0 0, L_0x13e09d0;  1 drivers
v0x1292c70_0 .net "b", 0 0, L_0x13f38e0;  alias, 1 drivers
v0x1292d10_0 .net "b_out", 0 0, L_0x13e0b90;  1 drivers
v0x1292dd0_0 .net "not_sel", 0 0, L_0x13e08c0;  1 drivers
v0x1292ee0_0 .net "res", 0 0, L_0x13e0ce0;  alias, 1 drivers
v0x1292fa0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12930c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12925d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e0ec0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e0ec0 .delay 1 (1,1,1) L_0x13e0ec0/d;
L_0x13e0fd0/d .functor AND 1, L_0x13f4c00, L_0x13e0ec0, C4<1>, C4<1>;
L_0x13e0fd0 .delay 1 (3,3,3) L_0x13e0fd0/d;
L_0x13e1190/d .functor AND 1, L_0x13f63c0, L_0x1406330, C4<1>, C4<1>;
L_0x13e1190 .delay 1 (3,3,3) L_0x13e1190/d;
L_0x13e12e0/d .functor OR 1, L_0x13e0fd0, L_0x13e1190, C4<0>, C4<0>;
L_0x13e12e0 .delay 1 (3,3,3) L_0x13e12e0/d;
v0x1293330_0 .net "a", 0 0, L_0x13f4c00;  alias, 1 drivers
v0x12933f0_0 .net "a_out", 0 0, L_0x13e0fd0;  1 drivers
v0x12934b0_0 .net "b", 0 0, L_0x13f63c0;  alias, 1 drivers
v0x1293550_0 .net "b_out", 0 0, L_0x13e1190;  1 drivers
v0x1293610_0 .net "not_sel", 0 0, L_0x13e0ec0;  1 drivers
v0x1293720_0 .net "res", 0 0, L_0x13e12e0;  alias, 1 drivers
v0x12937e0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1293900 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12925d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e14c0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13e14c0 .delay 1 (1,1,1) L_0x13e14c0/d;
L_0x13e15d0/d .functor AND 1, L_0x13e0ce0, L_0x13e14c0, C4<1>, C4<1>;
L_0x13e15d0 .delay 1 (3,3,3) L_0x13e15d0/d;
L_0x13e1790/d .functor AND 1, L_0x13e12e0, L_0x1406290, C4<1>, C4<1>;
L_0x13e1790 .delay 1 (3,3,3) L_0x13e1790/d;
L_0x13e18e0/d .functor OR 1, L_0x13e15d0, L_0x13e1790, C4<0>, C4<0>;
L_0x13e18e0 .delay 1 (3,3,3) L_0x13e18e0/d;
v0x1293b80_0 .net "a", 0 0, L_0x13e0ce0;  alias, 1 drivers
v0x1293c50_0 .net "a_out", 0 0, L_0x13e15d0;  1 drivers
v0x1293cf0_0 .net "b", 0 0, L_0x13e12e0;  alias, 1 drivers
v0x1293df0_0 .net "b_out", 0 0, L_0x13e1790;  1 drivers
v0x1293e90_0 .net "not_sel", 0 0, L_0x13e14c0;  1 drivers
v0x1293f80_0 .net "res", 0 0, L_0x13e18e0;  alias, 1 drivers
v0x1294020_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1294930 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1291a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12964a0_0 .net "a", 0 0, L_0x13f8190;  alias, 1 drivers
v0x1296560_0 .net "ab_out", 0 0, L_0x13e1f20;  1 drivers
v0x1296650_0 .net "b", 0 0, L_0x13fa150;  alias, 1 drivers
v0x1296720_0 .net "c", 0 0, L_0x13fc720;  alias, 1 drivers
v0x12967f0_0 .net "cd_out", 0 0, L_0x13e2520;  1 drivers
v0x1296930_0 .net "d", 0 0, L_0x13ff0f0;  alias, 1 drivers
v0x12969d0_0 .net "res", 0 0, L_0x13e2b20;  alias, 1 drivers
v0x1296ac0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x1296b60_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1294b70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1294930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e1b00/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e1b00 .delay 1 (1,1,1) L_0x13e1b00/d;
L_0x13e1c10/d .functor AND 1, L_0x13f8190, L_0x13e1b00, C4<1>, C4<1>;
L_0x13e1c10 .delay 1 (3,3,3) L_0x13e1c10/d;
L_0x13e1dd0/d .functor AND 1, L_0x13fa150, L_0x1406330, C4<1>, C4<1>;
L_0x13e1dd0 .delay 1 (3,3,3) L_0x13e1dd0/d;
L_0x13e1f20/d .functor OR 1, L_0x13e1c10, L_0x13e1dd0, C4<0>, C4<0>;
L_0x13e1f20 .delay 1 (3,3,3) L_0x13e1f20/d;
v0x1294dc0_0 .net "a", 0 0, L_0x13f8190;  alias, 1 drivers
v0x1294ea0_0 .net "a_out", 0 0, L_0x13e1c10;  1 drivers
v0x1294f60_0 .net "b", 0 0, L_0x13fa150;  alias, 1 drivers
v0x1295030_0 .net "b_out", 0 0, L_0x13e1dd0;  1 drivers
v0x12950f0_0 .net "not_sel", 0 0, L_0x13e1b00;  1 drivers
v0x1295200_0 .net "res", 0 0, L_0x13e1f20;  alias, 1 drivers
v0x12952c0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12953e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1294930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e2100/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e2100 .delay 1 (1,1,1) L_0x13e2100/d;
L_0x13e2210/d .functor AND 1, L_0x13fc720, L_0x13e2100, C4<1>, C4<1>;
L_0x13e2210 .delay 1 (3,3,3) L_0x13e2210/d;
L_0x13e23d0/d .functor AND 1, L_0x13ff0f0, L_0x1406330, C4<1>, C4<1>;
L_0x13e23d0 .delay 1 (3,3,3) L_0x13e23d0/d;
L_0x13e2520/d .functor OR 1, L_0x13e2210, L_0x13e23d0, C4<0>, C4<0>;
L_0x13e2520 .delay 1 (3,3,3) L_0x13e2520/d;
v0x1295650_0 .net "a", 0 0, L_0x13fc720;  alias, 1 drivers
v0x1295710_0 .net "a_out", 0 0, L_0x13e2210;  1 drivers
v0x12957d0_0 .net "b", 0 0, L_0x13ff0f0;  alias, 1 drivers
v0x12958a0_0 .net "b_out", 0 0, L_0x13e23d0;  1 drivers
v0x1295960_0 .net "not_sel", 0 0, L_0x13e2100;  1 drivers
v0x1295a70_0 .net "res", 0 0, L_0x13e2520;  alias, 1 drivers
v0x1295b30_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1295c50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1294930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e2700/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13e2700 .delay 1 (1,1,1) L_0x13e2700/d;
L_0x13e2810/d .functor AND 1, L_0x13e1f20, L_0x13e2700, C4<1>, C4<1>;
L_0x13e2810 .delay 1 (3,3,3) L_0x13e2810/d;
L_0x13e29d0/d .functor AND 1, L_0x13e2520, L_0x1406290, C4<1>, C4<1>;
L_0x13e29d0 .delay 1 (3,3,3) L_0x13e29d0/d;
L_0x13e2b20/d .functor OR 1, L_0x13e2810, L_0x13e29d0, C4<0>, C4<0>;
L_0x13e2b20 .delay 1 (3,3,3) L_0x13e2b20/d;
v0x1295ed0_0 .net "a", 0 0, L_0x13e1f20;  alias, 1 drivers
v0x1295fa0_0 .net "a_out", 0 0, L_0x13e2810;  1 drivers
v0x1296040_0 .net "b", 0 0, L_0x13e2520;  alias, 1 drivers
v0x1296140_0 .net "b_out", 0 0, L_0x13e29d0;  1 drivers
v0x12961e0_0 .net "not_sel", 0 0, L_0x13e2700;  1 drivers
v0x12962d0_0 .net "res", 0 0, L_0x13e2b20;  alias, 1 drivers
v0x1296370_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1297ad0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1290e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x129ccc0_0 .net "a", 0 0, L_0x1400430;  alias, 1 drivers
v0x129cd80_0 .net "b", 0 0, L_0x1401060;  alias, 1 drivers
v0x129ce90_0 .net "c", 0 0, L_0x1401cd0;  alias, 1 drivers
v0x129cf80_0 .net "d", 0 0, L_0x14029a0;  alias, 1 drivers
v0x129d070_0 .net "e", 0 0, L_0x1403df0;  alias, 1 drivers
v0x129d1b0_0 .net "f", 0 0, L_0x14042f0;  alias, 1 drivers
v0x129d2a0_0 .net "g", 0 0, L_0x1404f90;  alias, 1 drivers
v0x129d390_0 .net "h", 0 0, L_0x1405b50;  alias, 1 drivers
v0x129d480_0 .net "res", 0 0, L_0x13e5b20;  alias, 1 drivers
v0x129d5b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x129d650_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x129d6f0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x129d790_0 .net "x", 0 0, L_0x13e4320;  1 drivers
v0x129d830_0 .net "y", 0 0, L_0x13e5560;  1 drivers
S_0x1297de0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1297ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e5780/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13e5780 .delay 1 (1,1,1) L_0x13e5780/d;
L_0x13e5890/d .functor AND 1, L_0x13e4320, L_0x13e5780, C4<1>, C4<1>;
L_0x13e5890 .delay 1 (3,3,3) L_0x13e5890/d;
L_0x13e5a10/d .functor AND 1, L_0x13e5560, L_0x1405fe0, C4<1>, C4<1>;
L_0x13e5a10 .delay 1 (3,3,3) L_0x13e5a10/d;
L_0x13e5b20/d .functor OR 1, L_0x13e5890, L_0x13e5a10, C4<0>, C4<0>;
L_0x13e5b20 .delay 1 (3,3,3) L_0x13e5b20/d;
v0x1298030_0 .net "a", 0 0, L_0x13e4320;  alias, 1 drivers
v0x1298110_0 .net "a_out", 0 0, L_0x13e5890;  1 drivers
v0x12981d0_0 .net "b", 0 0, L_0x13e5560;  alias, 1 drivers
v0x1298270_0 .net "b_out", 0 0, L_0x13e5a10;  1 drivers
v0x1298330_0 .net "not_sel", 0 0, L_0x13e5780;  1 drivers
v0x1298440_0 .net "res", 0 0, L_0x13e5b20;  alias, 1 drivers
v0x12984e0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12985e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1297ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x129a070_0 .net "a", 0 0, L_0x1400430;  alias, 1 drivers
v0x129a130_0 .net "ab_out", 0 0, L_0x13e3720;  1 drivers
v0x129a220_0 .net "b", 0 0, L_0x1401060;  alias, 1 drivers
v0x129a2f0_0 .net "c", 0 0, L_0x1401cd0;  alias, 1 drivers
v0x129a3c0_0 .net "cd_out", 0 0, L_0x13e3d20;  1 drivers
v0x129a500_0 .net "d", 0 0, L_0x14029a0;  alias, 1 drivers
v0x129a5a0_0 .net "res", 0 0, L_0x13e4320;  alias, 1 drivers
v0x129a690_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x129a730_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x1298890 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12985e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e3300/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e3300 .delay 1 (1,1,1) L_0x13e3300/d;
L_0x13e3410/d .functor AND 1, L_0x1400430, L_0x13e3300, C4<1>, C4<1>;
L_0x13e3410 .delay 1 (3,3,3) L_0x13e3410/d;
L_0x13e35d0/d .functor AND 1, L_0x1401060, L_0x1406330, C4<1>, C4<1>;
L_0x13e35d0 .delay 1 (3,3,3) L_0x13e35d0/d;
L_0x13e3720/d .functor OR 1, L_0x13e3410, L_0x13e35d0, C4<0>, C4<0>;
L_0x13e3720 .delay 1 (3,3,3) L_0x13e3720/d;
v0x1298ae0_0 .net "a", 0 0, L_0x1400430;  alias, 1 drivers
v0x1298bc0_0 .net "a_out", 0 0, L_0x13e3410;  1 drivers
v0x1298c80_0 .net "b", 0 0, L_0x1401060;  alias, 1 drivers
v0x1298d20_0 .net "b_out", 0 0, L_0x13e35d0;  1 drivers
v0x1298de0_0 .net "not_sel", 0 0, L_0x13e3300;  1 drivers
v0x1298ef0_0 .net "res", 0 0, L_0x13e3720;  alias, 1 drivers
v0x1298fb0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12990d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12985e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e3900/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e3900 .delay 1 (1,1,1) L_0x13e3900/d;
L_0x13e3a10/d .functor AND 1, L_0x1401cd0, L_0x13e3900, C4<1>, C4<1>;
L_0x13e3a10 .delay 1 (3,3,3) L_0x13e3a10/d;
L_0x13e3bd0/d .functor AND 1, L_0x14029a0, L_0x1406330, C4<1>, C4<1>;
L_0x13e3bd0 .delay 1 (3,3,3) L_0x13e3bd0/d;
L_0x13e3d20/d .functor OR 1, L_0x13e3a10, L_0x13e3bd0, C4<0>, C4<0>;
L_0x13e3d20 .delay 1 (3,3,3) L_0x13e3d20/d;
v0x1299340_0 .net "a", 0 0, L_0x1401cd0;  alias, 1 drivers
v0x1299400_0 .net "a_out", 0 0, L_0x13e3a10;  1 drivers
v0x12994c0_0 .net "b", 0 0, L_0x14029a0;  alias, 1 drivers
v0x1299560_0 .net "b_out", 0 0, L_0x13e3bd0;  1 drivers
v0x1299620_0 .net "not_sel", 0 0, L_0x13e3900;  1 drivers
v0x1299730_0 .net "res", 0 0, L_0x13e3d20;  alias, 1 drivers
v0x12997f0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x1299910 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12985e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e3f00/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13e3f00 .delay 1 (1,1,1) L_0x13e3f00/d;
L_0x13e4010/d .functor AND 1, L_0x13e3720, L_0x13e3f00, C4<1>, C4<1>;
L_0x13e4010 .delay 1 (3,3,3) L_0x13e4010/d;
L_0x13e41d0/d .functor AND 1, L_0x13e3d20, L_0x1406290, C4<1>, C4<1>;
L_0x13e41d0 .delay 1 (3,3,3) L_0x13e41d0/d;
L_0x13e4320/d .functor OR 1, L_0x13e4010, L_0x13e41d0, C4<0>, C4<0>;
L_0x13e4320 .delay 1 (3,3,3) L_0x13e4320/d;
v0x1299b60_0 .net "a", 0 0, L_0x13e3720;  alias, 1 drivers
v0x1299c00_0 .net "a_out", 0 0, L_0x13e4010;  1 drivers
v0x1299ca0_0 .net "b", 0 0, L_0x13e3d20;  alias, 1 drivers
v0x1299d40_0 .net "b_out", 0 0, L_0x13e41d0;  1 drivers
v0x1299de0_0 .net "not_sel", 0 0, L_0x13e3f00;  1 drivers
v0x1299ed0_0 .net "res", 0 0, L_0x13e4320;  alias, 1 drivers
v0x1299f70_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x129a8e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1297ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x129c450_0 .net "a", 0 0, L_0x1403df0;  alias, 1 drivers
v0x129c510_0 .net "ab_out", 0 0, L_0x13e4960;  1 drivers
v0x129c600_0 .net "b", 0 0, L_0x14042f0;  alias, 1 drivers
v0x129c6d0_0 .net "c", 0 0, L_0x1404f90;  alias, 1 drivers
v0x129c7a0_0 .net "cd_out", 0 0, L_0x13e4f60;  1 drivers
v0x129c8e0_0 .net "d", 0 0, L_0x1405b50;  alias, 1 drivers
v0x129c980_0 .net "res", 0 0, L_0x13e5560;  alias, 1 drivers
v0x129ca70_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x129cb10_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x129ab20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x129a8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e4540/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e4540 .delay 1 (1,1,1) L_0x13e4540/d;
L_0x13e4650/d .functor AND 1, L_0x1403df0, L_0x13e4540, C4<1>, C4<1>;
L_0x13e4650 .delay 1 (3,3,3) L_0x13e4650/d;
L_0x13e4810/d .functor AND 1, L_0x14042f0, L_0x1406330, C4<1>, C4<1>;
L_0x13e4810 .delay 1 (3,3,3) L_0x13e4810/d;
L_0x13e4960/d .functor OR 1, L_0x13e4650, L_0x13e4810, C4<0>, C4<0>;
L_0x13e4960 .delay 1 (3,3,3) L_0x13e4960/d;
v0x129ad70_0 .net "a", 0 0, L_0x1403df0;  alias, 1 drivers
v0x129ae50_0 .net "a_out", 0 0, L_0x13e4650;  1 drivers
v0x129af10_0 .net "b", 0 0, L_0x14042f0;  alias, 1 drivers
v0x129afe0_0 .net "b_out", 0 0, L_0x13e4810;  1 drivers
v0x129b0a0_0 .net "not_sel", 0 0, L_0x13e4540;  1 drivers
v0x129b1b0_0 .net "res", 0 0, L_0x13e4960;  alias, 1 drivers
v0x129b270_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x129b390 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x129a8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e4b40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e4b40 .delay 1 (1,1,1) L_0x13e4b40/d;
L_0x13e4c50/d .functor AND 1, L_0x1404f90, L_0x13e4b40, C4<1>, C4<1>;
L_0x13e4c50 .delay 1 (3,3,3) L_0x13e4c50/d;
L_0x13e4e10/d .functor AND 1, L_0x1405b50, L_0x1406330, C4<1>, C4<1>;
L_0x13e4e10 .delay 1 (3,3,3) L_0x13e4e10/d;
L_0x13e4f60/d .functor OR 1, L_0x13e4c50, L_0x13e4e10, C4<0>, C4<0>;
L_0x13e4f60 .delay 1 (3,3,3) L_0x13e4f60/d;
v0x129b600_0 .net "a", 0 0, L_0x1404f90;  alias, 1 drivers
v0x129b6c0_0 .net "a_out", 0 0, L_0x13e4c50;  1 drivers
v0x129b780_0 .net "b", 0 0, L_0x1405b50;  alias, 1 drivers
v0x129b850_0 .net "b_out", 0 0, L_0x13e4e10;  1 drivers
v0x129b910_0 .net "not_sel", 0 0, L_0x13e4b40;  1 drivers
v0x129ba20_0 .net "res", 0 0, L_0x13e4f60;  alias, 1 drivers
v0x129bae0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x129bc00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x129a8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e5140/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13e5140 .delay 1 (1,1,1) L_0x13e5140/d;
L_0x13e5250/d .functor AND 1, L_0x13e4960, L_0x13e5140, C4<1>, C4<1>;
L_0x13e5250 .delay 1 (3,3,3) L_0x13e5250/d;
L_0x13e5410/d .functor AND 1, L_0x13e4f60, L_0x1406290, C4<1>, C4<1>;
L_0x13e5410 .delay 1 (3,3,3) L_0x13e5410/d;
L_0x13e5560/d .functor OR 1, L_0x13e5250, L_0x13e5410, C4<0>, C4<0>;
L_0x13e5560 .delay 1 (3,3,3) L_0x13e5560/d;
v0x129be80_0 .net "a", 0 0, L_0x13e4960;  alias, 1 drivers
v0x129bf50_0 .net "a_out", 0 0, L_0x13e5250;  1 drivers
v0x129bff0_0 .net "b", 0 0, L_0x13e4f60;  alias, 1 drivers
v0x129c0f0_0 .net "b_out", 0 0, L_0x13e5410;  1 drivers
v0x129c190_0 .net "not_sel", 0 0, L_0x13e5140;  1 drivers
v0x129c280_0 .net "res", 0 0, L_0x13e5560;  alias, 1 drivers
v0x129c320_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x129ee00 .scope module, "mux_16_1_1b_0[14]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x12ab930_0 .net "a", 0 0, L_0x13f2ae0;  1 drivers
v0x12ab9f0_0 .net "b", 0 0, L_0x13f3a80;  1 drivers
v0x12abab0_0 .net "c", 0 0, L_0x13f4e20;  1 drivers
v0x12abb50_0 .net "d", 0 0, L_0x13f6660;  1 drivers
v0x12abbf0_0 .net "e", 0 0, L_0x13f84b0;  1 drivers
v0x12abce0_0 .net "f", 0 0, L_0x13fa4f0;  1 drivers
v0x12abd80_0 .net "g", 0 0, L_0x13fcb40;  1 drivers
v0x12abe20_0 .net "h", 0 0, L_0x13ff590;  1 drivers
v0x12abec0_0 .net "i", 0 0, L_0x14004d0;  1 drivers
v0x12abff0_0 .net "j", 0 0, L_0x1401100;  1 drivers
v0x12ac090_0 .net "k", 0 0, L_0x1401d70;  1 drivers
v0x12ac130_0 .net "l", 0 0, L_0x1402a40;  1 drivers
v0x12ac1d0_0 .net "m", 0 0, L_0x1403780;  1 drivers
v0x12ac270_0 .net "n", 0 0, L_0x1404390;  1 drivers
v0x12ac310_0 .net "o", 0 0, L_0x1405030;  1 drivers
v0x12ac3b0_0 .net "p", 0 0, L_0x1405bf0;  1 drivers
v0x12ac450_0 .net "res", 0 0, L_0x13ebb00;  1 drivers
v0x12ac600_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12ac6a0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12ac740_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12ac7e0_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x12ac880_0 .net "x", 0 0, L_0x13e8b00;  1 drivers
v0x12ac920_0 .net "y", 0 0, L_0x13eb540;  1 drivers
S_0x129f1b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x129ee00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13eb760/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13eb760 .delay 1 (1,1,1) L_0x13eb760/d;
L_0x13eb870/d .functor AND 1, L_0x13e8b00, L_0x13eb760, C4<1>, C4<1>;
L_0x13eb870 .delay 1 (3,3,3) L_0x13eb870/d;
L_0x13eb9f0/d .functor AND 1, L_0x13eb540, L_0x1405dd0, C4<1>, C4<1>;
L_0x13eb9f0 .delay 1 (3,3,3) L_0x13eb9f0/d;
L_0x13ebb00/d .functor OR 1, L_0x13eb870, L_0x13eb9f0, C4<0>, C4<0>;
L_0x13ebb00 .delay 1 (3,3,3) L_0x13ebb00/d;
v0x129f3b0_0 .net "a", 0 0, L_0x13e8b00;  alias, 1 drivers
v0x129f490_0 .net "a_out", 0 0, L_0x13eb870;  1 drivers
v0x129f550_0 .net "b", 0 0, L_0x13eb540;  alias, 1 drivers
v0x129f5f0_0 .net "b_out", 0 0, L_0x13eb9f0;  1 drivers
v0x129f6b0_0 .net "not_sel", 0 0, L_0x13eb760;  1 drivers
v0x129f7c0_0 .net "res", 0 0, L_0x13ebb00;  alias, 1 drivers
v0x129f880_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x129f9a0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x129ee00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x12a4bc0_0 .net "a", 0 0, L_0x13f2ae0;  alias, 1 drivers
v0x12a4c80_0 .net "b", 0 0, L_0x13f3a80;  alias, 1 drivers
v0x12a4d90_0 .net "c", 0 0, L_0x13f4e20;  alias, 1 drivers
v0x12a4e80_0 .net "d", 0 0, L_0x13f6660;  alias, 1 drivers
v0x12a4f70_0 .net "e", 0 0, L_0x13f84b0;  alias, 1 drivers
v0x12a50b0_0 .net "f", 0 0, L_0x13fa4f0;  alias, 1 drivers
v0x12a51a0_0 .net "g", 0 0, L_0x13fcb40;  alias, 1 drivers
v0x12a5290_0 .net "h", 0 0, L_0x13ff590;  alias, 1 drivers
v0x12a5380_0 .net "res", 0 0, L_0x13e8b00;  alias, 1 drivers
v0x12a54b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12a5550_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12a55f0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12a5690_0 .net "x", 0 0, L_0x13e7300;  1 drivers
v0x12a5730_0 .net "y", 0 0, L_0x13e8540;  1 drivers
S_0x129fd40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x129f9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e8760/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13e8760 .delay 1 (1,1,1) L_0x13e8760/d;
L_0x13e8870/d .functor AND 1, L_0x13e7300, L_0x13e8760, C4<1>, C4<1>;
L_0x13e8870 .delay 1 (3,3,3) L_0x13e8870/d;
L_0x13e89f0/d .functor AND 1, L_0x13e8540, L_0x1405fe0, C4<1>, C4<1>;
L_0x13e89f0 .delay 1 (3,3,3) L_0x13e89f0/d;
L_0x13e8b00/d .functor OR 1, L_0x13e8870, L_0x13e89f0, C4<0>, C4<0>;
L_0x13e8b00 .delay 1 (3,3,3) L_0x13e8b00/d;
v0x129ff90_0 .net "a", 0 0, L_0x13e7300;  alias, 1 drivers
v0x12a0070_0 .net "a_out", 0 0, L_0x13e8870;  1 drivers
v0x12a0130_0 .net "b", 0 0, L_0x13e8540;  alias, 1 drivers
v0x12a01d0_0 .net "b_out", 0 0, L_0x13e89f0;  1 drivers
v0x12a0290_0 .net "not_sel", 0 0, L_0x13e8760;  1 drivers
v0x12a03a0_0 .net "res", 0 0, L_0x13e8b00;  alias, 1 drivers
v0x12a0440_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12a0540 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x129f9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12a2000_0 .net "a", 0 0, L_0x13f2ae0;  alias, 1 drivers
v0x12a20c0_0 .net "ab_out", 0 0, L_0x13e6700;  1 drivers
v0x12a21b0_0 .net "b", 0 0, L_0x13f3a80;  alias, 1 drivers
v0x12a2280_0 .net "c", 0 0, L_0x13f4e20;  alias, 1 drivers
v0x12a2350_0 .net "cd_out", 0 0, L_0x13e6d00;  1 drivers
v0x12a2490_0 .net "d", 0 0, L_0x13f6660;  alias, 1 drivers
v0x12a2530_0 .net "res", 0 0, L_0x13e7300;  alias, 1 drivers
v0x12a2620_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12a26c0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12a07f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12a0540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e62e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e62e0 .delay 1 (1,1,1) L_0x13e62e0/d;
L_0x13e63f0/d .functor AND 1, L_0x13f2ae0, L_0x13e62e0, C4<1>, C4<1>;
L_0x13e63f0 .delay 1 (3,3,3) L_0x13e63f0/d;
L_0x13e65b0/d .functor AND 1, L_0x13f3a80, L_0x1406330, C4<1>, C4<1>;
L_0x13e65b0 .delay 1 (3,3,3) L_0x13e65b0/d;
L_0x13e6700/d .functor OR 1, L_0x13e63f0, L_0x13e65b0, C4<0>, C4<0>;
L_0x13e6700 .delay 1 (3,3,3) L_0x13e6700/d;
v0x12a0a40_0 .net "a", 0 0, L_0x13f2ae0;  alias, 1 drivers
v0x12a0b20_0 .net "a_out", 0 0, L_0x13e63f0;  1 drivers
v0x12a0be0_0 .net "b", 0 0, L_0x13f3a80;  alias, 1 drivers
v0x12a0c80_0 .net "b_out", 0 0, L_0x13e65b0;  1 drivers
v0x12a0d40_0 .net "not_sel", 0 0, L_0x13e62e0;  1 drivers
v0x12a0e50_0 .net "res", 0 0, L_0x13e6700;  alias, 1 drivers
v0x12a0f10_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a1030 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12a0540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e68e0/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e68e0 .delay 1 (1,1,1) L_0x13e68e0/d;
L_0x13e69f0/d .functor AND 1, L_0x13f4e20, L_0x13e68e0, C4<1>, C4<1>;
L_0x13e69f0 .delay 1 (3,3,3) L_0x13e69f0/d;
L_0x13e6bb0/d .functor AND 1, L_0x13f6660, L_0x1406330, C4<1>, C4<1>;
L_0x13e6bb0 .delay 1 (3,3,3) L_0x13e6bb0/d;
L_0x13e6d00/d .functor OR 1, L_0x13e69f0, L_0x13e6bb0, C4<0>, C4<0>;
L_0x13e6d00 .delay 1 (3,3,3) L_0x13e6d00/d;
v0x12a12a0_0 .net "a", 0 0, L_0x13f4e20;  alias, 1 drivers
v0x12a1360_0 .net "a_out", 0 0, L_0x13e69f0;  1 drivers
v0x12a1420_0 .net "b", 0 0, L_0x13f6660;  alias, 1 drivers
v0x12a14c0_0 .net "b_out", 0 0, L_0x13e6bb0;  1 drivers
v0x12a1580_0 .net "not_sel", 0 0, L_0x13e68e0;  1 drivers
v0x12a1690_0 .net "res", 0 0, L_0x13e6d00;  alias, 1 drivers
v0x12a1750_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a1870 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12a0540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e6ee0/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13e6ee0 .delay 1 (1,1,1) L_0x13e6ee0/d;
L_0x13e6ff0/d .functor AND 1, L_0x13e6700, L_0x13e6ee0, C4<1>, C4<1>;
L_0x13e6ff0 .delay 1 (3,3,3) L_0x13e6ff0/d;
L_0x13e71b0/d .functor AND 1, L_0x13e6d00, L_0x1406290, C4<1>, C4<1>;
L_0x13e71b0 .delay 1 (3,3,3) L_0x13e71b0/d;
L_0x13e7300/d .functor OR 1, L_0x13e6ff0, L_0x13e71b0, C4<0>, C4<0>;
L_0x13e7300 .delay 1 (3,3,3) L_0x13e7300/d;
v0x12a1ac0_0 .net "a", 0 0, L_0x13e6700;  alias, 1 drivers
v0x12a1b60_0 .net "a_out", 0 0, L_0x13e6ff0;  1 drivers
v0x12a1c00_0 .net "b", 0 0, L_0x13e6d00;  alias, 1 drivers
v0x12a1ca0_0 .net "b_out", 0 0, L_0x13e71b0;  1 drivers
v0x12a1d40_0 .net "not_sel", 0 0, L_0x13e6ee0;  1 drivers
v0x12a1e30_0 .net "res", 0 0, L_0x13e7300;  alias, 1 drivers
v0x12a1ed0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12a27e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x129f9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12a4350_0 .net "a", 0 0, L_0x13f84b0;  alias, 1 drivers
v0x12a4410_0 .net "ab_out", 0 0, L_0x13e7940;  1 drivers
v0x12a4500_0 .net "b", 0 0, L_0x13fa4f0;  alias, 1 drivers
v0x12a45d0_0 .net "c", 0 0, L_0x13fcb40;  alias, 1 drivers
v0x12a46a0_0 .net "cd_out", 0 0, L_0x13e7f40;  1 drivers
v0x12a47e0_0 .net "d", 0 0, L_0x13ff590;  alias, 1 drivers
v0x12a4880_0 .net "res", 0 0, L_0x13e8540;  alias, 1 drivers
v0x12a4970_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12a4a10_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12a2a20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12a27e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e7520/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e7520 .delay 1 (1,1,1) L_0x13e7520/d;
L_0x13e7630/d .functor AND 1, L_0x13f84b0, L_0x13e7520, C4<1>, C4<1>;
L_0x13e7630 .delay 1 (3,3,3) L_0x13e7630/d;
L_0x13e77f0/d .functor AND 1, L_0x13fa4f0, L_0x1406330, C4<1>, C4<1>;
L_0x13e77f0 .delay 1 (3,3,3) L_0x13e77f0/d;
L_0x13e7940/d .functor OR 1, L_0x13e7630, L_0x13e77f0, C4<0>, C4<0>;
L_0x13e7940 .delay 1 (3,3,3) L_0x13e7940/d;
v0x12a2c70_0 .net "a", 0 0, L_0x13f84b0;  alias, 1 drivers
v0x12a2d50_0 .net "a_out", 0 0, L_0x13e7630;  1 drivers
v0x12a2e10_0 .net "b", 0 0, L_0x13fa4f0;  alias, 1 drivers
v0x12a2ee0_0 .net "b_out", 0 0, L_0x13e77f0;  1 drivers
v0x12a2fa0_0 .net "not_sel", 0 0, L_0x13e7520;  1 drivers
v0x12a30b0_0 .net "res", 0 0, L_0x13e7940;  alias, 1 drivers
v0x12a3170_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a3290 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12a27e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e7b20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e7b20 .delay 1 (1,1,1) L_0x13e7b20/d;
L_0x13e7c30/d .functor AND 1, L_0x13fcb40, L_0x13e7b20, C4<1>, C4<1>;
L_0x13e7c30 .delay 1 (3,3,3) L_0x13e7c30/d;
L_0x13e7df0/d .functor AND 1, L_0x13ff590, L_0x1406330, C4<1>, C4<1>;
L_0x13e7df0 .delay 1 (3,3,3) L_0x13e7df0/d;
L_0x13e7f40/d .functor OR 1, L_0x13e7c30, L_0x13e7df0, C4<0>, C4<0>;
L_0x13e7f40 .delay 1 (3,3,3) L_0x13e7f40/d;
v0x12a3500_0 .net "a", 0 0, L_0x13fcb40;  alias, 1 drivers
v0x12a35c0_0 .net "a_out", 0 0, L_0x13e7c30;  1 drivers
v0x12a3680_0 .net "b", 0 0, L_0x13ff590;  alias, 1 drivers
v0x12a3750_0 .net "b_out", 0 0, L_0x13e7df0;  1 drivers
v0x12a3810_0 .net "not_sel", 0 0, L_0x13e7b20;  1 drivers
v0x12a3920_0 .net "res", 0 0, L_0x13e7f40;  alias, 1 drivers
v0x12a39e0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a3b00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12a27e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e8120/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13e8120 .delay 1 (1,1,1) L_0x13e8120/d;
L_0x13e8230/d .functor AND 1, L_0x13e7940, L_0x13e8120, C4<1>, C4<1>;
L_0x13e8230 .delay 1 (3,3,3) L_0x13e8230/d;
L_0x13e83f0/d .functor AND 1, L_0x13e7f40, L_0x1406290, C4<1>, C4<1>;
L_0x13e83f0 .delay 1 (3,3,3) L_0x13e83f0/d;
L_0x13e8540/d .functor OR 1, L_0x13e8230, L_0x13e83f0, C4<0>, C4<0>;
L_0x13e8540 .delay 1 (3,3,3) L_0x13e8540/d;
v0x12a3d80_0 .net "a", 0 0, L_0x13e7940;  alias, 1 drivers
v0x12a3e50_0 .net "a_out", 0 0, L_0x13e8230;  1 drivers
v0x12a3ef0_0 .net "b", 0 0, L_0x13e7f40;  alias, 1 drivers
v0x12a3ff0_0 .net "b_out", 0 0, L_0x13e83f0;  1 drivers
v0x12a4090_0 .net "not_sel", 0 0, L_0x13e8120;  1 drivers
v0x12a4180_0 .net "res", 0 0, L_0x13e8540;  alias, 1 drivers
v0x12a4220_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12a5980 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x129ee00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x12aab70_0 .net "a", 0 0, L_0x14004d0;  alias, 1 drivers
v0x12aac30_0 .net "b", 0 0, L_0x1401100;  alias, 1 drivers
v0x12aad40_0 .net "c", 0 0, L_0x1401d70;  alias, 1 drivers
v0x12aae30_0 .net "d", 0 0, L_0x1402a40;  alias, 1 drivers
v0x12aaf20_0 .net "e", 0 0, L_0x1403780;  alias, 1 drivers
v0x12ab060_0 .net "f", 0 0, L_0x1404390;  alias, 1 drivers
v0x12ab150_0 .net "g", 0 0, L_0x1405030;  alias, 1 drivers
v0x12ab240_0 .net "h", 0 0, L_0x1405bf0;  alias, 1 drivers
v0x12ab330_0 .net "res", 0 0, L_0x13eb540;  alias, 1 drivers
v0x12ab460_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12ab500_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12ab5a0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12ab640_0 .net "x", 0 0, L_0x13e9d40;  1 drivers
v0x12ab6e0_0 .net "y", 0 0, L_0x13eaf80;  1 drivers
S_0x12a5c90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x12a5980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13eb1a0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13eb1a0 .delay 1 (1,1,1) L_0x13eb1a0/d;
L_0x13eb2b0/d .functor AND 1, L_0x13e9d40, L_0x13eb1a0, C4<1>, C4<1>;
L_0x13eb2b0 .delay 1 (3,3,3) L_0x13eb2b0/d;
L_0x13eb430/d .functor AND 1, L_0x13eaf80, L_0x1405fe0, C4<1>, C4<1>;
L_0x13eb430 .delay 1 (3,3,3) L_0x13eb430/d;
L_0x13eb540/d .functor OR 1, L_0x13eb2b0, L_0x13eb430, C4<0>, C4<0>;
L_0x13eb540 .delay 1 (3,3,3) L_0x13eb540/d;
v0x12a5ee0_0 .net "a", 0 0, L_0x13e9d40;  alias, 1 drivers
v0x12a5fc0_0 .net "a_out", 0 0, L_0x13eb2b0;  1 drivers
v0x12a6080_0 .net "b", 0 0, L_0x13eaf80;  alias, 1 drivers
v0x12a6120_0 .net "b_out", 0 0, L_0x13eb430;  1 drivers
v0x12a61e0_0 .net "not_sel", 0 0, L_0x13eb1a0;  1 drivers
v0x12a62f0_0 .net "res", 0 0, L_0x13eb540;  alias, 1 drivers
v0x12a6390_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12a6490 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x12a5980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12a7f20_0 .net "a", 0 0, L_0x14004d0;  alias, 1 drivers
v0x12a7fe0_0 .net "ab_out", 0 0, L_0x13e9140;  1 drivers
v0x12a80d0_0 .net "b", 0 0, L_0x1401100;  alias, 1 drivers
v0x12a81a0_0 .net "c", 0 0, L_0x1401d70;  alias, 1 drivers
v0x12a8270_0 .net "cd_out", 0 0, L_0x13e9740;  1 drivers
v0x12a83b0_0 .net "d", 0 0, L_0x1402a40;  alias, 1 drivers
v0x12a8450_0 .net "res", 0 0, L_0x13e9d40;  alias, 1 drivers
v0x12a8540_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12a85e0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12a6740 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12a6490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e8d20/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e8d20 .delay 1 (1,1,1) L_0x13e8d20/d;
L_0x13e8e30/d .functor AND 1, L_0x14004d0, L_0x13e8d20, C4<1>, C4<1>;
L_0x13e8e30 .delay 1 (3,3,3) L_0x13e8e30/d;
L_0x13e8ff0/d .functor AND 1, L_0x1401100, L_0x1406330, C4<1>, C4<1>;
L_0x13e8ff0 .delay 1 (3,3,3) L_0x13e8ff0/d;
L_0x13e9140/d .functor OR 1, L_0x13e8e30, L_0x13e8ff0, C4<0>, C4<0>;
L_0x13e9140 .delay 1 (3,3,3) L_0x13e9140/d;
v0x12a6990_0 .net "a", 0 0, L_0x14004d0;  alias, 1 drivers
v0x12a6a70_0 .net "a_out", 0 0, L_0x13e8e30;  1 drivers
v0x12a6b30_0 .net "b", 0 0, L_0x1401100;  alias, 1 drivers
v0x12a6bd0_0 .net "b_out", 0 0, L_0x13e8ff0;  1 drivers
v0x12a6c90_0 .net "not_sel", 0 0, L_0x13e8d20;  1 drivers
v0x12a6da0_0 .net "res", 0 0, L_0x13e9140;  alias, 1 drivers
v0x12a6e60_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a6f80 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12a6490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e9320/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e9320 .delay 1 (1,1,1) L_0x13e9320/d;
L_0x13e9430/d .functor AND 1, L_0x1401d70, L_0x13e9320, C4<1>, C4<1>;
L_0x13e9430 .delay 1 (3,3,3) L_0x13e9430/d;
L_0x13e95f0/d .functor AND 1, L_0x1402a40, L_0x1406330, C4<1>, C4<1>;
L_0x13e95f0 .delay 1 (3,3,3) L_0x13e95f0/d;
L_0x13e9740/d .functor OR 1, L_0x13e9430, L_0x13e95f0, C4<0>, C4<0>;
L_0x13e9740 .delay 1 (3,3,3) L_0x13e9740/d;
v0x12a71f0_0 .net "a", 0 0, L_0x1401d70;  alias, 1 drivers
v0x12a72b0_0 .net "a_out", 0 0, L_0x13e9430;  1 drivers
v0x12a7370_0 .net "b", 0 0, L_0x1402a40;  alias, 1 drivers
v0x12a7410_0 .net "b_out", 0 0, L_0x13e95f0;  1 drivers
v0x12a74d0_0 .net "not_sel", 0 0, L_0x13e9320;  1 drivers
v0x12a75e0_0 .net "res", 0 0, L_0x13e9740;  alias, 1 drivers
v0x12a76a0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a77c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12a6490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e9920/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13e9920 .delay 1 (1,1,1) L_0x13e9920/d;
L_0x13e9a30/d .functor AND 1, L_0x13e9140, L_0x13e9920, C4<1>, C4<1>;
L_0x13e9a30 .delay 1 (3,3,3) L_0x13e9a30/d;
L_0x13e9bf0/d .functor AND 1, L_0x13e9740, L_0x1406290, C4<1>, C4<1>;
L_0x13e9bf0 .delay 1 (3,3,3) L_0x13e9bf0/d;
L_0x13e9d40/d .functor OR 1, L_0x13e9a30, L_0x13e9bf0, C4<0>, C4<0>;
L_0x13e9d40 .delay 1 (3,3,3) L_0x13e9d40/d;
v0x12a7a10_0 .net "a", 0 0, L_0x13e9140;  alias, 1 drivers
v0x12a7ab0_0 .net "a_out", 0 0, L_0x13e9a30;  1 drivers
v0x12a7b50_0 .net "b", 0 0, L_0x13e9740;  alias, 1 drivers
v0x12a7bf0_0 .net "b_out", 0 0, L_0x13e9bf0;  1 drivers
v0x12a7c90_0 .net "not_sel", 0 0, L_0x13e9920;  1 drivers
v0x12a7d80_0 .net "res", 0 0, L_0x13e9d40;  alias, 1 drivers
v0x12a7e20_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12a8790 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x12a5980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12aa300_0 .net "a", 0 0, L_0x1403780;  alias, 1 drivers
v0x12aa3c0_0 .net "ab_out", 0 0, L_0x13ea380;  1 drivers
v0x12aa4b0_0 .net "b", 0 0, L_0x1404390;  alias, 1 drivers
v0x12aa580_0 .net "c", 0 0, L_0x1405030;  alias, 1 drivers
v0x12aa650_0 .net "cd_out", 0 0, L_0x13ea980;  1 drivers
v0x12aa790_0 .net "d", 0 0, L_0x1405bf0;  alias, 1 drivers
v0x12aa830_0 .net "res", 0 0, L_0x13eaf80;  alias, 1 drivers
v0x12aa920_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12aa9c0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12a89d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12a8790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13e9f60/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13e9f60 .delay 1 (1,1,1) L_0x13e9f60/d;
L_0x13ea070/d .functor AND 1, L_0x1403780, L_0x13e9f60, C4<1>, C4<1>;
L_0x13ea070 .delay 1 (3,3,3) L_0x13ea070/d;
L_0x13ea230/d .functor AND 1, L_0x1404390, L_0x1406330, C4<1>, C4<1>;
L_0x13ea230 .delay 1 (3,3,3) L_0x13ea230/d;
L_0x13ea380/d .functor OR 1, L_0x13ea070, L_0x13ea230, C4<0>, C4<0>;
L_0x13ea380 .delay 1 (3,3,3) L_0x13ea380/d;
v0x12a8c20_0 .net "a", 0 0, L_0x1403780;  alias, 1 drivers
v0x12a8d00_0 .net "a_out", 0 0, L_0x13ea070;  1 drivers
v0x12a8dc0_0 .net "b", 0 0, L_0x1404390;  alias, 1 drivers
v0x12a8e90_0 .net "b_out", 0 0, L_0x13ea230;  1 drivers
v0x12a8f50_0 .net "not_sel", 0 0, L_0x13e9f60;  1 drivers
v0x12a9060_0 .net "res", 0 0, L_0x13ea380;  alias, 1 drivers
v0x12a9120_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a9240 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12a8790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ea560/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ea560 .delay 1 (1,1,1) L_0x13ea560/d;
L_0x13ea670/d .functor AND 1, L_0x1405030, L_0x13ea560, C4<1>, C4<1>;
L_0x13ea670 .delay 1 (3,3,3) L_0x13ea670/d;
L_0x13ea830/d .functor AND 1, L_0x1405bf0, L_0x1406330, C4<1>, C4<1>;
L_0x13ea830 .delay 1 (3,3,3) L_0x13ea830/d;
L_0x13ea980/d .functor OR 1, L_0x13ea670, L_0x13ea830, C4<0>, C4<0>;
L_0x13ea980 .delay 1 (3,3,3) L_0x13ea980/d;
v0x12a94b0_0 .net "a", 0 0, L_0x1405030;  alias, 1 drivers
v0x12a9570_0 .net "a_out", 0 0, L_0x13ea670;  1 drivers
v0x12a9630_0 .net "b", 0 0, L_0x1405bf0;  alias, 1 drivers
v0x12a9700_0 .net "b_out", 0 0, L_0x13ea830;  1 drivers
v0x12a97c0_0 .net "not_sel", 0 0, L_0x13ea560;  1 drivers
v0x12a98d0_0 .net "res", 0 0, L_0x13ea980;  alias, 1 drivers
v0x12a9990_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12a9ab0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12a8790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13eab60/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13eab60 .delay 1 (1,1,1) L_0x13eab60/d;
L_0x13eac70/d .functor AND 1, L_0x13ea380, L_0x13eab60, C4<1>, C4<1>;
L_0x13eac70 .delay 1 (3,3,3) L_0x13eac70/d;
L_0x13eae30/d .functor AND 1, L_0x13ea980, L_0x1406290, C4<1>, C4<1>;
L_0x13eae30 .delay 1 (3,3,3) L_0x13eae30/d;
L_0x13eaf80/d .functor OR 1, L_0x13eac70, L_0x13eae30, C4<0>, C4<0>;
L_0x13eaf80 .delay 1 (3,3,3) L_0x13eaf80/d;
v0x12a9d30_0 .net "a", 0 0, L_0x13ea380;  alias, 1 drivers
v0x12a9e00_0 .net "a_out", 0 0, L_0x13eac70;  1 drivers
v0x12a9ea0_0 .net "b", 0 0, L_0x13ea980;  alias, 1 drivers
v0x12a9fa0_0 .net "b_out", 0 0, L_0x13eae30;  1 drivers
v0x12aa040_0 .net "not_sel", 0 0, L_0x13eab60;  1 drivers
v0x12aa130_0 .net "res", 0 0, L_0x13eaf80;  alias, 1 drivers
v0x12aa1d0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12accb0 .scope module, "mux_16_1_1b_0[15]" "mux_16_1_1b" 11 26, 12 2 0, S_0x11d8570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x12b97e0_0 .net "a", 0 0, L_0x13f2b80;  1 drivers
v0x12b98a0_0 .net "b", 0 0, L_0x13f3b20;  1 drivers
v0x12b9960_0 .net "c", 0 0, L_0x13f4ec0;  1 drivers
v0x12b9a00_0 .net "d", 0 0, L_0x13f6700;  1 drivers
v0x12b9aa0_0 .net "e", 0 0, L_0x13f8550;  1 drivers
v0x12b9b90_0 .net "f", 0 0, L_0x13fa590;  1 drivers
v0x12b9c30_0 .net "g", 0 0, L_0x13fcbe0;  1 drivers
v0x12b9cd0_0 .net "h", 0 0, L_0x13ff630;  1 drivers
v0x12b9d70_0 .net "i", 0 0, L_0x1400570;  1 drivers
v0x12b9ea0_0 .net "j", 0 0, L_0x14011a0;  1 drivers
v0x12b9f40_0 .net "k", 0 0, L_0x1401e10;  1 drivers
v0x12b9fe0_0 .net "l", 0 0, L_0x1402ae0;  1 drivers
v0x12ba080_0 .net "m", 0 0, L_0x1403820;  1 drivers
v0x12ba120_0 .net "n", 0 0, L_0x1404430;  1 drivers
v0x12ba1c0_0 .net "o", 0 0, L_0x14050d0;  1 drivers
v0x12ba260_0 .net "p", 0 0, L_0x1405c90;  1 drivers
v0x12ba300_0 .net "res", 0 0, L_0x13f1d30;  1 drivers
v0x12ba4b0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12ba550_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12ba5f0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12ba690_0 .net "sel3", 0 0, L_0x1405dd0;  alias, 1 drivers
v0x12ba730_0 .net "x", 0 0, L_0x13ee520;  1 drivers
v0x12ba7d0_0 .net "y", 0 0, L_0x13f0f60;  1 drivers
S_0x12ad060 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x12accb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13f1180/d .functor NOT 1, L_0x1405dd0, C4<0>, C4<0>, C4<0>;
L_0x13f1180 .delay 1 (1,1,1) L_0x13f1180/d;
L_0x13f1290/d .functor AND 1, L_0x13ee520, L_0x13f1180, C4<1>, C4<1>;
L_0x13f1290 .delay 1 (3,3,3) L_0x13f1290/d;
L_0x13f1410/d .functor AND 1, L_0x13f0f60, L_0x1405dd0, C4<1>, C4<1>;
L_0x13f1410 .delay 1 (3,3,3) L_0x13f1410/d;
L_0x13f1d30/d .functor OR 1, L_0x13f1290, L_0x13f1410, C4<0>, C4<0>;
L_0x13f1d30 .delay 1 (3,3,3) L_0x13f1d30/d;
v0x12ad260_0 .net "a", 0 0, L_0x13ee520;  alias, 1 drivers
v0x12ad340_0 .net "a_out", 0 0, L_0x13f1290;  1 drivers
v0x12ad400_0 .net "b", 0 0, L_0x13f0f60;  alias, 1 drivers
v0x12ad4a0_0 .net "b_out", 0 0, L_0x13f1410;  1 drivers
v0x12ad560_0 .net "not_sel", 0 0, L_0x13f1180;  1 drivers
v0x12ad670_0 .net "res", 0 0, L_0x13f1d30;  alias, 1 drivers
v0x12ad730_0 .net "sel", 0 0, L_0x1405dd0;  alias, 1 drivers
S_0x12ad850 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x12accb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x12b2a70_0 .net "a", 0 0, L_0x13f2b80;  alias, 1 drivers
v0x12b2b30_0 .net "b", 0 0, L_0x13f3b20;  alias, 1 drivers
v0x12b2c40_0 .net "c", 0 0, L_0x13f4ec0;  alias, 1 drivers
v0x12b2d30_0 .net "d", 0 0, L_0x13f6700;  alias, 1 drivers
v0x12b2e20_0 .net "e", 0 0, L_0x13f8550;  alias, 1 drivers
v0x12b2f60_0 .net "f", 0 0, L_0x13fa590;  alias, 1 drivers
v0x12b3050_0 .net "g", 0 0, L_0x13fcbe0;  alias, 1 drivers
v0x12b3140_0 .net "h", 0 0, L_0x13ff630;  alias, 1 drivers
v0x12b3230_0 .net "res", 0 0, L_0x13ee520;  alias, 1 drivers
v0x12b3360_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12b3400_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12b34a0_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12b3540_0 .net "x", 0 0, L_0x13ecd20;  1 drivers
v0x12b35e0_0 .net "y", 0 0, L_0x13edf60;  1 drivers
S_0x12adbf0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x12ad850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ee180/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13ee180 .delay 1 (1,1,1) L_0x13ee180/d;
L_0x13ee290/d .functor AND 1, L_0x13ecd20, L_0x13ee180, C4<1>, C4<1>;
L_0x13ee290 .delay 1 (3,3,3) L_0x13ee290/d;
L_0x13ee410/d .functor AND 1, L_0x13edf60, L_0x1405fe0, C4<1>, C4<1>;
L_0x13ee410 .delay 1 (3,3,3) L_0x13ee410/d;
L_0x13ee520/d .functor OR 1, L_0x13ee290, L_0x13ee410, C4<0>, C4<0>;
L_0x13ee520 .delay 1 (3,3,3) L_0x13ee520/d;
v0x12ade40_0 .net "a", 0 0, L_0x13ecd20;  alias, 1 drivers
v0x12adf20_0 .net "a_out", 0 0, L_0x13ee290;  1 drivers
v0x12adfe0_0 .net "b", 0 0, L_0x13edf60;  alias, 1 drivers
v0x12ae080_0 .net "b_out", 0 0, L_0x13ee410;  1 drivers
v0x12ae140_0 .net "not_sel", 0 0, L_0x13ee180;  1 drivers
v0x12ae250_0 .net "res", 0 0, L_0x13ee520;  alias, 1 drivers
v0x12ae2f0_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12ae3f0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x12ad850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12afeb0_0 .net "a", 0 0, L_0x13f2b80;  alias, 1 drivers
v0x12aff70_0 .net "ab_out", 0 0, L_0x13ec120;  1 drivers
v0x12b0060_0 .net "b", 0 0, L_0x13f3b20;  alias, 1 drivers
v0x12b0130_0 .net "c", 0 0, L_0x13f4ec0;  alias, 1 drivers
v0x12b0200_0 .net "cd_out", 0 0, L_0x13ec720;  1 drivers
v0x12b0340_0 .net "d", 0 0, L_0x13f6700;  alias, 1 drivers
v0x12b03e0_0 .net "res", 0 0, L_0x13ecd20;  alias, 1 drivers
v0x12b04d0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12b0570_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12ae6a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12ae3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ebd00/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ebd00 .delay 1 (1,1,1) L_0x13ebd00/d;
L_0x13ebe10/d .functor AND 1, L_0x13f2b80, L_0x13ebd00, C4<1>, C4<1>;
L_0x13ebe10 .delay 1 (3,3,3) L_0x13ebe10/d;
L_0x13ebfd0/d .functor AND 1, L_0x13f3b20, L_0x1406330, C4<1>, C4<1>;
L_0x13ebfd0 .delay 1 (3,3,3) L_0x13ebfd0/d;
L_0x13ec120/d .functor OR 1, L_0x13ebe10, L_0x13ebfd0, C4<0>, C4<0>;
L_0x13ec120 .delay 1 (3,3,3) L_0x13ec120/d;
v0x12ae8f0_0 .net "a", 0 0, L_0x13f2b80;  alias, 1 drivers
v0x12ae9d0_0 .net "a_out", 0 0, L_0x13ebe10;  1 drivers
v0x12aea90_0 .net "b", 0 0, L_0x13f3b20;  alias, 1 drivers
v0x12aeb30_0 .net "b_out", 0 0, L_0x13ebfd0;  1 drivers
v0x12aebf0_0 .net "not_sel", 0 0, L_0x13ebd00;  1 drivers
v0x12aed00_0 .net "res", 0 0, L_0x13ec120;  alias, 1 drivers
v0x12aedc0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12aeee0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12ae3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ec300/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ec300 .delay 1 (1,1,1) L_0x13ec300/d;
L_0x13ec410/d .functor AND 1, L_0x13f4ec0, L_0x13ec300, C4<1>, C4<1>;
L_0x13ec410 .delay 1 (3,3,3) L_0x13ec410/d;
L_0x13ec5d0/d .functor AND 1, L_0x13f6700, L_0x1406330, C4<1>, C4<1>;
L_0x13ec5d0 .delay 1 (3,3,3) L_0x13ec5d0/d;
L_0x13ec720/d .functor OR 1, L_0x13ec410, L_0x13ec5d0, C4<0>, C4<0>;
L_0x13ec720 .delay 1 (3,3,3) L_0x13ec720/d;
v0x12af150_0 .net "a", 0 0, L_0x13f4ec0;  alias, 1 drivers
v0x12af210_0 .net "a_out", 0 0, L_0x13ec410;  1 drivers
v0x12af2d0_0 .net "b", 0 0, L_0x13f6700;  alias, 1 drivers
v0x12af370_0 .net "b_out", 0 0, L_0x13ec5d0;  1 drivers
v0x12af430_0 .net "not_sel", 0 0, L_0x13ec300;  1 drivers
v0x12af540_0 .net "res", 0 0, L_0x13ec720;  alias, 1 drivers
v0x12af600_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12af720 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12ae3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ec900/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13ec900 .delay 1 (1,1,1) L_0x13ec900/d;
L_0x13eca10/d .functor AND 1, L_0x13ec120, L_0x13ec900, C4<1>, C4<1>;
L_0x13eca10 .delay 1 (3,3,3) L_0x13eca10/d;
L_0x13ecbd0/d .functor AND 1, L_0x13ec720, L_0x1406290, C4<1>, C4<1>;
L_0x13ecbd0 .delay 1 (3,3,3) L_0x13ecbd0/d;
L_0x13ecd20/d .functor OR 1, L_0x13eca10, L_0x13ecbd0, C4<0>, C4<0>;
L_0x13ecd20 .delay 1 (3,3,3) L_0x13ecd20/d;
v0x12af970_0 .net "a", 0 0, L_0x13ec120;  alias, 1 drivers
v0x12afa10_0 .net "a_out", 0 0, L_0x13eca10;  1 drivers
v0x12afab0_0 .net "b", 0 0, L_0x13ec720;  alias, 1 drivers
v0x12afb50_0 .net "b_out", 0 0, L_0x13ecbd0;  1 drivers
v0x12afbf0_0 .net "not_sel", 0 0, L_0x13ec900;  1 drivers
v0x12afce0_0 .net "res", 0 0, L_0x13ecd20;  alias, 1 drivers
v0x12afd80_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12b0690 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x12ad850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12b2200_0 .net "a", 0 0, L_0x13f8550;  alias, 1 drivers
v0x12b22c0_0 .net "ab_out", 0 0, L_0x13ed360;  1 drivers
v0x12b23b0_0 .net "b", 0 0, L_0x13fa590;  alias, 1 drivers
v0x12b2480_0 .net "c", 0 0, L_0x13fcbe0;  alias, 1 drivers
v0x12b2550_0 .net "cd_out", 0 0, L_0x13ed960;  1 drivers
v0x12b2690_0 .net "d", 0 0, L_0x13ff630;  alias, 1 drivers
v0x12b2730_0 .net "res", 0 0, L_0x13edf60;  alias, 1 drivers
v0x12b2820_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12b28c0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12b08d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12b0690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ecf40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ecf40 .delay 1 (1,1,1) L_0x13ecf40/d;
L_0x13ed050/d .functor AND 1, L_0x13f8550, L_0x13ecf40, C4<1>, C4<1>;
L_0x13ed050 .delay 1 (3,3,3) L_0x13ed050/d;
L_0x13ed210/d .functor AND 1, L_0x13fa590, L_0x1406330, C4<1>, C4<1>;
L_0x13ed210 .delay 1 (3,3,3) L_0x13ed210/d;
L_0x13ed360/d .functor OR 1, L_0x13ed050, L_0x13ed210, C4<0>, C4<0>;
L_0x13ed360 .delay 1 (3,3,3) L_0x13ed360/d;
v0x12b0b20_0 .net "a", 0 0, L_0x13f8550;  alias, 1 drivers
v0x12b0c00_0 .net "a_out", 0 0, L_0x13ed050;  1 drivers
v0x12b0cc0_0 .net "b", 0 0, L_0x13fa590;  alias, 1 drivers
v0x12b0d90_0 .net "b_out", 0 0, L_0x13ed210;  1 drivers
v0x12b0e50_0 .net "not_sel", 0 0, L_0x13ecf40;  1 drivers
v0x12b0f60_0 .net "res", 0 0, L_0x13ed360;  alias, 1 drivers
v0x12b1020_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12b1140 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12b0690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ed540/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ed540 .delay 1 (1,1,1) L_0x13ed540/d;
L_0x13ed650/d .functor AND 1, L_0x13fcbe0, L_0x13ed540, C4<1>, C4<1>;
L_0x13ed650 .delay 1 (3,3,3) L_0x13ed650/d;
L_0x13ed810/d .functor AND 1, L_0x13ff630, L_0x1406330, C4<1>, C4<1>;
L_0x13ed810 .delay 1 (3,3,3) L_0x13ed810/d;
L_0x13ed960/d .functor OR 1, L_0x13ed650, L_0x13ed810, C4<0>, C4<0>;
L_0x13ed960 .delay 1 (3,3,3) L_0x13ed960/d;
v0x12b13b0_0 .net "a", 0 0, L_0x13fcbe0;  alias, 1 drivers
v0x12b1470_0 .net "a_out", 0 0, L_0x13ed650;  1 drivers
v0x12b1530_0 .net "b", 0 0, L_0x13ff630;  alias, 1 drivers
v0x12b1600_0 .net "b_out", 0 0, L_0x13ed810;  1 drivers
v0x12b16c0_0 .net "not_sel", 0 0, L_0x13ed540;  1 drivers
v0x12b17d0_0 .net "res", 0 0, L_0x13ed960;  alias, 1 drivers
v0x12b1890_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12b19b0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12b0690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13edb40/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13edb40 .delay 1 (1,1,1) L_0x13edb40/d;
L_0x13edc50/d .functor AND 1, L_0x13ed360, L_0x13edb40, C4<1>, C4<1>;
L_0x13edc50 .delay 1 (3,3,3) L_0x13edc50/d;
L_0x13ede10/d .functor AND 1, L_0x13ed960, L_0x1406290, C4<1>, C4<1>;
L_0x13ede10 .delay 1 (3,3,3) L_0x13ede10/d;
L_0x13edf60/d .functor OR 1, L_0x13edc50, L_0x13ede10, C4<0>, C4<0>;
L_0x13edf60 .delay 1 (3,3,3) L_0x13edf60/d;
v0x12b1c30_0 .net "a", 0 0, L_0x13ed360;  alias, 1 drivers
v0x12b1d00_0 .net "a_out", 0 0, L_0x13edc50;  1 drivers
v0x12b1da0_0 .net "b", 0 0, L_0x13ed960;  alias, 1 drivers
v0x12b1ea0_0 .net "b_out", 0 0, L_0x13ede10;  1 drivers
v0x12b1f40_0 .net "not_sel", 0 0, L_0x13edb40;  1 drivers
v0x12b2030_0 .net "res", 0 0, L_0x13edf60;  alias, 1 drivers
v0x12b20d0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12b3830 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x12accb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x12b8a20_0 .net "a", 0 0, L_0x1400570;  alias, 1 drivers
v0x12b8ae0_0 .net "b", 0 0, L_0x14011a0;  alias, 1 drivers
v0x12b8bf0_0 .net "c", 0 0, L_0x1401e10;  alias, 1 drivers
v0x12b8ce0_0 .net "d", 0 0, L_0x1402ae0;  alias, 1 drivers
v0x12b8dd0_0 .net "e", 0 0, L_0x1403820;  alias, 1 drivers
v0x12b8f10_0 .net "f", 0 0, L_0x1404430;  alias, 1 drivers
v0x12b9000_0 .net "g", 0 0, L_0x14050d0;  alias, 1 drivers
v0x12b90f0_0 .net "h", 0 0, L_0x1405c90;  alias, 1 drivers
v0x12b91e0_0 .net "res", 0 0, L_0x13f0f60;  alias, 1 drivers
v0x12b9310_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12b93b0_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
v0x12b9450_0 .net "sel2", 0 0, L_0x1405fe0;  alias, 1 drivers
v0x12b94f0_0 .net "x", 0 0, L_0x13ef760;  1 drivers
v0x12b9590_0 .net "y", 0 0, L_0x13f09a0;  1 drivers
S_0x12b3b40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x12b3830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13f0bc0/d .functor NOT 1, L_0x1405fe0, C4<0>, C4<0>, C4<0>;
L_0x13f0bc0 .delay 1 (1,1,1) L_0x13f0bc0/d;
L_0x13f0cd0/d .functor AND 1, L_0x13ef760, L_0x13f0bc0, C4<1>, C4<1>;
L_0x13f0cd0 .delay 1 (3,3,3) L_0x13f0cd0/d;
L_0x13f0e50/d .functor AND 1, L_0x13f09a0, L_0x1405fe0, C4<1>, C4<1>;
L_0x13f0e50 .delay 1 (3,3,3) L_0x13f0e50/d;
L_0x13f0f60/d .functor OR 1, L_0x13f0cd0, L_0x13f0e50, C4<0>, C4<0>;
L_0x13f0f60 .delay 1 (3,3,3) L_0x13f0f60/d;
v0x12b3d90_0 .net "a", 0 0, L_0x13ef760;  alias, 1 drivers
v0x12b3e70_0 .net "a_out", 0 0, L_0x13f0cd0;  1 drivers
v0x12b3f30_0 .net "b", 0 0, L_0x13f09a0;  alias, 1 drivers
v0x12b3fd0_0 .net "b_out", 0 0, L_0x13f0e50;  1 drivers
v0x12b4090_0 .net "not_sel", 0 0, L_0x13f0bc0;  1 drivers
v0x12b41a0_0 .net "res", 0 0, L_0x13f0f60;  alias, 1 drivers
v0x12b4240_0 .net "sel", 0 0, L_0x1405fe0;  alias, 1 drivers
S_0x12b4340 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x12b3830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12b5dd0_0 .net "a", 0 0, L_0x1400570;  alias, 1 drivers
v0x12b5e90_0 .net "ab_out", 0 0, L_0x13eeb60;  1 drivers
v0x12b5f80_0 .net "b", 0 0, L_0x14011a0;  alias, 1 drivers
v0x12b6050_0 .net "c", 0 0, L_0x1401e10;  alias, 1 drivers
v0x12b6120_0 .net "cd_out", 0 0, L_0x13ef160;  1 drivers
v0x12b6260_0 .net "d", 0 0, L_0x1402ae0;  alias, 1 drivers
v0x12b6300_0 .net "res", 0 0, L_0x13ef760;  alias, 1 drivers
v0x12b63f0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12b6490_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12b45f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12b4340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ee740/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ee740 .delay 1 (1,1,1) L_0x13ee740/d;
L_0x13ee850/d .functor AND 1, L_0x1400570, L_0x13ee740, C4<1>, C4<1>;
L_0x13ee850 .delay 1 (3,3,3) L_0x13ee850/d;
L_0x13eea10/d .functor AND 1, L_0x14011a0, L_0x1406330, C4<1>, C4<1>;
L_0x13eea10 .delay 1 (3,3,3) L_0x13eea10/d;
L_0x13eeb60/d .functor OR 1, L_0x13ee850, L_0x13eea10, C4<0>, C4<0>;
L_0x13eeb60 .delay 1 (3,3,3) L_0x13eeb60/d;
v0x12b4840_0 .net "a", 0 0, L_0x1400570;  alias, 1 drivers
v0x12b4920_0 .net "a_out", 0 0, L_0x13ee850;  1 drivers
v0x12b49e0_0 .net "b", 0 0, L_0x14011a0;  alias, 1 drivers
v0x12b4a80_0 .net "b_out", 0 0, L_0x13eea10;  1 drivers
v0x12b4b40_0 .net "not_sel", 0 0, L_0x13ee740;  1 drivers
v0x12b4c50_0 .net "res", 0 0, L_0x13eeb60;  alias, 1 drivers
v0x12b4d10_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12b4e30 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12b4340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13eed40/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13eed40 .delay 1 (1,1,1) L_0x13eed40/d;
L_0x13eee50/d .functor AND 1, L_0x1401e10, L_0x13eed40, C4<1>, C4<1>;
L_0x13eee50 .delay 1 (3,3,3) L_0x13eee50/d;
L_0x13ef010/d .functor AND 1, L_0x1402ae0, L_0x1406330, C4<1>, C4<1>;
L_0x13ef010 .delay 1 (3,3,3) L_0x13ef010/d;
L_0x13ef160/d .functor OR 1, L_0x13eee50, L_0x13ef010, C4<0>, C4<0>;
L_0x13ef160 .delay 1 (3,3,3) L_0x13ef160/d;
v0x12b50a0_0 .net "a", 0 0, L_0x1401e10;  alias, 1 drivers
v0x12b5160_0 .net "a_out", 0 0, L_0x13eee50;  1 drivers
v0x12b5220_0 .net "b", 0 0, L_0x1402ae0;  alias, 1 drivers
v0x12b52c0_0 .net "b_out", 0 0, L_0x13ef010;  1 drivers
v0x12b5380_0 .net "not_sel", 0 0, L_0x13eed40;  1 drivers
v0x12b5490_0 .net "res", 0 0, L_0x13ef160;  alias, 1 drivers
v0x12b5550_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12b5670 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12b4340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ef340/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13ef340 .delay 1 (1,1,1) L_0x13ef340/d;
L_0x13ef450/d .functor AND 1, L_0x13eeb60, L_0x13ef340, C4<1>, C4<1>;
L_0x13ef450 .delay 1 (3,3,3) L_0x13ef450/d;
L_0x13ef610/d .functor AND 1, L_0x13ef160, L_0x1406290, C4<1>, C4<1>;
L_0x13ef610 .delay 1 (3,3,3) L_0x13ef610/d;
L_0x13ef760/d .functor OR 1, L_0x13ef450, L_0x13ef610, C4<0>, C4<0>;
L_0x13ef760 .delay 1 (3,3,3) L_0x13ef760/d;
v0x12b58c0_0 .net "a", 0 0, L_0x13eeb60;  alias, 1 drivers
v0x12b5960_0 .net "a_out", 0 0, L_0x13ef450;  1 drivers
v0x12b5a00_0 .net "b", 0 0, L_0x13ef160;  alias, 1 drivers
v0x12b5aa0_0 .net "b_out", 0 0, L_0x13ef610;  1 drivers
v0x12b5b40_0 .net "not_sel", 0 0, L_0x13ef340;  1 drivers
v0x12b5c30_0 .net "res", 0 0, L_0x13ef760;  alias, 1 drivers
v0x12b5cd0_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12b6640 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x12b3830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12b81b0_0 .net "a", 0 0, L_0x1403820;  alias, 1 drivers
v0x12b8270_0 .net "ab_out", 0 0, L_0x13efda0;  1 drivers
v0x12b8360_0 .net "b", 0 0, L_0x1404430;  alias, 1 drivers
v0x12b8430_0 .net "c", 0 0, L_0x14050d0;  alias, 1 drivers
v0x12b8500_0 .net "cd_out", 0 0, L_0x13f03a0;  1 drivers
v0x12b8640_0 .net "d", 0 0, L_0x1405c90;  alias, 1 drivers
v0x12b86e0_0 .net "res", 0 0, L_0x13f09a0;  alias, 1 drivers
v0x12b87d0_0 .net "sel0", 0 0, L_0x1406330;  alias, 1 drivers
v0x12b8870_0 .net "sel1", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12b6880 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12b6640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13ef980/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13ef980 .delay 1 (1,1,1) L_0x13ef980/d;
L_0x13efa90/d .functor AND 1, L_0x1403820, L_0x13ef980, C4<1>, C4<1>;
L_0x13efa90 .delay 1 (3,3,3) L_0x13efa90/d;
L_0x13efc50/d .functor AND 1, L_0x1404430, L_0x1406330, C4<1>, C4<1>;
L_0x13efc50 .delay 1 (3,3,3) L_0x13efc50/d;
L_0x13efda0/d .functor OR 1, L_0x13efa90, L_0x13efc50, C4<0>, C4<0>;
L_0x13efda0 .delay 1 (3,3,3) L_0x13efda0/d;
v0x12b6ad0_0 .net "a", 0 0, L_0x1403820;  alias, 1 drivers
v0x12b6bb0_0 .net "a_out", 0 0, L_0x13efa90;  1 drivers
v0x12b6c70_0 .net "b", 0 0, L_0x1404430;  alias, 1 drivers
v0x12b6d40_0 .net "b_out", 0 0, L_0x13efc50;  1 drivers
v0x12b6e00_0 .net "not_sel", 0 0, L_0x13ef980;  1 drivers
v0x12b6f10_0 .net "res", 0 0, L_0x13efda0;  alias, 1 drivers
v0x12b6fd0_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12b70f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12b6640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13eff80/d .functor NOT 1, L_0x1406330, C4<0>, C4<0>, C4<0>;
L_0x13eff80 .delay 1 (1,1,1) L_0x13eff80/d;
L_0x13f0090/d .functor AND 1, L_0x14050d0, L_0x13eff80, C4<1>, C4<1>;
L_0x13f0090 .delay 1 (3,3,3) L_0x13f0090/d;
L_0x13f0250/d .functor AND 1, L_0x1405c90, L_0x1406330, C4<1>, C4<1>;
L_0x13f0250 .delay 1 (3,3,3) L_0x13f0250/d;
L_0x13f03a0/d .functor OR 1, L_0x13f0090, L_0x13f0250, C4<0>, C4<0>;
L_0x13f03a0 .delay 1 (3,3,3) L_0x13f03a0/d;
v0x12b7360_0 .net "a", 0 0, L_0x14050d0;  alias, 1 drivers
v0x12b7420_0 .net "a_out", 0 0, L_0x13f0090;  1 drivers
v0x12b74e0_0 .net "b", 0 0, L_0x1405c90;  alias, 1 drivers
v0x12b75b0_0 .net "b_out", 0 0, L_0x13f0250;  1 drivers
v0x12b7670_0 .net "not_sel", 0 0, L_0x13eff80;  1 drivers
v0x12b7780_0 .net "res", 0 0, L_0x13f03a0;  alias, 1 drivers
v0x12b7840_0 .net "sel", 0 0, L_0x1406330;  alias, 1 drivers
S_0x12b7960 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12b6640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13f0580/d .functor NOT 1, L_0x1406290, C4<0>, C4<0>, C4<0>;
L_0x13f0580 .delay 1 (1,1,1) L_0x13f0580/d;
L_0x13f0690/d .functor AND 1, L_0x13efda0, L_0x13f0580, C4<1>, C4<1>;
L_0x13f0690 .delay 1 (3,3,3) L_0x13f0690/d;
L_0x13f0850/d .functor AND 1, L_0x13f03a0, L_0x1406290, C4<1>, C4<1>;
L_0x13f0850 .delay 1 (3,3,3) L_0x13f0850/d;
L_0x13f09a0/d .functor OR 1, L_0x13f0690, L_0x13f0850, C4<0>, C4<0>;
L_0x13f09a0 .delay 1 (3,3,3) L_0x13f09a0/d;
v0x12b7be0_0 .net "a", 0 0, L_0x13efda0;  alias, 1 drivers
v0x12b7cb0_0 .net "a_out", 0 0, L_0x13f0690;  1 drivers
v0x12b7d50_0 .net "b", 0 0, L_0x13f03a0;  alias, 1 drivers
v0x12b7e50_0 .net "b_out", 0 0, L_0x13f0850;  1 drivers
v0x12b7ef0_0 .net "not_sel", 0 0, L_0x13f0580;  1 drivers
v0x12b7fe0_0 .net "res", 0 0, L_0x13f09a0;  alias, 1 drivers
v0x12b8080_0 .net "sel", 0 0, L_0x1406290;  alias, 1 drivers
S_0x12bc250 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 3 32, 5 2 0, S_0x11581f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x12be5c0_0 .net "A", 3 0, L_0x144af00;  alias, 1 drivers
v0x12be6a0_0 .net "B", 3 0, L_0x14192a0;  alias, 1 drivers
v0x12be760_0 .net "RES", 3 0, L_0x141c7b0;  alias, 1 drivers
v0x12be800_0 .net "sel", 0 0, L_0x13f28b0;  alias, 1 drivers
L_0x141c050 .part L_0x144af00, 0, 1;
L_0x141c140 .part L_0x144af00, 1, 1;
L_0x141c1e0 .part L_0x144af00, 2, 1;
L_0x141c2d0 .part L_0x144af00, 3, 1;
L_0x141c3f0 .part L_0x14192a0, 0, 1;
L_0x141c4e0 .part L_0x14192a0, 1, 1;
L_0x141c580 .part L_0x14192a0, 2, 1;
L_0x141c670 .part L_0x14192a0, 3, 1;
L_0x141c7b0 .concat [ 1 1 1 1], L_0x141ad00, L_0x141b260, L_0x141b850, L_0x141be40;
S_0x12bc430 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141a980/d .functor NOT 1, L_0x13f28b0, C4<0>, C4<0>, C4<0>;
L_0x141a980 .delay 1 (1,1,1) L_0x141a980/d;
L_0x141aa90/d .functor AND 1, L_0x141c050, L_0x141a980, C4<1>, C4<1>;
L_0x141aa90 .delay 1 (3,3,3) L_0x141aa90/d;
L_0x141abf0/d .functor AND 1, L_0x141c3f0, L_0x13f28b0, C4<1>, C4<1>;
L_0x141abf0 .delay 1 (3,3,3) L_0x141abf0/d;
L_0x141ad00/d .functor OR 1, L_0x141aa90, L_0x141abf0, C4<0>, C4<0>;
L_0x141ad00 .delay 1 (3,3,3) L_0x141ad00/d;
v0x12bc6a0_0 .net "a", 0 0, L_0x141c050;  1 drivers
v0x12bc780_0 .net "a_out", 0 0, L_0x141aa90;  1 drivers
v0x12bc840_0 .net "b", 0 0, L_0x141c3f0;  1 drivers
v0x12bc8e0_0 .net "b_out", 0 0, L_0x141abf0;  1 drivers
v0x12bc9a0_0 .net "not_sel", 0 0, L_0x141a980;  1 drivers
v0x12bcab0_0 .net "res", 0 0, L_0x141ad00;  1 drivers
v0x12bcb70_0 .net "sel", 0 0, L_0x13f28b0;  alias, 1 drivers
S_0x12bcc70 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141aee0/d .functor NOT 1, L_0x13f28b0, C4<0>, C4<0>, C4<0>;
L_0x141aee0 .delay 1 (1,1,1) L_0x141aee0/d;
L_0x141aff0/d .functor AND 1, L_0x141c140, L_0x141aee0, C4<1>, C4<1>;
L_0x141aff0 .delay 1 (3,3,3) L_0x141aff0/d;
L_0x141b150/d .functor AND 1, L_0x141c4e0, L_0x13f28b0, C4<1>, C4<1>;
L_0x141b150 .delay 1 (3,3,3) L_0x141b150/d;
L_0x141b260/d .functor OR 1, L_0x141aff0, L_0x141b150, C4<0>, C4<0>;
L_0x141b260 .delay 1 (3,3,3) L_0x141b260/d;
v0x12bcf00_0 .net "a", 0 0, L_0x141c140;  1 drivers
v0x12bcfc0_0 .net "a_out", 0 0, L_0x141aff0;  1 drivers
v0x12bd080_0 .net "b", 0 0, L_0x141c4e0;  1 drivers
v0x12bd120_0 .net "b_out", 0 0, L_0x141b150;  1 drivers
v0x12bd1e0_0 .net "not_sel", 0 0, L_0x141aee0;  1 drivers
v0x12bd2f0_0 .net "res", 0 0, L_0x141b260;  1 drivers
v0x12bd3b0_0 .net "sel", 0 0, L_0x13f28b0;  alias, 1 drivers
S_0x12bd520 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141b470/d .functor NOT 1, L_0x13f28b0, C4<0>, C4<0>, C4<0>;
L_0x141b470 .delay 1 (1,1,1) L_0x141b470/d;
L_0x141b580/d .functor AND 1, L_0x141c1e0, L_0x141b470, C4<1>, C4<1>;
L_0x141b580 .delay 1 (3,3,3) L_0x141b580/d;
L_0x141b710/d .functor AND 1, L_0x141c580, L_0x13f28b0, C4<1>, C4<1>;
L_0x141b710 .delay 1 (3,3,3) L_0x141b710/d;
L_0x141b850/d .functor OR 1, L_0x141b580, L_0x141b710, C4<0>, C4<0>;
L_0x141b850 .delay 1 (3,3,3) L_0x141b850/d;
v0x12bd790_0 .net "a", 0 0, L_0x141c1e0;  1 drivers
v0x12bd850_0 .net "a_out", 0 0, L_0x141b580;  1 drivers
v0x12bd910_0 .net "b", 0 0, L_0x141c580;  1 drivers
v0x12bd9b0_0 .net "b_out", 0 0, L_0x141b710;  1 drivers
v0x12bda70_0 .net "not_sel", 0 0, L_0x141b470;  1 drivers
v0x12bdb80_0 .net "res", 0 0, L_0x141b850;  1 drivers
v0x12bdc40_0 .net "sel", 0 0, L_0x13f28b0;  alias, 1 drivers
S_0x12bdd60 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141ba60/d .functor NOT 1, L_0x13f28b0, C4<0>, C4<0>, C4<0>;
L_0x141ba60 .delay 1 (1,1,1) L_0x141ba60/d;
L_0x141bb70/d .functor AND 1, L_0x141c2d0, L_0x141ba60, C4<1>, C4<1>;
L_0x141bb70 .delay 1 (3,3,3) L_0x141bb70/d;
L_0x141bd00/d .functor AND 1, L_0x141c670, L_0x13f28b0, C4<1>, C4<1>;
L_0x141bd00 .delay 1 (3,3,3) L_0x141bd00/d;
L_0x141be40/d .functor OR 1, L_0x141bb70, L_0x141bd00, C4<0>, C4<0>;
L_0x141be40 .delay 1 (3,3,3) L_0x141be40/d;
v0x12bdfd0_0 .net "a", 0 0, L_0x141c2d0;  1 drivers
v0x12be0b0_0 .net "a_out", 0 0, L_0x141bb70;  1 drivers
v0x12be170_0 .net "b", 0 0, L_0x141c670;  1 drivers
v0x12be210_0 .net "b_out", 0 0, L_0x141bd00;  1 drivers
v0x12be2d0_0 .net "not_sel", 0 0, L_0x141ba60;  1 drivers
v0x12be3e0_0 .net "res", 0 0, L_0x141be40;  1 drivers
v0x12be4a0_0 .net "sel", 0 0, L_0x13f28b0;  alias, 1 drivers
S_0x12be920 .scope module, "pc_0" "pc" 3 15, 15 3 0, S_0x11581f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "set_pc";
    .port_info 1 /INPUT 1 "alu_eq";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 16 "INS";
    .port_info 4 /OUTPUT 4 "PC_CURR";
L_0x1388a20/d .functor NOT 1, L_0x1388ae0, C4<0>, C4<0>, C4<0>;
L_0x1388a20 .delay 1 (1,1,1) L_0x1388a20/d;
L_0x1388bd0/d .functor NOT 1, L_0x1388ce0, C4<0>, C4<0>, C4<0>;
L_0x1388bd0 .delay 1 (1,1,1) L_0x1388bd0/d;
L_0x1388dd0/d .functor AND 1, L_0x144b0e0, L_0x1388f30, L_0x1388a20, L_0x1388bd0;
L_0x1388dd0 .delay 1 (3,3,3) L_0x1388dd0/d;
v0x12d3c50_0 .net "INS", 15 0, L_0x1405d30;  alias, 1 drivers
v0x12d3d30_0 .net "PC_CURR", 3 0, L_0x1391080;  alias, 1 drivers
v0x12d3df0_0 .net "PC_CURR_INV", 3 0, L_0x1391120;  1 drivers
v0x12d3e90_0 .net "PC_NEXT", 3 0, L_0x138ac50;  1 drivers
v0x12d3f30_0 .net "PC_PLUS_JMP", 3 0, L_0x1395a30;  1 drivers
v0x12d4090_0 .net "PC_PLUS_ONE", 3 0, L_0x1393440;  1 drivers
v0x12d41a0_0 .net "PC_REG_IN", 3 0, L_0x138cb90;  1 drivers
v0x12d42b0_0 .net *"_ivl_1", 0 0, L_0x1388ae0;  1 drivers
v0x12d4390_0 .net *"_ivl_3", 0 0, L_0x1388ce0;  1 drivers
v0x12d4500_0 .net *"_ivl_5", 0 0, L_0x1388f30;  1 drivers
v0x12d45e0_0 .net "alu_eq", 0 0, L_0x144b0e0;  alias, 1 drivers
v0x12d4680_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x12d4720_0 .net "set_next", 0 0, L_0x1388dd0;  1 drivers
v0x12d47c0_0 .net "set_pc", 0 0, v0x1369140_0;  alias, 1 drivers
v0x12d4860_0 .net "w0", 0 0, L_0x1388bd0;  1 drivers
v0x12d4900_0 .net "w1", 0 0, L_0x1388a20;  1 drivers
L_0x1388ae0 .part L_0x1405d30, 9, 1;
L_0x1388ce0 .part L_0x1405d30, 8, 1;
L_0x1388f30 .part L_0x1405d30, 10, 1;
L_0x1395cd0 .part L_0x1405d30, 4, 4;
S_0x12bebd0 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 15 18, 5 2 0, S_0x12be920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x12c10d0_0 .net "A", 3 0, L_0x1393440;  alias, 1 drivers
v0x12c11d0_0 .net "B", 3 0, L_0x1395a30;  alias, 1 drivers
v0x12c12b0_0 .net "RES", 3 0, L_0x138ac50;  alias, 1 drivers
v0x12c1370_0 .net "sel", 0 0, L_0x1388dd0;  alias, 1 drivers
L_0x138a4e0 .part L_0x1393440, 0, 1;
L_0x138a5d0 .part L_0x1393440, 1, 1;
L_0x138a6c0 .part L_0x1393440, 2, 1;
L_0x138a760 .part L_0x1393440, 3, 1;
L_0x138a850 .part L_0x1395a30, 0, 1;
L_0x138a940 .part L_0x1395a30, 1, 1;
L_0x138aa70 .part L_0x1395a30, 2, 1;
L_0x138ab10 .part L_0x1395a30, 3, 1;
L_0x138ac50 .concat [ 1 1 1 1], L_0x13893a0, L_0x13898d0, L_0x1389e00, L_0x138a330;
S_0x12bee40 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bebd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1389020/d .functor NOT 1, L_0x1388dd0, C4<0>, C4<0>, C4<0>;
L_0x1389020 .delay 1 (1,1,1) L_0x1389020/d;
L_0x1389130/d .functor AND 1, L_0x138a4e0, L_0x1389020, C4<1>, C4<1>;
L_0x1389130 .delay 1 (3,3,3) L_0x1389130/d;
L_0x1389290/d .functor AND 1, L_0x138a850, L_0x1388dd0, C4<1>, C4<1>;
L_0x1389290 .delay 1 (3,3,3) L_0x1389290/d;
L_0x13893a0/d .functor OR 1, L_0x1389130, L_0x1389290, C4<0>, C4<0>;
L_0x13893a0 .delay 1 (3,3,3) L_0x13893a0/d;
v0x12bf0d0_0 .net "a", 0 0, L_0x138a4e0;  1 drivers
v0x12bf1b0_0 .net "a_out", 0 0, L_0x1389130;  1 drivers
v0x12bf270_0 .net "b", 0 0, L_0x138a850;  1 drivers
v0x12bf310_0 .net "b_out", 0 0, L_0x1389290;  1 drivers
v0x12bf3d0_0 .net "not_sel", 0 0, L_0x1389020;  1 drivers
v0x12bf4e0_0 .net "res", 0 0, L_0x13893a0;  1 drivers
v0x12bf5a0_0 .net "sel", 0 0, L_0x1388dd0;  alias, 1 drivers
S_0x12bf6e0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bebd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1389550/d .functor NOT 1, L_0x1388dd0, C4<0>, C4<0>, C4<0>;
L_0x1389550 .delay 1 (1,1,1) L_0x1389550/d;
L_0x1389660/d .functor AND 1, L_0x138a5d0, L_0x1389550, C4<1>, C4<1>;
L_0x1389660 .delay 1 (3,3,3) L_0x1389660/d;
L_0x13897c0/d .functor AND 1, L_0x138a940, L_0x1388dd0, C4<1>, C4<1>;
L_0x13897c0 .delay 1 (3,3,3) L_0x13897c0/d;
L_0x13898d0/d .functor OR 1, L_0x1389660, L_0x13897c0, C4<0>, C4<0>;
L_0x13898d0 .delay 1 (3,3,3) L_0x13898d0/d;
v0x12bf970_0 .net "a", 0 0, L_0x138a5d0;  1 drivers
v0x12bfa30_0 .net "a_out", 0 0, L_0x1389660;  1 drivers
v0x12bfaf0_0 .net "b", 0 0, L_0x138a940;  1 drivers
v0x12bfbc0_0 .net "b_out", 0 0, L_0x13897c0;  1 drivers
v0x12bfc80_0 .net "not_sel", 0 0, L_0x1389550;  1 drivers
v0x12bfd90_0 .net "res", 0 0, L_0x13898d0;  1 drivers
v0x12bfe50_0 .net "sel", 0 0, L_0x1388dd0;  alias, 1 drivers
S_0x12bff80 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bebd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1389a80/d .functor NOT 1, L_0x1388dd0, C4<0>, C4<0>, C4<0>;
L_0x1389a80 .delay 1 (1,1,1) L_0x1389a80/d;
L_0x1389b90/d .functor AND 1, L_0x138a6c0, L_0x1389a80, C4<1>, C4<1>;
L_0x1389b90 .delay 1 (3,3,3) L_0x1389b90/d;
L_0x1389cf0/d .functor AND 1, L_0x138aa70, L_0x1388dd0, C4<1>, C4<1>;
L_0x1389cf0 .delay 1 (3,3,3) L_0x1389cf0/d;
L_0x1389e00/d .functor OR 1, L_0x1389b90, L_0x1389cf0, C4<0>, C4<0>;
L_0x1389e00 .delay 1 (3,3,3) L_0x1389e00/d;
v0x12c0220_0 .net "a", 0 0, L_0x138a6c0;  1 drivers
v0x12c02e0_0 .net "a_out", 0 0, L_0x1389b90;  1 drivers
v0x12c03a0_0 .net "b", 0 0, L_0x138aa70;  1 drivers
v0x12c0470_0 .net "b_out", 0 0, L_0x1389cf0;  1 drivers
v0x12c0530_0 .net "not_sel", 0 0, L_0x1389a80;  1 drivers
v0x12c0640_0 .net "res", 0 0, L_0x1389e00;  1 drivers
v0x12c0700_0 .net "sel", 0 0, L_0x1388dd0;  alias, 1 drivers
S_0x12c0870 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12bebd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1389fb0/d .functor NOT 1, L_0x1388dd0, C4<0>, C4<0>, C4<0>;
L_0x1389fb0 .delay 1 (1,1,1) L_0x1389fb0/d;
L_0x138a0c0/d .functor AND 1, L_0x138a760, L_0x1389fb0, C4<1>, C4<1>;
L_0x138a0c0 .delay 1 (3,3,3) L_0x138a0c0/d;
L_0x138a220/d .functor AND 1, L_0x138ab10, L_0x1388dd0, C4<1>, C4<1>;
L_0x138a220 .delay 1 (3,3,3) L_0x138a220/d;
L_0x138a330/d .functor OR 1, L_0x138a0c0, L_0x138a220, C4<0>, C4<0>;
L_0x138a330 .delay 1 (3,3,3) L_0x138a330/d;
v0x12c0ae0_0 .net "a", 0 0, L_0x138a760;  1 drivers
v0x12c0bc0_0 .net "a_out", 0 0, L_0x138a0c0;  1 drivers
v0x12c0c80_0 .net "b", 0 0, L_0x138ab10;  1 drivers
v0x12c0d20_0 .net "b_out", 0 0, L_0x138a220;  1 drivers
v0x12c0de0_0 .net "not_sel", 0 0, L_0x1389fb0;  1 drivers
v0x12c0ef0_0 .net "res", 0 0, L_0x138a330;  1 drivers
v0x12c0fb0_0 .net "sel", 0 0, L_0x1388dd0;  alias, 1 drivers
S_0x12c1550 .scope module, "mux_2_1_4b_1" "mux_2_1_4b" 15 20, 5 2 0, S_0x12be920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x12c3a40_0 .net "A", 3 0, L_0x138ac50;  alias, 1 drivers
L_0x7f81d4f62018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c3b20_0 .net "B", 3 0, L_0x7f81d4f62018;  1 drivers
v0x12c3be0_0 .net "RES", 3 0, L_0x138cb90;  alias, 1 drivers
v0x12c3cd0_0 .net "sel", 0 0, v0x1369140_0;  alias, 1 drivers
L_0x138c2f0 .part L_0x138ac50, 0, 1;
L_0x138c3e0 .part L_0x138ac50, 1, 1;
L_0x138c480 .part L_0x138ac50, 2, 1;
L_0x138c570 .part L_0x138ac50, 3, 1;
L_0x138c660 .part L_0x7f81d4f62018, 0, 1;
L_0x138c750 .part L_0x7f81d4f62018, 1, 1;
L_0x138c8d0 .part L_0x7f81d4f62018, 2, 1;
L_0x138c9c0 .part L_0x7f81d4f62018, 3, 1;
L_0x138cb90 .concat [ 1 1 1 1], L_0x138b1b0, L_0x138b6e0, L_0x138bc10, L_0x138c140;
S_0x12c1770 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12c1550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x138ae30/d .functor NOT 1, v0x1369140_0, C4<0>, C4<0>, C4<0>;
L_0x138ae30 .delay 1 (1,1,1) L_0x138ae30/d;
L_0x138af40/d .functor AND 1, L_0x138c2f0, L_0x138ae30, C4<1>, C4<1>;
L_0x138af40 .delay 1 (3,3,3) L_0x138af40/d;
L_0x138b0a0/d .functor AND 1, L_0x138c660, v0x1369140_0, C4<1>, C4<1>;
L_0x138b0a0 .delay 1 (3,3,3) L_0x138b0a0/d;
L_0x138b1b0/d .functor OR 1, L_0x138af40, L_0x138b0a0, C4<0>, C4<0>;
L_0x138b1b0 .delay 1 (3,3,3) L_0x138b1b0/d;
v0x12c1a10_0 .net "a", 0 0, L_0x138c2f0;  1 drivers
v0x12c1af0_0 .net "a_out", 0 0, L_0x138af40;  1 drivers
v0x12c1bb0_0 .net "b", 0 0, L_0x138c660;  1 drivers
v0x12c1c80_0 .net "b_out", 0 0, L_0x138b0a0;  1 drivers
v0x12c1d40_0 .net "not_sel", 0 0, L_0x138ae30;  1 drivers
v0x12c1e50_0 .net "res", 0 0, L_0x138b1b0;  1 drivers
v0x12c1f10_0 .net "sel", 0 0, v0x1369140_0;  alias, 1 drivers
S_0x12c2050 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12c1550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x138b360/d .functor NOT 1, v0x1369140_0, C4<0>, C4<0>, C4<0>;
L_0x138b360 .delay 1 (1,1,1) L_0x138b360/d;
L_0x138b470/d .functor AND 1, L_0x138c3e0, L_0x138b360, C4<1>, C4<1>;
L_0x138b470 .delay 1 (3,3,3) L_0x138b470/d;
L_0x138b5d0/d .functor AND 1, L_0x138c750, v0x1369140_0, C4<1>, C4<1>;
L_0x138b5d0 .delay 1 (3,3,3) L_0x138b5d0/d;
L_0x138b6e0/d .functor OR 1, L_0x138b470, L_0x138b5d0, C4<0>, C4<0>;
L_0x138b6e0 .delay 1 (3,3,3) L_0x138b6e0/d;
v0x12c22e0_0 .net "a", 0 0, L_0x138c3e0;  1 drivers
v0x12c23a0_0 .net "a_out", 0 0, L_0x138b470;  1 drivers
v0x12c2460_0 .net "b", 0 0, L_0x138c750;  1 drivers
v0x12c2530_0 .net "b_out", 0 0, L_0x138b5d0;  1 drivers
v0x12c25f0_0 .net "not_sel", 0 0, L_0x138b360;  1 drivers
v0x12c2700_0 .net "res", 0 0, L_0x138b6e0;  1 drivers
v0x12c27c0_0 .net "sel", 0 0, v0x1369140_0;  alias, 1 drivers
S_0x12c28f0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12c1550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x138b890/d .functor NOT 1, v0x1369140_0, C4<0>, C4<0>, C4<0>;
L_0x138b890 .delay 1 (1,1,1) L_0x138b890/d;
L_0x138b9a0/d .functor AND 1, L_0x138c480, L_0x138b890, C4<1>, C4<1>;
L_0x138b9a0 .delay 1 (3,3,3) L_0x138b9a0/d;
L_0x138bb00/d .functor AND 1, L_0x138c8d0, v0x1369140_0, C4<1>, C4<1>;
L_0x138bb00 .delay 1 (3,3,3) L_0x138bb00/d;
L_0x138bc10/d .functor OR 1, L_0x138b9a0, L_0x138bb00, C4<0>, C4<0>;
L_0x138bc10 .delay 1 (3,3,3) L_0x138bc10/d;
v0x12c2b90_0 .net "a", 0 0, L_0x138c480;  1 drivers
v0x12c2c50_0 .net "a_out", 0 0, L_0x138b9a0;  1 drivers
v0x12c2d10_0 .net "b", 0 0, L_0x138c8d0;  1 drivers
v0x12c2de0_0 .net "b_out", 0 0, L_0x138bb00;  1 drivers
v0x12c2ea0_0 .net "not_sel", 0 0, L_0x138b890;  1 drivers
v0x12c2fb0_0 .net "res", 0 0, L_0x138bc10;  1 drivers
v0x12c3070_0 .net "sel", 0 0, v0x1369140_0;  alias, 1 drivers
S_0x12c31e0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12c1550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x138bdc0/d .functor NOT 1, v0x1369140_0, C4<0>, C4<0>, C4<0>;
L_0x138bdc0 .delay 1 (1,1,1) L_0x138bdc0/d;
L_0x138bed0/d .functor AND 1, L_0x138c570, L_0x138bdc0, C4<1>, C4<1>;
L_0x138bed0 .delay 1 (3,3,3) L_0x138bed0/d;
L_0x138c030/d .functor AND 1, L_0x138c9c0, v0x1369140_0, C4<1>, C4<1>;
L_0x138c030 .delay 1 (3,3,3) L_0x138c030/d;
L_0x138c140/d .functor OR 1, L_0x138bed0, L_0x138c030, C4<0>, C4<0>;
L_0x138c140 .delay 1 (3,3,3) L_0x138c140/d;
v0x12c3450_0 .net "a", 0 0, L_0x138c570;  1 drivers
v0x12c3530_0 .net "a_out", 0 0, L_0x138bed0;  1 drivers
v0x12c35f0_0 .net "b", 0 0, L_0x138c9c0;  1 drivers
v0x12c3690_0 .net "b_out", 0 0, L_0x138c030;  1 drivers
v0x12c3750_0 .net "not_sel", 0 0, L_0x138bdc0;  1 drivers
v0x12c3860_0 .net "res", 0 0, L_0x138c140;  1 drivers
v0x12c3920_0 .net "sel", 0 0, v0x1369140_0;  alias, 1 drivers
S_0x12c3eb0 .scope module, "pc_reg" "reg4" 15 22, 16 3 0, S_0x12be920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x12cd880_0 .net "D", 3 0, L_0x138cb90;  alias, 1 drivers
v0x12cd960_0 .net "Q", 3 0, L_0x1391080;  alias, 1 drivers
v0x12cda00_0 .net "QB", 3 0, L_0x1391120;  alias, 1 drivers
v0x12cdaa0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
L_0x1390b30 .part L_0x138cb90, 0, 1;
L_0x1390cf0 .part L_0x138cb90, 1, 1;
L_0x1390e20 .part L_0x138cb90, 2, 1;
L_0x1390f50 .part L_0x138cb90, 3, 1;
L_0x1391080 .concat [ 1 1 1 1], L_0x138d9f0, L_0x138e960, L_0x138f8d0, L_0x1390840;
L_0x1391120 .concat [ 1 1 1 1], L_0x138db00, L_0x138ea70, L_0x138f9e0, L_0x1390950;
S_0x12c40e0 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x12c3eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138cd20/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x138cd20 .delay 1 (1,1,1) L_0x138cd20/d;
v0x12c6110_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x12c61d0_0 .net "d", 0 0, L_0x1390b30;  1 drivers
v0x12c62a0_0 .net "nclk", 0 0, L_0x138cd20;  1 drivers
v0x12c63a0_0 .net "q", 0 0, L_0x138d9f0;  1 drivers
v0x12c6490_0 .net "q_tmp", 0 0, L_0x138d330;  1 drivers
v0x12c6580_0 .net "qb", 0 0, L_0x138db00;  1 drivers
v0x12c6670_0 .net "qb_tmp", 0 0, L_0x138d480;  1 drivers
S_0x12c4380 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x12c40e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138ce80/d .functor NOT 1, L_0x1390b30, C4<0>, C4<0>, C4<0>;
L_0x138ce80 .delay 1 (1,1,1) L_0x138ce80/d;
L_0x138cfe0/d .functor AND 1, L_0x138ce80, L_0x138cd20, C4<1>, C4<1>;
L_0x138cfe0 .delay 1 (3,3,3) L_0x138cfe0/d;
L_0x138d190/d .functor AND 1, L_0x1390b30, L_0x138cd20, C4<1>, C4<1>;
L_0x138d190 .delay 1 (3,3,3) L_0x138d190/d;
v0x12c4ca0_0 .net "d", 0 0, L_0x1390b30;  alias, 1 drivers
v0x12c4d80_0 .net "g", 0 0, L_0x138cd20;  alias, 1 drivers
v0x12c4e40_0 .net "nd", 0 0, L_0x138ce80;  1 drivers
v0x12c4ee0_0 .net "q", 0 0, L_0x138d330;  alias, 1 drivers
v0x12c4fb0_0 .net "qb", 0 0, L_0x138d480;  alias, 1 drivers
v0x12c50a0_0 .net "r", 0 0, L_0x138cfe0;  1 drivers
v0x12c5170_0 .net "s", 0 0, L_0x138d190;  1 drivers
S_0x12c4620 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12c4380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138d330/d .functor NOR 1, L_0x138cfe0, L_0x138d480, C4<0>, C4<0>;
L_0x138d330 .delay 1 (2,2,2) L_0x138d330/d;
L_0x138d480/d .functor NOR 1, L_0x138d330, L_0x138d190, C4<0>, C4<0>;
L_0x138d480 .delay 1 (2,2,2) L_0x138d480/d;
v0x12c48c0_0 .net "q", 0 0, L_0x138d330;  alias, 1 drivers
v0x12c49a0_0 .net "qb", 0 0, L_0x138d480;  alias, 1 drivers
v0x12c4a60_0 .net "r", 0 0, L_0x138cfe0;  alias, 1 drivers
v0x12c4b30_0 .net "s", 0 0, L_0x138d190;  alias, 1 drivers
S_0x12c5270 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x12c40e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138d5d0/d .functor NOT 1, L_0x138d330, C4<0>, C4<0>, C4<0>;
L_0x138d5d0 .delay 1 (1,1,1) L_0x138d5d0/d;
L_0x138d6e0/d .functor AND 1, L_0x138d5d0, L_0x1385610, C4<1>, C4<1>;
L_0x138d6e0 .delay 1 (3,3,3) L_0x138d6e0/d;
L_0x138d890/d .functor AND 1, L_0x138d330, L_0x1385610, C4<1>, C4<1>;
L_0x138d890 .delay 1 (3,3,3) L_0x138d890/d;
v0x12c5b40_0 .net "d", 0 0, L_0x138d330;  alias, 1 drivers
v0x12c5c50_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x12c5d10_0 .net "nd", 0 0, L_0x138d5d0;  1 drivers
v0x12c5db0_0 .net "q", 0 0, L_0x138d9f0;  alias, 1 drivers
v0x12c5e50_0 .net "qb", 0 0, L_0x138db00;  alias, 1 drivers
v0x12c5f40_0 .net "r", 0 0, L_0x138d6e0;  1 drivers
v0x12c6010_0 .net "s", 0 0, L_0x138d890;  1 drivers
S_0x12c54e0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12c5270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138d9f0/d .functor NOR 1, L_0x138d6e0, L_0x138db00, C4<0>, C4<0>;
L_0x138d9f0 .delay 1 (2,2,2) L_0x138d9f0/d;
L_0x138db00/d .functor NOR 1, L_0x138d9f0, L_0x138d890, C4<0>, C4<0>;
L_0x138db00 .delay 1 (2,2,2) L_0x138db00/d;
v0x12c5760_0 .net "q", 0 0, L_0x138d9f0;  alias, 1 drivers
v0x12c5840_0 .net "qb", 0 0, L_0x138db00;  alias, 1 drivers
v0x12c5900_0 .net "r", 0 0, L_0x138d6e0;  alias, 1 drivers
v0x12c59d0_0 .net "s", 0 0, L_0x138d890;  alias, 1 drivers
S_0x12c6760 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x12c3eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138dce0/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x138dce0 .delay 1 (1,1,1) L_0x138dce0/d;
v0x12c86f0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x12c8790_0 .net "d", 0 0, L_0x1390cf0;  1 drivers
v0x12c8850_0 .net "nclk", 0 0, L_0x138dce0;  1 drivers
v0x12c8950_0 .net "q", 0 0, L_0x138e960;  1 drivers
v0x12c8a40_0 .net "q_tmp", 0 0, L_0x138e2a0;  1 drivers
v0x12c8b30_0 .net "qb", 0 0, L_0x138ea70;  1 drivers
v0x12c8c20_0 .net "qb_tmp", 0 0, L_0x138e3f0;  1 drivers
S_0x12c69f0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x12c6760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138ddf0/d .functor NOT 1, L_0x1390cf0, C4<0>, C4<0>, C4<0>;
L_0x138ddf0 .delay 1 (1,1,1) L_0x138ddf0/d;
L_0x138df50/d .functor AND 1, L_0x138ddf0, L_0x138dce0, C4<1>, C4<1>;
L_0x138df50 .delay 1 (3,3,3) L_0x138df50/d;
L_0x138e100/d .functor AND 1, L_0x1390cf0, L_0x138dce0, C4<1>, C4<1>;
L_0x138e100 .delay 1 (3,3,3) L_0x138e100/d;
v0x12c7260_0 .net "d", 0 0, L_0x1390cf0;  alias, 1 drivers
v0x12c7340_0 .net "g", 0 0, L_0x138dce0;  alias, 1 drivers
v0x12c7400_0 .net "nd", 0 0, L_0x138ddf0;  1 drivers
v0x12c74a0_0 .net "q", 0 0, L_0x138e2a0;  alias, 1 drivers
v0x12c7570_0 .net "qb", 0 0, L_0x138e3f0;  alias, 1 drivers
v0x12c7660_0 .net "r", 0 0, L_0x138df50;  1 drivers
v0x12c7730_0 .net "s", 0 0, L_0x138e100;  1 drivers
S_0x12c6c40 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12c69f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138e2a0/d .functor NOR 1, L_0x138df50, L_0x138e3f0, C4<0>, C4<0>;
L_0x138e2a0 .delay 1 (2,2,2) L_0x138e2a0/d;
L_0x138e3f0/d .functor NOR 1, L_0x138e2a0, L_0x138e100, C4<0>, C4<0>;
L_0x138e3f0 .delay 1 (2,2,2) L_0x138e3f0/d;
v0x12c6eb0_0 .net "q", 0 0, L_0x138e2a0;  alias, 1 drivers
v0x12c6f90_0 .net "qb", 0 0, L_0x138e3f0;  alias, 1 drivers
v0x12c7050_0 .net "r", 0 0, L_0x138df50;  alias, 1 drivers
v0x12c70f0_0 .net "s", 0 0, L_0x138e100;  alias, 1 drivers
S_0x12c7830 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x12c6760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138e540/d .functor NOT 1, L_0x138e2a0, C4<0>, C4<0>, C4<0>;
L_0x138e540 .delay 1 (1,1,1) L_0x138e540/d;
L_0x138e650/d .functor AND 1, L_0x138e540, L_0x1385610, C4<1>, C4<1>;
L_0x138e650 .delay 1 (3,3,3) L_0x138e650/d;
L_0x138e800/d .functor AND 1, L_0x138e2a0, L_0x1385610, C4<1>, C4<1>;
L_0x138e800 .delay 1 (3,3,3) L_0x138e800/d;
v0x12c8100_0 .net "d", 0 0, L_0x138e2a0;  alias, 1 drivers
v0x12c8210_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x12c8320_0 .net "nd", 0 0, L_0x138e540;  1 drivers
v0x12c83c0_0 .net "q", 0 0, L_0x138e960;  alias, 1 drivers
v0x12c8460_0 .net "qb", 0 0, L_0x138ea70;  alias, 1 drivers
v0x12c8550_0 .net "r", 0 0, L_0x138e650;  1 drivers
v0x12c85f0_0 .net "s", 0 0, L_0x138e800;  1 drivers
S_0x12c7aa0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12c7830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138e960/d .functor NOR 1, L_0x138e650, L_0x138ea70, C4<0>, C4<0>;
L_0x138e960 .delay 1 (2,2,2) L_0x138e960/d;
L_0x138ea70/d .functor NOR 1, L_0x138e960, L_0x138e800, C4<0>, C4<0>;
L_0x138ea70 .delay 1 (2,2,2) L_0x138ea70/d;
v0x12c7d20_0 .net "q", 0 0, L_0x138e960;  alias, 1 drivers
v0x12c7e00_0 .net "qb", 0 0, L_0x138ea70;  alias, 1 drivers
v0x12c7ec0_0 .net "r", 0 0, L_0x138e650;  alias, 1 drivers
v0x12c7f90_0 .net "s", 0 0, L_0x138e800;  alias, 1 drivers
S_0x12c8d10 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x12c3eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138ec50/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x138ec50 .delay 1 (1,1,1) L_0x138ec50/d;
v0x12cacd0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x12cad70_0 .net "d", 0 0, L_0x1390e20;  1 drivers
v0x12cae30_0 .net "nclk", 0 0, L_0x138ec50;  1 drivers
v0x12caf30_0 .net "q", 0 0, L_0x138f8d0;  1 drivers
v0x12cb020_0 .net "q_tmp", 0 0, L_0x138f210;  1 drivers
v0x12cb110_0 .net "qb", 0 0, L_0x138f9e0;  1 drivers
v0x12cb200_0 .net "qb_tmp", 0 0, L_0x138f360;  1 drivers
S_0x12c8f80 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x12c8d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138ed60/d .functor NOT 1, L_0x1390e20, C4<0>, C4<0>, C4<0>;
L_0x138ed60 .delay 1 (1,1,1) L_0x138ed60/d;
L_0x138eec0/d .functor AND 1, L_0x138ed60, L_0x138ec50, C4<1>, C4<1>;
L_0x138eec0 .delay 1 (3,3,3) L_0x138eec0/d;
L_0x138f070/d .functor AND 1, L_0x1390e20, L_0x138ec50, C4<1>, C4<1>;
L_0x138f070 .delay 1 (3,3,3) L_0x138f070/d;
v0x12c9820_0 .net "d", 0 0, L_0x1390e20;  alias, 1 drivers
v0x12c9900_0 .net "g", 0 0, L_0x138ec50;  alias, 1 drivers
v0x12c99c0_0 .net "nd", 0 0, L_0x138ed60;  1 drivers
v0x12c9a60_0 .net "q", 0 0, L_0x138f210;  alias, 1 drivers
v0x12c9b30_0 .net "qb", 0 0, L_0x138f360;  alias, 1 drivers
v0x12c9c20_0 .net "r", 0 0, L_0x138eec0;  1 drivers
v0x12c9cf0_0 .net "s", 0 0, L_0x138f070;  1 drivers
S_0x12c91d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138f210/d .functor NOR 1, L_0x138eec0, L_0x138f360, C4<0>, C4<0>;
L_0x138f210 .delay 1 (2,2,2) L_0x138f210/d;
L_0x138f360/d .functor NOR 1, L_0x138f210, L_0x138f070, C4<0>, C4<0>;
L_0x138f360 .delay 1 (2,2,2) L_0x138f360/d;
v0x12c9440_0 .net "q", 0 0, L_0x138f210;  alias, 1 drivers
v0x12c9520_0 .net "qb", 0 0, L_0x138f360;  alias, 1 drivers
v0x12c95e0_0 .net "r", 0 0, L_0x138eec0;  alias, 1 drivers
v0x12c96b0_0 .net "s", 0 0, L_0x138f070;  alias, 1 drivers
S_0x12c9df0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x12c8d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138f4b0/d .functor NOT 1, L_0x138f210, C4<0>, C4<0>, C4<0>;
L_0x138f4b0 .delay 1 (1,1,1) L_0x138f4b0/d;
L_0x138f5c0/d .functor AND 1, L_0x138f4b0, L_0x1385610, C4<1>, C4<1>;
L_0x138f5c0 .delay 1 (3,3,3) L_0x138f5c0/d;
L_0x138f770/d .functor AND 1, L_0x138f210, L_0x1385610, C4<1>, C4<1>;
L_0x138f770 .delay 1 (3,3,3) L_0x138f770/d;
v0x12ca6c0_0 .net "d", 0 0, L_0x138f210;  alias, 1 drivers
v0x12ca7d0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x12ca920_0 .net "nd", 0 0, L_0x138f4b0;  1 drivers
v0x12ca9c0_0 .net "q", 0 0, L_0x138f8d0;  alias, 1 drivers
v0x12caa60_0 .net "qb", 0 0, L_0x138f9e0;  alias, 1 drivers
v0x12cab00_0 .net "r", 0 0, L_0x138f5c0;  1 drivers
v0x12cabd0_0 .net "s", 0 0, L_0x138f770;  1 drivers
S_0x12ca060 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12c9df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138f8d0/d .functor NOR 1, L_0x138f5c0, L_0x138f9e0, C4<0>, C4<0>;
L_0x138f8d0 .delay 1 (2,2,2) L_0x138f8d0/d;
L_0x138f9e0/d .functor NOR 1, L_0x138f8d0, L_0x138f770, C4<0>, C4<0>;
L_0x138f9e0 .delay 1 (2,2,2) L_0x138f9e0/d;
v0x12ca2e0_0 .net "q", 0 0, L_0x138f8d0;  alias, 1 drivers
v0x12ca3c0_0 .net "qb", 0 0, L_0x138f9e0;  alias, 1 drivers
v0x12ca480_0 .net "r", 0 0, L_0x138f5c0;  alias, 1 drivers
v0x12ca550_0 .net "s", 0 0, L_0x138f770;  alias, 1 drivers
S_0x12cb2f0 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x12c3eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138fbc0/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x138fbc0 .delay 1 (1,1,1) L_0x138fbc0/d;
v0x12cd260_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x12cd300_0 .net "d", 0 0, L_0x1390f50;  1 drivers
v0x12cd3c0_0 .net "nclk", 0 0, L_0x138fbc0;  1 drivers
v0x12cd4c0_0 .net "q", 0 0, L_0x1390840;  1 drivers
v0x12cd5b0_0 .net "q_tmp", 0 0, L_0x1390180;  1 drivers
v0x12cd6a0_0 .net "qb", 0 0, L_0x1390950;  1 drivers
v0x12cd790_0 .net "qb_tmp", 0 0, L_0x13902d0;  1 drivers
S_0x12cb560 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x12cb2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x138fcd0/d .functor NOT 1, L_0x1390f50, C4<0>, C4<0>, C4<0>;
L_0x138fcd0 .delay 1 (1,1,1) L_0x138fcd0/d;
L_0x138fe30/d .functor AND 1, L_0x138fcd0, L_0x138fbc0, C4<1>, C4<1>;
L_0x138fe30 .delay 1 (3,3,3) L_0x138fe30/d;
L_0x138ffe0/d .functor AND 1, L_0x1390f50, L_0x138fbc0, C4<1>, C4<1>;
L_0x138ffe0 .delay 1 (3,3,3) L_0x138ffe0/d;
v0x12cbdf0_0 .net "d", 0 0, L_0x1390f50;  alias, 1 drivers
v0x12cbed0_0 .net "g", 0 0, L_0x138fbc0;  alias, 1 drivers
v0x12cbf90_0 .net "nd", 0 0, L_0x138fcd0;  1 drivers
v0x12cc030_0 .net "q", 0 0, L_0x1390180;  alias, 1 drivers
v0x12cc100_0 .net "qb", 0 0, L_0x13902d0;  alias, 1 drivers
v0x12cc1f0_0 .net "r", 0 0, L_0x138fe30;  1 drivers
v0x12cc2c0_0 .net "s", 0 0, L_0x138ffe0;  1 drivers
S_0x12cb7d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12cb560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1390180/d .functor NOR 1, L_0x138fe30, L_0x13902d0, C4<0>, C4<0>;
L_0x1390180 .delay 1 (2,2,2) L_0x1390180/d;
L_0x13902d0/d .functor NOR 1, L_0x1390180, L_0x138ffe0, C4<0>, C4<0>;
L_0x13902d0 .delay 1 (2,2,2) L_0x13902d0/d;
v0x12cba40_0 .net "q", 0 0, L_0x1390180;  alias, 1 drivers
v0x12cbb20_0 .net "qb", 0 0, L_0x13902d0;  alias, 1 drivers
v0x12cbbe0_0 .net "r", 0 0, L_0x138fe30;  alias, 1 drivers
v0x12cbc80_0 .net "s", 0 0, L_0x138ffe0;  alias, 1 drivers
S_0x12cc3c0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x12cb2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1390420/d .functor NOT 1, L_0x1390180, C4<0>, C4<0>, C4<0>;
L_0x1390420 .delay 1 (1,1,1) L_0x1390420/d;
L_0x1390530/d .functor AND 1, L_0x1390420, L_0x1385610, C4<1>, C4<1>;
L_0x1390530 .delay 1 (3,3,3) L_0x1390530/d;
L_0x13906e0/d .functor AND 1, L_0x1390180, L_0x1385610, C4<1>, C4<1>;
L_0x13906e0 .delay 1 (3,3,3) L_0x13906e0/d;
v0x12ccc90_0 .net "d", 0 0, L_0x1390180;  alias, 1 drivers
v0x12ccda0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x12cce60_0 .net "nd", 0 0, L_0x1390420;  1 drivers
v0x12ccf00_0 .net "q", 0 0, L_0x1390840;  alias, 1 drivers
v0x12ccfa0_0 .net "qb", 0 0, L_0x1390950;  alias, 1 drivers
v0x12cd090_0 .net "r", 0 0, L_0x1390530;  1 drivers
v0x12cd160_0 .net "s", 0 0, L_0x13906e0;  1 drivers
S_0x12cc630 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12cc3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1390840/d .functor NOR 1, L_0x1390530, L_0x1390950, C4<0>, C4<0>;
L_0x1390840 .delay 1 (2,2,2) L_0x1390840/d;
L_0x1390950/d .functor NOR 1, L_0x1390840, L_0x13906e0, C4<0>, C4<0>;
L_0x1390950 .delay 1 (2,2,2) L_0x1390950/d;
v0x12cc8b0_0 .net "q", 0 0, L_0x1390840;  alias, 1 drivers
v0x12cc990_0 .net "qb", 0 0, L_0x1390950;  alias, 1 drivers
v0x12cca50_0 .net "r", 0 0, L_0x1390530;  alias, 1 drivers
v0x12ccb20_0 .net "s", 0 0, L_0x13906e0;  alias, 1 drivers
S_0x12cdcd0 .scope module, "rca_0" "rca" 15 23, 7 2 0, S_0x12be920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "ovf";
L_0x13935d0/d .functor XOR 1, L_0x1392780, L_0x1393020, C4<0>, C4<0>;
L_0x13935d0 .delay 1 (4,4,4) L_0x13935d0/d;
L_0x7f81d4f620a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12d0550_0 .net "A", 3 0, L_0x7f81d4f620a8;  1 drivers
v0x12d0650_0 .net "B", 3 0, L_0x1391080;  alias, 1 drivers
v0x12d0760_0 .net "SUM", 3 0, L_0x1393440;  alias, 1 drivers
v0x12d0800_0 .net "c_out0", 0 0, L_0x13915f0;  1 drivers
v0x12d08f0_0 .net "c_out1", 0 0, L_0x1391e50;  1 drivers
v0x12d0a30_0 .net "c_out2", 0 0, L_0x1392780;  1 drivers
v0x12d0b20_0 .net "c_out3", 0 0, L_0x1393020;  1 drivers
v0x12d0bc0_0 .net "ovf", 0 0, L_0x13935d0;  1 drivers
L_0x13917a0 .part L_0x7f81d4f620a8, 0, 1;
L_0x1391840 .part L_0x1391080, 0, 1;
L_0x1392000 .part L_0x7f81d4f620a8, 1, 1;
L_0x13920f0 .part L_0x1391080, 1, 1;
L_0x1392930 .part L_0x7f81d4f620a8, 2, 1;
L_0x13929d0 .part L_0x1391080, 2, 1;
L_0x1393220 .part L_0x7f81d4f620a8, 3, 1;
L_0x1393350 .part L_0x1391080, 3, 1;
L_0x1393440 .concat8 [ 1 1 1 1], L_0x1391490, L_0x1391d40, L_0x1392670, L_0x1392f10;
S_0x12cdf20 .scope module, "fa0" "fa" 7 8, 8 2 0, S_0x12cdcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1391200/d .functor XOR 1, L_0x13917a0, L_0x1391840, C4<0>, C4<0>;
L_0x1391200 .delay 1 (4,4,4) L_0x1391200/d;
L_0x13912c0/d .functor AND 1, L_0x13917a0, L_0x1391840, C4<1>, C4<1>;
L_0x13912c0 .delay 1 (3,3,3) L_0x13912c0/d;
L_0x7f81d4f62060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1391380/d .functor AND 1, L_0x1391200, L_0x7f81d4f62060, C4<1>, C4<1>;
L_0x1391380 .delay 1 (3,3,3) L_0x1391380/d;
L_0x1391490/d .functor XOR 1, L_0x1391200, L_0x7f81d4f62060, C4<0>, C4<0>;
L_0x1391490 .delay 1 (4,4,4) L_0x1391490/d;
L_0x13915f0/d .functor OR 1, L_0x13912c0, L_0x1391380, C4<0>, C4<0>;
L_0x13915f0 .delay 1 (3,3,3) L_0x13915f0/d;
v0x12ce1d0_0 .net "a", 0 0, L_0x13917a0;  1 drivers
v0x12ce2b0_0 .net "b", 0 0, L_0x1391840;  1 drivers
v0x12ce370_0 .net "c_in", 0 0, L_0x7f81d4f62060;  1 drivers
v0x12ce440_0 .net "c_out", 0 0, L_0x13915f0;  alias, 1 drivers
v0x12ce500_0 .net "sum", 0 0, L_0x1391490;  1 drivers
v0x12ce610_0 .net "w0", 0 0, L_0x1391200;  1 drivers
v0x12ce6d0_0 .net "w1", 0 0, L_0x13912c0;  1 drivers
v0x12ce790_0 .net "w2", 0 0, L_0x1391380;  1 drivers
S_0x12ce8f0 .scope module, "fa1" "fa" 7 10, 8 2 0, S_0x12cdcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13918e0/d .functor XOR 1, L_0x1392000, L_0x13920f0, C4<0>, C4<0>;
L_0x13918e0 .delay 1 (4,4,4) L_0x13918e0/d;
L_0x13919f0/d .functor AND 1, L_0x1392000, L_0x13920f0, C4<1>, C4<1>;
L_0x13919f0 .delay 1 (3,3,3) L_0x13919f0/d;
L_0x1391ba0/d .functor AND 1, L_0x13918e0, L_0x13915f0, C4<1>, C4<1>;
L_0x1391ba0 .delay 1 (3,3,3) L_0x1391ba0/d;
L_0x1391d40/d .functor XOR 1, L_0x13918e0, L_0x13915f0, C4<0>, C4<0>;
L_0x1391d40 .delay 1 (4,4,4) L_0x1391d40/d;
L_0x1391e50/d .functor OR 1, L_0x13919f0, L_0x1391ba0, C4<0>, C4<0>;
L_0x1391e50 .delay 1 (3,3,3) L_0x1391e50/d;
v0x12ceb70_0 .net "a", 0 0, L_0x1392000;  1 drivers
v0x12cec30_0 .net "b", 0 0, L_0x13920f0;  1 drivers
v0x12cecf0_0 .net "c_in", 0 0, L_0x13915f0;  alias, 1 drivers
v0x12cedf0_0 .net "c_out", 0 0, L_0x1391e50;  alias, 1 drivers
v0x12cee90_0 .net "sum", 0 0, L_0x1391d40;  1 drivers
v0x12cef80_0 .net "w0", 0 0, L_0x13918e0;  1 drivers
v0x12cf040_0 .net "w1", 0 0, L_0x13919f0;  1 drivers
v0x12cf100_0 .net "w2", 0 0, L_0x1391ba0;  1 drivers
S_0x12cf260 .scope module, "fa2" "fa" 7 12, 8 2 0, S_0x12cdcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1392190/d .functor XOR 1, L_0x1392930, L_0x13929d0, C4<0>, C4<0>;
L_0x1392190 .delay 1 (4,4,4) L_0x1392190/d;
L_0x13923b0/d .functor AND 1, L_0x1392930, L_0x13929d0, C4<1>, C4<1>;
L_0x13923b0 .delay 1 (3,3,3) L_0x13923b0/d;
L_0x1392560/d .functor AND 1, L_0x1392190, L_0x1391e50, C4<1>, C4<1>;
L_0x1392560 .delay 1 (3,3,3) L_0x1392560/d;
L_0x1392670/d .functor XOR 1, L_0x1392190, L_0x1391e50, C4<0>, C4<0>;
L_0x1392670 .delay 1 (4,4,4) L_0x1392670/d;
L_0x1392780/d .functor OR 1, L_0x13923b0, L_0x1392560, C4<0>, C4<0>;
L_0x1392780 .delay 1 (3,3,3) L_0x1392780/d;
v0x12cf4f0_0 .net "a", 0 0, L_0x1392930;  1 drivers
v0x12cf5b0_0 .net "b", 0 0, L_0x13929d0;  1 drivers
v0x12cf670_0 .net "c_in", 0 0, L_0x1391e50;  alias, 1 drivers
v0x12cf770_0 .net "c_out", 0 0, L_0x1392780;  alias, 1 drivers
v0x12cf810_0 .net "sum", 0 0, L_0x1392670;  1 drivers
v0x12cf900_0 .net "w0", 0 0, L_0x1392190;  1 drivers
v0x12cf9c0_0 .net "w1", 0 0, L_0x13923b0;  1 drivers
v0x12cfa80_0 .net "w2", 0 0, L_0x1392560;  1 drivers
S_0x12cfbe0 .scope module, "fa3" "fa" 7 14, 8 2 0, S_0x12cdcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1392ab0/d .functor XOR 1, L_0x1393220, L_0x1393350, C4<0>, C4<0>;
L_0x1392ab0 .delay 1 (4,4,4) L_0x1392ab0/d;
L_0x1392bc0/d .functor AND 1, L_0x1393220, L_0x1393350, C4<1>, C4<1>;
L_0x1392bc0 .delay 1 (3,3,3) L_0x1392bc0/d;
L_0x1392d70/d .functor AND 1, L_0x1392ab0, L_0x1392780, C4<1>, C4<1>;
L_0x1392d70 .delay 1 (3,3,3) L_0x1392d70/d;
L_0x1392f10/d .functor XOR 1, L_0x1392ab0, L_0x1392780, C4<0>, C4<0>;
L_0x1392f10 .delay 1 (4,4,4) L_0x1392f10/d;
L_0x1393020/d .functor OR 1, L_0x1392bc0, L_0x1392d70, C4<0>, C4<0>;
L_0x1393020 .delay 1 (3,3,3) L_0x1393020/d;
v0x12cfe40_0 .net "a", 0 0, L_0x1393220;  1 drivers
v0x12cff20_0 .net "b", 0 0, L_0x1393350;  1 drivers
v0x12cffe0_0 .net "c_in", 0 0, L_0x1392780;  alias, 1 drivers
v0x12d00e0_0 .net "c_out", 0 0, L_0x1393020;  alias, 1 drivers
v0x12d0180_0 .net "sum", 0 0, L_0x1392f10;  1 drivers
v0x12d0270_0 .net "w0", 0 0, L_0x1392ab0;  1 drivers
v0x12d0330_0 .net "w1", 0 0, L_0x1392bc0;  1 drivers
v0x12d03f0_0 .net "w2", 0 0, L_0x1392d70;  1 drivers
S_0x12d0cc0 .scope module, "rca_1" "rca" 15 24, 7 2 0, S_0x12be920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "ovf";
L_0x1395bc0/d .functor XOR 1, L_0x1394d70, L_0x1395610, C4<0>, C4<0>;
L_0x1395bc0 .delay 1 (4,4,4) L_0x1395bc0/d;
v0x12d3500_0 .net "A", 3 0, L_0x1395cd0;  1 drivers
v0x12d3600_0 .net "B", 3 0, L_0x1391080;  alias, 1 drivers
v0x12d36c0_0 .net "SUM", 3 0, L_0x1395a30;  alias, 1 drivers
v0x12d3790_0 .net "c_out0", 0 0, L_0x1393c60;  1 drivers
v0x12d3880_0 .net "c_out1", 0 0, L_0x13944c0;  1 drivers
v0x12d39c0_0 .net "c_out2", 0 0, L_0x1394d70;  1 drivers
v0x12d3ab0_0 .net "c_out3", 0 0, L_0x1395610;  1 drivers
v0x12d3b50_0 .net "ovf", 0 0, L_0x1395bc0;  1 drivers
L_0x1393e10 .part L_0x1395cd0, 0, 1;
L_0x1393eb0 .part L_0x1391080, 0, 1;
L_0x1394670 .part L_0x1395cd0, 1, 1;
L_0x1394760 .part L_0x1391080, 1, 1;
L_0x1394f20 .part L_0x1395cd0, 2, 1;
L_0x1394fc0 .part L_0x1391080, 2, 1;
L_0x1395810 .part L_0x1395cd0, 3, 1;
L_0x1395940 .part L_0x1391080, 3, 1;
L_0x1395a30 .concat8 [ 1 1 1 1], L_0x1393b00, L_0x13943b0, L_0x1394c60, L_0x1395500;
S_0x12d0f60 .scope module, "fa0" "fa" 7 8, 8 2 0, S_0x12d0cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13936e0/d .functor XOR 1, L_0x1393e10, L_0x1393eb0, C4<0>, C4<0>;
L_0x13936e0 .delay 1 (4,4,4) L_0x13936e0/d;
L_0x13937f0/d .functor AND 1, L_0x1393e10, L_0x1393eb0, C4<1>, C4<1>;
L_0x13937f0 .delay 1 (3,3,3) L_0x13937f0/d;
L_0x7f81d4f620f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13939a0/d .functor AND 1, L_0x13936e0, L_0x7f81d4f620f0, C4<1>, C4<1>;
L_0x13939a0 .delay 1 (3,3,3) L_0x13939a0/d;
L_0x1393b00/d .functor XOR 1, L_0x13936e0, L_0x7f81d4f620f0, C4<0>, C4<0>;
L_0x1393b00 .delay 1 (4,4,4) L_0x1393b00/d;
L_0x1393c60/d .functor OR 1, L_0x13937f0, L_0x13939a0, C4<0>, C4<0>;
L_0x1393c60 .delay 1 (3,3,3) L_0x1393c60/d;
v0x12d11e0_0 .net "a", 0 0, L_0x1393e10;  1 drivers
v0x12d12c0_0 .net "b", 0 0, L_0x1393eb0;  1 drivers
v0x12d1380_0 .net "c_in", 0 0, L_0x7f81d4f620f0;  1 drivers
v0x12d1420_0 .net "c_out", 0 0, L_0x1393c60;  alias, 1 drivers
v0x12d14e0_0 .net "sum", 0 0, L_0x1393b00;  1 drivers
v0x12d15f0_0 .net "w0", 0 0, L_0x13936e0;  1 drivers
v0x12d16b0_0 .net "w1", 0 0, L_0x13937f0;  1 drivers
v0x12d1770_0 .net "w2", 0 0, L_0x13939a0;  1 drivers
S_0x12d18d0 .scope module, "fa1" "fa" 7 10, 8 2 0, S_0x12d0cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1393f50/d .functor XOR 1, L_0x1394670, L_0x1394760, C4<0>, C4<0>;
L_0x1393f50 .delay 1 (4,4,4) L_0x1393f50/d;
L_0x1394060/d .functor AND 1, L_0x1394670, L_0x1394760, C4<1>, C4<1>;
L_0x1394060 .delay 1 (3,3,3) L_0x1394060/d;
L_0x1394210/d .functor AND 1, L_0x1393f50, L_0x1393c60, C4<1>, C4<1>;
L_0x1394210 .delay 1 (3,3,3) L_0x1394210/d;
L_0x13943b0/d .functor XOR 1, L_0x1393f50, L_0x1393c60, C4<0>, C4<0>;
L_0x13943b0 .delay 1 (4,4,4) L_0x13943b0/d;
L_0x13944c0/d .functor OR 1, L_0x1394060, L_0x1394210, C4<0>, C4<0>;
L_0x13944c0 .delay 1 (3,3,3) L_0x13944c0/d;
v0x12d1b50_0 .net "a", 0 0, L_0x1394670;  1 drivers
v0x12d1c10_0 .net "b", 0 0, L_0x1394760;  1 drivers
v0x12d1cd0_0 .net "c_in", 0 0, L_0x1393c60;  alias, 1 drivers
v0x12d1da0_0 .net "c_out", 0 0, L_0x13944c0;  alias, 1 drivers
v0x12d1e40_0 .net "sum", 0 0, L_0x13943b0;  1 drivers
v0x12d1f30_0 .net "w0", 0 0, L_0x1393f50;  1 drivers
v0x12d1ff0_0 .net "w1", 0 0, L_0x1394060;  1 drivers
v0x12d20b0_0 .net "w2", 0 0, L_0x1394210;  1 drivers
S_0x12d2210 .scope module, "fa2" "fa" 7 12, 8 2 0, S_0x12d0cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1394800/d .functor XOR 1, L_0x1394f20, L_0x1394fc0, C4<0>, C4<0>;
L_0x1394800 .delay 1 (4,4,4) L_0x1394800/d;
L_0x1394910/d .functor AND 1, L_0x1394f20, L_0x1394fc0, C4<1>, C4<1>;
L_0x1394910 .delay 1 (3,3,3) L_0x1394910/d;
L_0x1394ac0/d .functor AND 1, L_0x1394800, L_0x13944c0, C4<1>, C4<1>;
L_0x1394ac0 .delay 1 (3,3,3) L_0x1394ac0/d;
L_0x1394c60/d .functor XOR 1, L_0x1394800, L_0x13944c0, C4<0>, C4<0>;
L_0x1394c60 .delay 1 (4,4,4) L_0x1394c60/d;
L_0x1394d70/d .functor OR 1, L_0x1394910, L_0x1394ac0, C4<0>, C4<0>;
L_0x1394d70 .delay 1 (3,3,3) L_0x1394d70/d;
v0x12d24a0_0 .net "a", 0 0, L_0x1394f20;  1 drivers
v0x12d2560_0 .net "b", 0 0, L_0x1394fc0;  1 drivers
v0x12d2620_0 .net "c_in", 0 0, L_0x13944c0;  alias, 1 drivers
v0x12d2720_0 .net "c_out", 0 0, L_0x1394d70;  alias, 1 drivers
v0x12d27c0_0 .net "sum", 0 0, L_0x1394c60;  1 drivers
v0x12d28b0_0 .net "w0", 0 0, L_0x1394800;  1 drivers
v0x12d2970_0 .net "w1", 0 0, L_0x1394910;  1 drivers
v0x12d2a30_0 .net "w2", 0 0, L_0x1394ac0;  1 drivers
S_0x12d2b90 .scope module, "fa3" "fa" 7 14, 8 2 0, S_0x12d0cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13950a0/d .functor XOR 1, L_0x1395810, L_0x1395940, C4<0>, C4<0>;
L_0x13950a0 .delay 1 (4,4,4) L_0x13950a0/d;
L_0x13951b0/d .functor AND 1, L_0x1395810, L_0x1395940, C4<1>, C4<1>;
L_0x13951b0 .delay 1 (3,3,3) L_0x13951b0/d;
L_0x1395360/d .functor AND 1, L_0x13950a0, L_0x1394d70, C4<1>, C4<1>;
L_0x1395360 .delay 1 (3,3,3) L_0x1395360/d;
L_0x1395500/d .functor XOR 1, L_0x13950a0, L_0x1394d70, C4<0>, C4<0>;
L_0x1395500 .delay 1 (4,4,4) L_0x1395500/d;
L_0x1395610/d .functor OR 1, L_0x13951b0, L_0x1395360, C4<0>, C4<0>;
L_0x1395610 .delay 1 (3,3,3) L_0x1395610/d;
v0x12d2df0_0 .net "a", 0 0, L_0x1395810;  1 drivers
v0x12d2ed0_0 .net "b", 0 0, L_0x1395940;  1 drivers
v0x12d2f90_0 .net "c_in", 0 0, L_0x1394d70;  alias, 1 drivers
v0x12d3090_0 .net "c_out", 0 0, L_0x1395610;  alias, 1 drivers
v0x12d3130_0 .net "sum", 0 0, L_0x1395500;  1 drivers
v0x12d3220_0 .net "w0", 0 0, L_0x13950a0;  1 drivers
v0x12d32e0_0 .net "w1", 0 0, L_0x13951b0;  1 drivers
v0x12d33a0_0 .net "w2", 0 0, L_0x1395360;  1 drivers
S_0x12d4a60 .scope module, "reg_file_0" "reg_file" 3 37, 20 4 0, S_0x11581f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "SEL_W";
    .port_info 4 /INPUT 4 "DATA_IN";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 4 "OUT_A";
    .port_info 7 /OUTPUT 4 "OUT_B";
    .port_info 8 /OUTPUT 4 "Q3";
    .port_info 9 /OUTPUT 4 "Q2";
    .port_info 10 /OUTPUT 4 "Q1";
    .port_info 11 /OUTPUT 4 "Q0";
v0x133c840_0 .net "DATA_IN", 3 0, L_0x141c7b0;  alias, 1 drivers
v0x133c920_0 .net "IN0", 3 0, L_0x1426d40;  1 drivers
v0x133ca30_0 .net "IN1", 3 0, L_0x1424770;  1 drivers
v0x133cb20_0 .net "IN2", 3 0, L_0x1421e70;  1 drivers
v0x133cc30_0 .net "IN3", 3 0, L_0x141f790;  1 drivers
v0x133cd90_0 .net "OUT_A", 3 0, L_0x143ebd0;  alias, 1 drivers
v0x133ce50_0 .net "OUT_B", 3 0, L_0x1444a30;  alias, 1 drivers
v0x133cf10_0 .net "Q0", 3 0, L_0x1439350;  alias, 1 drivers
v0x133cfd0_0 .net "Q1", 3 0, L_0x1434900;  alias, 1 drivers
v0x133d1b0_0 .net "Q2", 3 0, L_0x142feb0;  alias, 1 drivers
v0x133d300_0 .net "Q3", 3 0, L_0x142b840;  alias, 1 drivers
v0x133d450_0 .net "QB0", 3 0, L_0x14393f0;  1 drivers
v0x133d510_0 .net "QB1", 3 0, L_0x14349a0;  1 drivers
v0x133d5b0_0 .net "QB2", 3 0, L_0x142ff50;  1 drivers
v0x133d650_0 .net "QB3", 3 0, L_0x142b8e0;  1 drivers
v0x133d6f0_0 .net "SEL_A", 1 0, L_0x1418130;  alias, 1 drivers
v0x133d790_0 .net "SEL_B", 1 0, L_0x1418700;  alias, 1 drivers
v0x133d830_0 .net "SEL_W", 1 0, L_0x1418cc0;  alias, 1 drivers
v0x133d900_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x133d9a0_0 .net "d0", 0 0, L_0x141cbb0;  1 drivers
v0x133da40_0 .net "d1", 0 0, L_0x141cd60;  1 drivers
v0x133dae0_0 .net "d2", 0 0, L_0x141cec0;  1 drivers
v0x133db80_0 .net "d3", 0 0, L_0x141d020;  1 drivers
v0x133dc20_0 .net "s0", 0 0, L_0x1424c80;  1 drivers
v0x133dcc0_0 .net "s1", 0 0, L_0x1422490;  1 drivers
v0x133dd60_0 .net "s2", 0 0, L_0x141fdb0;  1 drivers
v0x133de00_0 .net "s3", 0 0, L_0x141d5c0;  1 drivers
v0x133dea0_0 .net "write_en", 0 0, L_0x1417ae0;  alias, 1 drivers
L_0x141d130 .part L_0x1418cc0, 1, 1;
L_0x141d1d0 .part L_0x1418cc0, 0, 1;
L_0x143ec70 .part L_0x1418130, 1, 1;
L_0x143eda0 .part L_0x1418130, 0, 1;
L_0x1444ad0 .part L_0x1418700, 1, 1;
L_0x1444c00 .part L_0x1418700, 0, 1;
S_0x12d4d90 .scope module, "decoder_24_1b_0" "decoder_24_1b" 20 24, 21 1 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0x141c990/d .functor NOT 1, L_0x141d1d0, C4<0>, C4<0>, C4<0>;
L_0x141c990 .delay 1 (1,1,1) L_0x141c990/d;
L_0x141caa0/d .functor NOT 1, L_0x141d130, C4<0>, C4<0>, C4<0>;
L_0x141caa0 .delay 1 (1,1,1) L_0x141caa0/d;
L_0x141cbb0/d .functor AND 1, L_0x141c990, L_0x141caa0, C4<1>, C4<1>;
L_0x141cbb0 .delay 1 (3,3,3) L_0x141cbb0/d;
L_0x141cd60/d .functor AND 1, L_0x141d1d0, L_0x141caa0, C4<1>, C4<1>;
L_0x141cd60 .delay 1 (3,3,3) L_0x141cd60/d;
L_0x141cec0/d .functor AND 1, L_0x141d130, L_0x141c990, C4<1>, C4<1>;
L_0x141cec0 .delay 1 (3,3,3) L_0x141cec0/d;
L_0x141d020/d .functor AND 1, L_0x141d130, L_0x141d1d0, C4<1>, C4<1>;
L_0x141d020 .delay 1 (3,3,3) L_0x141d020/d;
v0x12d5030_0 .net "d0", 0 0, L_0x141cbb0;  alias, 1 drivers
v0x12d5110_0 .net "d1", 0 0, L_0x141cd60;  alias, 1 drivers
v0x12d51d0_0 .net "d2", 0 0, L_0x141cec0;  alias, 1 drivers
v0x12d5270_0 .net "d3", 0 0, L_0x141d020;  alias, 1 drivers
v0x12d5330_0 .net "nw0", 0 0, L_0x141c990;  1 drivers
v0x12d5440_0 .net "nw1", 0 0, L_0x141caa0;  1 drivers
v0x12d5500_0 .net "w0", 0 0, L_0x141d1d0;  1 drivers
v0x12d55c0_0 .net "w1", 0 0, L_0x141d130;  1 drivers
S_0x12d5780 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 20 47, 6 4 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1424950/d .functor NOT 1, L_0x1417ae0, C4<0>, C4<0>, C4<0>;
L_0x1424950 .delay 1 (1,1,1) L_0x1424950/d;
L_0x7f81d4f62690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1424a60/d .functor AND 1, L_0x7f81d4f62690, L_0x1424950, C4<1>, C4<1>;
L_0x1424a60 .delay 1 (3,3,3) L_0x1424a60/d;
L_0x1424bc0/d .functor AND 1, L_0x141cbb0, L_0x1417ae0, C4<1>, C4<1>;
L_0x1424bc0 .delay 1 (3,3,3) L_0x1424bc0/d;
L_0x1424c80/d .functor OR 1, L_0x1424a60, L_0x1424bc0, C4<0>, C4<0>;
L_0x1424c80 .delay 1 (3,3,3) L_0x1424c80/d;
v0x12d59f0_0 .net "a", 0 0, L_0x7f81d4f62690;  1 drivers
v0x12d5ab0_0 .net "a_out", 0 0, L_0x1424a60;  1 drivers
v0x12d5b70_0 .net "b", 0 0, L_0x141cbb0;  alias, 1 drivers
v0x12d5c10_0 .net "b_out", 0 0, L_0x1424bc0;  1 drivers
v0x12d5cb0_0 .net "not_sel", 0 0, L_0x1424950;  1 drivers
v0x12d5da0_0 .net "res", 0 0, L_0x1424c80;  alias, 1 drivers
v0x12d5e60_0 .net "sel", 0 0, L_0x1417ae0;  alias, 1 drivers
S_0x12d5f60 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 20 41, 6 4 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1422050/d .functor NOT 1, L_0x1417ae0, C4<0>, C4<0>, C4<0>;
L_0x1422050 .delay 1 (1,1,1) L_0x1422050/d;
L_0x7f81d4f62648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1422270/d .functor AND 1, L_0x7f81d4f62648, L_0x1422050, C4<1>, C4<1>;
L_0x1422270 .delay 1 (3,3,3) L_0x1422270/d;
L_0x14223d0/d .functor AND 1, L_0x141cd60, L_0x1417ae0, C4<1>, C4<1>;
L_0x14223d0 .delay 1 (3,3,3) L_0x14223d0/d;
L_0x1422490/d .functor OR 1, L_0x1422270, L_0x14223d0, C4<0>, C4<0>;
L_0x1422490 .delay 1 (3,3,3) L_0x1422490/d;
v0x12d61b0_0 .net "a", 0 0, L_0x7f81d4f62648;  1 drivers
v0x12d6270_0 .net "a_out", 0 0, L_0x1422270;  1 drivers
v0x12d6330_0 .net "b", 0 0, L_0x141cd60;  alias, 1 drivers
v0x12d6430_0 .net "b_out", 0 0, L_0x14223d0;  1 drivers
v0x12d64d0_0 .net "not_sel", 0 0, L_0x1422050;  1 drivers
v0x12d65c0_0 .net "res", 0 0, L_0x1422490;  alias, 1 drivers
v0x12d6680_0 .net "sel", 0 0, L_0x1417ae0;  alias, 1 drivers
S_0x12d67f0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 20 35, 6 4 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141f970/d .functor NOT 1, L_0x1417ae0, C4<0>, C4<0>, C4<0>;
L_0x141f970 .delay 1 (1,1,1) L_0x141f970/d;
L_0x7f81d4f62600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x141fb90/d .functor AND 1, L_0x7f81d4f62600, L_0x141f970, C4<1>, C4<1>;
L_0x141fb90 .delay 1 (3,3,3) L_0x141fb90/d;
L_0x141fcf0/d .functor AND 1, L_0x141cec0, L_0x1417ae0, C4<1>, C4<1>;
L_0x141fcf0 .delay 1 (3,3,3) L_0x141fcf0/d;
L_0x141fdb0/d .functor OR 1, L_0x141fb90, L_0x141fcf0, C4<0>, C4<0>;
L_0x141fdb0 .delay 1 (3,3,3) L_0x141fdb0/d;
v0x12d6a40_0 .net "a", 0 0, L_0x7f81d4f62600;  1 drivers
v0x12d6b20_0 .net "a_out", 0 0, L_0x141fb90;  1 drivers
v0x12d6be0_0 .net "b", 0 0, L_0x141cec0;  alias, 1 drivers
v0x12d6cb0_0 .net "b_out", 0 0, L_0x141fcf0;  1 drivers
v0x12d6d50_0 .net "not_sel", 0 0, L_0x141f970;  1 drivers
v0x12d6e40_0 .net "res", 0 0, L_0x141fdb0;  alias, 1 drivers
v0x12d6f00_0 .net "sel", 0 0, L_0x1417ae0;  alias, 1 drivers
S_0x12d7020 .scope module, "mux_2_1_1b_3" "mux_2_1_1b" 20 29, 6 4 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141d270/d .functor NOT 1, L_0x1417ae0, C4<0>, C4<0>, C4<0>;
L_0x141d270 .delay 1 (1,1,1) L_0x141d270/d;
L_0x7f81d4f625b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x141d440/d .functor AND 1, L_0x7f81d4f625b8, L_0x141d270, C4<1>, C4<1>;
L_0x141d440 .delay 1 (3,3,3) L_0x141d440/d;
L_0x141d500/d .functor AND 1, L_0x141d020, L_0x1417ae0, C4<1>, C4<1>;
L_0x141d500 .delay 1 (3,3,3) L_0x141d500/d;
L_0x141d5c0/d .functor OR 1, L_0x141d440, L_0x141d500, C4<0>, C4<0>;
L_0x141d5c0 .delay 1 (3,3,3) L_0x141d5c0/d;
v0x12d72c0_0 .net "a", 0 0, L_0x7f81d4f625b8;  1 drivers
v0x12d73a0_0 .net "a_out", 0 0, L_0x141d440;  1 drivers
v0x12d7460_0 .net "b", 0 0, L_0x141d020;  alias, 1 drivers
v0x12d7530_0 .net "b_out", 0 0, L_0x141d500;  1 drivers
v0x12d75d0_0 .net "not_sel", 0 0, L_0x141d270;  1 drivers
v0x12d76c0_0 .net "res", 0 0, L_0x141d5c0;  alias, 1 drivers
v0x12d7780_0 .net "sel", 0 0, L_0x1417ae0;  alias, 1 drivers
S_0x12d7930 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 20 48, 5 2 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x12d9e90_0 .net "A", 3 0, L_0x1439350;  alias, 1 drivers
v0x12d9f90_0 .net "B", 3 0, L_0x141c7b0;  alias, 1 drivers
v0x12da050_0 .net "RES", 3 0, L_0x1426d40;  alias, 1 drivers
v0x12da120_0 .net "sel", 0 0, L_0x1424c80;  alias, 1 drivers
L_0x1426540 .part L_0x1439350, 0, 1;
L_0x1426630 .part L_0x1439350, 1, 1;
L_0x1426720 .part L_0x1439350, 2, 1;
L_0x1426810 .part L_0x1439350, 3, 1;
L_0x1426930 .part L_0x141c7b0, 0, 1;
L_0x1426a20 .part L_0x141c7b0, 1, 1;
L_0x1426b10 .part L_0x141c7b0, 2, 1;
L_0x1426c00 .part L_0x141c7b0, 3, 1;
L_0x1426d40 .concat [ 1 1 1 1], L_0x1425310, L_0x1425840, L_0x1425d70, L_0x1426330;
S_0x12d7b30 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12d7930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1424e80/d .functor NOT 1, L_0x1424c80, C4<0>, C4<0>, C4<0>;
L_0x1424e80 .delay 1 (1,1,1) L_0x1424e80/d;
L_0x14250a0/d .functor AND 1, L_0x1426540, L_0x1424e80, C4<1>, C4<1>;
L_0x14250a0 .delay 1 (3,3,3) L_0x14250a0/d;
L_0x1425200/d .functor AND 1, L_0x1426930, L_0x1424c80, C4<1>, C4<1>;
L_0x1425200 .delay 1 (3,3,3) L_0x1425200/d;
L_0x1425310/d .functor OR 1, L_0x14250a0, L_0x1425200, C4<0>, C4<0>;
L_0x1425310 .delay 1 (3,3,3) L_0x1425310/d;
v0x12d7df0_0 .net "a", 0 0, L_0x1426540;  1 drivers
v0x12d7ed0_0 .net "a_out", 0 0, L_0x14250a0;  1 drivers
v0x12d7f90_0 .net "b", 0 0, L_0x1426930;  1 drivers
v0x12d8060_0 .net "b_out", 0 0, L_0x1425200;  1 drivers
v0x12d8120_0 .net "not_sel", 0 0, L_0x1424e80;  1 drivers
v0x12d8230_0 .net "res", 0 0, L_0x1425310;  1 drivers
v0x12d82f0_0 .net "sel", 0 0, L_0x1424c80;  alias, 1 drivers
S_0x12d8420 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12d7930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14254c0/d .functor NOT 1, L_0x1424c80, C4<0>, C4<0>, C4<0>;
L_0x14254c0 .delay 1 (1,1,1) L_0x14254c0/d;
L_0x14255d0/d .functor AND 1, L_0x1426630, L_0x14254c0, C4<1>, C4<1>;
L_0x14255d0 .delay 1 (3,3,3) L_0x14255d0/d;
L_0x1425730/d .functor AND 1, L_0x1426a20, L_0x1424c80, C4<1>, C4<1>;
L_0x1425730 .delay 1 (3,3,3) L_0x1425730/d;
L_0x1425840/d .functor OR 1, L_0x14255d0, L_0x1425730, C4<0>, C4<0>;
L_0x1425840 .delay 1 (3,3,3) L_0x1425840/d;
v0x12d86b0_0 .net "a", 0 0, L_0x1426630;  1 drivers
v0x12d8770_0 .net "a_out", 0 0, L_0x14255d0;  1 drivers
v0x12d8830_0 .net "b", 0 0, L_0x1426a20;  1 drivers
v0x12d8900_0 .net "b_out", 0 0, L_0x1425730;  1 drivers
v0x12d89c0_0 .net "not_sel", 0 0, L_0x14254c0;  1 drivers
v0x12d8ad0_0 .net "res", 0 0, L_0x1425840;  1 drivers
v0x12d8b90_0 .net "sel", 0 0, L_0x1424c80;  alias, 1 drivers
S_0x12d8d00 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12d7930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14259f0/d .functor NOT 1, L_0x1424c80, C4<0>, C4<0>, C4<0>;
L_0x14259f0 .delay 1 (1,1,1) L_0x14259f0/d;
L_0x1425b00/d .functor AND 1, L_0x1426720, L_0x14259f0, C4<1>, C4<1>;
L_0x1425b00 .delay 1 (3,3,3) L_0x1425b00/d;
L_0x1425c60/d .functor AND 1, L_0x1426b10, L_0x1424c80, C4<1>, C4<1>;
L_0x1425c60 .delay 1 (3,3,3) L_0x1425c60/d;
L_0x1425d70/d .functor OR 1, L_0x1425b00, L_0x1425c60, C4<0>, C4<0>;
L_0x1425d70 .delay 1 (3,3,3) L_0x1425d70/d;
v0x12d8f70_0 .net "a", 0 0, L_0x1426720;  1 drivers
v0x12d9030_0 .net "a_out", 0 0, L_0x1425b00;  1 drivers
v0x12d90f0_0 .net "b", 0 0, L_0x1426b10;  1 drivers
v0x12d91c0_0 .net "b_out", 0 0, L_0x1425c60;  1 drivers
v0x12d9280_0 .net "not_sel", 0 0, L_0x14259f0;  1 drivers
v0x12d9390_0 .net "res", 0 0, L_0x1425d70;  1 drivers
v0x12d9450_0 .net "sel", 0 0, L_0x1424c80;  alias, 1 drivers
S_0x12d9570 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12d7930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1425f50/d .functor NOT 1, L_0x1424c80, C4<0>, C4<0>, C4<0>;
L_0x1425f50 .delay 1 (1,1,1) L_0x1425f50/d;
L_0x1426060/d .functor AND 1, L_0x1426810, L_0x1425f50, C4<1>, C4<1>;
L_0x1426060 .delay 1 (3,3,3) L_0x1426060/d;
L_0x14261f0/d .functor AND 1, L_0x1426c00, L_0x1424c80, C4<1>, C4<1>;
L_0x14261f0 .delay 1 (3,3,3) L_0x14261f0/d;
L_0x1426330/d .functor OR 1, L_0x1426060, L_0x14261f0, C4<0>, C4<0>;
L_0x1426330 .delay 1 (3,3,3) L_0x1426330/d;
v0x12d97e0_0 .net "a", 0 0, L_0x1426810;  1 drivers
v0x12d98c0_0 .net "a_out", 0 0, L_0x1426060;  1 drivers
v0x12d9980_0 .net "b", 0 0, L_0x1426c00;  1 drivers
v0x12d9a50_0 .net "b_out", 0 0, L_0x14261f0;  1 drivers
v0x12d9b10_0 .net "not_sel", 0 0, L_0x1425f50;  1 drivers
v0x12d9c20_0 .net "res", 0 0, L_0x1426330;  1 drivers
v0x12d9ce0_0 .net "sel", 0 0, L_0x1424c80;  alias, 1 drivers
S_0x12da270 .scope module, "mux_2_1_4b_1" "mux_2_1_4b" 20 42, 5 2 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x12fc7d0_0 .net "A", 3 0, L_0x1434900;  alias, 1 drivers
v0x12fc8d0_0 .net "B", 3 0, L_0x141c7b0;  alias, 1 drivers
v0x12fc990_0 .net "RES", 3 0, L_0x1424770;  alias, 1 drivers
v0x12fca50_0 .net "sel", 0 0, L_0x1422490;  alias, 1 drivers
L_0x1423d20 .part L_0x1434900, 0, 1;
L_0x1423e10 .part L_0x1434900, 1, 1;
L_0x1423f00 .part L_0x1434900, 2, 1;
L_0x1423ff0 .part L_0x1434900, 3, 1;
L_0x1424110 .part L_0x141c7b0, 0, 1;
L_0x1424410 .part L_0x141c7b0, 1, 1;
L_0x1424540 .part L_0x141c7b0, 2, 1;
L_0x1424630 .part L_0x141c7b0, 3, 1;
L_0x1424770 .concat [ 1 1 1 1], L_0x1422b20, L_0x1423050, L_0x1423580, L_0x1423b10;
S_0x12da470 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12da270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1422690/d .functor NOT 1, L_0x1422490, C4<0>, C4<0>, C4<0>;
L_0x1422690 .delay 1 (1,1,1) L_0x1422690/d;
L_0x14228b0/d .functor AND 1, L_0x1423d20, L_0x1422690, C4<1>, C4<1>;
L_0x14228b0 .delay 1 (3,3,3) L_0x14228b0/d;
L_0x1422a10/d .functor AND 1, L_0x1424110, L_0x1422490, C4<1>, C4<1>;
L_0x1422a10 .delay 1 (3,3,3) L_0x1422a10/d;
L_0x1422b20/d .functor OR 1, L_0x14228b0, L_0x1422a10, C4<0>, C4<0>;
L_0x1422b20 .delay 1 (3,3,3) L_0x1422b20/d;
v0x12da730_0 .net "a", 0 0, L_0x1423d20;  1 drivers
v0x12da810_0 .net "a_out", 0 0, L_0x14228b0;  1 drivers
v0x12da8d0_0 .net "b", 0 0, L_0x1424110;  1 drivers
v0x12da9a0_0 .net "b_out", 0 0, L_0x1422a10;  1 drivers
v0x12daa60_0 .net "not_sel", 0 0, L_0x1422690;  1 drivers
v0x12dab70_0 .net "res", 0 0, L_0x1422b20;  1 drivers
v0x12dac30_0 .net "sel", 0 0, L_0x1422490;  alias, 1 drivers
S_0x12dad60 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12da270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1422cd0/d .functor NOT 1, L_0x1422490, C4<0>, C4<0>, C4<0>;
L_0x1422cd0 .delay 1 (1,1,1) L_0x1422cd0/d;
L_0x1422de0/d .functor AND 1, L_0x1423e10, L_0x1422cd0, C4<1>, C4<1>;
L_0x1422de0 .delay 1 (3,3,3) L_0x1422de0/d;
L_0x1422f40/d .functor AND 1, L_0x1424410, L_0x1422490, C4<1>, C4<1>;
L_0x1422f40 .delay 1 (3,3,3) L_0x1422f40/d;
L_0x1423050/d .functor OR 1, L_0x1422de0, L_0x1422f40, C4<0>, C4<0>;
L_0x1423050 .delay 1 (3,3,3) L_0x1423050/d;
v0x12daff0_0 .net "a", 0 0, L_0x1423e10;  1 drivers
v0x12db0b0_0 .net "a_out", 0 0, L_0x1422de0;  1 drivers
v0x12db170_0 .net "b", 0 0, L_0x1424410;  1 drivers
v0x12db240_0 .net "b_out", 0 0, L_0x1422f40;  1 drivers
v0x12db300_0 .net "not_sel", 0 0, L_0x1422cd0;  1 drivers
v0x12db410_0 .net "res", 0 0, L_0x1423050;  1 drivers
v0x12db4d0_0 .net "sel", 0 0, L_0x1422490;  alias, 1 drivers
S_0x12db640 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12da270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1423200/d .functor NOT 1, L_0x1422490, C4<0>, C4<0>, C4<0>;
L_0x1423200 .delay 1 (1,1,1) L_0x1423200/d;
L_0x1423310/d .functor AND 1, L_0x1423f00, L_0x1423200, C4<1>, C4<1>;
L_0x1423310 .delay 1 (3,3,3) L_0x1423310/d;
L_0x1423470/d .functor AND 1, L_0x1424540, L_0x1422490, C4<1>, C4<1>;
L_0x1423470 .delay 1 (3,3,3) L_0x1423470/d;
L_0x1423580/d .functor OR 1, L_0x1423310, L_0x1423470, C4<0>, C4<0>;
L_0x1423580 .delay 1 (3,3,3) L_0x1423580/d;
v0x12db8b0_0 .net "a", 0 0, L_0x1423f00;  1 drivers
v0x12fb970_0 .net "a_out", 0 0, L_0x1423310;  1 drivers
v0x12fba30_0 .net "b", 0 0, L_0x1424540;  1 drivers
v0x12fbb00_0 .net "b_out", 0 0, L_0x1423470;  1 drivers
v0x12fbbc0_0 .net "not_sel", 0 0, L_0x1423200;  1 drivers
v0x12fbcd0_0 .net "res", 0 0, L_0x1423580;  1 drivers
v0x12fbd90_0 .net "sel", 0 0, L_0x1422490;  alias, 1 drivers
S_0x12fbeb0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12da270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1423760/d .functor NOT 1, L_0x1422490, C4<0>, C4<0>, C4<0>;
L_0x1423760 .delay 1 (1,1,1) L_0x1423760/d;
L_0x1423870/d .functor AND 1, L_0x1423ff0, L_0x1423760, C4<1>, C4<1>;
L_0x1423870 .delay 1 (3,3,3) L_0x1423870/d;
L_0x14239d0/d .functor AND 1, L_0x1424630, L_0x1422490, C4<1>, C4<1>;
L_0x14239d0 .delay 1 (3,3,3) L_0x14239d0/d;
L_0x1423b10/d .functor OR 1, L_0x1423870, L_0x14239d0, C4<0>, C4<0>;
L_0x1423b10 .delay 1 (3,3,3) L_0x1423b10/d;
v0x12fc120_0 .net "a", 0 0, L_0x1423ff0;  1 drivers
v0x12fc200_0 .net "a_out", 0 0, L_0x1423870;  1 drivers
v0x12fc2c0_0 .net "b", 0 0, L_0x1424630;  1 drivers
v0x12fc390_0 .net "b_out", 0 0, L_0x14239d0;  1 drivers
v0x12fc450_0 .net "not_sel", 0 0, L_0x1423760;  1 drivers
v0x12fc560_0 .net "res", 0 0, L_0x1423b10;  1 drivers
v0x12fc620_0 .net "sel", 0 0, L_0x1422490;  alias, 1 drivers
S_0x12fcb70 .scope module, "mux_2_1_4b_2" "mux_2_1_4b" 20 36, 5 2 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x12ff120_0 .net "A", 3 0, L_0x142feb0;  alias, 1 drivers
v0x12ff220_0 .net "B", 3 0, L_0x141c7b0;  alias, 1 drivers
v0x12ff2e0_0 .net "RES", 3 0, L_0x1421e70;  alias, 1 drivers
v0x12ff3a0_0 .net "sel", 0 0, L_0x141fdb0;  alias, 1 drivers
L_0x1421670 .part L_0x142feb0, 0, 1;
L_0x1421760 .part L_0x142feb0, 1, 1;
L_0x1421850 .part L_0x142feb0, 2, 1;
L_0x1421940 .part L_0x142feb0, 3, 1;
L_0x1421a60 .part L_0x141c7b0, 0, 1;
L_0x1421b50 .part L_0x141c7b0, 1, 1;
L_0x1421c40 .part L_0x141c7b0, 2, 1;
L_0x1421d30 .part L_0x141c7b0, 3, 1;
L_0x1421e70 .concat [ 1 1 1 1], L_0x1420440, L_0x1420970, L_0x1420ea0, L_0x1421460;
S_0x12fcdc0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12fcb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141ffb0/d .functor NOT 1, L_0x141fdb0, C4<0>, C4<0>, C4<0>;
L_0x141ffb0 .delay 1 (1,1,1) L_0x141ffb0/d;
L_0x14201d0/d .functor AND 1, L_0x1421670, L_0x141ffb0, C4<1>, C4<1>;
L_0x14201d0 .delay 1 (3,3,3) L_0x14201d0/d;
L_0x1420330/d .functor AND 1, L_0x1421a60, L_0x141fdb0, C4<1>, C4<1>;
L_0x1420330 .delay 1 (3,3,3) L_0x1420330/d;
L_0x1420440/d .functor OR 1, L_0x14201d0, L_0x1420330, C4<0>, C4<0>;
L_0x1420440 .delay 1 (3,3,3) L_0x1420440/d;
v0x12fd080_0 .net "a", 0 0, L_0x1421670;  1 drivers
v0x12fd160_0 .net "a_out", 0 0, L_0x14201d0;  1 drivers
v0x12fd220_0 .net "b", 0 0, L_0x1421a60;  1 drivers
v0x12fd2f0_0 .net "b_out", 0 0, L_0x1420330;  1 drivers
v0x12fd3b0_0 .net "not_sel", 0 0, L_0x141ffb0;  1 drivers
v0x12fd4c0_0 .net "res", 0 0, L_0x1420440;  1 drivers
v0x12fd580_0 .net "sel", 0 0, L_0x141fdb0;  alias, 1 drivers
S_0x12fd6b0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12fcb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14205f0/d .functor NOT 1, L_0x141fdb0, C4<0>, C4<0>, C4<0>;
L_0x14205f0 .delay 1 (1,1,1) L_0x14205f0/d;
L_0x1420700/d .functor AND 1, L_0x1421760, L_0x14205f0, C4<1>, C4<1>;
L_0x1420700 .delay 1 (3,3,3) L_0x1420700/d;
L_0x1420860/d .functor AND 1, L_0x1421b50, L_0x141fdb0, C4<1>, C4<1>;
L_0x1420860 .delay 1 (3,3,3) L_0x1420860/d;
L_0x1420970/d .functor OR 1, L_0x1420700, L_0x1420860, C4<0>, C4<0>;
L_0x1420970 .delay 1 (3,3,3) L_0x1420970/d;
v0x12fd940_0 .net "a", 0 0, L_0x1421760;  1 drivers
v0x12fda00_0 .net "a_out", 0 0, L_0x1420700;  1 drivers
v0x12fdac0_0 .net "b", 0 0, L_0x1421b50;  1 drivers
v0x12fdb90_0 .net "b_out", 0 0, L_0x1420860;  1 drivers
v0x12fdc50_0 .net "not_sel", 0 0, L_0x14205f0;  1 drivers
v0x12fdd60_0 .net "res", 0 0, L_0x1420970;  1 drivers
v0x12fde20_0 .net "sel", 0 0, L_0x141fdb0;  alias, 1 drivers
S_0x12fdf90 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12fcb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1420b20/d .functor NOT 1, L_0x141fdb0, C4<0>, C4<0>, C4<0>;
L_0x1420b20 .delay 1 (1,1,1) L_0x1420b20/d;
L_0x1420c30/d .functor AND 1, L_0x1421850, L_0x1420b20, C4<1>, C4<1>;
L_0x1420c30 .delay 1 (3,3,3) L_0x1420c30/d;
L_0x1420d90/d .functor AND 1, L_0x1421c40, L_0x141fdb0, C4<1>, C4<1>;
L_0x1420d90 .delay 1 (3,3,3) L_0x1420d90/d;
L_0x1420ea0/d .functor OR 1, L_0x1420c30, L_0x1420d90, C4<0>, C4<0>;
L_0x1420ea0 .delay 1 (3,3,3) L_0x1420ea0/d;
v0x12fe200_0 .net "a", 0 0, L_0x1421850;  1 drivers
v0x12fe2c0_0 .net "a_out", 0 0, L_0x1420c30;  1 drivers
v0x12fe380_0 .net "b", 0 0, L_0x1421c40;  1 drivers
v0x12fe450_0 .net "b_out", 0 0, L_0x1420d90;  1 drivers
v0x12fe510_0 .net "not_sel", 0 0, L_0x1420b20;  1 drivers
v0x12fe620_0 .net "res", 0 0, L_0x1420ea0;  1 drivers
v0x12fe6e0_0 .net "sel", 0 0, L_0x141fdb0;  alias, 1 drivers
S_0x12fe800 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12fcb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1421080/d .functor NOT 1, L_0x141fdb0, C4<0>, C4<0>, C4<0>;
L_0x1421080 .delay 1 (1,1,1) L_0x1421080/d;
L_0x1421190/d .functor AND 1, L_0x1421940, L_0x1421080, C4<1>, C4<1>;
L_0x1421190 .delay 1 (3,3,3) L_0x1421190/d;
L_0x1421320/d .functor AND 1, L_0x1421d30, L_0x141fdb0, C4<1>, C4<1>;
L_0x1421320 .delay 1 (3,3,3) L_0x1421320/d;
L_0x1421460/d .functor OR 1, L_0x1421190, L_0x1421320, C4<0>, C4<0>;
L_0x1421460 .delay 1 (3,3,3) L_0x1421460/d;
v0x12fea70_0 .net "a", 0 0, L_0x1421940;  1 drivers
v0x12feb50_0 .net "a_out", 0 0, L_0x1421190;  1 drivers
v0x12fec10_0 .net "b", 0 0, L_0x1421d30;  1 drivers
v0x12fece0_0 .net "b_out", 0 0, L_0x1421320;  1 drivers
v0x12feda0_0 .net "not_sel", 0 0, L_0x1421080;  1 drivers
v0x12feeb0_0 .net "res", 0 0, L_0x1421460;  1 drivers
v0x12fef70_0 .net "sel", 0 0, L_0x141fdb0;  alias, 1 drivers
S_0x12ff4f0 .scope module, "mux_2_1_4b_3" "mux_2_1_4b" 20 30, 5 2 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1301a90_0 .net "A", 3 0, L_0x142b840;  alias, 1 drivers
v0x1301b90_0 .net "B", 3 0, L_0x141c7b0;  alias, 1 drivers
v0x1301ce0_0 .net "RES", 3 0, L_0x141f790;  alias, 1 drivers
v0x1301da0_0 .net "sel", 0 0, L_0x141d5c0;  alias, 1 drivers
L_0x141ee80 .part L_0x142b840, 0, 1;
L_0x141ef70 .part L_0x142b840, 1, 1;
L_0x141f060 .part L_0x142b840, 2, 1;
L_0x141f150 .part L_0x142b840, 3, 1;
L_0x141f270 .part L_0x141c7b0, 0, 1;
L_0x141f470 .part L_0x141c7b0, 1, 1;
L_0x141f560 .part L_0x141c7b0, 2, 1;
L_0x141f650 .part L_0x141c7b0, 3, 1;
L_0x141f790 .concat [ 1 1 1 1], L_0x141dc50, L_0x141e180, L_0x141e6b0, L_0x141ec70;
S_0x12ff780 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12ff4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141d7c0/d .functor NOT 1, L_0x141d5c0, C4<0>, C4<0>, C4<0>;
L_0x141d7c0 .delay 1 (1,1,1) L_0x141d7c0/d;
L_0x141d9e0/d .functor AND 1, L_0x141ee80, L_0x141d7c0, C4<1>, C4<1>;
L_0x141d9e0 .delay 1 (3,3,3) L_0x141d9e0/d;
L_0x141db40/d .functor AND 1, L_0x141f270, L_0x141d5c0, C4<1>, C4<1>;
L_0x141db40 .delay 1 (3,3,3) L_0x141db40/d;
L_0x141dc50/d .functor OR 1, L_0x141d9e0, L_0x141db40, C4<0>, C4<0>;
L_0x141dc50 .delay 1 (3,3,3) L_0x141dc50/d;
v0x12ff9f0_0 .net "a", 0 0, L_0x141ee80;  1 drivers
v0x12ffad0_0 .net "a_out", 0 0, L_0x141d9e0;  1 drivers
v0x12ffb90_0 .net "b", 0 0, L_0x141f270;  1 drivers
v0x12ffc60_0 .net "b_out", 0 0, L_0x141db40;  1 drivers
v0x12ffd20_0 .net "not_sel", 0 0, L_0x141d7c0;  1 drivers
v0x12ffe30_0 .net "res", 0 0, L_0x141dc50;  1 drivers
v0x12ffef0_0 .net "sel", 0 0, L_0x141d5c0;  alias, 1 drivers
S_0x1300020 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12ff4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141de00/d .functor NOT 1, L_0x141d5c0, C4<0>, C4<0>, C4<0>;
L_0x141de00 .delay 1 (1,1,1) L_0x141de00/d;
L_0x141df10/d .functor AND 1, L_0x141ef70, L_0x141de00, C4<1>, C4<1>;
L_0x141df10 .delay 1 (3,3,3) L_0x141df10/d;
L_0x141e070/d .functor AND 1, L_0x141f470, L_0x141d5c0, C4<1>, C4<1>;
L_0x141e070 .delay 1 (3,3,3) L_0x141e070/d;
L_0x141e180/d .functor OR 1, L_0x141df10, L_0x141e070, C4<0>, C4<0>;
L_0x141e180 .delay 1 (3,3,3) L_0x141e180/d;
v0x13002b0_0 .net "a", 0 0, L_0x141ef70;  1 drivers
v0x1300370_0 .net "a_out", 0 0, L_0x141df10;  1 drivers
v0x1300430_0 .net "b", 0 0, L_0x141f470;  1 drivers
v0x1300500_0 .net "b_out", 0 0, L_0x141e070;  1 drivers
v0x13005c0_0 .net "not_sel", 0 0, L_0x141de00;  1 drivers
v0x13006d0_0 .net "res", 0 0, L_0x141e180;  1 drivers
v0x1300790_0 .net "sel", 0 0, L_0x141d5c0;  alias, 1 drivers
S_0x1300900 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12ff4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141e330/d .functor NOT 1, L_0x141d5c0, C4<0>, C4<0>, C4<0>;
L_0x141e330 .delay 1 (1,1,1) L_0x141e330/d;
L_0x141e440/d .functor AND 1, L_0x141f060, L_0x141e330, C4<1>, C4<1>;
L_0x141e440 .delay 1 (3,3,3) L_0x141e440/d;
L_0x141e5a0/d .functor AND 1, L_0x141f560, L_0x141d5c0, C4<1>, C4<1>;
L_0x141e5a0 .delay 1 (3,3,3) L_0x141e5a0/d;
L_0x141e6b0/d .functor OR 1, L_0x141e440, L_0x141e5a0, C4<0>, C4<0>;
L_0x141e6b0 .delay 1 (3,3,3) L_0x141e6b0/d;
v0x1300b70_0 .net "a", 0 0, L_0x141f060;  1 drivers
v0x1300c30_0 .net "a_out", 0 0, L_0x141e440;  1 drivers
v0x1300cf0_0 .net "b", 0 0, L_0x141f560;  1 drivers
v0x1300dc0_0 .net "b_out", 0 0, L_0x141e5a0;  1 drivers
v0x1300e80_0 .net "not_sel", 0 0, L_0x141e330;  1 drivers
v0x1300f90_0 .net "res", 0 0, L_0x141e6b0;  1 drivers
v0x1301050_0 .net "sel", 0 0, L_0x141d5c0;  alias, 1 drivers
S_0x1301170 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x12ff4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x141e890/d .functor NOT 1, L_0x141d5c0, C4<0>, C4<0>, C4<0>;
L_0x141e890 .delay 1 (1,1,1) L_0x141e890/d;
L_0x141e9a0/d .functor AND 1, L_0x141f150, L_0x141e890, C4<1>, C4<1>;
L_0x141e9a0 .delay 1 (3,3,3) L_0x141e9a0/d;
L_0x141eb30/d .functor AND 1, L_0x141f650, L_0x141d5c0, C4<1>, C4<1>;
L_0x141eb30 .delay 1 (3,3,3) L_0x141eb30/d;
L_0x141ec70/d .functor OR 1, L_0x141e9a0, L_0x141eb30, C4<0>, C4<0>;
L_0x141ec70 .delay 1 (3,3,3) L_0x141ec70/d;
v0x13013e0_0 .net "a", 0 0, L_0x141f150;  1 drivers
v0x13014c0_0 .net "a_out", 0 0, L_0x141e9a0;  1 drivers
v0x1301580_0 .net "b", 0 0, L_0x141f650;  1 drivers
v0x1301650_0 .net "b_out", 0 0, L_0x141eb30;  1 drivers
v0x1301710_0 .net "not_sel", 0 0, L_0x141e890;  1 drivers
v0x1301820_0 .net "res", 0 0, L_0x141ec70;  1 drivers
v0x13018e0_0 .net "sel", 0 0, L_0x141d5c0;  alias, 1 drivers
S_0x1301ef0 .scope module, "mux_4_1_4b_0" "mux_4_1_4b" 20 57, 22 2 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x130b220_0 .net "A", 3 0, L_0x1439350;  alias, 1 drivers
v0x130b330_0 .net "B", 3 0, L_0x1434900;  alias, 1 drivers
v0x130b400_0 .net "C", 3 0, L_0x142feb0;  alias, 1 drivers
v0x130b500_0 .net "D", 3 0, L_0x142b840;  alias, 1 drivers
v0x130b5d0_0 .net "RES", 3 0, L_0x143ebd0;  alias, 1 drivers
v0x130b6c0_0 .net "sel0", 0 0, L_0x143eda0;  1 drivers
v0x130b760_0 .net "sel1", 0 0, L_0x143ec70;  1 drivers
L_0x143df60 .part L_0x1439350, 0, 1;
L_0x143e000 .part L_0x1439350, 1, 1;
L_0x143e0a0 .part L_0x1439350, 2, 1;
L_0x143e140 .part L_0x1439350, 3, 1;
L_0x143e1e0 .part L_0x1434900, 0, 1;
L_0x143e280 .part L_0x1434900, 1, 1;
L_0x143e360 .part L_0x1434900, 2, 1;
L_0x143e400 .part L_0x1434900, 3, 1;
L_0x143e4f0 .part L_0x142feb0, 0, 1;
L_0x143e590 .part L_0x142feb0, 1, 1;
L_0x143e690 .part L_0x142feb0, 2, 1;
L_0x143e730 .part L_0x142feb0, 3, 1;
L_0x143e840 .part L_0x142b840, 0, 1;
L_0x143e8e0 .part L_0x142b840, 1, 1;
L_0x143ea00 .part L_0x142b840, 2, 1;
L_0x143eaa0 .part L_0x142b840, 3, 1;
L_0x143ebd0 .concat [ 1 1 1 1], L_0x143a550, L_0x143b750, L_0x143c950, L_0x143dd60;
S_0x1302080 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x1301ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1303cf0_0 .net "a", 0 0, L_0x143df60;  1 drivers
v0x1303db0_0 .net "ab_out", 0 0, L_0x1439780;  1 drivers
v0x1303ea0_0 .net "b", 0 0, L_0x143e1e0;  1 drivers
v0x1303f70_0 .net "c", 0 0, L_0x143e4f0;  1 drivers
v0x1304040_0 .net "cd_out", 0 0, L_0x1439f80;  1 drivers
v0x1304180_0 .net "d", 0 0, L_0x143e840;  1 drivers
v0x1304220_0 .net "res", 0 0, L_0x143a550;  1 drivers
v0x13042c0_0 .net "sel0", 0 0, L_0x143eda0;  alias, 1 drivers
v0x13043b0_0 .net "sel1", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x1302340 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1302080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14394d0/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x14394d0 .delay 1 (1,1,1) L_0x14394d0/d;
L_0x1439590/d .functor AND 1, L_0x143df60, L_0x14394d0, C4<1>, C4<1>;
L_0x1439590 .delay 1 (3,3,3) L_0x1439590/d;
L_0x1439670/d .functor AND 1, L_0x143e1e0, L_0x143eda0, C4<1>, C4<1>;
L_0x1439670 .delay 1 (3,3,3) L_0x1439670/d;
L_0x1439780/d .functor OR 1, L_0x1439590, L_0x1439670, C4<0>, C4<0>;
L_0x1439780 .delay 1 (3,3,3) L_0x1439780/d;
v0x13025b0_0 .net "a", 0 0, L_0x143df60;  alias, 1 drivers
v0x1302690_0 .net "a_out", 0 0, L_0x1439590;  1 drivers
v0x1302750_0 .net "b", 0 0, L_0x143e1e0;  alias, 1 drivers
v0x1302820_0 .net "b_out", 0 0, L_0x1439670;  1 drivers
v0x13028e0_0 .net "not_sel", 0 0, L_0x14394d0;  1 drivers
v0x13029f0_0 .net "res", 0 0, L_0x1439780;  alias, 1 drivers
v0x1302ab0_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x1302bf0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1302080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1439930/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x1439930 .delay 1 (1,1,1) L_0x1439930/d;
L_0x1439a40/d .functor AND 1, L_0x143e4f0, L_0x1439930, C4<1>, C4<1>;
L_0x1439a40 .delay 1 (3,3,3) L_0x1439a40/d;
L_0x1439c10/d .functor AND 1, L_0x143e840, L_0x143eda0, C4<1>, C4<1>;
L_0x1439c10 .delay 1 (3,3,3) L_0x1439c10/d;
L_0x1439f80/d .functor OR 1, L_0x1439a40, L_0x1439c10, C4<0>, C4<0>;
L_0x1439f80 .delay 1 (3,3,3) L_0x1439f80/d;
v0x1302e60_0 .net "a", 0 0, L_0x143e4f0;  alias, 1 drivers
v0x1302f20_0 .net "a_out", 0 0, L_0x1439a40;  1 drivers
v0x1302fe0_0 .net "b", 0 0, L_0x143e840;  alias, 1 drivers
v0x13030b0_0 .net "b_out", 0 0, L_0x1439c10;  1 drivers
v0x1303170_0 .net "not_sel", 0 0, L_0x1439930;  1 drivers
v0x1303280_0 .net "res", 0 0, L_0x1439f80;  alias, 1 drivers
v0x1303340_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x1303470 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1302080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143a130/d .functor NOT 1, L_0x143ec70, C4<0>, C4<0>, C4<0>;
L_0x143a130 .delay 1 (1,1,1) L_0x143a130/d;
L_0x143a240/d .functor AND 1, L_0x1439780, L_0x143a130, C4<1>, C4<1>;
L_0x143a240 .delay 1 (3,3,3) L_0x143a240/d;
L_0x143a400/d .functor AND 1, L_0x1439f80, L_0x143ec70, C4<1>, C4<1>;
L_0x143a400 .delay 1 (3,3,3) L_0x143a400/d;
L_0x143a550/d .functor OR 1, L_0x143a240, L_0x143a400, C4<0>, C4<0>;
L_0x143a550 .delay 1 (3,3,3) L_0x143a550/d;
v0x13036f0_0 .net "a", 0 0, L_0x1439780;  alias, 1 drivers
v0x13037c0_0 .net "a_out", 0 0, L_0x143a240;  1 drivers
v0x1303860_0 .net "b", 0 0, L_0x1439f80;  alias, 1 drivers
v0x1303960_0 .net "b_out", 0 0, L_0x143a400;  1 drivers
v0x1303a00_0 .net "not_sel", 0 0, L_0x143a130;  1 drivers
v0x1303af0_0 .net "res", 0 0, L_0x143a550;  alias, 1 drivers
v0x1303bb0_0 .net "sel", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x1304520 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x1301ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x13061a0_0 .net "a", 0 0, L_0x143e000;  1 drivers
v0x1306260_0 .net "ab_out", 0 0, L_0x143ab90;  1 drivers
v0x1306350_0 .net "b", 0 0, L_0x143e280;  1 drivers
v0x13063f0_0 .net "c", 0 0, L_0x143e590;  1 drivers
v0x13064c0_0 .net "cd_out", 0 0, L_0x143b180;  1 drivers
v0x1306600_0 .net "d", 0 0, L_0x143e8e0;  1 drivers
v0x13066a0_0 .net "res", 0 0, L_0x143b750;  1 drivers
v0x1306740_0 .net "sel0", 0 0, L_0x143eda0;  alias, 1 drivers
v0x13067e0_0 .net "sel1", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x13047a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1304520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143a750/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x143a750 .delay 1 (1,1,1) L_0x143a750/d;
L_0x143a860/d .functor AND 1, L_0x143e000, L_0x143a750, C4<1>, C4<1>;
L_0x143a860 .delay 1 (3,3,3) L_0x143a860/d;
L_0x143aa30/d .functor AND 1, L_0x143e280, L_0x143eda0, C4<1>, C4<1>;
L_0x143aa30 .delay 1 (3,3,3) L_0x143aa30/d;
L_0x143ab90/d .functor OR 1, L_0x143a860, L_0x143aa30, C4<0>, C4<0>;
L_0x143ab90 .delay 1 (3,3,3) L_0x143ab90/d;
v0x1304a20_0 .net "a", 0 0, L_0x143e000;  alias, 1 drivers
v0x1304b00_0 .net "a_out", 0 0, L_0x143a860;  1 drivers
v0x1304bc0_0 .net "b", 0 0, L_0x143e280;  alias, 1 drivers
v0x1304c90_0 .net "b_out", 0 0, L_0x143aa30;  1 drivers
v0x1304d50_0 .net "not_sel", 0 0, L_0x143a750;  1 drivers
v0x1304e60_0 .net "res", 0 0, L_0x143ab90;  alias, 1 drivers
v0x1304f20_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x1305040 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1304520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143ad40/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x143ad40 .delay 1 (1,1,1) L_0x143ad40/d;
L_0x143ae50/d .functor AND 1, L_0x143e590, L_0x143ad40, C4<1>, C4<1>;
L_0x143ae50 .delay 1 (3,3,3) L_0x143ae50/d;
L_0x143b020/d .functor AND 1, L_0x143e8e0, L_0x143eda0, C4<1>, C4<1>;
L_0x143b020 .delay 1 (3,3,3) L_0x143b020/d;
L_0x143b180/d .functor OR 1, L_0x143ae50, L_0x143b020, C4<0>, C4<0>;
L_0x143b180 .delay 1 (3,3,3) L_0x143b180/d;
v0x13052b0_0 .net "a", 0 0, L_0x143e590;  alias, 1 drivers
v0x1305370_0 .net "a_out", 0 0, L_0x143ae50;  1 drivers
v0x1305430_0 .net "b", 0 0, L_0x143e8e0;  alias, 1 drivers
v0x1305500_0 .net "b_out", 0 0, L_0x143b020;  1 drivers
v0x13055c0_0 .net "not_sel", 0 0, L_0x143ad40;  1 drivers
v0x13056d0_0 .net "res", 0 0, L_0x143b180;  alias, 1 drivers
v0x1305790_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x1305940 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1304520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143b330/d .functor NOT 1, L_0x143ec70, C4<0>, C4<0>, C4<0>;
L_0x143b330 .delay 1 (1,1,1) L_0x143b330/d;
L_0x143b440/d .functor AND 1, L_0x143ab90, L_0x143b330, C4<1>, C4<1>;
L_0x143b440 .delay 1 (3,3,3) L_0x143b440/d;
L_0x143b600/d .functor AND 1, L_0x143b180, L_0x143ec70, C4<1>, C4<1>;
L_0x143b600 .delay 1 (3,3,3) L_0x143b600/d;
L_0x143b750/d .functor OR 1, L_0x143b440, L_0x143b600, C4<0>, C4<0>;
L_0x143b750 .delay 1 (3,3,3) L_0x143b750/d;
v0x1305b70_0 .net "a", 0 0, L_0x143ab90;  alias, 1 drivers
v0x1305c40_0 .net "a_out", 0 0, L_0x143b440;  1 drivers
v0x1305ce0_0 .net "b", 0 0, L_0x143b180;  alias, 1 drivers
v0x1305de0_0 .net "b_out", 0 0, L_0x143b600;  1 drivers
v0x1305e80_0 .net "not_sel", 0 0, L_0x143b330;  1 drivers
v0x1305f70_0 .net "res", 0 0, L_0x143b750;  alias, 1 drivers
v0x1306030_0 .net "sel", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x1306970 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x1301ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1308600_0 .net "a", 0 0, L_0x143e0a0;  1 drivers
v0x13086c0_0 .net "ab_out", 0 0, L_0x143bd90;  1 drivers
v0x1308760_0 .net "b", 0 0, L_0x143e360;  1 drivers
v0x1308830_0 .net "c", 0 0, L_0x143e690;  1 drivers
v0x1308900_0 .net "cd_out", 0 0, L_0x143c380;  1 drivers
v0x1308a40_0 .net "d", 0 0, L_0x143ea00;  1 drivers
v0x1308ae0_0 .net "res", 0 0, L_0x143c950;  1 drivers
v0x1308b80_0 .net "sel0", 0 0, L_0x143eda0;  alias, 1 drivers
v0x1308d30_0 .net "sel1", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x1306c00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1306970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143b950/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x143b950 .delay 1 (1,1,1) L_0x143b950/d;
L_0x143ba60/d .functor AND 1, L_0x143e0a0, L_0x143b950, C4<1>, C4<1>;
L_0x143ba60 .delay 1 (3,3,3) L_0x143ba60/d;
L_0x143bc30/d .functor AND 1, L_0x143e360, L_0x143eda0, C4<1>, C4<1>;
L_0x143bc30 .delay 1 (3,3,3) L_0x143bc30/d;
L_0x143bd90/d .functor OR 1, L_0x143ba60, L_0x143bc30, C4<0>, C4<0>;
L_0x143bd90 .delay 1 (3,3,3) L_0x143bd90/d;
v0x1306e80_0 .net "a", 0 0, L_0x143e0a0;  alias, 1 drivers
v0x1306f60_0 .net "a_out", 0 0, L_0x143ba60;  1 drivers
v0x1307020_0 .net "b", 0 0, L_0x143e360;  alias, 1 drivers
v0x13070f0_0 .net "b_out", 0 0, L_0x143bc30;  1 drivers
v0x13071b0_0 .net "not_sel", 0 0, L_0x143b950;  1 drivers
v0x13072c0_0 .net "res", 0 0, L_0x143bd90;  alias, 1 drivers
v0x1307380_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x13074a0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1306970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143bf40/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x143bf40 .delay 1 (1,1,1) L_0x143bf40/d;
L_0x143c050/d .functor AND 1, L_0x143e690, L_0x143bf40, C4<1>, C4<1>;
L_0x143c050 .delay 1 (3,3,3) L_0x143c050/d;
L_0x143c220/d .functor AND 1, L_0x143ea00, L_0x143eda0, C4<1>, C4<1>;
L_0x143c220 .delay 1 (3,3,3) L_0x143c220/d;
L_0x143c380/d .functor OR 1, L_0x143c050, L_0x143c220, C4<0>, C4<0>;
L_0x143c380 .delay 1 (3,3,3) L_0x143c380/d;
v0x1307710_0 .net "a", 0 0, L_0x143e690;  alias, 1 drivers
v0x13077d0_0 .net "a_out", 0 0, L_0x143c050;  1 drivers
v0x1307890_0 .net "b", 0 0, L_0x143ea00;  alias, 1 drivers
v0x1307960_0 .net "b_out", 0 0, L_0x143c220;  1 drivers
v0x1307a20_0 .net "not_sel", 0 0, L_0x143bf40;  1 drivers
v0x1307b30_0 .net "res", 0 0, L_0x143c380;  alias, 1 drivers
v0x1307bf0_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x1307d10 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1306970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143c530/d .functor NOT 1, L_0x143ec70, C4<0>, C4<0>, C4<0>;
L_0x143c530 .delay 1 (1,1,1) L_0x143c530/d;
L_0x143c640/d .functor AND 1, L_0x143bd90, L_0x143c530, C4<1>, C4<1>;
L_0x143c640 .delay 1 (3,3,3) L_0x143c640/d;
L_0x143c800/d .functor AND 1, L_0x143c380, L_0x143ec70, C4<1>, C4<1>;
L_0x143c800 .delay 1 (3,3,3) L_0x143c800/d;
L_0x143c950/d .functor OR 1, L_0x143c640, L_0x143c800, C4<0>, C4<0>;
L_0x143c950 .delay 1 (3,3,3) L_0x143c950/d;
v0x1307f90_0 .net "a", 0 0, L_0x143bd90;  alias, 1 drivers
v0x1308060_0 .net "a_out", 0 0, L_0x143c640;  1 drivers
v0x1308100_0 .net "b", 0 0, L_0x143c380;  alias, 1 drivers
v0x1308200_0 .net "b_out", 0 0, L_0x143c800;  1 drivers
v0x13082a0_0 .net "not_sel", 0 0, L_0x143c530;  1 drivers
v0x1308390_0 .net "res", 0 0, L_0x143c950;  alias, 1 drivers
v0x1308450_0 .net "sel", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x1308e30 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x1301ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x130aa20_0 .net "a", 0 0, L_0x143e140;  1 drivers
v0x130aae0_0 .net "ab_out", 0 0, L_0x143cf90;  1 drivers
v0x130abd0_0 .net "b", 0 0, L_0x143e400;  1 drivers
v0x130aca0_0 .net "c", 0 0, L_0x143e730;  1 drivers
v0x130ad70_0 .net "cd_out", 0 0, L_0x143d580;  1 drivers
v0x130aeb0_0 .net "d", 0 0, L_0x143eaa0;  1 drivers
v0x130af50_0 .net "res", 0 0, L_0x143dd60;  1 drivers
v0x130aff0_0 .net "sel0", 0 0, L_0x143eda0;  alias, 1 drivers
v0x130b090_0 .net "sel1", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x1309090 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1308e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143cb50/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x143cb50 .delay 1 (1,1,1) L_0x143cb50/d;
L_0x143cc60/d .functor AND 1, L_0x143e140, L_0x143cb50, C4<1>, C4<1>;
L_0x143cc60 .delay 1 (3,3,3) L_0x143cc60/d;
L_0x143ce30/d .functor AND 1, L_0x143e400, L_0x143eda0, C4<1>, C4<1>;
L_0x143ce30 .delay 1 (3,3,3) L_0x143ce30/d;
L_0x143cf90/d .functor OR 1, L_0x143cc60, L_0x143ce30, C4<0>, C4<0>;
L_0x143cf90 .delay 1 (3,3,3) L_0x143cf90/d;
v0x1309330_0 .net "a", 0 0, L_0x143e140;  alias, 1 drivers
v0x1309410_0 .net "a_out", 0 0, L_0x143cc60;  1 drivers
v0x13094d0_0 .net "b", 0 0, L_0x143e400;  alias, 1 drivers
v0x13095a0_0 .net "b_out", 0 0, L_0x143ce30;  1 drivers
v0x1309660_0 .net "not_sel", 0 0, L_0x143cb50;  1 drivers
v0x1309770_0 .net "res", 0 0, L_0x143cf90;  alias, 1 drivers
v0x1309830_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x1309950 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1308e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143d140/d .functor NOT 1, L_0x143eda0, C4<0>, C4<0>, C4<0>;
L_0x143d140 .delay 1 (1,1,1) L_0x143d140/d;
L_0x143d250/d .functor AND 1, L_0x143e730, L_0x143d140, C4<1>, C4<1>;
L_0x143d250 .delay 1 (3,3,3) L_0x143d250/d;
L_0x143d420/d .functor AND 1, L_0x143eaa0, L_0x143eda0, C4<1>, C4<1>;
L_0x143d420 .delay 1 (3,3,3) L_0x143d420/d;
L_0x143d580/d .functor OR 1, L_0x143d250, L_0x143d420, C4<0>, C4<0>;
L_0x143d580 .delay 1 (3,3,3) L_0x143d580/d;
v0x1309bc0_0 .net "a", 0 0, L_0x143e730;  alias, 1 drivers
v0x1309c80_0 .net "a_out", 0 0, L_0x143d250;  1 drivers
v0x1309d40_0 .net "b", 0 0, L_0x143eaa0;  alias, 1 drivers
v0x1309e10_0 .net "b_out", 0 0, L_0x143d420;  1 drivers
v0x1309ed0_0 .net "not_sel", 0 0, L_0x143d140;  1 drivers
v0x1309fe0_0 .net "res", 0 0, L_0x143d580;  alias, 1 drivers
v0x130a0a0_0 .net "sel", 0 0, L_0x143eda0;  alias, 1 drivers
S_0x130a1c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1308e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143d730/d .functor NOT 1, L_0x143ec70, C4<0>, C4<0>, C4<0>;
L_0x143d730 .delay 1 (1,1,1) L_0x143d730/d;
L_0x143d840/d .functor AND 1, L_0x143cf90, L_0x143d730, C4<1>, C4<1>;
L_0x143d840 .delay 1 (3,3,3) L_0x143d840/d;
L_0x143da00/d .functor AND 1, L_0x143d580, L_0x143ec70, C4<1>, C4<1>;
L_0x143da00 .delay 1 (3,3,3) L_0x143da00/d;
L_0x143dd60/d .functor OR 1, L_0x143d840, L_0x143da00, C4<0>, C4<0>;
L_0x143dd60 .delay 1 (3,3,3) L_0x143dd60/d;
v0x130a440_0 .net "a", 0 0, L_0x143cf90;  alias, 1 drivers
v0x130a510_0 .net "a_out", 0 0, L_0x143d840;  1 drivers
v0x130a5b0_0 .net "b", 0 0, L_0x143d580;  alias, 1 drivers
v0x130a6b0_0 .net "b_out", 0 0, L_0x143da00;  1 drivers
v0x130a750_0 .net "not_sel", 0 0, L_0x143d730;  1 drivers
v0x130a840_0 .net "res", 0 0, L_0x143dd60;  alias, 1 drivers
v0x130a900_0 .net "sel", 0 0, L_0x143ec70;  alias, 1 drivers
S_0x130b9d0 .scope module, "mux_4_1_4b_1" "mux_4_1_4b" 20 59, 22 2 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x1314d90_0 .net "A", 3 0, L_0x1439350;  alias, 1 drivers
v0x1314e70_0 .net "B", 3 0, L_0x1434900;  alias, 1 drivers
v0x1314f80_0 .net "C", 3 0, L_0x142feb0;  alias, 1 drivers
v0x1315070_0 .net "D", 3 0, L_0x142b840;  alias, 1 drivers
v0x1315180_0 .net "RES", 3 0, L_0x1444a30;  alias, 1 drivers
v0x13152e0_0 .net "sel0", 0 0, L_0x1444c00;  1 drivers
v0x1315380_0 .net "sel1", 0 0, L_0x1444ad0;  1 drivers
L_0x14437d0 .part L_0x1439350, 0, 1;
L_0x1443a80 .part L_0x1439350, 1, 1;
L_0x1443b20 .part L_0x1439350, 2, 1;
L_0x1443bc0 .part L_0x1439350, 3, 1;
L_0x1443c60 .part L_0x1434900, 0, 1;
L_0x1443f10 .part L_0x1434900, 1, 1;
L_0x1443fb0 .part L_0x1434900, 2, 1;
L_0x1444050 .part L_0x1434900, 3, 1;
L_0x1444140 .part L_0x142feb0, 0, 1;
L_0x1420070 .part L_0x142feb0, 1, 1;
L_0x14443f0 .part L_0x142feb0, 2, 1;
L_0x1444490 .part L_0x142feb0, 3, 1;
L_0x1444530 .part L_0x142b840, 0, 1;
L_0x141d880 .part L_0x142b840, 1, 1;
L_0x1444860 .part L_0x142b840, 2, 1;
L_0x1444900 .part L_0x142b840, 3, 1;
L_0x1444a30 .concat [ 1 1 1 1], L_0x143ff20, L_0x1441120, L_0x1442320, L_0x14435d0;
S_0x130bc60 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x130b9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x130d8f0_0 .net "a", 0 0, L_0x14437d0;  1 drivers
v0x130d9b0_0 .net "ab_out", 0 0, L_0x143f150;  1 drivers
v0x130daa0_0 .net "b", 0 0, L_0x1443c60;  1 drivers
v0x130db70_0 .net "c", 0 0, L_0x1444140;  1 drivers
v0x130dc40_0 .net "cd_out", 0 0, L_0x143f950;  1 drivers
v0x130dd80_0 .net "d", 0 0, L_0x1444530;  1 drivers
v0x130de20_0 .net "res", 0 0, L_0x143ff20;  1 drivers
v0x130dec0_0 .net "sel0", 0 0, L_0x1444c00;  alias, 1 drivers
v0x130dfb0_0 .net "sel1", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x130bf70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x130bc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143e7d0/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x143e7d0 .delay 1 (1,1,1) L_0x143e7d0/d;
L_0x143ee90/d .functor AND 1, L_0x14437d0, L_0x143e7d0, C4<1>, C4<1>;
L_0x143ee90 .delay 1 (3,3,3) L_0x143ee90/d;
L_0x143eff0/d .functor AND 1, L_0x1443c60, L_0x1444c00, C4<1>, C4<1>;
L_0x143eff0 .delay 1 (3,3,3) L_0x143eff0/d;
L_0x143f150/d .functor OR 1, L_0x143ee90, L_0x143eff0, C4<0>, C4<0>;
L_0x143f150 .delay 1 (3,3,3) L_0x143f150/d;
v0x130c1e0_0 .net "a", 0 0, L_0x14437d0;  alias, 1 drivers
v0x130c2c0_0 .net "a_out", 0 0, L_0x143ee90;  1 drivers
v0x130c380_0 .net "b", 0 0, L_0x1443c60;  alias, 1 drivers
v0x130c420_0 .net "b_out", 0 0, L_0x143eff0;  1 drivers
v0x130c4e0_0 .net "not_sel", 0 0, L_0x143e7d0;  1 drivers
v0x130c5f0_0 .net "res", 0 0, L_0x143f150;  alias, 1 drivers
v0x130c6b0_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x130c7f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x130bc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143f300/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x143f300 .delay 1 (1,1,1) L_0x143f300/d;
L_0x143f410/d .functor AND 1, L_0x1444140, L_0x143f300, C4<1>, C4<1>;
L_0x143f410 .delay 1 (3,3,3) L_0x143f410/d;
L_0x143f5e0/d .functor AND 1, L_0x1444530, L_0x1444c00, C4<1>, C4<1>;
L_0x143f5e0 .delay 1 (3,3,3) L_0x143f5e0/d;
L_0x143f950/d .functor OR 1, L_0x143f410, L_0x143f5e0, C4<0>, C4<0>;
L_0x143f950 .delay 1 (3,3,3) L_0x143f950/d;
v0x130ca60_0 .net "a", 0 0, L_0x1444140;  alias, 1 drivers
v0x130cb20_0 .net "a_out", 0 0, L_0x143f410;  1 drivers
v0x130cbe0_0 .net "b", 0 0, L_0x1444530;  alias, 1 drivers
v0x130ccb0_0 .net "b_out", 0 0, L_0x143f5e0;  1 drivers
v0x130cd70_0 .net "not_sel", 0 0, L_0x143f300;  1 drivers
v0x130ce80_0 .net "res", 0 0, L_0x143f950;  alias, 1 drivers
v0x130cf40_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x130d070 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x130bc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x143fb00/d .functor NOT 1, L_0x1444ad0, C4<0>, C4<0>, C4<0>;
L_0x143fb00 .delay 1 (1,1,1) L_0x143fb00/d;
L_0x143fc10/d .functor AND 1, L_0x143f150, L_0x143fb00, C4<1>, C4<1>;
L_0x143fc10 .delay 1 (3,3,3) L_0x143fc10/d;
L_0x143fdd0/d .functor AND 1, L_0x143f950, L_0x1444ad0, C4<1>, C4<1>;
L_0x143fdd0 .delay 1 (3,3,3) L_0x143fdd0/d;
L_0x143ff20/d .functor OR 1, L_0x143fc10, L_0x143fdd0, C4<0>, C4<0>;
L_0x143ff20 .delay 1 (3,3,3) L_0x143ff20/d;
v0x130d2f0_0 .net "a", 0 0, L_0x143f150;  alias, 1 drivers
v0x130d3c0_0 .net "a_out", 0 0, L_0x143fc10;  1 drivers
v0x130d460_0 .net "b", 0 0, L_0x143f950;  alias, 1 drivers
v0x130d560_0 .net "b_out", 0 0, L_0x143fdd0;  1 drivers
v0x130d600_0 .net "not_sel", 0 0, L_0x143fb00;  1 drivers
v0x130d6f0_0 .net "res", 0 0, L_0x143ff20;  alias, 1 drivers
v0x130d7b0_0 .net "sel", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x130e090 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x130b9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x130fd10_0 .net "a", 0 0, L_0x1443a80;  1 drivers
v0x130fdd0_0 .net "ab_out", 0 0, L_0x1440560;  1 drivers
v0x130fec0_0 .net "b", 0 0, L_0x1443f10;  1 drivers
v0x130ff60_0 .net "c", 0 0, L_0x1420070;  1 drivers
v0x1310030_0 .net "cd_out", 0 0, L_0x1440b50;  1 drivers
v0x1310170_0 .net "d", 0 0, L_0x141d880;  1 drivers
v0x1310210_0 .net "res", 0 0, L_0x1441120;  1 drivers
v0x13102b0_0 .net "sel0", 0 0, L_0x1444c00;  alias, 1 drivers
v0x1310350_0 .net "sel1", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x130e310 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x130e090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1440120/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x1440120 .delay 1 (1,1,1) L_0x1440120/d;
L_0x1440230/d .functor AND 1, L_0x1443a80, L_0x1440120, C4<1>, C4<1>;
L_0x1440230 .delay 1 (3,3,3) L_0x1440230/d;
L_0x1440400/d .functor AND 1, L_0x1443f10, L_0x1444c00, C4<1>, C4<1>;
L_0x1440400 .delay 1 (3,3,3) L_0x1440400/d;
L_0x1440560/d .functor OR 1, L_0x1440230, L_0x1440400, C4<0>, C4<0>;
L_0x1440560 .delay 1 (3,3,3) L_0x1440560/d;
v0x130e590_0 .net "a", 0 0, L_0x1443a80;  alias, 1 drivers
v0x130e670_0 .net "a_out", 0 0, L_0x1440230;  1 drivers
v0x130e730_0 .net "b", 0 0, L_0x1443f10;  alias, 1 drivers
v0x130e800_0 .net "b_out", 0 0, L_0x1440400;  1 drivers
v0x130e8c0_0 .net "not_sel", 0 0, L_0x1440120;  1 drivers
v0x130e9d0_0 .net "res", 0 0, L_0x1440560;  alias, 1 drivers
v0x130ea90_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x130ebb0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x130e090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1440710/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x1440710 .delay 1 (1,1,1) L_0x1440710/d;
L_0x1440820/d .functor AND 1, L_0x1420070, L_0x1440710, C4<1>, C4<1>;
L_0x1440820 .delay 1 (3,3,3) L_0x1440820/d;
L_0x14409f0/d .functor AND 1, L_0x141d880, L_0x1444c00, C4<1>, C4<1>;
L_0x14409f0 .delay 1 (3,3,3) L_0x14409f0/d;
L_0x1440b50/d .functor OR 1, L_0x1440820, L_0x14409f0, C4<0>, C4<0>;
L_0x1440b50 .delay 1 (3,3,3) L_0x1440b50/d;
v0x130ee20_0 .net "a", 0 0, L_0x1420070;  alias, 1 drivers
v0x130eee0_0 .net "a_out", 0 0, L_0x1440820;  1 drivers
v0x130efa0_0 .net "b", 0 0, L_0x141d880;  alias, 1 drivers
v0x130f070_0 .net "b_out", 0 0, L_0x14409f0;  1 drivers
v0x130f130_0 .net "not_sel", 0 0, L_0x1440710;  1 drivers
v0x130f240_0 .net "res", 0 0, L_0x1440b50;  alias, 1 drivers
v0x130f300_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x130f4b0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x130e090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1440d00/d .functor NOT 1, L_0x1444ad0, C4<0>, C4<0>, C4<0>;
L_0x1440d00 .delay 1 (1,1,1) L_0x1440d00/d;
L_0x1440e10/d .functor AND 1, L_0x1440560, L_0x1440d00, C4<1>, C4<1>;
L_0x1440e10 .delay 1 (3,3,3) L_0x1440e10/d;
L_0x1440fd0/d .functor AND 1, L_0x1440b50, L_0x1444ad0, C4<1>, C4<1>;
L_0x1440fd0 .delay 1 (3,3,3) L_0x1440fd0/d;
L_0x1441120/d .functor OR 1, L_0x1440e10, L_0x1440fd0, C4<0>, C4<0>;
L_0x1441120 .delay 1 (3,3,3) L_0x1441120/d;
v0x130f6e0_0 .net "a", 0 0, L_0x1440560;  alias, 1 drivers
v0x130f7b0_0 .net "a_out", 0 0, L_0x1440e10;  1 drivers
v0x130f850_0 .net "b", 0 0, L_0x1440b50;  alias, 1 drivers
v0x130f950_0 .net "b_out", 0 0, L_0x1440fd0;  1 drivers
v0x130f9f0_0 .net "not_sel", 0 0, L_0x1440d00;  1 drivers
v0x130fae0_0 .net "res", 0 0, L_0x1441120;  alias, 1 drivers
v0x130fba0_0 .net "sel", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x13104e0 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x130b9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1312170_0 .net "a", 0 0, L_0x1443b20;  1 drivers
v0x1312230_0 .net "ab_out", 0 0, L_0x1441760;  1 drivers
v0x13122d0_0 .net "b", 0 0, L_0x1443fb0;  1 drivers
v0x13123a0_0 .net "c", 0 0, L_0x14443f0;  1 drivers
v0x1312470_0 .net "cd_out", 0 0, L_0x1441d50;  1 drivers
v0x13125b0_0 .net "d", 0 0, L_0x1444860;  1 drivers
v0x1312650_0 .net "res", 0 0, L_0x1442320;  1 drivers
v0x13126f0_0 .net "sel0", 0 0, L_0x1444c00;  alias, 1 drivers
v0x13128a0_0 .net "sel1", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x1310770 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x13104e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1441320/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x1441320 .delay 1 (1,1,1) L_0x1441320/d;
L_0x1441430/d .functor AND 1, L_0x1443b20, L_0x1441320, C4<1>, C4<1>;
L_0x1441430 .delay 1 (3,3,3) L_0x1441430/d;
L_0x1441600/d .functor AND 1, L_0x1443fb0, L_0x1444c00, C4<1>, C4<1>;
L_0x1441600 .delay 1 (3,3,3) L_0x1441600/d;
L_0x1441760/d .functor OR 1, L_0x1441430, L_0x1441600, C4<0>, C4<0>;
L_0x1441760 .delay 1 (3,3,3) L_0x1441760/d;
v0x13109f0_0 .net "a", 0 0, L_0x1443b20;  alias, 1 drivers
v0x1310ad0_0 .net "a_out", 0 0, L_0x1441430;  1 drivers
v0x1310b90_0 .net "b", 0 0, L_0x1443fb0;  alias, 1 drivers
v0x1310c60_0 .net "b_out", 0 0, L_0x1441600;  1 drivers
v0x1310d20_0 .net "not_sel", 0 0, L_0x1441320;  1 drivers
v0x1310e30_0 .net "res", 0 0, L_0x1441760;  alias, 1 drivers
v0x1310ef0_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x1311010 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x13104e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1441910/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x1441910 .delay 1 (1,1,1) L_0x1441910/d;
L_0x1441a20/d .functor AND 1, L_0x14443f0, L_0x1441910, C4<1>, C4<1>;
L_0x1441a20 .delay 1 (3,3,3) L_0x1441a20/d;
L_0x1441bf0/d .functor AND 1, L_0x1444860, L_0x1444c00, C4<1>, C4<1>;
L_0x1441bf0 .delay 1 (3,3,3) L_0x1441bf0/d;
L_0x1441d50/d .functor OR 1, L_0x1441a20, L_0x1441bf0, C4<0>, C4<0>;
L_0x1441d50 .delay 1 (3,3,3) L_0x1441d50/d;
v0x1311280_0 .net "a", 0 0, L_0x14443f0;  alias, 1 drivers
v0x1311340_0 .net "a_out", 0 0, L_0x1441a20;  1 drivers
v0x1311400_0 .net "b", 0 0, L_0x1444860;  alias, 1 drivers
v0x13114d0_0 .net "b_out", 0 0, L_0x1441bf0;  1 drivers
v0x1311590_0 .net "not_sel", 0 0, L_0x1441910;  1 drivers
v0x13116a0_0 .net "res", 0 0, L_0x1441d50;  alias, 1 drivers
v0x1311760_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x1311880 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x13104e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1441f00/d .functor NOT 1, L_0x1444ad0, C4<0>, C4<0>, C4<0>;
L_0x1441f00 .delay 1 (1,1,1) L_0x1441f00/d;
L_0x1442010/d .functor AND 1, L_0x1441760, L_0x1441f00, C4<1>, C4<1>;
L_0x1442010 .delay 1 (3,3,3) L_0x1442010/d;
L_0x14421d0/d .functor AND 1, L_0x1441d50, L_0x1444ad0, C4<1>, C4<1>;
L_0x14421d0 .delay 1 (3,3,3) L_0x14421d0/d;
L_0x1442320/d .functor OR 1, L_0x1442010, L_0x14421d0, C4<0>, C4<0>;
L_0x1442320 .delay 1 (3,3,3) L_0x1442320/d;
v0x1311b00_0 .net "a", 0 0, L_0x1441760;  alias, 1 drivers
v0x1311bd0_0 .net "a_out", 0 0, L_0x1442010;  1 drivers
v0x1311c70_0 .net "b", 0 0, L_0x1441d50;  alias, 1 drivers
v0x1311d70_0 .net "b_out", 0 0, L_0x14421d0;  1 drivers
v0x1311e10_0 .net "not_sel", 0 0, L_0x1441f00;  1 drivers
v0x1311f00_0 .net "res", 0 0, L_0x1442320;  alias, 1 drivers
v0x1311fc0_0 .net "sel", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x13129a0 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x130b9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1314590_0 .net "a", 0 0, L_0x1443bc0;  1 drivers
v0x1314650_0 .net "ab_out", 0 0, L_0x1442960;  1 drivers
v0x1314740_0 .net "b", 0 0, L_0x1444050;  1 drivers
v0x1314810_0 .net "c", 0 0, L_0x1444490;  1 drivers
v0x13148e0_0 .net "cd_out", 0 0, L_0x1442f50;  1 drivers
v0x1314a20_0 .net "d", 0 0, L_0x1444900;  1 drivers
v0x1314ac0_0 .net "res", 0 0, L_0x14435d0;  1 drivers
v0x1314b60_0 .net "sel0", 0 0, L_0x1444c00;  alias, 1 drivers
v0x1314c00_0 .net "sel1", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x1312c00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x13129a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1442520/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x1442520 .delay 1 (1,1,1) L_0x1442520/d;
L_0x1442630/d .functor AND 1, L_0x1443bc0, L_0x1442520, C4<1>, C4<1>;
L_0x1442630 .delay 1 (3,3,3) L_0x1442630/d;
L_0x1442800/d .functor AND 1, L_0x1444050, L_0x1444c00, C4<1>, C4<1>;
L_0x1442800 .delay 1 (3,3,3) L_0x1442800/d;
L_0x1442960/d .functor OR 1, L_0x1442630, L_0x1442800, C4<0>, C4<0>;
L_0x1442960 .delay 1 (3,3,3) L_0x1442960/d;
v0x1312ea0_0 .net "a", 0 0, L_0x1443bc0;  alias, 1 drivers
v0x1312f80_0 .net "a_out", 0 0, L_0x1442630;  1 drivers
v0x1313040_0 .net "b", 0 0, L_0x1444050;  alias, 1 drivers
v0x1313110_0 .net "b_out", 0 0, L_0x1442800;  1 drivers
v0x13131d0_0 .net "not_sel", 0 0, L_0x1442520;  1 drivers
v0x13132e0_0 .net "res", 0 0, L_0x1442960;  alias, 1 drivers
v0x13133a0_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x13134c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x13129a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1442b10/d .functor NOT 1, L_0x1444c00, C4<0>, C4<0>, C4<0>;
L_0x1442b10 .delay 1 (1,1,1) L_0x1442b10/d;
L_0x1442c20/d .functor AND 1, L_0x1444490, L_0x1442b10, C4<1>, C4<1>;
L_0x1442c20 .delay 1 (3,3,3) L_0x1442c20/d;
L_0x1442df0/d .functor AND 1, L_0x1444900, L_0x1444c00, C4<1>, C4<1>;
L_0x1442df0 .delay 1 (3,3,3) L_0x1442df0/d;
L_0x1442f50/d .functor OR 1, L_0x1442c20, L_0x1442df0, C4<0>, C4<0>;
L_0x1442f50 .delay 1 (3,3,3) L_0x1442f50/d;
v0x1313730_0 .net "a", 0 0, L_0x1444490;  alias, 1 drivers
v0x13137f0_0 .net "a_out", 0 0, L_0x1442c20;  1 drivers
v0x13138b0_0 .net "b", 0 0, L_0x1444900;  alias, 1 drivers
v0x1313980_0 .net "b_out", 0 0, L_0x1442df0;  1 drivers
v0x1313a40_0 .net "not_sel", 0 0, L_0x1442b10;  1 drivers
v0x1313b50_0 .net "res", 0 0, L_0x1442f50;  alias, 1 drivers
v0x1313c10_0 .net "sel", 0 0, L_0x1444c00;  alias, 1 drivers
S_0x1313d30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x13129a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1442fc0/d .functor NOT 1, L_0x1444ad0, C4<0>, C4<0>, C4<0>;
L_0x1442fc0 .delay 1 (1,1,1) L_0x1442fc0/d;
L_0x14430d0/d .functor AND 1, L_0x1442960, L_0x1442fc0, C4<1>, C4<1>;
L_0x14430d0 .delay 1 (3,3,3) L_0x14430d0/d;
L_0x1443270/d .functor AND 1, L_0x1442f50, L_0x1444ad0, C4<1>, C4<1>;
L_0x1443270 .delay 1 (3,3,3) L_0x1443270/d;
L_0x14435d0/d .functor OR 1, L_0x14430d0, L_0x1443270, C4<0>, C4<0>;
L_0x14435d0 .delay 1 (3,3,3) L_0x14435d0/d;
v0x1313fb0_0 .net "a", 0 0, L_0x1442960;  alias, 1 drivers
v0x1314080_0 .net "a_out", 0 0, L_0x14430d0;  1 drivers
v0x1314120_0 .net "b", 0 0, L_0x1442f50;  alias, 1 drivers
v0x1314220_0 .net "b_out", 0 0, L_0x1443270;  1 drivers
v0x13142c0_0 .net "not_sel", 0 0, L_0x1442fc0;  1 drivers
v0x13143b0_0 .net "res", 0 0, L_0x14435d0;  alias, 1 drivers
v0x1314470_0 .net "sel", 0 0, L_0x1444ad0;  alias, 1 drivers
S_0x1315610 .scope module, "r0" "reg4" 20 54, 16 3 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x131eed0_0 .net "D", 3 0, L_0x1426d40;  alias, 1 drivers
v0x131efb0_0 .net "Q", 3 0, L_0x1439350;  alias, 1 drivers
v0x131f050_0 .net "QB", 3 0, L_0x14393f0;  alias, 1 drivers
v0x131f110_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
L_0x1438de0 .part L_0x1426d40, 0, 1;
L_0x1438fc0 .part L_0x1426d40, 1, 1;
L_0x14390f0 .part L_0x1426d40, 2, 1;
L_0x1439220 .part L_0x1426d40, 3, 1;
L_0x1439350 .concat [ 1 1 1 1], L_0x1435700, L_0x1436830, L_0x1437960, L_0x1438a90;
L_0x14393f0 .concat [ 1 1 1 1], L_0x1435850, L_0x1436980, L_0x1437ab0, L_0x1438be0;
S_0x1315860 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x1315610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1434a80/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1434a80 .delay 1 (1,1,1) L_0x1434a80/d;
v0x13177f0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1317890_0 .net "d", 0 0, L_0x1438de0;  1 drivers
v0x1317950_0 .net "nclk", 0 0, L_0x1434a80;  1 drivers
v0x1317a50_0 .net "q", 0 0, L_0x1435700;  1 drivers
v0x1317b40_0 .net "q_tmp", 0 0, L_0x1434f80;  1 drivers
v0x1317c30_0 .net "qb", 0 0, L_0x1435850;  1 drivers
v0x1317d20_0 .net "qb_tmp", 0 0, L_0x1435110;  1 drivers
S_0x1315af0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1315860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1434b60/d .functor NOT 1, L_0x1438de0, C4<0>, C4<0>, C4<0>;
L_0x1434b60 .delay 1 (1,1,1) L_0x1434b60/d;
L_0x1434c40/d .functor AND 1, L_0x1434b60, L_0x1434a80, C4<1>, C4<1>;
L_0x1434c40 .delay 1 (3,3,3) L_0x1434c40/d;
L_0x1434dc0/d .functor AND 1, L_0x1438de0, L_0x1434a80, C4<1>, C4<1>;
L_0x1434dc0 .delay 1 (3,3,3) L_0x1434dc0/d;
v0x1316380_0 .net "d", 0 0, L_0x1438de0;  alias, 1 drivers
v0x1316460_0 .net "g", 0 0, L_0x1434a80;  alias, 1 drivers
v0x1316520_0 .net "nd", 0 0, L_0x1434b60;  1 drivers
v0x13165c0_0 .net "q", 0 0, L_0x1434f80;  alias, 1 drivers
v0x1316690_0 .net "qb", 0 0, L_0x1435110;  alias, 1 drivers
v0x1316780_0 .net "r", 0 0, L_0x1434c40;  1 drivers
v0x1316850_0 .net "s", 0 0, L_0x1434dc0;  1 drivers
S_0x1315d60 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1315af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1434f80/d .functor NOR 1, L_0x1434c40, L_0x1435110, C4<0>, C4<0>;
L_0x1434f80 .delay 1 (2,2,2) L_0x1434f80/d;
L_0x1435110/d .functor NOR 1, L_0x1434f80, L_0x1434dc0, C4<0>, C4<0>;
L_0x1435110 .delay 1 (2,2,2) L_0x1435110/d;
v0x1315fd0_0 .net "q", 0 0, L_0x1434f80;  alias, 1 drivers
v0x13160b0_0 .net "qb", 0 0, L_0x1435110;  alias, 1 drivers
v0x1316170_0 .net "r", 0 0, L_0x1434c40;  alias, 1 drivers
v0x1316210_0 .net "s", 0 0, L_0x1434dc0;  alias, 1 drivers
S_0x1316950 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1315860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1435280/d .functor NOT 1, L_0x1434f80, C4<0>, C4<0>, C4<0>;
L_0x1435280 .delay 1 (1,1,1) L_0x1435280/d;
L_0x14353b0/d .functor AND 1, L_0x1435280, L_0x1385610, C4<1>, C4<1>;
L_0x14353b0 .delay 1 (3,3,3) L_0x14353b0/d;
L_0x1435580/d .functor AND 1, L_0x1434f80, L_0x1385610, C4<1>, C4<1>;
L_0x1435580 .delay 1 (3,3,3) L_0x1435580/d;
v0x1317220_0 .net "d", 0 0, L_0x1434f80;  alias, 1 drivers
v0x1317330_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x13173f0_0 .net "nd", 0 0, L_0x1435280;  1 drivers
v0x1317490_0 .net "q", 0 0, L_0x1435700;  alias, 1 drivers
v0x1317530_0 .net "qb", 0 0, L_0x1435850;  alias, 1 drivers
v0x1317620_0 .net "r", 0 0, L_0x14353b0;  1 drivers
v0x13176f0_0 .net "s", 0 0, L_0x1435580;  1 drivers
S_0x1316bc0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1316950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1435700/d .functor NOR 1, L_0x14353b0, L_0x1435850, C4<0>, C4<0>;
L_0x1435700 .delay 1 (2,2,2) L_0x1435700/d;
L_0x1435850/d .functor NOR 1, L_0x1435700, L_0x1435580, C4<0>, C4<0>;
L_0x1435850 .delay 1 (2,2,2) L_0x1435850/d;
v0x1316e40_0 .net "q", 0 0, L_0x1435700;  alias, 1 drivers
v0x1316f20_0 .net "qb", 0 0, L_0x1435850;  alias, 1 drivers
v0x1316fe0_0 .net "r", 0 0, L_0x14353b0;  alias, 1 drivers
v0x13170b0_0 .net "s", 0 0, L_0x1435580;  alias, 1 drivers
S_0x1317e10 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x1315610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1435a50/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1435a50 .delay 1 (1,1,1) L_0x1435a50/d;
v0x1319d80_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1319e20_0 .net "d", 0 0, L_0x1438fc0;  1 drivers
v0x1319ee0_0 .net "nclk", 0 0, L_0x1435a50;  1 drivers
v0x1319fe0_0 .net "q", 0 0, L_0x1436830;  1 drivers
v0x131a0d0_0 .net "q_tmp", 0 0, L_0x14360b0;  1 drivers
v0x131a1c0_0 .net "qb", 0 0, L_0x1436980;  1 drivers
v0x131a2b0_0 .net "qb_tmp", 0 0, L_0x1436240;  1 drivers
S_0x13180a0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1317e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1435ba0/d .functor NOT 1, L_0x1438fc0, C4<0>, C4<0>, C4<0>;
L_0x1435ba0 .delay 1 (1,1,1) L_0x1435ba0/d;
L_0x1435d20/d .functor AND 1, L_0x1435ba0, L_0x1435a50, C4<1>, C4<1>;
L_0x1435d20 .delay 1 (3,3,3) L_0x1435d20/d;
L_0x1435ef0/d .functor AND 1, L_0x1438fc0, L_0x1435a50, C4<1>, C4<1>;
L_0x1435ef0 .delay 1 (3,3,3) L_0x1435ef0/d;
v0x1318910_0 .net "d", 0 0, L_0x1438fc0;  alias, 1 drivers
v0x13189f0_0 .net "g", 0 0, L_0x1435a50;  alias, 1 drivers
v0x1318ab0_0 .net "nd", 0 0, L_0x1435ba0;  1 drivers
v0x1318b50_0 .net "q", 0 0, L_0x14360b0;  alias, 1 drivers
v0x1318c20_0 .net "qb", 0 0, L_0x1436240;  alias, 1 drivers
v0x1318d10_0 .net "r", 0 0, L_0x1435d20;  1 drivers
v0x1318de0_0 .net "s", 0 0, L_0x1435ef0;  1 drivers
S_0x13182f0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x13180a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14360b0/d .functor NOR 1, L_0x1435d20, L_0x1436240, C4<0>, C4<0>;
L_0x14360b0 .delay 1 (2,2,2) L_0x14360b0/d;
L_0x1436240/d .functor NOR 1, L_0x14360b0, L_0x1435ef0, C4<0>, C4<0>;
L_0x1436240 .delay 1 (2,2,2) L_0x1436240/d;
v0x1318560_0 .net "q", 0 0, L_0x14360b0;  alias, 1 drivers
v0x1318640_0 .net "qb", 0 0, L_0x1436240;  alias, 1 drivers
v0x1318700_0 .net "r", 0 0, L_0x1435d20;  alias, 1 drivers
v0x13187a0_0 .net "s", 0 0, L_0x1435ef0;  alias, 1 drivers
S_0x1318ee0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1317e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14363b0/d .functor NOT 1, L_0x14360b0, C4<0>, C4<0>, C4<0>;
L_0x14363b0 .delay 1 (1,1,1) L_0x14363b0/d;
L_0x14364e0/d .functor AND 1, L_0x14363b0, L_0x1385610, C4<1>, C4<1>;
L_0x14364e0 .delay 1 (3,3,3) L_0x14364e0/d;
L_0x14366b0/d .functor AND 1, L_0x14360b0, L_0x1385610, C4<1>, C4<1>;
L_0x14366b0 .delay 1 (3,3,3) L_0x14366b0/d;
v0x13197b0_0 .net "d", 0 0, L_0x14360b0;  alias, 1 drivers
v0x13198c0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1319980_0 .net "nd", 0 0, L_0x14363b0;  1 drivers
v0x1319a20_0 .net "q", 0 0, L_0x1436830;  alias, 1 drivers
v0x1319ac0_0 .net "qb", 0 0, L_0x1436980;  alias, 1 drivers
v0x1319bb0_0 .net "r", 0 0, L_0x14364e0;  1 drivers
v0x1319c80_0 .net "s", 0 0, L_0x14366b0;  1 drivers
S_0x1319150 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1318ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1436830/d .functor NOR 1, L_0x14364e0, L_0x1436980, C4<0>, C4<0>;
L_0x1436830 .delay 1 (2,2,2) L_0x1436830/d;
L_0x1436980/d .functor NOR 1, L_0x1436830, L_0x14366b0, C4<0>, C4<0>;
L_0x1436980 .delay 1 (2,2,2) L_0x1436980/d;
v0x13193d0_0 .net "q", 0 0, L_0x1436830;  alias, 1 drivers
v0x13194b0_0 .net "qb", 0 0, L_0x1436980;  alias, 1 drivers
v0x1319570_0 .net "r", 0 0, L_0x14364e0;  alias, 1 drivers
v0x1319640_0 .net "s", 0 0, L_0x14366b0;  alias, 1 drivers
S_0x131a3a0 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x1315610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1436b80/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1436b80 .delay 1 (1,1,1) L_0x1436b80/d;
v0x131c320_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x131c3c0_0 .net "d", 0 0, L_0x14390f0;  1 drivers
v0x131c480_0 .net "nclk", 0 0, L_0x1436b80;  1 drivers
v0x131c580_0 .net "q", 0 0, L_0x1437960;  1 drivers
v0x131c670_0 .net "q_tmp", 0 0, L_0x14371e0;  1 drivers
v0x131c760_0 .net "qb", 0 0, L_0x1437ab0;  1 drivers
v0x131c850_0 .net "qb_tmp", 0 0, L_0x1437370;  1 drivers
S_0x131a610 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x131a3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1436cd0/d .functor NOT 1, L_0x14390f0, C4<0>, C4<0>, C4<0>;
L_0x1436cd0 .delay 1 (1,1,1) L_0x1436cd0/d;
L_0x1436e50/d .functor AND 1, L_0x1436cd0, L_0x1436b80, C4<1>, C4<1>;
L_0x1436e50 .delay 1 (3,3,3) L_0x1436e50/d;
L_0x1437020/d .functor AND 1, L_0x14390f0, L_0x1436b80, C4<1>, C4<1>;
L_0x1437020 .delay 1 (3,3,3) L_0x1437020/d;
v0x131aeb0_0 .net "d", 0 0, L_0x14390f0;  alias, 1 drivers
v0x131af90_0 .net "g", 0 0, L_0x1436b80;  alias, 1 drivers
v0x131b050_0 .net "nd", 0 0, L_0x1436cd0;  1 drivers
v0x131b0f0_0 .net "q", 0 0, L_0x14371e0;  alias, 1 drivers
v0x131b1c0_0 .net "qb", 0 0, L_0x1437370;  alias, 1 drivers
v0x131b2b0_0 .net "r", 0 0, L_0x1436e50;  1 drivers
v0x131b380_0 .net "s", 0 0, L_0x1437020;  1 drivers
S_0x131a860 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x131a610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14371e0/d .functor NOR 1, L_0x1436e50, L_0x1437370, C4<0>, C4<0>;
L_0x14371e0 .delay 1 (2,2,2) L_0x14371e0/d;
L_0x1437370/d .functor NOR 1, L_0x14371e0, L_0x1437020, C4<0>, C4<0>;
L_0x1437370 .delay 1 (2,2,2) L_0x1437370/d;
v0x131aad0_0 .net "q", 0 0, L_0x14371e0;  alias, 1 drivers
v0x131abb0_0 .net "qb", 0 0, L_0x1437370;  alias, 1 drivers
v0x131ac70_0 .net "r", 0 0, L_0x1436e50;  alias, 1 drivers
v0x131ad40_0 .net "s", 0 0, L_0x1437020;  alias, 1 drivers
S_0x131b480 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x131a3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14374e0/d .functor NOT 1, L_0x14371e0, C4<0>, C4<0>, C4<0>;
L_0x14374e0 .delay 1 (1,1,1) L_0x14374e0/d;
L_0x1437610/d .functor AND 1, L_0x14374e0, L_0x1385610, C4<1>, C4<1>;
L_0x1437610 .delay 1 (3,3,3) L_0x1437610/d;
L_0x14377e0/d .functor AND 1, L_0x14371e0, L_0x1385610, C4<1>, C4<1>;
L_0x14377e0 .delay 1 (3,3,3) L_0x14377e0/d;
v0x131bd50_0 .net "d", 0 0, L_0x14371e0;  alias, 1 drivers
v0x131be60_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x131bf20_0 .net "nd", 0 0, L_0x14374e0;  1 drivers
v0x131bfc0_0 .net "q", 0 0, L_0x1437960;  alias, 1 drivers
v0x131c060_0 .net "qb", 0 0, L_0x1437ab0;  alias, 1 drivers
v0x131c150_0 .net "r", 0 0, L_0x1437610;  1 drivers
v0x131c220_0 .net "s", 0 0, L_0x14377e0;  1 drivers
S_0x131b6f0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x131b480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1437960/d .functor NOR 1, L_0x1437610, L_0x1437ab0, C4<0>, C4<0>;
L_0x1437960 .delay 1 (2,2,2) L_0x1437960/d;
L_0x1437ab0/d .functor NOR 1, L_0x1437960, L_0x14377e0, C4<0>, C4<0>;
L_0x1437ab0 .delay 1 (2,2,2) L_0x1437ab0/d;
v0x131b970_0 .net "q", 0 0, L_0x1437960;  alias, 1 drivers
v0x131ba50_0 .net "qb", 0 0, L_0x1437ab0;  alias, 1 drivers
v0x131bb10_0 .net "r", 0 0, L_0x1437610;  alias, 1 drivers
v0x131bbe0_0 .net "s", 0 0, L_0x14377e0;  alias, 1 drivers
S_0x131c940 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x1315610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1437cb0/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1437cb0 .delay 1 (1,1,1) L_0x1437cb0/d;
v0x131e8b0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x131e950_0 .net "d", 0 0, L_0x1439220;  1 drivers
v0x131ea10_0 .net "nclk", 0 0, L_0x1437cb0;  1 drivers
v0x131eb10_0 .net "q", 0 0, L_0x1438a90;  1 drivers
v0x131ec00_0 .net "q_tmp", 0 0, L_0x1438310;  1 drivers
v0x131ecf0_0 .net "qb", 0 0, L_0x1438be0;  1 drivers
v0x131ede0_0 .net "qb_tmp", 0 0, L_0x14384a0;  1 drivers
S_0x131cbb0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x131c940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1437e00/d .functor NOT 1, L_0x1439220, C4<0>, C4<0>, C4<0>;
L_0x1437e00 .delay 1 (1,1,1) L_0x1437e00/d;
L_0x1437f80/d .functor AND 1, L_0x1437e00, L_0x1437cb0, C4<1>, C4<1>;
L_0x1437f80 .delay 1 (3,3,3) L_0x1437f80/d;
L_0x1438150/d .functor AND 1, L_0x1439220, L_0x1437cb0, C4<1>, C4<1>;
L_0x1438150 .delay 1 (3,3,3) L_0x1438150/d;
v0x131d440_0 .net "d", 0 0, L_0x1439220;  alias, 1 drivers
v0x131d520_0 .net "g", 0 0, L_0x1437cb0;  alias, 1 drivers
v0x131d5e0_0 .net "nd", 0 0, L_0x1437e00;  1 drivers
v0x131d680_0 .net "q", 0 0, L_0x1438310;  alias, 1 drivers
v0x131d750_0 .net "qb", 0 0, L_0x14384a0;  alias, 1 drivers
v0x131d840_0 .net "r", 0 0, L_0x1437f80;  1 drivers
v0x131d910_0 .net "s", 0 0, L_0x1438150;  1 drivers
S_0x131ce20 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x131cbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1438310/d .functor NOR 1, L_0x1437f80, L_0x14384a0, C4<0>, C4<0>;
L_0x1438310 .delay 1 (2,2,2) L_0x1438310/d;
L_0x14384a0/d .functor NOR 1, L_0x1438310, L_0x1438150, C4<0>, C4<0>;
L_0x14384a0 .delay 1 (2,2,2) L_0x14384a0/d;
v0x131d090_0 .net "q", 0 0, L_0x1438310;  alias, 1 drivers
v0x131d170_0 .net "qb", 0 0, L_0x14384a0;  alias, 1 drivers
v0x131d230_0 .net "r", 0 0, L_0x1437f80;  alias, 1 drivers
v0x131d2d0_0 .net "s", 0 0, L_0x1438150;  alias, 1 drivers
S_0x131da10 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x131c940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1438610/d .functor NOT 1, L_0x1438310, C4<0>, C4<0>, C4<0>;
L_0x1438610 .delay 1 (1,1,1) L_0x1438610/d;
L_0x1438740/d .functor AND 1, L_0x1438610, L_0x1385610, C4<1>, C4<1>;
L_0x1438740 .delay 1 (3,3,3) L_0x1438740/d;
L_0x1438910/d .functor AND 1, L_0x1438310, L_0x1385610, C4<1>, C4<1>;
L_0x1438910 .delay 1 (3,3,3) L_0x1438910/d;
v0x131e2e0_0 .net "d", 0 0, L_0x1438310;  alias, 1 drivers
v0x131e3f0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x131e4b0_0 .net "nd", 0 0, L_0x1438610;  1 drivers
v0x131e550_0 .net "q", 0 0, L_0x1438a90;  alias, 1 drivers
v0x131e5f0_0 .net "qb", 0 0, L_0x1438be0;  alias, 1 drivers
v0x131e6e0_0 .net "r", 0 0, L_0x1438740;  1 drivers
v0x131e7b0_0 .net "s", 0 0, L_0x1438910;  1 drivers
S_0x131dc80 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x131da10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1438a90/d .functor NOR 1, L_0x1438740, L_0x1438be0, C4<0>, C4<0>;
L_0x1438a90 .delay 1 (2,2,2) L_0x1438a90/d;
L_0x1438be0/d .functor NOR 1, L_0x1438a90, L_0x1438910, C4<0>, C4<0>;
L_0x1438be0 .delay 1 (2,2,2) L_0x1438be0/d;
v0x131df00_0 .net "q", 0 0, L_0x1438a90;  alias, 1 drivers
v0x131dfe0_0 .net "qb", 0 0, L_0x1438be0;  alias, 1 drivers
v0x131e0a0_0 .net "r", 0 0, L_0x1438740;  alias, 1 drivers
v0x131e170_0 .net "s", 0 0, L_0x1438910;  alias, 1 drivers
S_0x131f230 .scope module, "r1" "reg4" 20 53, 16 3 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1328b80_0 .net "D", 3 0, L_0x1424770;  alias, 1 drivers
v0x1328c60_0 .net "Q", 3 0, L_0x1434900;  alias, 1 drivers
v0x1328d00_0 .net "QB", 3 0, L_0x14349a0;  alias, 1 drivers
v0x1328dc0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
L_0x1434390 .part L_0x1424770, 0, 1;
L_0x1434570 .part L_0x1424770, 1, 1;
L_0x14346a0 .part L_0x1424770, 2, 1;
L_0x14347d0 .part L_0x1424770, 3, 1;
L_0x1434900 .concat [ 1 1 1 1], L_0x1430cb0, L_0x1431de0, L_0x1432f10, L_0x1434040;
L_0x14349a0 .concat [ 1 1 1 1], L_0x1430e00, L_0x1431f30, L_0x1433060, L_0x1434190;
S_0x131f480 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x131f230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1430030/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1430030 .delay 1 (1,1,1) L_0x1430030/d;
v0x13214a0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1321540_0 .net "d", 0 0, L_0x1434390;  1 drivers
v0x1321600_0 .net "nclk", 0 0, L_0x1430030;  1 drivers
v0x1321700_0 .net "q", 0 0, L_0x1430cb0;  1 drivers
v0x13217f0_0 .net "q_tmp", 0 0, L_0x1430530;  1 drivers
v0x13218e0_0 .net "qb", 0 0, L_0x1430e00;  1 drivers
v0x13219d0_0 .net "qb_tmp", 0 0, L_0x14306c0;  1 drivers
S_0x131f710 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x131f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1430110/d .functor NOT 1, L_0x1434390, C4<0>, C4<0>, C4<0>;
L_0x1430110 .delay 1 (1,1,1) L_0x1430110/d;
L_0x14301f0/d .functor AND 1, L_0x1430110, L_0x1430030, C4<1>, C4<1>;
L_0x14301f0 .delay 1 (3,3,3) L_0x14301f0/d;
L_0x1430370/d .functor AND 1, L_0x1434390, L_0x1430030, C4<1>, C4<1>;
L_0x1430370 .delay 1 (3,3,3) L_0x1430370/d;
v0x1320030_0 .net "d", 0 0, L_0x1434390;  alias, 1 drivers
v0x1320110_0 .net "g", 0 0, L_0x1430030;  alias, 1 drivers
v0x13201d0_0 .net "nd", 0 0, L_0x1430110;  1 drivers
v0x1320270_0 .net "q", 0 0, L_0x1430530;  alias, 1 drivers
v0x1320340_0 .net "qb", 0 0, L_0x14306c0;  alias, 1 drivers
v0x1320430_0 .net "r", 0 0, L_0x14301f0;  1 drivers
v0x1320500_0 .net "s", 0 0, L_0x1430370;  1 drivers
S_0x131f9b0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x131f710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1430530/d .functor NOR 1, L_0x14301f0, L_0x14306c0, C4<0>, C4<0>;
L_0x1430530 .delay 1 (2,2,2) L_0x1430530/d;
L_0x14306c0/d .functor NOR 1, L_0x1430530, L_0x1430370, C4<0>, C4<0>;
L_0x14306c0 .delay 1 (2,2,2) L_0x14306c0/d;
v0x131fc50_0 .net "q", 0 0, L_0x1430530;  alias, 1 drivers
v0x131fd30_0 .net "qb", 0 0, L_0x14306c0;  alias, 1 drivers
v0x131fdf0_0 .net "r", 0 0, L_0x14301f0;  alias, 1 drivers
v0x131fec0_0 .net "s", 0 0, L_0x1430370;  alias, 1 drivers
S_0x1320600 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x131f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1430830/d .functor NOT 1, L_0x1430530, C4<0>, C4<0>, C4<0>;
L_0x1430830 .delay 1 (1,1,1) L_0x1430830/d;
L_0x1430960/d .functor AND 1, L_0x1430830, L_0x1385610, C4<1>, C4<1>;
L_0x1430960 .delay 1 (3,3,3) L_0x1430960/d;
L_0x1430b30/d .functor AND 1, L_0x1430530, L_0x1385610, C4<1>, C4<1>;
L_0x1430b30 .delay 1 (3,3,3) L_0x1430b30/d;
v0x1320ed0_0 .net "d", 0 0, L_0x1430530;  alias, 1 drivers
v0x1320fe0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x13210a0_0 .net "nd", 0 0, L_0x1430830;  1 drivers
v0x1321140_0 .net "q", 0 0, L_0x1430cb0;  alias, 1 drivers
v0x13211e0_0 .net "qb", 0 0, L_0x1430e00;  alias, 1 drivers
v0x13212d0_0 .net "r", 0 0, L_0x1430960;  1 drivers
v0x13213a0_0 .net "s", 0 0, L_0x1430b30;  1 drivers
S_0x1320870 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1320600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1430cb0/d .functor NOR 1, L_0x1430960, L_0x1430e00, C4<0>, C4<0>;
L_0x1430cb0 .delay 1 (2,2,2) L_0x1430cb0/d;
L_0x1430e00/d .functor NOR 1, L_0x1430cb0, L_0x1430b30, C4<0>, C4<0>;
L_0x1430e00 .delay 1 (2,2,2) L_0x1430e00/d;
v0x1320af0_0 .net "q", 0 0, L_0x1430cb0;  alias, 1 drivers
v0x1320bd0_0 .net "qb", 0 0, L_0x1430e00;  alias, 1 drivers
v0x1320c90_0 .net "r", 0 0, L_0x1430960;  alias, 1 drivers
v0x1320d60_0 .net "s", 0 0, L_0x1430b30;  alias, 1 drivers
S_0x1321ac0 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x131f230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1431000/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1431000 .delay 1 (1,1,1) L_0x1431000/d;
v0x1323a30_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1323ad0_0 .net "d", 0 0, L_0x1434570;  1 drivers
v0x1323b90_0 .net "nclk", 0 0, L_0x1431000;  1 drivers
v0x1323c90_0 .net "q", 0 0, L_0x1431de0;  1 drivers
v0x1323d80_0 .net "q_tmp", 0 0, L_0x1431660;  1 drivers
v0x1323e70_0 .net "qb", 0 0, L_0x1431f30;  1 drivers
v0x1323f60_0 .net "qb_tmp", 0 0, L_0x14317f0;  1 drivers
S_0x1321d50 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1321ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1431150/d .functor NOT 1, L_0x1434570, C4<0>, C4<0>, C4<0>;
L_0x1431150 .delay 1 (1,1,1) L_0x1431150/d;
L_0x14312d0/d .functor AND 1, L_0x1431150, L_0x1431000, C4<1>, C4<1>;
L_0x14312d0 .delay 1 (3,3,3) L_0x14312d0/d;
L_0x14314a0/d .functor AND 1, L_0x1434570, L_0x1431000, C4<1>, C4<1>;
L_0x14314a0 .delay 1 (3,3,3) L_0x14314a0/d;
v0x13225c0_0 .net "d", 0 0, L_0x1434570;  alias, 1 drivers
v0x13226a0_0 .net "g", 0 0, L_0x1431000;  alias, 1 drivers
v0x1322760_0 .net "nd", 0 0, L_0x1431150;  1 drivers
v0x1322800_0 .net "q", 0 0, L_0x1431660;  alias, 1 drivers
v0x13228d0_0 .net "qb", 0 0, L_0x14317f0;  alias, 1 drivers
v0x13229c0_0 .net "r", 0 0, L_0x14312d0;  1 drivers
v0x1322a90_0 .net "s", 0 0, L_0x14314a0;  1 drivers
S_0x1321fa0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1321d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1431660/d .functor NOR 1, L_0x14312d0, L_0x14317f0, C4<0>, C4<0>;
L_0x1431660 .delay 1 (2,2,2) L_0x1431660/d;
L_0x14317f0/d .functor NOR 1, L_0x1431660, L_0x14314a0, C4<0>, C4<0>;
L_0x14317f0 .delay 1 (2,2,2) L_0x14317f0/d;
v0x1322210_0 .net "q", 0 0, L_0x1431660;  alias, 1 drivers
v0x13222f0_0 .net "qb", 0 0, L_0x14317f0;  alias, 1 drivers
v0x13223b0_0 .net "r", 0 0, L_0x14312d0;  alias, 1 drivers
v0x1322450_0 .net "s", 0 0, L_0x14314a0;  alias, 1 drivers
S_0x1322b90 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1321ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1431960/d .functor NOT 1, L_0x1431660, C4<0>, C4<0>, C4<0>;
L_0x1431960 .delay 1 (1,1,1) L_0x1431960/d;
L_0x1431a90/d .functor AND 1, L_0x1431960, L_0x1385610, C4<1>, C4<1>;
L_0x1431a90 .delay 1 (3,3,3) L_0x1431a90/d;
L_0x1431c60/d .functor AND 1, L_0x1431660, L_0x1385610, C4<1>, C4<1>;
L_0x1431c60 .delay 1 (3,3,3) L_0x1431c60/d;
v0x1323460_0 .net "d", 0 0, L_0x1431660;  alias, 1 drivers
v0x1323570_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1323630_0 .net "nd", 0 0, L_0x1431960;  1 drivers
v0x13236d0_0 .net "q", 0 0, L_0x1431de0;  alias, 1 drivers
v0x1323770_0 .net "qb", 0 0, L_0x1431f30;  alias, 1 drivers
v0x1323860_0 .net "r", 0 0, L_0x1431a90;  1 drivers
v0x1323930_0 .net "s", 0 0, L_0x1431c60;  1 drivers
S_0x1322e00 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1322b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1431de0/d .functor NOR 1, L_0x1431a90, L_0x1431f30, C4<0>, C4<0>;
L_0x1431de0 .delay 1 (2,2,2) L_0x1431de0/d;
L_0x1431f30/d .functor NOR 1, L_0x1431de0, L_0x1431c60, C4<0>, C4<0>;
L_0x1431f30 .delay 1 (2,2,2) L_0x1431f30/d;
v0x1323080_0 .net "q", 0 0, L_0x1431de0;  alias, 1 drivers
v0x1323160_0 .net "qb", 0 0, L_0x1431f30;  alias, 1 drivers
v0x1323220_0 .net "r", 0 0, L_0x1431a90;  alias, 1 drivers
v0x13232f0_0 .net "s", 0 0, L_0x1431c60;  alias, 1 drivers
S_0x1324050 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x131f230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1432130/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1432130 .delay 1 (1,1,1) L_0x1432130/d;
v0x1325fd0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1326070_0 .net "d", 0 0, L_0x14346a0;  1 drivers
v0x1326130_0 .net "nclk", 0 0, L_0x1432130;  1 drivers
v0x1326230_0 .net "q", 0 0, L_0x1432f10;  1 drivers
v0x1326320_0 .net "q_tmp", 0 0, L_0x1432790;  1 drivers
v0x1326410_0 .net "qb", 0 0, L_0x1433060;  1 drivers
v0x1326500_0 .net "qb_tmp", 0 0, L_0x1432920;  1 drivers
S_0x13242c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1324050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1432280/d .functor NOT 1, L_0x14346a0, C4<0>, C4<0>, C4<0>;
L_0x1432280 .delay 1 (1,1,1) L_0x1432280/d;
L_0x1432400/d .functor AND 1, L_0x1432280, L_0x1432130, C4<1>, C4<1>;
L_0x1432400 .delay 1 (3,3,3) L_0x1432400/d;
L_0x14325d0/d .functor AND 1, L_0x14346a0, L_0x1432130, C4<1>, C4<1>;
L_0x14325d0 .delay 1 (3,3,3) L_0x14325d0/d;
v0x1324b60_0 .net "d", 0 0, L_0x14346a0;  alias, 1 drivers
v0x1324c40_0 .net "g", 0 0, L_0x1432130;  alias, 1 drivers
v0x1324d00_0 .net "nd", 0 0, L_0x1432280;  1 drivers
v0x1324da0_0 .net "q", 0 0, L_0x1432790;  alias, 1 drivers
v0x1324e70_0 .net "qb", 0 0, L_0x1432920;  alias, 1 drivers
v0x1324f60_0 .net "r", 0 0, L_0x1432400;  1 drivers
v0x1325030_0 .net "s", 0 0, L_0x14325d0;  1 drivers
S_0x1324510 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x13242c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1432790/d .functor NOR 1, L_0x1432400, L_0x1432920, C4<0>, C4<0>;
L_0x1432790 .delay 1 (2,2,2) L_0x1432790/d;
L_0x1432920/d .functor NOR 1, L_0x1432790, L_0x14325d0, C4<0>, C4<0>;
L_0x1432920 .delay 1 (2,2,2) L_0x1432920/d;
v0x1324780_0 .net "q", 0 0, L_0x1432790;  alias, 1 drivers
v0x1324860_0 .net "qb", 0 0, L_0x1432920;  alias, 1 drivers
v0x1324920_0 .net "r", 0 0, L_0x1432400;  alias, 1 drivers
v0x13249f0_0 .net "s", 0 0, L_0x14325d0;  alias, 1 drivers
S_0x1325130 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1324050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1432a90/d .functor NOT 1, L_0x1432790, C4<0>, C4<0>, C4<0>;
L_0x1432a90 .delay 1 (1,1,1) L_0x1432a90/d;
L_0x1432bc0/d .functor AND 1, L_0x1432a90, L_0x1385610, C4<1>, C4<1>;
L_0x1432bc0 .delay 1 (3,3,3) L_0x1432bc0/d;
L_0x1432d90/d .functor AND 1, L_0x1432790, L_0x1385610, C4<1>, C4<1>;
L_0x1432d90 .delay 1 (3,3,3) L_0x1432d90/d;
v0x1325a00_0 .net "d", 0 0, L_0x1432790;  alias, 1 drivers
v0x1325b10_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1325bd0_0 .net "nd", 0 0, L_0x1432a90;  1 drivers
v0x1325c70_0 .net "q", 0 0, L_0x1432f10;  alias, 1 drivers
v0x1325d10_0 .net "qb", 0 0, L_0x1433060;  alias, 1 drivers
v0x1325e00_0 .net "r", 0 0, L_0x1432bc0;  1 drivers
v0x1325ed0_0 .net "s", 0 0, L_0x1432d90;  1 drivers
S_0x13253a0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1325130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1432f10/d .functor NOR 1, L_0x1432bc0, L_0x1433060, C4<0>, C4<0>;
L_0x1432f10 .delay 1 (2,2,2) L_0x1432f10/d;
L_0x1433060/d .functor NOR 1, L_0x1432f10, L_0x1432d90, C4<0>, C4<0>;
L_0x1433060 .delay 1 (2,2,2) L_0x1433060/d;
v0x1325620_0 .net "q", 0 0, L_0x1432f10;  alias, 1 drivers
v0x1325700_0 .net "qb", 0 0, L_0x1433060;  alias, 1 drivers
v0x13257c0_0 .net "r", 0 0, L_0x1432bc0;  alias, 1 drivers
v0x1325890_0 .net "s", 0 0, L_0x1432d90;  alias, 1 drivers
S_0x13265f0 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x131f230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1433260/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1433260 .delay 1 (1,1,1) L_0x1433260/d;
v0x1328560_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1328600_0 .net "d", 0 0, L_0x14347d0;  1 drivers
v0x13286c0_0 .net "nclk", 0 0, L_0x1433260;  1 drivers
v0x13287c0_0 .net "q", 0 0, L_0x1434040;  1 drivers
v0x13288b0_0 .net "q_tmp", 0 0, L_0x14338c0;  1 drivers
v0x13289a0_0 .net "qb", 0 0, L_0x1434190;  1 drivers
v0x1328a90_0 .net "qb_tmp", 0 0, L_0x1433a50;  1 drivers
S_0x1326860 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x13265f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14333b0/d .functor NOT 1, L_0x14347d0, C4<0>, C4<0>, C4<0>;
L_0x14333b0 .delay 1 (1,1,1) L_0x14333b0/d;
L_0x1433530/d .functor AND 1, L_0x14333b0, L_0x1433260, C4<1>, C4<1>;
L_0x1433530 .delay 1 (3,3,3) L_0x1433530/d;
L_0x1433700/d .functor AND 1, L_0x14347d0, L_0x1433260, C4<1>, C4<1>;
L_0x1433700 .delay 1 (3,3,3) L_0x1433700/d;
v0x13270f0_0 .net "d", 0 0, L_0x14347d0;  alias, 1 drivers
v0x13271d0_0 .net "g", 0 0, L_0x1433260;  alias, 1 drivers
v0x1327290_0 .net "nd", 0 0, L_0x14333b0;  1 drivers
v0x1327330_0 .net "q", 0 0, L_0x14338c0;  alias, 1 drivers
v0x1327400_0 .net "qb", 0 0, L_0x1433a50;  alias, 1 drivers
v0x13274f0_0 .net "r", 0 0, L_0x1433530;  1 drivers
v0x13275c0_0 .net "s", 0 0, L_0x1433700;  1 drivers
S_0x1326ad0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1326860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14338c0/d .functor NOR 1, L_0x1433530, L_0x1433a50, C4<0>, C4<0>;
L_0x14338c0 .delay 1 (2,2,2) L_0x14338c0/d;
L_0x1433a50/d .functor NOR 1, L_0x14338c0, L_0x1433700, C4<0>, C4<0>;
L_0x1433a50 .delay 1 (2,2,2) L_0x1433a50/d;
v0x1326d40_0 .net "q", 0 0, L_0x14338c0;  alias, 1 drivers
v0x1326e20_0 .net "qb", 0 0, L_0x1433a50;  alias, 1 drivers
v0x1326ee0_0 .net "r", 0 0, L_0x1433530;  alias, 1 drivers
v0x1326f80_0 .net "s", 0 0, L_0x1433700;  alias, 1 drivers
S_0x13276c0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x13265f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1433bc0/d .functor NOT 1, L_0x14338c0, C4<0>, C4<0>, C4<0>;
L_0x1433bc0 .delay 1 (1,1,1) L_0x1433bc0/d;
L_0x1433cf0/d .functor AND 1, L_0x1433bc0, L_0x1385610, C4<1>, C4<1>;
L_0x1433cf0 .delay 1 (3,3,3) L_0x1433cf0/d;
L_0x1433ec0/d .functor AND 1, L_0x14338c0, L_0x1385610, C4<1>, C4<1>;
L_0x1433ec0 .delay 1 (3,3,3) L_0x1433ec0/d;
v0x1327f90_0 .net "d", 0 0, L_0x14338c0;  alias, 1 drivers
v0x13280a0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1328160_0 .net "nd", 0 0, L_0x1433bc0;  1 drivers
v0x1328200_0 .net "q", 0 0, L_0x1434040;  alias, 1 drivers
v0x13282a0_0 .net "qb", 0 0, L_0x1434190;  alias, 1 drivers
v0x1328390_0 .net "r", 0 0, L_0x1433cf0;  1 drivers
v0x1328460_0 .net "s", 0 0, L_0x1433ec0;  1 drivers
S_0x1327930 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x13276c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1434040/d .functor NOR 1, L_0x1433cf0, L_0x1434190, C4<0>, C4<0>;
L_0x1434040 .delay 1 (2,2,2) L_0x1434040/d;
L_0x1434190/d .functor NOR 1, L_0x1434040, L_0x1433ec0, C4<0>, C4<0>;
L_0x1434190 .delay 1 (2,2,2) L_0x1434190/d;
v0x1327bb0_0 .net "q", 0 0, L_0x1434040;  alias, 1 drivers
v0x1327c90_0 .net "qb", 0 0, L_0x1434190;  alias, 1 drivers
v0x1327d50_0 .net "r", 0 0, L_0x1433cf0;  alias, 1 drivers
v0x1327e20_0 .net "s", 0 0, L_0x1433ec0;  alias, 1 drivers
S_0x1328ee0 .scope module, "r2" "reg4" 20 52, 16 3 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1332830_0 .net "D", 3 0, L_0x1421e70;  alias, 1 drivers
v0x1332910_0 .net "Q", 3 0, L_0x142feb0;  alias, 1 drivers
v0x13329b0_0 .net "QB", 3 0, L_0x142ff50;  alias, 1 drivers
v0x1332a70_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
L_0x142f940 .part L_0x1421e70, 0, 1;
L_0x142fb20 .part L_0x1421e70, 1, 1;
L_0x142fc50 .part L_0x1421e70, 2, 1;
L_0x142fd80 .part L_0x1421e70, 3, 1;
L_0x142feb0 .concat [ 1 1 1 1], L_0x142c4c0, L_0x142d430, L_0x142e4c0, L_0x142f5f0;
L_0x142ff50 .concat [ 1 1 1 1], L_0x142c5d0, L_0x142d540, L_0x142e610, L_0x142f740;
S_0x1329130 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x1328ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142b980/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x142b980 .delay 1 (1,1,1) L_0x142b980/d;
v0x132b150_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x132b1f0_0 .net "d", 0 0, L_0x142f940;  1 drivers
v0x132b2b0_0 .net "nclk", 0 0, L_0x142b980;  1 drivers
v0x132b3b0_0 .net "q", 0 0, L_0x142c4c0;  1 drivers
v0x132b4a0_0 .net "q_tmp", 0 0, L_0x142be00;  1 drivers
v0x132b590_0 .net "qb", 0 0, L_0x142c5d0;  1 drivers
v0x132b680_0 .net "qb_tmp", 0 0, L_0x142bf50;  1 drivers
S_0x13293c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1329130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142ba40/d .functor NOT 1, L_0x142f940, C4<0>, C4<0>, C4<0>;
L_0x142ba40 .delay 1 (1,1,1) L_0x142ba40/d;
L_0x142bb00/d .functor AND 1, L_0x142ba40, L_0x142b980, C4<1>, C4<1>;
L_0x142bb00 .delay 1 (3,3,3) L_0x142bb00/d;
L_0x142bc60/d .functor AND 1, L_0x142f940, L_0x142b980, C4<1>, C4<1>;
L_0x142bc60 .delay 1 (3,3,3) L_0x142bc60/d;
v0x1329ce0_0 .net "d", 0 0, L_0x142f940;  alias, 1 drivers
v0x1329dc0_0 .net "g", 0 0, L_0x142b980;  alias, 1 drivers
v0x1329e80_0 .net "nd", 0 0, L_0x142ba40;  1 drivers
v0x1329f20_0 .net "q", 0 0, L_0x142be00;  alias, 1 drivers
v0x1329ff0_0 .net "qb", 0 0, L_0x142bf50;  alias, 1 drivers
v0x132a0e0_0 .net "r", 0 0, L_0x142bb00;  1 drivers
v0x132a1b0_0 .net "s", 0 0, L_0x142bc60;  1 drivers
S_0x1329660 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x13293c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142be00/d .functor NOR 1, L_0x142bb00, L_0x142bf50, C4<0>, C4<0>;
L_0x142be00 .delay 1 (2,2,2) L_0x142be00/d;
L_0x142bf50/d .functor NOR 1, L_0x142be00, L_0x142bc60, C4<0>, C4<0>;
L_0x142bf50 .delay 1 (2,2,2) L_0x142bf50/d;
v0x1329900_0 .net "q", 0 0, L_0x142be00;  alias, 1 drivers
v0x13299e0_0 .net "qb", 0 0, L_0x142bf50;  alias, 1 drivers
v0x1329aa0_0 .net "r", 0 0, L_0x142bb00;  alias, 1 drivers
v0x1329b70_0 .net "s", 0 0, L_0x142bc60;  alias, 1 drivers
S_0x132a2b0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1329130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142c0a0/d .functor NOT 1, L_0x142be00, C4<0>, C4<0>, C4<0>;
L_0x142c0a0 .delay 1 (1,1,1) L_0x142c0a0/d;
L_0x142c1b0/d .functor AND 1, L_0x142c0a0, L_0x1385610, C4<1>, C4<1>;
L_0x142c1b0 .delay 1 (3,3,3) L_0x142c1b0/d;
L_0x142c360/d .functor AND 1, L_0x142be00, L_0x1385610, C4<1>, C4<1>;
L_0x142c360 .delay 1 (3,3,3) L_0x142c360/d;
v0x132ab80_0 .net "d", 0 0, L_0x142be00;  alias, 1 drivers
v0x132ac90_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x132ad50_0 .net "nd", 0 0, L_0x142c0a0;  1 drivers
v0x132adf0_0 .net "q", 0 0, L_0x142c4c0;  alias, 1 drivers
v0x132ae90_0 .net "qb", 0 0, L_0x142c5d0;  alias, 1 drivers
v0x132af80_0 .net "r", 0 0, L_0x142c1b0;  1 drivers
v0x132b050_0 .net "s", 0 0, L_0x142c360;  1 drivers
S_0x132a520 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x132a2b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142c4c0/d .functor NOR 1, L_0x142c1b0, L_0x142c5d0, C4<0>, C4<0>;
L_0x142c4c0 .delay 1 (2,2,2) L_0x142c4c0/d;
L_0x142c5d0/d .functor NOR 1, L_0x142c4c0, L_0x142c360, C4<0>, C4<0>;
L_0x142c5d0 .delay 1 (2,2,2) L_0x142c5d0/d;
v0x132a7a0_0 .net "q", 0 0, L_0x142c4c0;  alias, 1 drivers
v0x132a880_0 .net "qb", 0 0, L_0x142c5d0;  alias, 1 drivers
v0x132a940_0 .net "r", 0 0, L_0x142c1b0;  alias, 1 drivers
v0x132aa10_0 .net "s", 0 0, L_0x142c360;  alias, 1 drivers
S_0x132b770 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x1328ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142c7b0/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x142c7b0 .delay 1 (1,1,1) L_0x142c7b0/d;
v0x132d6e0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x132d780_0 .net "d", 0 0, L_0x142fb20;  1 drivers
v0x132d840_0 .net "nclk", 0 0, L_0x142c7b0;  1 drivers
v0x132d940_0 .net "q", 0 0, L_0x142d430;  1 drivers
v0x132da30_0 .net "q_tmp", 0 0, L_0x142cd70;  1 drivers
v0x132db20_0 .net "qb", 0 0, L_0x142d540;  1 drivers
v0x132dc10_0 .net "qb_tmp", 0 0, L_0x142cec0;  1 drivers
S_0x132ba00 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x132b770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142c8c0/d .functor NOT 1, L_0x142fb20, C4<0>, C4<0>, C4<0>;
L_0x142c8c0 .delay 1 (1,1,1) L_0x142c8c0/d;
L_0x142ca20/d .functor AND 1, L_0x142c8c0, L_0x142c7b0, C4<1>, C4<1>;
L_0x142ca20 .delay 1 (3,3,3) L_0x142ca20/d;
L_0x142cbd0/d .functor AND 1, L_0x142fb20, L_0x142c7b0, C4<1>, C4<1>;
L_0x142cbd0 .delay 1 (3,3,3) L_0x142cbd0/d;
v0x132c270_0 .net "d", 0 0, L_0x142fb20;  alias, 1 drivers
v0x132c350_0 .net "g", 0 0, L_0x142c7b0;  alias, 1 drivers
v0x132c410_0 .net "nd", 0 0, L_0x142c8c0;  1 drivers
v0x132c4b0_0 .net "q", 0 0, L_0x142cd70;  alias, 1 drivers
v0x132c580_0 .net "qb", 0 0, L_0x142cec0;  alias, 1 drivers
v0x132c670_0 .net "r", 0 0, L_0x142ca20;  1 drivers
v0x132c740_0 .net "s", 0 0, L_0x142cbd0;  1 drivers
S_0x132bc50 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x132ba00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142cd70/d .functor NOR 1, L_0x142ca20, L_0x142cec0, C4<0>, C4<0>;
L_0x142cd70 .delay 1 (2,2,2) L_0x142cd70/d;
L_0x142cec0/d .functor NOR 1, L_0x142cd70, L_0x142cbd0, C4<0>, C4<0>;
L_0x142cec0 .delay 1 (2,2,2) L_0x142cec0/d;
v0x132bec0_0 .net "q", 0 0, L_0x142cd70;  alias, 1 drivers
v0x132bfa0_0 .net "qb", 0 0, L_0x142cec0;  alias, 1 drivers
v0x132c060_0 .net "r", 0 0, L_0x142ca20;  alias, 1 drivers
v0x132c100_0 .net "s", 0 0, L_0x142cbd0;  alias, 1 drivers
S_0x132c840 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x132b770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142d010/d .functor NOT 1, L_0x142cd70, C4<0>, C4<0>, C4<0>;
L_0x142d010 .delay 1 (1,1,1) L_0x142d010/d;
L_0x142d120/d .functor AND 1, L_0x142d010, L_0x1385610, C4<1>, C4<1>;
L_0x142d120 .delay 1 (3,3,3) L_0x142d120/d;
L_0x142d2d0/d .functor AND 1, L_0x142cd70, L_0x1385610, C4<1>, C4<1>;
L_0x142d2d0 .delay 1 (3,3,3) L_0x142d2d0/d;
v0x132d110_0 .net "d", 0 0, L_0x142cd70;  alias, 1 drivers
v0x132d220_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x132d2e0_0 .net "nd", 0 0, L_0x142d010;  1 drivers
v0x132d380_0 .net "q", 0 0, L_0x142d430;  alias, 1 drivers
v0x132d420_0 .net "qb", 0 0, L_0x142d540;  alias, 1 drivers
v0x132d510_0 .net "r", 0 0, L_0x142d120;  1 drivers
v0x132d5e0_0 .net "s", 0 0, L_0x142d2d0;  1 drivers
S_0x132cab0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x132c840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142d430/d .functor NOR 1, L_0x142d120, L_0x142d540, C4<0>, C4<0>;
L_0x142d430 .delay 1 (2,2,2) L_0x142d430/d;
L_0x142d540/d .functor NOR 1, L_0x142d430, L_0x142d2d0, C4<0>, C4<0>;
L_0x142d540 .delay 1 (2,2,2) L_0x142d540/d;
v0x132cd30_0 .net "q", 0 0, L_0x142d430;  alias, 1 drivers
v0x132ce10_0 .net "qb", 0 0, L_0x142d540;  alias, 1 drivers
v0x132ced0_0 .net "r", 0 0, L_0x142d120;  alias, 1 drivers
v0x132cfa0_0 .net "s", 0 0, L_0x142d2d0;  alias, 1 drivers
S_0x132dd00 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x1328ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142d720/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x142d720 .delay 1 (1,1,1) L_0x142d720/d;
v0x132fc80_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x132fd20_0 .net "d", 0 0, L_0x142fc50;  1 drivers
v0x132fde0_0 .net "nclk", 0 0, L_0x142d720;  1 drivers
v0x132fee0_0 .net "q", 0 0, L_0x142e4c0;  1 drivers
v0x132ffd0_0 .net "q_tmp", 0 0, L_0x142dd40;  1 drivers
v0x13300c0_0 .net "qb", 0 0, L_0x142e610;  1 drivers
v0x13301b0_0 .net "qb_tmp", 0 0, L_0x142ded0;  1 drivers
S_0x132df70 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x132dd00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142d830/d .functor NOT 1, L_0x142fc50, C4<0>, C4<0>, C4<0>;
L_0x142d830 .delay 1 (1,1,1) L_0x142d830/d;
L_0x142d9b0/d .functor AND 1, L_0x142d830, L_0x142d720, C4<1>, C4<1>;
L_0x142d9b0 .delay 1 (3,3,3) L_0x142d9b0/d;
L_0x142db80/d .functor AND 1, L_0x142fc50, L_0x142d720, C4<1>, C4<1>;
L_0x142db80 .delay 1 (3,3,3) L_0x142db80/d;
v0x132e810_0 .net "d", 0 0, L_0x142fc50;  alias, 1 drivers
v0x132e8f0_0 .net "g", 0 0, L_0x142d720;  alias, 1 drivers
v0x132e9b0_0 .net "nd", 0 0, L_0x142d830;  1 drivers
v0x132ea50_0 .net "q", 0 0, L_0x142dd40;  alias, 1 drivers
v0x132eb20_0 .net "qb", 0 0, L_0x142ded0;  alias, 1 drivers
v0x132ec10_0 .net "r", 0 0, L_0x142d9b0;  1 drivers
v0x132ece0_0 .net "s", 0 0, L_0x142db80;  1 drivers
S_0x132e1c0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x132df70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142dd40/d .functor NOR 1, L_0x142d9b0, L_0x142ded0, C4<0>, C4<0>;
L_0x142dd40 .delay 1 (2,2,2) L_0x142dd40/d;
L_0x142ded0/d .functor NOR 1, L_0x142dd40, L_0x142db80, C4<0>, C4<0>;
L_0x142ded0 .delay 1 (2,2,2) L_0x142ded0/d;
v0x132e430_0 .net "q", 0 0, L_0x142dd40;  alias, 1 drivers
v0x132e510_0 .net "qb", 0 0, L_0x142ded0;  alias, 1 drivers
v0x132e5d0_0 .net "r", 0 0, L_0x142d9b0;  alias, 1 drivers
v0x132e6a0_0 .net "s", 0 0, L_0x142db80;  alias, 1 drivers
S_0x132ede0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x132dd00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142e040/d .functor NOT 1, L_0x142dd40, C4<0>, C4<0>, C4<0>;
L_0x142e040 .delay 1 (1,1,1) L_0x142e040/d;
L_0x142e170/d .functor AND 1, L_0x142e040, L_0x1385610, C4<1>, C4<1>;
L_0x142e170 .delay 1 (3,3,3) L_0x142e170/d;
L_0x142e340/d .functor AND 1, L_0x142dd40, L_0x1385610, C4<1>, C4<1>;
L_0x142e340 .delay 1 (3,3,3) L_0x142e340/d;
v0x132f6b0_0 .net "d", 0 0, L_0x142dd40;  alias, 1 drivers
v0x132f7c0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x132f880_0 .net "nd", 0 0, L_0x142e040;  1 drivers
v0x132f920_0 .net "q", 0 0, L_0x142e4c0;  alias, 1 drivers
v0x132f9c0_0 .net "qb", 0 0, L_0x142e610;  alias, 1 drivers
v0x132fab0_0 .net "r", 0 0, L_0x142e170;  1 drivers
v0x132fb80_0 .net "s", 0 0, L_0x142e340;  1 drivers
S_0x132f050 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x132ede0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142e4c0/d .functor NOR 1, L_0x142e170, L_0x142e610, C4<0>, C4<0>;
L_0x142e4c0 .delay 1 (2,2,2) L_0x142e4c0/d;
L_0x142e610/d .functor NOR 1, L_0x142e4c0, L_0x142e340, C4<0>, C4<0>;
L_0x142e610 .delay 1 (2,2,2) L_0x142e610/d;
v0x132f2d0_0 .net "q", 0 0, L_0x142e4c0;  alias, 1 drivers
v0x132f3b0_0 .net "qb", 0 0, L_0x142e610;  alias, 1 drivers
v0x132f470_0 .net "r", 0 0, L_0x142e170;  alias, 1 drivers
v0x132f540_0 .net "s", 0 0, L_0x142e340;  alias, 1 drivers
S_0x13302a0 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x1328ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142e810/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x142e810 .delay 1 (1,1,1) L_0x142e810/d;
v0x1332210_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x13322b0_0 .net "d", 0 0, L_0x142fd80;  1 drivers
v0x1332370_0 .net "nclk", 0 0, L_0x142e810;  1 drivers
v0x1332470_0 .net "q", 0 0, L_0x142f5f0;  1 drivers
v0x1332560_0 .net "q_tmp", 0 0, L_0x142ee70;  1 drivers
v0x1332650_0 .net "qb", 0 0, L_0x142f740;  1 drivers
v0x1332740_0 .net "qb_tmp", 0 0, L_0x142f000;  1 drivers
S_0x1330510 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x13302a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142e960/d .functor NOT 1, L_0x142fd80, C4<0>, C4<0>, C4<0>;
L_0x142e960 .delay 1 (1,1,1) L_0x142e960/d;
L_0x142eae0/d .functor AND 1, L_0x142e960, L_0x142e810, C4<1>, C4<1>;
L_0x142eae0 .delay 1 (3,3,3) L_0x142eae0/d;
L_0x142ecb0/d .functor AND 1, L_0x142fd80, L_0x142e810, C4<1>, C4<1>;
L_0x142ecb0 .delay 1 (3,3,3) L_0x142ecb0/d;
v0x1330da0_0 .net "d", 0 0, L_0x142fd80;  alias, 1 drivers
v0x1330e80_0 .net "g", 0 0, L_0x142e810;  alias, 1 drivers
v0x1330f40_0 .net "nd", 0 0, L_0x142e960;  1 drivers
v0x1330fe0_0 .net "q", 0 0, L_0x142ee70;  alias, 1 drivers
v0x13310b0_0 .net "qb", 0 0, L_0x142f000;  alias, 1 drivers
v0x13311a0_0 .net "r", 0 0, L_0x142eae0;  1 drivers
v0x1331270_0 .net "s", 0 0, L_0x142ecb0;  1 drivers
S_0x1330780 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1330510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142ee70/d .functor NOR 1, L_0x142eae0, L_0x142f000, C4<0>, C4<0>;
L_0x142ee70 .delay 1 (2,2,2) L_0x142ee70/d;
L_0x142f000/d .functor NOR 1, L_0x142ee70, L_0x142ecb0, C4<0>, C4<0>;
L_0x142f000 .delay 1 (2,2,2) L_0x142f000/d;
v0x13309f0_0 .net "q", 0 0, L_0x142ee70;  alias, 1 drivers
v0x1330ad0_0 .net "qb", 0 0, L_0x142f000;  alias, 1 drivers
v0x1330b90_0 .net "r", 0 0, L_0x142eae0;  alias, 1 drivers
v0x1330c30_0 .net "s", 0 0, L_0x142ecb0;  alias, 1 drivers
S_0x1331370 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x13302a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142f170/d .functor NOT 1, L_0x142ee70, C4<0>, C4<0>, C4<0>;
L_0x142f170 .delay 1 (1,1,1) L_0x142f170/d;
L_0x142f2a0/d .functor AND 1, L_0x142f170, L_0x1385610, C4<1>, C4<1>;
L_0x142f2a0 .delay 1 (3,3,3) L_0x142f2a0/d;
L_0x142f470/d .functor AND 1, L_0x142ee70, L_0x1385610, C4<1>, C4<1>;
L_0x142f470 .delay 1 (3,3,3) L_0x142f470/d;
v0x1331c40_0 .net "d", 0 0, L_0x142ee70;  alias, 1 drivers
v0x1331d50_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1331e10_0 .net "nd", 0 0, L_0x142f170;  1 drivers
v0x1331eb0_0 .net "q", 0 0, L_0x142f5f0;  alias, 1 drivers
v0x1331f50_0 .net "qb", 0 0, L_0x142f740;  alias, 1 drivers
v0x1332040_0 .net "r", 0 0, L_0x142f2a0;  1 drivers
v0x1332110_0 .net "s", 0 0, L_0x142f470;  1 drivers
S_0x13315e0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1331370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142f5f0/d .functor NOR 1, L_0x142f2a0, L_0x142f740, C4<0>, C4<0>;
L_0x142f5f0 .delay 1 (2,2,2) L_0x142f5f0/d;
L_0x142f740/d .functor NOR 1, L_0x142f5f0, L_0x142f470, C4<0>, C4<0>;
L_0x142f740 .delay 1 (2,2,2) L_0x142f740/d;
v0x1331860_0 .net "q", 0 0, L_0x142f5f0;  alias, 1 drivers
v0x1331940_0 .net "qb", 0 0, L_0x142f740;  alias, 1 drivers
v0x1331a00_0 .net "r", 0 0, L_0x142f2a0;  alias, 1 drivers
v0x1331ad0_0 .net "s", 0 0, L_0x142f470;  alias, 1 drivers
S_0x1332b90 .scope module, "r3" "reg4" 20 51, 16 3 0, S_0x12d4a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x133c4e0_0 .net "D", 3 0, L_0x141f790;  alias, 1 drivers
v0x133c5c0_0 .net "Q", 3 0, L_0x142b840;  alias, 1 drivers
v0x133c660_0 .net "QB", 3 0, L_0x142b8e0;  alias, 1 drivers
v0x133c720_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
L_0x142b2f0 .part L_0x141f790, 0, 1;
L_0x142b4b0 .part L_0x141f790, 1, 1;
L_0x142b5e0 .part L_0x141f790, 2, 1;
L_0x142b710 .part L_0x141f790, 3, 1;
L_0x142b840 .concat [ 1 1 1 1], L_0x1428360, L_0x1429120, L_0x142a090, L_0x142b000;
L_0x142b8e0 .concat [ 1 1 1 1], L_0x1428470, L_0x1429230, L_0x142a1a0, L_0x142b110;
S_0x1332de0 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x1332b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1426f20/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1426f20 .delay 1 (1,1,1) L_0x1426f20/d;
v0x1334e00_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1334ea0_0 .net "d", 0 0, L_0x142b2f0;  1 drivers
v0x1334f60_0 .net "nclk", 0 0, L_0x1426f20;  1 drivers
v0x1335060_0 .net "q", 0 0, L_0x1428360;  1 drivers
v0x1335150_0 .net "q_tmp", 0 0, L_0x14275b0;  1 drivers
v0x1335240_0 .net "qb", 0 0, L_0x1428470;  1 drivers
v0x1335330_0 .net "qb_tmp", 0 0, L_0x1427670;  1 drivers
S_0x1333070 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1332de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1427190/d .functor NOT 1, L_0x142b2f0, C4<0>, C4<0>, C4<0>;
L_0x1427190 .delay 1 (1,1,1) L_0x1427190/d;
L_0x14272f0/d .functor AND 1, L_0x1427190, L_0x1426f20, C4<1>, C4<1>;
L_0x14272f0 .delay 1 (3,3,3) L_0x14272f0/d;
L_0x14274a0/d .functor AND 1, L_0x142b2f0, L_0x1426f20, C4<1>, C4<1>;
L_0x14274a0 .delay 1 (3,3,3) L_0x14274a0/d;
v0x1333990_0 .net "d", 0 0, L_0x142b2f0;  alias, 1 drivers
v0x1333a70_0 .net "g", 0 0, L_0x1426f20;  alias, 1 drivers
v0x1333b30_0 .net "nd", 0 0, L_0x1427190;  1 drivers
v0x1333bd0_0 .net "q", 0 0, L_0x14275b0;  alias, 1 drivers
v0x1333ca0_0 .net "qb", 0 0, L_0x1427670;  alias, 1 drivers
v0x1333d90_0 .net "r", 0 0, L_0x14272f0;  1 drivers
v0x1333e60_0 .net "s", 0 0, L_0x14274a0;  1 drivers
S_0x1333310 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1333070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14275b0/d .functor NOR 1, L_0x14272f0, L_0x1427670, C4<0>, C4<0>;
L_0x14275b0 .delay 1 (2,2,2) L_0x14275b0/d;
L_0x1427670/d .functor NOR 1, L_0x14275b0, L_0x14274a0, C4<0>, C4<0>;
L_0x1427670 .delay 1 (2,2,2) L_0x1427670/d;
v0x13335b0_0 .net "q", 0 0, L_0x14275b0;  alias, 1 drivers
v0x1333690_0 .net "qb", 0 0, L_0x1427670;  alias, 1 drivers
v0x1333750_0 .net "r", 0 0, L_0x14272f0;  alias, 1 drivers
v0x1333820_0 .net "s", 0 0, L_0x14274a0;  alias, 1 drivers
S_0x1333f60 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1332de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1427730/d .functor NOT 1, L_0x14275b0, C4<0>, C4<0>, C4<0>;
L_0x1427730 .delay 1 (1,1,1) L_0x1427730/d;
L_0x1427840/d .functor AND 1, L_0x1427730, L_0x1385610, C4<1>, C4<1>;
L_0x1427840 .delay 1 (3,3,3) L_0x1427840/d;
L_0x1428200/d .functor AND 1, L_0x14275b0, L_0x1385610, C4<1>, C4<1>;
L_0x1428200 .delay 1 (3,3,3) L_0x1428200/d;
v0x1334830_0 .net "d", 0 0, L_0x14275b0;  alias, 1 drivers
v0x1334940_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1334a00_0 .net "nd", 0 0, L_0x1427730;  1 drivers
v0x1334aa0_0 .net "q", 0 0, L_0x1428360;  alias, 1 drivers
v0x1334b40_0 .net "qb", 0 0, L_0x1428470;  alias, 1 drivers
v0x1334c30_0 .net "r", 0 0, L_0x1427840;  1 drivers
v0x1334d00_0 .net "s", 0 0, L_0x1428200;  1 drivers
S_0x13341d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1333f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1428360/d .functor NOR 1, L_0x1427840, L_0x1428470, C4<0>, C4<0>;
L_0x1428360 .delay 1 (2,2,2) L_0x1428360/d;
L_0x1428470/d .functor NOR 1, L_0x1428360, L_0x1428200, C4<0>, C4<0>;
L_0x1428470 .delay 1 (2,2,2) L_0x1428470/d;
v0x1334450_0 .net "q", 0 0, L_0x1428360;  alias, 1 drivers
v0x1334530_0 .net "qb", 0 0, L_0x1428470;  alias, 1 drivers
v0x13345f0_0 .net "r", 0 0, L_0x1427840;  alias, 1 drivers
v0x13346c0_0 .net "s", 0 0, L_0x1428200;  alias, 1 drivers
S_0x1335420 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x1332b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1428530/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1428530 .delay 1 (1,1,1) L_0x1428530/d;
v0x1337390_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x1337430_0 .net "d", 0 0, L_0x142b4b0;  1 drivers
v0x13374f0_0 .net "nclk", 0 0, L_0x1428530;  1 drivers
v0x13375f0_0 .net "q", 0 0, L_0x1429120;  1 drivers
v0x13376e0_0 .net "q_tmp", 0 0, L_0x1428a60;  1 drivers
v0x13377d0_0 .net "qb", 0 0, L_0x1429230;  1 drivers
v0x13378c0_0 .net "qb_tmp", 0 0, L_0x1428bb0;  1 drivers
S_0x13356b0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1335420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1428640/d .functor NOT 1, L_0x142b4b0, C4<0>, C4<0>, C4<0>;
L_0x1428640 .delay 1 (1,1,1) L_0x1428640/d;
L_0x14287a0/d .functor AND 1, L_0x1428640, L_0x1428530, C4<1>, C4<1>;
L_0x14287a0 .delay 1 (3,3,3) L_0x14287a0/d;
L_0x1428950/d .functor AND 1, L_0x142b4b0, L_0x1428530, C4<1>, C4<1>;
L_0x1428950 .delay 1 (3,3,3) L_0x1428950/d;
v0x1335f20_0 .net "d", 0 0, L_0x142b4b0;  alias, 1 drivers
v0x1336000_0 .net "g", 0 0, L_0x1428530;  alias, 1 drivers
v0x13360c0_0 .net "nd", 0 0, L_0x1428640;  1 drivers
v0x1336160_0 .net "q", 0 0, L_0x1428a60;  alias, 1 drivers
v0x1336230_0 .net "qb", 0 0, L_0x1428bb0;  alias, 1 drivers
v0x1336320_0 .net "r", 0 0, L_0x14287a0;  1 drivers
v0x13363f0_0 .net "s", 0 0, L_0x1428950;  1 drivers
S_0x1335900 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x13356b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1428a60/d .functor NOR 1, L_0x14287a0, L_0x1428bb0, C4<0>, C4<0>;
L_0x1428a60 .delay 1 (2,2,2) L_0x1428a60/d;
L_0x1428bb0/d .functor NOR 1, L_0x1428a60, L_0x1428950, C4<0>, C4<0>;
L_0x1428bb0 .delay 1 (2,2,2) L_0x1428bb0/d;
v0x1335b70_0 .net "q", 0 0, L_0x1428a60;  alias, 1 drivers
v0x1335c50_0 .net "qb", 0 0, L_0x1428bb0;  alias, 1 drivers
v0x1335d10_0 .net "r", 0 0, L_0x14287a0;  alias, 1 drivers
v0x1335db0_0 .net "s", 0 0, L_0x1428950;  alias, 1 drivers
S_0x13364f0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1335420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1428d00/d .functor NOT 1, L_0x1428a60, C4<0>, C4<0>, C4<0>;
L_0x1428d00 .delay 1 (1,1,1) L_0x1428d00/d;
L_0x1428e10/d .functor AND 1, L_0x1428d00, L_0x1385610, C4<1>, C4<1>;
L_0x1428e10 .delay 1 (3,3,3) L_0x1428e10/d;
L_0x1428fc0/d .functor AND 1, L_0x1428a60, L_0x1385610, C4<1>, C4<1>;
L_0x1428fc0 .delay 1 (3,3,3) L_0x1428fc0/d;
v0x1336dc0_0 .net "d", 0 0, L_0x1428a60;  alias, 1 drivers
v0x1336ed0_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1336f90_0 .net "nd", 0 0, L_0x1428d00;  1 drivers
v0x1337030_0 .net "q", 0 0, L_0x1429120;  alias, 1 drivers
v0x13370d0_0 .net "qb", 0 0, L_0x1429230;  alias, 1 drivers
v0x13371c0_0 .net "r", 0 0, L_0x1428e10;  1 drivers
v0x1337290_0 .net "s", 0 0, L_0x1428fc0;  1 drivers
S_0x1336760 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x13364f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1429120/d .functor NOR 1, L_0x1428e10, L_0x1429230, C4<0>, C4<0>;
L_0x1429120 .delay 1 (2,2,2) L_0x1429120/d;
L_0x1429230/d .functor NOR 1, L_0x1429120, L_0x1428fc0, C4<0>, C4<0>;
L_0x1429230 .delay 1 (2,2,2) L_0x1429230/d;
v0x13369e0_0 .net "q", 0 0, L_0x1429120;  alias, 1 drivers
v0x1336ac0_0 .net "qb", 0 0, L_0x1429230;  alias, 1 drivers
v0x1336b80_0 .net "r", 0 0, L_0x1428e10;  alias, 1 drivers
v0x1336c50_0 .net "s", 0 0, L_0x1428fc0;  alias, 1 drivers
S_0x13379b0 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x1332b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1429410/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x1429410 .delay 1 (1,1,1) L_0x1429410/d;
v0x1339930_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x13399d0_0 .net "d", 0 0, L_0x142b5e0;  1 drivers
v0x1339a90_0 .net "nclk", 0 0, L_0x1429410;  1 drivers
v0x1339b90_0 .net "q", 0 0, L_0x142a090;  1 drivers
v0x1339c80_0 .net "q_tmp", 0 0, L_0x14299d0;  1 drivers
v0x1339d70_0 .net "qb", 0 0, L_0x142a1a0;  1 drivers
v0x1339e60_0 .net "qb_tmp", 0 0, L_0x1429b20;  1 drivers
S_0x1337c20 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x13379b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1429520/d .functor NOT 1, L_0x142b5e0, C4<0>, C4<0>, C4<0>;
L_0x1429520 .delay 1 (1,1,1) L_0x1429520/d;
L_0x1429680/d .functor AND 1, L_0x1429520, L_0x1429410, C4<1>, C4<1>;
L_0x1429680 .delay 1 (3,3,3) L_0x1429680/d;
L_0x1429830/d .functor AND 1, L_0x142b5e0, L_0x1429410, C4<1>, C4<1>;
L_0x1429830 .delay 1 (3,3,3) L_0x1429830/d;
v0x13384c0_0 .net "d", 0 0, L_0x142b5e0;  alias, 1 drivers
v0x13385a0_0 .net "g", 0 0, L_0x1429410;  alias, 1 drivers
v0x1338660_0 .net "nd", 0 0, L_0x1429520;  1 drivers
v0x1338700_0 .net "q", 0 0, L_0x14299d0;  alias, 1 drivers
v0x13387d0_0 .net "qb", 0 0, L_0x1429b20;  alias, 1 drivers
v0x13388c0_0 .net "r", 0 0, L_0x1429680;  1 drivers
v0x1338990_0 .net "s", 0 0, L_0x1429830;  1 drivers
S_0x1337e70 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1337c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14299d0/d .functor NOR 1, L_0x1429680, L_0x1429b20, C4<0>, C4<0>;
L_0x14299d0 .delay 1 (2,2,2) L_0x14299d0/d;
L_0x1429b20/d .functor NOR 1, L_0x14299d0, L_0x1429830, C4<0>, C4<0>;
L_0x1429b20 .delay 1 (2,2,2) L_0x1429b20/d;
v0x13380e0_0 .net "q", 0 0, L_0x14299d0;  alias, 1 drivers
v0x13381c0_0 .net "qb", 0 0, L_0x1429b20;  alias, 1 drivers
v0x1338280_0 .net "r", 0 0, L_0x1429680;  alias, 1 drivers
v0x1338350_0 .net "s", 0 0, L_0x1429830;  alias, 1 drivers
S_0x1338a90 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x13379b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1429c70/d .functor NOT 1, L_0x14299d0, C4<0>, C4<0>, C4<0>;
L_0x1429c70 .delay 1 (1,1,1) L_0x1429c70/d;
L_0x1429d80/d .functor AND 1, L_0x1429c70, L_0x1385610, C4<1>, C4<1>;
L_0x1429d80 .delay 1 (3,3,3) L_0x1429d80/d;
L_0x1429f30/d .functor AND 1, L_0x14299d0, L_0x1385610, C4<1>, C4<1>;
L_0x1429f30 .delay 1 (3,3,3) L_0x1429f30/d;
v0x1339360_0 .net "d", 0 0, L_0x14299d0;  alias, 1 drivers
v0x1339470_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x1339530_0 .net "nd", 0 0, L_0x1429c70;  1 drivers
v0x13395d0_0 .net "q", 0 0, L_0x142a090;  alias, 1 drivers
v0x1339670_0 .net "qb", 0 0, L_0x142a1a0;  alias, 1 drivers
v0x1339760_0 .net "r", 0 0, L_0x1429d80;  1 drivers
v0x1339830_0 .net "s", 0 0, L_0x1429f30;  1 drivers
S_0x1338d00 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1338a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142a090/d .functor NOR 1, L_0x1429d80, L_0x142a1a0, C4<0>, C4<0>;
L_0x142a090 .delay 1 (2,2,2) L_0x142a090/d;
L_0x142a1a0/d .functor NOR 1, L_0x142a090, L_0x1429f30, C4<0>, C4<0>;
L_0x142a1a0 .delay 1 (2,2,2) L_0x142a1a0/d;
v0x1338f80_0 .net "q", 0 0, L_0x142a090;  alias, 1 drivers
v0x1339060_0 .net "qb", 0 0, L_0x142a1a0;  alias, 1 drivers
v0x1339120_0 .net "r", 0 0, L_0x1429d80;  alias, 1 drivers
v0x13391f0_0 .net "s", 0 0, L_0x1429f30;  alias, 1 drivers
S_0x1339f50 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x1332b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142a380/d .functor NOT 1, L_0x1385610, C4<0>, C4<0>, C4<0>;
L_0x142a380 .delay 1 (1,1,1) L_0x142a380/d;
v0x133bec0_0 .net "clk", 0 0, L_0x1385610;  alias, 1 drivers
v0x133bf60_0 .net "d", 0 0, L_0x142b710;  1 drivers
v0x133c020_0 .net "nclk", 0 0, L_0x142a380;  1 drivers
v0x133c120_0 .net "q", 0 0, L_0x142b000;  1 drivers
v0x133c210_0 .net "q_tmp", 0 0, L_0x142a940;  1 drivers
v0x133c300_0 .net "qb", 0 0, L_0x142b110;  1 drivers
v0x133c3f0_0 .net "qb_tmp", 0 0, L_0x142aa90;  1 drivers
S_0x133a1c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1339f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142a490/d .functor NOT 1, L_0x142b710, C4<0>, C4<0>, C4<0>;
L_0x142a490 .delay 1 (1,1,1) L_0x142a490/d;
L_0x142a5f0/d .functor AND 1, L_0x142a490, L_0x142a380, C4<1>, C4<1>;
L_0x142a5f0 .delay 1 (3,3,3) L_0x142a5f0/d;
L_0x142a7a0/d .functor AND 1, L_0x142b710, L_0x142a380, C4<1>, C4<1>;
L_0x142a7a0 .delay 1 (3,3,3) L_0x142a7a0/d;
v0x133aa50_0 .net "d", 0 0, L_0x142b710;  alias, 1 drivers
v0x133ab30_0 .net "g", 0 0, L_0x142a380;  alias, 1 drivers
v0x133abf0_0 .net "nd", 0 0, L_0x142a490;  1 drivers
v0x133ac90_0 .net "q", 0 0, L_0x142a940;  alias, 1 drivers
v0x133ad60_0 .net "qb", 0 0, L_0x142aa90;  alias, 1 drivers
v0x133ae50_0 .net "r", 0 0, L_0x142a5f0;  1 drivers
v0x133af20_0 .net "s", 0 0, L_0x142a7a0;  1 drivers
S_0x133a430 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x133a1c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142a940/d .functor NOR 1, L_0x142a5f0, L_0x142aa90, C4<0>, C4<0>;
L_0x142a940 .delay 1 (2,2,2) L_0x142a940/d;
L_0x142aa90/d .functor NOR 1, L_0x142a940, L_0x142a7a0, C4<0>, C4<0>;
L_0x142aa90 .delay 1 (2,2,2) L_0x142aa90/d;
v0x133a6a0_0 .net "q", 0 0, L_0x142a940;  alias, 1 drivers
v0x133a780_0 .net "qb", 0 0, L_0x142aa90;  alias, 1 drivers
v0x133a840_0 .net "r", 0 0, L_0x142a5f0;  alias, 1 drivers
v0x133a8e0_0 .net "s", 0 0, L_0x142a7a0;  alias, 1 drivers
S_0x133b020 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1339f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142abe0/d .functor NOT 1, L_0x142a940, C4<0>, C4<0>, C4<0>;
L_0x142abe0 .delay 1 (1,1,1) L_0x142abe0/d;
L_0x142acf0/d .functor AND 1, L_0x142abe0, L_0x1385610, C4<1>, C4<1>;
L_0x142acf0 .delay 1 (3,3,3) L_0x142acf0/d;
L_0x142aea0/d .functor AND 1, L_0x142a940, L_0x1385610, C4<1>, C4<1>;
L_0x142aea0 .delay 1 (3,3,3) L_0x142aea0/d;
v0x133b8f0_0 .net "d", 0 0, L_0x142a940;  alias, 1 drivers
v0x133ba00_0 .net "g", 0 0, L_0x1385610;  alias, 1 drivers
v0x133bac0_0 .net "nd", 0 0, L_0x142abe0;  1 drivers
v0x133bb60_0 .net "q", 0 0, L_0x142b000;  alias, 1 drivers
v0x133bc00_0 .net "qb", 0 0, L_0x142b110;  alias, 1 drivers
v0x133bcf0_0 .net "r", 0 0, L_0x142acf0;  1 drivers
v0x133bdc0_0 .net "s", 0 0, L_0x142aea0;  1 drivers
S_0x133b290 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x133b020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x142b000/d .functor NOR 1, L_0x142acf0, L_0x142b110, C4<0>, C4<0>;
L_0x142b000 .delay 1 (2,2,2) L_0x142b000/d;
L_0x142b110/d .functor NOR 1, L_0x142b000, L_0x142aea0, C4<0>, C4<0>;
L_0x142b110 .delay 1 (2,2,2) L_0x142b110/d;
v0x133b510_0 .net "q", 0 0, L_0x142b000;  alias, 1 drivers
v0x133b5f0_0 .net "qb", 0 0, L_0x142b110;  alias, 1 drivers
v0x133b6b0_0 .net "r", 0 0, L_0x142acf0;  alias, 1 drivers
v0x133b780_0 .net "s", 0 0, L_0x142aea0;  alias, 1 drivers
S_0x133f4a0 .scope module, "my_oscillator" "oscillator" 2 7, 23 2 0, S_0x1093d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "w0";
P_0x133f650 .param/l "N" 0 23 3, +C4<00000000000000000000000010001001>;
L_0x1385370/d .functor AND 1, v0x13690a0_0, L_0x1385520, C4<1>, C4<1>;
L_0x1385370 .delay 1 (3,3,3) L_0x1385370/d;
L_0x1385610 .functor BUF 1, L_0x1385680, C4<0>, C4<0>, C4<0>;
v0x1360580_0 .net *"_ivl_0", 0 0, L_0x12d4bf0;  1 drivers
v0x1360680_0 .net *"_ivl_102", 0 0, L_0x136e550;  1 drivers
v0x1360760_0 .net *"_ivl_105", 0 0, L_0x136e780;  1 drivers
v0x1360820_0 .net *"_ivl_108", 0 0, L_0x136e430;  1 drivers
v0x1360900_0 .net *"_ivl_111", 0 0, L_0x136ec20;  1 drivers
v0x1360a30_0 .net *"_ivl_114", 0 0, L_0x136ef60;  1 drivers
v0x1360b10_0 .net *"_ivl_117", 0 0, L_0x136f190;  1 drivers
v0x1360bf0_0 .net *"_ivl_12", 0 0, L_0x1369a30;  1 drivers
v0x1360cd0_0 .net *"_ivl_120", 0 0, L_0x136f510;  1 drivers
v0x1360db0_0 .net *"_ivl_123", 0 0, L_0x136f740;  1 drivers
v0x1360e90_0 .net *"_ivl_126", 0 0, L_0x136fad0;  1 drivers
v0x1360f70_0 .net *"_ivl_129", 0 0, L_0x136fd00;  1 drivers
v0x1361050_0 .net *"_ivl_132", 0 0, L_0x13700a0;  1 drivers
v0x1361130_0 .net *"_ivl_135", 0 0, L_0x13702d0;  1 drivers
v0x1361210_0 .net *"_ivl_138", 0 0, L_0x1370680;  1 drivers
v0x13612f0_0 .net *"_ivl_141", 0 0, L_0x13708b0;  1 drivers
v0x13613d0_0 .net *"_ivl_144", 0 0, L_0x1370c70;  1 drivers
v0x13614b0_0 .net *"_ivl_147", 0 0, L_0x1370ea0;  1 drivers
v0x1361590_0 .net *"_ivl_15", 0 0, L_0x1369c10;  1 drivers
v0x1361670_0 .net *"_ivl_150", 0 0, L_0x1371270;  1 drivers
v0x1361750_0 .net *"_ivl_153", 0 0, L_0x13714a0;  1 drivers
v0x1361830_0 .net *"_ivl_156", 0 0, L_0x1371880;  1 drivers
v0x1361910_0 .net *"_ivl_159", 0 0, L_0x1371ab0;  1 drivers
v0x13619f0_0 .net *"_ivl_162", 0 0, L_0x1371ea0;  1 drivers
v0x1361ad0_0 .net *"_ivl_165", 0 0, L_0x13720d0;  1 drivers
v0x1361bb0_0 .net *"_ivl_168", 0 0, L_0x13724d0;  1 drivers
v0x1361c90_0 .net *"_ivl_171", 0 0, L_0x1372700;  1 drivers
v0x1361d70_0 .net *"_ivl_174", 0 0, L_0x1372b10;  1 drivers
v0x1361e50_0 .net *"_ivl_177", 0 0, L_0x1372d40;  1 drivers
v0x1361f30_0 .net *"_ivl_18", 0 0, L_0x1369e80;  1 drivers
v0x1362010_0 .net *"_ivl_180", 0 0, L_0x1373160;  1 drivers
v0x13620f0_0 .net *"_ivl_183", 0 0, L_0x1373390;  1 drivers
v0x13621d0_0 .net *"_ivl_186", 0 0, L_0x13737c0;  1 drivers
v0x13622b0_0 .net *"_ivl_189", 0 0, L_0x13739f0;  1 drivers
v0x1362390_0 .net *"_ivl_192", 0 0, L_0x1374640;  1 drivers
v0x1362470_0 .net *"_ivl_195", 0 0, L_0x1374870;  1 drivers
v0x1362550_0 .net *"_ivl_198", 0 0, L_0x1374cc0;  1 drivers
v0x1362630_0 .net *"_ivl_201", 0 0, L_0x1374ef0;  1 drivers
v0x1362710_0 .net *"_ivl_204", 0 0, L_0x1375350;  1 drivers
v0x13627f0_0 .net *"_ivl_207", 0 0, L_0x1375580;  1 drivers
v0x13628d0_0 .net *"_ivl_21", 0 0, L_0x136a080;  1 drivers
v0x13629b0_0 .net *"_ivl_210", 0 0, L_0x13759f0;  1 drivers
v0x1362a90_0 .net *"_ivl_213", 0 0, L_0x1375c20;  1 drivers
v0x1362b70_0 .net *"_ivl_216", 0 0, L_0x13760a0;  1 drivers
v0x1362c50_0 .net *"_ivl_219", 0 0, L_0x13762d0;  1 drivers
v0x1362d30_0 .net *"_ivl_222", 0 0, L_0x1376760;  1 drivers
v0x1362e10_0 .net *"_ivl_225", 0 0, L_0x1376990;  1 drivers
v0x1362ef0_0 .net *"_ivl_228", 0 0, L_0x1376e30;  1 drivers
v0x1362fd0_0 .net *"_ivl_231", 0 0, L_0x1377060;  1 drivers
v0x13630b0_0 .net *"_ivl_234", 0 0, L_0x1377510;  1 drivers
v0x1363190_0 .net *"_ivl_237", 0 0, L_0x1377740;  1 drivers
v0x1363270_0 .net *"_ivl_24", 0 0, L_0x136a300;  1 drivers
v0x1363350_0 .net *"_ivl_240", 0 0, L_0x1377c00;  1 drivers
v0x1363430_0 .net *"_ivl_243", 0 0, L_0x1377e30;  1 drivers
v0x1363510_0 .net *"_ivl_246", 0 0, L_0x1378300;  1 drivers
v0x13635f0_0 .net *"_ivl_249", 0 0, L_0x1378530;  1 drivers
v0x13636d0_0 .net *"_ivl_252", 0 0, L_0x1378a10;  1 drivers
v0x13637b0_0 .net *"_ivl_255", 0 0, L_0x1378c40;  1 drivers
v0x1363890_0 .net *"_ivl_258", 0 0, L_0x1379130;  1 drivers
v0x1363970_0 .net *"_ivl_261", 0 0, L_0x1379360;  1 drivers
v0x1363a50_0 .net *"_ivl_264", 0 0, L_0x1379860;  1 drivers
v0x1363b30_0 .net *"_ivl_267", 0 0, L_0x1379a90;  1 drivers
v0x1363c10_0 .net *"_ivl_27", 0 0, L_0x136a640;  1 drivers
v0x1363cf0_0 .net *"_ivl_270", 0 0, L_0x1379fa0;  1 drivers
v0x1363dd0_0 .net *"_ivl_273", 0 0, L_0x137a1d0;  1 drivers
v0x1363eb0_0 .net *"_ivl_276", 0 0, L_0x137a6f0;  1 drivers
v0x1363f90_0 .net *"_ivl_279", 0 0, L_0x137a920;  1 drivers
v0x1364070_0 .net *"_ivl_282", 0 0, L_0x137ae50;  1 drivers
v0x1364150_0 .net *"_ivl_285", 0 0, L_0x137b080;  1 drivers
v0x1364230_0 .net *"_ivl_288", 0 0, L_0x137b5c0;  1 drivers
v0x1364310_0 .net *"_ivl_291", 0 0, L_0x137b7f0;  1 drivers
v0x13643f0_0 .net *"_ivl_294", 0 0, L_0x137bd40;  1 drivers
v0x13644d0_0 .net *"_ivl_297", 0 0, L_0x137bf70;  1 drivers
v0x13645b0_0 .net *"_ivl_3", 0 0, L_0x1369320;  1 drivers
v0x1364690_0 .net *"_ivl_30", 0 0, L_0x136a8d0;  1 drivers
v0x1364770_0 .net *"_ivl_300", 0 0, L_0x137c4d0;  1 drivers
v0x1364850_0 .net *"_ivl_303", 0 0, L_0x137c700;  1 drivers
v0x1364930_0 .net *"_ivl_306", 0 0, L_0x137cc70;  1 drivers
v0x1364a10_0 .net *"_ivl_309", 0 0, L_0x137cea0;  1 drivers
v0x1364af0_0 .net *"_ivl_312", 0 0, L_0x137d420;  1 drivers
v0x1364bd0_0 .net *"_ivl_315", 0 0, L_0x137d650;  1 drivers
v0x1364cb0_0 .net *"_ivl_318", 0 0, L_0x137dbe0;  1 drivers
v0x1364d90_0 .net *"_ivl_321", 0 0, L_0x137de10;  1 drivers
v0x1364e70_0 .net *"_ivl_324", 0 0, L_0x137e3b0;  1 drivers
v0x1364f50_0 .net *"_ivl_327", 0 0, L_0x137e5e0;  1 drivers
v0x1365030_0 .net *"_ivl_33", 0 0, L_0x136aab0;  1 drivers
v0x1365110_0 .net *"_ivl_330", 0 0, L_0x137eb90;  1 drivers
v0x13651f0_0 .net *"_ivl_333", 0 0, L_0x137edc0;  1 drivers
v0x13652d0_0 .net *"_ivl_336", 0 0, L_0x137f380;  1 drivers
v0x13653b0_0 .net *"_ivl_339", 0 0, L_0x137f5b0;  1 drivers
v0x1365490_0 .net *"_ivl_342", 0 0, L_0x137fb80;  1 drivers
v0x1365570_0 .net *"_ivl_345", 0 0, L_0x137fdb0;  1 drivers
v0x1365650_0 .net *"_ivl_348", 0 0, L_0x1380390;  1 drivers
v0x1365730_0 .net *"_ivl_351", 0 0, L_0x13805c0;  1 drivers
v0x1365810_0 .net *"_ivl_354", 0 0, L_0x1380bb0;  1 drivers
v0x13658f0_0 .net *"_ivl_357", 0 0, L_0x1380de0;  1 drivers
v0x13659d0_0 .net *"_ivl_36", 0 0, L_0x136ad50;  1 drivers
v0x1365ab0_0 .net *"_ivl_360", 0 0, L_0x13813e0;  1 drivers
v0x1365b90_0 .net *"_ivl_363", 0 0, L_0x1381610;  1 drivers
v0x1365c70_0 .net *"_ivl_366", 0 0, L_0x1381c20;  1 drivers
v0x1365d50_0 .net *"_ivl_369", 0 0, L_0x1381e50;  1 drivers
v0x1365e30_0 .net *"_ivl_372", 0 0, L_0x1382470;  1 drivers
v0x1365f10_0 .net *"_ivl_375", 0 0, L_0x13826a0;  1 drivers
v0x1365ff0_0 .net *"_ivl_378", 0 0, L_0x1382cd0;  1 drivers
v0x13660d0_0 .net *"_ivl_381", 0 0, L_0x1382f00;  1 drivers
v0x13661b0_0 .net *"_ivl_384", 0 0, L_0x1374030;  1 drivers
v0x1366290_0 .net *"_ivl_387", 0 0, L_0x1374260;  1 drivers
v0x1366370_0 .net *"_ivl_39", 0 0, L_0x136af80;  1 drivers
v0x1366450_0 .net *"_ivl_390", 0 0, L_0x1384600;  1 drivers
v0x1366530_0 .net *"_ivl_393", 0 0, L_0x1384800;  1 drivers
v0x1366610_0 .net *"_ivl_396", 0 0, L_0x13841e0;  1 drivers
v0x13666f0_0 .net *"_ivl_399", 0 0, L_0x1384410;  1 drivers
v0x13667d0_0 .net *"_ivl_402", 0 0, L_0x1384a60;  1 drivers
v0x13668b0_0 .net *"_ivl_405", 0 0, L_0x1384c90;  1 drivers
v0x1366990_0 .net *"_ivl_408", 0 0, L_0x1384ee0;  1 drivers
v0x1366a70_0 .net *"_ivl_411", 0 0, L_0x1385370;  1 drivers
v0x1366b50_0 .net *"_ivl_415", 0 0, L_0x1385520;  1 drivers
v0x1366c30_0 .net *"_ivl_417", 0 0, L_0x1385680;  1 drivers
v0x1366d10_0 .net *"_ivl_42", 0 0, L_0x136ace0;  1 drivers
v0x1366df0_0 .net *"_ivl_45", 0 0, L_0x136b3f0;  1 drivers
v0x1366ed0_0 .net *"_ivl_48", 0 0, L_0x136b6b0;  1 drivers
v0x1366fb0_0 .net *"_ivl_51", 0 0, L_0x136b8e0;  1 drivers
v0x1367090_0 .net *"_ivl_54", 0 0, L_0x136bbb0;  1 drivers
v0x1367170_0 .net *"_ivl_57", 0 0, L_0x136bde0;  1 drivers
v0x1367250_0 .net *"_ivl_6", 0 0, L_0x1369570;  1 drivers
v0x1367330_0 .net *"_ivl_60", 0 0, L_0x136c0c0;  1 drivers
v0x1367410_0 .net *"_ivl_63", 0 0, L_0x136c250;  1 drivers
v0x13674f0_0 .net *"_ivl_66", 0 0, L_0x136c540;  1 drivers
v0x13675d0_0 .net *"_ivl_69", 0 0, L_0x136c770;  1 drivers
v0x1367ec0_0 .net *"_ivl_72", 0 0, L_0x136ca70;  1 drivers
v0x1367fa0_0 .net *"_ivl_75", 0 0, L_0x136cca0;  1 drivers
v0x1368080_0 .net *"_ivl_78", 0 0, L_0x136cfb0;  1 drivers
v0x1368160_0 .net *"_ivl_81", 0 0, L_0x136d1e0;  1 drivers
v0x1368240_0 .net *"_ivl_84", 0 0, L_0x136d500;  1 drivers
v0x1368320_0 .net *"_ivl_87", 0 0, L_0x136d730;  1 drivers
v0x1368400_0 .net *"_ivl_9", 0 0, L_0x1369770;  1 drivers
v0x13684e0_0 .net *"_ivl_90", 0 0, L_0x136da60;  1 drivers
v0x13685c0_0 .net *"_ivl_93", 0 0, L_0x136dc90;  1 drivers
v0x13686a0_0 .net *"_ivl_96", 0 0, L_0x136dfd0;  1 drivers
v0x1368780_0 .net *"_ivl_99", 0 0, L_0x136e200;  1 drivers
v0x1368860_0 .net "en", 0 0, v0x13690a0_0;  1 drivers
v0x1368920_0 .net "w", 137 0, L_0x1385110;  1 drivers
v0x1368a00_0 .net "w0", 0 0, L_0x1385610;  alias, 1 drivers
L_0x1369230 .part L_0x1385110, 137, 1;
L_0x1369430 .part L_0x1385110, 136, 1;
L_0x1369680 .part L_0x1385110, 135, 1;
L_0x1369880 .part L_0x1385110, 134, 1;
L_0x1369b20 .part L_0x1385110, 133, 1;
L_0x1369d50 .part L_0x1385110, 132, 1;
L_0x1369f90 .part L_0x1385110, 131, 1;
L_0x136a1c0 .part L_0x1385110, 130, 1;
L_0x136a550 .part L_0x1385110, 129, 1;
L_0x136a780 .part L_0x1385110, 128, 1;
L_0x136a9c0 .part L_0x1385110, 127, 1;
L_0x136abf0 .part L_0x1385110, 126, 1;
L_0x136ae90 .part L_0x1385110, 125, 1;
L_0x136b0c0 .part L_0x1385110, 124, 1;
L_0x136b300 .part L_0x1385110, 123, 1;
L_0x136b530 .part L_0x1385110, 122, 1;
L_0x136b7f0 .part L_0x1385110, 121, 1;
L_0x136ba20 .part L_0x1385110, 120, 1;
L_0x136bcf0 .part L_0x1385110, 119, 1;
L_0x136bf20 .part L_0x1385110, 118, 1;
L_0x136bb10 .part L_0x1385110, 117, 1;
L_0x136c390 .part L_0x1385110, 116, 1;
L_0x136c680 .part L_0x1385110, 115, 1;
L_0x136c8b0 .part L_0x1385110, 114, 1;
L_0x136cbb0 .part L_0x1385110, 113, 1;
L_0x136cde0 .part L_0x1385110, 112, 1;
L_0x136d0f0 .part L_0x1385110, 111, 1;
L_0x136d320 .part L_0x1385110, 110, 1;
L_0x136d640 .part L_0x1385110, 109, 1;
L_0x136d870 .part L_0x1385110, 108, 1;
L_0x136dba0 .part L_0x1385110, 107, 1;
L_0x136ddd0 .part L_0x1385110, 106, 1;
L_0x136e110 .part L_0x1385110, 105, 1;
L_0x136e340 .part L_0x1385110, 104, 1;
L_0x136e690 .part L_0x1385110, 103, 1;
L_0x136e8c0 .part L_0x1385110, 102, 1;
L_0x136eb30 .part L_0x1385110, 101, 1;
L_0x136ed30 .part L_0x1385110, 100, 1;
L_0x136f0a0 .part L_0x1385110, 99, 1;
L_0x136f2d0 .part L_0x1385110, 98, 1;
L_0x136f650 .part L_0x1385110, 97, 1;
L_0x136f880 .part L_0x1385110, 96, 1;
L_0x136fc10 .part L_0x1385110, 95, 1;
L_0x136fe40 .part L_0x1385110, 94, 1;
L_0x13701e0 .part L_0x1385110, 93, 1;
L_0x1370410 .part L_0x1385110, 92, 1;
L_0x13707c0 .part L_0x1385110, 91, 1;
L_0x13709f0 .part L_0x1385110, 90, 1;
L_0x1370db0 .part L_0x1385110, 89, 1;
L_0x1370fe0 .part L_0x1385110, 88, 1;
L_0x13713b0 .part L_0x1385110, 87, 1;
L_0x13715e0 .part L_0x1385110, 86, 1;
L_0x13719c0 .part L_0x1385110, 85, 1;
L_0x1371bf0 .part L_0x1385110, 84, 1;
L_0x1371fe0 .part L_0x1385110, 83, 1;
L_0x1372210 .part L_0x1385110, 82, 1;
L_0x1372610 .part L_0x1385110, 81, 1;
L_0x1372840 .part L_0x1385110, 80, 1;
L_0x1372c50 .part L_0x1385110, 79, 1;
L_0x1372e80 .part L_0x1385110, 78, 1;
L_0x13732a0 .part L_0x1385110, 77, 1;
L_0x13734d0 .part L_0x1385110, 76, 1;
L_0x1373900 .part L_0x1385110, 75, 1;
L_0x1373b30 .part L_0x1385110, 74, 1;
L_0x1374780 .part L_0x1385110, 73, 1;
L_0x13749b0 .part L_0x1385110, 72, 1;
L_0x1374e00 .part L_0x1385110, 71, 1;
L_0x1375030 .part L_0x1385110, 70, 1;
L_0x1375490 .part L_0x1385110, 69, 1;
L_0x13756c0 .part L_0x1385110, 68, 1;
L_0x1375b30 .part L_0x1385110, 67, 1;
L_0x1375d60 .part L_0x1385110, 66, 1;
L_0x13761e0 .part L_0x1385110, 65, 1;
L_0x1376410 .part L_0x1385110, 64, 1;
L_0x13768a0 .part L_0x1385110, 63, 1;
L_0x1376ad0 .part L_0x1385110, 62, 1;
L_0x1376f70 .part L_0x1385110, 61, 1;
L_0x13771a0 .part L_0x1385110, 60, 1;
L_0x1377650 .part L_0x1385110, 59, 1;
L_0x1377880 .part L_0x1385110, 58, 1;
L_0x1377d40 .part L_0x1385110, 57, 1;
L_0x1377f70 .part L_0x1385110, 56, 1;
L_0x1378440 .part L_0x1385110, 55, 1;
L_0x1378670 .part L_0x1385110, 54, 1;
L_0x1378b50 .part L_0x1385110, 53, 1;
L_0x1378d80 .part L_0x1385110, 52, 1;
L_0x1379270 .part L_0x1385110, 51, 1;
L_0x13794a0 .part L_0x1385110, 50, 1;
L_0x13799a0 .part L_0x1385110, 49, 1;
L_0x1379bd0 .part L_0x1385110, 48, 1;
L_0x137a0e0 .part L_0x1385110, 47, 1;
L_0x137a310 .part L_0x1385110, 46, 1;
L_0x137a830 .part L_0x1385110, 45, 1;
L_0x137aa60 .part L_0x1385110, 44, 1;
L_0x137af90 .part L_0x1385110, 43, 1;
L_0x137b1c0 .part L_0x1385110, 42, 1;
L_0x137b700 .part L_0x1385110, 41, 1;
L_0x137b930 .part L_0x1385110, 40, 1;
L_0x137be80 .part L_0x1385110, 39, 1;
L_0x137c0b0 .part L_0x1385110, 38, 1;
L_0x137c610 .part L_0x1385110, 37, 1;
L_0x137c840 .part L_0x1385110, 36, 1;
L_0x137cdb0 .part L_0x1385110, 35, 1;
L_0x137cfe0 .part L_0x1385110, 34, 1;
L_0x137d560 .part L_0x1385110, 33, 1;
L_0x137d790 .part L_0x1385110, 32, 1;
L_0x137dd20 .part L_0x1385110, 31, 1;
L_0x137df50 .part L_0x1385110, 30, 1;
L_0x137e4f0 .part L_0x1385110, 29, 1;
L_0x137e720 .part L_0x1385110, 28, 1;
L_0x137ecd0 .part L_0x1385110, 27, 1;
L_0x137ef00 .part L_0x1385110, 26, 1;
L_0x137f4c0 .part L_0x1385110, 25, 1;
L_0x137f6f0 .part L_0x1385110, 24, 1;
L_0x137fcc0 .part L_0x1385110, 23, 1;
L_0x137fef0 .part L_0x1385110, 22, 1;
L_0x13804d0 .part L_0x1385110, 21, 1;
L_0x1380700 .part L_0x1385110, 20, 1;
L_0x1380cf0 .part L_0x1385110, 19, 1;
L_0x1380f20 .part L_0x1385110, 18, 1;
L_0x1381520 .part L_0x1385110, 17, 1;
L_0x1381750 .part L_0x1385110, 16, 1;
L_0x1381d60 .part L_0x1385110, 15, 1;
L_0x1381f90 .part L_0x1385110, 14, 1;
L_0x13825b0 .part L_0x1385110, 13, 1;
L_0x13827e0 .part L_0x1385110, 12, 1;
L_0x1382e10 .part L_0x1385110, 11, 1;
L_0x1383040 .part L_0x1385110, 10, 1;
L_0x1374170 .part L_0x1385110, 9, 1;
L_0x1384140 .part L_0x1385110, 8, 1;
L_0x1384710 .part L_0x1385110, 7, 1;
L_0x1384970 .part L_0x1385110, 6, 1;
L_0x1384320 .part L_0x1385110, 5, 1;
L_0x1384550 .part L_0x1385110, 4, 1;
L_0x1384ba0 .part L_0x1385110, 3, 1;
L_0x1384dd0 .part L_0x1385110, 2, 1;
L_0x1385020 .part L_0x1385110, 1, 1;
LS_0x1385110_0_0 .concat8 [ 1 1 1 1], L_0x1384ee0, L_0x1384c90, L_0x1384a60, L_0x1384410;
LS_0x1385110_0_4 .concat8 [ 1 1 1 1], L_0x13841e0, L_0x1384800, L_0x1384600, L_0x1374260;
LS_0x1385110_0_8 .concat8 [ 1 1 1 1], L_0x1374030, L_0x1382f00, L_0x1382cd0, L_0x13826a0;
LS_0x1385110_0_12 .concat8 [ 1 1 1 1], L_0x1382470, L_0x1381e50, L_0x1381c20, L_0x1381610;
LS_0x1385110_0_16 .concat8 [ 1 1 1 1], L_0x13813e0, L_0x1380de0, L_0x1380bb0, L_0x13805c0;
LS_0x1385110_0_20 .concat8 [ 1 1 1 1], L_0x1380390, L_0x137fdb0, L_0x137fb80, L_0x137f5b0;
LS_0x1385110_0_24 .concat8 [ 1 1 1 1], L_0x137f380, L_0x137edc0, L_0x137eb90, L_0x137e5e0;
LS_0x1385110_0_28 .concat8 [ 1 1 1 1], L_0x137e3b0, L_0x137de10, L_0x137dbe0, L_0x137d650;
LS_0x1385110_0_32 .concat8 [ 1 1 1 1], L_0x137d420, L_0x137cea0, L_0x137cc70, L_0x137c700;
LS_0x1385110_0_36 .concat8 [ 1 1 1 1], L_0x137c4d0, L_0x137bf70, L_0x137bd40, L_0x137b7f0;
LS_0x1385110_0_40 .concat8 [ 1 1 1 1], L_0x137b5c0, L_0x137b080, L_0x137ae50, L_0x137a920;
LS_0x1385110_0_44 .concat8 [ 1 1 1 1], L_0x137a6f0, L_0x137a1d0, L_0x1379fa0, L_0x1379a90;
LS_0x1385110_0_48 .concat8 [ 1 1 1 1], L_0x1379860, L_0x1379360, L_0x1379130, L_0x1378c40;
LS_0x1385110_0_52 .concat8 [ 1 1 1 1], L_0x1378a10, L_0x1378530, L_0x1378300, L_0x1377e30;
LS_0x1385110_0_56 .concat8 [ 1 1 1 1], L_0x1377c00, L_0x1377740, L_0x1377510, L_0x1377060;
LS_0x1385110_0_60 .concat8 [ 1 1 1 1], L_0x1376e30, L_0x1376990, L_0x1376760, L_0x13762d0;
LS_0x1385110_0_64 .concat8 [ 1 1 1 1], L_0x13760a0, L_0x1375c20, L_0x13759f0, L_0x1375580;
LS_0x1385110_0_68 .concat8 [ 1 1 1 1], L_0x1375350, L_0x1374ef0, L_0x1374cc0, L_0x1374870;
LS_0x1385110_0_72 .concat8 [ 1 1 1 1], L_0x1374640, L_0x13739f0, L_0x13737c0, L_0x1373390;
LS_0x1385110_0_76 .concat8 [ 1 1 1 1], L_0x1373160, L_0x1372d40, L_0x1372b10, L_0x1372700;
LS_0x1385110_0_80 .concat8 [ 1 1 1 1], L_0x13724d0, L_0x13720d0, L_0x1371ea0, L_0x1371ab0;
LS_0x1385110_0_84 .concat8 [ 1 1 1 1], L_0x1371880, L_0x13714a0, L_0x1371270, L_0x1370ea0;
LS_0x1385110_0_88 .concat8 [ 1 1 1 1], L_0x1370c70, L_0x13708b0, L_0x1370680, L_0x13702d0;
LS_0x1385110_0_92 .concat8 [ 1 1 1 1], L_0x13700a0, L_0x136fd00, L_0x136fad0, L_0x136f740;
LS_0x1385110_0_96 .concat8 [ 1 1 1 1], L_0x136f510, L_0x136f190, L_0x136ef60, L_0x136ec20;
LS_0x1385110_0_100 .concat8 [ 1 1 1 1], L_0x136e430, L_0x136e780, L_0x136e550, L_0x136e200;
LS_0x1385110_0_104 .concat8 [ 1 1 1 1], L_0x136dfd0, L_0x136dc90, L_0x136da60, L_0x136d730;
LS_0x1385110_0_108 .concat8 [ 1 1 1 1], L_0x136d500, L_0x136d1e0, L_0x136cfb0, L_0x136cca0;
LS_0x1385110_0_112 .concat8 [ 1 1 1 1], L_0x136ca70, L_0x136c770, L_0x136c540, L_0x136c250;
LS_0x1385110_0_116 .concat8 [ 1 1 1 1], L_0x136c0c0, L_0x136bde0, L_0x136bbb0, L_0x136b8e0;
LS_0x1385110_0_120 .concat8 [ 1 1 1 1], L_0x136b6b0, L_0x136b3f0, L_0x136ace0, L_0x136af80;
LS_0x1385110_0_124 .concat8 [ 1 1 1 1], L_0x136ad50, L_0x136aab0, L_0x136a8d0, L_0x136a640;
LS_0x1385110_0_128 .concat8 [ 1 1 1 1], L_0x136a300, L_0x136a080, L_0x1369e80, L_0x1369c10;
LS_0x1385110_0_132 .concat8 [ 1 1 1 1], L_0x1369a30, L_0x1369770, L_0x1369570, L_0x1369320;
LS_0x1385110_0_136 .concat8 [ 1 1 0 0], L_0x12d4bf0, L_0x1385370;
LS_0x1385110_1_0 .concat8 [ 4 4 4 4], LS_0x1385110_0_0, LS_0x1385110_0_4, LS_0x1385110_0_8, LS_0x1385110_0_12;
LS_0x1385110_1_4 .concat8 [ 4 4 4 4], LS_0x1385110_0_16, LS_0x1385110_0_20, LS_0x1385110_0_24, LS_0x1385110_0_28;
LS_0x1385110_1_8 .concat8 [ 4 4 4 4], LS_0x1385110_0_32, LS_0x1385110_0_36, LS_0x1385110_0_40, LS_0x1385110_0_44;
LS_0x1385110_1_12 .concat8 [ 4 4 4 4], LS_0x1385110_0_48, LS_0x1385110_0_52, LS_0x1385110_0_56, LS_0x1385110_0_60;
LS_0x1385110_1_16 .concat8 [ 4 4 4 4], LS_0x1385110_0_64, LS_0x1385110_0_68, LS_0x1385110_0_72, LS_0x1385110_0_76;
LS_0x1385110_1_20 .concat8 [ 4 4 4 4], LS_0x1385110_0_80, LS_0x1385110_0_84, LS_0x1385110_0_88, LS_0x1385110_0_92;
LS_0x1385110_1_24 .concat8 [ 4 4 4 4], LS_0x1385110_0_96, LS_0x1385110_0_100, LS_0x1385110_0_104, LS_0x1385110_0_108;
LS_0x1385110_1_28 .concat8 [ 4 4 4 4], LS_0x1385110_0_112, LS_0x1385110_0_116, LS_0x1385110_0_120, LS_0x1385110_0_124;
LS_0x1385110_1_32 .concat8 [ 4 4 2 0], LS_0x1385110_0_128, LS_0x1385110_0_132, LS_0x1385110_0_136;
LS_0x1385110_2_0 .concat8 [ 16 16 16 16], LS_0x1385110_1_0, LS_0x1385110_1_4, LS_0x1385110_1_8, LS_0x1385110_1_12;
LS_0x1385110_2_4 .concat8 [ 16 16 16 16], LS_0x1385110_1_16, LS_0x1385110_1_20, LS_0x1385110_1_24, LS_0x1385110_1_28;
LS_0x1385110_2_8 .concat8 [ 10 0 0 0], LS_0x1385110_1_32;
L_0x1385110 .concat8 [ 64 64 10 0], LS_0x1385110_2_0, LS_0x1385110_2_4, LS_0x1385110_2_8;
L_0x1385520 .part L_0x1385110, 0, 1;
L_0x1385680 .part L_0x1385110, 0, 1;
S_0x133f6f0 .scope generate, "genblk1[0]" "genblk1[0]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x133f910 .param/l "i" 0 23 10, +C4<00>;
L_0x1384ee0/d .functor NOT 1, L_0x1385020, C4<0>, C4<0>, C4<0>;
L_0x1384ee0 .delay 1 (1,1,1) L_0x1384ee0/d;
v0x133f9f0_0 .net *"_ivl_0", 0 0, L_0x1385020;  1 drivers
S_0x133fad0 .scope generate, "genblk1[1]" "genblk1[1]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x133fcf0 .param/l "i" 0 23 10, +C4<01>;
L_0x1384c90/d .functor NOT 1, L_0x1384dd0, C4<0>, C4<0>, C4<0>;
L_0x1384c90 .delay 1 (1,1,1) L_0x1384c90/d;
v0x133fdb0_0 .net *"_ivl_0", 0 0, L_0x1384dd0;  1 drivers
S_0x133fe90 .scope generate, "genblk1[2]" "genblk1[2]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1340090 .param/l "i" 0 23 10, +C4<010>;
L_0x1384a60/d .functor NOT 1, L_0x1384ba0, C4<0>, C4<0>, C4<0>;
L_0x1384a60 .delay 1 (1,1,1) L_0x1384a60/d;
v0x1340150_0 .net *"_ivl_0", 0 0, L_0x1384ba0;  1 drivers
S_0x1340230 .scope generate, "genblk1[3]" "genblk1[3]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1340430 .param/l "i" 0 23 10, +C4<011>;
L_0x1384410/d .functor NOT 1, L_0x1384550, C4<0>, C4<0>, C4<0>;
L_0x1384410 .delay 1 (1,1,1) L_0x1384410/d;
v0x1340510_0 .net *"_ivl_0", 0 0, L_0x1384550;  1 drivers
S_0x13405f0 .scope generate, "genblk1[4]" "genblk1[4]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1340840 .param/l "i" 0 23 10, +C4<0100>;
L_0x13841e0/d .functor NOT 1, L_0x1384320, C4<0>, C4<0>, C4<0>;
L_0x13841e0 .delay 1 (1,1,1) L_0x13841e0/d;
v0x1340920_0 .net *"_ivl_0", 0 0, L_0x1384320;  1 drivers
S_0x1340a00 .scope generate, "genblk1[5]" "genblk1[5]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1340c00 .param/l "i" 0 23 10, +C4<0101>;
L_0x1384800/d .functor NOT 1, L_0x1384970, C4<0>, C4<0>, C4<0>;
L_0x1384800 .delay 1 (1,1,1) L_0x1384800/d;
v0x1340ce0_0 .net *"_ivl_0", 0 0, L_0x1384970;  1 drivers
S_0x1340dc0 .scope generate, "genblk1[6]" "genblk1[6]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1340fc0 .param/l "i" 0 23 10, +C4<0110>;
L_0x1384600/d .functor NOT 1, L_0x1384710, C4<0>, C4<0>, C4<0>;
L_0x1384600 .delay 1 (1,1,1) L_0x1384600/d;
v0x13410a0_0 .net *"_ivl_0", 0 0, L_0x1384710;  1 drivers
S_0x1341180 .scope generate, "genblk1[7]" "genblk1[7]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1341380 .param/l "i" 0 23 10, +C4<0111>;
L_0x1374260/d .functor NOT 1, L_0x1384140, C4<0>, C4<0>, C4<0>;
L_0x1374260 .delay 1 (1,1,1) L_0x1374260/d;
v0x1341460_0 .net *"_ivl_0", 0 0, L_0x1384140;  1 drivers
S_0x1341540 .scope generate, "genblk1[8]" "genblk1[8]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13407f0 .param/l "i" 0 23 10, +C4<01000>;
L_0x1374030/d .functor NOT 1, L_0x1374170, C4<0>, C4<0>, C4<0>;
L_0x1374030 .delay 1 (1,1,1) L_0x1374030/d;
v0x13417d0_0 .net *"_ivl_0", 0 0, L_0x1374170;  1 drivers
S_0x13418b0 .scope generate, "genblk1[9]" "genblk1[9]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1341ab0 .param/l "i" 0 23 10, +C4<01001>;
L_0x1382f00/d .functor NOT 1, L_0x1383040, C4<0>, C4<0>, C4<0>;
L_0x1382f00 .delay 1 (1,1,1) L_0x1382f00/d;
v0x1341b90_0 .net *"_ivl_0", 0 0, L_0x1383040;  1 drivers
S_0x1341c70 .scope generate, "genblk1[10]" "genblk1[10]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1341e70 .param/l "i" 0 23 10, +C4<01010>;
L_0x1382cd0/d .functor NOT 1, L_0x1382e10, C4<0>, C4<0>, C4<0>;
L_0x1382cd0 .delay 1 (1,1,1) L_0x1382cd0/d;
v0x1341f50_0 .net *"_ivl_0", 0 0, L_0x1382e10;  1 drivers
S_0x1342030 .scope generate, "genblk1[11]" "genblk1[11]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1342230 .param/l "i" 0 23 10, +C4<01011>;
L_0x13826a0/d .functor NOT 1, L_0x13827e0, C4<0>, C4<0>, C4<0>;
L_0x13826a0 .delay 1 (1,1,1) L_0x13826a0/d;
v0x1342310_0 .net *"_ivl_0", 0 0, L_0x13827e0;  1 drivers
S_0x13423f0 .scope generate, "genblk1[12]" "genblk1[12]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13425f0 .param/l "i" 0 23 10, +C4<01100>;
L_0x1382470/d .functor NOT 1, L_0x13825b0, C4<0>, C4<0>, C4<0>;
L_0x1382470 .delay 1 (1,1,1) L_0x1382470/d;
v0x13426d0_0 .net *"_ivl_0", 0 0, L_0x13825b0;  1 drivers
S_0x13427b0 .scope generate, "genblk1[13]" "genblk1[13]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13429b0 .param/l "i" 0 23 10, +C4<01101>;
L_0x1381e50/d .functor NOT 1, L_0x1381f90, C4<0>, C4<0>, C4<0>;
L_0x1381e50 .delay 1 (1,1,1) L_0x1381e50/d;
v0x1342a90_0 .net *"_ivl_0", 0 0, L_0x1381f90;  1 drivers
S_0x1342b70 .scope generate, "genblk1[14]" "genblk1[14]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1342d70 .param/l "i" 0 23 10, +C4<01110>;
L_0x1381c20/d .functor NOT 1, L_0x1381d60, C4<0>, C4<0>, C4<0>;
L_0x1381c20 .delay 1 (1,1,1) L_0x1381c20/d;
v0x1342e50_0 .net *"_ivl_0", 0 0, L_0x1381d60;  1 drivers
S_0x1342f30 .scope generate, "genblk1[15]" "genblk1[15]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1343130 .param/l "i" 0 23 10, +C4<01111>;
L_0x1381610/d .functor NOT 1, L_0x1381750, C4<0>, C4<0>, C4<0>;
L_0x1381610 .delay 1 (1,1,1) L_0x1381610/d;
v0x1343210_0 .net *"_ivl_0", 0 0, L_0x1381750;  1 drivers
S_0x13432f0 .scope generate, "genblk1[16]" "genblk1[16]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1343600 .param/l "i" 0 23 10, +C4<010000>;
L_0x13813e0/d .functor NOT 1, L_0x1381520, C4<0>, C4<0>, C4<0>;
L_0x13813e0 .delay 1 (1,1,1) L_0x13813e0/d;
v0x13436e0_0 .net *"_ivl_0", 0 0, L_0x1381520;  1 drivers
S_0x13437c0 .scope generate, "genblk1[17]" "genblk1[17]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13439c0 .param/l "i" 0 23 10, +C4<010001>;
L_0x1380de0/d .functor NOT 1, L_0x1380f20, C4<0>, C4<0>, C4<0>;
L_0x1380de0 .delay 1 (1,1,1) L_0x1380de0/d;
v0x1343aa0_0 .net *"_ivl_0", 0 0, L_0x1380f20;  1 drivers
S_0x1343b80 .scope generate, "genblk1[18]" "genblk1[18]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1343d80 .param/l "i" 0 23 10, +C4<010010>;
L_0x1380bb0/d .functor NOT 1, L_0x1380cf0, C4<0>, C4<0>, C4<0>;
L_0x1380bb0 .delay 1 (1,1,1) L_0x1380bb0/d;
v0x1343e60_0 .net *"_ivl_0", 0 0, L_0x1380cf0;  1 drivers
S_0x1343f40 .scope generate, "genblk1[19]" "genblk1[19]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1344140 .param/l "i" 0 23 10, +C4<010011>;
L_0x13805c0/d .functor NOT 1, L_0x1380700, C4<0>, C4<0>, C4<0>;
L_0x13805c0 .delay 1 (1,1,1) L_0x13805c0/d;
v0x1344220_0 .net *"_ivl_0", 0 0, L_0x1380700;  1 drivers
S_0x1344300 .scope generate, "genblk1[20]" "genblk1[20]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1344500 .param/l "i" 0 23 10, +C4<010100>;
L_0x1380390/d .functor NOT 1, L_0x13804d0, C4<0>, C4<0>, C4<0>;
L_0x1380390 .delay 1 (1,1,1) L_0x1380390/d;
v0x13445e0_0 .net *"_ivl_0", 0 0, L_0x13804d0;  1 drivers
S_0x13446c0 .scope generate, "genblk1[21]" "genblk1[21]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13448c0 .param/l "i" 0 23 10, +C4<010101>;
L_0x137fdb0/d .functor NOT 1, L_0x137fef0, C4<0>, C4<0>, C4<0>;
L_0x137fdb0 .delay 1 (1,1,1) L_0x137fdb0/d;
v0x13449a0_0 .net *"_ivl_0", 0 0, L_0x137fef0;  1 drivers
S_0x1344a80 .scope generate, "genblk1[22]" "genblk1[22]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1344c80 .param/l "i" 0 23 10, +C4<010110>;
L_0x137fb80/d .functor NOT 1, L_0x137fcc0, C4<0>, C4<0>, C4<0>;
L_0x137fb80 .delay 1 (1,1,1) L_0x137fb80/d;
v0x1344d60_0 .net *"_ivl_0", 0 0, L_0x137fcc0;  1 drivers
S_0x1344e40 .scope generate, "genblk1[23]" "genblk1[23]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1345040 .param/l "i" 0 23 10, +C4<010111>;
L_0x137f5b0/d .functor NOT 1, L_0x137f6f0, C4<0>, C4<0>, C4<0>;
L_0x137f5b0 .delay 1 (1,1,1) L_0x137f5b0/d;
v0x1345120_0 .net *"_ivl_0", 0 0, L_0x137f6f0;  1 drivers
S_0x1345200 .scope generate, "genblk1[24]" "genblk1[24]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1345400 .param/l "i" 0 23 10, +C4<011000>;
L_0x137f380/d .functor NOT 1, L_0x137f4c0, C4<0>, C4<0>, C4<0>;
L_0x137f380 .delay 1 (1,1,1) L_0x137f380/d;
v0x13454e0_0 .net *"_ivl_0", 0 0, L_0x137f4c0;  1 drivers
S_0x13455c0 .scope generate, "genblk1[25]" "genblk1[25]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13457c0 .param/l "i" 0 23 10, +C4<011001>;
L_0x137edc0/d .functor NOT 1, L_0x137ef00, C4<0>, C4<0>, C4<0>;
L_0x137edc0 .delay 1 (1,1,1) L_0x137edc0/d;
v0x13458a0_0 .net *"_ivl_0", 0 0, L_0x137ef00;  1 drivers
S_0x1345980 .scope generate, "genblk1[26]" "genblk1[26]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1345b80 .param/l "i" 0 23 10, +C4<011010>;
L_0x137eb90/d .functor NOT 1, L_0x137ecd0, C4<0>, C4<0>, C4<0>;
L_0x137eb90 .delay 1 (1,1,1) L_0x137eb90/d;
v0x1345c60_0 .net *"_ivl_0", 0 0, L_0x137ecd0;  1 drivers
S_0x1345d40 .scope generate, "genblk1[27]" "genblk1[27]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1345f40 .param/l "i" 0 23 10, +C4<011011>;
L_0x137e5e0/d .functor NOT 1, L_0x137e720, C4<0>, C4<0>, C4<0>;
L_0x137e5e0 .delay 1 (1,1,1) L_0x137e5e0/d;
v0x1346020_0 .net *"_ivl_0", 0 0, L_0x137e720;  1 drivers
S_0x1346100 .scope generate, "genblk1[28]" "genblk1[28]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1346300 .param/l "i" 0 23 10, +C4<011100>;
L_0x137e3b0/d .functor NOT 1, L_0x137e4f0, C4<0>, C4<0>, C4<0>;
L_0x137e3b0 .delay 1 (1,1,1) L_0x137e3b0/d;
v0x13463e0_0 .net *"_ivl_0", 0 0, L_0x137e4f0;  1 drivers
S_0x13464c0 .scope generate, "genblk1[29]" "genblk1[29]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13466c0 .param/l "i" 0 23 10, +C4<011101>;
L_0x137de10/d .functor NOT 1, L_0x137df50, C4<0>, C4<0>, C4<0>;
L_0x137de10 .delay 1 (1,1,1) L_0x137de10/d;
v0x13467a0_0 .net *"_ivl_0", 0 0, L_0x137df50;  1 drivers
S_0x1346880 .scope generate, "genblk1[30]" "genblk1[30]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1346a80 .param/l "i" 0 23 10, +C4<011110>;
L_0x137dbe0/d .functor NOT 1, L_0x137dd20, C4<0>, C4<0>, C4<0>;
L_0x137dbe0 .delay 1 (1,1,1) L_0x137dbe0/d;
v0x1346b60_0 .net *"_ivl_0", 0 0, L_0x137dd20;  1 drivers
S_0x1346c40 .scope generate, "genblk1[31]" "genblk1[31]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1346e40 .param/l "i" 0 23 10, +C4<011111>;
L_0x137d650/d .functor NOT 1, L_0x137d790, C4<0>, C4<0>, C4<0>;
L_0x137d650 .delay 1 (1,1,1) L_0x137d650/d;
v0x1346f20_0 .net *"_ivl_0", 0 0, L_0x137d790;  1 drivers
S_0x1347000 .scope generate, "genblk1[32]" "genblk1[32]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1347200 .param/l "i" 0 23 10, +C4<0100000>;
L_0x137d420/d .functor NOT 1, L_0x137d560, C4<0>, C4<0>, C4<0>;
L_0x137d420 .delay 1 (1,1,1) L_0x137d420/d;
v0x13472c0_0 .net *"_ivl_0", 0 0, L_0x137d560;  1 drivers
S_0x13473c0 .scope generate, "genblk1[33]" "genblk1[33]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13475c0 .param/l "i" 0 23 10, +C4<0100001>;
L_0x137cea0/d .functor NOT 1, L_0x137cfe0, C4<0>, C4<0>, C4<0>;
L_0x137cea0 .delay 1 (1,1,1) L_0x137cea0/d;
v0x1347680_0 .net *"_ivl_0", 0 0, L_0x137cfe0;  1 drivers
S_0x1347780 .scope generate, "genblk1[34]" "genblk1[34]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1347980 .param/l "i" 0 23 10, +C4<0100010>;
L_0x137cc70/d .functor NOT 1, L_0x137cdb0, C4<0>, C4<0>, C4<0>;
L_0x137cc70 .delay 1 (1,1,1) L_0x137cc70/d;
v0x1347a40_0 .net *"_ivl_0", 0 0, L_0x137cdb0;  1 drivers
S_0x1347b40 .scope generate, "genblk1[35]" "genblk1[35]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1347d40 .param/l "i" 0 23 10, +C4<0100011>;
L_0x137c700/d .functor NOT 1, L_0x137c840, C4<0>, C4<0>, C4<0>;
L_0x137c700 .delay 1 (1,1,1) L_0x137c700/d;
v0x1347e00_0 .net *"_ivl_0", 0 0, L_0x137c840;  1 drivers
S_0x1347f00 .scope generate, "genblk1[36]" "genblk1[36]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1348100 .param/l "i" 0 23 10, +C4<0100100>;
L_0x137c4d0/d .functor NOT 1, L_0x137c610, C4<0>, C4<0>, C4<0>;
L_0x137c4d0 .delay 1 (1,1,1) L_0x137c4d0/d;
v0x13481c0_0 .net *"_ivl_0", 0 0, L_0x137c610;  1 drivers
S_0x13482c0 .scope generate, "genblk1[37]" "genblk1[37]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13484c0 .param/l "i" 0 23 10, +C4<0100101>;
L_0x137bf70/d .functor NOT 1, L_0x137c0b0, C4<0>, C4<0>, C4<0>;
L_0x137bf70 .delay 1 (1,1,1) L_0x137bf70/d;
v0x1348580_0 .net *"_ivl_0", 0 0, L_0x137c0b0;  1 drivers
S_0x1348680 .scope generate, "genblk1[38]" "genblk1[38]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1348880 .param/l "i" 0 23 10, +C4<0100110>;
L_0x137bd40/d .functor NOT 1, L_0x137be80, C4<0>, C4<0>, C4<0>;
L_0x137bd40 .delay 1 (1,1,1) L_0x137bd40/d;
v0x1348940_0 .net *"_ivl_0", 0 0, L_0x137be80;  1 drivers
S_0x1348a40 .scope generate, "genblk1[39]" "genblk1[39]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1348c40 .param/l "i" 0 23 10, +C4<0100111>;
L_0x137b7f0/d .functor NOT 1, L_0x137b930, C4<0>, C4<0>, C4<0>;
L_0x137b7f0 .delay 1 (1,1,1) L_0x137b7f0/d;
v0x1348d00_0 .net *"_ivl_0", 0 0, L_0x137b930;  1 drivers
S_0x1348e00 .scope generate, "genblk1[40]" "genblk1[40]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1349000 .param/l "i" 0 23 10, +C4<0101000>;
L_0x137b5c0/d .functor NOT 1, L_0x137b700, C4<0>, C4<0>, C4<0>;
L_0x137b5c0 .delay 1 (1,1,1) L_0x137b5c0/d;
v0x13490c0_0 .net *"_ivl_0", 0 0, L_0x137b700;  1 drivers
S_0x13491c0 .scope generate, "genblk1[41]" "genblk1[41]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13493c0 .param/l "i" 0 23 10, +C4<0101001>;
L_0x137b080/d .functor NOT 1, L_0x137b1c0, C4<0>, C4<0>, C4<0>;
L_0x137b080 .delay 1 (1,1,1) L_0x137b080/d;
v0x1349480_0 .net *"_ivl_0", 0 0, L_0x137b1c0;  1 drivers
S_0x1349580 .scope generate, "genblk1[42]" "genblk1[42]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1349780 .param/l "i" 0 23 10, +C4<0101010>;
L_0x137ae50/d .functor NOT 1, L_0x137af90, C4<0>, C4<0>, C4<0>;
L_0x137ae50 .delay 1 (1,1,1) L_0x137ae50/d;
v0x1349840_0 .net *"_ivl_0", 0 0, L_0x137af90;  1 drivers
S_0x1349940 .scope generate, "genblk1[43]" "genblk1[43]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1349b40 .param/l "i" 0 23 10, +C4<0101011>;
L_0x137a920/d .functor NOT 1, L_0x137aa60, C4<0>, C4<0>, C4<0>;
L_0x137a920 .delay 1 (1,1,1) L_0x137a920/d;
v0x1349c00_0 .net *"_ivl_0", 0 0, L_0x137aa60;  1 drivers
S_0x1349d00 .scope generate, "genblk1[44]" "genblk1[44]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1349f00 .param/l "i" 0 23 10, +C4<0101100>;
L_0x137a6f0/d .functor NOT 1, L_0x137a830, C4<0>, C4<0>, C4<0>;
L_0x137a6f0 .delay 1 (1,1,1) L_0x137a6f0/d;
v0x1349fc0_0 .net *"_ivl_0", 0 0, L_0x137a830;  1 drivers
S_0x134a0c0 .scope generate, "genblk1[45]" "genblk1[45]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134a2c0 .param/l "i" 0 23 10, +C4<0101101>;
L_0x137a1d0/d .functor NOT 1, L_0x137a310, C4<0>, C4<0>, C4<0>;
L_0x137a1d0 .delay 1 (1,1,1) L_0x137a1d0/d;
v0x134a380_0 .net *"_ivl_0", 0 0, L_0x137a310;  1 drivers
S_0x134a480 .scope generate, "genblk1[46]" "genblk1[46]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134a680 .param/l "i" 0 23 10, +C4<0101110>;
L_0x1379fa0/d .functor NOT 1, L_0x137a0e0, C4<0>, C4<0>, C4<0>;
L_0x1379fa0 .delay 1 (1,1,1) L_0x1379fa0/d;
v0x134a740_0 .net *"_ivl_0", 0 0, L_0x137a0e0;  1 drivers
S_0x134a840 .scope generate, "genblk1[47]" "genblk1[47]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134aa40 .param/l "i" 0 23 10, +C4<0101111>;
L_0x1379a90/d .functor NOT 1, L_0x1379bd0, C4<0>, C4<0>, C4<0>;
L_0x1379a90 .delay 1 (1,1,1) L_0x1379a90/d;
v0x134ab00_0 .net *"_ivl_0", 0 0, L_0x1379bd0;  1 drivers
S_0x134ac00 .scope generate, "genblk1[48]" "genblk1[48]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134ae00 .param/l "i" 0 23 10, +C4<0110000>;
L_0x1379860/d .functor NOT 1, L_0x13799a0, C4<0>, C4<0>, C4<0>;
L_0x1379860 .delay 1 (1,1,1) L_0x1379860/d;
v0x134aec0_0 .net *"_ivl_0", 0 0, L_0x13799a0;  1 drivers
S_0x134afc0 .scope generate, "genblk1[49]" "genblk1[49]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134b1c0 .param/l "i" 0 23 10, +C4<0110001>;
L_0x1379360/d .functor NOT 1, L_0x13794a0, C4<0>, C4<0>, C4<0>;
L_0x1379360 .delay 1 (1,1,1) L_0x1379360/d;
v0x134b280_0 .net *"_ivl_0", 0 0, L_0x13794a0;  1 drivers
S_0x134b380 .scope generate, "genblk1[50]" "genblk1[50]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134b580 .param/l "i" 0 23 10, +C4<0110010>;
L_0x1379130/d .functor NOT 1, L_0x1379270, C4<0>, C4<0>, C4<0>;
L_0x1379130 .delay 1 (1,1,1) L_0x1379130/d;
v0x134b640_0 .net *"_ivl_0", 0 0, L_0x1379270;  1 drivers
S_0x134b740 .scope generate, "genblk1[51]" "genblk1[51]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134b940 .param/l "i" 0 23 10, +C4<0110011>;
L_0x1378c40/d .functor NOT 1, L_0x1378d80, C4<0>, C4<0>, C4<0>;
L_0x1378c40 .delay 1 (1,1,1) L_0x1378c40/d;
v0x134ba00_0 .net *"_ivl_0", 0 0, L_0x1378d80;  1 drivers
S_0x134bb00 .scope generate, "genblk1[52]" "genblk1[52]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134bd00 .param/l "i" 0 23 10, +C4<0110100>;
L_0x1378a10/d .functor NOT 1, L_0x1378b50, C4<0>, C4<0>, C4<0>;
L_0x1378a10 .delay 1 (1,1,1) L_0x1378a10/d;
v0x134bdc0_0 .net *"_ivl_0", 0 0, L_0x1378b50;  1 drivers
S_0x134bec0 .scope generate, "genblk1[53]" "genblk1[53]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134c0c0 .param/l "i" 0 23 10, +C4<0110101>;
L_0x1378530/d .functor NOT 1, L_0x1378670, C4<0>, C4<0>, C4<0>;
L_0x1378530 .delay 1 (1,1,1) L_0x1378530/d;
v0x134c180_0 .net *"_ivl_0", 0 0, L_0x1378670;  1 drivers
S_0x134c280 .scope generate, "genblk1[54]" "genblk1[54]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134c480 .param/l "i" 0 23 10, +C4<0110110>;
L_0x1378300/d .functor NOT 1, L_0x1378440, C4<0>, C4<0>, C4<0>;
L_0x1378300 .delay 1 (1,1,1) L_0x1378300/d;
v0x134c540_0 .net *"_ivl_0", 0 0, L_0x1378440;  1 drivers
S_0x134c640 .scope generate, "genblk1[55]" "genblk1[55]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134c840 .param/l "i" 0 23 10, +C4<0110111>;
L_0x1377e30/d .functor NOT 1, L_0x1377f70, C4<0>, C4<0>, C4<0>;
L_0x1377e30 .delay 1 (1,1,1) L_0x1377e30/d;
v0x134c900_0 .net *"_ivl_0", 0 0, L_0x1377f70;  1 drivers
S_0x134ca00 .scope generate, "genblk1[56]" "genblk1[56]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134cc00 .param/l "i" 0 23 10, +C4<0111000>;
L_0x1377c00/d .functor NOT 1, L_0x1377d40, C4<0>, C4<0>, C4<0>;
L_0x1377c00 .delay 1 (1,1,1) L_0x1377c00/d;
v0x134ccc0_0 .net *"_ivl_0", 0 0, L_0x1377d40;  1 drivers
S_0x134cdc0 .scope generate, "genblk1[57]" "genblk1[57]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134cfc0 .param/l "i" 0 23 10, +C4<0111001>;
L_0x1377740/d .functor NOT 1, L_0x1377880, C4<0>, C4<0>, C4<0>;
L_0x1377740 .delay 1 (1,1,1) L_0x1377740/d;
v0x134d080_0 .net *"_ivl_0", 0 0, L_0x1377880;  1 drivers
S_0x134d180 .scope generate, "genblk1[58]" "genblk1[58]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134d380 .param/l "i" 0 23 10, +C4<0111010>;
L_0x1377510/d .functor NOT 1, L_0x1377650, C4<0>, C4<0>, C4<0>;
L_0x1377510 .delay 1 (1,1,1) L_0x1377510/d;
v0x134d440_0 .net *"_ivl_0", 0 0, L_0x1377650;  1 drivers
S_0x134d540 .scope generate, "genblk1[59]" "genblk1[59]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134d740 .param/l "i" 0 23 10, +C4<0111011>;
L_0x1377060/d .functor NOT 1, L_0x13771a0, C4<0>, C4<0>, C4<0>;
L_0x1377060 .delay 1 (1,1,1) L_0x1377060/d;
v0x134d800_0 .net *"_ivl_0", 0 0, L_0x13771a0;  1 drivers
S_0x134d900 .scope generate, "genblk1[60]" "genblk1[60]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134db00 .param/l "i" 0 23 10, +C4<0111100>;
L_0x1376e30/d .functor NOT 1, L_0x1376f70, C4<0>, C4<0>, C4<0>;
L_0x1376e30 .delay 1 (1,1,1) L_0x1376e30/d;
v0x134dbc0_0 .net *"_ivl_0", 0 0, L_0x1376f70;  1 drivers
S_0x134dcc0 .scope generate, "genblk1[61]" "genblk1[61]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134dec0 .param/l "i" 0 23 10, +C4<0111101>;
L_0x1376990/d .functor NOT 1, L_0x1376ad0, C4<0>, C4<0>, C4<0>;
L_0x1376990 .delay 1 (1,1,1) L_0x1376990/d;
v0x134df80_0 .net *"_ivl_0", 0 0, L_0x1376ad0;  1 drivers
S_0x134e080 .scope generate, "genblk1[62]" "genblk1[62]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134e280 .param/l "i" 0 23 10, +C4<0111110>;
L_0x1376760/d .functor NOT 1, L_0x13768a0, C4<0>, C4<0>, C4<0>;
L_0x1376760 .delay 1 (1,1,1) L_0x1376760/d;
v0x134e340_0 .net *"_ivl_0", 0 0, L_0x13768a0;  1 drivers
S_0x134e440 .scope generate, "genblk1[63]" "genblk1[63]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134e640 .param/l "i" 0 23 10, +C4<0111111>;
L_0x13762d0/d .functor NOT 1, L_0x1376410, C4<0>, C4<0>, C4<0>;
L_0x13762d0 .delay 1 (1,1,1) L_0x13762d0/d;
v0x134e700_0 .net *"_ivl_0", 0 0, L_0x1376410;  1 drivers
S_0x134e800 .scope generate, "genblk1[64]" "genblk1[64]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134ee10 .param/l "i" 0 23 10, +C4<01000000>;
L_0x13760a0/d .functor NOT 1, L_0x13761e0, C4<0>, C4<0>, C4<0>;
L_0x13760a0 .delay 1 (1,1,1) L_0x13760a0/d;
v0x134eeb0_0 .net *"_ivl_0", 0 0, L_0x13761e0;  1 drivers
S_0x134ef70 .scope generate, "genblk1[65]" "genblk1[65]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134f170 .param/l "i" 0 23 10, +C4<01000001>;
L_0x1375c20/d .functor NOT 1, L_0x1375d60, C4<0>, C4<0>, C4<0>;
L_0x1375c20 .delay 1 (1,1,1) L_0x1375c20/d;
v0x134f230_0 .net *"_ivl_0", 0 0, L_0x1375d60;  1 drivers
S_0x134f330 .scope generate, "genblk1[66]" "genblk1[66]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134f530 .param/l "i" 0 23 10, +C4<01000010>;
L_0x13759f0/d .functor NOT 1, L_0x1375b30, C4<0>, C4<0>, C4<0>;
L_0x13759f0 .delay 1 (1,1,1) L_0x13759f0/d;
v0x134f5f0_0 .net *"_ivl_0", 0 0, L_0x1375b30;  1 drivers
S_0x134f6f0 .scope generate, "genblk1[67]" "genblk1[67]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134f8f0 .param/l "i" 0 23 10, +C4<01000011>;
L_0x1375580/d .functor NOT 1, L_0x13756c0, C4<0>, C4<0>, C4<0>;
L_0x1375580 .delay 1 (1,1,1) L_0x1375580/d;
v0x134f9b0_0 .net *"_ivl_0", 0 0, L_0x13756c0;  1 drivers
S_0x134fab0 .scope generate, "genblk1[68]" "genblk1[68]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x134fcb0 .param/l "i" 0 23 10, +C4<01000100>;
L_0x1375350/d .functor NOT 1, L_0x1375490, C4<0>, C4<0>, C4<0>;
L_0x1375350 .delay 1 (1,1,1) L_0x1375350/d;
v0x134fd70_0 .net *"_ivl_0", 0 0, L_0x1375490;  1 drivers
S_0x134fe70 .scope generate, "genblk1[69]" "genblk1[69]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1350070 .param/l "i" 0 23 10, +C4<01000101>;
L_0x1374ef0/d .functor NOT 1, L_0x1375030, C4<0>, C4<0>, C4<0>;
L_0x1374ef0 .delay 1 (1,1,1) L_0x1374ef0/d;
v0x1350130_0 .net *"_ivl_0", 0 0, L_0x1375030;  1 drivers
S_0x1350230 .scope generate, "genblk1[70]" "genblk1[70]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1350430 .param/l "i" 0 23 10, +C4<01000110>;
L_0x1374cc0/d .functor NOT 1, L_0x1374e00, C4<0>, C4<0>, C4<0>;
L_0x1374cc0 .delay 1 (1,1,1) L_0x1374cc0/d;
v0x13504f0_0 .net *"_ivl_0", 0 0, L_0x1374e00;  1 drivers
S_0x13505f0 .scope generate, "genblk1[71]" "genblk1[71]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13507f0 .param/l "i" 0 23 10, +C4<01000111>;
L_0x1374870/d .functor NOT 1, L_0x13749b0, C4<0>, C4<0>, C4<0>;
L_0x1374870 .delay 1 (1,1,1) L_0x1374870/d;
v0x13508b0_0 .net *"_ivl_0", 0 0, L_0x13749b0;  1 drivers
S_0x13509b0 .scope generate, "genblk1[72]" "genblk1[72]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1350bb0 .param/l "i" 0 23 10, +C4<01001000>;
L_0x1374640/d .functor NOT 1, L_0x1374780, C4<0>, C4<0>, C4<0>;
L_0x1374640 .delay 1 (1,1,1) L_0x1374640/d;
v0x1350c70_0 .net *"_ivl_0", 0 0, L_0x1374780;  1 drivers
S_0x1350d70 .scope generate, "genblk1[73]" "genblk1[73]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1350f70 .param/l "i" 0 23 10, +C4<01001001>;
L_0x13739f0/d .functor NOT 1, L_0x1373b30, C4<0>, C4<0>, C4<0>;
L_0x13739f0 .delay 1 (1,1,1) L_0x13739f0/d;
v0x1351030_0 .net *"_ivl_0", 0 0, L_0x1373b30;  1 drivers
S_0x1351130 .scope generate, "genblk1[74]" "genblk1[74]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1351330 .param/l "i" 0 23 10, +C4<01001010>;
L_0x13737c0/d .functor NOT 1, L_0x1373900, C4<0>, C4<0>, C4<0>;
L_0x13737c0 .delay 1 (1,1,1) L_0x13737c0/d;
v0x13513f0_0 .net *"_ivl_0", 0 0, L_0x1373900;  1 drivers
S_0x13514f0 .scope generate, "genblk1[75]" "genblk1[75]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13516f0 .param/l "i" 0 23 10, +C4<01001011>;
L_0x1373390/d .functor NOT 1, L_0x13734d0, C4<0>, C4<0>, C4<0>;
L_0x1373390 .delay 1 (1,1,1) L_0x1373390/d;
v0x13517b0_0 .net *"_ivl_0", 0 0, L_0x13734d0;  1 drivers
S_0x13518b0 .scope generate, "genblk1[76]" "genblk1[76]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1351ab0 .param/l "i" 0 23 10, +C4<01001100>;
L_0x1373160/d .functor NOT 1, L_0x13732a0, C4<0>, C4<0>, C4<0>;
L_0x1373160 .delay 1 (1,1,1) L_0x1373160/d;
v0x1351b70_0 .net *"_ivl_0", 0 0, L_0x13732a0;  1 drivers
S_0x1351c70 .scope generate, "genblk1[77]" "genblk1[77]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1351e70 .param/l "i" 0 23 10, +C4<01001101>;
L_0x1372d40/d .functor NOT 1, L_0x1372e80, C4<0>, C4<0>, C4<0>;
L_0x1372d40 .delay 1 (1,1,1) L_0x1372d40/d;
v0x1351f30_0 .net *"_ivl_0", 0 0, L_0x1372e80;  1 drivers
S_0x1352030 .scope generate, "genblk1[78]" "genblk1[78]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1352230 .param/l "i" 0 23 10, +C4<01001110>;
L_0x1372b10/d .functor NOT 1, L_0x1372c50, C4<0>, C4<0>, C4<0>;
L_0x1372b10 .delay 1 (1,1,1) L_0x1372b10/d;
v0x13522f0_0 .net *"_ivl_0", 0 0, L_0x1372c50;  1 drivers
S_0x13523f0 .scope generate, "genblk1[79]" "genblk1[79]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13525f0 .param/l "i" 0 23 10, +C4<01001111>;
L_0x1372700/d .functor NOT 1, L_0x1372840, C4<0>, C4<0>, C4<0>;
L_0x1372700 .delay 1 (1,1,1) L_0x1372700/d;
v0x13526b0_0 .net *"_ivl_0", 0 0, L_0x1372840;  1 drivers
S_0x13527b0 .scope generate, "genblk1[80]" "genblk1[80]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13529b0 .param/l "i" 0 23 10, +C4<01010000>;
L_0x13724d0/d .functor NOT 1, L_0x1372610, C4<0>, C4<0>, C4<0>;
L_0x13724d0 .delay 1 (1,1,1) L_0x13724d0/d;
v0x1352a70_0 .net *"_ivl_0", 0 0, L_0x1372610;  1 drivers
S_0x1352b70 .scope generate, "genblk1[81]" "genblk1[81]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1352d70 .param/l "i" 0 23 10, +C4<01010001>;
L_0x13720d0/d .functor NOT 1, L_0x1372210, C4<0>, C4<0>, C4<0>;
L_0x13720d0 .delay 1 (1,1,1) L_0x13720d0/d;
v0x1352e30_0 .net *"_ivl_0", 0 0, L_0x1372210;  1 drivers
S_0x1352f30 .scope generate, "genblk1[82]" "genblk1[82]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1353130 .param/l "i" 0 23 10, +C4<01010010>;
L_0x1371ea0/d .functor NOT 1, L_0x1371fe0, C4<0>, C4<0>, C4<0>;
L_0x1371ea0 .delay 1 (1,1,1) L_0x1371ea0/d;
v0x13531f0_0 .net *"_ivl_0", 0 0, L_0x1371fe0;  1 drivers
S_0x13532f0 .scope generate, "genblk1[83]" "genblk1[83]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13534f0 .param/l "i" 0 23 10, +C4<01010011>;
L_0x1371ab0/d .functor NOT 1, L_0x1371bf0, C4<0>, C4<0>, C4<0>;
L_0x1371ab0 .delay 1 (1,1,1) L_0x1371ab0/d;
v0x13535b0_0 .net *"_ivl_0", 0 0, L_0x1371bf0;  1 drivers
S_0x13536b0 .scope generate, "genblk1[84]" "genblk1[84]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13538b0 .param/l "i" 0 23 10, +C4<01010100>;
L_0x1371880/d .functor NOT 1, L_0x13719c0, C4<0>, C4<0>, C4<0>;
L_0x1371880 .delay 1 (1,1,1) L_0x1371880/d;
v0x1353970_0 .net *"_ivl_0", 0 0, L_0x13719c0;  1 drivers
S_0x1353a70 .scope generate, "genblk1[85]" "genblk1[85]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1353c70 .param/l "i" 0 23 10, +C4<01010101>;
L_0x13714a0/d .functor NOT 1, L_0x13715e0, C4<0>, C4<0>, C4<0>;
L_0x13714a0 .delay 1 (1,1,1) L_0x13714a0/d;
v0x1353d30_0 .net *"_ivl_0", 0 0, L_0x13715e0;  1 drivers
S_0x1353e30 .scope generate, "genblk1[86]" "genblk1[86]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1354030 .param/l "i" 0 23 10, +C4<01010110>;
L_0x1371270/d .functor NOT 1, L_0x13713b0, C4<0>, C4<0>, C4<0>;
L_0x1371270 .delay 1 (1,1,1) L_0x1371270/d;
v0x13540f0_0 .net *"_ivl_0", 0 0, L_0x13713b0;  1 drivers
S_0x13541f0 .scope generate, "genblk1[87]" "genblk1[87]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13543f0 .param/l "i" 0 23 10, +C4<01010111>;
L_0x1370ea0/d .functor NOT 1, L_0x1370fe0, C4<0>, C4<0>, C4<0>;
L_0x1370ea0 .delay 1 (1,1,1) L_0x1370ea0/d;
v0x13544b0_0 .net *"_ivl_0", 0 0, L_0x1370fe0;  1 drivers
S_0x13545b0 .scope generate, "genblk1[88]" "genblk1[88]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13547b0 .param/l "i" 0 23 10, +C4<01011000>;
L_0x1370c70/d .functor NOT 1, L_0x1370db0, C4<0>, C4<0>, C4<0>;
L_0x1370c70 .delay 1 (1,1,1) L_0x1370c70/d;
v0x1354870_0 .net *"_ivl_0", 0 0, L_0x1370db0;  1 drivers
S_0x1354970 .scope generate, "genblk1[89]" "genblk1[89]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1354b70 .param/l "i" 0 23 10, +C4<01011001>;
L_0x13708b0/d .functor NOT 1, L_0x13709f0, C4<0>, C4<0>, C4<0>;
L_0x13708b0 .delay 1 (1,1,1) L_0x13708b0/d;
v0x1354c30_0 .net *"_ivl_0", 0 0, L_0x13709f0;  1 drivers
S_0x1354d30 .scope generate, "genblk1[90]" "genblk1[90]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1354f30 .param/l "i" 0 23 10, +C4<01011010>;
L_0x1370680/d .functor NOT 1, L_0x13707c0, C4<0>, C4<0>, C4<0>;
L_0x1370680 .delay 1 (1,1,1) L_0x1370680/d;
v0x1354ff0_0 .net *"_ivl_0", 0 0, L_0x13707c0;  1 drivers
S_0x13550f0 .scope generate, "genblk1[91]" "genblk1[91]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13552f0 .param/l "i" 0 23 10, +C4<01011011>;
L_0x13702d0/d .functor NOT 1, L_0x1370410, C4<0>, C4<0>, C4<0>;
L_0x13702d0 .delay 1 (1,1,1) L_0x13702d0/d;
v0x13553b0_0 .net *"_ivl_0", 0 0, L_0x1370410;  1 drivers
S_0x13554b0 .scope generate, "genblk1[92]" "genblk1[92]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13556b0 .param/l "i" 0 23 10, +C4<01011100>;
L_0x13700a0/d .functor NOT 1, L_0x13701e0, C4<0>, C4<0>, C4<0>;
L_0x13700a0 .delay 1 (1,1,1) L_0x13700a0/d;
v0x1355770_0 .net *"_ivl_0", 0 0, L_0x13701e0;  1 drivers
S_0x1355870 .scope generate, "genblk1[93]" "genblk1[93]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1355a70 .param/l "i" 0 23 10, +C4<01011101>;
L_0x136fd00/d .functor NOT 1, L_0x136fe40, C4<0>, C4<0>, C4<0>;
L_0x136fd00 .delay 1 (1,1,1) L_0x136fd00/d;
v0x1355b30_0 .net *"_ivl_0", 0 0, L_0x136fe40;  1 drivers
S_0x1355c30 .scope generate, "genblk1[94]" "genblk1[94]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1355e30 .param/l "i" 0 23 10, +C4<01011110>;
L_0x136fad0/d .functor NOT 1, L_0x136fc10, C4<0>, C4<0>, C4<0>;
L_0x136fad0 .delay 1 (1,1,1) L_0x136fad0/d;
v0x1355ef0_0 .net *"_ivl_0", 0 0, L_0x136fc10;  1 drivers
S_0x1355ff0 .scope generate, "genblk1[95]" "genblk1[95]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13561f0 .param/l "i" 0 23 10, +C4<01011111>;
L_0x136f740/d .functor NOT 1, L_0x136f880, C4<0>, C4<0>, C4<0>;
L_0x136f740 .delay 1 (1,1,1) L_0x136f740/d;
v0x13562b0_0 .net *"_ivl_0", 0 0, L_0x136f880;  1 drivers
S_0x13563b0 .scope generate, "genblk1[96]" "genblk1[96]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13565b0 .param/l "i" 0 23 10, +C4<01100000>;
L_0x136f510/d .functor NOT 1, L_0x136f650, C4<0>, C4<0>, C4<0>;
L_0x136f510 .delay 1 (1,1,1) L_0x136f510/d;
v0x1356670_0 .net *"_ivl_0", 0 0, L_0x136f650;  1 drivers
S_0x1356770 .scope generate, "genblk1[97]" "genblk1[97]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1356970 .param/l "i" 0 23 10, +C4<01100001>;
L_0x136f190/d .functor NOT 1, L_0x136f2d0, C4<0>, C4<0>, C4<0>;
L_0x136f190 .delay 1 (1,1,1) L_0x136f190/d;
v0x1356a30_0 .net *"_ivl_0", 0 0, L_0x136f2d0;  1 drivers
S_0x1356b30 .scope generate, "genblk1[98]" "genblk1[98]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1356d30 .param/l "i" 0 23 10, +C4<01100010>;
L_0x136ef60/d .functor NOT 1, L_0x136f0a0, C4<0>, C4<0>, C4<0>;
L_0x136ef60 .delay 1 (1,1,1) L_0x136ef60/d;
v0x1356df0_0 .net *"_ivl_0", 0 0, L_0x136f0a0;  1 drivers
S_0x1356ef0 .scope generate, "genblk1[99]" "genblk1[99]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13570f0 .param/l "i" 0 23 10, +C4<01100011>;
L_0x136ec20/d .functor NOT 1, L_0x136ed30, C4<0>, C4<0>, C4<0>;
L_0x136ec20 .delay 1 (1,1,1) L_0x136ec20/d;
v0x13571b0_0 .net *"_ivl_0", 0 0, L_0x136ed30;  1 drivers
S_0x13572b0 .scope generate, "genblk1[100]" "genblk1[100]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13574b0 .param/l "i" 0 23 10, +C4<01100100>;
L_0x136e430/d .functor NOT 1, L_0x136eb30, C4<0>, C4<0>, C4<0>;
L_0x136e430 .delay 1 (1,1,1) L_0x136e430/d;
v0x1357570_0 .net *"_ivl_0", 0 0, L_0x136eb30;  1 drivers
S_0x1357670 .scope generate, "genblk1[101]" "genblk1[101]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1357870 .param/l "i" 0 23 10, +C4<01100101>;
L_0x136e780/d .functor NOT 1, L_0x136e8c0, C4<0>, C4<0>, C4<0>;
L_0x136e780 .delay 1 (1,1,1) L_0x136e780/d;
v0x1357930_0 .net *"_ivl_0", 0 0, L_0x136e8c0;  1 drivers
S_0x1357a30 .scope generate, "genblk1[102]" "genblk1[102]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1357c30 .param/l "i" 0 23 10, +C4<01100110>;
L_0x136e550/d .functor NOT 1, L_0x136e690, C4<0>, C4<0>, C4<0>;
L_0x136e550 .delay 1 (1,1,1) L_0x136e550/d;
v0x1357cf0_0 .net *"_ivl_0", 0 0, L_0x136e690;  1 drivers
S_0x1357df0 .scope generate, "genblk1[103]" "genblk1[103]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1357ff0 .param/l "i" 0 23 10, +C4<01100111>;
L_0x136e200/d .functor NOT 1, L_0x136e340, C4<0>, C4<0>, C4<0>;
L_0x136e200 .delay 1 (1,1,1) L_0x136e200/d;
v0x13580b0_0 .net *"_ivl_0", 0 0, L_0x136e340;  1 drivers
S_0x13581b0 .scope generate, "genblk1[104]" "genblk1[104]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13583b0 .param/l "i" 0 23 10, +C4<01101000>;
L_0x136dfd0/d .functor NOT 1, L_0x136e110, C4<0>, C4<0>, C4<0>;
L_0x136dfd0 .delay 1 (1,1,1) L_0x136dfd0/d;
v0x1358470_0 .net *"_ivl_0", 0 0, L_0x136e110;  1 drivers
S_0x1358570 .scope generate, "genblk1[105]" "genblk1[105]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1358770 .param/l "i" 0 23 10, +C4<01101001>;
L_0x136dc90/d .functor NOT 1, L_0x136ddd0, C4<0>, C4<0>, C4<0>;
L_0x136dc90 .delay 1 (1,1,1) L_0x136dc90/d;
v0x1358830_0 .net *"_ivl_0", 0 0, L_0x136ddd0;  1 drivers
S_0x1358930 .scope generate, "genblk1[106]" "genblk1[106]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1358b30 .param/l "i" 0 23 10, +C4<01101010>;
L_0x136da60/d .functor NOT 1, L_0x136dba0, C4<0>, C4<0>, C4<0>;
L_0x136da60 .delay 1 (1,1,1) L_0x136da60/d;
v0x1358bf0_0 .net *"_ivl_0", 0 0, L_0x136dba0;  1 drivers
S_0x1358cf0 .scope generate, "genblk1[107]" "genblk1[107]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1358ef0 .param/l "i" 0 23 10, +C4<01101011>;
L_0x136d730/d .functor NOT 1, L_0x136d870, C4<0>, C4<0>, C4<0>;
L_0x136d730 .delay 1 (1,1,1) L_0x136d730/d;
v0x1358fb0_0 .net *"_ivl_0", 0 0, L_0x136d870;  1 drivers
S_0x13590b0 .scope generate, "genblk1[108]" "genblk1[108]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13592b0 .param/l "i" 0 23 10, +C4<01101100>;
L_0x136d500/d .functor NOT 1, L_0x136d640, C4<0>, C4<0>, C4<0>;
L_0x136d500 .delay 1 (1,1,1) L_0x136d500/d;
v0x1359370_0 .net *"_ivl_0", 0 0, L_0x136d640;  1 drivers
S_0x1359470 .scope generate, "genblk1[109]" "genblk1[109]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1359670 .param/l "i" 0 23 10, +C4<01101101>;
L_0x136d1e0/d .functor NOT 1, L_0x136d320, C4<0>, C4<0>, C4<0>;
L_0x136d1e0 .delay 1 (1,1,1) L_0x136d1e0/d;
v0x1359730_0 .net *"_ivl_0", 0 0, L_0x136d320;  1 drivers
S_0x1359830 .scope generate, "genblk1[110]" "genblk1[110]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1359a30 .param/l "i" 0 23 10, +C4<01101110>;
L_0x136cfb0/d .functor NOT 1, L_0x136d0f0, C4<0>, C4<0>, C4<0>;
L_0x136cfb0 .delay 1 (1,1,1) L_0x136cfb0/d;
v0x1359af0_0 .net *"_ivl_0", 0 0, L_0x136d0f0;  1 drivers
S_0x1359bf0 .scope generate, "genblk1[111]" "genblk1[111]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1359df0 .param/l "i" 0 23 10, +C4<01101111>;
L_0x136cca0/d .functor NOT 1, L_0x136cde0, C4<0>, C4<0>, C4<0>;
L_0x136cca0 .delay 1 (1,1,1) L_0x136cca0/d;
v0x1359eb0_0 .net *"_ivl_0", 0 0, L_0x136cde0;  1 drivers
S_0x1359fb0 .scope generate, "genblk1[112]" "genblk1[112]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135a1b0 .param/l "i" 0 23 10, +C4<01110000>;
L_0x136ca70/d .functor NOT 1, L_0x136cbb0, C4<0>, C4<0>, C4<0>;
L_0x136ca70 .delay 1 (1,1,1) L_0x136ca70/d;
v0x135a270_0 .net *"_ivl_0", 0 0, L_0x136cbb0;  1 drivers
S_0x135a370 .scope generate, "genblk1[113]" "genblk1[113]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135a570 .param/l "i" 0 23 10, +C4<01110001>;
L_0x136c770/d .functor NOT 1, L_0x136c8b0, C4<0>, C4<0>, C4<0>;
L_0x136c770 .delay 1 (1,1,1) L_0x136c770/d;
v0x135a630_0 .net *"_ivl_0", 0 0, L_0x136c8b0;  1 drivers
S_0x135a730 .scope generate, "genblk1[114]" "genblk1[114]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135a930 .param/l "i" 0 23 10, +C4<01110010>;
L_0x136c540/d .functor NOT 1, L_0x136c680, C4<0>, C4<0>, C4<0>;
L_0x136c540 .delay 1 (1,1,1) L_0x136c540/d;
v0x135a9f0_0 .net *"_ivl_0", 0 0, L_0x136c680;  1 drivers
S_0x135aaf0 .scope generate, "genblk1[115]" "genblk1[115]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135acf0 .param/l "i" 0 23 10, +C4<01110011>;
L_0x136c250/d .functor NOT 1, L_0x136c390, C4<0>, C4<0>, C4<0>;
L_0x136c250 .delay 1 (1,1,1) L_0x136c250/d;
v0x135adb0_0 .net *"_ivl_0", 0 0, L_0x136c390;  1 drivers
S_0x135aeb0 .scope generate, "genblk1[116]" "genblk1[116]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135b0b0 .param/l "i" 0 23 10, +C4<01110100>;
L_0x136c0c0/d .functor NOT 1, L_0x136bb10, C4<0>, C4<0>, C4<0>;
L_0x136c0c0 .delay 1 (1,1,1) L_0x136c0c0/d;
v0x135b170_0 .net *"_ivl_0", 0 0, L_0x136bb10;  1 drivers
S_0x135b270 .scope generate, "genblk1[117]" "genblk1[117]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135b470 .param/l "i" 0 23 10, +C4<01110101>;
L_0x136bde0/d .functor NOT 1, L_0x136bf20, C4<0>, C4<0>, C4<0>;
L_0x136bde0 .delay 1 (1,1,1) L_0x136bde0/d;
v0x135b530_0 .net *"_ivl_0", 0 0, L_0x136bf20;  1 drivers
S_0x135b630 .scope generate, "genblk1[118]" "genblk1[118]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135b830 .param/l "i" 0 23 10, +C4<01110110>;
L_0x136bbb0/d .functor NOT 1, L_0x136bcf0, C4<0>, C4<0>, C4<0>;
L_0x136bbb0 .delay 1 (1,1,1) L_0x136bbb0/d;
v0x135b8f0_0 .net *"_ivl_0", 0 0, L_0x136bcf0;  1 drivers
S_0x135b9f0 .scope generate, "genblk1[119]" "genblk1[119]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135bbf0 .param/l "i" 0 23 10, +C4<01110111>;
L_0x136b8e0/d .functor NOT 1, L_0x136ba20, C4<0>, C4<0>, C4<0>;
L_0x136b8e0 .delay 1 (1,1,1) L_0x136b8e0/d;
v0x135bcb0_0 .net *"_ivl_0", 0 0, L_0x136ba20;  1 drivers
S_0x135bdb0 .scope generate, "genblk1[120]" "genblk1[120]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135bfb0 .param/l "i" 0 23 10, +C4<01111000>;
L_0x136b6b0/d .functor NOT 1, L_0x136b7f0, C4<0>, C4<0>, C4<0>;
L_0x136b6b0 .delay 1 (1,1,1) L_0x136b6b0/d;
v0x135c070_0 .net *"_ivl_0", 0 0, L_0x136b7f0;  1 drivers
S_0x135c170 .scope generate, "genblk1[121]" "genblk1[121]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135c370 .param/l "i" 0 23 10, +C4<01111001>;
L_0x136b3f0/d .functor NOT 1, L_0x136b530, C4<0>, C4<0>, C4<0>;
L_0x136b3f0 .delay 1 (1,1,1) L_0x136b3f0/d;
v0x135c430_0 .net *"_ivl_0", 0 0, L_0x136b530;  1 drivers
S_0x135c530 .scope generate, "genblk1[122]" "genblk1[122]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135c730 .param/l "i" 0 23 10, +C4<01111010>;
L_0x136ace0/d .functor NOT 1, L_0x136b300, C4<0>, C4<0>, C4<0>;
L_0x136ace0 .delay 1 (1,1,1) L_0x136ace0/d;
v0x135c7f0_0 .net *"_ivl_0", 0 0, L_0x136b300;  1 drivers
S_0x135c8f0 .scope generate, "genblk1[123]" "genblk1[123]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135caf0 .param/l "i" 0 23 10, +C4<01111011>;
L_0x136af80/d .functor NOT 1, L_0x136b0c0, C4<0>, C4<0>, C4<0>;
L_0x136af80 .delay 1 (1,1,1) L_0x136af80/d;
v0x135cbb0_0 .net *"_ivl_0", 0 0, L_0x136b0c0;  1 drivers
S_0x135ccb0 .scope generate, "genblk1[124]" "genblk1[124]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135ceb0 .param/l "i" 0 23 10, +C4<01111100>;
L_0x136ad50/d .functor NOT 1, L_0x136ae90, C4<0>, C4<0>, C4<0>;
L_0x136ad50 .delay 1 (1,1,1) L_0x136ad50/d;
v0x135cf70_0 .net *"_ivl_0", 0 0, L_0x136ae90;  1 drivers
S_0x135d070 .scope generate, "genblk1[125]" "genblk1[125]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135d270 .param/l "i" 0 23 10, +C4<01111101>;
L_0x136aab0/d .functor NOT 1, L_0x136abf0, C4<0>, C4<0>, C4<0>;
L_0x136aab0 .delay 1 (1,1,1) L_0x136aab0/d;
v0x135d330_0 .net *"_ivl_0", 0 0, L_0x136abf0;  1 drivers
S_0x135d430 .scope generate, "genblk1[126]" "genblk1[126]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135d630 .param/l "i" 0 23 10, +C4<01111110>;
L_0x136a8d0/d .functor NOT 1, L_0x136a9c0, C4<0>, C4<0>, C4<0>;
L_0x136a8d0 .delay 1 (1,1,1) L_0x136a8d0/d;
v0x135d6f0_0 .net *"_ivl_0", 0 0, L_0x136a9c0;  1 drivers
S_0x135d7f0 .scope generate, "genblk1[127]" "genblk1[127]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135d9f0 .param/l "i" 0 23 10, +C4<01111111>;
L_0x136a640/d .functor NOT 1, L_0x136a780, C4<0>, C4<0>, C4<0>;
L_0x136a640 .delay 1 (1,1,1) L_0x136a640/d;
v0x135dab0_0 .net *"_ivl_0", 0 0, L_0x136a780;  1 drivers
S_0x135dbb0 .scope generate, "genblk1[128]" "genblk1[128]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135e5c0 .param/l "i" 0 23 10, +C4<010000000>;
L_0x136a300/d .functor NOT 1, L_0x136a550, C4<0>, C4<0>, C4<0>;
L_0x136a300 .delay 1 (1,1,1) L_0x136a300/d;
v0x135e680_0 .net *"_ivl_0", 0 0, L_0x136a550;  1 drivers
S_0x135e780 .scope generate, "genblk1[129]" "genblk1[129]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135e980 .param/l "i" 0 23 10, +C4<010000001>;
L_0x136a080/d .functor NOT 1, L_0x136a1c0, C4<0>, C4<0>, C4<0>;
L_0x136a080 .delay 1 (1,1,1) L_0x136a080/d;
v0x135ea40_0 .net *"_ivl_0", 0 0, L_0x136a1c0;  1 drivers
S_0x135eb40 .scope generate, "genblk1[130]" "genblk1[130]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135ed40 .param/l "i" 0 23 10, +C4<010000010>;
L_0x1369e80/d .functor NOT 1, L_0x1369f90, C4<0>, C4<0>, C4<0>;
L_0x1369e80 .delay 1 (1,1,1) L_0x1369e80/d;
v0x135ee00_0 .net *"_ivl_0", 0 0, L_0x1369f90;  1 drivers
S_0x135ef00 .scope generate, "genblk1[131]" "genblk1[131]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135f100 .param/l "i" 0 23 10, +C4<010000011>;
L_0x1369c10/d .functor NOT 1, L_0x1369d50, C4<0>, C4<0>, C4<0>;
L_0x1369c10 .delay 1 (1,1,1) L_0x1369c10/d;
v0x135f1c0_0 .net *"_ivl_0", 0 0, L_0x1369d50;  1 drivers
S_0x135f2c0 .scope generate, "genblk1[132]" "genblk1[132]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135f4c0 .param/l "i" 0 23 10, +C4<010000100>;
L_0x1369a30/d .functor NOT 1, L_0x1369b20, C4<0>, C4<0>, C4<0>;
L_0x1369a30 .delay 1 (1,1,1) L_0x1369a30/d;
v0x135f580_0 .net *"_ivl_0", 0 0, L_0x1369b20;  1 drivers
S_0x135f680 .scope generate, "genblk1[133]" "genblk1[133]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135f880 .param/l "i" 0 23 10, +C4<010000101>;
L_0x1369770/d .functor NOT 1, L_0x1369880, C4<0>, C4<0>, C4<0>;
L_0x1369770 .delay 1 (1,1,1) L_0x1369770/d;
v0x135f940_0 .net *"_ivl_0", 0 0, L_0x1369880;  1 drivers
S_0x135fa40 .scope generate, "genblk1[134]" "genblk1[134]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x135fc40 .param/l "i" 0 23 10, +C4<010000110>;
L_0x1369570/d .functor NOT 1, L_0x1369680, C4<0>, C4<0>, C4<0>;
L_0x1369570 .delay 1 (1,1,1) L_0x1369570/d;
v0x135fd00_0 .net *"_ivl_0", 0 0, L_0x1369680;  1 drivers
S_0x135fe00 .scope generate, "genblk1[135]" "genblk1[135]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x1360000 .param/l "i" 0 23 10, +C4<010000111>;
L_0x1369320/d .functor NOT 1, L_0x1369430, C4<0>, C4<0>, C4<0>;
L_0x1369320 .delay 1 (1,1,1) L_0x1369320/d;
v0x13600c0_0 .net *"_ivl_0", 0 0, L_0x1369430;  1 drivers
S_0x13601c0 .scope generate, "genblk1[136]" "genblk1[136]" 23 10, 23 10 0, S_0x133f4a0;
 .timescale -9 -9;
P_0x13603c0 .param/l "i" 0 23 10, +C4<010001000>;
L_0x12d4bf0/d .functor NOT 1, L_0x1369230, C4<0>, C4<0>, C4<0>;
L_0x12d4bf0 .delay 1 (1,1,1) L_0x12d4bf0/d;
v0x1360480_0 .net *"_ivl_0", 0 0, L_0x1369230;  1 drivers
    .scope S_0x1093d70;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1093d70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13690a0_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13690a0_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1369140_0, 0, 1;
    %delay 140, 0;
    %delay 140, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1368fc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1368fc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 54, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1369140_0, 0, 1;
    %delay 86, 0;
    %delay 140, 0;
    %load/vec4 v0x1368fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1368fc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./datapath.v";
    "../alu/alu.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../ins_dec/ins_dec.v";
    "../ins_mem/ins_mem.v";
    "../mux_16_1_16b/mux_16_1_16b.v";
    "../mux_16_1_1b/mux_16_1_1b.v";
    "../mux_8_1_1b/mux_8_1_1b.v";
    "../mux_4_1_1b/mux_4_1_1b.v";
    "../pc/pc.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
    "../reg_file/reg_file.v";
    "../decoder_2_4_1b/decoder_2_4_1b.v";
    "../mux_4_1_4b/mux_4_1_4b.v";
    "../oscillator/oscillator.v";
