[workspace]
resolver = "2"
members = [
    "rhdl",
#    "rhdl-bits",
    "rhdl-macro-core",
    "rhdl-core",
    "rhdl-macro",
    "rhdl-fpga", "rhdl-trace-type", "rhdl-typenum",
]
