// Seed: 1895152959
module module_0 (
    input id_0,
    input logic id_1,
    output reg id_2,
    output logic id_3
    , id_5,
    output id_4
);
  always @(posedge id_5) begin
    id_2 <= id_5[1];
    id_4 <= 1;
  end
endmodule
