<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>AD9361: sw/ad9361.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">AD9361
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ad9361.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of AD9361 Driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="common_8h_source.html">common.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ad9361.h:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h__incl.png" border="0" usemap="#sw_2ad9361_8h" alt=""/></div>
<map name="sw_2ad9361_8h" id="sw_2ad9361_8h">
<area shape="rect" id="node3" href="common_8h.html" title="Header file of Common Driver." alt="" coords="45,83,128,112"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h__dep__incl.png" border="0" usemap="#sw_2ad9361_8hdep" alt=""/></div>
<map name="sw_2ad9361_8hdep" id="sw_2ad9361_8hdep">
<area shape="rect" id="node3" href="ad9361_8c.html" title="Implementation of AD9361 Driver." alt="" coords="5,160,101,189"/><area shape="rect" id="node5" href="util_8h.html" title="Header file of Util driver." alt="" coords="219,83,288,112"/><area shape="rect" id="node10" href="ad9361__api_8c.html" title="Implementation of AD9361 API Driver." alt="" coords="379,237,499,267"/><area shape="rect" id="node8" href="ad9361__api_8h.html" title="Header file of AD9361 API Driver." alt="" coords="125,160,245,189"/><area shape="rect" id="node16" href="dac__core_8c.html" title="Implementation of DAC Core Driver." alt="" coords="269,160,376,189"/><area shape="rect" id="node18" href="util_8c.html" title="Implementation of Util Driver." alt="" coords="400,160,469,189"/><area shape="rect" id="node12" href="command_8c.html" title="Implementation of AD9361 Command Driver." alt="" coords="71,237,180,267"/><area shape="rect" id="node14" href="main_8c.html" title="Implementation of Main Function." alt="" coords="204,237,287,267"/></map>
</div>
</div>
<p><a href="ad9361_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrf__gain__ctrl.html">rf_gain_ctrl</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgain__control.html">gain_control</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structauxdac__control.html">auxdac_control</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrssi__control.html">rssi_control</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrx__gain__info.html">rx_gain_info</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__control.html">port_control</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structctrl__outs__control.html">ctrl_outs_control</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structelna__control.html">elna_control</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structauxadc__control.html">auxadc_control</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structad9361__phy__platform__data.html">ad9361_phy_platform_data</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrf__rx__gain.html">rf_rx_gain</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrf__rssi.html">rf_rssi</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSynthLUT.html">SynthLUT</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structad9361__fastlock__entry.html">ad9361_fastlock_entry</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structad9361__fastlock.html">ad9361_fastlock</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afe31a06e1afe2975fd1f104510b4e172"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe31a06e1afe2975fd1f104510b4e172"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SPI_CONF</b>&#160;&#160;&#160;0x000 /* SPI Configuration */</td></tr>
<tr class="memitem:a6269a388a7e0a0220737fd2f0bdbd5eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6269a388a7e0a0220737fd2f0bdbd5eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MULTICHIP_SYNC_AND_TX_MON_CTRL</b>&#160;&#160;&#160;0x001 /* Multi-Chip Sync and Tx Mon Control */</td></tr>
<tr class="memitem:a680700efa970d0ec80dc589f81fae40c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a680700efa970d0ec80dc589f81fae40c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_ENABLE_FILTER_CTRL</b>&#160;&#160;&#160;0x002 /* Tx Enable &amp; Filter Control */</td></tr>
<tr class="memitem:ab3f36e80510c75e60378f80e95b2cdc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3f36e80510c75e60378f80e95b2cdc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_ENABLE_FILTER_CTRL</b>&#160;&#160;&#160;0x003 /* Rx Enable &amp; Filter  Control */</td></tr>
<tr class="memitem:a74ff37c1777db862862ea373eeb040c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74ff37c1777db862862ea373eeb040c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_SELECT</b>&#160;&#160;&#160;0x004 /* Input Select */</td></tr>
<tr class="memitem:a056920a49a2ff4d2f4df2cc475b2c3f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a056920a49a2ff4d2f4df2cc475b2c3f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RFPLL_DIVIDERS</b>&#160;&#160;&#160;0x005 /* RFPLL Dividers */</td></tr>
<tr class="memitem:a63ad2ce622fba7321b1d15106c42ae68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63ad2ce622fba7321b1d15106c42ae68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CLOCK_DATA_DELAY</b>&#160;&#160;&#160;0x006 /* Rx Clock &amp; Data  Delay */</td></tr>
<tr class="memitem:a66360a493c3ac0edef16d9685de6797f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66360a493c3ac0edef16d9685de6797f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CLOCK_DATA_DELAY</b>&#160;&#160;&#160;0x007 /* Tx Clock &amp; Data Delay */</td></tr>
<tr class="memitem:a7ad945fd50224656fdcdcd90c7d5084e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ad945fd50224656fdcdcd90c7d5084e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CLOCK_ENABLE</b>&#160;&#160;&#160;0x009 /* Clock Enable */</td></tr>
<tr class="memitem:a2d9fb1f5da430e086a7c43ed3499e456"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d9fb1f5da430e086a7c43ed3499e456"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BBPLL</b>&#160;&#160;&#160;0x00A /* BBPLL */</td></tr>
<tr class="memitem:ae0875a743097c2a7fbe0a5caebc2ef9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0875a743097c2a7fbe0a5caebc2ef9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TEMP_OFFSET</b>&#160;&#160;&#160;0x00B /* Offset */</td></tr>
<tr class="memitem:aed180fe1a2652c5c67ebf5f100f0396c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed180fe1a2652c5c67ebf5f100f0396c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_START_TEMP_READING</b>&#160;&#160;&#160;0x00C /* Start Temp Reading */</td></tr>
<tr class="memitem:a0ab5d90f8f49f8f9b5c8d9d94a694852"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ab5d90f8f49f8f9b5c8d9d94a694852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TEMP_SENSE2</b>&#160;&#160;&#160;0x00D /* Temp Sense2 */</td></tr>
<tr class="memitem:a9814a9d9688d062990aa6633e8cb3d8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9814a9d9688d062990aa6633e8cb3d8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TEMPERATURE</b>&#160;&#160;&#160;0x00E /* Temperature */</td></tr>
<tr class="memitem:a48e2b36eeb53fe058b2fd71350214779"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48e2b36eeb53fe058b2fd71350214779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TEMP_SENSOR_CONFIG</b>&#160;&#160;&#160;0x00F /* Temp Sensor Config */</td></tr>
<tr class="memitem:a4e549948d15e1ce68436770220397338"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e549948d15e1ce68436770220397338"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_PARALLEL_PORT_CONF_1</b>&#160;&#160;&#160;0x010 /* Parallel Port Configuration 1 */</td></tr>
<tr class="memitem:ad8b6c53bd791fbefe686065573c8f7ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8b6c53bd791fbefe686065573c8f7ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_PARALLEL_PORT_CONF_2</b>&#160;&#160;&#160;0x011 /* Parallel Port Configuration 2 */</td></tr>
<tr class="memitem:a14df7fe4f631240e3024c89d85783270"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14df7fe4f631240e3024c89d85783270"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_PARALLEL_PORT_CONF_3</b>&#160;&#160;&#160;0x012 /* Parallel Port Configuration 3 */</td></tr>
<tr class="memitem:adf352aa47fbeb5b0062f1ad6acf496f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf352aa47fbeb5b0062f1ad6acf496f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ENSM_MODE</b>&#160;&#160;&#160;0x013 /* ENSM Mode */</td></tr>
<tr class="memitem:afd3da64d5ea4f43871a1371d61d9bd0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd3da64d5ea4f43871a1371d61d9bd0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ENSM_CONFIG_1</b>&#160;&#160;&#160;0x014 /* ENSM Config 1 */</td></tr>
<tr class="memitem:a68ed35a183bce91884abe8abe62f4f00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68ed35a183bce91884abe8abe62f4f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ENSM_CONFIG_2</b>&#160;&#160;&#160;0x015 /* ENSM Config 2 */</td></tr>
<tr class="memitem:a2320d1586cc2929b630c0ab58c2a2ed1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2320d1586cc2929b630c0ab58c2a2ed1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CALIBRATION_CTRL</b>&#160;&#160;&#160;0x016 /* Calibration Control */</td></tr>
<tr class="memitem:a24356c75194e35f12426987573a26f90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24356c75194e35f12426987573a26f90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_STATE</b>&#160;&#160;&#160;0x017 /* State */</td></tr>
<tr class="memitem:a85c969cd8dfae51df96c96de86f03280"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85c969cd8dfae51df96c96de86f03280"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC_1_WORD</b>&#160;&#160;&#160;0x018 /* AuxDAC 1 Word */</td></tr>
<tr class="memitem:a056ecad63a9776168d60c70b73eb0e6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a056ecad63a9776168d60c70b73eb0e6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC_2_WORD</b>&#160;&#160;&#160;0x019 /* AuxDAC 2 Word */</td></tr>
<tr class="memitem:abae1e07a940211b85fd54b3815981546"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abae1e07a940211b85fd54b3815981546"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC_1_CONFIG</b>&#160;&#160;&#160;0x01A /* AuxDAC 1 Config */</td></tr>
<tr class="memitem:ad084fba722294ea8f007161729a24231"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad084fba722294ea8f007161729a24231"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC_2_CONFIG</b>&#160;&#160;&#160;0x01B /* AuxDAC 2 Config */</td></tr>
<tr class="memitem:a9fff513eed5a8c5b03f490ffc9bfc283"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fff513eed5a8c5b03f490ffc9bfc283"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXADC_CLOCK_DIVIDER</b>&#160;&#160;&#160;0x01C /* AuxADC Clock Divider */</td></tr>
<tr class="memitem:a6c2f06c296055b42c9cf05b166a75470"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c2f06c296055b42c9cf05b166a75470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXADC_CONFIG</b>&#160;&#160;&#160;0x01D /* Aux ADC Config */</td></tr>
<tr class="memitem:ae3389f0d31bc01d63f886f16cb0e4d08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3389f0d31bc01d63f886f16cb0e4d08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXADC_WORD_MSB</b>&#160;&#160;&#160;0x01E /* AuxADC Word MSB */</td></tr>
<tr class="memitem:a6eedbb44812230eed2b703817e559a24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eedbb44812230eed2b703817e559a24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXADC_LSB</b>&#160;&#160;&#160;0x01F /* AuxADC LSB */</td></tr>
<tr class="memitem:a85da09132de3f460d265c841e37755bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85da09132de3f460d265c841e37755bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUTO_GPO</b>&#160;&#160;&#160;0x020 /* Auto GPO */</td></tr>
<tr class="memitem:a01eddb2235da77dc22398f91a9ba6b66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01eddb2235da77dc22398f91a9ba6b66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AGC_GAIN_LOCK_DELAY</b>&#160;&#160;&#160;0x021 /* AGC Gain Lock Delay */</td></tr>
<tr class="memitem:a61ae84a4e027eff80249882cd97518e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61ae84a4e027eff80249882cd97518e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AGC_ATTACK_DELAY</b>&#160;&#160;&#160;0x022 /* AGC Attack Delay */</td></tr>
<tr class="memitem:a965ffa46c8749fa787a65b6447277b1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a965ffa46c8749fa787a65b6447277b1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC_ENABLE_CTRL</b>&#160;&#160;&#160;0x023 /* AuxDAC Enable Control */</td></tr>
<tr class="memitem:aae45aeeb0c9dee041378012c6d5bc779"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae45aeeb0c9dee041378012c6d5bc779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LOAD_SYNTH_DELAY</b>&#160;&#160;&#160;0x024 /* RX Load Synth Delay */</td></tr>
<tr class="memitem:a5f3163d6604bcb728145f9837f17b979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f3163d6604bcb728145f9837f17b979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_LOAD_SYNTH_DELAY</b>&#160;&#160;&#160;0x025 /* TX Load Synth Delay */</td></tr>
<tr class="memitem:a59cf8405c33fba9548be645265503dc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59cf8405c33fba9548be645265503dc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_EXTERNAL_LNA_CTRL</b>&#160;&#160;&#160;0x026 /* External LNA control */</td></tr>
<tr class="memitem:a987cf622d0a1f9cde040fbdda7049350"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a987cf622d0a1f9cde040fbdda7049350"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO_FORCE_AND_INIT</b>&#160;&#160;&#160;0x027 /* GPO Force and Init */</td></tr>
<tr class="memitem:a0813a960f505bbd600a1c665872d443f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0813a960f505bbd600a1c665872d443f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO0_RX_DELAY</b>&#160;&#160;&#160;0x028 /* GPO0 Rx delay */</td></tr>
<tr class="memitem:ad7ee467ebf479ade1b075b07ae24ce69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7ee467ebf479ade1b075b07ae24ce69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO1_RX_DELAY</b>&#160;&#160;&#160;0x029 /* GPO1 Rx delay */</td></tr>
<tr class="memitem:ac0603516cbe63e291ee552ea20eec6d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0603516cbe63e291ee552ea20eec6d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO2_RX_DELAY</b>&#160;&#160;&#160;0x02A /* GPO2 Rx delay */</td></tr>
<tr class="memitem:a4d38ba91a1ad99811151821cfc45a232"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d38ba91a1ad99811151821cfc45a232"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO3_RX_DELAY</b>&#160;&#160;&#160;0x02B /* GPO3 Rx delay */</td></tr>
<tr class="memitem:a507d81b893a2a973b4cdfdf92b06fe54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a507d81b893a2a973b4cdfdf92b06fe54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO0_TX_DELAY</b>&#160;&#160;&#160;0x02C /* GPO0 Tx Delay */</td></tr>
<tr class="memitem:ae5e63c4998eec8407eaf20c4e32671eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5e63c4998eec8407eaf20c4e32671eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO1_TX_DELAY</b>&#160;&#160;&#160;0x02D /* GPO1 Tx Delay */</td></tr>
<tr class="memitem:a89ff43ba6c95b07bc0eb59190a3e01f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89ff43ba6c95b07bc0eb59190a3e01f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO2_TX_DELAY</b>&#160;&#160;&#160;0x02E /* GPO2 Tx Delay */</td></tr>
<tr class="memitem:a2c49e46d927e2855c50e3f9e1fa9f3e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c49e46d927e2855c50e3f9e1fa9f3e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GPO3_TX_DELAY</b>&#160;&#160;&#160;0x02F /* GPO3 Tx Delay */</td></tr>
<tr class="memitem:a576c9019f396688c95129f0eeb44c111"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a576c9019f396688c95129f0eeb44c111"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC1_RX_DELAY</b>&#160;&#160;&#160;0x030 /* AuxDAC1 Rx Delay */</td></tr>
<tr class="memitem:a5c40fb08ef84a055d474a3b484e3dbc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c40fb08ef84a055d474a3b484e3dbc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC1_TX_DELAY</b>&#160;&#160;&#160;0x031 /* AuxDAC1 Tx Delay */</td></tr>
<tr class="memitem:a3b4e9d6f10aed54f3cdef68a82c2165c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b4e9d6f10aed54f3cdef68a82c2165c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC2_RX_DELAY</b>&#160;&#160;&#160;0x032 /* AuxDAC2 Rx Delay */</td></tr>
<tr class="memitem:adfff810cca2ec3fb258f3a0b6109a12b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfff810cca2ec3fb258f3a0b6109a12b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AUXDAC2_TX_DELAY</b>&#160;&#160;&#160;0x033 /* AuxDAC2 Tx Delay */</td></tr>
<tr class="memitem:a306f060a9de1feb944f14a93ba635522"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a306f060a9de1feb944f14a93ba635522"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CTRL_OUTPUT_POINTER</b>&#160;&#160;&#160;0x035 /* Control Output Pointer */</td></tr>
<tr class="memitem:ad4d215a674800517711b5135574f7bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4d215a674800517711b5135574f7bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CTRL_OUTPUT_ENABLE</b>&#160;&#160;&#160;0x036 /* Control Output Enable */</td></tr>
<tr class="memitem:aaf7216ec693eb25caa5f3c849309de41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf7216ec693eb25caa5f3c849309de41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_PRODUCT_ID</b>&#160;&#160;&#160;0x037 /* Product ID */</td></tr>
<tr class="memitem:a70d4e8d4e3bdc9bc789a7f70fe5cfb79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70d4e8d4e3bdc9bc789a7f70fe5cfb79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_REFERENCE_CLOCK_CYCLES</b>&#160;&#160;&#160;0x03A /* Reference Clock Cycles */</td></tr>
<tr class="memitem:a51ec6ef36b35db0752a527b6a4ccecca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51ec6ef36b35db0752a527b6a4ccecca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DIGITAL_IO_CTRL</b>&#160;&#160;&#160;0x03B /* Digital I/O Control */</td></tr>
<tr class="memitem:a3267db04f4b3f688ad649851a2b6513c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3267db04f4b3f688ad649851a2b6513c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LVDS_BIAS_CTRL</b>&#160;&#160;&#160;0x03C /* LVDS Bias control */</td></tr>
<tr class="memitem:a90643eb4e28946bb98445a1efd4352e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90643eb4e28946bb98445a1efd4352e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LVDS_INVERT_CTRL1</b>&#160;&#160;&#160;0x03D /* LVDS Invert control1 */</td></tr>
<tr class="memitem:ace92951b6f385b1a8573ff3706bc1661"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace92951b6f385b1a8573ff3706bc1661"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LVDS_INVERT_CTRL2</b>&#160;&#160;&#160;0x03E /* LVDS Invert control2 */</td></tr>
<tr class="memitem:a507b3791ea42b18eb6393697cf4d6bc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a507b3791ea42b18eb6393697cf4d6bc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SDM_CTRL_1</b>&#160;&#160;&#160;0x03F /* SDM Control 1 */</td></tr>
<tr class="memitem:a591701e95d514b64238565df6da27906"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a591701e95d514b64238565df6da27906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FRACT_BB_FREQ_WORD_1</b>&#160;&#160;&#160;0x041 /* Fractional BB Freq Word 1 */</td></tr>
<tr class="memitem:a9bb9fb17e30c6f6ceb0c050099dfefee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bb9fb17e30c6f6ceb0c050099dfefee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FRACT_BB_FREQ_WORD_2</b>&#160;&#160;&#160;0x042 /* Fractional BB Freq Word 2 */</td></tr>
<tr class="memitem:ad8adab5b0408c1acefdbc8c941e5740c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8adab5b0408c1acefdbc8c941e5740c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FRACT_BB_FREQ_WORD_3</b>&#160;&#160;&#160;0x043 /* Fractional BB Freq Word 3 */</td></tr>
<tr class="memitem:a89bd25ce008c2103a20c005a4dc08403"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89bd25ce008c2103a20c005a4dc08403"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGER_BB_FREQ_WORD</b>&#160;&#160;&#160;0x044 /* Integer BB Freq Word */</td></tr>
<tr class="memitem:a638a8f8d0557c34cffb54342a462264e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a638a8f8d0557c34cffb54342a462264e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CLOCK_CTRL</b>&#160;&#160;&#160;0x045 /* Clock Control */</td></tr>
<tr class="memitem:a3166e751924d325531c3b63da026f191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3166e751924d325531c3b63da026f191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CP_CURRENT</b>&#160;&#160;&#160;0x046 /* CP Current */</td></tr>
<tr class="memitem:aa1c1b6a2df0587641dc0334dde9b0741"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1c1b6a2df0587641dc0334dde9b0741"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CP_BLEED_CURRENT</b>&#160;&#160;&#160;0x047 /* CP Bleed Current */</td></tr>
<tr class="memitem:a1fba76409d213ec7f6f0d3db562b629f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fba76409d213ec7f6f0d3db562b629f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LOOP_FILTER_1</b>&#160;&#160;&#160;0x048 /* Loop Filter 1 */</td></tr>
<tr class="memitem:aea9ff2694ebecd403652d076604b52f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea9ff2694ebecd403652d076604b52f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LOOP_FILTER_2</b>&#160;&#160;&#160;0x049 /* Loop Filter 2 */</td></tr>
<tr class="memitem:ad7a76041186864219f9a00a3247b841c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7a76041186864219f9a00a3247b841c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LOOP_FILTER_3</b>&#160;&#160;&#160;0x04A /* Loop Filter 3 */</td></tr>
<tr class="memitem:a5ffa59c27228ea6dec81b868f97f66aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ffa59c27228ea6dec81b868f97f66aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_VCO_CTRL</b>&#160;&#160;&#160;0x04B /* VCO Control */</td></tr>
<tr class="memitem:a2c205e4e3406eb67eb8e828bc5473bf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c205e4e3406eb67eb8e828bc5473bf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_VCO_PROGRAM_1</b>&#160;&#160;&#160;0x04C</td></tr>
<tr class="memitem:a31a65c1ab383b7e7fa6436bcab074f61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31a65c1ab383b7e7fa6436bcab074f61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_VCO_PROGRAM_2</b>&#160;&#160;&#160;0x04D</td></tr>
<tr class="memitem:aebc1cf78946fe5524349055ce6516d7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebc1cf78946fe5524349055ce6516d7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SDM_CTRL</b>&#160;&#160;&#160;0x04E /* SDM Control */</td></tr>
<tr class="memitem:a5ede1eb33b1ab908de707afa3a519134"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ede1eb33b1ab908de707afa3a519134"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_SYNTH_POWER_DOWN_OVERRIDE</b>&#160;&#160;&#160;0x050 /* Rx Synth Power Down Override */</td></tr>
<tr class="memitem:a4d6992e6933fbf88cdc1e6a74209afbc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d6992e6933fbf88cdc1e6a74209afbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_SYNTH_POWER_DOWN_OVERRIDE</b>&#160;&#160;&#160;0x051 /* TX Synth Power Down Override */</td></tr>
<tr class="memitem:a45c6ae2f2204ed66f186cdd08ad3cefe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c6ae2f2204ed66f186cdd08ad3cefe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_ANALOG_POWER_DOWN_OVERRIDE_1</b>&#160;&#160;&#160;0x052 /* Rx Analog Power Down Override 1 */</td></tr>
<tr class="memitem:a8ac5c8a33a662935f9f2fdb7ebe673fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ac5c8a33a662935f9f2fdb7ebe673fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_ANALOG_POWER_DOWN_OVERRIDE_2</b>&#160;&#160;&#160;0x053 /* Rx Analog Power Down Override 2 */</td></tr>
<tr class="memitem:aee09b1cac2973baee4219a8007a1a78c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee09b1cac2973baee4219a8007a1a78c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_ADC_POWER_DOWN_OVERRIDE</b>&#160;&#160;&#160;0x054 /* Rx1 ADC Power Down Override */</td></tr>
<tr class="memitem:aaf725cfd49ab06309fa6fe3a8b20e6db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf725cfd49ab06309fa6fe3a8b20e6db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_ADC_POWER_DOWN_OVERRIDE</b>&#160;&#160;&#160;0x055 /* Rx2 ADC Power Down Override */</td></tr>
<tr class="memitem:a6b3830888d8171a87423792f4c50c7f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b3830888d8171a87423792f4c50c7f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_ANALOG_POWER_DOWN_OVERRIDE_1</b>&#160;&#160;&#160;0x056 /* Tx Analog Power Down Override 1 */</td></tr>
<tr class="memitem:a04f8b3aaeb2fc5cafc4a7ad3a830d355"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04f8b3aaeb2fc5cafc4a7ad3a830d355"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ANALOG_POWER_DOWN_OVERRIDE</b>&#160;&#160;&#160;0x057 /* Analog Power Down Override */</td></tr>
<tr class="memitem:a9d4dc62373e0f0d00bc5ef97ebc0118e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d4dc62373e0f0d00bc5ef97ebc0118e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MISC_POWER_DOWN_OVERRIDE</b>&#160;&#160;&#160;0x058 /* Misc Power Down Override */</td></tr>
<tr class="memitem:a084d024dc8a01cbd2c8870edfd30cf9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a084d024dc8a01cbd2c8870edfd30cf9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CH_1_OVERFLOW</b>&#160;&#160;&#160;0x05E /* CH 1 Overflow */</td></tr>
<tr class="memitem:ace627538c5dcce9a06dc7c1496d13979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace627538c5dcce9a06dc7c1496d13979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CH_2_OVERFLOW</b>&#160;&#160;&#160;0x05F /* CH 2 Overflow */</td></tr>
<tr class="memitem:a839b6e4fe9e70ea9e742be6d2c0aa484"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a839b6e4fe9e70ea9e742be6d2c0aa484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FILTER_COEF_ADDR</b>&#160;&#160;&#160;0x060 /* TX Filter Coefficient Address */</td></tr>
<tr class="memitem:af2bcafd9a1ad879a24a45da0066792ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2bcafd9a1ad879a24a45da0066792ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FILTER_COEF_WRITE_DATA_1</b>&#160;&#160;&#160;0x061 /* TX Filter Coefficient Write Data 1 */</td></tr>
<tr class="memitem:ae7253a396cdc2253f3309219c413bfa9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7253a396cdc2253f3309219c413bfa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FILTER_COEF_WRITE_DATA_2</b>&#160;&#160;&#160;0x062 /* TX Filter Coefficient Write Data 2 */</td></tr>
<tr class="memitem:ab07658ae1a8411df46d3a529d0450b83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab07658ae1a8411df46d3a529d0450b83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FILTER_COEF_READ_DATA_1</b>&#160;&#160;&#160;0x063 /* TX Filter Coefficient Read Data 1 */</td></tr>
<tr class="memitem:a3349da3b0a194033fd222e9498207604"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3349da3b0a194033fd222e9498207604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FILTER_COEF_READ_DATA_2</b>&#160;&#160;&#160;0x064 /* TX Filter Coefficient Read Data 2 */</td></tr>
<tr class="memitem:a1d15bc465a14aeb922c1b9d43364d126"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d15bc465a14aeb922c1b9d43364d126"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FILTER_CONF</b>&#160;&#160;&#160;0x065 /* TX Filter Configuration */</td></tr>
<tr class="memitem:af8f627678771cc1420eff41cedc0d9dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8f627678771cc1420eff41cedc0d9dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_MON_LOW_GAIN</b>&#160;&#160;&#160;0x067 /* Tx Mon Low Gain */</td></tr>
<tr class="memitem:ad368dedc53df8e37b0c9199773651826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad368dedc53df8e37b0c9199773651826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_MON_HIGH_GAIN</b>&#160;&#160;&#160;0x068 /* Tx Mon High Gain */</td></tr>
<tr class="memitem:a9db550a76695672a4325626883ca46bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9db550a76695672a4325626883ca46bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_MON_DELAY</b>&#160;&#160;&#160;0x069 /* Tx Mon Delay */</td></tr>
<tr class="memitem:a5c6d5ee2c616483a45565b61e594e638"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c6d5ee2c616483a45565b61e594e638"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_LEVEL_THRESH</b>&#160;&#160;&#160;0x06A /* Tx Level Threshold */</td></tr>
<tr class="memitem:ad5e2dca7794ac5bbfe24527d9ad06a44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5e2dca7794ac5bbfe24527d9ad06a44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_RSSI1</b>&#160;&#160;&#160;0x06B /* TX RSSI1 */</td></tr>
<tr class="memitem:a4923c86e31cdb60822e013b4b87defe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4923c86e31cdb60822e013b4b87defe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_RSSI2</b>&#160;&#160;&#160;0x06C /* TX RSSI2 */</td></tr>
<tr class="memitem:ac857886cf05a8cab177af24d16b9248d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac857886cf05a8cab177af24d16b9248d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_RSSI_LSB</b>&#160;&#160;&#160;0x06D /* TX RSSI LSB */</td></tr>
<tr class="memitem:a2995e41c35429208cfd86f8896b579c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2995e41c35429208cfd86f8896b579c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TPM_MODE_ENABLE</b>&#160;&#160;&#160;0x06E /* TPM Mode Enable */</td></tr>
<tr class="memitem:acd3d6f3b677b384d78e9e0a3d2aa90df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd3d6f3b677b384d78e9e0a3d2aa90df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_MON_TEMP_GAIN_COEF</b>&#160;&#160;&#160;0x06F /* Temp Gain Coefficient */</td></tr>
<tr class="memitem:ab4f7c0c1c002ce986ba9216f2cb9aef8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4f7c0c1c002ce986ba9216f2cb9aef8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_MON_1_CONFIG</b>&#160;&#160;&#160;0x070 /* Tx Mon 1 Config */</td></tr>
<tr class="memitem:abbdd81c50e4c7e0b2d68184c128d6c7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbdd81c50e4c7e0b2d68184c128d6c7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_MON_2_CONFIG</b>&#160;&#160;&#160;0x071 /* Tx Mon 2 Config */</td></tr>
<tr class="memitem:a4b47a48ed19209a2b4d16baa2cc65afb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b47a48ed19209a2b4d16baa2cc65afb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_ATTEN_0</b>&#160;&#160;&#160;0x073 /* Tx1 Atten 0 */</td></tr>
<tr class="memitem:a89ef8c4d30eb72e6a7717fe22178a1ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89ef8c4d30eb72e6a7717fe22178a1ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_ATTEN_1</b>&#160;&#160;&#160;0x074 /* Tx1 Atten 1 */</td></tr>
<tr class="memitem:ac2d45ea3fefa5ed78be2e1e489e8b61e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2d45ea3fefa5ed78be2e1e489e8b61e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_ATTEN_0</b>&#160;&#160;&#160;0x075 /* Tx2 Atten 0 */</td></tr>
<tr class="memitem:a6fdb4ee6dfb8d2fd39b426c52f282d38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fdb4ee6dfb8d2fd39b426c52f282d38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_ATTEN_1</b>&#160;&#160;&#160;0x076 /* Tx2 Atten 1 */</td></tr>
<tr class="memitem:abe2d09254e9fb23a08dc3a4ad0832412"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe2d09254e9fb23a08dc3a4ad0832412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_ATTEN_OFFSET</b>&#160;&#160;&#160;0x077 /* Tx Atten Offset */</td></tr>
<tr class="memitem:af94b4a4ef8304e227b88bc15c4b638a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af94b4a4ef8304e227b88bc15c4b638a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_ATTEN_THRESH</b>&#160;&#160;&#160;0x078 /* Tx Atten Threshold */</td></tr>
<tr class="memitem:a46b33295cc9d955985ee61c7fee43042"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46b33295cc9d955985ee61c7fee43042"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_DIG_ATTEN</b>&#160;&#160;&#160;0x079 /* Tx1 Dig Attenuation */</td></tr>
<tr class="memitem:aa5aa42b781a01707abf237266e61d100"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5aa42b781a01707abf237266e61d100"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_DIG_ATTEN</b>&#160;&#160;&#160;0x07C /* Tx2 Dig Attenuation */</td></tr>
<tr class="memitem:a02e3ef49444a410c9f0e12366e9be189"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02e3ef49444a410c9f0e12366e9be189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_SYMBOL_ATTEN</b>&#160;&#160;&#160;0x07F /* TX1 Symbol Attenuation */</td></tr>
<tr class="memitem:a9d59dbfed37c3b76e32d4107a0bb1e2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d59dbfed37c3b76e32d4107a0bb1e2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_SYMBOL_ATTEN</b>&#160;&#160;&#160;0x080 /* TX2 Symbol Attenuation */</td></tr>
<tr class="memitem:a603cedf1ab93a36cdf95aa72750f6a10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a603cedf1ab93a36cdf95aa72750f6a10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_SYMBOL_ATTEN_CONFIG</b>&#160;&#160;&#160;0x081 /* TX Symbol Atten Config */</td></tr>
<tr class="memitem:ab580a33e95e2c009a91df72266e6feb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab580a33e95e2c009a91df72266e6feb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_1_PHASE_CORR</b>&#160;&#160;&#160;0x08E /* Tx1 Out 1 Phase Corr */</td></tr>
<tr class="memitem:a7280fd8a865fc90a0ee6505bc662350c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7280fd8a865fc90a0ee6505bc662350c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_1_GAIN_CORR</b>&#160;&#160;&#160;0x08F /* Tx1 Out 1 Gain Corr */</td></tr>
<tr class="memitem:a49d01bdd8321174cd13b8511228298e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49d01bdd8321174cd13b8511228298e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_1_PHASE_CORR</b>&#160;&#160;&#160;0x090 /* Tx2 Out 1 Phase Corr */</td></tr>
<tr class="memitem:a74b1d0e56be45a21abd8fd7049d692e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74b1d0e56be45a21abd8fd7049d692e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_1_GAIN_CORR</b>&#160;&#160;&#160;0x091 /* Tx2 Out 1 Gain Corr */</td></tr>
<tr class="memitem:a485c93c7d50e9335c13569baf5882406"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a485c93c7d50e9335c13569baf5882406"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_1_OFFSET_I</b>&#160;&#160;&#160;0x092 /* Tx1 Out 1 Offset I */</td></tr>
<tr class="memitem:a314fc2c3eb8b7ac1073c0417991bdb83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314fc2c3eb8b7ac1073c0417991bdb83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_1_OFFSET_Q</b>&#160;&#160;&#160;0x093 /* Tx1 Out 1 Offset Q */</td></tr>
<tr class="memitem:af9e64fa74ec6b941bee5230b1e43731f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9e64fa74ec6b941bee5230b1e43731f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_1_OFFSET_I</b>&#160;&#160;&#160;0x094 /* Tx2 Out 1 Offset I */</td></tr>
<tr class="memitem:a8882d8235e149ba443014ccfd24ff354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8882d8235e149ba443014ccfd24ff354"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_1_OFFSET_Q</b>&#160;&#160;&#160;0x095 /* Tx2 Out 1 Offset Q */</td></tr>
<tr class="memitem:abeee6c28c7fb95bf06b50b78731d58dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeee6c28c7fb95bf06b50b78731d58dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_2_PHASE_CORR</b>&#160;&#160;&#160;0x096 /* Tx1 Out 2 Phase Corr */</td></tr>
<tr class="memitem:a4be20124c1df547856f53d251fe9789b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4be20124c1df547856f53d251fe9789b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_2_GAIN_CORR</b>&#160;&#160;&#160;0x097 /* Tx1 Out 2 Gain Corr */</td></tr>
<tr class="memitem:a52fe95ef69ba5868926e4ae707916326"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52fe95ef69ba5868926e4ae707916326"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_2_PHASE_CORR</b>&#160;&#160;&#160;0x098 /* Tx2 Out 2 Phase Corr */</td></tr>
<tr class="memitem:a1ad60b79801be30ad8f71b239ce29092"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ad60b79801be30ad8f71b239ce29092"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_2_GAIN_CORR</b>&#160;&#160;&#160;0x099 /* Tx2 Out 2 Gain Corr */</td></tr>
<tr class="memitem:aa4551754906df148b4a9eb281ff38f91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4551754906df148b4a9eb281ff38f91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_2_OFFSET_I</b>&#160;&#160;&#160;0x09A /* Tx1 Out 2 Offset I */</td></tr>
<tr class="memitem:a21d73cddb41a3fc1e4b8efc73bd0a050"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21d73cddb41a3fc1e4b8efc73bd0a050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX1_OUT_2_OFFSET_Q</b>&#160;&#160;&#160;0x09B /* Tx1 Out 2 Offset Q */</td></tr>
<tr class="memitem:a655d1c33181700a8384a3be43882e5f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a655d1c33181700a8384a3be43882e5f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_2_OFFSET_I</b>&#160;&#160;&#160;0x09C /* Tx2 Out 2 Offset I */</td></tr>
<tr class="memitem:ad823266f56c5448a43774838aca72f41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad823266f56c5448a43774838aca72f41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX2_OUT_2_OFFSET_Q</b>&#160;&#160;&#160;0x09D /* Tx2 Out 2 Offset Q */</td></tr>
<tr class="memitem:a1a397e51b7b969d717c8489e325ae6c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a397e51b7b969d717c8489e325ae6c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FORCE_BITS</b>&#160;&#160;&#160;0x09F /* Force Bits */</td></tr>
<tr class="memitem:aa1c54e0104f4ad0ed69a5cabe410f977"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1c54e0104f4ad0ed69a5cabe410f977"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_QUAD_CAL_NCO_FREQ_PHASE_OFFSET</b>&#160;&#160;&#160;0x0A0 /* Quad Cal NCO Freq &amp; Phase Offset */</td></tr>
<tr class="memitem:a6bccb412a2c7e33fa1f277553056f183"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bccb412a2c7e33fa1f277553056f183"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_QUAD_CAL_CTRL</b>&#160;&#160;&#160;0x0A1 /* Quad Cal Control */</td></tr>
<tr class="memitem:a5cf403fb54cb823438b48b8819239e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cf403fb54cb823438b48b8819239e46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_KEXP_1</b>&#160;&#160;&#160;0x0A2 /* Kexp 1 */</td></tr>
<tr class="memitem:a19dafd8f012b8ddf8adfe5fee420052e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19dafd8f012b8ddf8adfe5fee420052e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_KEXP_2</b>&#160;&#160;&#160;0x0A3 /* Kexp 2 */</td></tr>
<tr class="memitem:ac018eeb43dea71d019b067f0b3754ec1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac018eeb43dea71d019b067f0b3754ec1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_QUAD_SETTLE_COUNT</b>&#160;&#160;&#160;0x0A4 /* QUAD Settle count */</td></tr>
<tr class="memitem:a3bf44f38f7831f9f534c955652f4c9ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bf44f38f7831f9f534c955652f4c9ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MAG_FTEST_THRESH</b>&#160;&#160;&#160;0x0A5 /* Mag. Ftest Thresh */</td></tr>
<tr class="memitem:a76110bc8df686d279269c9d7445eb181"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76110bc8df686d279269c9d7445eb181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MAG_FTEST_THRESH_2</b>&#160;&#160;&#160;0x0A6 /* Mag. Ftest Thresh 2 */</td></tr>
<tr class="memitem:a7cfc27d9fd8f90c14c8c807ca5d62ba9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cfc27d9fd8f90c14c8c807ca5d62ba9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_QUAD_CAL_STATUS_TX1</b>&#160;&#160;&#160;0x0A7 /* Quad cal status Tx1 */</td></tr>
<tr class="memitem:a38e72c4c39d91e1603f3a5d4a95d45cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38e72c4c39d91e1603f3a5d4a95d45cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_QUAD_CAL_STATUS_TX2</b>&#160;&#160;&#160;0x0A8 /* Quad cal status Tx2 */</td></tr>
<tr class="memitem:a53dbbdb3312a2184d680789dc93eb425"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53dbbdb3312a2184d680789dc93eb425"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_QUAD_CAL_COUNT</b>&#160;&#160;&#160;0x0A9 /* Quad cal Count */</td></tr>
<tr class="memitem:a4ec3d907a9350eafd4af69709fb4ed1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ec3d907a9350eafd4af69709fb4ed1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_QUAD_FULL_LMT_GAIN</b>&#160;&#160;&#160;0x0AA /* Tx Quad Full/LMT Gain */</td></tr>
<tr class="memitem:a934e18f2fc23774fbf17e6118e67b17a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a934e18f2fc23774fbf17e6118e67b17a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SQUARER_CONFIG</b>&#160;&#160;&#160;0x0AB /* Squarer Config */</td></tr>
<tr class="memitem:af42975082994257ba2334d77aaecb514"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af42975082994257ba2334d77aaecb514"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_QUAD_CAL_ATTEN</b>&#160;&#160;&#160;0x0AC /* TX Quad Cal Atten */</td></tr>
<tr class="memitem:a20e766c324b464ff214b93174a8d556f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20e766c324b464ff214b93174a8d556f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_THRESH_ACCUM</b>&#160;&#160;&#160;0x0AD /* Thresh Accum */</td></tr>
<tr class="memitem:a4fa4ec073de3fd010358f78bfc0edee5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fa4ec073de3fd010358f78bfc0edee5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_QUAD_LPF_GAIN</b>&#160;&#160;&#160;0x0AE /* Tx Quad LPF Gain */</td></tr>
<tr class="memitem:a75df633a57bbbd40d7138727838d9509"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75df633a57bbbd40d7138727838d9509"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TXDAC_VDS_I</b>&#160;&#160;&#160;0x0B0 /* TxDAC Vds I */</td></tr>
<tr class="memitem:a377c40d798bff031ab0c2f0d8103052e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a377c40d798bff031ab0c2f0d8103052e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TXDAC_VDS_Q</b>&#160;&#160;&#160;0x0B1 /* TxDAC Vds Q */</td></tr>
<tr class="memitem:a3b9b255fe5bd466593665546d2addd0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b9b255fe5bd466593665546d2addd0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TXDAC_GN_I</b>&#160;&#160;&#160;0x0B2 /* TxDAC gn I */</td></tr>
<tr class="memitem:a3bb8eef7c23eba23757b4806419735e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bb8eef7c23eba23757b4806419735e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TXDAC_GN_Q</b>&#160;&#160;&#160;0x0B3 /* TxDAC gn Q */</td></tr>
<tr class="memitem:a12950be87714a4af2b01ef9f4b1a0991"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12950be87714a4af2b01ef9f4b1a0991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TXBBF_OPAMP_A</b>&#160;&#160;&#160;0x0C0 /* TxBBF OpAmp A */</td></tr>
<tr class="memitem:a19ef3e99e10c7e3737429a8d189b93d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19ef3e99e10c7e3737429a8d189b93d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TXBBF_OPAMP_B</b>&#160;&#160;&#160;0x0C1 /* TxBBF OpAmp B */</td></tr>
<tr class="memitem:a2ca8f24eb169bf72f36c94b21caf94c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ca8f24eb169bf72f36c94b21caf94c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_R1</b>&#160;&#160;&#160;0x0C2 /* Tx BBF R1 */</td></tr>
<tr class="memitem:a28379858f7b922cc0cdb33bf091aa9f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28379858f7b922cc0cdb33bf091aa9f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_R2</b>&#160;&#160;&#160;0x0C3 /* Tx BBF R2 */</td></tr>
<tr class="memitem:a10b631e09a6065d44f8cb7ac649be5ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10b631e09a6065d44f8cb7ac649be5ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_R3</b>&#160;&#160;&#160;0x0C4 /* Tx BBF R3 */</td></tr>
<tr class="memitem:a77e4203a5f1fe0e0edbd6f4e2009ed9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77e4203a5f1fe0e0edbd6f4e2009ed9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_R4</b>&#160;&#160;&#160;0x0C5 /* Tx BBF R4 */</td></tr>
<tr class="memitem:a22469def59303c5af181cce6e4d7f92e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22469def59303c5af181cce6e4d7f92e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_RP</b>&#160;&#160;&#160;0x0C6 /* Tx BBF RP */</td></tr>
<tr class="memitem:ab9c5bc0ec251003d6d6a2ad7bfdcd0c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9c5bc0ec251003d6d6a2ad7bfdcd0c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_C1</b>&#160;&#160;&#160;0x0C7 /* Tx BBF C1 */</td></tr>
<tr class="memitem:afd1d01b030f1057d50c6fe2854c22370"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd1d01b030f1057d50c6fe2854c22370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_C2</b>&#160;&#160;&#160;0x0C8 /* Tx BBF C2 */</td></tr>
<tr class="memitem:a478f0c4188e75d820c6758ed859026b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a478f0c4188e75d820c6758ed859026b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_CP</b>&#160;&#160;&#160;0x0C9 /* Tx BBF Cp */</td></tr>
<tr class="memitem:a35d8d784f91e5cbd060b5054da30cbe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35d8d784f91e5cbd060b5054da30cbe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_TUNE_CTRL</b>&#160;&#160;&#160;0x0CA /* Tx Tune Control */</td></tr>
<tr class="memitem:a75f5e946edf6a593cfda7f7979d7311a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f5e946edf6a593cfda7f7979d7311a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_R2B</b>&#160;&#160;&#160;0x0CB /* Tx BBF R2b */</td></tr>
<tr class="memitem:aaba4c57f213d020472f3d7e531732f93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaba4c57f213d020472f3d7e531732f93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_TUNE</b>&#160;&#160;&#160;0x0CC /* Tx BBF Tune */</td></tr>
<tr class="memitem:aa0ab1250133a71a1f95e695e333600a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0ab1250133a71a1f95e695e333600a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CONFIG0</b>&#160;&#160;&#160;0x0D0 /* Config0 */</td></tr>
<tr class="memitem:af80184fc28312d0b02ae5cecd5808886"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af80184fc28312d0b02ae5cecd5808886"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RESISTOR</b>&#160;&#160;&#160;0x0D1 /* Resistor */</td></tr>
<tr class="memitem:a9adb54b8e45ad030e0b091cd5bf57672"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9adb54b8e45ad030e0b091cd5bf57672"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CAPACITOR</b>&#160;&#160;&#160;0x0D2 /* Capacitor */</td></tr>
<tr class="memitem:a39006fa1284cdcd5726beedd0399709d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39006fa1284cdcd5726beedd0399709d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LO_CM</b>&#160;&#160;&#160;0x0D3 /* LO CM */</td></tr>
<tr class="memitem:a2c142a8235f38d51c3e7fe55c5ccb3e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c142a8235f38d51c3e7fe55c5ccb3e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_TUNE_DIVIDER</b>&#160;&#160;&#160;0x0D6 /* TX BBF Tune Divider */</td></tr>
<tr class="memitem:add981fa6049f5a48396b8b2fd195783f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add981fa6049f5a48396b8b2fd195783f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_BBF_TUNE_MODE</b>&#160;&#160;&#160;0x0D7 /* TX BBF Tune Mode */</td></tr>
<tr class="memitem:ae827f01df3ed81abcf764a23a1942618"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae827f01df3ed81abcf764a23a1942618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FILTER_COEF_ADDR</b>&#160;&#160;&#160;0x0F0 /* Rx Filter Coeff Addr */</td></tr>
<tr class="memitem:a2ffca1bb17b97c08a1f0a08abfd3563c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ffca1bb17b97c08a1f0a08abfd3563c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FILTER_COEF_DATA_1</b>&#160;&#160;&#160;0x0F1 /* Rx Filter Coeff Data 1 */</td></tr>
<tr class="memitem:aec6a8bdd0bc40ef6133bf41503123628"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec6a8bdd0bc40ef6133bf41503123628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FILTER_COEF_DATA_2</b>&#160;&#160;&#160;0x0F2 /* Rx Filter Coeff Data 2 */</td></tr>
<tr class="memitem:abbbd29eb3e596a0a9b45c809fa4349d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbbd29eb3e596a0a9b45c809fa4349d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FILTER_COEF_READ_DATA_1</b>&#160;&#160;&#160;0x0F3 /* Rx Filter Coeff Read Data 1 */</td></tr>
<tr class="memitem:a7f8ef79cfc32fbb4ae02ca6005a592db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f8ef79cfc32fbb4ae02ca6005a592db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FILTER_COEF_READ_DATA_2</b>&#160;&#160;&#160;0x0F4 /* Rx Filter Coeff Read Data 2 */</td></tr>
<tr class="memitem:af05cc2a8fcb617361a7963f928f295f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af05cc2a8fcb617361a7963f928f295f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FILTER_CONFIG</b>&#160;&#160;&#160;0x0F5 /* Rx Filter Config */</td></tr>
<tr class="memitem:a04ab9e791c18a0fdd8a86a0230e284a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04ab9e791c18a0fdd8a86a0230e284a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FILTER_GAIN</b>&#160;&#160;&#160;0x0F6 /* Rx Filter Gain */</td></tr>
<tr class="memitem:a0126d53e55b9afd3cd1b6a0ca43bf0d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0126d53e55b9afd3cd1b6a0ca43bf0d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AGC_CONFIG_1</b>&#160;&#160;&#160;0x0FA /* AGC Config1 */</td></tr>
<tr class="memitem:a221b5a0e693f6eb4912d2cfefde49dd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a221b5a0e693f6eb4912d2cfefde49dd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AGC_CONFIG_2</b>&#160;&#160;&#160;0x0FB /* AGC config2 */</td></tr>
<tr class="memitem:acd4874155a43681208a587110cc8c0da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd4874155a43681208a587110cc8c0da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AGC_CONFIG_3</b>&#160;&#160;&#160;0x0FC /* AGC Config3 */</td></tr>
<tr class="memitem:a1c8515c55f6d5fe395ede7d793bbfdbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c8515c55f6d5fe395ede7d793bbfdbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MAX_LMT_FULL_GAIN</b>&#160;&#160;&#160;0x0FD /* Max LMT/Full Gain */</td></tr>
<tr class="memitem:abdf6bc04fa57747f732afb9722a1e328"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdf6bc04fa57747f732afb9722a1e328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_PEAK_WAIT_TIME</b>&#160;&#160;&#160;0x0FE /* Peak Wait Time */</td></tr>
<tr class="memitem:a57dd88defd1efd3189a987a211d8de8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57dd88defd1efd3189a987a211d8de8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DIGITAL_GAIN</b>&#160;&#160;&#160;0x100 /* Digital Gain */</td></tr>
<tr class="memitem:a6038936828aac3ac1213c66e163e1fc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6038936828aac3ac1213c66e163e1fc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AGC_LOCK_LEVEL</b>&#160;&#160;&#160;0x101 /* AGC Lock Level */</td></tr>
<tr class="memitem:a2d6930ed1bfd4e4d1d64ae3ee0b2afb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d6930ed1bfd4e4d1d64ae3ee0b2afb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ADC_NOISE_CORRECTION_FACTOR</b>&#160;&#160;&#160;0x102 /* ADC noise Correction Factor */</td></tr>
<tr class="memitem:a913d9d21079a59b5bc55a2e38dd33f12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a913d9d21079a59b5bc55a2e38dd33f12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_STP_CONFIG1</b>&#160;&#160;&#160;0x103 /* Gain Step Config1 */</td></tr>
<tr class="memitem:ac69d8532be7ffae60c3f4d820084d80f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac69d8532be7ffae60c3f4d820084d80f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ADC_SMALL_OVERLOAD_THRESH</b>&#160;&#160;&#160;0x104 /* ADC Small Overload Threshold */</td></tr>
<tr class="memitem:a7dd13dd0e2f1add89973fd0530cdc7ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dd13dd0e2f1add89973fd0530cdc7ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ADC_LARGE_OVERLOAD_THRESH</b>&#160;&#160;&#160;0x105 /* ADC Large Overload Threshold */</td></tr>
<tr class="memitem:ab2814ebe09429ffea11b2f322da3b795"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2814ebe09429ffea11b2f322da3b795"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_STP_CONFIG_2</b>&#160;&#160;&#160;0x106 /* Gain Step Config 2 */</td></tr>
<tr class="memitem:a6366c3d0fc50a2e31d2382014f880c31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6366c3d0fc50a2e31d2382014f880c31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SMALL_LMT_OVERLOAD_THRESH</b>&#160;&#160;&#160;0x107 /* Small LMT Overload Threshold */</td></tr>
<tr class="memitem:ac625c22e497d6f46e0fabe3af36bbbc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac625c22e497d6f46e0fabe3af36bbbc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LARGE_LMT_OVERLOAD_THRESH</b>&#160;&#160;&#160;0x108 /* Large LMT Overload Threshold */</td></tr>
<tr class="memitem:aefd8ba525e7c340d815ff4189af256ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefd8ba525e7c340d815ff4189af256ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_MANUAL_LMT_FULL_GAIN</b>&#160;&#160;&#160;0x109 /* Rx1 Manual LMT/Full Gain */</td></tr>
<tr class="memitem:aff842e543842486240e8ddd1c0981d72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff842e543842486240e8ddd1c0981d72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_MANUAL_LPF_GAIN</b>&#160;&#160;&#160;0x10A /* Rx1 Manual LPF gain */</td></tr>
<tr class="memitem:adaca42c30066c4813a53b3a01b76d1f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaca42c30066c4813a53b3a01b76d1f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_MANUAL_DIGITALFORCED_GAIN</b>&#160;&#160;&#160;0x10B /* Rx1 Manual Digital/Forced Gain */</td></tr>
<tr class="memitem:a822f016a77b610cc053ed4e3e3339e48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a822f016a77b610cc053ed4e3e3339e48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_MANUAL_LMT_FULL_GAIN</b>&#160;&#160;&#160;0x10C /* Rx2 Manual LMT/Full Gain */</td></tr>
<tr class="memitem:a98dc7fa82fd478b12480607318023bc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98dc7fa82fd478b12480607318023bc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_MANUAL_LPF_GAIN</b>&#160;&#160;&#160;0x10D /* Rx2 Manual LPF Gain */</td></tr>
<tr class="memitem:a8d2ec771ee81aae01f3473df6d768f46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d2ec771ee81aae01f3473df6d768f46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_MANUAL_DIGITALFORCED_GAIN</b>&#160;&#160;&#160;0x10E /* Rx2 Manual Digital/Forced Gain */</td></tr>
<tr class="memitem:af672c25a0d801b5155ef5e872e185d15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af672c25a0d801b5155ef5e872e185d15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_CONFIG_1</b>&#160;&#160;&#160;0x110 /* Config 1 */</td></tr>
<tr class="memitem:a89f27850c981155711c1c51db937f257"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89f27850c981155711c1c51db937f257"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_CONFIG_2_SETTLING_DELAY</b>&#160;&#160;&#160;0x111 /* Config 2 &amp; Settling Delay */</td></tr>
<tr class="memitem:aa9964c57316f8b94ca81820821ff8b97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9964c57316f8b94ca81820821ff8b97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_ENERGY_LOST_THRESH</b>&#160;&#160;&#160;0x112 /* Energy Lost Threshold */</td></tr>
<tr class="memitem:a075a241361999b7bbed05e0f89f8c70b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a075a241361999b7bbed05e0f89f8c70b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_STRONGER_SIGNAL_THRESH</b>&#160;&#160;&#160;0x113 /* Stronger Signal Threshold */</td></tr>
<tr class="memitem:a95b0f1c204bc2aa41b7b3ac2a87f296b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95b0f1c204bc2aa41b7b3ac2a87f296b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_LOW_POWER_THRESH</b>&#160;&#160;&#160;0x114 /* Low Power Threshold */</td></tr>
<tr class="memitem:ae7cbdc6a3c7248e6c23d9dce1d1c994a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7cbdc6a3c7248e6c23d9dce1d1c994a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_STRONG_SIGNAL_FREEZE</b>&#160;&#160;&#160;0x115 /* Strong Signal Freeze */</td></tr>
<tr class="memitem:acd14cb30c0a1ee399e4f20edd0fd5682"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd14cb30c0a1ee399e4f20edd0fd5682"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_FINAL_OVER_RANGE_AND_OPT_GAIN</b>&#160;&#160;&#160;0x116 /* Final Over Range and Opt Gain */</td></tr>
<tr class="memitem:a179d3631d36199913f2e43fd25df5e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a179d3631d36199913f2e43fd25df5e46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_ENERGY_DETECT_COUNT</b>&#160;&#160;&#160;0x117 /* Energy Detect Count */</td></tr>
<tr class="memitem:af7493659efd3f4ceb9722b9b4cd397b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7493659efd3f4ceb9722b9b4cd397b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_AGCLL_UPPER_LIMIT</b>&#160;&#160;&#160;0x118 /* AGCLL Upper Limit */</td></tr>
<tr class="memitem:ae979bf355bc3a88edc0cf49da7f4c6d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae979bf355bc3a88edc0cf49da7f4c6d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_GAIN_LOCK_EXIT_COUNT</b>&#160;&#160;&#160;0x119 /* Gain Lock Exit Count */</td></tr>
<tr class="memitem:a7aba185251490653b24567cef696a829"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7aba185251490653b24567cef696a829"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_INITIAL_LMT_GAIN_LIMIT</b>&#160;&#160;&#160;0x11A /* Initial LMT Gain Limit */</td></tr>
<tr class="memitem:a2d5537378d9b4379457add527f3eed62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d5537378d9b4379457add527f3eed62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_INCREMENT_TIME</b>&#160;&#160;&#160;0x11B /* Increment Time */</td></tr>
<tr class="memitem:a01d8507eb7fd1f17231a7d0e4e86c096"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01d8507eb7fd1f17231a7d0e4e86c096"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_AGC_INNER_LOW_THRESH</b>&#160;&#160;&#160;0x120 /* AGC Inner Low Threshold */</td></tr>
<tr class="memitem:ae65bb6250cf6211a941f1fa31f9c58d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae65bb6250cf6211a941f1fa31f9c58d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LMT_OVERLOAD_COUNTERS</b>&#160;&#160;&#160;0x121 /* LMT Overload Counters */</td></tr>
<tr class="memitem:ad6b9dbf89335ace90b85e11005c49a1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6b9dbf89335ace90b85e11005c49a1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ADC_OVERLOAD_COUNTERS</b>&#160;&#160;&#160;0x122 /* ADC Overload Counters */</td></tr>
<tr class="memitem:aa91fff917233b2a0c256929b1844003d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa91fff917233b2a0c256929b1844003d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_STP1</b>&#160;&#160;&#160;0x123 /* Gain Step1 */</td></tr>
<tr class="memitem:affcff6c92397d9a4da7270d209e671ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affcff6c92397d9a4da7270d209e671ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_UPDATE_COUNTER1</b>&#160;&#160;&#160;0x124 /* Gain Update Counter1 */</td></tr>
<tr class="memitem:a448e0656477594849fe4309137668293"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a448e0656477594849fe4309137668293"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_UPDATE_COUNTER2</b>&#160;&#160;&#160;0x125 /* Gain Update Counter2 */</td></tr>
<tr class="memitem:a2ce8f8d9c6d1c444fdef5075f9eaff6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ce8f8d9c6d1c444fdef5075f9eaff6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DIGITAL_SAT_COUNTER</b>&#160;&#160;&#160;0x128 /* Digital Sat Counter */</td></tr>
<tr class="memitem:a5537d35458b400929e14b981d030a166"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5537d35458b400929e14b981d030a166"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_OUTER_POWER_THRESHS</b>&#160;&#160;&#160;0x129 /* Outer Power Thresholds */</td></tr>
<tr class="memitem:a3e0116367e13582c29b0fc8aa04d1606"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e0116367e13582c29b0fc8aa04d1606"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_STP_2</b>&#160;&#160;&#160;0x12A /* Gain Step 2 */</td></tr>
<tr class="memitem:ac3a9d594590cc0b08aeda10d3f86c2af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3a9d594590cc0b08aeda10d3f86c2af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_EXT_LNA_HIGH_GAIN</b>&#160;&#160;&#160;0x12C /* Ext LNA High Gain */</td></tr>
<tr class="memitem:af7671af9025b09017c3bda5aae8bf0e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7671af9025b09017c3bda5aae8bf0e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_EXT_LNA_LOW_GAIN</b>&#160;&#160;&#160;0x12D /* Ext LNA Low Gain */</td></tr>
<tr class="memitem:a9ccf17222848213e384c5dddbc052710"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ccf17222848213e384c5dddbc052710"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_ADDRESS</b>&#160;&#160;&#160;0x130 /* Gain Table Address */</td></tr>
<tr class="memitem:adbed6fe51f364341d3ecec8f8bc0ed27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbed6fe51f364341d3ecec8f8bc0ed27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_WRITE_DATA1</b>&#160;&#160;&#160;0x131 /* Gain Table Write Data1 */</td></tr>
<tr class="memitem:adf059a06c66fb9da4a6df23f1051eede"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf059a06c66fb9da4a6df23f1051eede"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_WRITE_DATA2</b>&#160;&#160;&#160;0x132 /* Gain Table Write Data2 */</td></tr>
<tr class="memitem:ad167269bda516fc8f81af527f1f4867e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad167269bda516fc8f81af527f1f4867e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_WRITE_DATA3</b>&#160;&#160;&#160;0x133 /* Gain Table Write Data 3 */</td></tr>
<tr class="memitem:ac3f86c3fe115ff8af0b42cdc21b12f34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3f86c3fe115ff8af0b42cdc21b12f34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_READ_DATA1</b>&#160;&#160;&#160;0x134 /* Gain Table Read Data 1 */</td></tr>
<tr class="memitem:a0e71e3012149fd728df6fff3563cd895"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e71e3012149fd728df6fff3563cd895"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_READ_DATA2</b>&#160;&#160;&#160;0x135 /* Gain Table Read Data 2 */</td></tr>
<tr class="memitem:aa00713a43e57c82f5ccaaf1ea05affe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa00713a43e57c82f5ccaaf1ea05affe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_READ_DATA3</b>&#160;&#160;&#160;0x136 /* Gain Table Read Data 3 */</td></tr>
<tr class="memitem:a961e45091a13b407d1635935794ddb9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a961e45091a13b407d1635935794ddb9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_TABLE_CONFIG</b>&#160;&#160;&#160;0x137 /* Gain Table Config */</td></tr>
<tr class="memitem:a27c6bad7cc9761aefb3d2b4fbd07ec90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27c6bad7cc9761aefb3d2b4fbd07ec90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_ADDRESS</b>&#160;&#160;&#160;0x138 /* Gm Sub Table Address */</td></tr>
<tr class="memitem:a8c2eb687b591e7d63e7e594bb69b39dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c2eb687b591e7d63e7e594bb69b39dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_GAIN_WRITE</b>&#160;&#160;&#160;0x139 /* Gm Sub Table Gain Word Write */</td></tr>
<tr class="memitem:a92d356ea43b36f1a86da1f9c3a4740bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92d356ea43b36f1a86da1f9c3a4740bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_BIAS_WRITE</b>&#160;&#160;&#160;0x13A /* Gm Sub Table Bias Word Write */</td></tr>
<tr class="memitem:abebb266cc1a13e35bdfa46b3739cfecf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abebb266cc1a13e35bdfa46b3739cfecf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_CTRL_WRITE</b>&#160;&#160;&#160;0x13B /* Gm Sub Table Control Word Write */</td></tr>
<tr class="memitem:ac14d937aad8d6289701848efa5af7463"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac14d937aad8d6289701848efa5af7463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_GAIN_READ</b>&#160;&#160;&#160;0x13C /* Gm Sub Table Gain Word Read */</td></tr>
<tr class="memitem:a73e31bbe6289f1f2f8ed7fde72e8bbda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73e31bbe6289f1f2f8ed7fde72e8bbda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_BIAS_READ</b>&#160;&#160;&#160;0x13D /* Gm Sub Table Bias Word Read */</td></tr>
<tr class="memitem:aa97bb62b418aed61fc7d7c1d1fe51cd8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa97bb62b418aed61fc7d7c1d1fe51cd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_CTRL_READ</b>&#160;&#160;&#160;0x13E /* Gm Sub Table Control Word Read */</td></tr>
<tr class="memitem:a94b6491faf8e6e305402ecc203075992"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94b6491faf8e6e305402ecc203075992"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GM_SUB_TABLE_CONFIG</b>&#160;&#160;&#160;0x13F /* Gm Sub Table Config */</td></tr>
<tr class="memitem:ac4ed882b59d83e6041192ceb974fec8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4ed882b59d83e6041192ceb974fec8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_WORD_ADDRESS</b>&#160;&#160;&#160;0x140 /* Word Address */</td></tr>
<tr class="memitem:a8a3686f57fbe0e14d4e8a54681f70db2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a3686f57fbe0e14d4e8a54681f70db2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_DIFF_WORDERROR_WRITE</b>&#160;&#160;&#160;0x141 /* Gain Diff Word/Error Write */</td></tr>
<tr class="memitem:a09a35149830b445c2a5e46f186a8d44d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09a35149830b445c2a5e46f186a8d44d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_ERROR_READ</b>&#160;&#160;&#160;0x142 /* Gain Error Read */</td></tr>
<tr class="memitem:a679325263fb326462f7410d3292171be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a679325263fb326462f7410d3292171be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CONFIG</b>&#160;&#160;&#160;0x143 /* Config */</td></tr>
<tr class="memitem:adb27d589d312166a051ea0234858d11c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb27d589d312166a051ea0234858d11c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LNA_GAIN_DIFF_READ_BACK</b>&#160;&#160;&#160;0x144 /* LNA Gain Diff Read Back */</td></tr>
<tr class="memitem:ad11f82dc8b2e5ee3f099a4b087c58f75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad11f82dc8b2e5ee3f099a4b087c58f75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MAX_MIXER_CALIBRATION_GAIN_INDEX</b>&#160;&#160;&#160;0x145 /* Max Mixer Calibration Gain Index */</td></tr>
<tr class="memitem:afc32c4b13fdfd33c357d7ca78d3dda5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc32c4b13fdfd33c357d7ca78d3dda5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TEMP_GAIN_COEF</b>&#160;&#160;&#160;0x146 /* Temp Gain Coefficient */</td></tr>
<tr class="memitem:a0110572a64433c36941eb6e350eaacce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0110572a64433c36941eb6e350eaacce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SETTLE_TIME</b>&#160;&#160;&#160;0x147 /* Settle Time */</td></tr>
<tr class="memitem:aca3b09335f7cc041b97a0ffce22374e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca3b09335f7cc041b97a0ffce22374e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MEASURE_DURATION</b>&#160;&#160;&#160;0x148 /* Measure Duration */</td></tr>
<tr class="memitem:a643b8683fb8d87f531b4e4e7b32f86d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a643b8683fb8d87f531b4e4e7b32f86d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CAL_TEMP_SENSOR_WORD</b>&#160;&#160;&#160;0x149 /* Cal Temp sensor word */</td></tr>
<tr class="memitem:abbb5e5801556ac73325013d2142b6d8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbb5e5801556ac73325013d2142b6d8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MEASURE_DURATION_01</b>&#160;&#160;&#160;0x150 /* Measure Duration 0&amp;1 */</td></tr>
<tr class="memitem:a770ecc6023005730db6fd735a13a3162"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a770ecc6023005730db6fd735a13a3162"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_MEASURE_DURATION_23</b>&#160;&#160;&#160;0x151 /* Measure Duration 2&amp;3 */</td></tr>
<tr class="memitem:abdcc7e554feb9ea95d8dcfbe1fc78e75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdcc7e554feb9ea95d8dcfbe1fc78e75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RSSI_WEIGHT_0</b>&#160;&#160;&#160;0x152 /* RSSI Weight 0 */</td></tr>
<tr class="memitem:acd1e10930263772fb608bc2b7bef57b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd1e10930263772fb608bc2b7bef57b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RSSI_WEIGHT_1</b>&#160;&#160;&#160;0x153 /* RSSI Weight 1 */</td></tr>
<tr class="memitem:aa41e0c2747f089a15d65a454414fb452"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa41e0c2747f089a15d65a454414fb452"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RSSI_WEIGHT_2</b>&#160;&#160;&#160;0x154 /* RSSI Weight 2 */</td></tr>
<tr class="memitem:ab0b3832988bf19ffac39586371de948d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0b3832988bf19ffac39586371de948d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RSSI_WEIGHT_3</b>&#160;&#160;&#160;0x155 /* RSSI Weight 3 */</td></tr>
<tr class="memitem:aa2347d10eae04c5fb12872d7f5374ffa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2347d10eae04c5fb12872d7f5374ffa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RSSI_DELAY</b>&#160;&#160;&#160;0x156 /* RSSI delay */</td></tr>
<tr class="memitem:a5d3876f62fd66d6b2fd8196cb202af08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d3876f62fd66d6b2fd8196cb202af08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RSSI_WAIT_TIME</b>&#160;&#160;&#160;0x157 /* RSSI wait time */</td></tr>
<tr class="memitem:a374fa104e6866ac04338ecfe9f57a049"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a374fa104e6866ac04338ecfe9f57a049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RSSI_CONFIG</b>&#160;&#160;&#160;0x158 /* RSSI Config */</td></tr>
<tr class="memitem:af8b452e921aba15e766de0851dd5308a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8b452e921aba15e766de0851dd5308a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ADC_MEASURE_DURATION_01</b>&#160;&#160;&#160;0x159 /* ADC Measure Duration 0&amp;1 */</td></tr>
<tr class="memitem:a66d831f1d241176fd6f5a9c986f2081b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66d831f1d241176fd6f5a9c986f2081b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ADC_WEIGHT_0</b>&#160;&#160;&#160;0x15A /* ADC Weight 0 */</td></tr>
<tr class="memitem:a1c03bdce8cacb84e02bbb5ddfbeb8884"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c03bdce8cacb84e02bbb5ddfbeb8884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_ADC_WEIGHT_1</b>&#160;&#160;&#160;0x15B /* ADC Weight 1 */</td></tr>
<tr class="memitem:a5bc8ebfa723b6f719d7321caf87e5440"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bc8ebfa723b6f719d7321caf87e5440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DEC_POWER_MEASURE_DURATION_0</b>&#160;&#160;&#160;0x15C /* Dec Power Measure Duration 0 */</td></tr>
<tr class="memitem:a25d5de0f2a2af373d4a37649d617ec76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25d5de0f2a2af373d4a37649d617ec76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LNA_GAIN</b>&#160;&#160;&#160;0x15D /* LNA Gain */</td></tr>
<tr class="memitem:a3ddd24c3fdca8b8c5a5c9309a7f5ccea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ddd24c3fdca8b8c5a5c9309a7f5ccea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CH1_ADC_POWER</b>&#160;&#160;&#160;0x160 /* CH1 ADC Power */</td></tr>
<tr class="memitem:a04c2969f6038ecf97c266165fa726a65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04c2969f6038ecf97c266165fa726a65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CH1_RX_FILTER_POWER</b>&#160;&#160;&#160;0x161 /* CH1 Rx filter Power */</td></tr>
<tr class="memitem:a7de06a6ee471760e5fd278e0346c87cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7de06a6ee471760e5fd278e0346c87cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CH2_ADC_POWER</b>&#160;&#160;&#160;0x162 /* CH2 ADC Power */</td></tr>
<tr class="memitem:a41833a1d8bbe67d67a14ba2212ec1790"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41833a1d8bbe67d67a14ba2212ec1790"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CH2_RX_FILTER_POWER</b>&#160;&#160;&#160;0x163 /* CH2 Rx filter Power */</td></tr>
<tr class="memitem:a87d49a5cdeaa336642b2c7a6a82c2366"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87d49a5cdeaa336642b2c7a6a82c2366"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_QUAD_CAL_LEVEL</b>&#160;&#160;&#160;0x168 /* Rx Quad Cal Level */</td></tr>
<tr class="memitem:aa0a616b88f67385f63d44ebcca629e88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0a616b88f67385f63d44ebcca629e88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CALIBRATION_CONFIG_1</b>&#160;&#160;&#160;0x169 /* Calibration Config 1 */</td></tr>
<tr class="memitem:a1587fdc81857836d53f50f497543cb4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1587fdc81857836d53f50f497543cb4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CALIBRATION_CONFIG_2</b>&#160;&#160;&#160;0x16A /* Calibration config2 */</td></tr>
<tr class="memitem:af2811115a57863e4ea0e640b2d79b406"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2811115a57863e4ea0e640b2d79b406"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CALIBRATION_CONFIG_3</b>&#160;&#160;&#160;0x16B /* Calibration config3 */</td></tr>
<tr class="memitem:a08d72bbd0f2cb5b9a175694a5e11d183"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08d72bbd0f2cb5b9a175694a5e11d183"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CALIB_COUNT</b>&#160;&#160;&#160;0x16C /* Calib count */</td></tr>
<tr class="memitem:a3174f17bc45ae0a99b48555b24f87243"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3174f17bc45ae0a99b48555b24f87243"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SETTLE_COUNT</b>&#160;&#160;&#160;0x16D /* Settle count */</td></tr>
<tr class="memitem:a4a57dadd3c59903bb1b7b7a25c616980"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a57dadd3c59903bb1b7b7a25c616980"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_QUAD_GAIN1</b>&#160;&#160;&#160;0x16E /* Rx Quad gain1 */</td></tr>
<tr class="memitem:a93a49f92cbcda173c92ae99dbaa98dba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93a49f92cbcda173c92ae99dbaa98dba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_QUAD_GAIN2</b>&#160;&#160;&#160;0x16F /* Rx Quad gain2 */</td></tr>
<tr class="memitem:a0b3f224b11393fc6c5194af8a419c977"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b3f224b11393fc6c5194af8a419c977"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_A_PHASE_CORR</b>&#160;&#160;&#160;0x170 /* Rx1 Input A Phase Corr */</td></tr>
<tr class="memitem:ad249a801c390f7f06dabdefc2f97935a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad249a801c390f7f06dabdefc2f97935a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_A_GAIN_CORR</b>&#160;&#160;&#160;0x171 /* Rx1 Input A Gain Corr */</td></tr>
<tr class="memitem:a4db98eefd7073758e53cdde914638fcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4db98eefd7073758e53cdde914638fcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_A_PHASE_CORR</b>&#160;&#160;&#160;0x172 /* Rx2 Input A Phase Corr */</td></tr>
<tr class="memitem:a51702b945d169b92507a5f4b09da2375"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51702b945d169b92507a5f4b09da2375"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_A_GAIN_CORR</b>&#160;&#160;&#160;0x173 /* Rx2 Input A Gain Corr */</td></tr>
<tr class="memitem:ad40a4cfc02ed6ae5a290d1c59f259b27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad40a4cfc02ed6ae5a290d1c59f259b27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_A_Q_OFFSET</b>&#160;&#160;&#160;0x174 /* Rx1 Input A Q&quot; Offset */</td></tr>
<tr class="memitem:a3499c8f511acecc4312e458ce85a16cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3499c8f511acecc4312e458ce85a16cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_A_OFFSETS</b>&#160;&#160;&#160;0x175 /* Rx1 Input A Offsets */</td></tr>
<tr class="memitem:a69455cbfb68240410735005ef0341ad5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69455cbfb68240410735005ef0341ad5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_A_OFFSETS_1</b>&#160;&#160;&#160;0x176 /* Input A Offsets 1 */</td></tr>
<tr class="memitem:a7eaf5c2c534ce1364f5a160eb6e83546"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7eaf5c2c534ce1364f5a160eb6e83546"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_A_OFFSETS</b>&#160;&#160;&#160;0x177 /* Rx2 Input A Offsets */</td></tr>
<tr class="memitem:a2a08a7e2b2c79d72d27651c77b59dacd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a08a7e2b2c79d72d27651c77b59dacd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_A_I_OFFSET</b>&#160;&#160;&#160;0x178 /* Rx2 Input A &quot;I&quot; Offset */</td></tr>
<tr class="memitem:af9ff0db8a7c09a2dbdbe02d6592b027c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9ff0db8a7c09a2dbdbe02d6592b027c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_BC_PHASE_CORR</b>&#160;&#160;&#160;0x179 /* Rx1 Input B&amp;C Phase Corr */</td></tr>
<tr class="memitem:a1e63d2c7804cba39693968f616c6cef5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e63d2c7804cba39693968f616c6cef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_BC_GAIN_CORR</b>&#160;&#160;&#160;0x17A /* Rx1 Input B&amp;C Gain Corr */</td></tr>
<tr class="memitem:ad30aa0fe8163305a3b4a285fb5dd3fee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad30aa0fe8163305a3b4a285fb5dd3fee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_BC_PHASE_CORR</b>&#160;&#160;&#160;0x17B /* Rx2 Input B&amp;C Phase Corr */</td></tr>
<tr class="memitem:a03e97008d87e330accdb8253a28d3cd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03e97008d87e330accdb8253a28d3cd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_BC_GAIN_CORR</b>&#160;&#160;&#160;0x17C /* Rx2 Input B&amp;C Gain Corr */</td></tr>
<tr class="memitem:ad7f4d12bd3ba866cf016ef5b8320ea76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7f4d12bd3ba866cf016ef5b8320ea76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_BC_Q_OFFSET</b>&#160;&#160;&#160;0x17D /* Rx1 Input B&amp;C &quot;Q&quot; Offset */</td></tr>
<tr class="memitem:a5b8cac835fe505992234e90e01f11774"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b8cac835fe505992234e90e01f11774"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_INPUT_BC_OFFSETS</b>&#160;&#160;&#160;0x17E /* Rx1 Input B&amp;C Offsets */</td></tr>
<tr class="memitem:acc59a8d2304cbb5ceda49dc6dce2b889"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc59a8d2304cbb5ceda49dc6dce2b889"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_BC_OFFSETS_1</b>&#160;&#160;&#160;0x17F /* Input B&amp;C Offsets 1 */</td></tr>
<tr class="memitem:ad414a1c9f26a4f3ce532d1996a70da12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad414a1c9f26a4f3ce532d1996a70da12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_BC_OFFSETS</b>&#160;&#160;&#160;0x180 /* Rx2 Input B&amp;C Offsets */</td></tr>
<tr class="memitem:a2898fa01132b0195ac14200c5e443b1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2898fa01132b0195ac14200c5e443b1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_INPUT_BC_I_OFFSET</b>&#160;&#160;&#160;0x181 /* Rx2 Input B&amp;C &quot;I&quot; Offset */</td></tr>
<tr class="memitem:a7d19d037d68b06426839cb3addde63dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d19d037d68b06426839cb3addde63dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FORCE_BITS</b>&#160;&#160;&#160;0x182 /* Force Bits */</td></tr>
<tr class="memitem:a3a4b1ae52d78b9124f79839a7527f4db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a4b1ae52d78b9124f79839a7527f4db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_WAIT_COUNT</b>&#160;&#160;&#160;0x185 /* Wait Count */</td></tr>
<tr class="memitem:ad8e474241cb09d7d31453825e2abe32a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8e474241cb09d7d31453825e2abe32a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RF_DC_OFFSET_COUNT</b>&#160;&#160;&#160;0x186 /* RF DC Offset Count */</td></tr>
<tr class="memitem:afa52851d0d5e9b4e8d1de3be42c507f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa52851d0d5e9b4e8d1de3be42c507f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RF_DC_OFFSET_CONFIG_1</b>&#160;&#160;&#160;0x187 /* RF DC Offset Config1 */</td></tr>
<tr class="memitem:a463bb7b4b38d505a6131b69c8aa4010e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a463bb7b4b38d505a6131b69c8aa4010e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RF_DC_OFFSET_ATTEN</b>&#160;&#160;&#160;0x188 /* RF DC Offset Attenuation */</td></tr>
<tr class="memitem:ad88ad7d5ccb2a7e46b85ba7abb5e2cf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad88ad7d5ccb2a7e46b85ba7abb5e2cf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INVERT_BITS</b>&#160;&#160;&#160;0x189 /* Invert Bits */</td></tr>
<tr class="memitem:ab3c7620f95672e45c9f51d60491687fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3c7620f95672e45c9f51d60491687fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DC_OFFSET_CONFIG2</b>&#160;&#160;&#160;0x18B /* DC Offset Config2 */</td></tr>
<tr class="memitem:aed2a3a0ad744391f6934b3919638cb39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed2a3a0ad744391f6934b3919638cb39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RF_CAL_GAIN_INDEX</b>&#160;&#160;&#160;0x18C /* RF Cal Gain Index */</td></tr>
<tr class="memitem:a2f2fa98342bf7b834f4d12442ea96a43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f2fa98342bf7b834f4d12442ea96a43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SOI_THRESH</b>&#160;&#160;&#160;0x18D /* SOI Threshold */</td></tr>
<tr class="memitem:ae494bf52f905cda0e8279a9cb9159145"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae494bf52f905cda0e8279a9cb9159145"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_DC_OFFSET_SHIFT</b>&#160;&#160;&#160;0x190 /* BB DC Offset Shift */</td></tr>
<tr class="memitem:a368dec1411e67fe6f3bf5096e1f10d33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a368dec1411e67fe6f3bf5096e1f10d33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_DC_OFFSET_FAST_SETTLE_SHIFT</b>&#160;&#160;&#160;0x191 /* BB DC Offset Fast Settle Shift */</td></tr>
<tr class="memitem:a0aaeb1ceb2d4eba9c299717e47f82df2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0aaeb1ceb2d4eba9c299717e47f82df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_FAST_SETTLE_DUR</b>&#160;&#160;&#160;0x192 /* BB Fast Settle Dur */</td></tr>
<tr class="memitem:a836319cec29399fe28cdd4ef73fb5b69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a836319cec29399fe28cdd4ef73fb5b69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_DC_OFFSET_COUNT</b>&#160;&#160;&#160;0x193 /* BB DC Offset Count */</td></tr>
<tr class="memitem:a5c2ed82e167ad009fba398939cc44762"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c2ed82e167ad009fba398939cc44762"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_DC_OFFSET_ATTEN</b>&#160;&#160;&#160;0x194 /* BB DC Offset Attenuation */</td></tr>
<tr class="memitem:a35453d754f501f12f3b38c15deab6b25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35453d754f501f12f3b38c15deab6b25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_BB_DC_WORD_I_MSB</b>&#160;&#160;&#160;0x19A /* RX1 BB DC word I MSB */</td></tr>
<tr class="memitem:a7541f3ea272829e66f71c0fda843d307"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7541f3ea272829e66f71c0fda843d307"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_BB_DC_WORD_I_LSB</b>&#160;&#160;&#160;0x19B /* RX1 BB DC word I LSB */</td></tr>
<tr class="memitem:a6e545be8a7a3e02a84ccc39482279594"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e545be8a7a3e02a84ccc39482279594"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_BB_DC_WORD_Q_MSB</b>&#160;&#160;&#160;0x19C /* RX1 BB DC word Q MSB */</td></tr>
<tr class="memitem:a65542b3da73493029163c2b255fe033b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65542b3da73493029163c2b255fe033b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_BB_DC_WORD_Q_LSB</b>&#160;&#160;&#160;0x19D /* RX1 BB DC word Q LSB */</td></tr>
<tr class="memitem:a4898ba21c37cf296d131523c1b822948"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4898ba21c37cf296d131523c1b822948"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_BB_DC_WORD_I_MSB</b>&#160;&#160;&#160;0x19E /* RX2 BB DC word I MSB */</td></tr>
<tr class="memitem:acc8f75803119bc69b1d8f9ac4b5c8f7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc8f75803119bc69b1d8f9ac4b5c8f7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_BB_DC_WORD_I_LSB</b>&#160;&#160;&#160;0x19F /* RX2 BB DC word I LSB */</td></tr>
<tr class="memitem:ae1d8c14ffcef669606bdaaa33970a2d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1d8c14ffcef669606bdaaa33970a2d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_BB_DC_WORD_Q_MSB</b>&#160;&#160;&#160;0x1A0 /* RX2 BB DC word Q MSB */</td></tr>
<tr class="memitem:a18fc9d2415e623dbee9f5ad24779cb26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18fc9d2415e623dbee9f5ad24779cb26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_BB_DC_WORD_Q_LSB</b>&#160;&#160;&#160;0x1A1 /* RX2 BB DC word Q LSB */</td></tr>
<tr class="memitem:a7c34b0fdcab579cd6ba601fa218791f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c34b0fdcab579cd6ba601fa218791f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_TRACK_CORR_WORD_I_MSB</b>&#160;&#160;&#160;0x1A2 /* BB Track corr word I MSB */</td></tr>
<tr class="memitem:a518f0f2209a9edcc244dc43f17344dc7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a518f0f2209a9edcc244dc43f17344dc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_TRACK_CORR_WORD_I_LSB</b>&#160;&#160;&#160;0x1A3 /* BB Track corr word I LSB */</td></tr>
<tr class="memitem:a00bb4911929bbf5a32000533df896df8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00bb4911929bbf5a32000533df896df8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_TRACK_CORR_WORD_Q_MSB</b>&#160;&#160;&#160;0x1A4 /* BB Track corr word Q MSB */</td></tr>
<tr class="memitem:adf3b37127c5a09903a8cb0c226e51c73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf3b37127c5a09903a8cb0c226e51c73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BB_TRACK_CORR_WORD_Q_LSB</b>&#160;&#160;&#160;0x1A5 /* BB Track corr word Q LSB */</td></tr>
<tr class="memitem:a2a9a205cb865087f0bbaf603e881d0e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a9a205cb865087f0bbaf603e881d0e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_RSSI_SYMBOL</b>&#160;&#160;&#160;0x1A7 /* Rx1 RSSI Symbol */</td></tr>
<tr class="memitem:a00aa0917112c9d6d32c5f45955d90a98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00aa0917112c9d6d32c5f45955d90a98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_RSSI_PREAMBLE</b>&#160;&#160;&#160;0x1A8 /* Rx1 RSSI preamble */</td></tr>
<tr class="memitem:a25703ab39f40cdfb6319c840114312bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25703ab39f40cdfb6319c840114312bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_RSSI_SYMBOL</b>&#160;&#160;&#160;0x1A9 /* Rx2 RSSI symbol */</td></tr>
<tr class="memitem:a4e0b5cf7e61d7de4ad20b509e61d23d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e0b5cf7e61d7de4ad20b509e61d23d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_RSSI_PREAMBLE</b>&#160;&#160;&#160;0x1AA /* Rx2 RSSI preamble */</td></tr>
<tr class="memitem:a30b0fca41b173824335a8ce2955b051c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30b0fca41b173824335a8ce2955b051c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SYMBOL_LSB</b>&#160;&#160;&#160;0x1AB /* Symbol LSB */</td></tr>
<tr class="memitem:a35da5c14f9b27376e44a29f6f834e403"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35da5c14f9b27376e44a29f6f834e403"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_PREAMBLE_LSB</b>&#160;&#160;&#160;0x1AC /* Preamble LSB */</td></tr>
<tr class="memitem:a1cff17367a1fb34a2b6c86619d848eb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cff17367a1fb34a2b6c86619d848eb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_PATH_GAIN_MSB</b>&#160;&#160;&#160;0x1AD /* Rx Path Gain */</td></tr>
<tr class="memitem:a5b6c8d16c3c094449ab08e92cf5590cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b6c8d16c3c094449ab08e92cf5590cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_PATH_GAIN_LSB</b>&#160;&#160;&#160;0x1AE /* Rx Path Gain */</td></tr>
<tr class="memitem:a5ecd08241ee58abd38efda22c72f04c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ecd08241ee58abd38efda22c72f04c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_DIFF_LNA_FORCE</b>&#160;&#160;&#160;0x1B0 /* Rx Diff LNA Force */</td></tr>
<tr class="memitem:a275e8a352f4ce8cbca45653e862c6a9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a275e8a352f4ce8cbca45653e862c6a9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LNA_BIAS_COARSE</b>&#160;&#160;&#160;0x1B1 /* Rx LNA Bias Coarse */</td></tr>
<tr class="memitem:adc330098f14f01ec4bc165702e469fde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc330098f14f01ec4bc165702e469fde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LNA_BIAS_FINE_0</b>&#160;&#160;&#160;0x1B2 /* Rx LNA Bias Fine 0 */</td></tr>
<tr class="memitem:adef7f15ccf70100e9cd87ce098c3a885"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adef7f15ccf70100e9cd87ce098c3a885"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LNA_BIAS_FINE_1</b>&#160;&#160;&#160;0x1B3 /* Rx LNA Bias Fine 1 */</td></tr>
<tr class="memitem:a464f4f73a8c10d0b7409751f2b9fd946"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a464f4f73a8c10d0b7409751f2b9fd946"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_MIX_GM_CONFIG</b>&#160;&#160;&#160;0x1C0 /* Rx Mix Gm Config */</td></tr>
<tr class="memitem:ac2d47c7b1aadcca8797164d2611583e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2d47c7b1aadcca8797164d2611583e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_MIX_GM_FORCE</b>&#160;&#160;&#160;0x1C1 /* Rx1 Mix Gm Force */</td></tr>
<tr class="memitem:a3ef12e0cfe1d7ef039a332c76c87654c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ef12e0cfe1d7ef039a332c76c87654c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_MIX_GM_BIAS_FORCE</b>&#160;&#160;&#160;0x1C2 /* Rx1 Mix Gm Bias (Force) */</td></tr>
<tr class="memitem:a0e070ec111a5b9b8a8f040db159dcced"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e070ec111a5b9b8a8f040db159dcced"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_MIX_GM_FORCE</b>&#160;&#160;&#160;0x1C3 /* Rx2 Mix Gm Force */</td></tr>
<tr class="memitem:a7c674fb4137c8bf65e665eff4c3ad3b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c674fb4137c8bf65e665eff4c3ad3b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_MIX_GM_BIAS_FORCE</b>&#160;&#160;&#160;0x1C4 /* Rx2 Mix Gm Bias (Force) */</td></tr>
<tr class="memitem:a37d069d81a6d208d1c6494309eb2c105"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37d069d81a6d208d1c6494309eb2c105"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_A_MSBS</b>&#160;&#160;&#160;0x1C8 /* Input A MSBs */</td></tr>
<tr class="memitem:a5ca28b230a1b9f89c21f57dd85ebaa1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ca28b230a1b9f89c21f57dd85ebaa1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_A_RX1_I</b>&#160;&#160;&#160;0x1C9 /* Input A RX1 I */</td></tr>
<tr class="memitem:acc3639dcb3c0eeda23379cea23a3a0ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc3639dcb3c0eeda23379cea23a3a0ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_A_RX1_Q</b>&#160;&#160;&#160;0x1CA /* Input A RX1 Q */</td></tr>
<tr class="memitem:ac9c729501ed74405fda3c9b3358def68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9c729501ed74405fda3c9b3358def68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_A_RX2_I</b>&#160;&#160;&#160;0x1CB /* Input A RX2 I */</td></tr>
<tr class="memitem:a0540a267196a7d27adf4f5c418b2ca4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0540a267196a7d27adf4f5c418b2ca4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUT_A_RX2_Q</b>&#160;&#160;&#160;0x1CC /* Input A RX2 Q */</td></tr>
<tr class="memitem:a01f4c30e6ba68adab39fc4eb4c58fdb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01f4c30e6ba68adab39fc4eb4c58fdb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUTS_BC_RX1_I</b>&#160;&#160;&#160;0x1CD /* Inputs B&amp;C RX1 I */</td></tr>
<tr class="memitem:a77adbe057421d542ed5ce1e1fab12943"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77adbe057421d542ed5ce1e1fab12943"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BAND1_RX1_Q</b>&#160;&#160;&#160;0x1CE /* Band1 RX1 Q */</td></tr>
<tr class="memitem:ad56bb5802c884339abe44c64fd813e01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad56bb5802c884339abe44c64fd813e01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUTS_BC_RX2_I</b>&#160;&#160;&#160;0x1CF /* Inputs B&amp;C RX2 I */</td></tr>
<tr class="memitem:ae7d6e8b37da7e564ba4f828d90fb38a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7d6e8b37da7e564ba4f828d90fb38a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUTS_BC_RX2_Q</b>&#160;&#160;&#160;0x1D0 /* Inputs B&amp;C RX2 Q */</td></tr>
<tr class="memitem:ae9475bf5ee7cc5ecbd24d75cdf3cb54c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9475bf5ee7cc5ecbd24d75cdf3cb54c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INPUTS_BC_MSBS</b>&#160;&#160;&#160;0x1D1 /* Inputs B&amp;C MSBs */</td></tr>
<tr class="memitem:a95e4e4aae51abd21c435b81b3627b297"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95e4e4aae51abd21c435b81b3627b297"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FORCE_OS_DAC</b>&#160;&#160;&#160;0x1D2 /* Force OS DAC */</td></tr>
<tr class="memitem:adcbcd6edeb89fe6e276cb3288da93d00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcbcd6edeb89fe6e276cb3288da93d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_MIX_LO_CM</b>&#160;&#160;&#160;0x1D5 /* Rx Mix LO CM */</td></tr>
<tr class="memitem:a6be0e845e11b3d51476041b3b75b6e1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6be0e845e11b3d51476041b3b75b6e1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CGB_SEG_ENABLE</b>&#160;&#160;&#160;0x1D6 /* Rx CGB Seg Enable */</td></tr>
<tr class="memitem:a162e5c800a11a67a3da7b175cb73fd14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a162e5c800a11a67a3da7b175cb73fd14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_MIX_INPUTBIAS</b>&#160;&#160;&#160;0x1D7 /* Rx Mix Input/Bias */</td></tr>
<tr class="memitem:a906ad5a1b6fc76fa7c2297a841af3ef8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a906ad5a1b6fc76fa7c2297a841af3ef8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_TIA_CONFIG</b>&#160;&#160;&#160;0x1DB /* Rx TIA Config */</td></tr>
<tr class="memitem:aa57632b0f7e30e687cab86a5c7d6356a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa57632b0f7e30e687cab86a5c7d6356a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TIA1_C_LSB</b>&#160;&#160;&#160;0x1DC /* TIA1 C LSB */</td></tr>
<tr class="memitem:abe94361b484a5e6ea65f703c7d47acec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe94361b484a5e6ea65f703c7d47acec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TIA1_C_MSB</b>&#160;&#160;&#160;0x1DD /* TIA1 C MSB */</td></tr>
<tr class="memitem:aa1e27fe0071659aba9c5a0a1861de41f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1e27fe0071659aba9c5a0a1861de41f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TIA2_C_LSB</b>&#160;&#160;&#160;0x1DE /* TIA2 C LSB */</td></tr>
<tr class="memitem:a37e64c953d3a3ed297a282b0078aff5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37e64c953d3a3ed297a282b0078aff5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TIA2_C_MSB</b>&#160;&#160;&#160;0x1DF /* TIA2 C MSB */</td></tr>
<tr class="memitem:a14b2772d0cc89c9b4566f7a01f4ae13c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14b2772d0cc89c9b4566f7a01f4ae13c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_BBF_R1A</b>&#160;&#160;&#160;0x1E0 /* Rx1 BBF R1A */</td></tr>
<tr class="memitem:a1e89c3afd56b85df5b5fc02ec3c81b19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e89c3afd56b85df5b5fc02ec3c81b19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_BBF_R1A</b>&#160;&#160;&#160;0x1E1 /* Rx2 BBF R1A */</td></tr>
<tr class="memitem:a47d75bc267442b78fc97d3faaf93b55e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47d75bc267442b78fc97d3faaf93b55e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_TUNE_CTRL</b>&#160;&#160;&#160;0x1E2 /* Rx1 Tune Control */</td></tr>
<tr class="memitem:a26bd7d61950f732b8404bc394b3adcaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26bd7d61950f732b8404bc394b3adcaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_TUNE_CTRL</b>&#160;&#160;&#160;0x1E3 /* Rx2 Tune Control */</td></tr>
<tr class="memitem:ac5f6b992a7d0160caaa20869e76784cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5f6b992a7d0160caaa20869e76784cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_BBF_R5</b>&#160;&#160;&#160;0x1E4 /* Rx1 BBF R5 */</td></tr>
<tr class="memitem:aefdfc9602c788db76b9311a9bbb7da46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefdfc9602c788db76b9311a9bbb7da46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_BBF_R5</b>&#160;&#160;&#160;0x1E5 /* Rx2 BBF R5 */</td></tr>
<tr class="memitem:a379d8aa67355c2d0d1778f8f3f73a722"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a379d8aa67355c2d0d1778f8f3f73a722"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_R2346</b>&#160;&#160;&#160;0x1E6 /* Rx BBF R2346 */</td></tr>
<tr class="memitem:a936b29f8d7481e809fc08ec411a74e77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a936b29f8d7481e809fc08ec411a74e77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_C1_MSB</b>&#160;&#160;&#160;0x1E7 /* Rx BBF C1 MSB */</td></tr>
<tr class="memitem:a90a709f44df7b372f25203f065a9ec08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90a709f44df7b372f25203f065a9ec08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_C1_LSB</b>&#160;&#160;&#160;0x1E8 /* Rx BBF C1 LSB */</td></tr>
<tr class="memitem:ab7e087e191775fc73a252934c6c6bb09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7e087e191775fc73a252934c6c6bb09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_C2_MSB</b>&#160;&#160;&#160;0x1E9 /* Rx BBF C2 MSB */</td></tr>
<tr class="memitem:a7b71bd1c9e1acace41e57b3df2446661"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b71bd1c9e1acace41e57b3df2446661"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_C2_LSB</b>&#160;&#160;&#160;0x1EA /* Rx BBF C2 LSB */</td></tr>
<tr class="memitem:a4e738caab0b2882c7981c4915730f0ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e738caab0b2882c7981c4915730f0ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_C3_MSB</b>&#160;&#160;&#160;0x1EB /* Rx BBF C3 MSB */</td></tr>
<tr class="memitem:ab4c16cb4dd72f3f30417a10a811b6b41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4c16cb4dd72f3f30417a10a811b6b41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_C3_LSB</b>&#160;&#160;&#160;0x1EC /* Rx BBF C3 LSB */</td></tr>
<tr class="memitem:aba87caaf472c41b25887511f3b5baa63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba87caaf472c41b25887511f3b5baa63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_CC1_CTR</b>&#160;&#160;&#160;0x1ED /* Rx BBF CC1 Ctr */</td></tr>
<tr class="memitem:af2da2bf5450ad6720139f3f80518cf5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2da2bf5450ad6720139f3f80518cf5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_POW_RZ_BYTE0</b>&#160;&#160;&#160;0x1EE /* Rx BBF Pow Rz Byte0 */</td></tr>
<tr class="memitem:a109ef34c1f8914eaf7ac042b12b1f4d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a109ef34c1f8914eaf7ac042b12b1f4d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_CC2_CTR</b>&#160;&#160;&#160;0x1EF /* Rx BBF CC2 Ctr */</td></tr>
<tr class="memitem:afbe9adc568f127b0cf313992e3d37f6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbe9adc568f127b0cf313992e3d37f6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_POW_RZ_BYTE1</b>&#160;&#160;&#160;0x1F0 /* Rx BBF Pow Rz Byte1 */</td></tr>
<tr class="memitem:ae13eadac675069bd685de235e2e93b8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae13eadac675069bd685de235e2e93b8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_CC3_CTR</b>&#160;&#160;&#160;0x1F1 /* Rx BBF CC3 Ctr */</td></tr>
<tr class="memitem:afbff08edcb597489fafec59b8fcf8b03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbff08edcb597489fafec59b8fcf8b03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_R5_TUNE</b>&#160;&#160;&#160;0x1F2 /* Rx BBF R5 Tune */</td></tr>
<tr class="memitem:a4ae30c6d6c21402f8851cb4a0c6e1d0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ae30c6d6c21402f8851cb4a0c6e1d0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_TUNE</b>&#160;&#160;&#160;0x1F3 /* Rx BBF Tune */</td></tr>
<tr class="memitem:aaf65a591d6ecd3911f2375ef9ad059e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf65a591d6ecd3911f2375ef9ad059e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX1_BBF_MAN_GAIN</b>&#160;&#160;&#160;0x1F4 /* Rx1 BBF Man Gain */</td></tr>
<tr class="memitem:ae184de527e2c87db3163da161f461e59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae184de527e2c87db3163da161f461e59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX2_BBF_MAN_GAIN</b>&#160;&#160;&#160;0x1F5 /* Rx2 BBF Man Gain */</td></tr>
<tr class="memitem:aad48daa306b891b379d90db1aac8d2b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad48daa306b891b379d90db1aac8d2b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_TUNE_DIVIDE</b>&#160;&#160;&#160;0x1F8 /* RX BBF Tune Divide */</td></tr>
<tr class="memitem:a1f35b9bd2f9d91f6fe4a980dc38afaa1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f35b9bd2f9d91f6fe4a980dc38afaa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBF_TUNE_CONFIG</b>&#160;&#160;&#160;0x1F9 /* RX BBF Tune Config */</td></tr>
<tr class="memitem:ae66ce35e874b234c1cdd2233fc6a6723"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae66ce35e874b234c1cdd2233fc6a6723"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_POLE_GAIN</b>&#160;&#160;&#160;0x1FA /* Pole gain */</td></tr>
<tr class="memitem:aeded2abd8fe8f732eacc96706986d80c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeded2abd8fe8f732eacc96706986d80c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBBW_MHZ</b>&#160;&#160;&#160;0x1FB /* Rx BBBW MHz */</td></tr>
<tr class="memitem:abb938a9f4ac9cd77eb1ceb4131e5d124"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb938a9f4ac9cd77eb1ceb4131e5d124"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_BBBW_KHZ</b>&#160;&#160;&#160;0x1FC /* Rx BBBW kHz */</td></tr>
<tr class="memitem:ab8a46b4c9ad2b7757a37e54d7b973526"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8a46b4c9ad2b7757a37e54d7b973526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FB_DAC_CLK_DELAY1</b>&#160;&#160;&#160;0x201 /* FB DAC Clk Delay1 */</td></tr>
<tr class="memitem:a6bf090696305cbcbeffe5d802c3c323e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bf090696305cbcbeffe5d802c3c323e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FB_DAC_CLK_DELAY2</b>&#160;&#160;&#160;0x202 /* FB DAC Clk Delay2 */</td></tr>
<tr class="memitem:a4ef01ca3a2a5b356d97c003d6761c643"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ef01ca3a2a5b356d97c003d6761c643"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FLASH_SAMPLE_CLK_DELAY_3P</b>&#160;&#160;&#160;0x203 /* Flash Sample Clk Delay 3p */</td></tr>
<tr class="memitem:a071dae78cd66f56123d45acf04f880b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a071dae78cd66f56123d45acf04f880b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FLASH_SAMPLE_CLK_DELAY_3N</b>&#160;&#160;&#160;0x204 /* Flash Sample Clk Delay 3n */</td></tr>
<tr class="memitem:af3aba39659a01ee9155bb7a631182317"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3aba39659a01ee9155bb7a631182317"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TEST_MUX_2I</b>&#160;&#160;&#160;0x205 /* Test MUX 2i */</td></tr>
<tr class="memitem:ae7bab9dd1aa3559eae56b7f833d3142a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7bab9dd1aa3559eae56b7f833d3142a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TEST_MUX_2Q</b>&#160;&#160;&#160;0x206 /* Test MUX 2q */</td></tr>
<tr class="memitem:af8ebd1c03e2cbea989a57cf6cc0c4883"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8ebd1c03e2cbea989a57cf6cc0c4883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_1_RESISTANCE</b>&#160;&#160;&#160;0x207 /* Integrator 1 Resistance */</td></tr>
<tr class="memitem:a1dae5992172ade762e0a8486e6f26ed7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dae5992172ade762e0a8486e6f26ed7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_1_CAPACITANCE</b>&#160;&#160;&#160;0x208 /* Integrator 1 Capacitance */</td></tr>
<tr class="memitem:a1b4317227bc71675c85e19e463954d5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b4317227bc71675c85e19e463954d5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_23_RESISTANCE</b>&#160;&#160;&#160;0x209 /* Integrator 23 Resistance */</td></tr>
<tr class="memitem:ad7ccb932bd86f549a2bcc2b6025db75c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7ccb932bd86f549a2bcc2b6025db75c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_2_RESISTANCE</b>&#160;&#160;&#160;0x20A /* Integrator 2 Resistance */</td></tr>
<tr class="memitem:ab39b5b4fdf3ced97764c551a9ad5ad37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab39b5b4fdf3ced97764c551a9ad5ad37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_2_CAPACITANCE</b>&#160;&#160;&#160;0x20B /* Integrator 2 Capacitance */</td></tr>
<tr class="memitem:a3009aa5bd1f5ef649594c922cec1dd97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3009aa5bd1f5ef649594c922cec1dd97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_3_RESISTANCE</b>&#160;&#160;&#160;0x20C /* Integrator 3 Resistance */</td></tr>
<tr class="memitem:a1606e763e20ed732112689ae8ca7148c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1606e763e20ed732112689ae8ca7148c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_3_CAPACITANCE</b>&#160;&#160;&#160;0x20D /* Integrator 3 Capacitance */</td></tr>
<tr class="memitem:a3eb8b44132341b5adb22e8c1d373b7b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3eb8b44132341b5adb22e8c1d373b7b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_AMP_CC</b>&#160;&#160;&#160;0x20E /* Integrator Amp Cc */</td></tr>
<tr class="memitem:ae5d8e0b8d01574201bbe11221f09da29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5d8e0b8d01574201bbe11221f09da29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_1_FB_DAC_NMOS_CURRENT_SOURCE</b>&#160;&#160;&#160;0x20F /* Int 1 FB DAC NMOS Current Source */</td></tr>
<tr class="memitem:a1455970de09c3bd1d91b6949b8d1f8a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1455970de09c3bd1d91b6949b8d1f8a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_1_FB_DAC_NMOS_CASOADE_BIAS_CURRENT</b>&#160;&#160;&#160;0x210 /* Int 1 FB DAC NMOS Casoade Bias Current */</td></tr>
<tr class="memitem:a2c4bb06d0380a06221e6dd9bf13e8482"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c4bb06d0380a06221e6dd9bf13e8482"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_1_FB_DAC_PMOS_CURRENT_SOURCE</b>&#160;&#160;&#160;0x211 /* Int 1 FB DAC PMOS Current Source */</td></tr>
<tr class="memitem:a17a95e489247e32f1e14908cf7f672ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17a95e489247e32f1e14908cf7f672ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_2_FB_DAC_NMOS_CURRENT_SOURCE</b>&#160;&#160;&#160;0x212 /* Int 2 FB DAC NMOS Current Source */</td></tr>
<tr class="memitem:a3f1abf90d274de2219d0aa85f0ccc5cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f1abf90d274de2219d0aa85f0ccc5cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_2_FB_DAC_NMOS_CASCODE_BIAS_CURRENT</b>&#160;&#160;&#160;0x213 /* Int 2 FB DAC NMOS Cascode Bias Current */</td></tr>
<tr class="memitem:aaaa70b05e94113a8704cb49121843b4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaa70b05e94113a8704cb49121843b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_2_FB_DAC_PMOS_CURRENT_SOURCE</b>&#160;&#160;&#160;0x214 /* Int 2 FB DAC PMOS Current Source */</td></tr>
<tr class="memitem:a83f5d6ab1b7def38fe26e1128f1adb2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83f5d6ab1b7def38fe26e1128f1adb2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_3_FB_DAC_NMOS_CURRENT_SOURCE</b>&#160;&#160;&#160;0x215 /* Int 3 FB DAC NMOS Current Source */</td></tr>
<tr class="memitem:a89ca1eb4be8b632b8e8074a167adbbb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89ca1eb4be8b632b8e8074a167adbbb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_3_FB_DAC_NMOS_CASCODE_BIAS_CURRENT</b>&#160;&#160;&#160;0x216 /* Int 3 FB DAC NMOS Cascode Bias Current */</td></tr>
<tr class="memitem:ab066a72cbc0efb91fec7056c61d3a36e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab066a72cbc0efb91fec7056c61d3a36e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_3_FB_DAC_PMOS_CURRENT_SOURCE</b>&#160;&#160;&#160;0x217 /* Int 3 FB DAC PMOS Current Source */</td></tr>
<tr class="memitem:aef851bf5eed45dede5d00f3b7ec3e921"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef851bf5eed45dede5d00f3b7ec3e921"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FB_DAC_BIAS_CURRENT</b>&#160;&#160;&#160;0x218 /* FB DAC Bias Current */</td></tr>
<tr class="memitem:a202d9b14c793328ed2ee9c5484f2f327"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a202d9b14c793328ed2ee9c5484f2f327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_1_1ST_STAGE_CURRENT</b>&#160;&#160;&#160;0x219 /* Int 1 1st Stage Current */</td></tr>
<tr class="memitem:a3e1d0c15c4e08c576434f7eaba77ef7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e1d0c15c4e08c576434f7eaba77ef7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_1_1ST_STAGE_CASCODE_CURRENT</b>&#160;&#160;&#160;0x21A /* Int 1 1st Stage Cascode Current */</td></tr>
<tr class="memitem:af09dc8759c2118b86ae02032cfdd65b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af09dc8759c2118b86ae02032cfdd65b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_1_2ND_STAGE_CURRENT</b>&#160;&#160;&#160;0x21B /* Int 1 2nd Stage Current */</td></tr>
<tr class="memitem:aa74ebbc754a63c3bd600440251aefaad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa74ebbc754a63c3bd600440251aefaad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INTEGRATOR_2_1ST_STAGE_CURRENT</b>&#160;&#160;&#160;0x21C /* Integrator 2 1st Stage Current */</td></tr>
<tr class="memitem:ade1b5d218342b12e3745969b000e3a2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade1b5d218342b12e3745969b000e3a2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_2_1ST_STAGE_CASCODE_CURRENT</b>&#160;&#160;&#160;0x21D /* Int 2 1st Stage Cascode Current */</td></tr>
<tr class="memitem:a1f8c4d633e63bd6fd9bce935ff11a71d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f8c4d633e63bd6fd9bce935ff11a71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_2_2ND_STAGE_CURRENT</b>&#160;&#160;&#160;0x21E /* Int 2 2nd Stage Current */</td></tr>
<tr class="memitem:ae94408ca82a067dbc7e31db323743e1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae94408ca82a067dbc7e31db323743e1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_3_1ST_STAGE_CURRENT</b>&#160;&#160;&#160;0x21F /* Int 3 1st Stage Current */</td></tr>
<tr class="memitem:ab9f2e57a9c875af9514eaf21210627b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9f2e57a9c875af9514eaf21210627b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_3_1ST_STAGE_CASCODE_CURRENT</b>&#160;&#160;&#160;0x220 /* Int 3 1st Stage Cascode Current */</td></tr>
<tr class="memitem:acdf6558b7e081dcbf981130a7a588219"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdf6558b7e081dcbf981130a7a588219"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_INT_3_2ND_STAGE_CURRENT</b>&#160;&#160;&#160;0x221 /* Int 3 2nd Stage Current */</td></tr>
<tr class="memitem:a91ad6c99db9123d1149af926943f8930"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91ad6c99db9123d1149af926943f8930"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FLASH_BIAS_CURRENT</b>&#160;&#160;&#160;0x222 /* Flash Bias Current */</td></tr>
<tr class="memitem:a62ed016583e7f1d81d24276f4aabfcf4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62ed016583e7f1d81d24276f4aabfcf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FLASH_LADDER_BIAS</b>&#160;&#160;&#160;0x223 /* Flash Ladder Bias */</td></tr>
<tr class="memitem:a52e518e795ef50de82556ef788d72fcf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52e518e795ef50de82556ef788d72fcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FLASH_LADDER_CASCODE_CURRENT</b>&#160;&#160;&#160;0x224 /* Flash Ladder Cascode Current */</td></tr>
<tr class="memitem:ad6391a5fc1ad26edef927012681dea17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6391a5fc1ad26edef927012681dea17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FLASH_LADDER_BIAS2</b>&#160;&#160;&#160;0x225 /* Flash Ladder Bias2 */</td></tr>
<tr class="memitem:ad6a95c96a883b809b1bf9c16446d0735"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6a95c96a883b809b1bf9c16446d0735"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RESET</b>&#160;&#160;&#160;0x226 /* Reset */</td></tr>
<tr class="memitem:a81b1e8365f66c630b30d1f30164cfd88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81b1e8365f66c630b30d1f30164cfd88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_PFD_CONFIG</b>&#160;&#160;&#160;0x230 /* RX PFD Config */</td></tr>
<tr class="memitem:a234e6f30e0108030cf8ab9902122cd86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a234e6f30e0108030cf8ab9902122cd86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_INTEGER_BYTE_0</b>&#160;&#160;&#160;0x231 /* RX Integer Byte 0 */</td></tr>
<tr class="memitem:accda29024217d4f831b50355b8a4e732"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accda29024217d4f831b50355b8a4e732"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_INTEGER_BYTE_1</b>&#160;&#160;&#160;0x232 /* RX Integer Byte 1 */</td></tr>
<tr class="memitem:a27031e5e1efa7c386bbe011d18ab96f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27031e5e1efa7c386bbe011d18ab96f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FRACT_BYTE_0</b>&#160;&#160;&#160;0x233 /* RX Fractional Byte 0 */</td></tr>
<tr class="memitem:a9282e91f00c94bf4212bc465630432f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9282e91f00c94bf4212bc465630432f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FRACT_BYTE_1</b>&#160;&#160;&#160;0x234 /* RX Fractional Byte 1 */</td></tr>
<tr class="memitem:a7907b76b2320000730fda0491335b5b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7907b76b2320000730fda0491335b5b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FRACT_BYTE_2</b>&#160;&#160;&#160;0x235 /* RX Fractional Byte 2 */</td></tr>
<tr class="memitem:a337b945cd96633f590411b29c4f7b3c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a337b945cd96633f590411b29c4f7b3c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FORCE_ALC</b>&#160;&#160;&#160;0x236 /* RX Force ALC */</td></tr>
<tr class="memitem:a1ed23854a9d188faa5ddb55f888aca40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ed23854a9d188faa5ddb55f888aca40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FORCE_VCO_TUNE_0</b>&#160;&#160;&#160;0x237 /* RX Force VCO Tune 0 */</td></tr>
<tr class="memitem:a0f691d39965ac0532bf95183215ac5b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f691d39965ac0532bf95183215ac5b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FORCE_VCO_TUNE_1</b>&#160;&#160;&#160;0x238 /* RX Force VCO Tune 1 */</td></tr>
<tr class="memitem:ac8ce355e3fcc76e4bcd2d0c199568c87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8ce355e3fcc76e4bcd2d0c199568c87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_ALC_VARACTOR</b>&#160;&#160;&#160;0x239 /* RX ALC/Varactor */</td></tr>
<tr class="memitem:a8362a0e34814d46ab3c6e9b9c9306bf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8362a0e34814d46ab3c6e9b9c9306bf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_OUTPUT</b>&#160;&#160;&#160;0x23A /* RX VCO Output */</td></tr>
<tr class="memitem:a746bbc2b06c565eab10d1f3435ffd474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a746bbc2b06c565eab10d1f3435ffd474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CP_CURRENT</b>&#160;&#160;&#160;0x23B /* RX CP Current */</td></tr>
<tr class="memitem:a115fa487f71aa289a2809d4d15432482"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a115fa487f71aa289a2809d4d15432482"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CP_OFFSET</b>&#160;&#160;&#160;0x23C /* RX CP Offset */</td></tr>
<tr class="memitem:acbb63382c75ace10f858a306311faf91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbb63382c75ace10f858a306311faf91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CP_CONFIG</b>&#160;&#160;&#160;0x23D /* RX CP Config */</td></tr>
<tr class="memitem:a203cf45f3d5bc731dcb9025a4020980c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a203cf45f3d5bc731dcb9025a4020980c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LOOP_FILTER_1</b>&#160;&#160;&#160;0x23E /* RX Loop Filter 1 */</td></tr>
<tr class="memitem:aa144dcaf4de3e24ba6f1c64402a43e8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa144dcaf4de3e24ba6f1c64402a43e8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LOOP_FILTER_2</b>&#160;&#160;&#160;0x23F /* RX Loop Filter 2 */</td></tr>
<tr class="memitem:a9d34caea1ec6359fad9022dc9ebcee11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d34caea1ec6359fad9022dc9ebcee11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LOOP_FILTER_3</b>&#160;&#160;&#160;0x240 /* RX Loop Filter 3 */</td></tr>
<tr class="memitem:ad29eaba34374bdcf624f036d48163543"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad29eaba34374bdcf624f036d48163543"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_DITHERCP_CAL</b>&#160;&#160;&#160;0x241 /* RX Dither/CP Cal */</td></tr>
<tr class="memitem:a6e75234a8f34987c621558c1396fe94e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e75234a8f34987c621558c1396fe94e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_BIAS_1</b>&#160;&#160;&#160;0x242 /* RX VCO Bias 1 */</td></tr>
<tr class="memitem:a2eb3ac514cba346bae8263ccf6049b23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eb3ac514cba346bae8263ccf6049b23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CAL_STATUS</b>&#160;&#160;&#160;0x244 /* RX Cal Status */</td></tr>
<tr class="memitem:aa322267f7615842865c63760573f672d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa322267f7615842865c63760573f672d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_CAL_REF</b>&#160;&#160;&#160;0x245 /* RX VCO Cal Ref */</td></tr>
<tr class="memitem:adc3081d8e9b67e5c53c15f1ba8d02a10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc3081d8e9b67e5c53c15f1ba8d02a10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_PD_OVERRIDES</b>&#160;&#160;&#160;0x246 /* RX VCO Pd Overrides */</td></tr>
<tr class="memitem:af5746f0e93ceb0d93bb9cfe294e577b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5746f0e93ceb0d93bb9cfe294e577b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CP_OVERRANGE_VCO_LOCK</b>&#160;&#160;&#160;0x247 /* RX CP Over Range/VCO Lock */</td></tr>
<tr class="memitem:aac8c8d6f8bc477e26dfad76f10c120e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac8c8d6f8bc477e26dfad76f10c120e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_LDO</b>&#160;&#160;&#160;0x248 /* RX VCO LDO */</td></tr>
<tr class="memitem:a462e566cc888b5cb03c95d208ccbf5aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a462e566cc888b5cb03c95d208ccbf5aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_CAL</b>&#160;&#160;&#160;0x249 /* RX VCO Cal */</td></tr>
<tr class="memitem:a9b7fe6352dff515fb9829d116034078f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b7fe6352dff515fb9829d116034078f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LOCK_DETECT_CONFIG</b>&#160;&#160;&#160;0x24A /* RX Lock Detect Config */</td></tr>
<tr class="memitem:a2e5347a84988b686130febc43a6874cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e5347a84988b686130febc43a6874cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CP_LEVEL_DETECT</b>&#160;&#160;&#160;0x24B /* RX CP Level Detect */</td></tr>
<tr class="memitem:a2708f572c48c0e12f47ddb68af15557e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2708f572c48c0e12f47ddb68af15557e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_DSM_SETUP_0</b>&#160;&#160;&#160;0x24C /* RX DSM Setup 0 */</td></tr>
<tr class="memitem:a07cc5a4909c59d802240278f53a9a520"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07cc5a4909c59d802240278f53a9a520"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_DSM_SETUP_1</b>&#160;&#160;&#160;0x24D /* RX DSM Setup 1 */</td></tr>
<tr class="memitem:a9f6f6ccd542a5795f779f52cd3200267"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f6f6ccd542a5795f779f52cd3200267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CORRECTION_WORD0</b>&#160;&#160;&#160;0x24E /* RX Correction Word0 */</td></tr>
<tr class="memitem:aefbc0996be6e82ff1a14258ece865297"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefbc0996be6e82ff1a14258ece865297"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_CORRECTION_WORD1</b>&#160;&#160;&#160;0x24F /* RX Correction Word1 */</td></tr>
<tr class="memitem:ac28b07cff5e2580e7976a4db4793185a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac28b07cff5e2580e7976a4db4793185a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_VARACTOR_CTRL_0</b>&#160;&#160;&#160;0x250 /* RX VCO Varactor Control 0 */</td></tr>
<tr class="memitem:adddd8af06252b5a00038be91db6ab850"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adddd8af06252b5a00038be91db6ab850"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_VCO_VARACTOR_CTRL_1</b>&#160;&#160;&#160;0x251 /* RX VCO Varactor Control 1 */</td></tr>
<tr class="memitem:ad289a71c3e019b965fd2f3efc59e9f45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad289a71c3e019b965fd2f3efc59e9f45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FAST_LOCK_SETUP</b>&#160;&#160;&#160;0x25A /* Rx Fast Lock Setup */</td></tr>
<tr class="memitem:a2a2befb3fae1557829a57585df891fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a2befb3fae1557829a57585df891fe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FAST_LOCK_SETUP_INIT_DELAY</b>&#160;&#160;&#160;0x25B /* Rx Fast Lock Setup Init Delay */</td></tr>
<tr class="memitem:a72816a408ff82d5f8890c94e61ddef68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72816a408ff82d5f8890c94e61ddef68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FAST_LOCK_PROGRAM_ADDR</b>&#160;&#160;&#160;0x25C /* Rx Fast Lock Program Addr */</td></tr>
<tr class="memitem:a381a529c6ccd985996d26a4698baaadd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a381a529c6ccd985996d26a4698baaadd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FAST_LOCK_PROGRAM_DATA</b>&#160;&#160;&#160;0x25D /* Rx Fast Lock Program Data */</td></tr>
<tr class="memitem:ace756114561146fd17baffbd12e88a11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace756114561146fd17baffbd12e88a11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FAST_LOCK_PROGRAM_READ</b>&#160;&#160;&#160;0x25E /* Rx Fast Lock Program Read */</td></tr>
<tr class="memitem:a3e243b4e9f01f826bedc6a890c2dfab5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e243b4e9f01f826bedc6a890c2dfab5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_FAST_LOCK_PROGRAM_CTRL</b>&#160;&#160;&#160;0x25F /* Rx Fast Lock Program Control */</td></tr>
<tr class="memitem:affbea705e3fe7e3c86b7a5b9c015c1ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affbea705e3fe7e3c86b7a5b9c015c1ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_RX_LO_GEN_POWER_MODE</b>&#160;&#160;&#160;0x261 /* Rx LO Gen Power Mode */</td></tr>
<tr class="memitem:a750ab28ea5cc920f8b0c0f2a24da17f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a750ab28ea5cc920f8b0c0f2a24da17f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_PFD_CONFIG</b>&#160;&#160;&#160;0x270 /* TX PFD Config */</td></tr>
<tr class="memitem:ab715adede1cb72a2e3e0660fceb430f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab715adede1cb72a2e3e0660fceb430f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_INTEGER_BYTE_0</b>&#160;&#160;&#160;0x271 /* TX Integer Byte 0 */</td></tr>
<tr class="memitem:a606c62fd123a3330ddb033070997263d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a606c62fd123a3330ddb033070997263d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_INTEGER_BYTE_1</b>&#160;&#160;&#160;0x272 /* TX Integer Byte 1 */</td></tr>
<tr class="memitem:a131e5f5e977b1cd7bc47034f8711badf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a131e5f5e977b1cd7bc47034f8711badf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FRACT_BYTE_0</b>&#160;&#160;&#160;0x273 /* TX Fractional Byte 0 */</td></tr>
<tr class="memitem:aa771bb04e61dbf3231890224bad8971c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa771bb04e61dbf3231890224bad8971c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FRACT_BYTE_1</b>&#160;&#160;&#160;0x274 /* TX Fractional Byte 1 */</td></tr>
<tr class="memitem:aa4c72385264dc2ebb79d7de6b033fcf4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4c72385264dc2ebb79d7de6b033fcf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FRACT_BYTE_2</b>&#160;&#160;&#160;0x275 /* TX Fractional Byte 2 */</td></tr>
<tr class="memitem:a0de9377bd6ceb7a7f7b14228fedb944d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0de9377bd6ceb7a7f7b14228fedb944d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FORCE_ALC</b>&#160;&#160;&#160;0x276 /* TX Force ALC */</td></tr>
<tr class="memitem:af3f9f76b59dc03bc18b60f25158873b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3f9f76b59dc03bc18b60f25158873b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FORCE_VCO_TUNE_0</b>&#160;&#160;&#160;0x277 /* TX Force VCO Tune 0 */</td></tr>
<tr class="memitem:a8ddc6943786d8103f974a0b82233deb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ddc6943786d8103f974a0b82233deb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FORCE_VCO_TUNE_1</b>&#160;&#160;&#160;0x278 /* TX Force VCO Tune 1 */</td></tr>
<tr class="memitem:a16b0033aa1bbaf130ea881cf3861d462"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16b0033aa1bbaf130ea881cf3861d462"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_ALCVARACT_OR</b>&#160;&#160;&#160;0x279 /* TX ALC/Varact or */</td></tr>
<tr class="memitem:aae4f8c1a19a1a75cd94cb1276c6766da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae4f8c1a19a1a75cd94cb1276c6766da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_OUTPUT</b>&#160;&#160;&#160;0x27A /* TX VCO Output */</td></tr>
<tr class="memitem:ac959ba26a24e127fd5d1ec94a6952d06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac959ba26a24e127fd5d1ec94a6952d06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CP_CURRENT</b>&#160;&#160;&#160;0x27B /* TX CP Current */</td></tr>
<tr class="memitem:aeaec0b6e4f0cab166af073e2e5649057"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaec0b6e4f0cab166af073e2e5649057"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CP_OFFSET</b>&#160;&#160;&#160;0x27C /* TX CP Offset */</td></tr>
<tr class="memitem:afc02b15227bd53ada4b55aaad163255a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc02b15227bd53ada4b55aaad163255a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CP_CONFIG</b>&#160;&#160;&#160;0x27D /* TX CP Config */</td></tr>
<tr class="memitem:a6b91702a3a7c7e814a13fdcd9a85b1eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b91702a3a7c7e814a13fdcd9a85b1eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_LOOP_FILTER_1</b>&#160;&#160;&#160;0x27E /* TX Loop Filter 1 */</td></tr>
<tr class="memitem:a9b08cc2eb915e8715f0baf4b83135292"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b08cc2eb915e8715f0baf4b83135292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_LOOP_FILTER_2</b>&#160;&#160;&#160;0x27F /* TX Loop Filter 2 */</td></tr>
<tr class="memitem:a9dc43dc713231ae6d391f50bb5257af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dc43dc713231ae6d391f50bb5257af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_LOOP_FILTER_3</b>&#160;&#160;&#160;0x280 /* TX Loop Filter 3 */</td></tr>
<tr class="memitem:a650646f316a3a2359e9b5e4d6f6f3f24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a650646f316a3a2359e9b5e4d6f6f3f24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_DITHERCP_CAL</b>&#160;&#160;&#160;0x281 /* TX Dither/CP Cal */</td></tr>
<tr class="memitem:a10c91e849e4f46217d26318d473c6b73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10c91e849e4f46217d26318d473c6b73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_BIAS_1</b>&#160;&#160;&#160;0x282 /* TX VCO Bias 1 */</td></tr>
<tr class="memitem:a1da96db34a73fc874f0be305bb44558a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1da96db34a73fc874f0be305bb44558a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_BIAS_2</b>&#160;&#160;&#160;0x283 /* TX VCO Bias 2 */</td></tr>
<tr class="memitem:a724cb8c4be14d825b223b54d38a19092"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a724cb8c4be14d825b223b54d38a19092"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CAL_STATUS</b>&#160;&#160;&#160;0x284 /* TX Cal Status */</td></tr>
<tr class="memitem:a5e68aef7750a0b12e819888fb1903f7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e68aef7750a0b12e819888fb1903f7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_CAL_REF</b>&#160;&#160;&#160;0x285 /* TX VCO Cal Ref */</td></tr>
<tr class="memitem:a3e744d35dfca8eb869ab14396bb9a0bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e744d35dfca8eb869ab14396bb9a0bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_PD_OVERRIDES</b>&#160;&#160;&#160;0x286 /* TX VCO Pd Overrides */</td></tr>
<tr class="memitem:a45c193d353c348dae10b9888ee409b86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c193d353c348dae10b9888ee409b86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CP_OVERRANGE_VCO_LOCK</b>&#160;&#160;&#160;0x287 /* TX CP Over Range/VCO Lock */</td></tr>
<tr class="memitem:afb77c5bfd05335c82106bdb39ca99dd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb77c5bfd05335c82106bdb39ca99dd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_LDO</b>&#160;&#160;&#160;0x288 /* TX VCO LDO */</td></tr>
<tr class="memitem:a034ec8a94ef63ba37b2718e20ba293a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a034ec8a94ef63ba37b2718e20ba293a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_CAL</b>&#160;&#160;&#160;0x289 /* TX VCO Cal */</td></tr>
<tr class="memitem:a4d629f6ca0fc7b5f2d784da092c8bce8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d629f6ca0fc7b5f2d784da092c8bce8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_LOCK_DETECT_CONFIG</b>&#160;&#160;&#160;0x28A /* TX Lock Detect Config */</td></tr>
<tr class="memitem:a39fe01c36222d3afb3718c1efa0cb380"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39fe01c36222d3afb3718c1efa0cb380"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CP_LEVEL_DETECT</b>&#160;&#160;&#160;0x28B /* TX CP Level Detect */</td></tr>
<tr class="memitem:a8361d6570a193afbaef60323caf8ea21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8361d6570a193afbaef60323caf8ea21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_DSM_SETUP_0</b>&#160;&#160;&#160;0x28C /* TX DSM Setup 0 */</td></tr>
<tr class="memitem:a054e905b197f0ebd30a08f0355a141cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a054e905b197f0ebd30a08f0355a141cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_DSM_SETUP_1</b>&#160;&#160;&#160;0x28D /* TX DSM Setup 1 */</td></tr>
<tr class="memitem:a849233acdcacf3a517c8859c95f003f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a849233acdcacf3a517c8859c95f003f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CORRECTION_WORD0</b>&#160;&#160;&#160;0x28E /* TX Correction Word0 */</td></tr>
<tr class="memitem:a53d453692730c208a571ca8b0d4f59fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53d453692730c208a571ca8b0d4f59fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_CORRECTION_WORD1</b>&#160;&#160;&#160;0x28F /* TX Correction Word1 */</td></tr>
<tr class="memitem:a87b6c22a32dfe04e6774d62d8c5077c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87b6c22a32dfe04e6774d62d8c5077c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_VARACTOR_CTRL_0</b>&#160;&#160;&#160;0x290 /* TX VCO Varactor Control 0 */</td></tr>
<tr class="memitem:abcc58a3e7cf45e0ad6b0880dd6bf175c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcc58a3e7cf45e0ad6b0880dd6bf175c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_VCO_VARACTOR_CTRL_1</b>&#160;&#160;&#160;0x291 /* TX VCO Varactor Control 1 */</td></tr>
<tr class="memitem:a9e578cec800109aa9d09af4665998bbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e578cec800109aa9d09af4665998bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DCXO_COARSE_TUNE</b>&#160;&#160;&#160;0x292 /* DCXO Coarse Tune */</td></tr>
<tr class="memitem:a5dfe187227c176fcc295cfb5abdd902a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5dfe187227c176fcc295cfb5abdd902a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DCXO_FINE_TUNE_HIGH</b>&#160;&#160;&#160;0x293 /* DCXO Fine Tune2 */</td></tr>
<tr class="memitem:aa561735a3ef21686737fd2c1c9287d2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa561735a3ef21686737fd2c1c9287d2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DCXO_FINE_TUNE_LOW</b>&#160;&#160;&#160;0x294 /* DCXO Fine Tune1 */</td></tr>
<tr class="memitem:a350ea337e7bbaeae365d6eb12acf20e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a350ea337e7bbaeae365d6eb12acf20e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DCXO_CONFIG</b>&#160;&#160;&#160;0x295 /* DCXO Config */</td></tr>
<tr class="memitem:a1d0ce4c707b75efc7d3b2cc5ca57ecdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d0ce4c707b75efc7d3b2cc5ca57ecdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DCXO_TEMPCO_WRITE</b>&#160;&#160;&#160;0x296 /* DCXO Tempco Write */</td></tr>
<tr class="memitem:a5b18920df8ce0ea1e61419694ed71cb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b18920df8ce0ea1e61419694ed71cb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DCXO_TEMPCO_READ</b>&#160;&#160;&#160;0x297 /* DCXO Tempco Read */</td></tr>
<tr class="memitem:a9a9df52b246ff86798b57aa27257d820"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a9df52b246ff86798b57aa27257d820"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DCXO_TEMPCO_ADDR</b>&#160;&#160;&#160;0x298 /* DCXO Tempco Addr */</td></tr>
<tr class="memitem:ac2a11a5d7dfe8997df797a0de260347c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2a11a5d7dfe8997df797a0de260347c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DELTA_T_READ</b>&#160;&#160;&#160;0x299 /* Delta T Read */</td></tr>
<tr class="memitem:a360948d0d18fd3ff3e01cd0b92bb63d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a360948d0d18fd3ff3e01cd0b92bb63d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FAST_LOCK_SETUP</b>&#160;&#160;&#160;0x29A /* Tx Fast Lock Setup */</td></tr>
<tr class="memitem:afba5bc34ba10ab327a7ba6674fc919b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afba5bc34ba10ab327a7ba6674fc919b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FAST_LOCK_SETUP_INIT_DELAY</b>&#160;&#160;&#160;0x29B /* Tx Fast Lock Setup Init Delay */</td></tr>
<tr class="memitem:af901fe684ccc1b9fa9d64b085b71e3fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af901fe684ccc1b9fa9d64b085b71e3fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FAST_LOCK_PROGRAM_ADDR</b>&#160;&#160;&#160;0x29C /* Tx Fast Lock Program Addr */</td></tr>
<tr class="memitem:ae83076f868d23b2ecdc113f72910f007"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae83076f868d23b2ecdc113f72910f007"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FAST_LOCK_PROGRAM_DATA</b>&#160;&#160;&#160;0x29D /* Tx Fast Lock Program Data */</td></tr>
<tr class="memitem:a1a5b44cece6d4080fc0e601398efa952"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a5b44cece6d4080fc0e601398efa952"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FAST_LOCK_PROGRAM_READ</b>&#160;&#160;&#160;0x29E /* Tx Fast Lock Program Read */</td></tr>
<tr class="memitem:a4e3b2dfba12d3ca747bb972fca684eed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e3b2dfba12d3ca747bb972fca684eed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_FAST_LOCK_PROGRAM_CTRL</b>&#160;&#160;&#160;0x29F /* Tx Fast Lock Program Ctrl */</td></tr>
<tr class="memitem:a3eb6045ee1b979d1d672986eb2de0dc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3eb6045ee1b979d1d672986eb2de0dc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_TX_LO_GEN_POWER_MODE</b>&#160;&#160;&#160;0x2A1 /* Tx LO Gen Power Mode */</td></tr>
<tr class="memitem:a9bbe37dfc30c42f31abf2eb22ce7eb6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bbe37dfc30c42f31abf2eb22ce7eb6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BANDGAP_CONFIG0</b>&#160;&#160;&#160;0x2A6 /* Bandgap Config0 */</td></tr>
<tr class="memitem:ab73e425748bf214a1b7ac9ac8e85ed0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab73e425748bf214a1b7ac9ac8e85ed0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BANDGAP_CONFIG1</b>&#160;&#160;&#160;0x2A8 /* Bandgap Config1 */</td></tr>
<tr class="memitem:a19efbcf594d1b3d6da013ec5f9153d04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19efbcf594d1b3d6da013ec5f9153d04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_REF_DIVIDE_CONFIG_1</b>&#160;&#160;&#160;0x2AB /* Ref Divide Config 1 */</td></tr>
<tr class="memitem:aa9e63be36b5e00d4d8465e1afc614a08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9e63be36b5e00d4d8465e1afc614a08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_REF_DIVIDE_CONFIG_2</b>&#160;&#160;&#160;0x2AC /* Ref Divide Config 2 */</td></tr>
<tr class="memitem:a828e0eccb8222d85818e54c27c4624f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a828e0eccb8222d85818e54c27c4624f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_RX1</b>&#160;&#160;&#160;0x2B0 /* Gain Rx1 */</td></tr>
<tr class="memitem:a9a178b6b3b55f2217511ac03061c07ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a178b6b3b55f2217511ac03061c07ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LPF_GAIN_RX1</b>&#160;&#160;&#160;0x2B1 /* LPF Gain Rx1 */</td></tr>
<tr class="memitem:acd627f8bea3c3c11d64d95064504a9d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd627f8bea3c3c11d64d95064504a9d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DIG_GAIN_RX1</b>&#160;&#160;&#160;0x2B2 /* Dig gain Rx1 */</td></tr>
<tr class="memitem:a4a2918b8373afe4e741c9f198496fe5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a2918b8373afe4e741c9f198496fe5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_FAST_ATTACK_STATE</b>&#160;&#160;&#160;0x2B3 /* Fast Attack State */</td></tr>
<tr class="memitem:a623c4946f30555e443a09d2a3d92a52d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a623c4946f30555e443a09d2a3d92a52d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_SLOW_LOOP_STATE</b>&#160;&#160;&#160;0x2B4 /* Slow Loop State */</td></tr>
<tr class="memitem:a2ee2c59ae259733d7df57fe1a5d37786"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ee2c59ae259733d7df57fe1a5d37786"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_GAIN_RX2</b>&#160;&#160;&#160;0x2B5 /* Gain Rx2 */</td></tr>
<tr class="memitem:a1ed43e53d1fb5c30072094b38b01e044"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ed43e53d1fb5c30072094b38b01e044"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_LPF_GAIN_RX2</b>&#160;&#160;&#160;0x2B6 /* LPF Gain Rx2 */</td></tr>
<tr class="memitem:aa72b39e67d4777cce6d50136a1f0cfee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa72b39e67d4777cce6d50136a1f0cfee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DIG_GAIN_RX2</b>&#160;&#160;&#160;0x2B7 /* Dig Gain Rx2 */</td></tr>
<tr class="memitem:abd081ce3b3f3cac7c1a537c172189c17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd081ce3b3f3cac7c1a537c172189c17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_OVRG_SIGS_RX1</b>&#160;&#160;&#160;0x2B8 /* Ovrg Sigs Rx1 */</td></tr>
<tr class="memitem:a90470d0886d0a7f8bcbbb11d9ffa43ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90470d0886d0a7f8bcbbb11d9ffa43ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_OVRG_SIGS_RX2</b>&#160;&#160;&#160;0x2B9 /* Ovrg Sigs Rx2 */</td></tr>
<tr class="memitem:a21c5cad225a4b89abd78fa0dd11124ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21c5cad225a4b89abd78fa0dd11124ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_CTRL</b>&#160;&#160;&#160;0x3DF /* Control */</td></tr>
<tr class="memitem:a4bbae7cbb2c2814217b8f3ac10aaaf01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bbae7cbb2c2814217b8f3ac10aaaf01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BIST_CONFIG</b>&#160;&#160;&#160;0x3F4 /* BIST Config */</td></tr>
<tr class="memitem:a1584fde7715bc0dc9c7cbc42b12add80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1584fde7715bc0dc9c7cbc42b12add80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_OBSERVE_CONFIG</b>&#160;&#160;&#160;0x3F5 /* Observe Config */</td></tr>
<tr class="memitem:a09b99ee49a8e78ee0f30e4ec6c3af20b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09b99ee49a8e78ee0f30e4ec6c3af20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_BIST_AND_DATA_PORT_TEST_CONFIG</b>&#160;&#160;&#160;0x3F6 /* BIST and Data Port Test Config */</td></tr>
<tr class="memitem:abf83ba43c52868f8d71292774dc63cb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf83ba43c52868f8d71292774dc63cb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DAC_TEST_0</b>&#160;&#160;&#160;0x3FC /* DAC Test 0 */</td></tr>
<tr class="memitem:a1618da8fb1421d4415e602c1e4ef0efd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1618da8fb1421d4415e602c1e4ef0efd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DAC_TEST_1</b>&#160;&#160;&#160;0x3FD /* DAC Test 1 */</td></tr>
<tr class="memitem:a9ba5278dc7cc57393040e43120771a83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ba5278dc7cc57393040e43120771a83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DAC_TEST_2</b>&#160;&#160;&#160;0x3FE /* DAC Test 2 */</td></tr>
<tr class="memitem:a74625341a79e3484830c401d8947443c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74625341a79e3484830c401d8947443c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOFT_RESET</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Soft Reset */</td></tr>
<tr class="memitem:a58327709ec9fbffbe87a62fc9ed23e91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58327709ec9fbffbe87a62fc9ed23e91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WIRE3_SPI</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* 3-Wire SPI */</td></tr>
<tr class="memitem:aa93c5c73d56a97871b8c595f38fabeba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa93c5c73d56a97871b8c595f38fabeba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSB_FIRST</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* LSB First */</td></tr>
<tr class="memitem:a00cfabe5cab51881cde1f80bebf39edf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00cfabe5cab51881cde1f80bebf39edf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_LSB_FIRST</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* LSB First */</td></tr>
<tr class="memitem:aa2d0b2168a10b935727f67d84d35648f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2d0b2168a10b935727f67d84d35648f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_WIRE3_SPI</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* 3-Wire SPI */</td></tr>
<tr class="memitem:a074c5b6b751e643e6c70e4b238dfb7fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a074c5b6b751e643e6c70e4b238dfb7fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_SOFT_RESET</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Soft reset */</td></tr>
<tr class="memitem:ac4bc814cdd3f5b402825e7b70e658aed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4bc814cdd3f5b402825e7b70e658aed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX2_MONITOR_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Tx2 Monitor Enable */</td></tr>
<tr class="memitem:ae6cb0a4767b9a3c3550c412d763add3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6cb0a4767b9a3c3550c412d763add3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX1_MONITOR_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Tx1 Monitor Enable */</td></tr>
<tr class="memitem:a8d57b8825e357c5f1a42cfcf67b1c017"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d57b8825e357c5f1a42cfcf67b1c017"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCS_RF_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* MCS RF Enable */</td></tr>
<tr class="memitem:ae73f171674e3f545aa45efe078ba49f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae73f171674e3f545aa45efe078ba49f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCS_BBPLL_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* MCS BBPLL enable */</td></tr>
<tr class="memitem:a5000eed782def87724a8d58cbeec0995"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5000eed782def87724a8d58cbeec0995"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCS_DIGITAL_CLK_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* MCS Digital CLK Enable */</td></tr>
<tr class="memitem:a8da2a39dcc10fefb112bbb8e7707da3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da2a39dcc10fefb112bbb8e7707da3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCS_BB_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* MCS BB Enable */</td></tr>
<tr class="memitem:aef1b4835e645ddd111cfccc983415bee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef1b4835e645ddd111cfccc983415bee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>THB2_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* THB2 Enable */</td></tr>
<tr class="memitem:a2fab0737ae88e998597b53cee5b5a0cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fab0737ae88e998597b53cee5b5a0cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>THB1_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* THB1 Enable */</td></tr>
<tr class="memitem:ac536be722229107adc4557b50af05a87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac536be722229107adc4557b50af05a87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_CHANNEL_ENABLE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Tx channel Enable&lt;1:0&gt; */</td></tr>
<tr class="memitem:a9709dc31bc166f199779524f4a27e916"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9709dc31bc166f199779524f4a27e916"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>THB3_ENABLE_INTERP</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* THB3 Enable &amp; Interp&lt;1:0&gt; */</td></tr>
<tr class="memitem:a6782bd59d12a006d8f3dee549124000e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6782bd59d12a006d8f3dee549124000e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FIR_ENABLE_INTERPOLATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Tx FIR Enable &amp; Interpolation&lt;1:0&gt; */</td></tr>
<tr class="memitem:a8822fa3909be4c4ab752ea495423c8d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8822fa3909be4c4ab752ea495423c8d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_1</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:a878e9cc445dc80c43974cb184504ac2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a878e9cc445dc80c43974cb184504ac2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_2</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:af1984a3b79957819c4156add3317994b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1984a3b79957819c4156add3317994b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_ENABLE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:afe106e50390ad91020a5f8e91123cbd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe106e50390ad91020a5f8e91123cbd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_DISABLE</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:a72ef6e80aca72366a09c2f2c116f9023"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72ef6e80aca72366a09c2f2c116f9023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RHB2_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* RHB2 Enable */</td></tr>
<tr class="memitem:a0ca1c5b74812b9a307a5ab539f5e1357"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ca1c5b74812b9a307a5ab539f5e1357"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RHB1_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* RHB1 Enable */</td></tr>
<tr class="memitem:a6797c44568d1b8a7deee18bafc7db663"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6797c44568d1b8a7deee18bafc7db663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_CHANNEL_ENABLE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Rx channel Enable&lt;1:0&gt; */</td></tr>
<tr class="memitem:a043445815f21c02f8582433d5336755c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a043445815f21c02f8582433d5336755c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEC3_ENABLE_DECIMATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* DEC3 Enable &amp; Decimation&lt;1:0&gt; */</td></tr>
<tr class="memitem:a28e69a8a558a51be0129b4e21b9144e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28e69a8a558a51be0129b4e21b9144e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FIR_ENABLE_DECIMATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx FIR Enable &amp; Decimation&lt;1:0&gt; */</td></tr>
<tr class="memitem:a3b46fe2aca468980d7de68f6f915ed5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b46fe2aca468980d7de68f6f915ed5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_1</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:a36ff49fb2626d56f2fa0e1004573ca8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36ff49fb2626d56f2fa0e1004573ca8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_2</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:a503de2a6a495fceb78236de11743af62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a503de2a6a495fceb78236de11743af62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_ENABLE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:aec484d0fae46f97debc24d8743c0b9f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec484d0fae46f97debc24d8743c0b9f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_DISABLE</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:a5e64bfde64c1719d0a8360a4012ea798"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e64bfde64c1719d0a8360a4012ea798"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_OUTPUT</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* TX Output */</td></tr>
<tr class="memitem:aa19bb61c22b4e21232aaec7efc4d8979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa19bb61c22b4e21232aaec7efc4d8979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_INPUT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* RX Input &lt;5:0&gt; */</td></tr>
<tr class="memitem:a6971134839fa3aea0aeb338699b37e08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6971134839fa3aea0aeb338699b37e08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_VCO_DIVIDER</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* TX VCO  Divider&lt;3:0&gt; */</td></tr>
<tr class="memitem:a6186e66e340cd7bb30a302c121899d79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6186e66e340cd7bb30a302c121899d79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_VCO_DIVIDER</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* RX VCO  Divider&lt;3:0&gt; */</td></tr>
<tr class="memitem:a3e0ecd51047bfee07f9a9537b0735711"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e0ecd51047bfee07f9a9537b0735711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATA_CLK_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* DATA_CLK Delay&lt;3:0&gt; */</td></tr>
<tr class="memitem:a8d5cca0e5fa0667b09aaa64a9712b7b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d5cca0e5fa0667b09aaa64a9712b7b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_DATA_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Rx Data Delay &lt;3:0&gt; */</td></tr>
<tr class="memitem:a2909d9fe4487fd2eabfde47623adcf70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2909d9fe4487fd2eabfde47623adcf70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FB_CLK_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* FB_CLK Delay&lt;3:0&gt; */</td></tr>
<tr class="memitem:a69b30519ebd973931fe7ea17a42009f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b30519ebd973931fe7ea17a42009f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_DATA_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Tx Data Delay &lt;3:0&gt; */</td></tr>
<tr class="memitem:abf4f0a6a55834dd8c344b3718d6e3725"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf4f0a6a55834dd8c344b3718d6e3725"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XO_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* XO Bypass */</td></tr>
<tr class="memitem:af94e87e1cee2d8a0f85c3eae5c590ba6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af94e87e1cee2d8a0f85c3eae5c590ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIGITAL_POWER_UP</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Digital Power Up */</td></tr>
<tr class="memitem:a3cc8318ba610df7be86f4a84cfb8e978"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cc8318ba610df7be86f4a84cfb8e978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLOCK_ENABLE_DFLT</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Set to 1 */</td></tr>
<tr class="memitem:adbafde188cd93f5bdb9badcfc154a76d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbafde188cd93f5bdb9badcfc154a76d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBPLL_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* BBPLL Enable */</td></tr>
<tr class="memitem:a7e4130de16e7b1007a40ca21e2d9ded0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e4130de16e7b1007a40ca21e2d9ded0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKOUT_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* CLKOUT Enable */</td></tr>
<tr class="memitem:a8f6769f0c17f12cfb01bc6a84f6b0620"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f6769f0c17f12cfb01bc6a84f6b0620"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC_CLK_DIV2</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* DAC Clk div2 */</td></tr>
<tr class="memitem:a8135ffd852b41e2e90f035fbebf7090e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8135ffd852b41e2e90f035fbebf7090e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKOUT_SELECT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* CLKOUT  Select&lt;2:0&gt; */</td></tr>
<tr class="memitem:a104a4d53256571be284a93f0b2667e95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a104a4d53256571be284a93f0b2667e95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBPLL_DIVIDER</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* BBPLL Divider &lt;2:0&gt; */</td></tr>
<tr class="memitem:a729baf5103a7211228b3f7f2b9662f4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a729baf5103a7211228b3f7f2b9662f4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>START_TEMP_READING</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Start Temp Reading */</td></tr>
<tr class="memitem:a83070986463b9c7f73328bbd7f44a62f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83070986463b9c7f73328bbd7f44a62f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMP_SENSE_PERIODIC_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Temp Sense Periodic Enable */</td></tr>
<tr class="memitem:aea54778bb0025fea68e572c75f7a8f5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea54778bb0025fea68e572c75f7a8f5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MEASUREMENT_TIME_INTERVAL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 1) /* Measurement Time Interval&lt;6:0&gt; */</td></tr>
<tr class="memitem:a3d3aab1a2d6bfe36cd7540f3f6a26438"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d3aab1a2d6bfe36cd7540f3f6a26438"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMP_SENSOR_DECIMATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Temp Sensor Decimation&lt;2:0&gt; */</td></tr>
<tr class="memitem:a7d0a57d22c23fbb0c9ee177e1b205842"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d0a57d22c23fbb0c9ee177e1b205842"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PP_TX_SWAP_IQ</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* PP Tx Swap IQ */</td></tr>
<tr class="memitem:a65972c6a200a12dacc2e470d7e679b7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65972c6a200a12dacc2e470d7e679b7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PP_RX_SWAP_IQ</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* PP Rx Swap IQ */</td></tr>
<tr class="memitem:a7e19ea1857bf4640be8af29b5243a9eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e19ea1857bf4640be8af29b5243a9eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_CHANNEL_SWAP</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Tx Channel swap */</td></tr>
<tr class="memitem:a219a7264fa82c70d09f560972c8be20e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a219a7264fa82c70d09f560972c8be20e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_CHANNEL_SWAP</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Rx Channel swap */</td></tr>
<tr class="memitem:a38f7efcb55dc46b3a545d90b4aaed9b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38f7efcb55dc46b3a545d90b4aaed9b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FRAME_PULSE_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Rx Frame Pulse Mode */</td></tr>
<tr class="memitem:a689c0dac1ed6181942aa0268e66e2be8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a689c0dac1ed6181942aa0268e66e2be8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R2T2_TIMING</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* 2R2T Timing */</td></tr>
<tr class="memitem:a72a1c723d2fdd4639406c6197a3224e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72a1c723d2fdd4639406c6197a3224e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_DATA_BUS</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Invert data bus */</td></tr>
<tr class="memitem:a3d0e8650c0bcfa3bbda01fcb506d8df1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d0e8650c0bcfa3bbda01fcb506d8df1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_DATA_CLK</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Invert DATA CLK */</td></tr>
<tr class="memitem:ae436438dfabcd0c3320806d243efd465"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae436438dfabcd0c3320806d243efd465"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FDD_ALT_WORD_ORDER</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* FDD Alt Word Order */</td></tr>
<tr class="memitem:aaa62a951d5795ba572bb46269f249dec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa62a951d5795ba572bb46269f249dec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_RX1</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Invert Rx1 */</td></tr>
<tr class="memitem:aa731d49d077ce3b8520be4470dd2b4df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa731d49d077ce3b8520be4470dd2b4df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_RX2</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Invert Rx2 */</td></tr>
<tr class="memitem:a82b70823644ca5d7a59c8dee7114f909"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82b70823644ca5d7a59c8dee7114f909"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_TX1</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Invert Tx1 */</td></tr>
<tr class="memitem:a1bb9ef670529220954dda26e370df383"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bb9ef670529220954dda26e370df383"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_TX2</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Invert Tx2 */</td></tr>
<tr class="memitem:aab2cfac1ce2b6845988ce391b85b0e44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab2cfac1ce2b6845988ce391b85b0e44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_RX_FRAME</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Invert Rx Frame */</td></tr>
<tr class="memitem:a75e772ed1b9a901a0adb7d2c2ed4bd02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75e772ed1b9a901a0adb7d2c2ed4bd02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DELAY_RX_DATA</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Delay Rx Data&lt;1:0&gt; */</td></tr>
<tr class="memitem:a73ac9e061c47551e64c422770bc2fac8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73ac9e061c47551e64c422770bc2fac8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FDD_RX_RATE_2TX_RATE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* FDD Rx Rate = 2*Tx Rate */</td></tr>
<tr class="memitem:ae7e051137b781d509f4fdd6e2d540df2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7e051137b781d509f4fdd6e2d540df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SWAP_PORTS</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Swap Ports */</td></tr>
<tr class="memitem:a13c74304c291f3f9c7b371727361ab2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13c74304c291f3f9c7b371727361ab2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SINGLE_DATA_RATE</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Single Data Rate */</td></tr>
<tr class="memitem:a5f2d19287f1522a47a96196806dd8d73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f2d19287f1522a47a96196806dd8d73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LVDS_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* LVDS Mode */</td></tr>
<tr class="memitem:a3eefdb148ef3c36aaebb35a5d65e71ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3eefdb148ef3c36aaebb35a5d65e71ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HALF_DUPLEX_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Half Duplex Mode */</td></tr>
<tr class="memitem:a2df3239ee0ea85e40ab1104b73640ff9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2df3239ee0ea85e40ab1104b73640ff9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SINGLE_PORT_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Single Port Mode */</td></tr>
<tr class="memitem:a1b6d28e3363010a9e9c1b27bf6234364"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b6d28e3363010a9e9c1b27bf6234364"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FULL_PORT</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Full Port */</td></tr>
<tr class="memitem:afa4a11c0bbfdaa37a64430d25327c14e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa4a11c0bbfdaa37a64430d25327c14e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FULL_DUPLEX_SWAP_BITS</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Full Duplex Swap Bits */</td></tr>
<tr class="memitem:a471bf5380e72ff760648e873e0cc3697"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a471bf5380e72ff760648e873e0cc3697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FDD_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* FDD Mode */</td></tr>
<tr class="memitem:a3c0445685d2c388bec72780ff5f9e8ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c0445685d2c388bec72780ff5f9e8ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_RX_DATA_PORT_FOR_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Enable Rx Data Port for Cal */</td></tr>
<tr class="memitem:a845235cb0c52e747d98891d606bf49a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a845235cb0c52e747d98891d606bf49a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX_ON</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Force Rx On */</td></tr>
<tr class="memitem:ab5f603ab9119fd1f25c8d98c1671d805"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5f603ab9119fd1f25c8d98c1671d805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_TX_ON</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Force Tx On */</td></tr>
<tr class="memitem:a52e112fe75c43994089a9075d97d8685"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52e112fe75c43994089a9075d97d8685"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_ENSM_PIN_CTRL</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Enable ENSM Pin Control */</td></tr>
<tr class="memitem:abff6a5cd4e26a87de79a69a619348829"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abff6a5cd4e26a87de79a69a619348829"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LEVEL_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Level Mode */</td></tr>
<tr class="memitem:a0f4cd714882745a231e439bac63feac8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f4cd714882745a231e439bac63feac8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_ALERT_STATE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Force Alert State */</td></tr>
<tr class="memitem:a0b7aed7931f32aa270253db799dd6ed8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b7aed7931f32aa270253db799dd6ed8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUTO_GAIN_LOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Auto Gain Lock */</td></tr>
<tr class="memitem:a1e76d39c506aa154c54abce630ff0246"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e76d39c506aa154c54abce630ff0246"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TO_ALERT</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* To Alert */</td></tr>
<tr class="memitem:a032d93f216bafd49d8409ce2fd5fa315"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a032d93f216bafd49d8409ce2fd5fa315"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FDD_EXTERNAL_CTRL_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* FDD External Control Enable */</td></tr>
<tr class="memitem:a5ebded44bdc42a0e59869bb7d0fa9ca2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ebded44bdc42a0e59869bb7d0fa9ca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_RX_SYNTH</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Power Down Rx Synth */</td></tr>
<tr class="memitem:a4918edffd358a5b8381feff5509da30d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4918edffd358a5b8381feff5509da30d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_TX_SYNTH</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Power Down Tx Synth */</td></tr>
<tr class="memitem:af3e672919f49d3bcc4bb7780f1473a99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3e672919f49d3bcc4bb7780f1473a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TXNRX_SPI_CTRL</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* TXNRX SPI Control */</td></tr>
<tr class="memitem:ac59e49123fe98ed79673880ec3755204"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac59e49123fe98ed79673880ec3755204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYNTH_ENABLE_PIN_CTRL_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Synth Enable Pin Control Mode */</td></tr>
<tr class="memitem:a7bb5a3d8bb55718eca77465c222bcd90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bb5a3d8bb55718eca77465c222bcd90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUAL_SYNTH_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Dual Synth Mode */</td></tr>
<tr class="memitem:a7a053e8b563497847f2550c5528f8f66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a053e8b563497847f2550c5528f8f66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SYNTH_READY_MASK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx Synth Ready Mask */</td></tr>
<tr class="memitem:ae92162f2441ddbe621ca1b67deb4b925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae92162f2441ddbe621ca1b67deb4b925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_SYNTH_READY_MASK</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx Synth Ready Mask */</td></tr>
<tr class="memitem:a7fb146834020b02bc0aed42f16b3429d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fb146834020b02bc0aed42f16b3429d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BB_TUNE_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Rx BB Tune */</td></tr>
<tr class="memitem:a9ef27a0238c00b77e6382a8dbd7f4efd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ef27a0238c00b77e6382a8dbd7f4efd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_BB_TUNE_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Tx BB Tune */</td></tr>
<tr class="memitem:a624af13ebbb3e2f16ea05f87788151b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a624af13ebbb3e2f16ea05f87788151b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_QUAD_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Rx Quad Cal */</td></tr>
<tr class="memitem:a94258ea11e8ac6255cf6e4a9c8407621"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94258ea11e8ac6255cf6e4a9c8407621"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_QUAD_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Tx Quad Cal */</td></tr>
<tr class="memitem:aefd0a8bcd14f20e120dba744d9b77e66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefd0a8bcd14f20e120dba744d9b77e66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_GAIN_STEP_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Rx Gain Step Cal */</td></tr>
<tr class="memitem:a9996a46806bd5dba024798f3d3817aba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9996a46806bd5dba024798f3d3817aba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TXMON_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:aebdc52928537257695b5a24d03ad1589"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebdc52928537257695b5a24d03ad1589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFDC_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* DC Cal RF Start */</td></tr>
<tr class="memitem:a2b5903f0ebda102a978b2097db9b62c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b5903f0ebda102a978b2097db9b62c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBDC_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* DC cal BB Start */</td></tr>
<tr class="memitem:a0b97efd2e78a49c3647f9ff3a7704b3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b97efd2e78a49c3647f9ff3a7704b3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CALIBRATION_SEQUENCE_STATE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Calibration Sequence State&lt;3:0&gt; */</td></tr>
<tr class="memitem:a69f8f87e9f11f4d622775319c8c719eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69f8f87e9f11f4d622775319c8c719eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* ENSM State&lt;3:0&gt; */</td></tr>
<tr class="memitem:a888b8c4e9ffc45fbf0bd68705bcb227e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a888b8c4e9ffc45fbf0bd68705bcb227e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_SLEEP_WAIT</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:aae50e7ce4465572291d3e72e1f39b378"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae50e7ce4465572291d3e72e1f39b378"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_ALERT</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:aacdff160bbf449c495772b9ce4b5994c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacdff160bbf449c495772b9ce4b5994c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_TX</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:a14de5ad86f9ec30ec550c0514ea03563"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14de5ad86f9ec30ec550c0514ea03563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_TX_FLUSH</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:aaa4bb82f2ddbb9473afd7d6c65b4eea6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa4bb82f2ddbb9473afd7d6c65b4eea6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_RX</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ab1d703183063aa3a5409b233b8f8dc07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1d703183063aa3a5409b233b8f8dc07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_RX_FLUSH</b>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:a2f8f155d30c27be17e9eb2c416e928f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f8f155d30c27be17e9eb2c416e928f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_FDD</b>&#160;&#160;&#160;0xA</td></tr>
<tr class="memitem:a27aec49d92ec6fad139d1c04e0168580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27aec49d92ec6fad139d1c04e0168580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_FDD_FLUSH</b>&#160;&#160;&#160;0xB</td></tr>
<tr class="memitem:a52f06a553608b5207a79d14ccbe7649c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52f06a553608b5207a79d14ccbe7649c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_INVALID</b>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memitem:a1a367645bbd62107a6c9bb773848bcc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a367645bbd62107a6c9bb773848bcc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENSM_STATE_SLEEP</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="memitem:aaa7ab0e058710a496658b747c4f9a14e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa7ab0e058710a496658b747c4f9a14e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_2_WORD_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* AuxDAC 2 Word&lt;9:2&gt; */</td></tr>
<tr class="memitem:a019a0533968349763caa2d5220ae0eea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a019a0533968349763caa2d5220ae0eea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_1_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* AuxDAC 1 Word &lt;1:0&gt; */</td></tr>
<tr class="memitem:a70c7d1b4bedb1540376cb13bb71fca08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70c7d1b4bedb1540376cb13bb71fca08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CTRL_1</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Comp Ctrl 1 */</td></tr>
<tr class="memitem:a6c295d94a09671630727d51c1fe31237"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c295d94a09671630727d51c1fe31237"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC1_STP_FACTOR</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* AuxDAC1 Step Factor */</td></tr>
<tr class="memitem:a934a60cce1e7feea88788fdcb5b95fe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a934a60cce1e7feea88788fdcb5b95fe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_1_VREF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* AuxDAC 1 Vref&lt;1:0&gt; */</td></tr>
<tr class="memitem:afa982231dc5c3c1c76c33abe1149e79d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa982231dc5c3c1c76c33abe1149e79d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_1_WORD_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* AuxDAC 2 Word &lt;1:0&gt; */</td></tr>
<tr class="memitem:a49fe723a220595ad423285e17af8190c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49fe723a220595ad423285e17af8190c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CTRL_2</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Comp Ctrl 2 */</td></tr>
<tr class="memitem:a5e8d0c949c594de36f95871cb4854faf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e8d0c949c594de36f95871cb4854faf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC2_STP_FACTOR</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* AuxDAC2 Step Factor */</td></tr>
<tr class="memitem:ac23399a60787ca09856bb3fae08df74c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac23399a60787ca09856bb3fae08df74c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_2_VREF</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 2) /* AuxDAC 2 Vref&lt;1:0&gt; */</td></tr>
<tr class="memitem:a336e1b6d25f3affd68e17f258cfa7e7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a336e1b6d25f3affd68e17f258cfa7e7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_2_WORD_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* AuxDAC 2 Word &lt;1:0&gt; */</td></tr>
<tr class="memitem:a5159de3ec12d9fecf10d3b73f7b1462b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5159de3ec12d9fecf10d3b73f7b1462b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXADC_CLOCK_DIVIDER</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* AuxADC Clock Divider&lt;5:0&gt; */</td></tr>
<tr class="memitem:afe73ab0c2781ee61564abf47f9e3441a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe73ab0c2781ee61564abf47f9e3441a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXADC_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* AuxADC Power Down */</td></tr>
<tr class="memitem:abbe62be327b57e1d538a106be8e263b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbe62be327b57e1d538a106be8e263b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_ADC_DECIMATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 1) /* Aux ADC Decimation&lt;2:0&gt; */</td></tr>
<tr class="memitem:a7360265e6c729fc67fcc4c97549a7f9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7360265e6c729fc67fcc4c97549a7f9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXADC_WORD_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* AuxADC Word LSB&lt;3:0&gt; */</td></tr>
<tr class="memitem:ac00f2044847e0daa6b67d53ce95d3e7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac00f2044847e0daa6b67d53ce95d3e7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPO_ENABLE_AUTO_RX</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* GPO Enable Auto Rx&lt;3:0&gt; */</td></tr>
<tr class="memitem:aca6a5919826e77c383603b97ea047ce9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca6a5919826e77c383603b97ea047ce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPO_ENABLE_AUTO_TX</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* GPO Enable Auto Tx&lt;3:0&gt; */</td></tr>
<tr class="memitem:ac9f079aa1d923a8824bea6d48ffca3d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9f079aa1d923a8824bea6d48ffca3d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_BYPASSED_LNA_POLARITY</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Invert Bypassed LNA Polarity */</td></tr>
<tr class="memitem:ab6f0e88e1df5ef2b57b6fda6bfff2517"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6f0e88e1df5ef2b57b6fda6bfff2517"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_ATTACK_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* AGC Attack Delay&lt;5:0&gt; */</td></tr>
<tr class="memitem:a0387d3de310375220f45b24cfa424420"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0387d3de310375220f45b24cfa424420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_MANUAL_BAR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* AuxDac Manual Bar&lt;1:0&gt; */</td></tr>
<tr class="memitem:a86dbf561e49eda2375cde77e13af8e59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86dbf561e49eda2375cde77e13af8e59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_AUTO_TX_BAR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* AuxDAC Auto Tx Bar&lt;1:0&gt; */</td></tr>
<tr class="memitem:aebe3326e9ea6926f0ea120391175a055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebe3326e9ea6926f0ea120391175a055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_AUTO_RX_BAR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* AuxDAC Auto Rx Bar&lt;1:0&gt; */</td></tr>
<tr class="memitem:a4c0e8d50ae16ed3dc5feefb3450898f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c0e8d50ae16ed3dc5feefb3450898f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_INIT_BAR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* AuxDAC Init Bar&lt;1:0&gt; */</td></tr>
<tr class="memitem:a3c1f478f77f8c7d4021d433265cfc8ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c1f478f77f8c7d4021d433265cfc8ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXDAC_MANUAL_SELECT</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* AuxDAC Manual Select */</td></tr>
<tr class="memitem:a437823b1f925fa22af3789563da8f2f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a437823b1f925fa22af3789563da8f2f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTERNAL_LNA2_CTRL</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* External LNA2 control */</td></tr>
<tr class="memitem:af5cbfb5795a2bd8551113846a0c34561"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5cbfb5795a2bd8551113846a0c34561"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTERNAL_LNA1_CTRL</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* External LNA1 control */</td></tr>
<tr class="memitem:aa849c9569bd3d84d7801adb81c3378d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa849c9569bd3d84d7801adb81c3378d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPO_MANUAL_SELECT</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* GPO manual select */</td></tr>
<tr class="memitem:aa9245e76c002216a395b8ba5e9497754"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9245e76c002216a395b8ba5e9497754"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPEN</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Open&lt;3:0&gt; */</td></tr>
<tr class="memitem:a1aab416555271adc85c3a0f7f01c507a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1aab416555271adc85c3a0f7f01c507a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPO_MANUAL_CTRL</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* GPO Manual Control&lt;3:0&gt; */</td></tr>
<tr class="memitem:a46bd50737dbbeb17c8d5b0c9dc8de1a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46bd50737dbbeb17c8d5b0c9dc8de1a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPO_INIT_STATE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* GPO Init State&lt;3:0&gt; */</td></tr>
<tr class="memitem:a4dfc154486762327ad06271724dd98e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dfc154486762327ad06271724dd98e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL7</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* En ctrl7 */</td></tr>
<tr class="memitem:a2dd4d47c6b59f30d956aea54eb7de2da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd4d47c6b59f30d956aea54eb7de2da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL6</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* En ctrl6 */</td></tr>
<tr class="memitem:a30590a7947147b575d7c8139bb6fed3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30590a7947147b575d7c8139bb6fed3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL5</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* En ctrl5 */</td></tr>
<tr class="memitem:ab16a8e1d00ac6a16c018f08491a1b517"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab16a8e1d00ac6a16c018f08491a1b517"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL4</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* En ctrl4 */</td></tr>
<tr class="memitem:a1c15e5aaa4b53dad84e46078bfc66bfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c15e5aaa4b53dad84e46078bfc66bfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL3</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* En ctrl3 */</td></tr>
<tr class="memitem:a412b75b95bf16f67a3c89d1ca636cc71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a412b75b95bf16f67a3c89d1ca636cc71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL2</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* En ctrl2 */</td></tr>
<tr class="memitem:aeddba560df109391e37bb7b784d03eb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeddba560df109391e37bb7b784d03eb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL1</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* En ctrl1 */</td></tr>
<tr class="memitem:a979757b250cca6ea0ea37ef2e1629ec0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a979757b250cca6ea0ea37ef2e1629ec0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EN_CTRL0</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* En ctrl0 */</td></tr>
<tr class="memitem:a5706d0899e3eef858a1b62578b484a5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5706d0899e3eef858a1b62578b484a5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRODUCT_ID_MASK</b>&#160;&#160;&#160;0xF8</td></tr>
<tr class="memitem:a4469e5905cccfd565007264c62d756da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4469e5905cccfd565007264c62d756da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRODUCT_ID_9361</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="memitem:a3467ce3c21c689a6701121812690e276"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3467ce3c21c689a6701121812690e276"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REV_MASK</b>&#160;&#160;&#160;0x07</td></tr>
<tr class="memitem:aac126c3edd50acbedb1d88cb775f4ec9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac126c3edd50acbedb1d88cb775f4ec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REFERENCE_CLOCK_CYCLES_PER_US</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Reference Clock Cycles per us&lt;6:0&gt; */</td></tr>
<tr class="memitem:a48b4991e2470fbae3d09e9da5ae30a71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48b4991e2470fbae3d09e9da5ae30a71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLK_OUT_DRIVE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* CLK Out Drive */</td></tr>
<tr class="memitem:ad4a382e819fc8d3fa3ad88302d917e1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4a382e819fc8d3fa3ad88302d917e1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATACLK_DRIVE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* DATACLK drive */</td></tr>
<tr class="memitem:af3650572adba597f47c37eb9b4880aea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3650572adba597f47c37eb9b4880aea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATA_PORT_DRIVE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Data Port Drive */</td></tr>
<tr class="memitem:a796026151d2391c90ba617d218ac70e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a796026151d2391c90ba617d218ac70e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATACLK_SLEW</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* DATACLK slew &lt;1:0&gt; */</td></tr>
<tr class="memitem:a321026c0255e4628ca3510ed1953b9d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a321026c0255e4628ca3510ed1953b9d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATA_PORT_SLEW</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Data Port Slew&lt;1:0&gt; */</td></tr>
<tr class="memitem:a2640887bebc6c90723c2b035bdd95678"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2640887bebc6c90723c2b035bdd95678"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_ON_CHIP_TERM</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Rx On Chip Term */</td></tr>
<tr class="memitem:a603e5ff6d378158afed4f37999a23b86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a603e5ff6d378158afed4f37999a23b86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LVDS_BYPASS_BIAS_R</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Bypass Bias R */</td></tr>
<tr class="memitem:a3ff8df5016ebd95a02080a7422db714e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ff8df5016ebd95a02080a7422db714e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LVDS_TX_LO_VCM</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* LVDS Tx LO VCM */</td></tr>
<tr class="memitem:adccbfbcf30d8a2a916afa4d06135b645"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adccbfbcf30d8a2a916afa4d06135b645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLK_OUT_SLEW</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* CLK Out Slew&lt;1:0&gt; */</td></tr>
<tr class="memitem:af6c389de679c571f5e5f14f465bf4f2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6c389de679c571f5e5f14f465bf4f2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LVDS_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* LVDS Bias &lt;2:0&gt; */</td></tr>
<tr class="memitem:afe724a4393021232c9517135c307ee3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe724a4393021232c9517135c307ee3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INIT_BB_FO_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Init BB FO CAL */</td></tr>
<tr class="memitem:a05b8bd3377217c8d1030ec1e6e6bfbc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05b8bd3377217c8d1030ec1e6e6bfbc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBPLL_RESET_BAR</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* BBPLL Reset Bar */</td></tr>
<tr class="memitem:a1d9dcb57c5ad2912d95b7421f7f2620b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d9dcb57c5ad2912d95b7421f7f2620b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REF_FREQ_SCALER</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Ref Frequency Scaler */</td></tr>
<tr class="memitem:ab208165e7289f7a9fc1b6ecf0940b0ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab208165e7289f7a9fc1b6ecf0940b0ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHARGE_PUMP_CURRENT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Charge Pump Current&lt;5:0&gt; */</td></tr>
<tr class="memitem:ad944a38a9b6af609ef8d22bfce94773e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad944a38a9b6af609ef8d22bfce94773e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCS_REFCLK_SCALE_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* MCS refclk Scale En */</td></tr>
<tr class="memitem:a0eed764a38ffd4f4ab9ea05b7a533c54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0eed764a38ffd4f4ab9ea05b7a533c54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>C1_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* C1 Word&lt;2:0&gt; */</td></tr>
<tr class="memitem:a600f8628cc79a174303f955fb65faed9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a600f8628cc79a174303f955fb65faed9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R1_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* R1 Word&lt;4:0&gt; */</td></tr>
<tr class="memitem:aaa5de2a2eb12bae9630959ba432be2a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa5de2a2eb12bae9630959ba432be2a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R2_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* R2 Word&lt;0&gt; */</td></tr>
<tr class="memitem:acd3a3c4b2f2f4352ebf6bb219303df41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd3a3c4b2f2f4352ebf6bb219303df41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>C2_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 2) /* C2 Word&lt;4:0&gt; */</td></tr>
<tr class="memitem:a5a99c8be92ebfad8b68595f0eb37647b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a99c8be92ebfad8b68595f0eb37647b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>C1_WORD_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* C1 Word&lt;4:3&gt; */</td></tr>
<tr class="memitem:ade0083335a89894e5d439a642b098fda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade0083335a89894e5d439a642b098fda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BYPASS_C3</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Bypass C3 */</td></tr>
<tr class="memitem:a3635aa67ae5bc562e095e9466cf5e10e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3635aa67ae5bc562e095e9466cf5e10e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BYPASS_R2</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Bypass R2 */</td></tr>
<tr class="memitem:a1cb7a5b47d623ec7c1dd41f32a514157"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cb7a5b47d623ec7c1dd41f32a514157"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>C3_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 2) /* C3 Word&lt;3:0&gt; */</td></tr>
<tr class="memitem:a138238216bc77b96e61f0c501d2c9fb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a138238216bc77b96e61f0c501d2c9fb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R2_WORD_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* R2 Word&lt;2:1&gt; */</td></tr>
<tr class="memitem:ad16d1bf4b63fdafc569abbfc9cad8569"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad16d1bf4b63fdafc569abbfc9cad8569"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREQ_CAL_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Freq Cal Enable */</td></tr>
<tr class="memitem:a88b889255e07e805e2e90565f3330edf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88b889255e07e805e2e90565f3330edf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREQ_CAL_RESET</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Freq Cal Reset */</td></tr>
<tr class="memitem:a8a9be5a0a892e5191476bacba5c381f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a9be5a0a892e5191476bacba5c381f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREQ_CAL_COUNT_LENGTH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Freq Cal Count Length&lt;1:0&gt; */</td></tr>
<tr class="memitem:a4b936ac1b3c518db4c8b70d5c78aa771"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b936ac1b3c518db4c8b70d5c78aa771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAL_CLOCK_DIV_4</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Cal Clock div 4 */</td></tr>
<tr class="memitem:a82b0b5426c447a12d82e6c6414c68f0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82b0b5426c447a12d82e6c6414c68f0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LO_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Rx LO Power Down */</td></tr>
<tr class="memitem:ae1ad2499486692fda46b090e7ec01a5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1ad2499486692fda46b090e7ec01a5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SYNTH_VCO_ALC_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Rx Synth VCO ALC Power Down */</td></tr>
<tr class="memitem:ad5af9bd2acc2fd604b9762de6fb3e5d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5af9bd2acc2fd604b9762de6fb3e5d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SYNTH_PTAT_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Rx Synth PTAT Power Down */</td></tr>
<tr class="memitem:ac2a73cb936342738839db3877e237296"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2a73cb936342738839db3877e237296"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SYNTH_VCO_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx Synth VCO Power Down */</td></tr>
<tr class="memitem:a091f3b6ec83ea8f3f3ae1886e045a81e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a091f3b6ec83ea8f3f3ae1886e045a81e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SYNTH_VCO_LDO_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx Synth VCO LDO Power Down */</td></tr>
<tr class="memitem:a28632087ed43e91de000c80d0a421bfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28632087ed43e91de000c80d0a421bfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_LO_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Tx LO Power Down */</td></tr>
<tr class="memitem:a1899c82d20f35321bf26555e5072fa2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1899c82d20f35321bf26555e5072fa2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_SYNTH_VCO_ALC_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Tx Synth VCO ALC Power Down */</td></tr>
<tr class="memitem:a5982636ee59b2cfa33985daf80e30ec0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5982636ee59b2cfa33985daf80e30ec0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_SYNTH_PTAT_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Tx Synth PTAT Power Down */</td></tr>
<tr class="memitem:a393e6a601219904fae0256e9871a12dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a393e6a601219904fae0256e9871a12dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_SYNTH_VCO_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tx Synth VCO Power Down */</td></tr>
<tr class="memitem:a780f4143d3658d945f6c969d06f2cb1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a780f4143d3658d945f6c969d06f2cb1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_SYNTH_VCO_LDO_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx Synth VCO LDO Power Down */</td></tr>
<tr class="memitem:a7143c740e83a621c63da70aee296203e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7143c740e83a621c63da70aee296203e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_OFFSET_DAC_CGIN_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Rx Offset DAC CGin Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:af953400c1e1bc1b2d35f5645fc8e059c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af953400c1e1bc1b2d35f5645fc8e059c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LMT_OVERLOAD_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Rx LMT Overload Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:aae5321aa54f788e7ee303945f507aba5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae5321aa54f788e7ee303945f507aba5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_MIXER_GM_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Rx Mixer Gm Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a53aeb8f1730c9bf53cdcfcf384171e16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53aeb8f1730c9bf53cdcfcf384171e16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_CGB_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx CGB Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a438a68297d0292d27460b07bc872d04c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a438a68297d0292d27460b07bc872d04c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Rx BBF Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a1a1c2b9919b179dd37776dcbe284aec5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a1c2b9919b179dd37776dcbe284aec5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TIA_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Rx TIA Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a52a92176fbae596eb56340217aa88c44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52a92176fbae596eb56340217aa88c44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_MIXER_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Rx Mixer Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a51ad7a350c17e3c8ec84d323945b9940"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51ad7a350c17e3c8ec84d323945b9940"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_OFFSET_DAC_CGOUT_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx Offset DAC CGOut Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:aeb2abb37791d593d57b6df9af2272262"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb2abb37791d593d57b6df9af2272262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_SECONDARY_FILTER_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Tx Secondary Filter Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:acb4962f42bde93d22535d4c0c8525e1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb4962f42bde93d22535d4c0c8525e1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_BBF_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Tx BBF Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a1e57051d919bac7fb7c5f6fa171a06a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e57051d919bac7fb7c5f6fa171a06a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_DAC_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Tx DAC Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a144f6d2992748c94a001f8b7e61ba36a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a144f6d2992748c94a001f8b7e61ba36a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_DAC_BIAS_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Tx DAC Bias Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a808f435f185d00f1692d1edc27ce2fea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a808f435f185d00f1692d1edc27ce2fea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EXT_VCO_BUFFER_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Rx Ext VCO Buffer Power Down */</td></tr>
<tr class="memitem:a9993c2c7b947c91de9d400effe867e3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9993c2c7b947c91de9d400effe867e3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_EXT_VCO_BUFFER_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Tx Ext VCO Buffer Power Down */</td></tr>
<tr class="memitem:ac24004b34eb7dd31cba91a97c46ca942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac24004b34eb7dd31cba91a97c46ca942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MONITOR_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Tx Monitor Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a2731f0e8eb3e39e6d3e53f83a11677fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2731f0e8eb3e39e6d3e53f83a11677fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_UPCONVERTER_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Tx Upconverter Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:a3e1ee5e5837a6f044a452c2280cc5dbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e1ee5e5837a6f044a452c2280cc5dbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LNA_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Rx LNA Power Down */</td></tr>
<tr class="memitem:afeff5195771672068a577c7800a8aaa0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afeff5195771672068a577c7800a8aaa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* DCXO Power Down */</td></tr>
<tr class="memitem:adcf07304b51ffff79e1fa1931d5bc477"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcf07304b51ffff79e1fa1931d5bc477"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MASTER_BIAS_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Master Bias Power Down */</td></tr>
<tr class="memitem:abc9ac2de65b25ec4d40e8baf88497e08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc9ac2de65b25ec4d40e8baf88497e08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_CALIBRATION_POWER_DOWN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Rx Calibration Power Down&lt;1:0&gt; */</td></tr>
<tr class="memitem:ae55b7d45a9e9abbd75368f77c2eeab8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae55b7d45a9e9abbd75368f77c2eeab8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBPLL_LOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* BBPLL Lock */</td></tr>
<tr class="memitem:a77b0c78a8ccec27454aa5864f928e8c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77b0c78a8ccec27454aa5864f928e8c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH_1_INT3</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* CH 1 INT3 */</td></tr>
<tr class="memitem:acdf633430571bc143b1d3f5dfe964134"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdf633430571bc143b1d3f5dfe964134"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH1_HB3</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* CH1 HB3 */</td></tr>
<tr class="memitem:afdc55c836b41fda627ba7b7025b09bcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdc55c836b41fda627ba7b7025b09bcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH1_HB2</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* CH1 HB2 */</td></tr>
<tr class="memitem:ab58306b0e6309fe8a2efdd3b9ffce2be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab58306b0e6309fe8a2efdd3b9ffce2be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH1_QEC</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* CH1 QEC */</td></tr>
<tr class="memitem:aea01f6fc71040daacd4bcbea91971aea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea01f6fc71040daacd4bcbea91971aea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH1_HB1</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* CH1 HB1 */</td></tr>
<tr class="memitem:adc881f6d6782f0dcd428b6a0a166cc04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc881f6d6782f0dcd428b6a0a166cc04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH1_TFIR</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* CH1 TFIR */</td></tr>
<tr class="memitem:a5d5570770c689df8feabce37c045cd55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d5570770c689df8feabce37c045cd55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH1_RFIR</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* CH1 RFIR */</td></tr>
<tr class="memitem:a9f0d53aad09d35e7d84b1e7f4e46e45e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f0d53aad09d35e7d84b1e7f4e46e45e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH2_INT3</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* CH2 INT3 */</td></tr>
<tr class="memitem:a976f5d60a9a0317b1f058794f13a88ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a976f5d60a9a0317b1f058794f13a88ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH2_HB3</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* CH2 HB3 */</td></tr>
<tr class="memitem:a4edec5d115c6cad1855bc2f3b676a423"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4edec5d115c6cad1855bc2f3b676a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH2_HB2</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* CH2 HB2 */</td></tr>
<tr class="memitem:a7bc8623b0dacc82ac3025f8da89d4af1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bc8623b0dacc82ac3025f8da89d4af1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH2_QEC</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* CH2 QEC */</td></tr>
<tr class="memitem:aace925604475b3f1555b80c1eeccfab2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aace925604475b3f1555b80c1eeccfab2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH2_HB1</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* CH2 HB1 */</td></tr>
<tr class="memitem:a7a474612f568af4cbee94a06f7ea337d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a474612f568af4cbee94a06f7ea337d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH2_TFIR</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* CH2 TFIR */</td></tr>
<tr class="memitem:a43dc0941187f3387691274e0b2887173"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43dc0941187f3387691274e0b2887173"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH2_RFIR</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* CH2 RFIR */</td></tr>
<tr class="memitem:aafe3338d4e6685bb935e1ddf0cc65f5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafe3338d4e6685bb935e1ddf0cc65f5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FIR_GAIN_6DB</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Filter Gain */</td></tr>
<tr class="memitem:a9928864d49ed193ea310c5ed74368646"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9928864d49ed193ea310c5ed74368646"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FIR_START_CLK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Start Tx/Rx Clock */</td></tr>
<tr class="memitem:ad856ffb4c294b736b4556e5560b8f875"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad856ffb4c294b736b4556e5560b8f875"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FIR_WRITE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Write Tx/Rx */</td></tr>
<tr class="memitem:ae8f92ee75fd786a12ca71b05419d929e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8f92ee75fd786a12ca71b05419d929e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FIR_SELECT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* Select Tx/Rx CH&lt;1:0&gt; */</td></tr>
<tr class="memitem:a742091144ef0d8724f26296d318b4704"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a742091144ef0d8724f26296d318b4704"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FIR_NUM_TAPS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Number of Taps&lt;2:0&gt; */</td></tr>
<tr class="memitem:a7184ded63d7ad19f5cd6a53bddff0e10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7184ded63d7ad19f5cd6a53bddff0e10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_TRACK</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Tx Mon Track */</td></tr>
<tr class="memitem:a86538c70a3c328cba11b7634c5418e00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86538c70a3c328cba11b7634c5418e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_LOW_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Tx Mon Low Gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:a13ff88092c570cee6975ffeb45e770f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13ff88092c570cee6975ffeb45e770f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_HIGH_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Tx Mon High Gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:a81f241e1357452af32fd8f74e3424463"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81f241e1357452af32fd8f74e3424463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_LEVEL_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* Tx Level Threshold&lt;5:0&gt; */</td></tr>
<tr class="memitem:a691e3c78181696e51db8b9798fc0b231"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a691e3c78181696e51db8b9798fc0b231"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_DELAY_COUNTER</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Tx Mon Delay Counter&lt;9:8&gt; */</td></tr>
<tr class="memitem:a56f13056f3bea1e9bf4d847c3311088b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56f13056f3bea1e9bf4d847c3311088b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_RSSI_2</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tx RSSI 2&lt;0&gt; */</td></tr>
<tr class="memitem:a92c6140a874914337c56a8eb5fe9f726"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92c6140a874914337c56a8eb5fe9f726"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_RSSI_1</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* TX RSSI 1&lt;0&gt; */</td></tr>
<tr class="memitem:a7dba57c1b4b51134d0e89089def2131b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dba57c1b4b51134d0e89089def2131b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ONE_SHOT_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* One Shot Mode */</td></tr>
<tr class="memitem:a753deb02eefae51e713f36bd1d905ac2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a753deb02eefae51e713f36bd1d905ac2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_DURATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Tx Mon Duration&lt;3:0&gt; */</td></tr>
<tr class="memitem:aced0cfaff927c27462a02cbb42694556"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aced0cfaff927c27462a02cbb42694556"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_1_LO_CM</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* Tx Mon 1 LO CM&lt;5:0&gt; */</td></tr>
<tr class="memitem:a16b1c7c8eb218380ef18b82cf0297d9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16b1c7c8eb218380ef18b82cf0297d9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_1_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Tx Mon 1 Gain&lt;1:0&gt; */</td></tr>
<tr class="memitem:aacb52a1eb4daf12b65f0e8a7a0ee702d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacb52a1eb4daf12b65f0e8a7a0ee702d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_2_LO_CM</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* Tx Mon 2 LO CM&lt;5:0&gt; */</td></tr>
<tr class="memitem:ad58d00e96cac6e5ac1e1853eb3a91b17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad58d00e96cac6e5ac1e1853eb3a91b17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_MON_2_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Tx Mon 2 Gain&lt;1:0&gt; */</td></tr>
<tr class="memitem:ab7b1036a34e6075c55e8eefd8048f126"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7b1036a34e6075c55e8eefd8048f126"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_1_ATTEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx 1 Atten &lt;8&gt; */</td></tr>
<tr class="memitem:a5ec790f0e84b458da955ffecb5f267b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ec790f0e84b458da955ffecb5f267b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_2_ATTEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx 2 Atten &lt;8&gt; */</td></tr>
<tr class="memitem:a80be8c691c196d692452383f3c634726"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80be8c691c196d692452383f3c634726"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MASK_CLR_ATTEN_UPDATE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Mask Clr Atten Update */</td></tr>
<tr class="memitem:ac92e5f2254dab079e7093518eb16d0c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac92e5f2254dab079e7093518eb16d0c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_ATTEN_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Tx Atten Offset&lt;5:0&gt; */</td></tr>
<tr class="memitem:a93e808e721fec2600458ce62e1827958"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93e808e721fec2600458ce62e1827958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEL_TX1_TX2</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Sel Tx1 &amp; Ttx2 */</td></tr>
<tr class="memitem:abcf25d0b679808b918f6fcd489b62ff2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcf25d0b679808b918f6fcd489b62ff2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IMMEDIATELY_UPDATE_TPC_ATTEN</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Immediately Update TPC Atten */</td></tr>
<tr class="memitem:a8500bc455a644e287697b8f429f84bfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8500bc455a644e287697b8f429f84bfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_1_SYMBOL_ATTEN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Tx 1 Symbol Attenuation&lt;6:0&gt; */</td></tr>
<tr class="memitem:afe59e678b516f784173790207de57ccd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe59e678b516f784173790207de57ccd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_2_SYMBOL_ATTEN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Tx 2 Symbol Attenuation&lt;6:0&gt; */</td></tr>
<tr class="memitem:a89144fabd9bd748b0ac132f95b303338"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89144fabd9bd748b0ac132f95b303338"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_TX1_PIN_SYMBOL_ATTEN</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Use Tx1 Pin &amp; Symbol Atten */</td></tr>
<tr class="memitem:a0137d3195fb1f9d0b11f3dfa7bf88178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0137d3195fb1f9d0b11f3dfa7bf88178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_CTRL_IN_FOR_SYMBOL_ATTEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Use CTRL IN for symbol Atten */</td></tr>
<tr class="memitem:a4a7c3419464172a6bfb9256bd017b1ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a7c3419464172a6bfb9256bd017b1ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_SYMBOL_ATTEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable Symbol Atten */</td></tr>
<tr class="memitem:a63d73dfaf0303868280dc468d4bbb5db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63d73dfaf0303868280dc468d4bbb5db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_2_TX2_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Force Out 2 Tx2 Offset */</td></tr>
<tr class="memitem:a5b5311ad04e4f0a7da191e881452da2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b5311ad04e4f0a7da191e881452da2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_2_TX1_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Force Out 2 Tx1 Offset */</td></tr>
<tr class="memitem:aa42da20484629af1b8675d4411770e6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa42da20484629af1b8675d4411770e6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_2_TX2_PHASE_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Force Out 2 Tx2 Phase &amp; Gain */</td></tr>
<tr class="memitem:aac921819108824a833eeaff2580393cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac921819108824a833eeaff2580393cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_2_TX1_PHASE_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Force Out 2 Tx1 Phase &amp; Gain */</td></tr>
<tr class="memitem:ad343161e52ab09408da10a12b9468559"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad343161e52ab09408da10a12b9468559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_1_TX2_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Force Out 1 Tx2 Offset */</td></tr>
<tr class="memitem:ad73e83e6cbb4d8646e05d80d43490d1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad73e83e6cbb4d8646e05d80d43490d1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_1_TX1_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Force Out 1 Tx1 Offset */</td></tr>
<tr class="memitem:a7f1ff055c05ba4c845e62a5527bba7be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f1ff055c05ba4c845e62a5527bba7be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_1_TX2_PHASE_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Force Out 1 Tx2 Phase &amp; Gain */</td></tr>
<tr class="memitem:aab6ae7fdc66c927d9b81a77dd2296346"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab6ae7fdc66c927d9b81a77dd2296346"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_OUT_1_TX1_PHASE_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Force Out 1 Tx1 Phase &amp; Gain */</td></tr>
<tr class="memitem:a3ea1c9dbe87ddfa468d8d286a71a2500"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ea1c9dbe87ddfa468d8d286a71a2500"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_NCO_FREQ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Rx NCO Frequency&lt;1:0&gt; */</td></tr>
<tr class="memitem:ac3afd2f88a5759334fcfc17cfef829b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3afd2f88a5759334fcfc17cfef829b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_NCO_PHASE_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx NCO Phase Offset&lt;4:0&gt; */</td></tr>
<tr class="memitem:a7919a94124050683caec6336f0eaf118"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7919a94124050683caec6336f0eaf118"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREE_RUN_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Free Run Enable */</td></tr>
<tr class="memitem:a8809136c1c5dd071f86fc449142d3732"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8809136c1c5dd071f86fc449142d3732"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SETTLE_MAIN_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Settle Main Enable */</td></tr>
<tr class="memitem:acd88f963b12d0d21be575dda9ccae835"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd88f963b12d0d21be575dda9ccae835"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DC_OFFSET_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* DC Offset Enable */</td></tr>
<tr class="memitem:a73ebc80e1cb4a1bb51d6f838c3bf68e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73ebc80e1cb4a1bb51d6f838c3bf68e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GAIN_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Gain Enable */</td></tr>
<tr class="memitem:a9473c6f7b2fded8cd8449cdcde44fd8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9473c6f7b2fded8cd8449cdcde44fd8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHASE_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Phase Enable */</td></tr>
<tr class="memitem:adf656fa70c996fcba40dcc41449211b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf656fa70c996fcba40dcc41449211b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QUAD_CAL_SOFT_RESET</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Quad Cal Soft Reset */</td></tr>
<tr class="memitem:af424fc7ff153e97db016064b11ee0fbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af424fc7ff153e97db016064b11ee0fbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>M_DECIM</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* M&lt;1:0&gt; */</td></tr>
<tr class="memitem:ada7caa352729fd3305add48abae1c953"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada7caa352729fd3305add48abae1c953"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>KEXP_TX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Kexp Tx&lt;1:0&gt; */</td></tr>
<tr class="memitem:a3acf37dfa3b776d9bb0f9290d79a9469"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3acf37dfa3b776d9bb0f9290d79a9469"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>KEXP_TX_COMP</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Kexp Tx_comp &lt;1:0&gt; */</td></tr>
<tr class="memitem:af3cc1fcf0e6a713bc2e09e0e5484d014"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3cc1fcf0e6a713bc2e09e0e5484d014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>KEXP_DC_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Kexp DC I &lt;1:0&gt; */</td></tr>
<tr class="memitem:a0cb8780c4d2eb68f9619e222452b73eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cb8780c4d2eb68f9619e222452b73eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>KEXP_DC_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Kexp DC Q &lt;1:0&gt; */</td></tr>
<tr class="memitem:aed6060dbbca9b329faa255ca544a525b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed6060dbbca9b329faa255ca544a525b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_I_DATA</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Invert I data */</td></tr>
<tr class="memitem:a277c01b7be92e71958548b47dea7a5ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a277c01b7be92e71958548b47dea7a5ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_Q_DATA</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Invert Q data */</td></tr>
<tr class="memitem:ab29cc1bb8688ced077dee6ae406eb681"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab29cc1bb8688ced077dee6ae406eb681"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_NCO_FREQ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Tx NCO frequency&lt;1:0&gt; */</td></tr>
<tr class="memitem:a186dbeef735dfaafaa14f0f979cda291"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a186dbeef735dfaafaa14f0f979cda291"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>KEXP_PHASE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Kexp Phase &lt;1:0&gt; */</td></tr>
<tr class="memitem:a9d4f85b2b9f56baa0bf5faa6e64eb4f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d4f85b2b9f56baa0bf5faa6e64eb4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>KEXP_AMP</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Kexp Amp &lt;1:0&gt; */</td></tr>
<tr class="memitem:a192b1c224ee7aa0410a2c13bfae4e09a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a192b1c224ee7aa0410a2c13bfae4e09a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX1_LO_CONV</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tx1 LO Conv */</td></tr>
<tr class="memitem:a0ca71ffb6d4c3795d5735ace6a1a4701"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ca71ffb6d4c3795d5735ace6a1a4701"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX1_SSB_CONV</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx1 SSB Conv */</td></tr>
<tr class="memitem:af4e693e76ac56d693c96f6382fac42e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4e693e76ac56d693c96f6382fac42e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX1_CONVERGENCE_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* Tx1 Convergence Count&lt;5:0&gt; */</td></tr>
<tr class="memitem:ab89bd03dc526a19532a094e4d219c2e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab89bd03dc526a19532a094e4d219c2e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX2_LO_CONV</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tx2 LO Conv */</td></tr>
<tr class="memitem:a81ceaf203e2a7c9462554d3cc1d175b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81ceaf203e2a7c9462554d3cc1d175b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX2_SSB_CONV</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx2 SSB Conv */</td></tr>
<tr class="memitem:ac559e2ec4b4d68ac65794846acac1023"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac559e2ec4b4d68ac65794846acac1023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX2_CONVERGENCE_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* Tx2 Convergence Count&lt;5:0&gt; */</td></tr>
<tr class="memitem:a4e7a02f515e10ab6e45bd4b05b059492"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e7a02f515e10ab6e45bd4b05b059492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FULL_TABLELMT_TABLE_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RX Full table/LMT table gain&lt;6:0&gt; */</td></tr>
<tr class="memitem:a1a404193e6b772f02cae783f07826044"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a404193e6b772f02cae783f07826044"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_STAGE_TIME_CON_OVERRIDE</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Gm Stage Time Con Override */</td></tr>
<tr class="memitem:a32ebcf576ed3d375cff72d16dc3c22d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32ebcf576ed3d375cff72d16dc3c22d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_STAGE_MV_HP_POLE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Gm Stage MV HP Pole */</td></tr>
<tr class="memitem:a2f8f17eb6663d94a6742b94faa6beebc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f8f17eb6663d94a6742b94faa6beebc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_STAGE_LOWER_CM</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Gm Stage Lower CM */</td></tr>
<tr class="memitem:a7ef0f0cfa58ced88e176a92096d9d557"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ef0f0cfa58ced88e176a92096d9d557"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BYPASS_BIAS_R</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Bypass Bias R */</td></tr>
<tr class="memitem:aed53ba17d5fc0a0b1f29ad52987f5128"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed53ba17d5fc0a0b1f29ad52987f5128"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VBIAS_CTRL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 1) /* Vbias	 Control&lt;1:0&gt; */</td></tr>
<tr class="memitem:a7e2b508b26978f5a7976823cdce364b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e2b508b26978f5a7976823cdce364b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>THRESH_ACCUMULATOR</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Threshold Accumulator&lt;3:0&gt; */</td></tr>
<tr class="memitem:ae88d7671fc700f588945c7d48fe19954"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae88d7671fc700f588945c7d48fe19954"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LPF_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* RX LPF gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:ab5e7aca56ecbefcaced55ce2a67a7646"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5e7aca56ecbefcaced55ce2a67a7646"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TXDAC_VDS_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* TxDAC Vds I&lt;5:0&gt; */</td></tr>
<tr class="memitem:ac062f171a1b2ef8d577e26831e409a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac062f171a1b2ef8d577e26831e409a0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TXDAC_VDS_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* TxDAC Vds Q&lt;5:0&gt; */</td></tr>
<tr class="memitem:ab9fbcd869556bc32db1b17792530664d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9fbcd869556bc32db1b17792530664d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TXDAC_GN_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* txDAC_gn_I&lt;5:0&gt; */</td></tr>
<tr class="memitem:a1c805fb3b2cd295920b290230daf26d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c805fb3b2cd295920b290230daf26d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TXDAC_GN_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* txDAC_gn_Q&lt;5:0&gt; */</td></tr>
<tr class="memitem:a1a86b1d5dcdc4a5ce1f7fae7e0bb9f82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a86b1d5dcdc4a5ce1f7fae7e0bb9f82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMPA_OUTPUT_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* OpAmpA Output Bias&lt;1:0&gt; */</td></tr>
<tr class="memitem:a44f5a25ea82e8cb88f565ea7ec03dcd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44f5a25ea82e8cb88f565ea7ec03dcd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMPA_RZ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* OpAmpA RZ&lt;1:0&gt; */</td></tr>
<tr class="memitem:a8acef1df0d8e0f0e08a6a7b5864c9121"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8acef1df0d8e0f0e08a6a7b5864c9121"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP_A_CC</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* OpAmp A CC&lt;2:0&gt; */</td></tr>
<tr class="memitem:a664ea6ea38d34269f1039e22b842ef22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a664ea6ea38d34269f1039e22b842ef22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMPB_OUTPUT_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* OpAmpB Output Bias&lt;1:0&gt; */</td></tr>
<tr class="memitem:a1bdb8fb195e3a49101dbda3c8701d501"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bdb8fb195e3a49101dbda3c8701d501"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMPB_RZ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* OpAmpB RZ&lt;1:0&gt; */</td></tr>
<tr class="memitem:aea5cbd398a916734a1334c63ef698f57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea5cbd398a916734a1334c63ef698f57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP_B_CC</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* OpAmp B CC&lt;2:0&gt; */</td></tr>
<tr class="memitem:a4b50baf13e799d8d85af81dcc6be7373"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b50baf13e799d8d85af81dcc6be7373"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OVERRIDE_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Override enable */</td></tr>
<tr class="memitem:a514570352784e6a1c5b3fbea20bdda16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a514570352784e6a1c5b3fbea20bdda16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R1</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* R1&lt;4:0&gt; */</td></tr>
<tr class="memitem:adbc315390eb210731db4704d1b33095d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbc315390eb210731db4704d1b33095d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R2</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* R2&lt;4:0&gt; */</td></tr>
<tr class="memitem:ac29557d3b59ac8d83452e87ae8485b7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac29557d3b59ac8d83452e87ae8485b7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R3</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* R3&lt;4:0&gt; */</td></tr>
<tr class="memitem:aab3b75384e7584e06eab0d00397a90aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab3b75384e7584e06eab0d00397a90aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R4</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* R4&lt;4:0&gt; */</td></tr>
<tr class="memitem:a6e75089fc1c7af5bf7217d188eb1b07d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e75089fc1c7af5bf7217d188eb1b07d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RP</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rp&lt;4:0&gt; */</td></tr>
<tr class="memitem:a815fe638a44110df4f417a91a1a1c13b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a815fe638a44110df4f417a91a1a1c13b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>C1</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* C1&lt;5:0&gt; */</td></tr>
<tr class="memitem:ad5edeb79915adeea5db828f37a83d310"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5edeb79915adeea5db828f37a83d310"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>C2</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* C2&lt;5:0&gt; */</td></tr>
<tr class="memitem:a5e5edaffbef8c4cdd393b695e760e0c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e5edaffbef8c4cdd393b695e760e0c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Cp&lt;5:0&gt; */</td></tr>
<tr class="memitem:a50e2f109df01618fb96727b0e40373b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50e2f109df01618fb96727b0e40373b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PD_TUNE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* PD Tune */</td></tr>
<tr class="memitem:a9ed21057dba0078689807dc28c0902f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ed21057dba0078689807dc28c0902f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TUNER_RESAMPLE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tuner Resample */</td></tr>
<tr class="memitem:a48e8c3636fdabee674f28c22aa910423"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48e8c3636fdabee674f28c22aa910423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TUNER_RESAMPLE_PHASE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tuner Resample Phase */</td></tr>
<tr class="memitem:adb069c32b76918eb8f09fcba31b243bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb069c32b76918eb8f09fcba31b243bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TUNE_CTRL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Tune Control&lt;1:0&gt; */</td></tr>
<tr class="memitem:a5a910da6634c8f7e99070ba752dfacde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a910da6634c8f7e99070ba752dfacde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_BBF_BYPASS_BIAS_R</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Bypass Bias R */</td></tr>
<tr class="memitem:aa3f8e5647ef21553b31dcf77a3038204"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3f8e5647ef21553b31dcf77a3038204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R2B_OVR</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* R2b Ovr */</td></tr>
<tr class="memitem:a58e6afca0f710a4f078a57f9563cf68e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58e6afca0f710a4f078a57f9563cf68e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>R2B</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* R2b&lt;4:0&gt; */</td></tr>
<tr class="memitem:a66d5155724df6f4a29d8d0ff849bf7ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66d5155724df6f4a29d8d0ff849bf7ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBF1_COMP_I</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* BBF1 Comp I */</td></tr>
<tr class="memitem:af30d63c51bbca14044047122b04822e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af30d63c51bbca14044047122b04822e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBF1_COMP_Q</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* BBF1 Comp Q */</td></tr>
<tr class="memitem:acfe589c49bfc6cb53a5977c2fc837f20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfe589c49bfc6cb53a5977c2fc837f20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBF2_COMP_I</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* BBF2 Comp I */</td></tr>
<tr class="memitem:ae2e6f260860d231b3f0b9a9c2f0ca6c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2e6f260860d231b3f0b9a9c2f0ca6c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBF2_COMP_Q</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* BBF2 Comp Q */</td></tr>
<tr class="memitem:ac71c0f97baf0cbe7b259d4dea190ae41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac71c0f97baf0cbe7b259d4dea190ae41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Bias&lt;1:0&gt; */</td></tr>
<tr class="memitem:a9dcb9451c41d620bd605cc8d9d597440"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dcb9451c41d620bd605cc8d9d597440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RGM</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Rgm&lt;1:0&gt; */</td></tr>
<tr class="memitem:ae32f8c0468261f4eb0690ccced056310"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae32f8c0468261f4eb0690ccced056310"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Cc&lt;1:0&gt; */</td></tr>
<tr class="memitem:a96709bb0b9728ae7ce3e166684df8a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96709bb0b9728ae7ce3e166684df8a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AMPBIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* AmpBias&lt;1:0&gt; */</td></tr>
<tr class="memitem:aa3682c09df0a08f6af27cc71e69847ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3682c09df0a08f6af27cc71e69847ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RESISTOR</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Resistor&lt;3:0&gt; */</td></tr>
<tr class="memitem:a3ada89092397e591adb28ac7feecd188"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ada89092397e591adb28ac7feecd188"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAPACITOR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Capacitor&lt;5:0&gt; */</td></tr>
<tr class="memitem:a6a536778c7fdf39e73a5bb4274cb82a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a536778c7fdf39e73a5bb4274cb82a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LO_COMMON_MODE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* LO Common Mode&lt;1:0&gt; */</td></tr>
<tr class="memitem:ade8ac817714cbd05cb465a453b265892"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade8ac817714cbd05cb465a453b265892"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVALTIME</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* EvalTime */</td></tr>
<tr class="memitem:a2b8f726474677134cc71801aaf2779b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b8f726474677134cc71801aaf2779b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_BBF_TUNE_DIVIDER</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* TX BBF Tune Divider&lt;8&gt; */</td></tr>
<tr class="memitem:a4ce07165b7a2cd7f47563648f00c327d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ce07165b7a2cd7f47563648f00c327d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TUNE_COMP_MASK</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Tune Comp Mask&lt;1:0&gt; */</td></tr>
<tr class="memitem:ace024e35f450f2a75fb57385aeaa1397"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace024e35f450f2a75fb57385aeaa1397"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TUNER_MODE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 1) /* Tuner Mode&lt;2:0&gt; */</td></tr>
<tr class="memitem:a9c6615d9c8d082f4763994288ca2aaa0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c6615d9c8d082f4763994288ca2aaa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WRITE_RX</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Write Rx */</td></tr>
<tr class="memitem:a8677c01d5390a020d03d0e770971fefa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8677c01d5390a020d03d0e770971fefa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>START_RX_CLOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Start Rx Clock */</td></tr>
<tr class="memitem:a0bfb9944ec2461850503b15b1166c13a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bfb9944ec2461850503b15b1166c13a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NUMBER_OF_TAPS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Number of Taps */</td></tr>
<tr class="memitem:ab6c48eb9804df418e11ee90961094de9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6c48eb9804df418e11ee90961094de9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SELECT_RX_CH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* Select Rx Ch&lt;1:0&gt; */</td></tr>
<tr class="memitem:ac77f37efbc16b3c41aa2fdc13088a7c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac77f37efbc16b3c41aa2fdc13088a7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FILTER_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Filter gain&lt;1:0&gt; */</td></tr>
<tr class="memitem:a48f6bf2a630cb6fe18c0feaa16fb65b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48f6bf2a630cb6fe18c0feaa16fb65b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEC_PWR_FOR_LOW_PWR</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Dec Pwr for Low Pwr */</td></tr>
<tr class="memitem:acd1ed9d6d2ffd9c3ed7b78a10e8f7799"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd1ed9d6d2ffd9c3ed7b78a10e8f7799"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEC_PWR_FOR_LOCK_LEVEL</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Dec Pwr for Lock Level */</td></tr>
<tr class="memitem:af3e357b55dbc1a5720dd345cd2db2330"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3e357b55dbc1a5720dd345cd2db2330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEC_PWR_FOR_GAIN_LOCK_EXIT</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Dec Pwr for Gain Lock Exit */</td></tr>
<tr class="memitem:a0115bf055fd1b3e4e3926f24bf834849"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0115bf055fd1b3e4e3926f24bf834849"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SLOW_ATTACK_HYBRID_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Slow Attack Hybrid Mode */</td></tr>
<tr class="memitem:a575570efee852b7abbf57080ac19152d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a575570efee852b7abbf57080ac19152d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_GAIN_CTRL_SETUP</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Rx 2 Gain Control Setup&lt;1:0&gt; */</td></tr>
<tr class="memitem:ab020713e8eda73bc3108bfafae33b9c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab020713e8eda73bc3108bfafae33b9c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_GAIN_CTRL_SETUP</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx 1 Gain Control Setup&lt;1:0&gt; */</td></tr>
<tr class="memitem:aeeb85e5f314b22cc7b2ee94b544b7981"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeb85e5f314b22cc7b2ee94b544b7981"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_GAIN_CTL_MASK</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="memitem:a9dae46c3a499668317a7be6919804821"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dae46c3a499668317a7be6919804821"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_GAIN_CTRL_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:a40dca1ee0a30f30eb334dd2fad5e5d03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40dca1ee0a30f30eb334dd2fad5e5d03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_GAIN_CTRL_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:a440b91c61b676ca6f2e42694e90cc822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a440b91c61b676ca6f2e42694e90cc822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_GAIN_CTL_MGC</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="memitem:a006fb657b052579cb02d5ef6794e3a3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a006fb657b052579cb02d5ef6794e3a3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_GAIN_CTL_AGC_FAST_ATK</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="memitem:a40172ac2506ee39f53cb0c81206aa6f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40172ac2506ee39f53cb0c81206aa6f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_GAIN_CTL_AGC_SLOW_ATK</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="memitem:a3b1a6a6dd162df6847e95803de6c8333"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b1a6a6dd162df6847e95803de6c8333"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_GAIN_CTL_AGC_SLOW_ATK_HYBD</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="memitem:a88024146a43152269d4d679a3ac2e9d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88024146a43152269d4d679a3ac2e9d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_SOFT_RESET</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Soft Reset */</td></tr>
<tr class="memitem:aa19929373b1c907567f5c9f5b7e6311a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa19929373b1c907567f5c9f5b7e6311a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_GAIN_UNLOCK_CTRL</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Gain Unlock Control */</td></tr>
<tr class="memitem:a29ae5c117bf0100dfac65d6306cd2fdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29ae5c117bf0100dfac65d6306cd2fdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_USE_FULL_GAIN_TABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Use Full Gain Table */</td></tr>
<tr class="memitem:a519746a4121ab417b439c03ed267902a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a519746a4121ab417b439c03ed267902a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIG_GAIN_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Enable Digital Gain */</td></tr>
<tr class="memitem:adcda9773362abb5f1ec5cd90f9b6163c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcda9773362abb5f1ec5cd90f9b6163c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAN_GAIN_CTRL_RX2</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Manual Gain Control Rx 2 */</td></tr>
<tr class="memitem:ae582d601f47bf691b75afc272aa56086"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae582d601f47bf691b75afc272aa56086"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAN_GAIN_CTRL_RX1</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Manual Gain Control Rx 1 */</td></tr>
<tr class="memitem:a5729110fb9c13ee3e64a107267a36ba6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5729110fb9c13ee3e64a107267a36ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INCDEC_LMT_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Inc/Dec LMT Gain */</td></tr>
<tr class="memitem:afc6014c889f253b89207e63b4a70cddb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc6014c889f253b89207e63b4a70cddb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_AGC_FOR_LMTLPF_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Use AGC for LMT/LPF Gain */</td></tr>
<tr class="memitem:ad259e0891d3db40cdcf8eb81a415641b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad259e0891d3db40cdcf8eb81a415641b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MANUAL_INCR_STEP_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Manual (CTRL_IN) Incr Gain Step Size&lt;2:0&gt; */</td></tr>
<tr class="memitem:aa46667a757c6165133556b242f451dde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa46667a757c6165133556b242f451dde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OVERRANGE_SAMPLE_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* ADC Overrange Sample Size&lt;2:0&gt; */</td></tr>
<tr class="memitem:a9a3b05d3d0b9bb2c0a16048932e0e950"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a3b05d3d0b9bb2c0a16048932e0e950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAXIMUM_FULL_TABLELMT_TABLE_INDEX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Maximum Full Table/LMT Table Index&lt;6:0&gt; */</td></tr>
<tr class="memitem:a81375873bd4540f2d49bc3b468927af8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81375873bd4540f2d49bc3b468927af8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MANUAL_CTRL_IN_DECR_GAIN_STP_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Manual (CTRL_IN) Decr Gain Step Size&lt;2:0&gt; */</td></tr>
<tr class="memitem:aba475b6e3bd4815ccdcb338677b7f8bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba475b6e3bd4815ccdcb338677b7f8bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEAK_OVERLOAD_WAIT_TIME</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Peak Overload Wait Time&lt;4:0&gt; */</td></tr>
<tr class="memitem:aff582d2011fd81391f6596bc222da980"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff582d2011fd81391f6596bc222da980"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIG_GAIN_STP_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Dig Gain Step Size&lt;2:0&gt; */</td></tr>
<tr class="memitem:aa515fee3d248e59f3d505df2e8cff96b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa515fee3d248e59f3d505df2e8cff96b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAXIMUM_DIGITAL_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Maximum Digital Gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:a2f250e2075e1a23ceba80e1fe9bb33d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f250e2075e1a23ceba80e1fe9bb33d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_DIG_SAT_OVRG</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Enable Dig Sat Ovrg */</td></tr>
<tr class="memitem:a6e3a529f61849c111699784571542857"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e3a529f61849c111699784571542857"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_LOCK_LEVEL_FAST_AGC_INNER_HIGH_THRESH_SLOW</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* AGC Lock Level (Fast)/ AGC Inner High Threshold (Slow) &lt;6:0&gt; */</td></tr>
<tr class="memitem:a448ef7512f7e85b70f8bf68633dc7433"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a448ef7512f7e85b70f8bf68633dc7433"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LMT_DETECTOR_SETTLING_TIME</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* LMT Detector Settling Time&lt;2:0&gt; */</td></tr>
<tr class="memitem:a40de04e56e46296538ea23b55ebc80bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40de04e56e46296538ea23b55ebc80bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEC_STP_SIZE_FOR_LARGE_LMT_OVERLOAD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 2) /* Dec Step Size for: Large LMT Overload/ Full Table Case #3 &lt;2:0&gt; */</td></tr>
<tr class="memitem:a2980f1090d06c4381d3b8d0c63cba641"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2980f1090d06c4381d3b8d0c63cba641"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_NOISE_CORRECTION_FACTOR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* ADC Noise Correction Factor&lt;1:0&gt; */</td></tr>
<tr class="memitem:aa473e7dc924d9bd934cc4936f4568bb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa473e7dc924d9bd934cc4936f4568bb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DECREMENT_STP_SIZE_FOR_SMALL_LPF_GAIN_CHANGE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* Fast Attack Only. Decrement Step Size for: Small LPF Gain Change / Full Table Case #2 &lt;2:0&gt; */</td></tr>
<tr class="memitem:a9c29153fa2c10b1dde6f49fc18c2f8a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c29153fa2c10b1dde6f49fc18c2f8a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LARGE_LPF_GAIN_STEP</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Decrement Step Size for: Large LPF Gain Change / Full Table Case #1&lt;3:0&gt; */</td></tr>
<tr class="memitem:a522f5f864ef217d1ca767d901faa2c33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a522f5f864ef217d1ca767d901faa2c33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_PD_RESET_RX2</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Force PD Reset Rx2 */</td></tr>
<tr class="memitem:a80c58e1b802cec5808e8c336ece09456"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80c58e1b802cec5808e8c336ece09456"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FOR_PD_RESET_RX1</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* For PD Reset Rx1 */</td></tr>
<tr class="memitem:afb1a1cbf15cd9b4e3ca59beeda2a129e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb1a1cbf15cd9b4e3ca59beeda2a129e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMALL_LMT_OVERLOAD_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Small LMT Overload Threshold&lt;5:0&gt; */</td></tr>
<tr class="memitem:ae61f921a404bce466192c0f73ee7dd58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae61f921a404bce466192c0f73ee7dd58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LARGE_LMT_OVERLOAD_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Large LMT Overload Threshold&lt;5:0&gt; */</td></tr>
<tr class="memitem:a892f03fa282ada9f88cdaad438817414"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a892f03fa282ada9f88cdaad438817414"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_MEAS_IN_STATE_5_MSB</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Power Meas in State 5&lt;3&gt; */</td></tr>
<tr class="memitem:aafbd06c3a56a85abb29d2459f9ef7859"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafbd06c3a56a85abb29d2459f9ef7859"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_MANUAL_FULL_TABLE_LMT_TABLE_GAIN_INDEX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx1 Manual Full table/LMT table Gain Index&lt;6:0&gt; */</td></tr>
<tr class="memitem:a93f78375766ce9bc2c4f0444b1bc4d1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93f78375766ce9bc2c4f0444b1bc4d1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FULL_TBL_IDX_MASK</b>&#160;&#160;&#160;RX1_MANUAL_FULL_TABLE_LMT_TABLE_GAIN_INDEX(~0)</td></tr>
<tr class="memitem:a174ab28eb3df1ad3b9bb3b4bfd1fc663"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a174ab28eb3df1ad3b9bb3b4bfd1fc663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_MEAS_IN_STATE_5</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Power Meas in State 5&lt;2:0&gt; */</td></tr>
<tr class="memitem:a8811019f40a4f7d9c1a9019895ac53b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8811019f40a4f7d9c1a9019895ac53b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_MANUAL_LPF_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx1 Manual LPF Gain &lt;4:0&gt; */</td></tr>
<tr class="memitem:a877e157df592c7b51fbc18242a1ea531"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a877e157df592c7b51fbc18242a1ea531"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LPF_IDX_MASK</b>&#160;&#160;&#160;RX1_MANUAL_LPF_GAIN(~0)</td></tr>
<tr class="memitem:a4e4d25687dd622a3e571a39b629335df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e4d25687dd622a3e571a39b629335df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX1_DIGITAL_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Force Rx1 Digital Gain */</td></tr>
<tr class="memitem:a4f9b45466ab8e21685ad59b5e70a92c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f9b45466ab8e21685ad59b5e70a92c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_MANUALFORCED_DIGITAL_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx1 Manual/Forced Digital Gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:a3a475e56616f70bcbe2a282cf2970794"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a475e56616f70bcbe2a282cf2970794"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_DIGITAL_IDX_MASK</b>&#160;&#160;&#160;RX1_MANUALFORCED_DIGITAL_GAIN(~0)</td></tr>
<tr class="memitem:ad852cc46cf3665263b19c8dc607680d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad852cc46cf3665263b19c8dc607680d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_MANUAL_FULL_TABLE_LMT_TABLE_GAIN_INDEX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx2 Manual Full table/ LMT table Gain Index&lt;6:0&gt; */</td></tr>
<tr class="memitem:a0969022ef6a50ba46a7e408512bb71f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0969022ef6a50ba46a7e408512bb71f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_MANUAL_LPF_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx2 Manual LPF Gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:ac3e4c9d19f1438a79c984c8c755dd572"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3e4c9d19f1438a79c984c8c755dd572"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX2_DIGITAL_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Force Rx2 Digital Gain */</td></tr>
<tr class="memitem:a71f166d480565f4d079be6e02afffe41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71f166d480565f4d079be6e02afffe41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_MANUALFORCED_DIGITAL_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx2 Manual/Forced Digital Gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:a842113ad2ec7bdadc9e38cd6e6feefce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a842113ad2ec7bdadc9e38cd6e6feefce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_GAIN_INC_AFTER_GAIN_LOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Enable Gain Inc after Gain Lock */</td></tr>
<tr class="memitem:aa7b69e7658c9e691c20a0ec36bcd733b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7b69e7658c9e691c20a0ec36bcd733b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GOTO_OPT_GAIN_IF_ENERGY_LOST_OR_EN_AGC_HIGH</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Goto Opt Gain if Energy Lost or EN_AGC High */</td></tr>
<tr class="memitem:a9f7e9a33bea859068ea946020945c397"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f7e9a33bea859068ea946020945c397"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GOTO_SET_GAIN_IF_EN_AGC_HIGH</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Goto Set Gain if EN_AGC High */</td></tr>
<tr class="memitem:aff11ee5a0801f787f1d3a0930e115d5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff11ee5a0801f787f1d3a0930e115d5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GOTO_SET_GAIN_IF_EXIT_RX_STATE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Goto Set Gain if Exit Rx State */</td></tr>
<tr class="memitem:ae48131c15f42fff815cac08f23622e2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae48131c15f42fff815cac08f23622e2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DONT_UNLOCK_GAIN_IF_ENERGY_LOST</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Don't Unlock Gain if Energy Lost */</td></tr>
<tr class="memitem:a3d884009eb1d90e970e8e68983a06efa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d884009eb1d90e970e8e68983a06efa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GOTO_OPTIMIZED_GAIN_IF_EXIT_RX_STATE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Goto Optimized Gain if Exit Rx State */</td></tr>
<tr class="memitem:af7fb8da6941e1abf6894eb1c41045ce5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7fb8da6941e1abf6894eb1c41045ce5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DONT_UNLOCK_GAIN_IF_LG_ADC_OR_LMT_OVRG</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Don't Unlock Gain If Lg ADC or LMT Ovrg */</td></tr>
<tr class="memitem:a5734ba26187db6f2a4ac0e257f1126fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5734ba26187db6f2a4ac0e257f1126fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_INCR_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable Incr Gain */</td></tr>
<tr class="memitem:a3436c3378bc050c2f5fd29fe027b943d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3436c3378bc050c2f5fd29fe027b943d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_LAST_LOCK_LEVEL_FOR_SET_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Use Last Lock Level for Set Gain */</td></tr>
<tr class="memitem:a330c9bacb606a71e4f49561711e05cbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a330c9bacb606a71e4f49561711e05cbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_LMT_GAIN_INC_FOR_LOCK_LEVEL</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Enable LMT Gain Inc for Lock Level */</td></tr>
<tr class="memitem:a0ce7868574afaf891572506b2339c5c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ce7868574afaf891572506b2339c5c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GOTO_MAX_GAIN_OR_OPT_GAIN_IF_EN_AGC_HIGH</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Goto Max Gain or Opt Gain if EN_AGC High */</td></tr>
<tr class="memitem:a93f226763e96f39919d3266dde52cb37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93f226763e96f39919d3266dde52cb37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SETTLING_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Settling Delay&lt;4:0&gt; */</td></tr>
<tr class="memitem:a8da186d2d1e16ac32724a78956256fe8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da186d2d1e16ac32724a78956256fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POST_LOCK_LEVEL_STP_SIZE_FOR_LPF_TABLE_FULL_TABLE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Post Lock Level Step Size for: LPF Table/ Full Table &lt;1:0&gt; */</td></tr>
<tr class="memitem:a2257075b22ea2ba0d56bf3b259a7ebee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2257075b22ea2ba0d56bf3b259a7ebee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENERGY_LOST_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Energy lost threshold&lt;5:0&gt; */</td></tr>
<tr class="memitem:a859070af943b05e6a5b387143426f919"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a859070af943b05e6a5b387143426f919"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POST_LOCK_LEVEL_STP_FOR_LMT_TABLE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Post Lock Level Step for LMT	 Table &lt;1:0&gt; */</td></tr>
<tr class="memitem:a4bef54f14a909bd2d9e0e48f9670798b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bef54f14a909bd2d9e0e48f9670798b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STRONGER_SIGNAL_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Stronger Signal Threshold&lt;5:0&gt; */</td></tr>
<tr class="memitem:a47414f58c970c94af73c95f275fe94b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47414f58c970c94af73c95f275fe94b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DONT_UNLOCK_GAIN_IF_ADC_OVRG</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Don't unlock gain if ADC Ovrg */</td></tr>
<tr class="memitem:a25e2960e63282d78d9bda1ed5b2cbd63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25e2960e63282d78d9bda1ed5b2cbd63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOW_POWER_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Low Power Threshold&lt;6:0&gt; */</td></tr>
<tr class="memitem:a6a860bbc9d59723727270e5ae9f35ecc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a860bbc9d59723727270e5ae9f35ecc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DONT_UNLOCK_GAIN_IF_STRONGER_SIGNAL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Don't unlock gain if Stronger Signal */</td></tr>
<tr class="memitem:a97d162a692047b87d9f00f59e9d090f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97d162a692047b87d9f00f59e9d090f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FINAL_OVER_RANGE_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Final Over Range Count&lt;2:0&gt; */</td></tr>
<tr class="memitem:acbdb261d9e526ca016a45230c7b4c01a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbdb261d9e526ca016a45230c7b4c01a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPTIMIZE_GAIN_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Optimize Gain Offset&lt;3:0&gt; */</td></tr>
<tr class="memitem:a906ed5ce57cf39460a0949d760f0bd91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a906ed5ce57cf39460a0949d760f0bd91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INCREMENT_GAIN_STP_LPFLMT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Increment Gain Step (LPF/LMT)&lt;2:0&gt; */</td></tr>
<tr class="memitem:a435cd7e5418ddcb55d469393e9821b1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a435cd7e5418ddcb55d469393e9821b1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENERGY_DETECT_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Energy Detect count&lt;4:0&gt; */</td></tr>
<tr class="memitem:ae9f60e06e636def82333ea5cc197a656"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9f60e06e636def82333ea5cc197a656"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGCLL_MAX_INCREASE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* AGCLL Max Increase&lt;5:0&gt; */</td></tr>
<tr class="memitem:ad28c508bb6392ef9af804daaf423320e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad28c508bb6392ef9af804daaf423320e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GAIN_LOCK_EXIT_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Gain Lock Exit Count&lt;5:0&gt; */</td></tr>
<tr class="memitem:ab0b9f1ab1b95993717aa5331f2e34645"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0b9f1ab1b95993717aa5331f2e34645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INITIAL_LMT_GAIN_LIMIT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Initial LMT Gain Limit&lt;6:0&gt; */</td></tr>
<tr class="memitem:a5a9b15af1dc9410327775d4bc5ac2f18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a9b15af1dc9410327775d4bc5ac2f18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PREVENT_GAIN_INC</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Prevent Gain Inc */</td></tr>
<tr class="memitem:aa16bb3f4ecb38728a4412675313c8705"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa16bb3f4ecb38728a4412675313c8705"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_INNER_LOW_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* AGC Inner Low Threshold&lt;6:0&gt; */</td></tr>
<tr class="memitem:aac1090a2a03bbdb3e06327d0c9e4a411"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac1090a2a03bbdb3e06327d0c9e4a411"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LARGE_LMT_OVERLOAD_EXED_COUNTER</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Large LMT Overload Exceeded Counter&lt;3:0&gt; */</td></tr>
<tr class="memitem:a315595ce0b9a76274d8ee42b5b0bb1ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a315595ce0b9a76274d8ee42b5b0bb1ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMALL_LMT_OVERLOAD_EXED_COUNTER</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Small LMT Overload Exceeded Counter&lt;3:0&gt; */</td></tr>
<tr class="memitem:a43d47f33071dbb6b728497788501573b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43d47f33071dbb6b728497788501573b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LARGE_ADC_OVERLOAD_EXED_COUNTER</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Large ADC Overload Exceeded Counter&lt;3:0&gt; */</td></tr>
<tr class="memitem:a2a85ddfc07446bb927ed1129b31f13fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a85ddfc07446bb927ed1129b31f13fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMALL_ADC_OVERLOAD_EXED_COUNTER</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Small ADC Overload Exceeded Counter&lt;3:0&gt; */</td></tr>
<tr class="memitem:a8be9cd96e8ba5880d9e828ea37ac9c29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8be9cd96e8ba5880d9e828ea37ac9c29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IMMED_GAIN_CHANGE_IF_LG_LMT_OVERLOAD</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Immed. Gain Change if Lg LMT Overload */</td></tr>
<tr class="memitem:aad3b048124206087e1c77925dd691d1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad3b048124206087e1c77925dd691d1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IMMED_GAIN_CHANGE_IF_LG_ADC_OVERLOAD</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Immed. Gain Change if Lg ADC Overload */</td></tr>
<tr class="memitem:a9c9dec89746232e38ef08fbe59b8b061"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c9dec89746232e38ef08fbe59b8b061"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_INNER_HIGH_THRESH_EXED_STP_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* AGC Inner High Threshold Exceeded Step Size&lt;2:0&gt; */</td></tr>
<tr class="memitem:aaa1831249bac53954f4330120d9132b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa1831249bac53954f4330120d9132b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_INNER_LOW_THRESH_EXED_STP_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* AGC Inner Low Threshold Exceeded Step Size&lt;2:0&gt; */</td></tr>
<tr class="memitem:a7c967a911ae748423da5324a7bbc685c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c967a911ae748423da5324a7bbc685c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DOUBLE_GAIN_COUNTER</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Double Gain Counter */</td></tr>
<tr class="memitem:a587f3a1ee710fc659bb5fd5d521167a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a587f3a1ee710fc659bb5fd5d521167a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_SYNC_FOR_GAIN_COUNTER</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Enable Sync for Gain Counter */</td></tr>
<tr class="memitem:a71d18fe9b6b2982def48e86d7f838e50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71d18fe9b6b2982def48e86d7f838e50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIG_SATURATION_EXED_COUNTER</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Dig Saturation Exceeded Counter&lt;3:0&gt; */</td></tr>
<tr class="memitem:abce97486193ce4f9f4537244dbc01f1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abce97486193ce4f9f4537244dbc01f1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_OUTER_HIGH_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* AGC Outer High Threshold&lt;3:0&gt; */</td></tr>
<tr class="memitem:a4f72cc75e8381d0932d74632d089cd4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f72cc75e8381d0932d74632d089cd4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_OUTER_LOW_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* AGC Outer Low Threshold&lt;3:0&gt; */</td></tr>
<tr class="memitem:aae00df2546079a13ef348701780c5db1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae00df2546079a13ef348701780c5db1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_OUTER_HIGH_THRESH_EXED_STP_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* AGC outer High Threshold Exceeded Step Size&lt;3:0&gt; */</td></tr>
<tr class="memitem:abf9b8f048eebcb2a6f433de1a635e7f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf9b8f048eebcb2a6f433de1a635e7f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_OUTER_LOW_THRESH_EXED_STP_SIZE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* AGC Outer Low Threshold Exceeded Step Size&lt;3:0&gt; */</td></tr>
<tr class="memitem:aabecfddc24a5ed25883ada8bb72c1b0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabecfddc24a5ed25883ada8bb72c1b0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXT_LNA_HIGH_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Ext LNA High Gain&lt;5:0&gt; */</td></tr>
<tr class="memitem:a5bf33c4eb0c84ab30060cb45a8e0e491"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bf33c4eb0c84ab30060cb45a8e0e491"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXT_LNA_LOW_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Ext LNA Low Gain&lt;5:0&gt; */</td></tr>
<tr class="memitem:ab5beb1954589cf7317ae78cfef3236d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5beb1954589cf7317ae78cfef3236d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GAIN_TABLE_ADDRESS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Gain Table Address&lt;6:0&gt; */</td></tr>
<tr class="memitem:a1223ce94f197be35e69522f5ec95923c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1223ce94f197be35e69522f5ec95923c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXT_LNA_CTRL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Ext LNA Ctrl */</td></tr>
<tr class="memitem:a71c4983e047ae0a660e36558e6dcc011"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71c4983e047ae0a660e36558e6dcc011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LNA_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* LNA Gain &lt;1:0&gt; */</td></tr>
<tr class="memitem:a14009dfdf9f48d9a88b255996be247d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14009dfdf9f48d9a88b255996be247d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIXER_GM_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Mixer Gm Gain &lt;4:0&gt; */</td></tr>
<tr class="memitem:a448ff3c04e05a9f1e012d3a959f5379f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a448ff3c04e05a9f1e012d3a959f5379f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* TIA Gain */</td></tr>
<tr class="memitem:a4d38d00ca0ae3b831b7b7a5e2eed8e4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d38d00ca0ae3b831b7b7a5e2eed8e4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPF_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* LPF Gain &lt;4:0&gt; */</td></tr>
<tr class="memitem:a3d9e6c0383e5ed7f6f4e2dc34bc2e280"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d9e6c0383e5ed7f6f4e2dc34bc2e280"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_DC_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* RF DC Cal */</td></tr>
<tr class="memitem:a1b6adb1dc227c2dcda0036e538c1e68c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b6adb1dc227c2dcda0036e538c1e68c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIGITAL_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Digital Gain &lt;4:0&gt; */</td></tr>
<tr class="memitem:a3e1cd96ac064c085760a3cb6ead4af8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e1cd96ac064c085760a3cb6ead4af8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TO_LNA_GAIN</b>(x)&#160;&#160;&#160;(((x) &gt;&gt; 5) &amp; 0x3) /* LNA Gain &lt;1:0&gt; */</td></tr>
<tr class="memitem:a5dd1fa102bcec00e1823237a9e3521dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5dd1fa102bcec00e1823237a9e3521dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TO_MIXER_GM_GAIN</b>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0x1F) /* Mixer Gm Gain &lt;4:0&gt; */</td></tr>
<tr class="memitem:a365f95eba6ed2ca5f44ae298a983e24e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a365f95eba6ed2ca5f44ae298a983e24e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TO_LPF_GAIN</b>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0x1F) /* LPF Gain &lt;4:0&gt; */</td></tr>
<tr class="memitem:ac2b366459fbdaffea2e4659f345c65e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2b366459fbdaffea2e4659f345c65e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TO_DIGITAL_GAIN</b>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0x1F) /* Digital Gain &lt;4:0&gt; */</td></tr>
<tr class="memitem:a965a941a5f7fca5db3b6108e650f1178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a965a941a5f7fca5db3b6108e650f1178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WRITE_GAIN_TABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Write Gain Table */</td></tr>
<tr class="memitem:af8f8d92093fee955101fa8d97e8ff664"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8f8d92093fee955101fa8d97e8ff664"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>START_GAIN_TABLE_CLOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Start Gain Table Clock */</td></tr>
<tr class="memitem:a60188286b423fb2588351e420af35914"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60188286b423fb2588351e420af35914"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECEIVER_SELECT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* Receiver Select&lt;1:0&gt; */</td></tr>
<tr class="memitem:ab586921c8c4d1ddbb8a8450edfc3e7e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab586921c8c4d1ddbb8a8450edfc3e7e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GT_RX1</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:a9f1930bb2f4349a9d85fa3a1d6ebac6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f1930bb2f4349a9d85fa3a1d6ebac6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GT_RX2</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:a547633e8842b108bed036c9c03943d9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a547633e8842b108bed036c9c03943d9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_SUB_TABLE_GAIN_WRITE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Gm Sub Table Gain Word Write&lt;6:0&gt; */</td></tr>
<tr class="memitem:aaa974730293b29aac2e3b30d253e431e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa974730293b29aac2e3b30d253e431e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_SUB_TABLE_BIAS_WRITE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Gm Sub Table Bias Word Write&lt;4:0&gt; */</td></tr>
<tr class="memitem:a789ae150d1edae56089598f16fb0c647"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a789ae150d1edae56089598f16fb0c647"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_SUB_TABLE_CTRL_WRITE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Gm Sub Table Control Word Write&lt;5:0&gt; */</td></tr>
<tr class="memitem:a6e5b6110943a57efbca9983794620343"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e5b6110943a57efbca9983794620343"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_SUB_TABLE_GAIN_READ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Gm Sub Table Gain Word Read&lt;6:0&gt; */</td></tr>
<tr class="memitem:a2a50ed3d09dba1993ae6fdcdc2074d21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a50ed3d09dba1993ae6fdcdc2074d21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_SUB_TABLE_BIAS_READ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Gm Sub Table Bias Word Read&lt;4:0&gt; */</td></tr>
<tr class="memitem:aa2cb301a808ee8dfaa49b6272c219d80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2cb301a808ee8dfaa49b6272c219d80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GM_SUB_TABLE_CTRL_READ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Gm Sub Table Control Word Read&lt;5:0&gt; */</td></tr>
<tr class="memitem:a5afcb312fd48195bee837726538ffdda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5afcb312fd48195bee837726538ffdda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WRITE_GM_SUB_TABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Write Gm Sub Table */</td></tr>
<tr class="memitem:a199165cc2fc52120d1b0c1110f15af07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a199165cc2fc52120d1b0c1110f15af07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>START_GM_SUB_TABLE_CLOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Start Gm Sub Table Clock */</td></tr>
<tr class="memitem:a94962ec7cd37054d999dbc7d3090e73a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94962ec7cd37054d999dbc7d3090e73a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CALIB_TABLE_GAIN_DIFFERROR_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Calib Table Gain Diff/Error Word&lt;5:0&gt; */</td></tr>
<tr class="memitem:a67f6fef2ba272193022e1ce47a610077"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67f6fef2ba272193022e1ce47a610077"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CALIB_TABLE_GAIN_ERROR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Calib Table Gain Error&lt;4:0&gt; */</td></tr>
<tr class="memitem:ae025ba91243185a18a4587bf61effaff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae025ba91243185a18a4587bf61effaff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>READ_SELECT</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Read Select */</td></tr>
<tr class="memitem:a575c9457d07c28d9cd0b32ea8fc8e3d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a575c9457d07c28d9cd0b32ea8fc8e3d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WRITE_MIXER_ERROR_TABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Write Mixer Error Table */</td></tr>
<tr class="memitem:a735ee418b21b266e16536e6c0657118f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a735ee418b21b266e16536e6c0657118f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WRITE_LNA_ERROR_TABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Write LNA Error Table */</td></tr>
<tr class="memitem:a1c07026859fa4f66dd13fd67211be1fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c07026859fa4f66dd13fd67211be1fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WRITE_LNA_GAIN_DIFF</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Write LNA Gain Diff */</td></tr>
<tr class="memitem:a6958d4fc6b6ad20c8336b6bd63b09c9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6958d4fc6b6ad20c8336b6bd63b09c9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>START_CALIB_TABLE_CLOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Start Calib Table Clock */</td></tr>
<tr class="memitem:a84765eb1c84953cbcc91f8b1610c335f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84765eb1c84953cbcc91f8b1610c335f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CALIB_TABLE_SELECT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Calib Table Select&lt;1:0&gt; */</td></tr>
<tr class="memitem:a9f5e900a11750db9ee8e4586321071bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f5e900a11750db9ee8e4586321071bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LNA_CALIB_TABLE_GAIN_DIFFERENCE_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* LNA Calib Table Gain Difference Word&lt;5:0&gt; */</td></tr>
<tr class="memitem:afdc2b0a24fdaf1b66d582a1228d2cefc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdc2b0a24fdaf1b66d582a1228d2cefc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_MIXER_CALIBRATION_GAIN_INDEX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Max Mixer Calibration Gain Index&lt;4:0&gt; */</td></tr>
<tr class="memitem:acdac94e0ecb830b4fb85e9416b76f198"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdac94e0ecb830b4fb85e9416b76f198"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_DIG_GAIN_CORR</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Enable Dig Gain Corr */</td></tr>
<tr class="memitem:abff918b3f988d9da6bd74f43c1b64969"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abff918b3f988d9da6bd74f43c1b64969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_TEMP_SENSOR_FOR_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Force Temp Sensor for Cal */</td></tr>
<tr class="memitem:a5a2df8263683bc93967761d3e017d719"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a2df8263683bc93967761d3e017d719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SETTLE_TIME</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Settle Time&lt;5:0&gt; */</td></tr>
<tr class="memitem:a03df39c63691041ea8964bac4392a584"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03df39c63691041ea8964bac4392a584"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GAIN_CAL_MEAS_DURATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Gain Cal Meas Duration&lt;3:0&gt; */</td></tr>
<tr class="memitem:ac73a6da26ee7cfc249c75070732ec168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac73a6da26ee7cfc249c75070732ec168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MEASUREMENT_DURATION_1</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Measurement duration 1 &lt;3:0&gt; */</td></tr>
<tr class="memitem:a1e76aa06403e35442ac2ea5a9b608643"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e76aa06403e35442ac2ea5a9b608643"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MEASUREMENT_DURATION_0</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Measurement duration 0 &lt;3:0&gt; */</td></tr>
<tr class="memitem:a5a1f564ae65058dc54ef700fb678788e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a1f564ae65058dc54ef700fb678788e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MEASUREMENT_DURATION_3</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Measurement duration 3 &lt;3:0&gt; */</td></tr>
<tr class="memitem:ac7f1312f47bf2e9e68f7096094378d44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7f1312f47bf2e9e68f7096094378d44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MEASUREMENT_DURATION_2</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Measurement duration 2 &lt;3:0&gt; */</td></tr>
<tr class="memitem:a763cef9e10048ead6b228c0d85dc5058"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a763cef9e10048ead6b228c0d85dc5058"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>START_RSSI_MEAS</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Start RSSI Meas (Mode 4) */</td></tr>
<tr class="memitem:add6adab1d7c73a290524497703213896"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add6adab1d7c73a290524497703213896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_ADC_POWER_MEAS</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Enable ADC Power Meas. */</td></tr>
<tr class="memitem:a7d79a31e9180870af52af188808f490e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d79a31e9180870af52af188808f490e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEFAULT_RSSI_MEAS_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Default RSSI Meas Mode */</td></tr>
<tr class="memitem:ad14cc662646b836701b5aeb102a0a10f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad14cc662646b836701b5aeb102a0a10f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFIR_FOR_RSSI_MEASUREMENT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* RFIR for RSSI measurement&lt;1:0&gt; */</td></tr>
<tr class="memitem:a67430bd08e70a7e06a98c534fb444aa5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67430bd08e70a7e06a98c534fb444aa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RSSI_MODE_SELECT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 2) /* RSSI Mode Select&lt;2:0&gt; */</td></tr>
<tr class="memitem:ae40e8f6b5970621159b89418195e96f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae40e8f6b5970621159b89418195e96f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_POWER_MEASUREMENT_DURATION_1</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* ADC Power Measurement Duration 1&lt;3:0&gt; */</td></tr>
<tr class="memitem:a749378176c62f44ddc35a32a3cc0997b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a749378176c62f44ddc35a32a3cc0997b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_POWER_MEASUREMENT_DURATION_0</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* ADC Power Measurement Duration 0 &lt;3:0&gt; */</td></tr>
<tr class="memitem:ac6a6731a20610cc69a478760805cb67a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6a6731a20610cc69a478760805cb67a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_HB3_OUT_FOR_ADC_PWR_MEAS</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Use HB3 Out for ADC Pwr Meas */</td></tr>
<tr class="memitem:a7cd2f1082b666e451bd479908b4c2a54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cd2f1082b666e451bd479908b4c2a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_HB1_OUT_FOR_DEC_PWR_MEAS</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Use HB1 Out for Dec pwr Meas */</td></tr>
<tr class="memitem:a1cbf313005ebb5687e9ee950a1540877"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cbf313005ebb5687e9ee950a1540877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_DEC_PWR_MEAS</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Enable Dec Pwr Meas */</td></tr>
<tr class="memitem:a2f1d2a6b2c76c89a2ea958a7878e27f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f1d2a6b2c76c89a2ea958a7878e27f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEFAULT_MODE_ADC_POWER</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Default Mode ADC Power */</td></tr>
<tr class="memitem:a258f5ee3c31eca2238135977a392c26f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a258f5ee3c31eca2238135977a392c26f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEC_POWER_MEASUREMENT_DURATION</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Dec Power Measurement Duration &lt;3:0&gt; */</td></tr>
<tr class="memitem:a7d3b9f00e054a037bdcdf58eca2c03d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d3b9f00e054a037bdcdf58eca2c03d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DB_GAIN_READBACK_CHANNEL</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* dB Gain Read-back Channel */</td></tr>
<tr class="memitem:ad1c2db22e609d54533b4f735d060abe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1c2db22e609d54533b4f735d060abe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_LNA_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 1) /* Max LNA Gain&lt;6:0&gt; */</td></tr>
<tr class="memitem:a8307d44250904737aef8bba6f7a3d712"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8307d44250904737aef8bba6f7a3d712"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_QUAD_CAL_LEVEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Rx Quad Cal Level &lt;3 :0&gt; */</td></tr>
<tr class="memitem:af49e58331b87dc797eba65232db2ed7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af49e58331b87dc797eba65232db2ed7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_PHASE_CORR</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Enable Phase Corr */</td></tr>
<tr class="memitem:a4bfad857f91ea4494175d4d06739c549"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bfad857f91ea4494175d4d06739c549"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_GAIN_CORR</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Enable Gain Corr */</td></tr>
<tr class="memitem:aabbe510bc33613a12e91a745dd4117c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabbe510bc33613a12e91a745dd4117c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_SETTLE_COUNT_FOR_DC_CAL_WAIT</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Use Settle Count for DC Cal Wait */</td></tr>
<tr class="memitem:a8ad55c5eb516b6bb54b3ce9e27adeba0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ad55c5eb516b6bb54b3ce9e27adeba0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FIXED_DC_CAL_WAIT_TIME</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Fixed DC Cal Wait Time */</td></tr>
<tr class="memitem:a56f486c15d58643e0cfcc17c3eddd9a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56f486c15d58643e0cfcc17c3eddd9a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREE_RUN_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Free Run Mode */</td></tr>
<tr class="memitem:aa511d75a799f746c1e973c09ef7e82b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa511d75a799f746c1e973c09ef7e82b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_CORR_WORD_DECIMATION</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Enable Corr Word Decimation */</td></tr>
<tr class="memitem:afed393b261c143b2697bcc6722e0da0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afed393b261c143b2697bcc6722e0da0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_TRACKING_MODE_CH2</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Enable Tracking Mode CH2 */</td></tr>
<tr class="memitem:aea6721511e81a1458448d31b9a2d6a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea6721511e81a1458448d31b9a2d6a0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_TRACKING_MODE_CH1</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Enable Tracking Mode CH1 */</td></tr>
<tr class="memitem:a74625341a79e3484830c401d8947443c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74625341a79e3484830c401d8947443c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOFT_RESET</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Soft Reset */</td></tr>
<tr class="memitem:a46bb0834d40f101c0f161185578ceeb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46bb0834d40f101c0f161185578ceeb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CALIBRATION_CONFIG2_DFLT</b>&#160;&#160;&#160;(0x3 &lt;&lt; 5) /* Must be 2'b11 */</td></tr>
<tr class="memitem:a8315977dc29ba49358a5136a3b2b4385"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8315977dc29ba49358a5136a3b2b4385"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>K_EXP_PHASE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* K exp Phase&lt;4:0&gt; */</td></tr>
<tr class="memitem:a4e2c447f2b5a660f85b0c8b680297012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e2c447f2b5a660f85b0c8b680297012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PREVENT_POS_LOOP_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Prevent Pos Loop Gain */</td></tr>
<tr class="memitem:ac43285a79f1fc06be14dae37ac471825"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac43285a79f1fc06be14dae37ac471825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>K_EXP_AMPLITUDE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* K exp Amplitude&lt;4:0&gt; */</td></tr>
<tr class="memitem:a4e7a02f515e10ab6e45bd4b05b059492"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e7a02f515e10ab6e45bd4b05b059492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FULL_TABLELMT_TABLE_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx Full table/LMT table gain&lt;6:0&gt; */</td></tr>
<tr class="memitem:a0b476b70c63b9584873219b5c1926d83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b476b70c63b9584873219b5c1926d83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CORRECTION_WORD_DECIMATION_M</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Correction Word Decimation M&lt;2:0&gt; */</td></tr>
<tr class="memitem:ae88d7671fc700f588945c7d48fe19954"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae88d7671fc700f588945c7d48fe19954"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LPF_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx LPF gain&lt;4:0&gt; */</td></tr>
<tr class="memitem:ac30b0579ed124d66aa1a139649a96027"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac30b0579ed124d66aa1a139649a96027"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_A_I_DC_OFFSET_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* Rx1 Input A &quot;I&quot; DC Offset&lt;5:0&gt; */</td></tr>
<tr class="memitem:a723d5da80f8e070aae11497de17e90d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a723d5da80f8e070aae11497de17e90d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_A_Q_DC_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx1 Input A &quot;Q&quot; DC Offset&lt;9:8&gt; */</td></tr>
<tr class="memitem:a6f17fcdc3a67efbb7ab7ddbbdd691eae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f17fcdc3a67efbb7ab7ddbbdd691eae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_A_Q_DC_OFFSET_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Rx2 Input A &quot;Q&quot; DC Offset&lt;3:0&gt; */</td></tr>
<tr class="memitem:aac1535c39bd1bab04c928e53041b6c18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac1535c39bd1bab04c928e53041b6c18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_A_I_DC_OFFSET_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Rx1 Input A &quot;I&quot; DC Offset&lt;9:6&gt; */</td></tr>
<tr class="memitem:a5ae1157364eed34d0475d928f39f2f90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ae1157364eed34d0475d928f39f2f90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_A_I_DC_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Rx2 Input A &quot;I&quot; DC Offset&lt;1:0&gt; */</td></tr>
<tr class="memitem:a8666930e0a87cde1f5abc31e283f8af8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8666930e0a87cde1f5abc31e283f8af8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_A_Q_DC_OFFSET_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx2 Input A &quot;Q&quot; DC Offset&lt;9:4&gt; */</td></tr>
<tr class="memitem:a5ccb8d4bcb14dbae9b3f686eec8c92f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ccb8d4bcb14dbae9b3f686eec8c92f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_BC_I_DC_OFFSET_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 2) /* Rx1 Input B&amp;C &quot;I&quot; DC Offset&lt;5:0&gt; */</td></tr>
<tr class="memitem:ab340a46384a576ff654b25da5c8dc1c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab340a46384a576ff654b25da5c8dc1c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_BC_Q_DC_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx1 Input B&amp;C &quot;Q&quot; DC Offset&lt;9:8&gt; */</td></tr>
<tr class="memitem:ac98c3b43ccbf6a57e31ae967298f5b71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac98c3b43ccbf6a57e31ae967298f5b71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_BC_Q_DC_OFFSET_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Rx2 Input B&amp;C &quot;Q&quot; DC Offset&lt;3:0&gt; */</td></tr>
<tr class="memitem:a5f05f3a5d58f7a2a28e07b83fba223bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f05f3a5d58f7a2a28e07b83fba223bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_BC_I_DC_OFFSET_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Rx1 Input B&amp;C &quot;I&quot; DC Offset&lt;9:6&gt; */</td></tr>
<tr class="memitem:adb27b80c6eaf24a0d03da76ed7a0c210"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb27b80c6eaf24a0d03da76ed7a0c210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_BC_I_DC_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Rx2 Input B&amp;C &quot;I&quot; DC Offset&lt;1:0&gt; */</td></tr>
<tr class="memitem:aaecb4c6ed664372e8f19c86bca691185"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaecb4c6ed664372e8f19c86bca691185"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_BC_Q_DC_OFFSET_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx2 Input B&amp;C &quot;Q&quot; DC Offset&lt;9:4&gt; */</td></tr>
<tr class="memitem:af848bee3c39f0c6c7836b5a51b8ce3c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af848bee3c39f0c6c7836b5a51b8ce3c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_BC_FORCE_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Rx2 Input B&amp;C Force offset */</td></tr>
<tr class="memitem:a807a1a6a1e0867d6e6c2a3c45c1d3d98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a807a1a6a1e0867d6e6c2a3c45c1d3d98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_BC_FORCE_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Rx1 Input B&amp;C Force offset */</td></tr>
<tr class="memitem:a77ef5ee2f87c2f9dada7de637e3a88d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77ef5ee2f87c2f9dada7de637e3a88d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_BC_FORCE_PHGAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Rx2 Input B&amp;C Force Ph/Gain */</td></tr>
<tr class="memitem:a01e5126c1ac35f20af5a35eb9bf8452a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01e5126c1ac35f20af5a35eb9bf8452a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_BC_FORCE_PHGAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Rx1 Input B&amp;C Force Ph/Gain */</td></tr>
<tr class="memitem:ab24d0da94c2e665087cb54b371a6783c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab24d0da94c2e665087cb54b371a6783c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_A_FORCE_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Rx2 Input A Force offset */</td></tr>
<tr class="memitem:a0870a8049542694a9fd09dad076e99e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0870a8049542694a9fd09dad076e99e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_A_FORCE_OFFSET</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Rx1 Input A Force offset */</td></tr>
<tr class="memitem:a8858a7d8bb5587fb657114e8a95aac6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8858a7d8bb5587fb657114e8a95aac6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_INPUT_A_FORCE_PHGAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx2 Input A Force Ph/Gain */</td></tr>
<tr class="memitem:a7bb993167ff7d7112cb672f69a5ee3af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bb993167ff7d7112cb672f69a5ee3af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_INPUT_A_FORCE_PHGAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx1 Input A Force Ph/Gain */</td></tr>
<tr class="memitem:a0bc1217041aa1933f974baab19bdca31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bc1217041aa1933f974baab19bdca31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC_FS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* DAC FS&lt;1:0&gt; */</td></tr>
<tr class="memitem:a54f22b85812bb2dcaf98999091013b2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54f22b85812bb2dcaf98999091013b2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_DC_CALIBRATION_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* RF DC Calibration Count&lt;3:0&gt; */</td></tr>
<tr class="memitem:a002afee764fd22ae38d94e762a49d2e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a002afee764fd22ae38d94e762a49d2e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_DC_OFFSET_TABLE_UPDATE_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* RF DC Offset Table Update Count&lt;2:0&gt; */</td></tr>
<tr class="memitem:ada249bdc8e3617859a11497c5194bde1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada249bdc8e3617859a11497c5194bde1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_DC_OFFSET_ATTEN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* RF DC Offset Attenuation&lt;4:0&gt; */</td></tr>
<tr class="memitem:a94f09184e754bddced5873d041f60ee6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94f09184e754bddced5873d041f60ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_RX2_RF_DC_CGIN_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Invert Rx2 RF DC  CGin Word */</td></tr>
<tr class="memitem:ab5adc302fef6a01864c83637b15ddc6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5adc302fef6a01864c83637b15ddc6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_RX1_RF_DC_CGIN_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Invert Rx1 RF DC  CGin Word */</td></tr>
<tr class="memitem:a05638f9d89170236b73ee9fe88010d5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05638f9d89170236b73ee9fe88010d5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_RX2_RF_DC_CGOUT_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Invert Rx2 RF DC  CGout Word */</td></tr>
<tr class="memitem:ade07d66500ac4dfcf9aca9283379efb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade07d66500ac4dfcf9aca9283379efb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INVERT_RX1_RF_DC_CGOUT_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Invert Rx1 RF DC  CGout Word */</td></tr>
<tr class="memitem:a67f6362baf98fbdffb93c211bb08569c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67f6362baf98fbdffb93c211bb08569c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_WAIT_COUNTER_FOR_RF_DC_INIT_CAL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Use Wait Counter for RF DC Init Cal */</td></tr>
<tr class="memitem:a45491b5ff439f742419ed1081ccd2d9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45491b5ff439f742419ed1081ccd2d9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_FAST_SETTLE_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Enable Fast Settle Mode */</td></tr>
<tr class="memitem:a3bd7937010f11438a1259e796557a00e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bd7937010f11438a1259e796557a00e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_BB_DC_OFFSET_TRACKING</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Enable BB DC Offset Tracking */</td></tr>
<tr class="memitem:a5560c69d15cc3dfd169f2f5caa001b1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5560c69d15cc3dfd169f2f5caa001b1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RESET_ACC_ON_GAIN_CHANGE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Reset Acc on Gain Change */</td></tr>
<tr class="memitem:a5dd1e220e56059d330209c2843dc20fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5dd1e220e56059d330209c2843dc20fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENABLE_RF_OFFSET_TRACKING</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Enable RF Offset Tracking */</td></tr>
<tr class="memitem:a75e4c9555501c84e5a3ce97aa4a2cc12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75e4c9555501c84e5a3ce97aa4a2cc12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DC_OFFSET_UPDATE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* DC Offset Update&lt;2:0&gt; */</td></tr>
<tr class="memitem:a3b7a0318a36e90a36f206c9ca94637e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b7a0318a36e90a36f206c9ca94637e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_MINIMUM_CALIBRATION_GAIN_INDEX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RF Minimum Calibration Gain Index&lt;6:0&gt; */</td></tr>
<tr class="memitem:afefd6f0e55b141c788322d75c79bd214"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afefd6f0e55b141c788322d75c79bd214"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_SOI_THRESH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RF SOI Threshold&lt;6:0&gt; */</td></tr>
<tr class="memitem:a0951a20c0b4438c3d6428674ce3c458e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0951a20c0b4438c3d6428674ce3c458e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INCREASE_COUNT_DURATION</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Increase Count Duration */</td></tr>
<tr class="memitem:a767f096faf6003f51726409ab538757a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a767f096faf6003f51726409ab538757a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BB_TRACKING_DECIMATE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* BB Tracking Decimate&lt;1:0&gt; */</td></tr>
<tr class="memitem:abf17ec12be82f1ebe5cbe03bbd5c5d81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf17ec12be82f1ebe5cbe03bbd5c5d81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BB_DC_M_SHIFT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* BB  DC M Shift&lt;4:0&gt; */</td></tr>
<tr class="memitem:adba88f7d02e38c2940c942826cb24f2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adba88f7d02e38c2940c942826cb24f2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>READ_BACK_CH_SEL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Read Back  CH Sel */</td></tr>
<tr class="memitem:a2e3bd015dc64dba2ae801e7ed25b54c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e3bd015dc64dba2ae801e7ed25b54c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UPDATE_TRACKING_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Update Tracking Word */</td></tr>
<tr class="memitem:a60952ebcf7aa7a6d67e32f0a323d49c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60952ebcf7aa7a6d67e32f0a323d49c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX_NULL</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Force Rx Null */</td></tr>
<tr class="memitem:a756e12643bf066a92f34464dc1e5148a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a756e12643bf066a92f34464dc1e5148a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BB_DC_TRACKING_FAST_SETTLE_M_SHIFT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* BB DC Tracking Fast Settle M Shift&lt;4:0&gt; */</td></tr>
<tr class="memitem:ab7426855be2edb1ff1fe21642ae17aa1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7426855be2edb1ff1fe21642ae17aa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BB_DC_OFFSET_ATTEN</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* BB DC Offset Atten&lt;3:0&gt; */</td></tr>
<tr class="memitem:ab595b7183994e9bb9e0b87f75ab0ca78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab595b7183994e9bb9e0b87f75ab0ca78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BB_DC_OFFSET_CORRECTION_WORD_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RX1 BB DC Offset Correction word I&lt;14:8&gt; */</td></tr>
<tr class="memitem:a67479fbd74d9ab1bd76fb92d6c38e82a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67479fbd74d9ab1bd76fb92d6c38e82a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BB_DC_OFFSET_CORRECTION_WORD_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RX1 BB DC Offset Correction word Q&lt;14:8&gt; */</td></tr>
<tr class="memitem:aaba5b900dcd1a98575f504e83d4f3350"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaba5b900dcd1a98575f504e83d4f3350"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BB_DC_OFFSET_CORRECTION_WORD_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RX2 BB DC Offset Correction word I&lt;14:8&gt; */</td></tr>
<tr class="memitem:a9a6da8c471eb71395094fd160896b25f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a6da8c471eb71395094fd160896b25f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BB_DC_OFFSET_CORRECTION_WORD_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RX2 BB DC Offset Correction word Q&lt;14:8&gt; */</td></tr>
<tr class="memitem:a5566a89fe781d434646c501a1435651e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5566a89fe781d434646c501a1435651e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1RX2_BB_DC_OFFSET_TRACKING_CORRECTION_WORD_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RX1/RX2 BB DC Offset Tracking correction word I&lt;14:8&gt; */</td></tr>
<tr class="memitem:ae3b21f463eb536737ba03fde09cdb872"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3b21f463eb536737ba03fde09cdb872"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1RX2_BB_DC_OFFSET_TRACKING_CORRECTION_WORD_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* RX1/RX2 BB DC Offset Tracking correction word Q&lt;14:8&gt; */</td></tr>
<tr class="memitem:adbe202441dbcd11caf91c44626bffb50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbe202441dbcd11caf91c44626bffb50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_RSSI_SYMBOL</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx2 RSSI symbol &lt;0&gt; */</td></tr>
<tr class="memitem:a5c6d14a101c859edf59734f1b80de335"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c6d14a101c859edf59734f1b80de335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_RSSI_SYMBOL</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx1 RSSI symbol &lt;0&gt; */</td></tr>
<tr class="memitem:a5817b216576212d196ab10625e098eea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5817b216576212d196ab10625e098eea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_RSSI_PREAMBLE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx2 RSSI preamble &lt;0&gt; */</td></tr>
<tr class="memitem:ada0e727c0a337b047b3985e178ddd3a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada0e727c0a337b047b3985e178ddd3a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_RSSI_PREAMBLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx1 RSSI preamble &lt;0&gt; */</td></tr>
<tr class="memitem:aa12f4b388ece118055fed38a1011d5fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa12f4b388ece118055fed38a1011d5fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RSSI_LSB_SHIFT</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:a103f2984b325c296bf3ed725056647b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a103f2984b325c296bf3ed725056647b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RSSI_LSB_MASK1</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="memitem:a62a242bcf221c72a5f40386d6327402b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62a242bcf221c72a5f40386d6327402b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RSSI_LSB_MASK2</b>&#160;&#160;&#160;0x02</td></tr>
<tr class="memitem:a422ba4d9c6094dba040a425d91ecc8ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a422ba4d9c6094dba040a425d91ecc8ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_PATH_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx Path Gain&lt;0&gt; */</td></tr>
<tr class="memitem:a6da5c7a285e996983e043445bf70d43c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6da5c7a285e996983e043445bf70d43c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX2_LNA_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Force Rx2 LNA Gain */</td></tr>
<tr class="memitem:ab342d1bcd07f2e403e1b93b83e53abdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab342d1bcd07f2e403e1b93b83e53abdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_LNA_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Rx2 LNA Bypass */</td></tr>
<tr class="memitem:a86c859e663752fcfb248b60ab5a070fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86c859e663752fcfb248b60ab5a070fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX1_LNA_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Force Rx1 LNA Gain */</td></tr>
<tr class="memitem:a2090d874efb28e5823f6b0ea7a7850b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2090d874efb28e5823f6b0ea7a7850b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_LNA_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Rx1 LNA Bypass */</td></tr>
<tr class="memitem:a11e54fcdc4d29b8deedbdd9a867193d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11e54fcdc4d29b8deedbdd9a867193d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_LNA_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Rx2 LNA Gain&lt;1:0&gt; */</td></tr>
<tr class="memitem:a2ac6da0b238981ff42a2b820ad5d0741"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ac6da0b238981ff42a2b820ad5d0741"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_LNA_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx1 LNA Gain&lt;1:0&gt; */</td></tr>
<tr class="memitem:a3e30e0dc0132e401a87beaffb849e33e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e30e0dc0132e401a87beaffb849e33e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LNA_BIAS_COARSE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Rx LNA Bias Coarse&lt;3:0&gt; */</td></tr>
<tr class="memitem:aaafc599c796f3a45ea959ff912d5cde5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaafc599c796f3a45ea959ff912d5cde5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LNA_PCASCODE_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Rx LNA p-Cascode Bias&lt;2:0&gt; */</td></tr>
<tr class="memitem:a6b050fcc1abf9022260e4aac60bc3b07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b050fcc1abf9022260e4aac60bc3b07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LNA_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx LNA Bias&lt;4:0&gt; */</td></tr>
<tr class="memitem:a83e64bfdec1741db4b57e13c6b75ee6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83e64bfdec1741db4b57e13c6b75ee6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LNA_P_CASCODE_BIAS_FINE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx LNA p- Cascode Bias Fine&lt;4:3&gt; */</td></tr>
<tr class="memitem:a7f0bfaa9cfd32ae200684f45ef6b2f3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f0bfaa9cfd32ae200684f45ef6b2f3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_MIX_GM_CM_OUT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Rx Mix Gm CM Out&lt;2:0&gt; */</td></tr>
<tr class="memitem:a413b4d837aa002461101dd74a7e8179f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a413b4d837aa002461101dd74a7e8179f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_MIX_GM_PLOAD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx Mix Gm pload &lt;1:0&gt; */</td></tr>
<tr class="memitem:a2dae91391e16e6dd94ff698a54d92fcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dae91391e16e6dd94ff698a54d92fcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX1_MIX_GM</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Force Rx1 Mix Gm */</td></tr>
<tr class="memitem:a398bba514685d57aec175324c62b3a7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a398bba514685d57aec175324c62b3a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_MIX_GM_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx1 Mix Gm Gain&lt;5:0&gt; */</td></tr>
<tr class="memitem:a9e1971dc0d551be0e4c0a69b61716fc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e1971dc0d551be0e4c0a69b61716fc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_MIX_GM_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx1 Mix Gm Bias&lt;4:0&gt; */</td></tr>
<tr class="memitem:a973f13423cc796e6660b3969dd0b6db3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a973f13423cc796e6660b3969dd0b6db3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX2_MIX_GM</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Force Rx2 Mix Gm */</td></tr>
<tr class="memitem:a59f7b89c22479a5b4b865213780b1b51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59f7b89c22479a5b4b865213780b1b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_MIX_GM_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx2 Mix Gm Gain&lt;5:0&gt; */</td></tr>
<tr class="memitem:a50d4d2165e5ea029052cbdd737ea169f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50d4d2165e5ea029052cbdd737ea169f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_MIX_GM_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx2 Mix Gm Bias&lt;4:0&gt; */</td></tr>
<tr class="memitem:a90afb2485b20f7e45ee099a3b327ebd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90afb2485b20f7e45ee099a3b327ebd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUT_A_RX1_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Input A RX1 Q&lt;9:8&gt; */</td></tr>
<tr class="memitem:af7fa5974532c402db59abdec297dfa5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7fa5974532c402db59abdec297dfa5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUT_A_RX1_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Input A RX1 I&lt;9:8&gt; */</td></tr>
<tr class="memitem:acbfd0627ef7d3dfca25ca682b5bf1e9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbfd0627ef7d3dfca25ca682b5bf1e9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUT_A_RX2_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Input A RX2 I&lt;9:8&gt; */</td></tr>
<tr class="memitem:a382a55fd2e4e5f1967767d64f8e17f22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a382a55fd2e4e5f1967767d64f8e17f22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUT_A_RX2_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Input A RX2 Q&lt;9:8&gt; */</td></tr>
<tr class="memitem:a003726c31bfad3298449077fd268ac48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a003726c31bfad3298449077fd268ac48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUTS_BC_RX1_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Inputs B&amp;C RX1 Q&lt;9:8&gt; */</td></tr>
<tr class="memitem:a99064d1f8ed33ed7f0395763d93c1200"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99064d1f8ed33ed7f0395763d93c1200"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUTS_BC_RX1_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Inputs B&amp;C RX1 I&lt;9:8&gt; */</td></tr>
<tr class="memitem:a39bc167102711d31b16fc52942b44429"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39bc167102711d31b16fc52942b44429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUTS_BC_RX2_I</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Inputs B&amp;C RX2 I&lt;9:8&gt; */</td></tr>
<tr class="memitem:a50a90304f7230452e3f8d05ce5610ac5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50a90304f7230452e3f8d05ce5610ac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INPUTS_BC_RX2_Q</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Inputs B&amp;C RX2 Q&lt;9:8&gt; */</td></tr>
<tr class="memitem:a69a6be1c3450fcaf5eceb77f120e7d5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69a6be1c3450fcaf5eceb77f120e7d5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_CGIN_DAC</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Force CGin DAC */</td></tr>
<tr class="memitem:adc477894544d5c8507ad054dfb91d433"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc477894544d5c8507ad054dfb91d433"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_MIX_LO_CM</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx Mix LO CM&lt;5:0&gt; */</td></tr>
<tr class="memitem:acac2cad927b5f486d13a2906ebe865ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acac2cad927b5f486d13a2906ebe865ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_CGB_SEG_ENABLE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx CGB Seg Enable&lt;5:0&gt; */</td></tr>
<tr class="memitem:a5c2e3fd9bbecbc406a33bd3c77ff252d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c2e3fd9bbecbc406a33bd3c77ff252d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_CGB_INPUT_CM_SEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Rx CGB Input CM Sel&lt;1:0&gt; */</td></tr>
<tr class="memitem:a836c8dffb1fd376d9dc8dc543554b52f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a836c8dffb1fd376d9dc8dc543554b52f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_CGB_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Rx CGB Bias&lt;3:0&gt; */</td></tr>
<tr class="memitem:ab5ea299ea0a8773bf7fc4a0f6cf98701"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5ea299ea0a8773bf7fc4a0f6cf98701"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA2_OVERRIDE_C</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* TIA2 Override C */</td></tr>
<tr class="memitem:a771f0fcb79a420350f39354146edde99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a771f0fcb79a420350f39354146edde99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA2_OVERRIDE_R</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* TIA2 Override R */</td></tr>
<tr class="memitem:ac0ac3603205535437db8bc97ab12d08b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0ac3603205535437db8bc97ab12d08b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA1_OVERRIDE_C</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* TIA1 Override C */</td></tr>
<tr class="memitem:a33e3584dae533134fb05e466e916f97b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33e3584dae533134fb05e466e916f97b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA1_OVERRIDE_R</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* TIA1 Override R */</td></tr>
<tr class="memitem:a9ca7e54a43a90122fc7c2c4a6408c4b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ca7e54a43a90122fc7c2c4a6408c4b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA_SEL_CC</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* TIA Sel CC&lt;2:0&gt; */</td></tr>
<tr class="memitem:a6b990e539d6dd5527c695756a1001381"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b990e539d6dd5527c695756a1001381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA1_RF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* TIA1 RF&lt;1:0&gt; */</td></tr>
<tr class="memitem:af85fa5ceb2ae9c3fa2f005193a1dcece"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af85fa5ceb2ae9c3fa2f005193a1dcece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA1_C_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* TIA1	 C LSB&lt;5:0&gt; */</td></tr>
<tr class="memitem:ab23871c86417fc1e593e625a5fa9805b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab23871c86417fc1e593e625a5fa9805b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA1_C_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* TIA1 C MSB&lt;6:0&gt; */</td></tr>
<tr class="memitem:ac006b85832d9051cda80ecaf1294638e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac006b85832d9051cda80ecaf1294638e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA2_RF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* TIA2 RF&lt;1:0&gt; */</td></tr>
<tr class="memitem:ac942d916747defbe5b868ad0836254bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac942d916747defbe5b868ad0836254bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA2_C_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* TIA2 C LSB&lt;5:0&gt; */</td></tr>
<tr class="memitem:a8f3dbbf8b12a2a6c819d7cbc56800d33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f3dbbf8b12a2a6c819d7cbc56800d33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIA2_C_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* TIA2 C MSB&lt;6:0&gt; */</td></tr>
<tr class="memitem:a279535b7f403ee0bc374e912beb00618"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a279535b7f403ee0bc374e912beb00618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX1_RESISTORS</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Force Rx1 Resistors */</td></tr>
<tr class="memitem:acf2153e7fc53b880d9aff112984d96b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf2153e7fc53b880d9aff112984d96b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BBF_R1A</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx1 BBF R1A&lt;5:0&gt; */</td></tr>
<tr class="memitem:acea0004fde314d180aa120bc3332f9ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acea0004fde314d180aa120bc3332f9ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_RX2_RESISTORS</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Force Rx2 Resistors */</td></tr>
<tr class="memitem:a0b29164e50c39ac9cf5c1549a43abe26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b29164e50c39ac9cf5c1549a43abe26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BBF_R1A</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx2 BBF R1A&lt;5:0&gt; */</td></tr>
<tr class="memitem:a9f8ab5ef4f16ecded7587101048bedb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f8ab5ef4f16ecded7587101048bedb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_TUNE_RESAMPLE_PHASE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Rx1 Tune Resample Phase */</td></tr>
<tr class="memitem:a4349073e6604863c00099681d8690262"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4349073e6604863c00099681d8690262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_TUNE_RESAMPLE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx1 Tune Resample */</td></tr>
<tr class="memitem:a0ad4e7356387adbab16246c01e9ee6b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ad4e7356387adbab16246c01e9ee6b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_PD_TUNE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx1 PD Tune */</td></tr>
<tr class="memitem:a4a6fde6c82bde573ae272689b476a5e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a6fde6c82bde573ae272689b476a5e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_TUNE_RESAMPLE_PHASE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Rx2 Tune Resam ple Phase */</td></tr>
<tr class="memitem:aea7e5a9208675de733d2c5290a53274a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea7e5a9208675de733d2c5290a53274a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_TUNE_RESAMPLE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx2 Tune Resample */</td></tr>
<tr class="memitem:a2700097cac54a5b925f42518258265da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2700097cac54a5b925f42518258265da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_PD_TUNE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx2 PD Tune */</td></tr>
<tr class="memitem:aeb996635522dc7ffdc94d41f9fca0cc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb996635522dc7ffdc94d41f9fca0cc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TUNE_OVERRIDE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Tune Override */</td></tr>
<tr class="memitem:a6c2383b672467612a300b414705e9ec2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c2383b672467612a300b414705e9ec2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_R2346</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Rx BBF R2346&lt;2:0&gt; */</td></tr>
<tr class="memitem:a2b19d85e960cec1927097cf39f29ed3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b19d85e960cec1927097cf39f29ed3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_C1_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx BBF C1 MSB&lt;5:0&gt; */</td></tr>
<tr class="memitem:a1f63d3f8ef713ed63be35b1e70add572"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f63d3f8ef713ed63be35b1e70add572"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_C1_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx BBF C1 LSB&lt;6:0&gt; */</td></tr>
<tr class="memitem:a1da7b3bfa0e4bc797c729306a67f4d92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1da7b3bfa0e4bc797c729306a67f4d92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_C2_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx BBF C2 MSB&lt;5:0&gt; */</td></tr>
<tr class="memitem:abde4f1e02e070d320c48a3b1c04aa5a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abde4f1e02e070d320c48a3b1c04aa5a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_C2_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx BBF C2 LSB&lt;6:0&gt; */</td></tr>
<tr class="memitem:a4f33d753e6193d71943145f52303de2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f33d753e6193d71943145f52303de2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_C3_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Rx BBF C3 MSB&lt;5:0&gt; */</td></tr>
<tr class="memitem:a2625260cc8726ff1051dc0ab4b1eeb77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2625260cc8726ff1051dc0ab4b1eeb77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_C3_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx BBF C3 LSB&lt;6:0&gt; */</td></tr>
<tr class="memitem:a05988885d7d82422e0c24d5e64814ae6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05988885d7d82422e0c24d5e64814ae6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_CC1_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx BBF CC1 Ctr&lt;6:0&gt; */</td></tr>
<tr class="memitem:a625c1f0ceb5b77846ae61e67b51696c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a625c1f0ceb5b77846ae61e67b51696c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUST_BE_ZERO</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Must be zero */</td></tr>
<tr class="memitem:a95287cbb415bcf2621472e0364437b0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95287cbb415bcf2621472e0364437b0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BBF_POW_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Rx1 BBF Pow Ctr&lt;1:0&gt; */</td></tr>
<tr class="memitem:a734afac15f460d75dd691607669068f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a734afac15f460d75dd691607669068f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_RZ1_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* Rx BBF Rz1 Ctr&lt;1:0&gt; */</td></tr>
<tr class="memitem:acaae0ea0d2b3770dd5ca18fad4a7164f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaae0ea0d2b3770dd5ca18fad4a7164f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_CC2_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx BBF CC2 Ctr&lt;6:0&gt; */</td></tr>
<tr class="memitem:a2d4cf6c289feb5ad6afcbcf6b037e88c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d4cf6c289feb5ad6afcbcf6b037e88c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_POW3_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Rx BBF Pow3 Ctr&lt;1:0&gt; */</td></tr>
<tr class="memitem:aa044f2a3075e740609f851b92fb4caeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa044f2a3075e740609f851b92fb4caeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_RZ3_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Rx BBF RZ3 Ctr&lt;1:0&gt; */</td></tr>
<tr class="memitem:a542c91b86fd7f834d2cc4a559b2e6a50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a542c91b86fd7f834d2cc4a559b2e6a50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_POW2_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Rx BBF Pow2 Ctr&lt;1:0&gt; */</td></tr>
<tr class="memitem:a985f765309138e12e0f125af1e36a6e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a985f765309138e12e0f125af1e36a6e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_RZ2_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Rx BBF Rz2 Ctr&lt;1:0&gt; */</td></tr>
<tr class="memitem:ab9255d9ce97646a00e2b010d7a5c1e47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9255d9ce97646a00e2b010d7a5c1e47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_CC3_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx BBF CC3 Ctr&lt;6:0&gt; */</td></tr>
<tr class="memitem:a13658bb80e493a97ac56f9297ef83e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13658bb80e493a97ac56f9297ef83e28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RXBBF_BYPASS_BIAS_R</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* RxBBF Bypass Bias R */</td></tr>
<tr class="memitem:a568417fb75a1be7fa297ac640edc7764"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a568417fb75a1be7fa297ac640edc7764"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_R5_TUNE</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Rx BBF R5 Tune */</td></tr>
<tr class="memitem:ada8b6d1c921cf44873e786a6043a75f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada8b6d1c921cf44873e786a6043a75f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BBF_TUNE_COMP_I</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Rx1 BBF Tune Comp I */</td></tr>
<tr class="memitem:a65bc3a237b57a0980e2b51c40e201e6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65bc3a237b57a0980e2b51c40e201e6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BBF_TUNE_COMP_Q</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Rx1 BBF Tune Comp Q */</td></tr>
<tr class="memitem:aa8929c2046cbfa35637c4279e5a62d17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8929c2046cbfa35637c4279e5a62d17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BBF_TUNE_COMP_I</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx2 BBF Tune Comp I */</td></tr>
<tr class="memitem:ad5c4971c705884a8549688115f887e44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5c4971c705884a8549688115f887e44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BBF_TUNE_COMP_Q</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx2 BBF Tune Comp Q */</td></tr>
<tr class="memitem:a11cfd8677ed16465297375922a0f3b2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11cfd8677ed16465297375922a0f3b2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_TUNE_CTR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Rx BBF Tune Ctr&lt;1:0&gt; */</td></tr>
<tr class="memitem:a8bad06bdde4d74b1cffcf2bf9953414e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bad06bdde4d74b1cffcf2bf9953414e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BBF_FORCE_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Rx1 BBF Force Gain */</td></tr>
<tr class="memitem:afd0e7aeafe8917731a0dcee817037aa1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd0e7aeafe8917731a0dcee817037aa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BBF_BQ_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* Rx1 BBF BQ Gain&lt;1:0&gt; */</td></tr>
<tr class="memitem:a2cb7487e967e4d754ce3956fb4f69ca8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cb7487e967e4d754ce3956fb4f69ca8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_BBF_POLE_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Rx1 BBF Pole Gain&lt;2:0&gt; */</td></tr>
<tr class="memitem:a2702101e7c993f8f4d83d1d5ec71d28e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2702101e7c993f8f4d83d1d5ec71d28e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BBF_FORCE_GAIN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Rx2 BBF Force Gain */</td></tr>
<tr class="memitem:a84dd65e4ed6188eac14e61ef326a362b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84dd65e4ed6188eac14e61ef326a362b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BBF_BQ_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* Rx2 BBF BQ Gain&lt;1:0&gt; */</td></tr>
<tr class="memitem:add1254d3c7a72b49f6e498b50246811f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add1254d3c7a72b49f6e498b50246811f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_BBF_POLE_GAIN</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Rx2 BBF Pole Gain&lt;2:0&gt; */</td></tr>
<tr class="memitem:abfc13c3e96d3c230e1696bd9c2680277"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfc13c3e96d3c230e1696bd9c2680277"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TUNE_EVALTIME</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Rx Tune Evaltime */</td></tr>
<tr class="memitem:a6e09f8f155d165d84c7d9803bf2e60a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e09f8f155d165d84c7d9803bf2e60a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BBF_TUNE_DIVIDE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* RX BBF Tune Divide&lt;8&gt; */</td></tr>
<tr class="memitem:a4ce07165b7a2cd7f47563648f00c327d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ce07165b7a2cd7f47563648f00c327d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TUNE_COMP_MASK</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Tune Comp Mask &lt;1:0&gt; */</td></tr>
<tr class="memitem:a839d0015f910d794dfc50a05fe299123"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a839d0015f910d794dfc50a05fe299123"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TUNE_MODE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 1) /* Rx Tune Mode&lt;2:0&gt; */</td></tr>
<tr class="memitem:aecbb0dcb6ea78f407ae6127626b3b0ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecbb0dcb6ea78f407ae6127626b3b0ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POLE_GAIN_TUNE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Pole Gain Tune&lt;1:0&gt; */</td></tr>
<tr class="memitem:a81562acf281d0c4fdb74b91d3d91141c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81562acf281d0c4fdb74b91d3d91141c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TUNE_BBBW_MHZ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Rx Tune BBBW MHz&lt;4::0&gt; */</td></tr>
<tr class="memitem:ae48e68e147b8ecfe724975f6e532986a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae48e68e147b8ecfe724975f6e532986a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TUNE_BBBW_KHZ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Rx Tune BBBW kHz&lt;6:0&gt; */</td></tr>
<tr class="memitem:ace1fd6c450ca5a75a6f10554e97e5530"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace1fd6c450ca5a75a6f10554e97e5530"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BYPASS_LD_SYNTH</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Bypass Ld Synth */</td></tr>
<tr class="memitem:a7910f14fe6f61dbd9300708912a86770"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7910f14fe6f61dbd9300708912a86770"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYNTH_INTEGER_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Synthesizer Integer Word&lt;10:8&gt; */</td></tr>
<tr class="memitem:a6b6431fa6cd4279beaf400fb05e8ea90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b6431fa6cd4279beaf400fb05e8ea90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYNTH_FRACT_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Synthesizer Fractional Word &lt;22:16&gt; */</td></tr>
<tr class="memitem:abb0f5f64ef352fda4f16a5e919df2ece"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb0f5f64ef352fda4f16a5e919df2ece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 3) /* VCO Cal Offset&lt;3:0&gt; */</td></tr>
<tr class="memitem:a2938092627b1e2aafb15d3bb309014f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2938092627b1e2aafb15d3bb309014f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INIT_ALC_VALUE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Init ALC Value&lt;3:0&gt; */</td></tr>
<tr class="memitem:a8e6bf446e3d31c4ae8bc60942726edba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e6bf446e3d31c4ae8bc60942726edba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Varactor&lt;3:0&gt; */</td></tr>
<tr class="memitem:ac6ec571986bccd01505a2d15f868d74a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6ec571986bccd01505a2d15f868d74a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORB_VCO_LOGIC</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* PORb VCO Logic */</td></tr>
<tr class="memitem:a9937b7aebbf3dc412830b092d3cee959"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9937b7aebbf3dc412830b092d3cee959"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_OUTPUT_LEVEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Output Level&lt;3:0&gt; */</td></tr>
<tr class="memitem:ab208165e7289f7a9fc1b6ecf0940b0ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab208165e7289f7a9fc1b6ecf0940b0ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHARGE_PUMP_CURRENT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Charge Pump Current&lt;5:0&gt; */</td></tr>
<tr class="memitem:a91791999e8efc179782495249c113e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91791999e8efc179782495249c113e28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYNTH_RECAL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Synth Re-Cal */</td></tr>
<tr class="memitem:a314a6510ba21c71262d2364a23302bb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314a6510ba21c71262d2364a23302bb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HALF_VCO_CAL_CLK</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Half Vco Cal Clk */</td></tr>
<tr class="memitem:ad4c582fd5ac4ff9633c094107dff5567"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4c582fd5ac4ff9633c094107dff5567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>F_CPCAL</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* F Cpcal */</td></tr>
<tr class="memitem:a99c5eb66cdfd3d53e26014e2dc556c94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99c5eb66cdfd3d53e26014e2dc556c94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Cp Cal Enable */</td></tr>
<tr class="memitem:a0ae45bfdcaaf6c258ad22ecb8440e4e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ae45bfdcaaf6c258ad22ecb8440e4e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_C2</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Loop Filter C2&lt;3:0&gt; */</td></tr>
<tr class="memitem:a104aeffc433e226025f92d97ebdab8fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a104aeffc433e226025f92d97ebdab8fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_C1</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Loop Filter C1&lt;3:0&gt; */</td></tr>
<tr class="memitem:a9ef4cccec56270da5e899024c3a4cc4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ef4cccec56270da5e899024c3a4cc4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_R1</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Loop Filter R1&lt;3:0&gt; */</td></tr>
<tr class="memitem:aaf1ba54d1e6272069d14f808f7862d0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf1ba54d1e6272069d14f808f7862d0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_C3</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Loop Filter C3&lt;3:0&gt; */</td></tr>
<tr class="memitem:a61b5dad614022436bb4d40668c609a7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61b5dad614022436bb4d40668c609a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_R3</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Loop Filter Bypass R3 */</td></tr>
<tr class="memitem:a3a446e3383a01446e8c11314c02b8450"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a446e3383a01446e8c11314c02b8450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_R1</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Loop Filter Bypass R1 */</td></tr>
<tr class="memitem:ae7fae33ab41750fc6cb59cf07142a4ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7fae33ab41750fc6cb59cf07142a4ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_C2</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Loop Filter Bypass C2 */</td></tr>
<tr class="memitem:a609eac17cb80677931eaee5df7f829ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a609eac17cb80677931eaee5df7f829ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_C1</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Loop Filter Bypass C1 */</td></tr>
<tr class="memitem:a4de982ab54a3bb474d3aa4eea30929f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4de982ab54a3bb474d3aa4eea30929f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_R3</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Loop Filter R3&lt;3:0&gt; */</td></tr>
<tr class="memitem:a1927c3faddfbbd07ccfa0ecd48305439"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1927c3faddfbbd07ccfa0ecd48305439"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCED_CP_CAL_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Forced CP Cal Word&lt;3:0&gt; */</td></tr>
<tr class="memitem:a9150ede2b0d256fb2242de30cbd866c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9150ede2b0d256fb2242de30cbd866c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_BIAS_TCF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* VCO Bias Tcf&lt;1:0&gt; */</td></tr>
<tr class="memitem:adc19f3a011c630d8e2791505a141db43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc19f3a011c630d8e2791505a141db43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_BIAS_REF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* VCO Bias Ref&lt;2:0&gt; */</td></tr>
<tr class="memitem:a2279a5b568f75b62b52bcc0c766db662"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2279a5b568f75b62b52bcc0c766db662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_VALID</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* CP Cal Valid */</td></tr>
<tr class="memitem:a69929b5eb50efe0a4055dd2fa62aed48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69929b5eb50efe0a4055dd2fa62aed48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_DONE</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* CP Cal Done */</td></tr>
<tr class="memitem:a556ab8fcf2c18c6e959a4536e8aaf86d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a556ab8fcf2c18c6e959a4536e8aaf86d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_BUSY</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* VCO Cal Busy */</td></tr>
<tr class="memitem:a3c2d1b224ed5062c282de3dcd778eee5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c2d1b224ed5062c282de3dcd778eee5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* CP Cal Word&lt;3:0&gt; */</td></tr>
<tr class="memitem:a669ab765038ac81435ecabe92ef62ae3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a669ab765038ac81435ecabe92ef62ae3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_REF_TCF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* VCO Cal Ref Tcf&lt;2:0&gt; */</td></tr>
<tr class="memitem:a91007acfd39ffeb338025df20c7814ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91007acfd39ffeb338025df20c7814ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_VARACTOR_REF</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Power Down Varactor Ref */</td></tr>
<tr class="memitem:a3fd85e3b38336ad5eba352c01516b032"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fd85e3b38336ad5eba352c01516b032"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_DOWN_VARACT_REF_TCF</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Pwr Down Varact Ref Tcf */</td></tr>
<tr class="memitem:adf7c3b17fe73d97caf3f57dace4a2dfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf7c3b17fe73d97caf3f57dace4a2dfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_CAL_TCF</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Power Down Cal Tcf */</td></tr>
<tr class="memitem:a1bc086ee8bb593fa570ee4c633da4a30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bc086ee8bb593fa570ee4c633da4a30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_VCO_BUFFFER</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Power Down VCO Bufffer */</td></tr>
<tr class="memitem:a118e787381762294e48b240bb2ceaf63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a118e787381762294e48b240bb2ceaf63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_OVRG_HIGH</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* CP Ovrg High */</td></tr>
<tr class="memitem:a356f7cee650da7feec96a0f4f275cb47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a356f7cee650da7feec96a0f4f275cb47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_OVRG_LOW</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* CP Ovrg Low */</td></tr>
<tr class="memitem:aeffc663ef272bd8d59b7e5476dcd93bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeffc663ef272bd8d59b7e5476dcd93bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Lock */</td></tr>
<tr class="memitem:a57f09192c57445eb11a4e68abf34de4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57f09192c57445eb11a4e68abf34de4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* VCO LDO Bypass */</td></tr>
<tr class="memitem:a7db038f3e1828c6adc8fcc0587af2258"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7db038f3e1828c6adc8fcc0587af2258"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_INRUSH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* VCO LDO Inrush&lt;1:0&gt; */</td></tr>
<tr class="memitem:a901c13f2343e4e0871e781075936d0fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a901c13f2343e4e0871e781075936d0fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_SEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 2) /* VCO LDO Sel&lt;2:0&gt; */</td></tr>
<tr class="memitem:added6380c68f48a32dc2a02e47decb3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="added6380c68f48a32dc2a02e47decb3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_VDROP_SEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* VCO LDO Vdrop Sel&lt;1:0&gt; */</td></tr>
<tr class="memitem:a4b158015aa328023cd5d7c14456e919f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b158015aa328023cd5d7c14456e919f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* VCO Cal En */</td></tr>
<tr class="memitem:a3f0d21409e11e401a737d15a82301341"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f0d21409e11e401a737d15a82301341"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_ALC_WAIT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* VCO Cal ALC Wait &lt;2:0&gt; */</td></tr>
<tr class="memitem:ad24c1e5cc974c5e0dc282554dd021c7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24c1e5cc974c5e0dc282554dd021c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* VCO Cal Count &lt;1:0&gt; */</td></tr>
<tr class="memitem:a3bae3959ef316d0430c531663a883c0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bae3959ef316d0430c531663a883c0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOCK_DETECT_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Lock Detect Count&lt;1:0&gt; */</td></tr>
<tr class="memitem:a65e1219fde725d17c04965e3629601ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65e1219fde725d17c04965e3629601ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOCK_DETECT_MODE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Lock Detect Mode&lt;1:0&gt; */</td></tr>
<tr class="memitem:a7b9fe1484654c6ca326601882086cea7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b9fe1484654c6ca326601882086cea7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_LEVEL_DETECT_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* CP Level Detect Power Down */</td></tr>
<tr class="memitem:a0cd8337b6dcc8a9b0f2dc93e6dc9f247"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cd8337b6dcc8a9b0f2dc93e6dc9f247"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_LEVEL_THRESH_LOW</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* CP Level Threshold Low&lt;2:0&gt; */</td></tr>
<tr class="memitem:a3b6052bc4bf3dca284ed3ca3a3cc5550"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b6052bc4bf3dca284ed3ca3a3cc5550"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_LEVEL_THRESH_HIGH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* CP Level Threshold High&lt;2:0&gt; */</td></tr>
<tr class="memitem:a3ecd5627b4ea7b73d324ae83d4985140"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ecd5627b4ea7b73d324ae83d4985140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DSM_PROG</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* DSM Prog&lt;3:0&gt; */</td></tr>
<tr class="memitem:a472be972144fe36e0260ec202a850abb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a472be972144fe36e0260ec202a850abb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIF_CLOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* SIF clock */</td></tr>
<tr class="memitem:ae80331ed5f03ce0148bcb0cd7463f4cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae80331ed5f03ce0148bcb0cd7463f4cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIF_RESET_BAR</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* SIF Reset Bar */</td></tr>
<tr class="memitem:a0931e83c8a69857ce68601c7e112c4bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0931e83c8a69857ce68601c7e112c4bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIF_ADDR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* SIF Addr&lt;4:0&gt; */</td></tr>
<tr class="memitem:a706234e2c1f30684636e2b5b2e5c3e8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a706234e2c1f30684636e2b5b2e5c3e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UPDATE_FREQ_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Update Freq Word */</td></tr>
<tr class="memitem:adef4b492e02e65a4f8a58d578e73a09b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adef4b492e02e65a4f8a58d578e73a09b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>READ_EFFECTIVE_TUNING_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Read Effective Tuning Word */</td></tr>
<tr class="memitem:aa5147ff4bac3dc972b09c04426d85953"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5147ff4bac3dc972b09c04426d85953"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREQ_CORRECTION_WORD_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Frequency Correction Word&lt;11:7&gt; */</td></tr>
<tr class="memitem:a706234e2c1f30684636e2b5b2e5c3e8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a706234e2c1f30684636e2b5b2e5c3e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UPDATE_FREQ_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Update Freq Word */</td></tr>
<tr class="memitem:a01dace8fe19c29cba8598583d66c78ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01dace8fe19c29cba8598583d66c78ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREQ_CORRECTION_WORD_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Frequency Correction Word&lt;6:0&gt; */</td></tr>
<tr class="memitem:a34914e02f46e5d224e12e3d6213303e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34914e02f46e5d224e12e3d6213303e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR_REFERENCE_TCF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* VCO Varactor Reference Tcf&lt;2:0&gt; */</td></tr>
<tr class="memitem:aec9964b6ead0b3316f13a7d2e819fb7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec9964b6ead0b3316f13a7d2e819fb7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Varactor Offset&lt;3:0&gt; */</td></tr>
<tr class="memitem:a921dfdff9ac59df1747c1373dd1baec3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a921dfdff9ac59df1747c1373dd1baec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR_REFERENCE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Varactor Reference&lt;3:0&gt; */</td></tr>
<tr class="memitem:a332074c1aadf1ad67c5383e2c380bc51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a332074c1aadf1ad67c5383e2c380bc51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_LOAD_SYNTH</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Rx Fast Lock Load Synth */</td></tr>
<tr class="memitem:aa4819beb3c5d2b7747b2ab37b912d026"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4819beb3c5d2b7747b2ab37b912d026"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_PROFILE_INIT</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Rx Fast Lock Profile Init */</td></tr>
<tr class="memitem:ab16c02d9af532289909334b7d73f9c3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab16c02d9af532289909334b7d73f9c3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_PROFILE_PIN_SELECT</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx Fast Lock Profile Pin Select */</td></tr>
<tr class="memitem:a73928406165f12969ce66ecab2dcae89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73928406165f12969ce66ecab2dcae89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_MODE_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx Fast Lock Mode Enable */</td></tr>
<tr class="memitem:a7dacbc6dfa26ad8697e19dee7ca15f4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dacbc6dfa26ad8697e19dee7ca15f4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_PROFILE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Rx Fast Lock Profile&lt;2:0&gt; */</td></tr>
<tr class="memitem:ae3aa5814f61eb2e4157af062def05cdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3aa5814f61eb2e4157af062def05cdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_PROFILE_ADDR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* Rx Fast Lock Profile&lt;2:0&gt; */</td></tr>
<tr class="memitem:ad74cdf8e5595b830ba5e8b40e0fbd8b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad74cdf8e5595b830ba5e8b40e0fbd8b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_PROFILE_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Configuration Word &lt;3:0&gt; */</td></tr>
<tr class="memitem:acd369f7c67f546edadc533f473cdfae0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd369f7c67f546edadc533f473cdfae0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_PROGRAM_WRITE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx Fast Lock Program Write */</td></tr>
<tr class="memitem:acfbac71fda61ce68385393fdbb302319"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfbac71fda61ce68385393fdbb302319"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_PROGRAM_CLOCK_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx Fast Lock Program Clock Enable */</td></tr>
<tr class="memitem:a378420cdca48e09fc45d8a4aafcb7948"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a378420cdca48e09fc45d8a4aafcb7948"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FAST_LOCK_CONFIG_WORD_NUM</b>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:a308c7c74a2c4ce244ac092f09bbcb5eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a308c7c74a2c4ce244ac092f09bbcb5eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_LO_GEN_POWER_MODE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Power Mode&lt;3:0&gt; */</td></tr>
<tr class="memitem:af6224a85770e6fe7a482eb1cc1258633"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6224a85770e6fe7a482eb1cc1258633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIV_TEST_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Div Test En */</td></tr>
<tr class="memitem:a27d97f4fde5d047112b91a00b7aa7e7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27d97f4fde5d047112b91a00b7aa7e7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PFD_CLK_EDGE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* PFD Clk Edge */</td></tr>
<tr class="memitem:ace1fd6c450ca5a75a6f10554e97e5530"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace1fd6c450ca5a75a6f10554e97e5530"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BYPASS_LD_SYNTH</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Bypass Ld Synth */</td></tr>
<tr class="memitem:a3daec93d3981c73250bc43f77a53df56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3daec93d3981c73250bc43f77a53df56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PFD_WIDTH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* PFD Width &lt;1:0&gt; */</td></tr>
<tr class="memitem:ac42c730c2b21845f1316cdec2ab91b46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac42c730c2b21845f1316cdec2ab91b46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDM_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* SDM Bypass */</td></tr>
<tr class="memitem:a93453754e78dcd814a2f30dcf998bbf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93453754e78dcd814a2f30dcf998bbf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDM_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* SDM Power Down */</td></tr>
<tr class="memitem:a7910f14fe6f61dbd9300708912a86770"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7910f14fe6f61dbd9300708912a86770"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYNTH_INTEGER_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Synthesizer Integer Word&lt;10:8&gt; */</td></tr>
<tr class="memitem:a6b6431fa6cd4279beaf400fb05e8ea90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b6431fa6cd4279beaf400fb05e8ea90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYNTH_FRACT_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Synthesizer Fractional Word &lt;22:16&gt; */</td></tr>
<tr class="memitem:a37edc60c1ad314d879d4439469ebc049"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37edc60c1ad314d879d4439469ebc049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_ALC_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Force ALC Enable */</td></tr>
<tr class="memitem:ab45f0292c8d9db6a5276ec3bc24359e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab45f0292c8d9db6a5276ec3bc24359e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_ALC_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Force ALC Word&lt;6:0&gt; */</td></tr>
<tr class="memitem:abbdab107a436afdb9250d9205170a168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbdab107a436afdb9250d9205170a168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BYPASS_LOAD_DELAY</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Bypass Load Delay */</td></tr>
<tr class="memitem:a108f4092f728e1de37e0aad46a032991"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a108f4092f728e1de37e0aad46a032991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_VCO_TUNE_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Force VCO Tune Enable */</td></tr>
<tr class="memitem:adad03919067cf429789b54002a709680"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adad03919067cf429789b54002a709680"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCE_VCO_TUNE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Force VCO Tune */</td></tr>
<tr class="memitem:abb0f5f64ef352fda4f16a5e919df2ece"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb0f5f64ef352fda4f16a5e919df2ece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 3) /* VCO Cal Offset&lt;3:0&gt; */</td></tr>
<tr class="memitem:a2938092627b1e2aafb15d3bb309014f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2938092627b1e2aafb15d3bb309014f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INIT_ALC_VALUE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Init ALC Value&lt;3:0&gt; */</td></tr>
<tr class="memitem:a8e6bf446e3d31c4ae8bc60942726edba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e6bf446e3d31c4ae8bc60942726edba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Varactor&lt;3:0&gt; */</td></tr>
<tr class="memitem:ac6ec571986bccd01505a2d15f868d74a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6ec571986bccd01505a2d15f868d74a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORB_VCO_LOGIC</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* PORb VCO Logic */</td></tr>
<tr class="memitem:a9937b7aebbf3dc412830b092d3cee959"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9937b7aebbf3dc412830b092d3cee959"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_OUTPUT_LEVEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Output Level&lt;3:0&gt; */</td></tr>
<tr class="memitem:aa4a74f68966ca11491a9fbeb0451f066"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4a74f68966ca11491a9fbeb0451f066"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_CP_CURRENT_DFLT</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Set to 1 */</td></tr>
<tr class="memitem:afcd58fb59bf412f4c12b74f7c5aaa7f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcd58fb59bf412f4c12b74f7c5aaa7f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VTUNE_FORCE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Vtune Force */</td></tr>
<tr class="memitem:ab208165e7289f7a9fc1b6ecf0940b0ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab208165e7289f7a9fc1b6ecf0940b0ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHARGE_PUMP_CURRENT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Charge Pump Current&lt;5:0&gt; */</td></tr>
<tr class="memitem:a91791999e8efc179782495249c113e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91791999e8efc179782495249c113e28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYNTH_RECAL</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Synth Re-Cal */</td></tr>
<tr class="memitem:af14e70528e96c916d4c6d7b318bf7369"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af14e70528e96c916d4c6d7b318bf7369"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHARGE_PUMP_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* Charge Pump Offset&lt;5:0&gt; */</td></tr>
<tr class="memitem:a314a6510ba21c71262d2364a23302bb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314a6510ba21c71262d2364a23302bb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HALF_VCO_CAL_CLK</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Half Vco Cal Clk */</td></tr>
<tr class="memitem:a9716486596aefc15feb42e096d524529"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9716486596aefc15feb42e096d524529"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DITHER_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Dither Mode */</td></tr>
<tr class="memitem:a601a28a481c3bd4ef2e049f259d314b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a601a28a481c3bd4ef2e049f259d314b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_OFFSET_OFF</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Cp Offset Off */</td></tr>
<tr class="memitem:ad4c582fd5ac4ff9633c094107dff5567"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4c582fd5ac4ff9633c094107dff5567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>F_CPCAL</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* F Cpcal */</td></tr>
<tr class="memitem:a99c5eb66cdfd3d53e26014e2dc556c94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99c5eb66cdfd3d53e26014e2dc556c94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Cp Cal Enable */</td></tr>
<tr class="memitem:ad24c7ab57da3cbe592929caac255da93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24c7ab57da3cbe592929caac255da93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_TEST</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Cp Test &lt;1:0&gt; */</td></tr>
<tr class="memitem:a0ae45bfdcaaf6c258ad22ecb8440e4e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ae45bfdcaaf6c258ad22ecb8440e4e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_C2</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Loop Filter C2&lt;3:0&gt; */</td></tr>
<tr class="memitem:a104aeffc433e226025f92d97ebdab8fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a104aeffc433e226025f92d97ebdab8fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_C1</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Loop Filter C1&lt;3:0&gt; */</td></tr>
<tr class="memitem:a9ef4cccec56270da5e899024c3a4cc4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ef4cccec56270da5e899024c3a4cc4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_R1</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Loop Filter R1&lt;3:0&gt; */</td></tr>
<tr class="memitem:aaf1ba54d1e6272069d14f808f7862d0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf1ba54d1e6272069d14f808f7862d0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_C3</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Loop Filter C3&lt;3:0&gt; */</td></tr>
<tr class="memitem:a61b5dad614022436bb4d40668c609a7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61b5dad614022436bb4d40668c609a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_R3</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Loop Filter Bypass R3 */</td></tr>
<tr class="memitem:a3a446e3383a01446e8c11314c02b8450"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a446e3383a01446e8c11314c02b8450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_R1</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Loop Filter Bypass R1 */</td></tr>
<tr class="memitem:ae7fae33ab41750fc6cb59cf07142a4ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7fae33ab41750fc6cb59cf07142a4ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_C2</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Loop Filter Bypass C2 */</td></tr>
<tr class="memitem:a609eac17cb80677931eaee5df7f829ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a609eac17cb80677931eaee5df7f829ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_BYPASS_C1</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Loop Filter Bypass C1 */</td></tr>
<tr class="memitem:a4de982ab54a3bb474d3aa4eea30929f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4de982ab54a3bb474d3aa4eea30929f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOOP_FILTER_R3</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Loop Filter R3&lt;3:0&gt; */</td></tr>
<tr class="memitem:a1f8f66af8b540ef1da578513e6d7efdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f8f66af8b540ef1da578513e6d7efdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NUMBER_SDM_DITHER_BITS</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Number SDM Dither Bits&lt;3:0&gt; */</td></tr>
<tr class="memitem:a1927c3faddfbbd07ccfa0ecd48305439"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1927c3faddfbbd07ccfa0ecd48305439"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FORCED_CP_CAL_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* Forced CP Cal Word&lt;3:0&gt; */</td></tr>
<tr class="memitem:acd3b0f3f5bbe0c77be6770193e669d95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd3b0f3f5bbe0c77be6770193e669d95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUST_BE_ZEROS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Must be zeros */</td></tr>
<tr class="memitem:a9150ede2b0d256fb2242de30cbd866c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9150ede2b0d256fb2242de30cbd866c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_BIAS_TCF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 3) /* VCO Bias Tcf&lt;1:0&gt; */</td></tr>
<tr class="memitem:adc19f3a011c630d8e2791505a141db43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc19f3a011c630d8e2791505a141db43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_BIAS_REF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* VCO Bias Ref&lt;2:0&gt; */</td></tr>
<tr class="memitem:a28374e4a14c26faf504c39351c921bc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28374e4a14c26faf504c39351c921bc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_BYPASS_BIAS_DAC_R</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* VCO Bypass Bias DAC R */</td></tr>
<tr class="memitem:aceeaacfecfcd52f69b8e19f9687dbe03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceeaacfecfcd52f69b8e19f9687dbe03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_COMP_BYPASS_BIAS_R</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* VCO Comp Bypass Bias R */</td></tr>
<tr class="memitem:aee04a8fa4d0801bad8fd5b1ef31fec18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee04a8fa4d0801bad8fd5b1ef31fec18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BYPASS_PRESCALE_R</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Bypass Prescale R */</td></tr>
<tr class="memitem:a68ff13d81c3391839b2ebcbd9428b49b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68ff13d81c3391839b2ebcbd9428b49b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LAST_ALC_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Last ALC Enable */</td></tr>
<tr class="memitem:aa42fab0feb1547b23c148dfbff253239"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa42fab0feb1547b23c148dfbff253239"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRESCALE_BIAS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Prescale Bias &lt;1:0&gt; */</td></tr>
<tr class="memitem:a2279a5b568f75b62b52bcc0c766db662"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2279a5b568f75b62b52bcc0c766db662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_VALID</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* CP Cal Valid */</td></tr>
<tr class="memitem:ab871b030e3bb38889caca28132e230e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab871b030e3bb38889caca28132e230e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_OUT</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Comp Out */</td></tr>
<tr class="memitem:a69929b5eb50efe0a4055dd2fa62aed48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69929b5eb50efe0a4055dd2fa62aed48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_DONE</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* CP Cal Done */</td></tr>
<tr class="memitem:a556ab8fcf2c18c6e959a4536e8aaf86d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a556ab8fcf2c18c6e959a4536e8aaf86d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_BUSY</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* VCO Cal Busy */</td></tr>
<tr class="memitem:a3c2d1b224ed5062c282de3dcd778eee5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c2d1b224ed5062c282de3dcd778eee5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_CAL_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* CP Cal Word&lt;3:0&gt; */</td></tr>
<tr class="memitem:afaa91becaa74a49a5bf365819188b571"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afaa91becaa74a49a5bf365819188b571"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_REF_MONITOR</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* VCO Cal Ref Monitor */</td></tr>
<tr class="memitem:a669ab765038ac81435ecabe92ef62ae3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a669ab765038ac81435ecabe92ef62ae3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_REF_TCF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* VCO Cal Ref Tcf&lt;2:0&gt; */</td></tr>
<tr class="memitem:a91007acfd39ffeb338025df20c7814ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91007acfd39ffeb338025df20c7814ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_VARACTOR_REF</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Power Down Varactor Ref */</td></tr>
<tr class="memitem:a78ee545a1b7d1a604597e4e204b806af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78ee545a1b7d1a604597e4e204b806af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_VARACT_REF_TCF</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Power Down Varact Ref Tcf */</td></tr>
<tr class="memitem:adf7c3b17fe73d97caf3f57dace4a2dfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf7c3b17fe73d97caf3f57dace4a2dfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_CAL_TCF</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Power Down Cal Tcf */</td></tr>
<tr class="memitem:a1bc086ee8bb593fa570ee4c633da4a30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bc086ee8bb593fa570ee4c633da4a30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_VCO_BUFFFER</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Power Down VCO Bufffer */</td></tr>
<tr class="memitem:a118e787381762294e48b240bb2ceaf63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a118e787381762294e48b240bb2ceaf63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_OVRG_HIGH</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* CP Ovrg High */</td></tr>
<tr class="memitem:a356f7cee650da7feec96a0f4f275cb47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a356f7cee650da7feec96a0f4f275cb47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_OVRG_LOW</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* CP Ovrg Low */</td></tr>
<tr class="memitem:aeffc663ef272bd8d59b7e5476dcd93bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeffc663ef272bd8d59b7e5476dcd93bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Lock */</td></tr>
<tr class="memitem:a57f09192c57445eb11a4e68abf34de4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57f09192c57445eb11a4e68abf34de4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* VCO LDO Bypass */</td></tr>
<tr class="memitem:a7db038f3e1828c6adc8fcc0587af2258"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7db038f3e1828c6adc8fcc0587af2258"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_INRUSH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* VCO LDO Inrush&lt;1:0&gt; */</td></tr>
<tr class="memitem:af472108e686642cc4e398fc27bb0f5b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af472108e686642cc4e398fc27bb0f5b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_VOUT_SEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 2) /* VCO LDO Vout Sel&lt;2:0&gt; */</td></tr>
<tr class="memitem:added6380c68f48a32dc2a02e47decb3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="added6380c68f48a32dc2a02e47decb3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_VDROP_SEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* VCO LDO Vdrop Sel&lt;1:0&gt; */</td></tr>
<tr class="memitem:a4b158015aa328023cd5d7c14456e919f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b158015aa328023cd5d7c14456e919f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* VCO Cal En */</td></tr>
<tr class="memitem:a3f0d21409e11e401a737d15a82301341"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f0d21409e11e401a737d15a82301341"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_ALC_WAIT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* VCO Cal ALC Wait&lt;2:0) */</td></tr>
<tr class="memitem:ad24c1e5cc974c5e0dc282554dd021c7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24c1e5cc974c5e0dc282554dd021c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_CAL_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* VCO Cal Count&lt;1:0&gt; */</td></tr>
<tr class="memitem:a5065a77676d600e23574d71cac9a23cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5065a77676d600e23574d71cac9a23cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FB_CLOCK_ADV</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* FB Clock Adv&lt;1:0&gt; */</td></tr>
<tr class="memitem:a3bae3959ef316d0430c531663a883c0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bae3959ef316d0430c531663a883c0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOCK_DETECT_COUNT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Lock Detect Count&lt;1:0&gt; */</td></tr>
<tr class="memitem:a65e1219fde725d17c04965e3629601ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65e1219fde725d17c04965e3629601ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOCK_DETECT_MODE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Lock Detect Mode&lt;1:0&gt; */</td></tr>
<tr class="memitem:a7b9fe1484654c6ca326601882086cea7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b9fe1484654c6ca326601882086cea7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_LEVEL_DETECT_POWER_DOWN</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* CP Level Detect Power Down */</td></tr>
<tr class="memitem:a7de66f1ae6ade6ed203a3078eb3fbf05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7de66f1ae6ade6ed203a3078eb3fbf05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_LEVEL_DETECT_THRESH_LOW</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 3) /* CP Level Detect Threshold Low&lt;2:0&gt; */</td></tr>
<tr class="memitem:a6b87dacce6cc4a85f62af70e1107b050"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b87dacce6cc4a85f62af70e1107b050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CP_LEVEL_DETECT_THRESH_HIGH</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* CP Level Detect Threshold High&lt;2:0&gt; */</td></tr>
<tr class="memitem:a3ecd5627b4ea7b73d324ae83d4985140"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ecd5627b4ea7b73d324ae83d4985140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DSM_PROG</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* DSM Prog&lt;3:0&gt; */</td></tr>
<tr class="memitem:a472be972144fe36e0260ec202a850abb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a472be972144fe36e0260ec202a850abb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIF_CLOCK</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* SIF clock */</td></tr>
<tr class="memitem:ae80331ed5f03ce0148bcb0cd7463f4cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae80331ed5f03ce0148bcb0cd7463f4cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIF_RESET_BAR</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* SIF Reset Bar */</td></tr>
<tr class="memitem:a0931e83c8a69857ce68601c7e112c4bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0931e83c8a69857ce68601c7e112c4bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIF_ADDR</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* SIF Addr&lt;4:0&gt; */</td></tr>
<tr class="memitem:a706234e2c1f30684636e2b5b2e5c3e8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a706234e2c1f30684636e2b5b2e5c3e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UPDATE_FREQ_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Update Freq Word */</td></tr>
<tr class="memitem:adef4b492e02e65a4f8a58d578e73a09b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adef4b492e02e65a4f8a58d578e73a09b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>READ_EFFECTIVE_TUNING_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Read Effective Tuning Word */</td></tr>
<tr class="memitem:aa5147ff4bac3dc972b09c04426d85953"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5147ff4bac3dc972b09c04426d85953"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREQ_CORRECTION_WORD_MSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Frequency Correction Word&lt;11:7&gt; */</td></tr>
<tr class="memitem:a706234e2c1f30684636e2b5b2e5c3e8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a706234e2c1f30684636e2b5b2e5c3e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UPDATE_FREQ_WORD</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Update Freq Word */</td></tr>
<tr class="memitem:a01dace8fe19c29cba8598583d66c78ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01dace8fe19c29cba8598583d66c78ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FREQ_CORRECTION_WORD_LSB</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Frequency Correction Word&lt;6:0&gt; */</td></tr>
<tr class="memitem:a34914e02f46e5d224e12e3d6213303e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34914e02f46e5d224e12e3d6213303e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR_REFERENCE_TCF</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* VCO Varactor Reference Tcf&lt;2:0&gt; */</td></tr>
<tr class="memitem:aec9964b6ead0b3316f13a7d2e819fb7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec9964b6ead0b3316f13a7d2e819fb7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR_OFFSET</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Varactor Offset&lt;3:0&gt; */</td></tr>
<tr class="memitem:a921dfdff9ac59df1747c1373dd1baec3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a921dfdff9ac59df1747c1373dd1baec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_VARACTOR_REFERENCE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0) /* VCO Varactor Reference&lt;3:0&gt; */</td></tr>
<tr class="memitem:ae2462cea40e2546d4569257b33e9ca7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2462cea40e2546d4569257b33e9ca7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_TUNE_COARSE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* DCXO Tune Coarse&lt;5:0&gt; */</td></tr>
<tr class="memitem:a49ebb72ae377e8de032251b398bce3c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49ebb72ae377e8de032251b398bce3c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_TUNE_FINE_LOW</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 3) /* DCXO Tune Fine&lt;4:0&gt; */</td></tr>
<tr class="memitem:af01b9dd80530596b77844933ac811537"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af01b9dd80530596b77844933ac811537"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_TUNE_FINE_HIGH</b>(x)&#160;&#160;&#160;((x) &gt;&gt; 5) /* DCXO Tune Fine&lt;12:5&gt; */</td></tr>
<tr class="memitem:a625c1f0ceb5b77846ae61e67b51696c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a625c1f0ceb5b77846ae61e67b51696c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MUST_BE_ZERO</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Must be zero */</td></tr>
<tr class="memitem:ad371619850a811f160c3b0c4eb517391"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad371619850a811f160c3b0c4eb517391"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_RTAIL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* DCXO Rtail&lt;2:0&gt; */</td></tr>
<tr class="memitem:adf14d368a40a34fc5c95d07ea564cdb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf14d368a40a34fc5c95d07ea564cdb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_RD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* DCXO Rd&lt;1:0&gt; */</td></tr>
<tr class="memitem:a87f533e8eb34565952615813379d194b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87f533e8eb34565952615813379d194b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_TEMPCO_EN</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* DCXO Tempco En */</td></tr>
<tr class="memitem:ad58ab08ffe256dc1bf2c4b872b077dab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad58ab08ffe256dc1bf2c4b872b077dab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_TEMPCO_CLK</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* DCXO Tempco Clk */</td></tr>
<tr class="memitem:a127f593f15a96483192228e78ccbef8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a127f593f15a96483192228e78ccbef8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCXO_TEMPERATURE_COEF_ADDRESS</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3F) &lt;&lt; 0) /* DCXO Temperature Coefficient Address&lt;5:0&gt; */</td></tr>
<tr class="memitem:a769aba2ee451968c747498172cd488dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a769aba2ee451968c747498172cd488dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FAST_LOCK_LOAD_SYNTH</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Tx Fast Lock Load Synth */</td></tr>
<tr class="memitem:a20e50dd84025421582ac5aa087168add"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20e50dd84025421582ac5aa087168add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FAST_LOCK_PROFILE_INIT</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Tx Fast Lock Profile Init */</td></tr>
<tr class="memitem:ab459beafa26dd7864b2941030095abdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab459beafa26dd7864b2941030095abdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FAST_LOCK_PROFILE_PIN_SELECT</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tx Fast Lock Profile Pin Select */</td></tr>
<tr class="memitem:aba5da7a2bd3a86ae69532381a775fcf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba5da7a2bd3a86ae69532381a775fcf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FAST_LOCK_MODE_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx Fast Lock Mode Enable */</td></tr>
<tr class="memitem:a7bf604a36495418f77f69105dcd335f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bf604a36495418f77f69105dcd335f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FAST_LOCK_PROFILE</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 5) /* Tx Fast Lock Profile&lt;2:0&gt; */</td></tr>
<tr class="memitem:afeaa42b2d6b13ede48b16b8e27136e44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afeaa42b2d6b13ede48b16b8e27136e44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FAST_LOCK_PROGRAM_WRITE</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tx Fast Lock Program Write */</td></tr>
<tr class="memitem:a5d41b9e4f20bad8377fa752228ee93ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d41b9e4f20bad8377fa752228ee93ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FAST_LOCK_PROGRAM_CLOCK_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Tx Fast Lock Program Clock Enable */</td></tr>
<tr class="memitem:a9df95f388cfe81f3200e932610a45020"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9df95f388cfe81f3200e932610a45020"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_LO_GEN_POWER_MODE</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 4) /* Power Mode&lt;3:0&gt; */</td></tr>
<tr class="memitem:a28f6515e86a100c5e2162fad4c22ffd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28f6515e86a100c5e2162fad4c22ffd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>POWER_DOWN_BANDGAP_REF</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Power Down Bandgap Ref */</td></tr>
<tr class="memitem:a36414917cf7f8805327a6bebc88df25a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36414917cf7f8805327a6bebc88df25a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MASTER_BIAS_FILTER_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Master Bias Filter Bypass */</td></tr>
<tr class="memitem:a43db213de39028fc832f4d02094880ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43db213de39028fc832f4d02094880ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MASTER_BIAS_REF_SEL</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Master Bias Ref Sel */</td></tr>
<tr class="memitem:a12093e9bf67f2765405f2db77cacf963"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12093e9bf67f2765405f2db77cacf963"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MASTER_BIAS_TRIM</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Master Bias Trim&lt;4:0&gt; */</td></tr>
<tr class="memitem:a56231ff7a3d0b0a281bd06b6e6e1b788"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56231ff7a3d0b0a281bd06b6e6e1b788"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_FILTER_BYPASS</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* VCO LDO Filter Bypass */</td></tr>
<tr class="memitem:a66fb67f78759f7fcc2f063f580634252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66fb67f78759f7fcc2f063f580634252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VCO_LDO_REF_SEL</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* VCO LDO Ref Sel */</td></tr>
<tr class="memitem:a2414f6795043585704433d438b827b32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2414f6795043585704433d438b827b32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BANDGAP_REF_RESET</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Bandgap Ref Reset */</td></tr>
<tr class="memitem:a3ac0cf5be125291915c7d2090014cb96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ac0cf5be125291915c7d2090014cb96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BANDGAP_TEMP_TRIM</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Bandgap Temp Trim&lt;4:0&gt; */</td></tr>
<tr class="memitem:a2a0cf5eeb8a7acba251efa9553ecea90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a0cf5eeb8a7acba251efa9553ecea90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REF_DIVIDE_CONFIG_1_DFLT</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Set to 1 */</td></tr>
<tr class="memitem:ac18636020ceb6555a3efeb589b203cc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac18636020ceb6555a3efeb589b203cc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_REF_RESET_BAR</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Rx Ref Reset Bar */</td></tr>
<tr class="memitem:a1a97dce8d23d70025300a89ff7449b68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a97dce8d23d70025300a89ff7449b68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_REF_DIVIDER_MSB</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Rx Ref Divider&lt;1&gt; */</td></tr>
<tr class="memitem:a1c8dd95707de39cabd7b5e9351487328"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c8dd95707de39cabd7b5e9351487328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_REF_DIVIDER_LSB</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Rx Ref Divider&lt; 0&gt; */</td></tr>
<tr class="memitem:a13ff3a52602b73fe0368235088230c34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13ff3a52602b73fe0368235088230c34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_REF_RESET_BAR</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Tx Ref Reset Bar */</td></tr>
<tr class="memitem:ad319ab3fa57279d513f217e95d6a7669"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad319ab3fa57279d513f217e95d6a7669"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_REF_DOUBLER_FB_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 5) /* Rx Ref Doubler FB Delay&lt;1:0&gt; */</td></tr>
<tr class="memitem:ae28862b43ae100b7c9810244ca9a3831"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae28862b43ae100b7c9810244ca9a3831"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_REF_DIVIDER</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* Tx Ref Divider&lt;1:0&gt; */</td></tr>
<tr class="memitem:a69d1208dfb044e57112763d0c6c147ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69d1208dfb044e57112763d0c6c147ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_REF_DOUBLER_FB_DELAY</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 0) /* Tx Ref Doubler FB Delay&lt;1:0&gt; */</td></tr>
<tr class="memitem:a1b2eed79e23280f6c48fe80eeabd7b44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b2eed79e23280f6c48fe80eeabd7b44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FULL_TABLE_GAIN_INDEX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* Full Table Gain Index Rx1/LMT Gain Rx1&lt;6:0&gt; */</td></tr>
<tr class="memitem:ac50ee3cd967b416e9b2524e6e941e877"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac50ee3cd967b416e9b2524e6e941e877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPF_GAIN_RX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* LPF gain Rx1&lt;4:0&gt; */</td></tr>
<tr class="memitem:adae0456b52e40d3d1dfdbf97847e9e26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adae0456b52e40d3d1dfdbf97847e9e26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIGITAL_GAIN_RX</b>(x)&#160;&#160;&#160;(((x) &amp; 0x1F) &lt;&lt; 0) /* Digital gain Rx1&lt;4:0&gt; */</td></tr>
<tr class="memitem:acd75a72f6b7a96ecfa122c87441ac722"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd75a72f6b7a96ecfa122c87441ac722"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATTACK_STATE_RX2</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* Fast Attack State Rx2&lt;2:0&gt; */</td></tr>
<tr class="memitem:a344c384e08b19f7ef5482baa9b8899fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a344c384e08b19f7ef5482baa9b8899fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATTACK_STATE_RX1</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Fast Attack State Rx1&lt;2:0&gt; */</td></tr>
<tr class="memitem:a6d690c32d9c7888b05f38be90bd3be4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d690c32d9c7888b05f38be90bd3be4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATK_MASK</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:a315c8b5683642a397bfdb3dc0065fd10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a315c8b5683642a397bfdb3dc0065fd10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX1_FAST_ATK_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:a3a52629b603c9ac01b377a6b6ad8792f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a52629b603c9ac01b377a6b6ad8792f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX2_FAST_ATK_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:ad8cad20c07321414d056bae539dd53b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8cad20c07321414d056bae539dd53b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATK_RESET</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:a2732cab1a257ada463afd30fed036647"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2732cab1a257ada463afd30fed036647"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATK_PEAK_DETECT</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ac7f6f20897caa648e8c4cd15e6df5a4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7f6f20897caa648e8c4cd15e6df5a4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATK_PWR_MEASURE</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:a7a4d91b6b2720597a2adc68798935f1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a4d91b6b2720597a2adc68798935f1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATK_FINAL_SETTELING</b>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:a25a66b6b228fd4e1c7f023fd6520b8d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25a66b6b228fd4e1c7f023fd6520b8d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATK_FINAL_OVER</b>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:a4b3eac115835b76d265c9c7b3a131485"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b3eac115835b76d265c9c7b3a131485"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ATK_GAIN_LOCKED</b>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:a012caa933b0884e910aa87db2a41c9cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a012caa933b0884e910aa87db2a41c9cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SLOW_LOOP_STATE_RX2</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 4) /* Slow Loop State Rx2&lt;2:0&gt; */</td></tr>
<tr class="memitem:afdcd22600072f6d40bb8a669e2fcda91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdcd22600072f6d40bb8a669e2fcda91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SLOW_LOOP_STATE_RX1</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7) &lt;&lt; 0) /* Slow Loop State Rx1&lt;2:0&gt; */</td></tr>
<tr class="memitem:aa911dccea6872ebf20ced22f03457403"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa911dccea6872ebf20ced22f03457403"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GAIN_LOCK_1</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Gain Lock 1 */</td></tr>
<tr class="memitem:a96867e39a760eaa0483cfdec64a2d1fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96867e39a760eaa0483cfdec64a2d1fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LOW_POWER_1</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Low Power 1 */</td></tr>
<tr class="memitem:a740aff900d897c6a645990aac4860bf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a740aff900d897c6a645990aac4860bf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LARGE_LMT_OL</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* Large LMT OL */</td></tr>
<tr class="memitem:a8c168367a83854d1b248d1962d31d21c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c168367a83854d1b248d1962d31d21c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMALL_LMT_OL</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* Small LMT OL */</td></tr>
<tr class="memitem:aa927c7e0ac5282857dbab54c74026cea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa927c7e0ac5282857dbab54c74026cea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LARGE_ADC_OL</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* Large ADC OL */</td></tr>
<tr class="memitem:acbb993b98c529bbd991a2a72a7b55a7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbb993b98c529bbd991a2a72a7b55a7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMALL_ADC_OL</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Small ADC OL */</td></tr>
<tr class="memitem:a0b204a440586ca9ce95831f3f2e7082a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b204a440586ca9ce95831f3f2e7082a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIG_SAT</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Dig Sat */</td></tr>
<tr class="memitem:ae9728b7f380f92932c6d2ae8c3f3724c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9728b7f380f92932c6d2ae8c3f3724c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CTRL_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Set to 1 */</td></tr>
<tr class="memitem:a1477a32e8ddb814e3fbc413babf319bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1477a32e8ddb814e3fbc413babf319bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TONE_PRBS</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Tone/ PRBS */</td></tr>
<tr class="memitem:aade1009f5b0a6dfbee97a06f5302ef56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aade1009f5b0a6dfbee97a06f5302ef56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIST_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* BIST Enable */</td></tr>
<tr class="memitem:a3de3a237e884c772e23f10a3ccbeee42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3de3a237e884c772e23f10a3ccbeee42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TONE_FREQ</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Tone Frequency&lt;1:0&gt; */</td></tr>
<tr class="memitem:aa0cb877ca146e9e4f39f06163c48b73d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0cb877ca146e9e4f39f06163c48b73d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TONE_LEVEL</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 4) /* Tone Level&lt;1:0&gt; */</td></tr>
<tr class="memitem:af8aa5faa6828440264584e4ca2273a73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8aa5faa6828440264584e4ca2273a73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIST_CTRL_POINT</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 2) /* BIST Control Point &lt;1:0&gt; */</td></tr>
<tr class="memitem:a0e2fc0f7622eb18d46b5a1d2b763844e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e2fc0f7622eb18d46b5a1d2b763844e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATA_PORT_SP_HD_LOOP_TEST_OE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* Data Port SP, HD Loop Test OE */</td></tr>
<tr class="memitem:a20747178ee49fc13627e244b8556b66d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20747178ee49fc13627e244b8556b66d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_MASK</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* Rx Mask */</td></tr>
<tr class="memitem:ace6a11e892466500d47d1f45f042bc53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace6a11e892466500d47d1f45f042bc53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHANNEL</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* Channel */</td></tr>
<tr class="memitem:adf68477c5f0c7a70d476a6ed74df6ced"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf68477c5f0c7a70d476a6ed74df6ced"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATA_PORT_LOOP_TEST_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Data Port Loop Test Enable */</td></tr>
<tr class="memitem:a4a55bfd3799737c4c383c22e15d0e55a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a55bfd3799737c4c383c22e15d0e55a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OBSERVATION_POINT</b>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 1) /* Observation Point&lt;2:0&gt; */</td></tr>
<tr class="memitem:a98edc0b82e66f2d9460622cd234e2907"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98edc0b82e66f2d9460622cd234e2907"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIST_MASK_CHANNEL_2_Q_DATA</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* BIST Mask Channel 2 Q data */</td></tr>
<tr class="memitem:a635dc774e27495b4fb8693e78865109f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a635dc774e27495b4fb8693e78865109f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIST_MASK_CHANNEL_2_I_DATA</b>&#160;&#160;&#160;(1 &lt;&lt; 4) /* BIST Mask Channel 2 I data */</td></tr>
<tr class="memitem:a9fb15b8cf0d8b931e83c56b3e2e646fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fb15b8cf0d8b931e83c56b3e2e646fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIST_MASK_CHANNEL_1_Q_DATA</b>&#160;&#160;&#160;(1 &lt;&lt; 3) /* BIST Mask Channel 1 Q data */</td></tr>
<tr class="memitem:ab014f74a989bca1e4ec5ff709aa7d731"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab014f74a989bca1e4ec5ff709aa7d731"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIST_MASK_CHANNEL_1_I_DATA</b>&#160;&#160;&#160;(1 &lt;&lt; 2) /* BIST Mask Channel 1 I data */</td></tr>
<tr class="memitem:ac04ea84a521e6845bb8c27c701cd8be8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac04ea84a521e6845bb8c27c701cd8be8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DATA_PORT_HILOW</b>&#160;&#160;&#160;(1 &lt;&lt; 1) /* Data Port Hi/Low */</td></tr>
<tr class="memitem:a8ba6ca4352bb6764dede8bc47f1301e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ba6ca4352bb6764dede8bc47f1301e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USE_DATA_PORT</b>&#160;&#160;&#160;(1 &lt;&lt; 0) /* Use Data Port */</td></tr>
<tr class="memitem:a8f63a69daa53a8099f97a1bc11afc8d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f63a69daa53a8099f97a1bc11afc8d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMP_SENSE_VBE_TEST</b>(x)&#160;&#160;&#160;(((x) &amp; 0x3) &lt;&lt; 6) /* Temp Sense Vbe Test&lt;1:0&gt; */</td></tr>
<tr class="memitem:abdc63ef4768f726fa6fc69efeae556f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdc63ef4768f726fa6fc69efeae556f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC_TEST_ENABLE</b>&#160;&#160;&#160;(1 &lt;&lt; 7) /* DAC Test Enable */</td></tr>
<tr class="memitem:ab4e52f11c9f3a11261cb058cc7bd8875"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4e52f11c9f3a11261cb058cc7bd8875"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC_TEST_WORD</b>(x)&#160;&#160;&#160;(((x) &amp; 0x7F) &lt;&lt; 0) /* DAC test Word &lt;22:16&gt; */</td></tr>
<tr class="memitem:aa24d0390d32fe5190a4a2c30193116d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa24d0390d32fe5190a4a2c30193116d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AD_READ</b>&#160;&#160;&#160;(0 &lt;&lt; 15)</td></tr>
<tr class="memitem:abd5c15386446ac99731a9c1df73c6151"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd5c15386446ac99731a9c1df73c6151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AD_WRITE</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:a7d5e28ef9a55dd8b74a70ba5447b1ed9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d5e28ef9a55dd8b74a70ba5447b1ed9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AD_CNT</b>(x)&#160;&#160;&#160;((((x) - 1) &amp; 0x7) &lt;&lt; 12)</td></tr>
<tr class="memitem:ae78ae5ae22ad1aaf640b27ca2deb052d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae78ae5ae22ad1aaf640b27ca2deb052d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AD_ADDR</b>(x)&#160;&#160;&#160;((x) &amp; 0x3FF)</td></tr>
<tr class="memitem:a991f03455e15c417e8787bcd4bddc218"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a991f03455e15c417e8787bcd4bddc218"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RSSI_MULTIPLIER</b>&#160;&#160;&#160;100</td></tr>
<tr class="memitem:a8a3a4fd89e62712d2582a33417f5b840"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a3a4fd89e62712d2582a33417f5b840"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RSSI_RESOLUTION</b>&#160;&#160;&#160;((int) (0.25 * RSSI_MULTIPLIER))</td></tr>
<tr class="memitem:a04daba4c16ce3bb9cc0cde451dfb59e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04daba4c16ce3bb9cc0cde451dfb59e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RSSI_MAX_WEIGHT</b>&#160;&#160;&#160;255</td></tr>
<tr class="memitem:a75a5c493392baa693f72d27b5a60d590"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75a5c493392baa693f72d27b5a60d590"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_LMT_INDEX</b>&#160;&#160;&#160;40</td></tr>
<tr class="memitem:a67fb3788055bcde8947cdc8cd1c01e6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67fb3788055bcde8947cdc8cd1c01e6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_LPF_GAIN</b>&#160;&#160;&#160;24</td></tr>
<tr class="memitem:a3adec117a75aa42680630b6f4c76d067"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3adec117a75aa42680630b6f4c76d067"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_DIG_GAIN</b>&#160;&#160;&#160;31</td></tr>
<tr class="memitem:a299d1146aecc7cd5eb62b97af2093b06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a299d1146aecc7cd5eb62b97af2093b06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIN_BBPLL_FREQ</b>&#160;&#160;&#160;715000000UL /* 715 MHz */</td></tr>
<tr class="memitem:a5b5249bbdb5364dde091b00c7b9086be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b5249bbdb5364dde091b00c7b9086be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_BBPLL_FREQ</b>&#160;&#160;&#160;1430000000UL /* 1430 MHz */</td></tr>
<tr class="memitem:a583babff911c50d0f1e5e8ddf1404fd8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a583babff911c50d0f1e5e8ddf1404fd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_BBPLL_DIV</b>&#160;&#160;&#160;64</td></tr>
<tr class="memitem:aea808276606deaba2e5ad1d969071742"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea808276606deaba2e5ad1d969071742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIN_BBPLL_DIV</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ad0384279eac22059862f81e0ce3c122b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0384279eac22059862f81e0ce3c122b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIN_ADC_CLK</b>&#160;&#160;&#160;10500000UL /* 10.5MHz */</td></tr>
<tr class="memitem:a30c4a07bfd20ed8b94f04af1a073eb57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30c4a07bfd20ed8b94f04af1a073eb57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_ADC_CLK</b>&#160;&#160;&#160;672000000UL /* 672 MHz */</td></tr>
<tr class="memitem:a80ffc62b447a0db8375acb40a4f21ea4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80ffc62b447a0db8375acb40a4f21ea4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_DAC_CLK</b>&#160;&#160;&#160;(MAX_ADC_CLK / 2)</td></tr>
<tr class="memitem:a951a9828019a40bf9a1355cfe0d09d99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a951a9828019a40bf9a1355cfe0d09d99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_MBYTE_SPI</b>&#160;&#160;&#160;8</td></tr>
<tr class="memitem:ad7b36f84dfa996dab1190773ab3c6e59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7b36f84dfa996dab1190773ab3c6e59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFPLL_MODULUS</b>&#160;&#160;&#160;8388593UL</td></tr>
<tr class="memitem:a9660cea6c0058aa5bb39fd9374e46011"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9660cea6c0058aa5bb39fd9374e46011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BBPLL_MODULUS</b>&#160;&#160;&#160;2088960UL</td></tr>
<tr class="memitem:a296786672abbc245692d4f5df64846d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a296786672abbc245692d4f5df64846d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIN_VCO_FREQ_HZ</b>&#160;&#160;&#160;6000000000ULL</td></tr>
<tr class="memitem:abb8eaac891070c154a44678a51ca30ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb8eaac891070c154a44678a51ca30ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MAX_CARRIER_FREQ_HZ</b>&#160;&#160;&#160;6000000000ULL</td></tr>
<tr class="memitem:a798fda5f7e64e041b7e0256cd438f4a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a798fda5f7e64e041b7e0256cd438f4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MIN_CARRIER_FREQ_HZ</b>&#160;&#160;&#160;47000000ULL</td></tr>
<tr class="memitem:a170174ee0cec09fc67029dc124e88cea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a170174ee0cec09fc67029dc124e88cea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FASTLOOK_INIT</b>&#160;&#160;&#160;1</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ab9cf1687905057e149f56b8a1bc96c8c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>rx_gain_table_type</b> { <b>RXGAIN_FULL_TBL</b>, 
<b>RXGAIN_SPLIT_TBL</b>
 }</td></tr>
<tr class="memitem:ae45edfbd7fbfd10f5dc3b286436911e9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>rx_gain_table_name</b> { <b>TBL_200_1300_MHZ</b>, 
<b>TBL_1300_4000_MHZ</b>, 
<b>TBL_4000_6000_MHZ</b>, 
<b>RXGAIN_TBLS_END</b>
 }</td></tr>
<tr class="memitem:ad6a86bef1904c8dd21987e4a12223406"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>fir_dest</b> { <br/>
&#160;&#160;<b>FIR_TX1</b> =  0x01, 
<b>FIR_TX2</b> =  0x02, 
<b>FIR_TX1_TX2</b> =  0x03, 
<b>FIR_RX1</b> =  0x81, 
<br/>
&#160;&#160;<b>FIR_RX2</b> =  0x82, 
<b>FIR_RX1_RX2</b> =  0x83, 
<b>FIR_IS_RX</b> =  0x80
<br/>
 }</td></tr>
<tr class="memitem:a5204c37f37db023c9196c1c961ed8f1b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>rf_gain_ctrl_mode</b> { <b>RF_GAIN_MGC</b>, 
<b>RF_GAIN_FASTATTACK_AGC</b>, 
<b>RF_GAIN_SLOWATTACK_AGC</b>, 
<b>RF_GAIN_HYBRID_AGC</b>
 }</td></tr>
<tr class="memitem:a960d5f13b8d849e5823d229755a09a09"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>f_agc_target_gain_index_type</b> { <b>MAX_GAIN</b>, 
<b>SET_GAIN</b>, 
<b>OPTIMIZED_GAIN</b>, 
<b>NO_GAIN_CHANGE</b>
 }</td></tr>
<tr class="memitem:aa959839151ca2bb82ae7770c12c4c98d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>rssi_restart_mode</b> { <br/>
&#160;&#160;<b>AGC_IN_FAST_ATTACK_MODE_LOCKS_THE_GAIN</b>, 
<b>EN_AGC_PIN_IS_PULLED_HIGH</b>, 
<b>ENTERS_RX_MODE</b>, 
<b>GAIN_CHANGE_OCCURS</b>, 
<br/>
&#160;&#160;<b>SPI_WRITE_TO_REGISTER</b>, 
<b>GAIN_CHANGE_OCCURS_OR_EN_AGC_PIN_PULLED_HIGH</b>
<br/>
 }</td></tr>
<tr class="memitem:a0591af9b291561a550b762f859e1b95a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>ad9361_pdata_rx_freq</b> { <br/>
&#160;&#160;<b>BBPLL_FREQ</b>, 
<b>ADC_FREQ</b>, 
<b>R2_FREQ</b>, 
<b>R1_FREQ</b>, 
<br/>
&#160;&#160;<b>CLKRF_FREQ</b>, 
<b>RX_SAMPL_FREQ</b>, 
<b>NUM_RX_CLOCKS</b>
<br/>
 }</td></tr>
<tr class="memitem:a4de368158c50aea713ba8deef710a115"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>ad9361_pdata_tx_freq</b> { <br/>
&#160;&#160;<b>IGNORE</b>, 
<b>DAC_FREQ</b>, 
<b>T2_FREQ</b>, 
<b>T1_FREQ</b>, 
<br/>
&#160;&#160;<b>CLKTF_FREQ</b>, 
<b>TX_SAMPL_FREQ</b>, 
<b>NUM_TX_CLOCKS</b>
<br/>
 }</td></tr>
<tr class="memitem:a552145d04632dbcf2aa9fd2131bf70f5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>ad9361_clkout</b> { <br/>
&#160;&#160;<b>CLKOUT_DISABLE</b>, 
<b>BUFFERED_XTALN_DCXO</b>, 
<b>ADC_CLK_DIV_2</b>, 
<b>ADC_CLK_DIV_3</b>, 
<br/>
&#160;&#160;<b>ADC_CLK_DIV_4</b>, 
<b>ADC_CLK_DIV_8</b>, 
<b>ADC_CLK_DIV_16</b>
<br/>
 }</td></tr>
<tr class="memitem:a06fc87d81c62e9abb8790b6e5713c55b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>LUT_FTDD_40</b>, 
<b>LUT_FTDD_60</b>, 
<b>LUT_FTDD_80</b>, 
<b>LUT_FTDD_ENT</b>
 }</td></tr>
<tr class="memitem:ab0582a29cdd033f3ab558329eea89238"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>ad9361_clocks</b> { <br/>
&#160;&#160;<b>BB_REFCLK</b>, 
<b>RX_REFCLK</b>, 
<b>TX_REFCLK</b>, 
<b>BBPLL_CLK</b>, 
<br/>
&#160;&#160;<b>ADC_CLK</b>, 
<b>R2_CLK</b>, 
<b>R1_CLK</b>, 
<b>CLKRF_CLK</b>, 
<br/>
&#160;&#160;<b>RX_SAMPL_CLK</b>, 
<b>DAC_CLK</b>, 
<b>T2_CLK</b>, 
<b>T1_CLK</b>, 
<br/>
&#160;&#160;<b>CLKTF_CLK</b>, 
<b>TX_SAMPL_CLK</b>, 
<b>RX_RFPLL</b>, 
<b>TX_RFPLL</b>, 
<br/>
&#160;&#160;<b>NUM_AD9361_CLKS</b>, 
<b>EXT_REF_CLK</b>
<br/>
 }</td></tr>
<tr class="memitem:a04433bf30c400363fcf49c60845fcc16"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>ad9361_bist_mode</b> { <b>BIST_DISABLE</b>, 
<b>BIST_INJ_TX</b>, 
<b>BIST_INJ_RX</b>
 }</td></tr>
<tr class="memitem:adf764cbdea00d65edcd07bb9953ad2b7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>ID_AD9361</b>
 }</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4e91de5f76bd81fb72b5c545b749cd03"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a4e91de5f76bd81fb72b5c545b749cd03">ad9361_bbpll_round_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long rate, unsigned long *prate)</td></tr>
<tr class="memitem:af7640529e60671d172c9136a7801b221"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#af7640529e60671d172c9136a7801b221">ad9361_bbpll_recalc_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long parent_rate)</td></tr>
<tr class="memitem:a8b1ddf1bb07e7935dcbf3344fdfc77d7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a8b1ddf1bb07e7935dcbf3344fdfc77d7">ad9361_bbpll_set_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long rate, unsigned long parent_rate)</td></tr>
<tr class="memitem:acd691bc8546aaadcc9277b80ee6a301d"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#acd691bc8546aaadcc9277b80ee6a301d">ad9361_clk_factor_round_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long rate, unsigned long *prate)</td></tr>
<tr class="memitem:aa523647144de88229317b68a595847dc"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#aa523647144de88229317b68a595847dc">ad9361_clk_factor_recalc_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long parent_rate)</td></tr>
<tr class="memitem:aa77e394a542759bc2d07c946b2561a4f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#aa77e394a542759bc2d07c946b2561a4f">ad9361_clk_factor_set_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long rate, unsigned long parent_rate)</td></tr>
<tr class="memitem:a1943ef3caf4c31be2c9287a63d128f53"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a1943ef3caf4c31be2c9287a63d128f53">ad9361_rfpll_round_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long rate, unsigned long *prate)</td></tr>
<tr class="memitem:a60eb5fc54c32389bf10f4da1c9cdc184"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a60eb5fc54c32389bf10f4da1c9cdc184">ad9361_rfpll_recalc_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long parent_rate)</td></tr>
<tr class="memitem:ad6665a42027a2244fa28cde9f55a5fe3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3">ad9361_rfpll_set_rate</a> (struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *clk_priv, unsigned long rate, unsigned long parent_rate)</td></tr>
<tr class="memitem:ad1112a7fa6342d2d43a2f4543375cabc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ad1112a7fa6342d2d43a2f4543375cabc">ad9361_reset</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy)</td></tr>
<tr class="memitem:a39072de34f5d7c9af549466153c49f9b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b">ad9361_setup</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy)</td></tr>
<tr class="memitem:aa9939f6a16f9b3621119127008ec29e5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#aa9939f6a16f9b3621119127008ec29e5">ad9361_spi_write</a> (u32 reg, u32 val)</td></tr>
<tr class="memitem:a7a458d24c508faa07d1ec0223f5e26f5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a7a458d24c508faa07d1ec0223f5e26f5">ad9361_spi_read</a> (u32 reg)</td></tr>
<tr class="memitem:ad1930dc0f083df7b093544a8c3b965b6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ad1930dc0f083df7b093544a8c3b965b6">register_clocks</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy)</td></tr>
<tr class="memitem:a25700a251293ec1efb5734c5de908d2f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a25700a251293ec1efb5734c5de908d2f">ad9361_init_gain_tables</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy)</td></tr>
<tr class="memitem:a5cbaa482471c862b89fcb3419fd0fc29"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a5cbaa482471c862b89fcb3419fd0fc29">ad9361_ensm_force_state</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, u8 ensm_state)</td></tr>
<tr class="memitem:ae485da45f31ddb8458120637e3478a46"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46">ad9361_set_rx_gain</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, u32 rx_id, struct <a class="el" href="structrf__rx__gain.html">rf_rx_gain</a> *rx_gain)</td></tr>
<tr class="memitem:ac190fe4a1f9230ed7202bc09f3d22b8f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f">ad9361_get_rx_gain</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, u32 rx_id, struct <a class="el" href="structrf__rx__gain.html">rf_rx_gain</a> *rx_gain)</td></tr>
<tr class="memitem:a5194f97bc27aedc2296b5900a267867b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a5194f97bc27aedc2296b5900a267867b">ad9361_calculate_rf_clock_chain</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, unsigned long tx_sample_rate, u32 low_power, unsigned long *rx_path_clks, unsigned long *tx_path_clks)</td></tr>
<tr class="memitem:ae6c7a4582db7fa277224bef382c0c161"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161">ad9361_set_trx_clock_chain</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, unsigned long *rx_path_clks, unsigned long *tx_path_clks)</td></tr>
<tr class="memitem:a6addad978a0e229dd8c1dd15b0c02b5e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e">ad9361_update_rf_bandwidth</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, u32 rf_rx_bw, u32 rf_tx_bw)</td></tr>
<tr class="memitem:a7dc1a874e29b3910c58ba668c7780630"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a7dc1a874e29b3910c58ba668c7780630">ad9361_to_clk</a> (u64 freq)</td></tr>
<tr class="memitem:a2541fa569730b2bd970a237a99b2b2ae"><td class="memItemLeft" align="right" valign="top">u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a2541fa569730b2bd970a237a99b2b2ae">ad9361_from_clk</a> (unsigned long freq)</td></tr>
<tr class="memitem:ab10cef8cfdcb8eca0e429a60e7101671"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ab10cef8cfdcb8eca0e429a60e7101671">ad9361_read_rssi</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, struct <a class="el" href="structrf__rssi.html">rf_rssi</a> *rssi)</td></tr>
<tr class="memitem:a02aa783d75f6aa1e4a196b67f5544feb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a02aa783d75f6aa1e4a196b67f5544feb">ad9361_set_tx_atten</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, u32 atten_mdb, bool tx1, bool tx2, bool immed)</td></tr>
<tr class="memitem:ac52b9fc0288dae770df994503139ef0f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#ac52b9fc0288dae770df994503139ef0f">ad9361_get_tx_atten</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, u32 tx_num)</td></tr>
<tr class="memitem:a9fda0f64d9219993efa2bab2d6b9f945"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a9fda0f64d9219993efa2bab2d6b9f945">ad9361_set_gain_ctrl_mode</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, struct <a class="el" href="structrf__gain__ctrl.html">rf_gain_ctrl</a> *gain_ctrl)</td></tr>
<tr class="memitem:a31cf9ff7213a93b55678f910af36e1bd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a31cf9ff7213a93b55678f910af36e1bd">ad9361_load_fir_filter_coef</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy, enum fir_dest dest, int gain_dB, u32 ntaps, short *coef)</td></tr>
<tr class="memitem:a976e9fc6036098a37a93f5f01fd20a8f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f">ad9361_validate_enable_fir</a> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy)</td></tr>
<tr class="memitem:a66de005939a0c39a85f397d2150fc646"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66de005939a0c39a85f397d2150fc646"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>ad9361_post_setup</b> (struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *phy)</td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of AD9361 Driver. </p>
<p>Copyright 2014(c) Analog Devices, Inc.</p>
<p>All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
<li>The use of this software may or may not infringe the patent rights of one or more patent holders. This license does not release you from the requirement that you obtain separate licenses from these patent holders to use this software.</li>
<li>Use of the software either in source or binary form, must be run on or directly connected to an Analog Devices Inc. component.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="ad9361_8h_source.html">ad9361.h</a>.</p>
</div><h2>Function Documentation</h2>
<a class="anchor" id="af7640529e60671d172c9136a7801b221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long ad9361_bbpll_recalc_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>parent_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Recalculate the clock rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The clock rate. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04827">4827</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_af7640529e60671d172c9136a7801b221_icgraph.png" border="0" usemap="#ad9361_8h_af7640529e60671d172c9136a7801b221_icgraph" alt=""/></div>
<map name="ad9361_8h_af7640529e60671d172c9136a7801b221_icgraph" id="ad9361_8h_af7640529e60671d172c9136a7801b221_icgraph">
<area shape="rect" id="node3" href="ad9361_8c.html#ad80a956d8916914401ec3edc44fa9734" title="ad9361_clk_register" alt="" coords="224,7,363,36"/><area shape="rect" id="node11" href="util_8h.html#a3d47117304cb10a599d81f7ec70eec16" title="clk_get_rate" alt="" coords="247,479,340,508"/><area shape="rect" id="node34" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="1091,173,1184,203"/><area shape="rect" id="node5" href="ad9361_8h.html#ad1930dc0f083df7b093544a8c3b965b6" title="register_clocks" alt="" coords="1083,5,1192,35"/><area shape="rect" id="node7" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="1772,149,1860,179"/><area shape="rect" id="node9" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1949,149,2000,179"/><area shape="rect" id="node13" href="ad9361_8c.html#a8bfc641c62d87c60cf9096056462c3ba" title="ad9361_get_full_table_gain" alt="" coords="419,585,597,615"/><area shape="rect" id="node19" href="ad9361_8c.html#a03bb23268c752818a8542bd844cb03c2" title="set_full_table_gain" alt="" coords="443,643,573,672"/><area shape="rect" id="node25" href="ad9361_8c.html#a174353deff39c816c22af935d06d57ca" title="ad9361_tx_quad_calib" alt="" coords="433,319,583,348"/><area shape="rect" id="node27" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="1535,291,1636,320"/><area shape="rect" id="node30" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="661,213,805,243"/><area shape="rect" id="node39" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="1496,668,1675,697"/><area shape="rect" id="node54" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e" title="ad9361_update_rf_bandwidth" alt="" coords="1249,615,1439,644"/><area shape="rect" id="node63" href="ad9361_8c.html#ab232c9427520c4a7cd95bffd13e640f1" title="ad9361_gc_update" alt="" coords="443,425,573,455"/><area shape="rect" id="node68" href="ad9361_8c.html#a354e89af7445d5c6076cd7e1a413da8d" title="ad9361_bb_clk_change\l_handler" alt="" coords="655,522,812,569"/><area shape="rect" id="node71" href="ad9361_8c.html#a46be783f965c7a44b2a2515890f479f3" title="ad9361_rssi_setup" alt="" coords="443,479,573,508"/><area shape="rect" id="node76" href="ad9361_8c.html#adbed522323101e774095fc1cb706c0db" title="ad9361_ensm_set_state" alt="" coords="863,317,1025,347"/><area shape="rect" id="node79" href="ad9361_8c.html#adbae49a255a2cf847ad4367e24395c95" title="ad9361_get_trx_clock\l_chain" alt="" coords="433,799,583,846"/><area shape="rect" id="node85" href="ad9361__api_8h.html#acceb7197cb41259eaa9c6a8a37f3602d" title="ad9361_get_rx_sampling_freq" alt="" coords="411,869,605,899"/><area shape="rect" id="node87" href="ad9361__api_8h.html#a87c44a971bec14ca54e1455f1a967c45" title="ad9361_get_rx_lo_freq" alt="" coords="432,923,584,952"/><area shape="rect" id="node89" href="ad9361__api_8h.html#a12e74ffd5cfa1084ee02e65b1b160456" title="ad9361_get_tx_sampling_freq" alt="" coords="411,161,605,191"/><area shape="rect" id="node91" href="ad9361__api_8h.html#abf497bac9f654b8dec91a872f52fd417" title="ad9361_get_tx_lo_freq" alt="" coords="432,265,584,295"/><area shape="rect" id="node15" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f" title="ad9361_get_rx_gain" alt="" coords="664,592,803,621"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a0fe840db0ff2f3c412736b525fb2fe44" title="ad9361_get_rx_rf_gain" alt="" coords="868,592,1020,621"/><area shape="rect" id="node21" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="664,645,803,675"/><area shape="rect" id="node23" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="868,645,1020,675"/><area shape="rect" id="node32" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="871,200,1017,229"/><area shape="rect" id="node36" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="1269,522,1419,569"/><area shape="rect" id="node50" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="1268,160,1420,189"/><area shape="rect" id="node52" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="1268,213,1420,243"/><area shape="rect" id="node45" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="1488,561,1683,591"/><area shape="rect" id="node47" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="1488,508,1683,537"/><area shape="rect" id="node41" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="1731,695,1901,724"/><area shape="rect" id="node43" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="1731,641,1901,671"/><area shape="rect" id="node57" href="ad9361__api_8h.html#afd37ef2790f91a1ef7bd7fa356a0af5d" title="ad9361_set_rx_rf_bandwidth" alt="" coords="1492,615,1679,644"/><area shape="rect" id="node60" href="ad9361__api_8h.html#a3120689dd9f2c08df911807855a081cc" title="ad9361_set_tx_rf_bandwidth" alt="" coords="1492,721,1679,751"/><area shape="rect" id="node65" href="ad9361_8c.html#ac5c1d70e11c06c655d8ffe456825cca8" title="ad9361_gc_setup" alt="" coords="1076,368,1199,397"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4e91de5f76bd81fb72b5c545b749cd03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">long ad9361_bbpll_round_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>prate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate the closest possible clock rate that can be set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">rate</td><td>The clock rate. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The closest possible clock rate that can be set. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04854">4854</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a4e91de5f76bd81fb72b5c545b749cd03_icgraph.png" border="0" usemap="#ad9361_8h_a4e91de5f76bd81fb72b5c545b749cd03_icgraph" alt=""/></div>
<map name="ad9361_8h_a4e91de5f76bd81fb72b5c545b749cd03_icgraph" id="ad9361_8h_a4e91de5f76bd81fb72b5c545b749cd03_icgraph">
<area shape="rect" id="node3" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="221,96,315,125"/><area shape="rect" id="node5" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="365,57,515,103"/><area shape="rect" id="node7" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="612,5,713,35"/><area shape="rect" id="node24" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="364,127,516,156"/><area shape="rect" id="node26" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="364,180,516,209"/><area shape="rect" id="node13" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="573,59,752,88"/><area shape="rect" id="node19" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="565,112,760,141"/><area shape="rect" id="node21" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="565,165,760,195"/><area shape="rect" id="node9" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="849,5,937,35"/><area shape="rect" id="node11" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1027,5,1077,35"/><area shape="rect" id="node15" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="808,59,979,88"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="808,112,979,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a8b1ddf1bb07e7935dcbf3344fdfc77d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_bbpll_set_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>parent_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the clock rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">rate</td><td>The clock rate. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04887">4887</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a8b1ddf1bb07e7935dcbf3344fdfc77d7_icgraph.png" border="0" usemap="#ad9361_8h_a8b1ddf1bb07e7935dcbf3344fdfc77d7_icgraph" alt=""/></div>
<map name="ad9361_8h_a8b1ddf1bb07e7935dcbf3344fdfc77d7_icgraph" id="ad9361_8h_a8b1ddf1bb07e7935dcbf3344fdfc77d7_icgraph">
<area shape="rect" id="node3" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="205,96,299,125"/><area shape="rect" id="node5" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="349,57,499,103"/><area shape="rect" id="node7" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="596,5,697,35"/><area shape="rect" id="node24" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="348,127,500,156"/><area shape="rect" id="node26" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="348,180,500,209"/><area shape="rect" id="node13" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="557,59,736,88"/><area shape="rect" id="node19" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="549,112,744,141"/><area shape="rect" id="node21" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="549,165,744,195"/><area shape="rect" id="node9" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="833,5,921,35"/><area shape="rect" id="node11" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1011,5,1061,35"/><area shape="rect" id="node15" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="792,59,963,88"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="792,112,963,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5194f97bc27aedc2296b5900a267867b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_calculate_rf_clock_chain </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>tx_sample_rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>rate_gov</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>rx_path_clks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>tx_path_clks</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate the RX and TX path rates to obtain the desired sample rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">tx_sample_rate</td><td>The desired sample rate. </td></tr>
    <tr><td class="paramname">rate_gov</td><td>The rate governor option. </td></tr>
    <tr><td class="paramname">rx_path_clks</td><td>RX path rates buffer. </td></tr>
    <tr><td class="paramname">tx_path_clks</td><td>TX path rates buffer. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l03437">3437</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a5194f97bc27aedc2296b5900a267867b_icgraph.png" border="0" usemap="#ad9361_8h_a5194f97bc27aedc2296b5900a267867b_icgraph" alt=""/></div>
<map name="ad9361_8h_a5194f97bc27aedc2296b5900a267867b_icgraph" id="ad9361_8h_a5194f97bc27aedc2296b5900a267867b_icgraph">
<area shape="rect" id="node4" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="200,32,379,61"/><area shape="rect" id="node10" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="192,85,387,115"/><area shape="rect" id="node12" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="192,139,387,168"/><area shape="rect" id="node6" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="435,5,605,35"/><area shape="rect" id="node8" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="435,59,605,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa523647144de88229317b68a595847dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long ad9361_clk_factor_recalc_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>parent_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Recalculate the clock rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The clock rate. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04741">4741</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_aa523647144de88229317b68a595847dc_icgraph.png" border="0" usemap="#ad9361_8h_aa523647144de88229317b68a595847dc_icgraph" alt=""/></div>
<map name="ad9361_8h_aa523647144de88229317b68a595847dc_icgraph" id="ad9361_8h_aa523647144de88229317b68a595847dc_icgraph">
<area shape="rect" id="node3" href="ad9361_8c.html#ad80a956d8916914401ec3edc44fa9734" title="ad9361_clk_register" alt="" coords="253,7,392,36"/><area shape="rect" id="node11" href="util_8h.html#a3d47117304cb10a599d81f7ec70eec16" title="clk_get_rate" alt="" coords="276,479,369,508"/><area shape="rect" id="node34" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="1120,173,1213,203"/><area shape="rect" id="node5" href="ad9361_8h.html#ad1930dc0f083df7b093544a8c3b965b6" title="register_clocks" alt="" coords="1112,5,1221,35"/><area shape="rect" id="node7" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="1801,149,1889,179"/><area shape="rect" id="node9" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1979,149,2029,179"/><area shape="rect" id="node13" href="ad9361_8c.html#a8bfc641c62d87c60cf9096056462c3ba" title="ad9361_get_full_table_gain" alt="" coords="448,585,627,615"/><area shape="rect" id="node19" href="ad9361_8c.html#a03bb23268c752818a8542bd844cb03c2" title="set_full_table_gain" alt="" coords="472,643,603,672"/><area shape="rect" id="node25" href="ad9361_8c.html#a174353deff39c816c22af935d06d57ca" title="ad9361_tx_quad_calib" alt="" coords="463,319,612,348"/><area shape="rect" id="node27" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="1564,291,1665,320"/><area shape="rect" id="node30" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="691,213,835,243"/><area shape="rect" id="node39" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="1525,668,1704,697"/><area shape="rect" id="node54" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e" title="ad9361_update_rf_bandwidth" alt="" coords="1279,615,1468,644"/><area shape="rect" id="node63" href="ad9361_8c.html#ab232c9427520c4a7cd95bffd13e640f1" title="ad9361_gc_update" alt="" coords="472,425,603,455"/><area shape="rect" id="node68" href="ad9361_8c.html#a354e89af7445d5c6076cd7e1a413da8d" title="ad9361_bb_clk_change\l_handler" alt="" coords="684,522,841,569"/><area shape="rect" id="node71" href="ad9361_8c.html#a46be783f965c7a44b2a2515890f479f3" title="ad9361_rssi_setup" alt="" coords="472,479,603,508"/><area shape="rect" id="node76" href="ad9361_8c.html#adbed522323101e774095fc1cb706c0db" title="ad9361_ensm_set_state" alt="" coords="892,317,1055,347"/><area shape="rect" id="node79" href="ad9361_8c.html#adbae49a255a2cf847ad4367e24395c95" title="ad9361_get_trx_clock\l_chain" alt="" coords="463,799,612,846"/><area shape="rect" id="node85" href="ad9361__api_8h.html#acceb7197cb41259eaa9c6a8a37f3602d" title="ad9361_get_rx_sampling_freq" alt="" coords="440,869,635,899"/><area shape="rect" id="node87" href="ad9361__api_8h.html#a87c44a971bec14ca54e1455f1a967c45" title="ad9361_get_rx_lo_freq" alt="" coords="461,923,613,952"/><area shape="rect" id="node89" href="ad9361__api_8h.html#a12e74ffd5cfa1084ee02e65b1b160456" title="ad9361_get_tx_sampling_freq" alt="" coords="440,161,635,191"/><area shape="rect" id="node91" href="ad9361__api_8h.html#abf497bac9f654b8dec91a872f52fd417" title="ad9361_get_tx_lo_freq" alt="" coords="461,265,613,295"/><area shape="rect" id="node15" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f" title="ad9361_get_rx_gain" alt="" coords="693,592,832,621"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a0fe840db0ff2f3c412736b525fb2fe44" title="ad9361_get_rx_rf_gain" alt="" coords="897,592,1049,621"/><area shape="rect" id="node21" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="693,645,832,675"/><area shape="rect" id="node23" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="897,645,1049,675"/><area shape="rect" id="node32" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="900,200,1047,229"/><area shape="rect" id="node36" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="1299,522,1448,569"/><area shape="rect" id="node50" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="1297,160,1449,189"/><area shape="rect" id="node52" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="1297,213,1449,243"/><area shape="rect" id="node45" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="1517,561,1712,591"/><area shape="rect" id="node47" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="1517,508,1712,537"/><area shape="rect" id="node41" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="1760,695,1931,724"/><area shape="rect" id="node43" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="1760,641,1931,671"/><area shape="rect" id="node57" href="ad9361__api_8h.html#afd37ef2790f91a1ef7bd7fa356a0af5d" title="ad9361_set_rx_rf_bandwidth" alt="" coords="1521,615,1708,644"/><area shape="rect" id="node60" href="ad9361__api_8h.html#a3120689dd9f2c08df911807855a081cc" title="ad9361_set_tx_rf_bandwidth" alt="" coords="1521,721,1708,751"/><area shape="rect" id="node65" href="ad9361_8c.html#ac5c1d70e11c06c655d8ffe456825cca8" title="ad9361_gc_setup" alt="" coords="1105,368,1228,397"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acd691bc8546aaadcc9277b80ee6a301d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">long ad9361_clk_factor_round_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>prate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate the closest possible clock rate that can be set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">rate</td><td>The clock rate. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The closest possible clock rate that can be set. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04759">4759</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_acd691bc8546aaadcc9277b80ee6a301d_icgraph.png" border="0" usemap="#ad9361_8h_acd691bc8546aaadcc9277b80ee6a301d_icgraph" alt=""/></div>
<map name="ad9361_8h_acd691bc8546aaadcc9277b80ee6a301d_icgraph" id="ad9361_8h_acd691bc8546aaadcc9277b80ee6a301d_icgraph">
<area shape="rect" id="node3" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="251,96,344,125"/><area shape="rect" id="node5" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="395,57,544,103"/><area shape="rect" id="node7" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="641,5,743,35"/><area shape="rect" id="node24" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="393,127,545,156"/><area shape="rect" id="node26" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="393,180,545,209"/><area shape="rect" id="node13" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="603,59,781,88"/><area shape="rect" id="node19" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="595,112,789,141"/><area shape="rect" id="node21" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="595,165,789,195"/><area shape="rect" id="node9" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="879,5,967,35"/><area shape="rect" id="node11" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1056,5,1107,35"/><area shape="rect" id="node15" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="837,59,1008,88"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="837,112,1008,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa77e394a542759bc2d07c946b2561a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_clk_factor_set_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>parent_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the clock rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">rate</td><td>The clock rate. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04792">4792</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_aa77e394a542759bc2d07c946b2561a4f_icgraph.png" border="0" usemap="#ad9361_8h_aa77e394a542759bc2d07c946b2561a4f_icgraph" alt=""/></div>
<map name="ad9361_8h_aa77e394a542759bc2d07c946b2561a4f_icgraph" id="ad9361_8h_aa77e394a542759bc2d07c946b2561a4f_icgraph">
<area shape="rect" id="node3" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="237,96,331,125"/><area shape="rect" id="node5" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="381,57,531,103"/><area shape="rect" id="node7" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="628,5,729,35"/><area shape="rect" id="node24" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="380,127,532,156"/><area shape="rect" id="node26" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="380,180,532,209"/><area shape="rect" id="node13" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="589,59,768,88"/><area shape="rect" id="node19" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="581,112,776,141"/><area shape="rect" id="node21" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="581,165,776,195"/><area shape="rect" id="node9" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="865,5,953,35"/><area shape="rect" id="node11" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1043,5,1093,35"/><area shape="rect" id="node15" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="824,59,995,88"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="824,112,995,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5cbaa482471c862b89fcb3419fd0fc29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ad9361_ensm_force_state </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>ensm_state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Force Enable State Machine (ENSM) to the desired state (internally used only). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">ensm_state</td><td>The ENSM state [ENSM_STATE_SLEEP_WAIT, ENSM_STATE_ALERT, ENSM_STATE_TX, ENSM_STATE_TX_FLUSH, ENSM_STATE_RX, ENSM_STATE_RX_FLUSH, ENSM_STATE_FDD, ENSM_STATE_FDD_FLUSH]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01430">1430</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a5cbaa482471c862b89fcb3419fd0fc29_icgraph.png" border="0" usemap="#ad9361_8h_a5cbaa482471c862b89fcb3419fd0fc29_icgraph" alt=""/></div>
<map name="ad9361_8h_a5cbaa482471c862b89fcb3419fd0fc29_icgraph" id="ad9361_8h_a5cbaa482471c862b89fcb3419fd0fc29_icgraph">
<area shape="rect" id="node3" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="233,80,372,110"/><area shape="rect" id="node7" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="231,134,375,163"/><area shape="rect" id="node36" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e" title="ad9361_update_rf_bandwidth" alt="" coords="769,220,959,250"/><area shape="rect" id="node45" href="ad9361__api_8h.html#aa8d78bac73de9396e10d264aa6d459ac" title="ad9361_set_en_state\l_machine_mode" alt="" coords="229,237,376,284"/><area shape="rect" id="node5" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="425,80,577,110"/><area shape="rect" id="node9" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="428,134,575,163"/><area shape="rect" id="node11" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="627,98,720,127"/><area shape="rect" id="node13" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="789,150,939,197"/><area shape="rect" id="node15" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="1055,8,1156,38"/><area shape="rect" id="node32" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="788,44,940,74"/><area shape="rect" id="node34" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="788,98,940,127"/><area shape="rect" id="node21" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="1016,110,1195,139"/><area shape="rect" id="node27" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="1008,163,1203,192"/><area shape="rect" id="node29" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="1008,216,1203,246"/><area shape="rect" id="node17" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="1292,8,1380,38"/><area shape="rect" id="node19" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1469,8,1520,38"/><area shape="rect" id="node23" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="1251,147,1421,176"/><area shape="rect" id="node25" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="1251,94,1421,123"/><area shape="rect" id="node39" href="ad9361__api_8h.html#afd37ef2790f91a1ef7bd7fa356a0af5d" title="ad9361_set_rx_rf_bandwidth" alt="" coords="1012,270,1199,299"/><area shape="rect" id="node42" href="ad9361__api_8h.html#a3120689dd9f2c08df911807855a081cc" title="ad9361_set_tx_rf_bandwidth" alt="" coords="1012,323,1199,352"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2541fa569730b2bd970a237a99b2b2ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u64 ad9361_from_clk </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>freq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift back the frequency value, so it reflects the real value. Note: PLL operates between 47 .. 6000 MHz which is &gt; 2^32. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">freq</td><td>The frequency value [Hz]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The shifted frequency value. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l00977">977</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a2541fa569730b2bd970a237a99b2b2ae_icgraph.png" border="0" usemap="#ad9361_8h_a2541fa569730b2bd970a237a99b2b2ae_icgraph" alt=""/></div>
<map name="ad9361_8h_a2541fa569730b2bd970a237a99b2b2ae_icgraph" id="ad9361_8h_a2541fa569730b2bd970a237a99b2b2ae_icgraph">
<area shape="rect" id="node3" href="ad9361_8c.html#a8bfc641c62d87c60cf9096056462c3ba" title="ad9361_get_full_table_gain" alt="" coords="176,5,355,35"/><area shape="rect" id="node9" href="ad9361_8c.html#a03bb23268c752818a8542bd844cb03c2" title="set_full_table_gain" alt="" coords="200,59,331,88"/><area shape="rect" id="node15" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="1063,139,1164,168"/><area shape="rect" id="node21" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="193,163,337,192"/><area shape="rect" id="node23" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="409,212,556,241"/><area shape="rect" id="node45" href="ad9361_8h.html#a1943ef3caf4c31be2c9287a63d128f53" title="ad9361_rfpll_round_rate" alt="" coords="403,265,563,295"/><area shape="rect" id="node49" href="ad9361__api_8h.html#a87c44a971bec14ca54e1455f1a967c45" title="ad9361_get_rx_lo_freq" alt="" coords="189,317,341,347"/><area shape="rect" id="node51" href="ad9361__api_8h.html#abf497bac9f654b8dec91a872f52fd417" title="ad9361_get_tx_lo_freq" alt="" coords="189,371,341,400"/><area shape="rect" id="node5" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f" title="ad9361_get_rx_gain" alt="" coords="413,5,552,35"/><area shape="rect" id="node7" href="ad9361__api_8h.html#a0fe840db0ff2f3c412736b525fb2fe44" title="ad9361_get_rx_rf_gain" alt="" coords="612,5,764,35"/><area shape="rect" id="node11" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="413,59,552,88"/><area shape="rect" id="node13" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="612,59,764,88"/><area shape="rect" id="node17" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="1300,139,1388,168"/><area shape="rect" id="node19" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1477,139,1528,168"/><area shape="rect" id="node25" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="641,244,735,273"/><area shape="rect" id="node27" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="816,213,965,259"/><area shape="rect" id="node41" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="815,283,967,312"/><area shape="rect" id="node43" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="815,336,967,365"/><area shape="rect" id="node30" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="1024,192,1203,221"/><area shape="rect" id="node36" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="1016,245,1211,275"/><area shape="rect" id="node38" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="1016,299,1211,328"/><area shape="rect" id="node32" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="1259,192,1429,221"/><area shape="rect" id="node34" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="1259,245,1429,275"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac190fe4a1f9230ed7202bc09f3d22b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_get_rx_gain </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>rx_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structrf__rx__gain.html">rf_rx_gain</a> *&#160;</td>
          <td class="paramname"><em>rx_gain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get current RX gain for the selected channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">rx_id</td><td>The desired channel number (0, 1). </td></tr>
    <tr><td class="paramname">rx_gain</td><td>A <a class="el" href="structrf__rx__gain.html">rf_rx_gain</a> struct to store the RF gain. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01362">1362</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ac190fe4a1f9230ed7202bc09f3d22b8f_icgraph.png" border="0" usemap="#ad9361_8h_ac190fe4a1f9230ed7202bc09f3d22b8f_icgraph" alt=""/></div>
<map name="ad9361_8h_ac190fe4a1f9230ed7202bc09f3d22b8f_icgraph" id="ad9361_8h_ac190fe4a1f9230ed7202bc09f3d22b8f_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#a0fe840db0ff2f3c412736b525fb2fe44" title="ad9361_get_rx_rf_gain" alt="" coords="193,5,345,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac52b9fc0288dae770df994503139ef0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_get_tx_atten </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>tx_num</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the attenuation for the selected TX channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">tx_num</td><td>The selected channel [1, 2]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The attenuation value [mdB] or negative error code in case of failure. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01163">1163</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ac52b9fc0288dae770df994503139ef0f_icgraph.png" border="0" usemap="#ad9361_8h_ac52b9fc0288dae770df994503139ef0f_icgraph" alt=""/></div>
<map name="ad9361_8h_ac52b9fc0288dae770df994503139ef0f_icgraph" id="ad9361_8h_ac52b9fc0288dae770df994503139ef0f_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#a07d4d753a21e5154fec34344c94c8fa9" title="ad9361_get_tx_attenuation" alt="" coords="197,5,376,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a25700a251293ec1efb5734c5de908d2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_init_gain_tables </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the gain table information. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01731">1731</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a25700a251293ec1efb5734c5de908d2f_icgraph.png" border="0" usemap="#ad9361_8h_a25700a251293ec1efb5734c5de908d2f_icgraph" alt=""/></div>
<map name="ad9361_8h_a25700a251293ec1efb5734c5de908d2f_icgraph" id="ad9361_8h_a25700a251293ec1efb5734c5de908d2f_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="216,5,304,35"/><area shape="rect" id="node5" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="352,5,403,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a31cf9ff7213a93b55678f910af36e1bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_load_fir_filter_coef </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum fir_dest&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>gain_dB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ntaps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">short *&#160;</td>
          <td class="paramname"><em>coef</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Load the FIR filter coefficients. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">dest</td><td>Destination identifier (RX1,2 / TX1,2). </td></tr>
    <tr><td class="paramname">gain_dB</td><td>Gain option. </td></tr>
    <tr><td class="paramname">ntaps</td><td>Number of filter Taps. </td></tr>
    <tr><td class="paramname">coef</td><td>Pointer to filter coefficients. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04230">4230</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a31cf9ff7213a93b55678f910af36e1bd_icgraph.png" border="0" usemap="#ad9361_8h_a31cf9ff7213a93b55678f910af36e1bd_icgraph" alt=""/></div>
<map name="ad9361_8h_a31cf9ff7213a93b55678f910af36e1bd_icgraph" id="ad9361_8h_a31cf9ff7213a93b55678f910af36e1bd_icgraph">
<area shape="rect" id="node3" href="ad9361_8c.html#a81b10af50209274668b66c9397c375ad" title="ad9361_parse_fir" alt="" coords="256,5,376,35"/><area shape="rect" id="node5" href="ad9361__api_8h.html#ab66a466adea8d908c90c694858c27de9" title="ad9361_set_rx_fir_config" alt="" coords="233,59,399,88"/><area shape="rect" id="node9" href="ad9361__api_8h.html#a4ad67e473dfdb2aa29cf4338f003b6c0" title="ad9361_set_tx_fir_config" alt="" coords="233,112,399,141"/><area shape="rect" id="node7" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="448,85,499,115"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab10cef8cfdcb8eca0e429a60e7101671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_read_rssi </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structrf__rssi.html">rf_rssi</a> *&#160;</td>
          <td class="paramname"><em>rssi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the RSSI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">rssi</td><td>A <a class="el" href="structrf__rssi.html">rf_rssi</a> struct to store the RSSI. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01883">1883</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ab10cef8cfdcb8eca0e429a60e7101671_icgraph.png" border="0" usemap="#ad9361_8h_ab10cef8cfdcb8eca0e429a60e7101671_icgraph" alt=""/></div>
<map name="ad9361_8h_ab10cef8cfdcb8eca0e429a60e7101671_icgraph" id="ad9361_8h_ab10cef8cfdcb8eca0e429a60e7101671_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#ab91b57738ce2d0aec5a4441b9aee9e71" title="ad9361_get_rx_rssi" alt="" coords="180,5,313,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad1112a7fa6342d2d43a2f4543375cabc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_reset </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AD9361 Device Reset </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l00549">549</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ad1112a7fa6342d2d43a2f4543375cabc_icgraph.png" border="0" usemap="#ad9361_8h_ad1112a7fa6342d2d43a2f4543375cabc_icgraph" alt=""/></div>
<map name="ad9361_8h_ad1112a7fa6342d2d43a2f4543375cabc_icgraph" id="ad9361_8h_ad1112a7fa6342d2d43a2f4543375cabc_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="155,5,243,35"/><area shape="rect" id="node5" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="291,5,341,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a60eb5fc54c32389bf10f4da1c9cdc184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long ad9361_rfpll_recalc_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>parent_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Recalculate the clock rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The clock rate. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l05016">5016</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a60eb5fc54c32389bf10f4da1c9cdc184_icgraph.png" border="0" usemap="#ad9361_8h_a60eb5fc54c32389bf10f4da1c9cdc184_icgraph" alt=""/></div>
<map name="ad9361_8h_a60eb5fc54c32389bf10f4da1c9cdc184_icgraph" id="ad9361_8h_a60eb5fc54c32389bf10f4da1c9cdc184_icgraph">
<area shape="rect" id="node3" href="ad9361_8c.html#ad80a956d8916914401ec3edc44fa9734" title="ad9361_clk_register" alt="" coords="216,7,355,36"/><area shape="rect" id="node11" href="util_8h.html#a3d47117304cb10a599d81f7ec70eec16" title="clk_get_rate" alt="" coords="239,479,332,508"/><area shape="rect" id="node34" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="1083,173,1176,203"/><area shape="rect" id="node5" href="ad9361_8h.html#ad1930dc0f083df7b093544a8c3b965b6" title="register_clocks" alt="" coords="1075,5,1184,35"/><area shape="rect" id="node7" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="1764,149,1852,179"/><area shape="rect" id="node9" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1941,149,1992,179"/><area shape="rect" id="node13" href="ad9361_8c.html#a8bfc641c62d87c60cf9096056462c3ba" title="ad9361_get_full_table_gain" alt="" coords="411,585,589,615"/><area shape="rect" id="node19" href="ad9361_8c.html#a03bb23268c752818a8542bd844cb03c2" title="set_full_table_gain" alt="" coords="435,643,565,672"/><area shape="rect" id="node25" href="ad9361_8c.html#a174353deff39c816c22af935d06d57ca" title="ad9361_tx_quad_calib" alt="" coords="425,319,575,348"/><area shape="rect" id="node27" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="1527,291,1628,320"/><area shape="rect" id="node30" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="653,213,797,243"/><area shape="rect" id="node39" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="1488,668,1667,697"/><area shape="rect" id="node54" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e" title="ad9361_update_rf_bandwidth" alt="" coords="1241,615,1431,644"/><area shape="rect" id="node63" href="ad9361_8c.html#ab232c9427520c4a7cd95bffd13e640f1" title="ad9361_gc_update" alt="" coords="435,425,565,455"/><area shape="rect" id="node68" href="ad9361_8c.html#a354e89af7445d5c6076cd7e1a413da8d" title="ad9361_bb_clk_change\l_handler" alt="" coords="647,522,804,569"/><area shape="rect" id="node71" href="ad9361_8c.html#a46be783f965c7a44b2a2515890f479f3" title="ad9361_rssi_setup" alt="" coords="435,479,565,508"/><area shape="rect" id="node76" href="ad9361_8c.html#adbed522323101e774095fc1cb706c0db" title="ad9361_ensm_set_state" alt="" coords="855,317,1017,347"/><area shape="rect" id="node79" href="ad9361_8c.html#adbae49a255a2cf847ad4367e24395c95" title="ad9361_get_trx_clock\l_chain" alt="" coords="425,799,575,846"/><area shape="rect" id="node85" href="ad9361__api_8h.html#acceb7197cb41259eaa9c6a8a37f3602d" title="ad9361_get_rx_sampling_freq" alt="" coords="403,869,597,899"/><area shape="rect" id="node87" href="ad9361__api_8h.html#a87c44a971bec14ca54e1455f1a967c45" title="ad9361_get_rx_lo_freq" alt="" coords="424,923,576,952"/><area shape="rect" id="node89" href="ad9361__api_8h.html#a12e74ffd5cfa1084ee02e65b1b160456" title="ad9361_get_tx_sampling_freq" alt="" coords="403,161,597,191"/><area shape="rect" id="node91" href="ad9361__api_8h.html#abf497bac9f654b8dec91a872f52fd417" title="ad9361_get_tx_lo_freq" alt="" coords="424,265,576,295"/><area shape="rect" id="node15" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f" title="ad9361_get_rx_gain" alt="" coords="656,592,795,621"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a0fe840db0ff2f3c412736b525fb2fe44" title="ad9361_get_rx_rf_gain" alt="" coords="860,592,1012,621"/><area shape="rect" id="node21" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="656,645,795,675"/><area shape="rect" id="node23" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="860,645,1012,675"/><area shape="rect" id="node32" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="863,200,1009,229"/><area shape="rect" id="node36" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="1261,522,1411,569"/><area shape="rect" id="node50" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="1260,160,1412,189"/><area shape="rect" id="node52" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="1260,213,1412,243"/><area shape="rect" id="node45" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="1480,561,1675,591"/><area shape="rect" id="node47" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="1480,508,1675,537"/><area shape="rect" id="node41" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="1723,695,1893,724"/><area shape="rect" id="node43" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="1723,641,1893,671"/><area shape="rect" id="node57" href="ad9361__api_8h.html#afd37ef2790f91a1ef7bd7fa356a0af5d" title="ad9361_set_rx_rf_bandwidth" alt="" coords="1484,615,1671,644"/><area shape="rect" id="node60" href="ad9361__api_8h.html#a3120689dd9f2c08df911807855a081cc" title="ad9361_set_tx_rf_bandwidth" alt="" coords="1484,721,1671,751"/><area shape="rect" id="node65" href="ad9361_8c.html#ac5c1d70e11c06c655d8ffe456825cca8" title="ad9361_gc_setup" alt="" coords="1068,368,1191,397"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a1943ef3caf4c31be2c9287a63d128f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">long ad9361_rfpll_round_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>prate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate the closest possible clock rate that can be set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">rate</td><td>The clock rate. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The closest possible clock rate that can be set. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l05072">5072</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a1943ef3caf4c31be2c9287a63d128f53_icgraph.png" border="0" usemap="#ad9361_8h_a1943ef3caf4c31be2c9287a63d128f53_icgraph" alt=""/></div>
<map name="ad9361_8h_a1943ef3caf4c31be2c9287a63d128f53_icgraph" id="ad9361_8h_a1943ef3caf4c31be2c9287a63d128f53_icgraph">
<area shape="rect" id="node3" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="213,96,307,125"/><area shape="rect" id="node5" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="357,57,507,103"/><area shape="rect" id="node7" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="604,5,705,35"/><area shape="rect" id="node24" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="356,127,508,156"/><area shape="rect" id="node26" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="356,180,508,209"/><area shape="rect" id="node13" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="565,59,744,88"/><area shape="rect" id="node19" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="557,112,752,141"/><area shape="rect" id="node21" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="557,165,752,195"/><area shape="rect" id="node9" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="841,5,929,35"/><area shape="rect" id="node11" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1019,5,1069,35"/><area shape="rect" id="node15" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="800,59,971,88"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="800,112,971,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad6665a42027a2244fa28cde9f55a5fe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_rfpll_set_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structrefclk__scale.html">refclk_scale</a> *&#160;</td>
          <td class="paramname"><em>clk_priv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>parent_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the clock rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="structrefclk__scale.html">refclk_scale</a></td><td>The <a class="el" href="structrefclk__scale.html">refclk_scale</a> structure. </td></tr>
    <tr><td class="paramname">rate</td><td>The clock rate. </td></tr>
    <tr><td class="paramname">parent_rate</td><td>The parent clock rate. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l05089">5089</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ad6665a42027a2244fa28cde9f55a5fe3_icgraph.png" border="0" usemap="#ad9361_8h_ad6665a42027a2244fa28cde9f55a5fe3_icgraph" alt=""/></div>
<map name="ad9361_8h_ad6665a42027a2244fa28cde9f55a5fe3_icgraph" id="ad9361_8h_ad6665a42027a2244fa28cde9f55a5fe3_icgraph">
<area shape="rect" id="node3" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="200,96,293,125"/><area shape="rect" id="node5" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="344,57,493,103"/><area shape="rect" id="node7" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="591,5,692,35"/><area shape="rect" id="node24" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="343,127,495,156"/><area shape="rect" id="node26" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="343,180,495,209"/><area shape="rect" id="node13" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="552,59,731,88"/><area shape="rect" id="node19" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="544,112,739,141"/><area shape="rect" id="node21" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="544,165,739,195"/><area shape="rect" id="node9" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="828,5,916,35"/><area shape="rect" id="node11" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="1005,5,1056,35"/><area shape="rect" id="node15" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="787,59,957,88"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="787,112,957,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9fda0f64d9219993efa2bab2d6b9f945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_set_gain_ctrl_mode </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structrf__gain__ctrl.html">rf_gain_ctrl</a> *&#160;</td>
          <td class="paramname"><em>gain_ctrl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the gain control mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname"><a class="el" href="structrf__gain__ctrl.html">rf_gain_ctrl</a></td><td>A <a class="el" href="structrf__gain__ctrl.html">rf_gain_ctrl</a> struct that contains the the desired channel information and the gain control mode. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01793">1793</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a9fda0f64d9219993efa2bab2d6b9f945_icgraph.png" border="0" usemap="#ad9361_8h_a9fda0f64d9219993efa2bab2d6b9f945_icgraph" alt=""/></div>
<map name="ad9361_8h_a9fda0f64d9219993efa2bab2d6b9f945_icgraph" id="ad9361_8h_a9fda0f64d9219993efa2bab2d6b9f945_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#aa3bea2935ee481062daee44b9135ab79" title="ad9361_set_rx_gain\l_control_mode" alt="" coords="237,5,376,51"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae485da45f31ddb8458120637e3478a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_set_rx_gain </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>rx_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structrf__rx__gain.html">rf_rx_gain</a> *&#160;</td>
          <td class="paramname"><em>rx_gain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the RX gain for the selected channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">rx_id</td><td>The desired channel number (0, 1). </td></tr>
    <tr><td class="paramname">rx_gain</td><td>The <a class="el" href="structrf__rx__gain.html">rf_rx_gain</a> struct containing the RF gain. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01647">1647</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ae485da45f31ddb8458120637e3478a46_icgraph.png" border="0" usemap="#ad9361_8h_ae485da45f31ddb8458120637e3478a46_icgraph" alt=""/></div>
<map name="ad9361_8h_ae485da45f31ddb8458120637e3478a46_icgraph" id="ad9361_8h_ae485da45f31ddb8458120637e3478a46_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="193,5,345,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae6c7a4582db7fa277224bef382c0c161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_set_trx_clock_chain </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>rx_path_clks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long *&#160;</td>
          <td class="paramname"><em>tx_path_clks</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the RX and TX path rates. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">rx_path_clks</td><td>RX path rates buffer. </td></tr>
    <tr><td class="paramname">tx_path_clks</td><td>TX path rates buffer. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l03356">3356</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ae6c7a4582db7fa277224bef382c0c161_icgraph.png" border="0" usemap="#ad9361_8h_ae6c7a4582db7fa277224bef382c0c161_icgraph" alt=""/></div>
<map name="ad9361_8h_ae6c7a4582db7fa277224bef382c0c161_icgraph" id="ad9361_8h_ae6c7a4582db7fa277224bef382c0c161_icgraph">
<area shape="rect" id="node3" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="249,5,351,35"/><area shape="rect" id="node9" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="211,59,389,88"/><area shape="rect" id="node15" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="203,112,397,141"/><area shape="rect" id="node17" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="203,165,397,195"/><area shape="rect" id="node5" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="487,5,575,35"/><area shape="rect" id="node7" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="664,5,715,35"/><area shape="rect" id="node11" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="445,59,616,88"/><area shape="rect" id="node13" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="445,112,616,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a02aa783d75f6aa1e4a196b67f5544feb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_set_tx_atten </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>atten_mdb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>tx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>tx2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>immed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the attenuation for the selected TX channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">atten_mdb</td><td>Attenuation value [mdB]. </td></tr>
    <tr><td class="paramname">tx1</td><td>Set true, the attenuation of the TX1 will be affected. </td></tr>
    <tr><td class="paramname">tx2</td><td>Set true, the attenuation of the TX2 will be affected. </td></tr>
    <tr><td class="paramname">immed</td><td>Set true, an immediate update will take place. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l01124">1124</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a02aa783d75f6aa1e4a196b67f5544feb_icgraph.png" border="0" usemap="#ad9361_8h_a02aa783d75f6aa1e4a196b67f5544feb_icgraph" alt=""/></div>
<map name="ad9361_8h_a02aa783d75f6aa1e4a196b67f5544feb_icgraph" id="ad9361_8h_a02aa783d75f6aa1e4a196b67f5544feb_icgraph">
<area shape="rect" id="node3" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="236,5,337,35"/><area shape="rect" id="node9" href="ad9361__api_8h.html#adca3ff8a8a28c2bf819761b1dd8e93a3" title="ad9361_set_tx_attenuation" alt="" coords="197,59,376,88"/><area shape="rect" id="node5" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="424,5,512,35"/><area shape="rect" id="node7" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="560,5,611,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a39072de34f5d7c9af549466153c49f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_setup </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup the AD9361 device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l03857">3857</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a39072de34f5d7c9af549466153c49f9b_icgraph.png" border="0" usemap="#ad9361_8h_a39072de34f5d7c9af549466153c49f9b_icgraph" alt=""/></div>
<map name="ad9361_8h_a39072de34f5d7c9af549466153c49f9b_icgraph" id="ad9361_8h_a39072de34f5d7c9af549466153c49f9b_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="157,5,245,35"/><area shape="rect" id="node5" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="293,5,344,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7a458d24c508faa07d1ec0223f5e26f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_spi_read </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI register read. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>The register address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The register value or negative error code in case of failure. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l00610">610</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a7a458d24c508faa07d1ec0223f5e26f5_icgraph.png" border="0" usemap="#ad9361_8h_a7a458d24c508faa07d1ec0223f5e26f5_icgraph" alt=""/></div>
<map name="ad9361_8h_a7a458d24c508faa07d1ec0223f5e26f5_icgraph" id="ad9361_8h_a7a458d24c508faa07d1ec0223f5e26f5_icgraph">
<area shape="rect" id="node3" href="ad9361_8c.html#a6a28f5fd7bc46022b25ffd6b0fcbd199" title="ad9361_get_split_table_gain" alt="" coords="383,6,569,36"/><area shape="rect" id="node5" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f" title="ad9361_get_rx_gain" alt="" coords="1080,58,1219,88"/><area shape="rect" id="node10" href="ad9361_8h.html#a5cbaa482471c862b89fcb3419fd0fc29" title="ad9361_ensm_force_state" alt="" coords="821,268,995,297"/><area shape="rect" id="node12" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="1080,210,1219,240"/><area shape="rect" id="node26" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="2231,1292,2319,1321"/><area shape="rect" id="node56" href="ad9361_8c.html#a104a9aa7470a666cfbe3cb2d688145a0" title="ad9361_ensm_restore\l_prev_state" alt="" coords="833,320,983,367"/><area shape="rect" id="node62" href="ad9361_8c.html#a09cfb5673aee0e698311bc884367ffef" title="ad9361_rx_adc_setup" alt="" coords="833,390,983,420"/><area shape="rect" id="node66" href="ad9361_8c.html#ae3ee4854d371ef903f607d4185b4ee13" title="ad9361_rx_tia_calib" alt="" coords="840,444,976,473"/><area shape="rect" id="node70" href="ad9361_8c.html#a4df4e0daf9c177184f2967e036778a28" title="ad9361_get_temp" alt="" coords="188,1396,313,1425"/><area shape="rect" id="node72" href="ad9361_8c.html#a76c4c356f41ee04811e25928dfb6b8fe" title="ad9361_get_clk_scaler" alt="" coords="173,569,328,598"/><area shape="rect" id="node7" href="ad9361__api_8h.html#a0fe840db0ff2f3c412736b525fb2fe44" title="ad9361_get_rx_rf_gain" alt="" coords="1312,58,1464,88"/><area shape="rect" id="node16" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="1077,553,1221,582"/><area shape="rect" id="node45" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e" title="ad9361_update_rf_bandwidth" alt="" coords="1055,390,1244,420"/><area shape="rect" id="node54" href="ad9361__api_8h.html#aa8d78bac73de9396e10d264aa6d459ac" title="ad9361_set_en_state\l_machine_mode" alt="" coords="1076,263,1223,310"/><area shape="rect" id="node14" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="1312,186,1464,216"/><area shape="rect" id="node18" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="1315,553,1461,582"/><area shape="rect" id="node20" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="1567,621,1660,650"/><area shape="rect" id="node22" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="1747,498,1896,544"/><area shape="rect" id="node24" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="1993,850,2095,880"/><area shape="rect" id="node41" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="1745,621,1897,650"/><area shape="rect" id="node43" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="1745,568,1897,597"/><area shape="rect" id="node30" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="1955,446,2133,476"/><area shape="rect" id="node36" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="1947,342,2141,372"/><area shape="rect" id="node38" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="1947,264,2141,293"/><area shape="rect" id="node28" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="2408,1292,2459,1321"/><area shape="rect" id="node32" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="2189,473,2360,502"/><area shape="rect" id="node34" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="2189,420,2360,449"/><area shape="rect" id="node48" href="ad9361__api_8h.html#afd37ef2790f91a1ef7bd7fa356a0af5d" title="ad9361_set_rx_rf_bandwidth" alt="" coords="1295,341,1481,370"/><area shape="rect" id="node51" href="ad9361__api_8h.html#a3120689dd9f2c08df911807855a081cc" title="ad9361_set_tx_rf_bandwidth" alt="" coords="1295,394,1481,424"/><area shape="rect" id="node74" href="ad9361_8h.html#aa523647144de88229317b68a595847dc" title="ad9361_clk_factor_recalc_rate" alt="" coords="377,726,575,756"/><area shape="rect" id="node76" href="ad9361_8c.html#ad80a956d8916914401ec3edc44fa9734" title="ad9361_clk_register" alt="" coords="624,1074,763,1104"/><area shape="rect" id="node81" href="util_8h.html#a3d47117304cb10a599d81f7ec70eec16" title="clk_get_rate" alt="" coords="647,804,740,833"/><area shape="rect" id="node78" href="ad9361_8h.html#ad1930dc0f083df7b093544a8c3b965b6" title="register_clocks" alt="" coords="1559,1292,1668,1321"/><area shape="rect" id="node83" href="ad9361_8c.html#a8bfc641c62d87c60cf9096056462c3ba" title="ad9361_get_full_table_gain" alt="" coords="819,161,997,190"/><area shape="rect" id="node86" href="ad9361_8c.html#a03bb23268c752818a8542bd844cb03c2" title="set_full_table_gain" alt="" coords="843,214,973,244"/><area shape="rect" id="node89" href="ad9361_8c.html#a174353deff39c816c22af935d06d57ca" title="ad9361_tx_quad_calib" alt="" coords="833,700,983,729"/><area shape="rect" id="node94" href="ad9361_8c.html#ab232c9427520c4a7cd95bffd13e640f1" title="ad9361_gc_update" alt="" coords="843,804,973,833"/><area shape="rect" id="node99" href="ad9361_8c.html#a354e89af7445d5c6076cd7e1a413da8d" title="ad9361_bb_clk_change\l_handler" alt="" coords="1071,808,1228,855"/><area shape="rect" id="node102" href="ad9361_8c.html#a46be783f965c7a44b2a2515890f479f3" title="ad9361_rssi_setup" alt="" coords="843,857,973,886"/><area shape="rect" id="node107" href="ad9361_8c.html#adbed522323101e774095fc1cb706c0db" title="ad9361_ensm_set_state" alt="" coords="1532,1030,1695,1060"/><area shape="rect" id="node110" href="ad9361_8c.html#adbae49a255a2cf847ad4367e24395c95" title="ad9361_get_trx_clock\l_chain" alt="" coords="833,960,983,1007"/><area shape="rect" id="node116" href="ad9361__api_8h.html#acceb7197cb41259eaa9c6a8a37f3602d" title="ad9361_get_rx_sampling_freq" alt="" coords="811,1081,1005,1110"/><area shape="rect" id="node118" href="ad9361__api_8h.html#a87c44a971bec14ca54e1455f1a967c45" title="ad9361_get_rx_lo_freq" alt="" coords="832,1134,984,1164"/><area shape="rect" id="node120" href="ad9361__api_8h.html#a12e74ffd5cfa1084ee02e65b1b160456" title="ad9361_get_tx_sampling_freq" alt="" coords="811,1188,1005,1217"/><area shape="rect" id="node122" href="ad9361__api_8h.html#abf497bac9f654b8dec91a872f52fd417" title="ad9361_get_tx_lo_freq" alt="" coords="832,1241,984,1270"/><area shape="rect" id="node96" href="ad9361_8c.html#ac5c1d70e11c06c655d8ffe456825cca8" title="ad9361_gc_setup" alt="" coords="1552,876,1675,905"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa9939f6a16f9b3621119127008ec29e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_spi_write </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI register write. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>The register address. </td></tr>
    <tr><td class="paramname">val</td><td>The value of the register. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l00663">663</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_aa9939f6a16f9b3621119127008ec29e5_icgraph.png" border="0" usemap="#ad9361_8h_aa9939f6a16f9b3621119127008ec29e5_icgraph" alt=""/></div>
<map name="ad9361_8h_aa9939f6a16f9b3621119127008ec29e5_icgraph" id="ad9361_8h_aa9939f6a16f9b3621119127008ec29e5_icgraph">
<area shape="rect" id="node3" href="ad9361_8h.html#ad1112a7fa6342d2d43a2f4543375cabc" title="ad9361_reset" alt="" coords="681,43,780,72"/><area shape="rect" id="node5" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="904,95,992,124"/><area shape="rect" id="node7" href="ad9361_8c.html#a7462764aba2c3b1a0145b63526ebdb83" title="__ad9361_spi_writef" alt="" coords="199,147,340,176"/><area shape="rect" id="node9" href="ad9361_8c.html#afa4ca11029e720ec7e164af5ab35d961" title="ad9361_run_calibration" alt="" coords="192,1511,347,1540"/><area shape="rect" id="node11" href="ad9361_8c.html#a40a502f46a334a52fe6f3ea48bd42a86" title="ad9361_rx_bb_analog\l_filter_calib" alt="" coords="425,1562,572,1609"/><area shape="rect" id="node13" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="680,968,781,998"/><area shape="rect" id="node18" href="ad9361_8c.html#a4fe4dece24679b999e84a645f1455785" title="ad9361_tx_bb_analog\l_filter_calib" alt="" coords="425,1442,572,1489"/><area shape="rect" id="node22" href="ad9361_8c.html#af71221a8f8afb45fb55da7dc2f4c0d3e" title="ad9361_bb_dc_offset\l_calib" alt="" coords="425,1320,572,1366"/><area shape="rect" id="node25" href="ad9361_8c.html#a197692ff272ff644f4afaa3a0fd75231" title="ad9361_rf_dc_offset\l_calib" alt="" coords="429,1701,568,1748"/><area shape="rect" id="node32" href="ad9361_8c.html#a174353deff39c816c22af935d06d57ca" title="ad9361_tx_quad_calib" alt="" coords="424,1824,573,1854"/><area shape="rect" id="node38" href="ad9361_8c.html#a205953100db7f703cbf914aae836d9ac" title="ad9361_load_gt" alt="" coords="675,2062,787,2091"/><area shape="rect" id="node41" href="ad9361_8c.html#a7ab529f83535b37ac73cbd66bdf33c7b" title="ad9361_setup_ext_lna" alt="" coords="423,224,575,254"/><area shape="rect" id="node44" href="ad9361_8c.html#aa50d79bf0878f2bb264ef1b532128841" title="ad9361_load_mixer_gm\l_subtable" alt="" coords="420,277,577,324"/><area shape="rect" id="node47" href="ad9361_8c.html#a63919ef9bdf0ade48ec483182ad58f71" title="ad9361_rfpll_vco_init" alt="" coords="659,1494,803,1523"/><area shape="rect" id="node50" href="ad9361_8c.html#a6a28f5fd7bc46022b25ffd6b0fcbd199" title="ad9361_get_split_table_gain" alt="" coords="176,686,363,715"/><area shape="rect" id="node54" href="ad9361_8h.html#a5cbaa482471c862b89fcb3419fd0fc29" title="ad9361_ensm_force_state" alt="" coords="412,2000,585,2030"/><area shape="rect" id="node62" href="ad9361_8c.html#a104a9aa7470a666cfbe3cb2d688145a0" title="ad9361_ensm_restore\l_prev_state" alt="" coords="424,1930,573,1977"/><area shape="rect" id="node67" href="ad9361_8h.html#a9fda0f64d9219993efa2bab2d6b9f945" title="ad9361_set_gain_ctrl_mode" alt="" coords="177,792,361,822"/><area shape="rect" id="node71" href="ad9361_8c.html#a09cfb5673aee0e698311bc884367ffef" title="ad9361_rx_adc_setup" alt="" coords="424,1771,573,1800"/><area shape="rect" id="node75" href="ad9361_8c.html#ae3ee4854d371ef903f607d4185b4ee13" title="ad9361_rx_tia_calib" alt="" coords="431,1390,567,1419"/><area shape="rect" id="node81" href="ad9361_8c.html#ac0273aed26ac3111694f062a6ba31182" title="ad9361_tx_bb_second\l_filter_calib" alt="" coords="423,1632,575,1678"/><area shape="rect" id="node85" href="ad9361_8c.html#aa54312b065d3020f4dc6cc74f4403c84" title="ad9361_txrx_synth_cp\l_calib" alt="" coords="423,346,575,393"/><area shape="rect" id="node91" href="ad9361_8c.html#abcb79c1a42bd3e83b7527065e2e0fa9c" title="ad9361_tracking_control" alt="" coords="417,1878,580,1907"/><area shape="rect" id="node96" href="ad9361_8c.html#aa452b7afedd4a0630cf41c27127eee2d" title="ad9361_trx_ext_lo_control" alt="" coords="183,403,356,432"/><area shape="rect" id="node99" href="ad9361_8c.html#afa588033a9d1a463f6e105a54322ee2c" title="ad9361_set_ref_clk\l_cycles" alt="" coords="203,456,336,502"/><area shape="rect" id="node102" href="ad9361_8c.html#a9bf4bcca4bf0732cdbb2228d81824cce" title="ad9361_set_dcxo_tune" alt="" coords="192,526,347,555"/><area shape="rect" id="node105" href="ad9361_8c.html#a2b0396857b3a404f4858145a7e47de33" title="ad9361_rf_port_setup" alt="" coords="196,579,343,608"/><area shape="rect" id="node108" href="ad9361_8c.html#a89dbf9375eef83393b336fd97e469b08" title="ad9361_pp_port_setup" alt="" coords="193,632,345,662"/><area shape="rect" id="node111" href="ad9361_8c.html#ab232c9427520c4a7cd95bffd13e640f1" title="ad9361_gc_update" alt="" coords="204,1110,335,1139"/><area shape="rect" id="node113" href="ad9361_8c.html#ac5c1d70e11c06c655d8ffe456825cca8" title="ad9361_gc_setup" alt="" coords="437,1046,560,1075"/><area shape="rect" id="node119" href="ad9361_8c.html#a9c3d09e91ca2ed631a5169b1421bee98" title="ad9361_auxdac_setup" alt="" coords="193,739,345,768"/><area shape="rect" id="node122" href="ad9361_8c.html#a447c4fe44d45b55b0fcaf971751ce640" title="ad9361_auxadc_setup" alt="" coords="193,1163,345,1192"/><area shape="rect" id="node126" href="ad9361_8c.html#afcde105e2602996279e981c54bc6091c" title="ad9361_ctrl_outs_setup" alt="" coords="189,846,349,875"/><area shape="rect" id="node129" href="ad9361_8c.html#a538b3be562c5c36380baae8176664b68" title="ad9361_gpo_setup" alt="" coords="204,899,335,928"/><area shape="rect" id="node132" href="ad9361_8c.html#a46be783f965c7a44b2a2515890f479f3" title="ad9361_rssi_setup" alt="" coords="204,1216,335,1246"/><area shape="rect" id="node136" href="ad9361_8c.html#adbed522323101e774095fc1cb706c0db" title="ad9361_ensm_set_state" alt="" coords="188,952,351,982"/><area shape="rect" id="node139" href="ad9361_8c.html#a17374a6ca7ef01f3fd60bfb46fdc6f99" title="ad9361_set_ensm_mode" alt="" coords="187,1006,352,1035"/><area shape="rect" id="node143" href="ad9361_8h.html#a31cf9ff7213a93b55678f910af36e1bd" title="ad9361_load_fir_filter_coef" alt="" coords="181,2104,357,2134"/><area shape="rect" id="node149" href="ad9361_8h.html#a8b1ddf1bb07e7935dcbf3344fdfc77d7" title="ad9361_bbpll_set_rate" alt="" coords="193,2158,345,2187"/><area shape="rect" id="node16" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e" title="ad9361_update_rf_bandwidth" alt="" coords="636,1771,825,1800"/><area shape="rect" id="node28" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="659,1878,803,1907"/><area shape="rect" id="node30" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="875,1878,1021,1907"/><area shape="rect" id="node52" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f" title="ad9361_get_rx_gain" alt="" coords="429,670,568,699"/><area shape="rect" id="node56" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="661,1939,800,1968"/><area shape="rect" id="node60" href="ad9361__api_8h.html#aa8d78bac73de9396e10d264aa6d459ac" title="ad9361_set_en_state\l_machine_mode" alt="" coords="657,1992,804,2038"/><area shape="rect" id="node69" href="ad9361__api_8h.html#aa3bea2935ee481062daee44b9135ab79" title="ad9361_set_rx_gain\l_control_mode" alt="" coords="429,773,568,820"/><area shape="rect" id="node116" href="ad9361_8c.html#a354e89af7445d5c6076cd7e1a413da8d" title="ad9361_bb_clk_change\l_handler" alt="" coords="420,1098,577,1145"/><area shape="rect" id="node145" href="ad9361_8c.html#a81b10af50209274668b66c9397c375ad" title="ad9361_parse_fir" alt="" coords="439,2104,559,2134"/><area shape="rect" id="node147" href="ad9361__api_8h.html#ab66a466adea8d908c90c694858c27de9" title="ad9361_set_rx_fir_config" alt="" coords="416,2158,581,2187"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7dc1a874e29b3910c58ba668c7780630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long ad9361_to_clk </td>
          <td>(</td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>freq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift the real frequency value, so it fits type unsigned long Note: PLL operates between 47 .. 6000 MHz which is &gt; 2^32. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">freq</td><td>The frequency value [Hz]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The shifted frequency value. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l00966">966</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a7dc1a874e29b3910c58ba668c7780630_icgraph.png" border="0" usemap="#ad9361_8h_a7dc1a874e29b3910c58ba668c7780630_icgraph" alt=""/></div>
<map name="ad9361_8h_a7dc1a874e29b3910c58ba668c7780630_icgraph" id="ad9361_8h_a7dc1a874e29b3910c58ba668c7780630_icgraph">
<area shape="rect" id="node3" href="ad9361_8h.html#a39072de34f5d7c9af549466153c49f9b" title="ad9361_setup" alt="" coords="1681,360,1783,389"/><area shape="rect" id="node9" href="ad9361_8h.html#a60eb5fc54c32389bf10f4da1c9cdc184" title="ad9361_rfpll_recalc_rate" alt="" coords="160,364,323,393"/><area shape="rect" id="node53" href="ad9361__api_8h.html#ae87846c50e314926a95aa039867a5b4e" title="ad9361_set_rx_lo_freq" alt="" coords="1415,66,1567,96"/><area shape="rect" id="node55" href="ad9361__api_8h.html#a078c1f1351b6e7b8c3f0209e7fe9559b" title="ad9361_set_tx_lo_freq" alt="" coords="1415,142,1567,172"/><area shape="rect" id="node5" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="1919,766,2007,796"/><area shape="rect" id="node7" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="2096,766,2147,796"/><area shape="rect" id="node11" href="ad9361_8c.html#ad80a956d8916914401ec3edc44fa9734" title="ad9361_clk_register" alt="" coords="371,841,509,870"/><area shape="rect" id="node16" href="util_8h.html#a3d47117304cb10a599d81f7ec70eec16" title="clk_get_rate" alt="" coords="393,572,487,601"/><area shape="rect" id="node37" href="util_8h.html#a711b9cd88c9121677adf67ab964b93ec" title="clk_set_rate" alt="" coords="1237,201,1331,230"/><area shape="rect" id="node13" href="ad9361_8h.html#ad1930dc0f083df7b093544a8c3b965b6" title="register_clocks" alt="" coords="1229,1060,1339,1089"/><area shape="rect" id="node18" href="ad9361_8c.html#a8bfc641c62d87c60cf9096056462c3ba" title="ad9361_get_full_table_gain" alt="" coords="565,414,744,444"/><area shape="rect" id="node24" href="ad9361_8c.html#a03bb23268c752818a8542bd844cb03c2" title="set_full_table_gain" alt="" coords="589,468,720,497"/><area shape="rect" id="node30" href="ad9361_8c.html#a174353deff39c816c22af935d06d57ca" title="ad9361_tx_quad_calib" alt="" coords="580,308,729,337"/><area shape="rect" id="node33" href="ad9361_8c.html#a39b4414c5958dfcf21fdc415f7ad9fbc" title="ad9361_do_calib_run" alt="" coords="808,257,952,286"/><area shape="rect" id="node42" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="1643,766,1821,796"/><area shape="rect" id="node57" href="ad9361_8h.html#a6addad978a0e229dd8c1dd15b0c02b5e" title="ad9361_update_rf_bandwidth" alt="" coords="1396,766,1585,796"/><area shape="rect" id="node66" href="ad9361_8c.html#ab232c9427520c4a7cd95bffd13e640f1" title="ad9361_gc_update" alt="" coords="589,572,720,601"/><area shape="rect" id="node71" href="ad9361_8c.html#a354e89af7445d5c6076cd7e1a413da8d" title="ad9361_bb_clk_change\l_handler" alt="" coords="801,674,959,720"/><area shape="rect" id="node74" href="ad9361_8c.html#a46be783f965c7a44b2a2515890f479f3" title="ad9361_rssi_setup" alt="" coords="589,625,720,654"/><area shape="rect" id="node79" href="ad9361_8c.html#adbed522323101e774095fc1cb706c0db" title="ad9361_ensm_set_state" alt="" coords="1009,520,1172,549"/><area shape="rect" id="node82" href="ad9361_8c.html#adbae49a255a2cf847ad4367e24395c95" title="ad9361_get_trx_clock\l_chain" alt="" coords="580,678,729,724"/><area shape="rect" id="node88" href="ad9361__api_8h.html#acceb7197cb41259eaa9c6a8a37f3602d" title="ad9361_get_rx_sampling_freq" alt="" coords="557,748,752,777"/><area shape="rect" id="node90" href="ad9361__api_8h.html#a87c44a971bec14ca54e1455f1a967c45" title="ad9361_get_rx_lo_freq" alt="" coords="579,801,731,830"/><area shape="rect" id="node92" href="ad9361__api_8h.html#a12e74ffd5cfa1084ee02e65b1b160456" title="ad9361_get_tx_sampling_freq" alt="" coords="557,854,752,884"/><area shape="rect" id="node94" href="ad9361__api_8h.html#abf497bac9f654b8dec91a872f52fd417" title="ad9361_get_tx_lo_freq" alt="" coords="579,361,731,390"/><area shape="rect" id="node20" href="ad9361_8h.html#ac190fe4a1f9230ed7202bc09f3d22b8f" title="ad9361_get_rx_gain" alt="" coords="811,413,949,442"/><area shape="rect" id="node22" href="ad9361__api_8h.html#a0fe840db0ff2f3c412736b525fb2fe44" title="ad9361_get_rx_rf_gain" alt="" coords="1015,413,1167,442"/><area shape="rect" id="node26" href="ad9361_8h.html#ae485da45f31ddb8458120637e3478a46" title="ad9361_set_rx_gain" alt="" coords="811,468,949,497"/><area shape="rect" id="node28" href="ad9361__api_8h.html#aa803c0a592df3b309501b663c0e58ae0" title="ad9361_set_rx_rf_gain" alt="" coords="1015,466,1167,496"/><area shape="rect" id="node35" href="ad9361_8h.html#ad6665a42027a2244fa28cde9f55a5fe3" title="ad9361_rfpll_set_rate" alt="" coords="1017,206,1164,236"/><area shape="rect" id="node39" href="ad9361_8h.html#ae6c7a4582db7fa277224bef382c0c161" title="ad9361_set_trx_clock\l_chain" alt="" coords="1416,674,1565,720"/><area shape="rect" id="node48" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="1635,660,1829,689"/><area shape="rect" id="node50" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="1635,713,1829,742"/><area shape="rect" id="node44" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="1877,713,2048,742"/><area shape="rect" id="node46" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="1877,820,2048,849"/><area shape="rect" id="node60" href="ad9361__api_8h.html#afd37ef2790f91a1ef7bd7fa356a0af5d" title="ad9361_set_rx_rf_bandwidth" alt="" coords="1639,820,1825,849"/><area shape="rect" id="node63" href="ad9361__api_8h.html#a3120689dd9f2c08df911807855a081cc" title="ad9361_set_tx_rf_bandwidth" alt="" coords="1639,873,1825,902"/><area shape="rect" id="node68" href="ad9361_8c.html#ac5c1d70e11c06c655d8ffe456825cca8" title="ad9361_gc_setup" alt="" coords="1223,412,1345,441"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a6addad978a0e229dd8c1dd15b0c02b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_update_rf_bandwidth </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>rf_rx_bw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>rf_tx_bw</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the RF bandwidth. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
    <tr><td class="paramname">rf_rx_bw</td><td>The desired RX bandwidth [Hz]. </td></tr>
    <tr><td class="paramname">rf_tx_bw</td><td>The desired TX bandwidth [Hz]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04161">4161</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a6addad978a0e229dd8c1dd15b0c02b5e_icgraph.png" border="0" usemap="#ad9361_8h_a6addad978a0e229dd8c1dd15b0c02b5e_icgraph" alt=""/></div>
<map name="ad9361_8h_a6addad978a0e229dd8c1dd15b0c02b5e_icgraph" id="ad9361_8h_a6addad978a0e229dd8c1dd15b0c02b5e_icgraph">
<area shape="rect" id="node3" href="ad9361_8h.html#a976e9fc6036098a37a93f5f01fd20a8f" title="ad9361_validate_enable_fir" alt="" coords="253,32,432,61"/><area shape="rect" id="node9" href="ad9361__api_8h.html#afd37ef2790f91a1ef7bd7fa356a0af5d" title="ad9361_set_rx_rf_bandwidth" alt="" coords="249,85,436,115"/><area shape="rect" id="node11" href="ad9361__api_8h.html#ae521900c85ffd277805765cdf0cdba86" title="ad9361_set_rx_sampling_freq" alt="" coords="245,139,440,168"/><area shape="rect" id="node13" href="ad9361__api_8h.html#a3120689dd9f2c08df911807855a081cc" title="ad9361_set_tx_rf_bandwidth" alt="" coords="249,192,436,221"/><area shape="rect" id="node15" href="ad9361__api_8h.html#a3200b2190ba3aed6eb6e60d4bd5cd400" title="ad9361_set_tx_sampling_freq" alt="" coords="245,245,440,275"/><area shape="rect" id="node5" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="488,5,659,35"/><area shape="rect" id="node7" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="488,59,659,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a976e9fc6036098a37a93f5f01fd20a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ad9361_validate_enable_fir </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Validate FIR filter configuration - on pass enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l04372">4372</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_a976e9fc6036098a37a93f5f01fd20a8f_icgraph.png" border="0" usemap="#ad9361_8h_a976e9fc6036098a37a93f5f01fd20a8f_icgraph" alt=""/></div>
<map name="ad9361_8h_a976e9fc6036098a37a93f5f01fd20a8f_icgraph" id="ad9361_8h_a976e9fc6036098a37a93f5f01fd20a8f_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#aaed1f486b1c49cb1ffd3d4d47daf8e8a" title="ad9361_set_rx_fir_en_dis" alt="" coords="232,5,403,35"/><area shape="rect" id="node5" href="ad9361__api_8h.html#a33f7d58a6163e28a33c22d8aefb3ae6f" title="ad9361_set_tx_fir_en_dis" alt="" coords="232,59,403,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad1930dc0f083df7b093544a8c3b965b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int register_clocks </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structad9361__rf__phy.html">ad9361_rf_phy</a> *&#160;</td>
          <td class="paramname"><em>phy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register and initialize all the system clocks. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phy</td><td>The AD9361 state structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise. </dd></dl>

<p>Definition at line <a class="el" href="ad9361_8c_source.html#l05267">5267</a> of file <a class="el" href="ad9361_8c_source.html">ad9361.c</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="ad9361_8h_ad1930dc0f083df7b093544a8c3b965b6_icgraph.png" border="0" usemap="#ad9361_8h_ad1930dc0f083df7b093544a8c3b965b6_icgraph" alt=""/></div>
<map name="ad9361_8h_ad1930dc0f083df7b093544a8c3b965b6_icgraph" id="ad9361_8h_ad1930dc0f083df7b093544a8c3b965b6_icgraph">
<area shape="rect" id="node3" href="ad9361__api_8h.html#af1e53f0a822ba45519da9abfa3bcaa7c" title="ad9361_init" alt="" coords="165,5,253,35"/><area shape="rect" id="node5" href="main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="301,5,352,35"/></map>
</div>
</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Mar 7 2014 11:18:27 for AD9361 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.1.2
</small></address>
</body>
</html>
