Start time: 23:33:17 on Apr 17,2024
qverilog async_fifo.v tb.v 
-- Compiling module async_fifo
-- Compiling module tb

Top level modules:
	tb
# vsim -lib work work.tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: tb.v(19): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 14, found 12.
# ** Warning: tb.v(19): (vopt-2718) [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: tb.v(19): (vopt-2718) [TFMPC] - Missing connection for port 'overflow'.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# run -all
# --------------------------------------------------------------------
#                    1 :read pointer =  0,write pointer =  0 
#                    1 :read data is passed
#                    1 :actual read =   0, expected read =   0 
#                    1 :full flag is passed
#                    1 :empty flag is passed
#                    1 :almost full is passed
#                    1 :almost empty is passed
# --------------------------------------------------------------------
# ** Note: $finish    : tb.v(249)
#    Time: 90 ns  Iteration: 0  Instance: /tb
# End time: 23:33:20 on Apr 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 3
