// Generated by CIRCT firtool-1.56.1
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IOMSHRFile(
  input          clock,
                 reset,
                 io_req_valid,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [4:0]   io_req_bits_source,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [38:0]  io_req_bits_paddr,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [4:0]   io_req_bits_cmd,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [2:0]   io_req_bits_size,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input          io_req_bits_signed,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [511:0] io_req_bits_wdata,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [63:0]  io_req_bits_wmask,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input          io_req_bits_isMMIO,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_req_bits_noAlloc,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [4:0]   io_req_bits_dest,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input          io_req_bits_isFromCore,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_req_bits_isProbe,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_req_bits_isRefill,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [1:0]   io_req_bits_probePerm,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_req_bits_refillCoh,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input          io_resp_ready,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_l2Req_ready,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_fromRefill_valid,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [4:0]   io_fromRefill_bits_entryId,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input  [511:0] io_fromRefill_bits_data,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  input          io_fromRefill_bits_hasData,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output         io_req_ready,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_addrMatch,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_fenceRdy,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_nextCycleWb,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_resp_valid,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [1:0]   io_resp_bits_source,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [4:0]   io_resp_bits_dest,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [511:0] io_resp_bits_data,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output         io_l2Req_valid,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [2:0]   io_l2Req_bits_opcode,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
                 io_l2Req_bits_param,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [3:0]   io_l2Req_bits_size,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [4:0]   io_l2Req_bits_source,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [31:0]  io_l2Req_bits_address,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [7:0]   io_l2Req_bits_mask,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output [63:0]  io_l2Req_bits_data,	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
  output         io_fromRefill_ready	// src/main/scala/gpcdcache/IOMSHR.scala:60:14
);

  wire [1:0]        reqList_7_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_7_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_7_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_7_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_7_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_7_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_6_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_6_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_6_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_6_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_6_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_6_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_5_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_5_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_5_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_5_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_5_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_5_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_4_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_4_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_4_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_4_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_4_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_4_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_3_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_3_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_3_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_3_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_3_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_3_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_2_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_2_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_2_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_2_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_2_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_2_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_1_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_1_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_1_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_1_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_1_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_1_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_0_refillCoh;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [1:0]        reqList_0_probePerm;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_0_isRefill;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_0_isProbe;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_0_isFromCore;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_0_isMMIO;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [3:0]        _io_l2Req_bits_size_output;	// src/main/scala/gpcdcache/IOMSHR.scala:147:23
  wire [2:0]        _io_l2Req_bits_opcode_output;	// src/main/scala/gpcdcache/IOMSHR.scala:147:23
  wire              _io_l2Req_valid_output;	// src/main/scala/gpcdcache/IOMSHR.scala:145:56
  wire              _iomshr_7_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _iomshr_6_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _iomshr_5_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _iomshr_4_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _iomshr_3_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _iomshr_2_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _iomshr_1_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _iomshr_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
  wire              _allocArb_io_in_0_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_in_1_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_in_2_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_in_3_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_in_4_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_in_5_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_in_6_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_in_7_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _allocArb_io_out_valid;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  wire              _senderQueue_io_enq_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:74:27
  wire              _senderQueue_io_deq_valid;	// src/main/scala/gpcdcache/IOMSHR.scala:74:27
  wire [2:0]        _senderQueue_io_deq_bits;	// src/main/scala/gpcdcache/IOMSHR.scala:74:27
  wire              get_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              put_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_1_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_2_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_3_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_4_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_5_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_6_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_7_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_a_8_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              atomic_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              bypassStorePartial_corrupt = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              io_resp_bits_data_doZero = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              io_resp_bits_data_doZero_1 = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              io_resp_bits_data_doZero_2 = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              io_resp_bits_data_doZero_3 = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              io_resp_bits_data_doZero_4 = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire              io_resp_bits_data_doZero_5 = 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [2:0]        atomic_a_3_param = 3'h2;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_4_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_5_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_6_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_7_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_7_param = 3'h2;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_8_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        get_param = 3'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [2:0]        put_opcode = 3'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [2:0]        put_param = 3'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [2:0]        atomic_a_1_param = 3'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [2:0]        atomic_a_5_param = 3'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [2:0]        bypassStorePartial_param = 3'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [63:0]       get_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:461:17
  wire [2:0]        get_opcode = 3'h4;	// src/main/scala/tilelink/Edges.scala:461:17, :518:17
  wire [2:0]        atomic_a_4_param = 3'h4;	// src/main/scala/tilelink/Edges.scala:461:17, :518:17
  wire [2:0]        atomic_a_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_param = 3'h3;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_1_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_2_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_3_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_8_param = 3'h3;	// src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [2:0]        atomic_a_2_param = 3'h1;	// src/main/scala/tilelink/Edges.scala:501:17, :518:17, :535:17
  wire [2:0]        atomic_a_6_param = 3'h1;	// src/main/scala/tilelink/Edges.scala:501:17, :518:17, :535:17
  wire [2:0]        bypassStorePartial_opcode = 3'h1;	// src/main/scala/tilelink/Edges.scala:501:17, :518:17, :535:17
  reg               state;	// src/main/scala/gpcdcache/IOMSHR.scala:72:48
  wire              iomshrEmptyList_0;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire              iomshrEmptyList_1;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire [1:0]        io_fenceRdy_lo_lo = {iomshrEmptyList_1, iomshrEmptyList_0};	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :88:34
  wire              iomshrEmptyList_2;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire              iomshrEmptyList_3;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire [1:0]        io_fenceRdy_lo_hi = {iomshrEmptyList_3, iomshrEmptyList_2};	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :88:34
  wire [3:0]        io_fenceRdy_lo = {io_fenceRdy_lo_hi, io_fenceRdy_lo_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:88:34
  wire              iomshrEmptyList_4;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire              iomshrEmptyList_5;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire [1:0]        io_fenceRdy_hi_lo = {iomshrEmptyList_5, iomshrEmptyList_4};	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :88:34
  wire              iomshrEmptyList_6;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire              iomshrEmptyList_7;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29
  wire [1:0]        io_fenceRdy_hi_hi = {iomshrEmptyList_7, iomshrEmptyList_6};	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :88:34
  wire [3:0]        io_fenceRdy_hi = {io_fenceRdy_hi_hi, io_fenceRdy_hi_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:88:34
  wire              allocList_0 = _allocArb_io_in_0_ready & _iomshr_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire              allocList_1 = _allocArb_io_in_1_ready & _iomshr_1_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire              allocList_2 = _allocArb_io_in_2_ready & _iomshr_2_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire              allocList_3 = _allocArb_io_in_3_ready & _iomshr_3_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire              allocList_4 = _allocArb_io_in_4_ready & _iomshr_4_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire              allocList_5 = _allocArb_io_in_5_ready & _iomshr_5_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire              allocList_6 = _allocArb_io_in_6_ready & _iomshr_6_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire              addrMatchList_0;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire              addrMatchList_1;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire              allocList_7 = _allocArb_io_in_7_ready & _iomshr_7_io_isEmpty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:76:24, :83:30, :92:26
  wire [1:0]        io_addrMatch_lo_lo = {addrMatchList_1, addrMatchList_0};	// src/main/scala/gpcdcache/IOMSHR.scala:80:30, :110:33
  wire              addrMatchList_2;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire              addrMatchList_3;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire [1:0]        io_addrMatch_lo_hi = {addrMatchList_3, addrMatchList_2};	// src/main/scala/gpcdcache/IOMSHR.scala:80:30, :110:33
  wire [3:0]        io_addrMatch_lo = {io_addrMatch_lo_hi, io_addrMatch_lo_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:110:33
  wire              addrMatchList_4;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire              addrMatchList_5;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire [1:0]        io_addrMatch_hi_lo = {addrMatchList_5, addrMatchList_4};	// src/main/scala/gpcdcache/IOMSHR.scala:80:30, :110:33
  wire              addrMatchList_6;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire              addrMatchList_7;	// src/main/scala/gpcdcache/IOMSHR.scala:80:30
  wire [1:0]        io_addrMatch_hi_hi = {addrMatchList_7, addrMatchList_6};	// src/main/scala/gpcdcache/IOMSHR.scala:80:30, :110:33
  wire [3:0]        io_addrMatch_hi = {io_addrMatch_hi_hi, io_addrMatch_hi_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:110:33
  wire [1:0]        senderQueue_io_enq_bits_lo_lo = {allocList_1, allocList_0};	// src/main/scala/gpcdcache/IOMSHR.scala:83:30, :114:50
  wire [1:0]        senderQueue_io_enq_bits_lo_hi = {allocList_3, allocList_2};	// src/main/scala/gpcdcache/IOMSHR.scala:83:30, :114:50
  wire [3:0]        senderQueue_io_enq_bits_lo =
    {senderQueue_io_enq_bits_lo_hi, senderQueue_io_enq_bits_lo_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:114:50
  wire [3:0]        senderQueue_io_enq_bits_lo_1 = senderQueue_io_enq_bits_lo;	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/gpcdcache/IOMSHR.scala:114:50
  wire [1:0]        senderQueue_io_enq_bits_hi_lo = {allocList_5, allocList_4};	// src/main/scala/gpcdcache/IOMSHR.scala:83:30, :114:50
  wire [1:0]        senderQueue_io_enq_bits_hi_hi = {allocList_7, allocList_6};	// src/main/scala/gpcdcache/IOMSHR.scala:83:30, :114:50
  wire [3:0]        senderQueue_io_enq_bits_hi =
    {senderQueue_io_enq_bits_hi_hi, senderQueue_io_enq_bits_hi_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:114:50
  wire [3:0]        senderQueue_io_enq_bits_hi_1 = senderQueue_io_enq_bits_hi;	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/gpcdcache/IOMSHR.scala:114:50
  wire [3:0]        _senderQueue_io_enq_bits_T_2 =
    senderQueue_io_enq_bits_hi_1 | senderQueue_io_enq_bits_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]        senderQueue_io_enq_bits_hi_2 = _senderQueue_io_enq_bits_T_2[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]        senderQueue_io_enq_bits_lo_2 = _senderQueue_io_enq_bits_T_2[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  reg  [1:0]        counter;	// src/main/scala/gpcdcache/IOMSHR.scala:116:28
  wire              _counter_T = io_l2Req_ready & _io_l2Req_valid_output;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:145:56
  wire [26:0]       _allBeatDone_beats1_decode_T_1 =
    27'hFFF << _io_l2Req_bits_size_output;	// src/main/scala/gpcdcache/IOMSHR.scala:147:23, src/main/scala/util/package.scala:235:71
  wire [8:0]        allBeatDone_beats1_decode = ~(_allBeatDone_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire              allBeatDone_beats1_opdata = ~(_io_l2Req_bits_opcode_output[2]);	// src/main/scala/gpcdcache/IOMSHR.scala:147:23, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [8:0]        allBeatDone_beats1 =
    allBeatDone_beats1_opdata ? allBeatDone_beats1_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :230:27
  reg  [8:0]        allBeatDone_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]        allBeatDone_counter1 = allBeatDone_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire              allBeatDone_first = allBeatDone_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire              allBeatDone_last =
    allBeatDone_counter == 9'h1 | allBeatDone_beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire              _GEN = allBeatDone_last & _counter_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire              allBeatDone_done;	// src/main/scala/tilelink/Edges.scala:234:22
  assign allBeatDone_done = _GEN;	// src/main/scala/tilelink/Edges.scala:234:22
  wire              allBeatDone;	// src/main/scala/gpcdcache/IOMSHR.scala:117:41
  assign allBeatDone = _GEN;	// src/main/scala/gpcdcache/IOMSHR.scala:117:41, src/main/scala/tilelink/Edges.scala:234:22
  wire [8:0]        allBeatDone_count = allBeatDone_beats1 & ~allBeatDone_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [4:0]        a_source = {2'h0, _senderQueue_io_deq_bits} - 5'h10;	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :116:28, :119:42
  wire [38:0]       reqList_0_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [38:0]       reqList_1_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [38:0]       reqList_2_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [38:0]       reqList_3_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [38:0]       reqList_4_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [38:0]       reqList_5_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [38:0]       reqList_6_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [38:0]       reqList_7_paddr;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        get_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:461:17
  wire [4:0]        put_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:481:17
  wire [4:0]        atomic_a_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:535:17
  wire [4:0]        atomic_a_1_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:535:17
  wire [4:0]        atomic_a_2_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:535:17
  wire [4:0]        atomic_a_3_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:535:17
  wire [4:0]        atomic_a_4_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:518:17
  wire [4:0]        atomic_a_5_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:518:17
  wire [4:0]        atomic_a_6_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:518:17
  wire [4:0]        atomic_a_7_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:518:17
  wire [4:0]        atomic_a_8_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:518:17
  wire [4:0]        bypassStorePartial_source = a_source;	// src/main/scala/gpcdcache/IOMSHR.scala:119:42, src/main/scala/tilelink/Edges.scala:501:17
  wire [7:0][38:0]  _GEN_0 =
    {{reqList_7_paddr},
     {reqList_6_paddr},
     {reqList_5_paddr},
     {reqList_4_paddr},
     {reqList_3_paddr},
     {reqList_2_paddr},
     {reqList_1_paddr},
     {reqList_0_paddr}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :122:65
  wire [38:0]       _GEN_1 = _GEN_0[_senderQueue_io_deq_bits];	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :122:65
  wire [4:0]        reqList_0_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_1_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_2_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_3_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_4_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_5_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_6_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_7_cmd;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0][4:0]   _GEN_2 =
    {{reqList_7_cmd},
     {reqList_6_cmd},
     {reqList_5_cmd},
     {reqList_4_cmd},
     {reqList_3_cmd},
     {reqList_2_cmd},
     {reqList_1_cmd},
     {reqList_0_cmd}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :122:65
  wire [4:0]        _GEN_3 = _GEN_2[_senderQueue_io_deq_bits];	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :122:65
  wire [2:0]        reqList_0_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [2:0]        reqList_1_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [2:0]        reqList_2_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [2:0]        reqList_3_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [2:0]        reqList_4_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [2:0]        reqList_5_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [2:0]        reqList_6_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [2:0]        reqList_7_size;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0][2:0]   _GEN_4 =
    {{reqList_7_size},
     {reqList_6_size},
     {reqList_5_size},
     {reqList_4_size},
     {reqList_3_size},
     {reqList_2_size},
     {reqList_1_size},
     {reqList_0_size}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :122:65
  wire [2:0]        _GEN_5 = _GEN_4[_senderQueue_io_deq_bits];	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :122:65
  wire [511:0]      reqList_0_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [511:0]      reqList_1_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [511:0]      reqList_2_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [511:0]      reqList_3_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [511:0]      reqList_4_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [511:0]      reqList_5_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [511:0]      reqList_6_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [511:0]      reqList_7_wdata;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0][511:0] _GEN_6 =
    {{reqList_7_wdata},
     {reqList_6_wdata},
     {reqList_5_wdata},
     {reqList_4_wdata},
     {reqList_3_wdata},
     {reqList_2_wdata},
     {reqList_1_wdata},
     {reqList_0_wdata}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :122:65
  wire [511:0]      _a_data_WIRE_1 = _GEN_6[_senderQueue_io_deq_bits];	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :122:65
  wire [63:0]       reqList_0_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [63:0]       reqList_1_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [63:0]       reqList_2_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [63:0]       reqList_3_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [63:0]       reqList_4_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [63:0]       reqList_5_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [63:0]       reqList_6_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [63:0]       reqList_7_wmask;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0][63:0]  _GEN_7 =
    {{reqList_7_wmask},
     {reqList_6_wmask},
     {reqList_5_wmask},
     {reqList_4_wmask},
     {reqList_3_wmask},
     {reqList_2_wmask},
     {reqList_1_wmask},
     {reqList_0_wmask}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :122:65
  wire              reqList_0_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_1_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_2_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_3_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_4_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_5_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_6_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_7_noAlloc;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0]        _GEN_8 =
    {{reqList_7_noAlloc},
     {reqList_6_noAlloc},
     {reqList_5_noAlloc},
     {reqList_4_noAlloc},
     {reqList_3_noAlloc},
     {reqList_2_noAlloc},
     {reqList_1_noAlloc},
     {reqList_0_noAlloc}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :122:65
  wire [5:0]        _GEN_9 =
    {_GEN_1[31:30], _GEN_1[27], _GEN_1[25], _GEN_1[16], ~(_GEN_1[13])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire              _bypassStorePartial_legal_T_13 = _GEN_5 != 3'h7;	// src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [5:0]        _GEN_10 =
    {_GEN_1[31:30], _GEN_1[27], _GEN_1[25], _GEN_1[16], _GEN_1[13]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [4:0]        _GEN_11 = {_GEN_1[31:30], _GEN_1[27], ~(_GEN_1[25]), _GEN_1[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [2:0]        _GEN_12 = {_GEN_1[31:30], ~(_GEN_1[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        _GEN_13 = {_GEN_1[31], ~(_GEN_1[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [31:0]       get_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:461:17
  wire [31:0]       put_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:481:17
  wire [31:0]       atomic_a_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:535:17
  wire [31:0]       atomic_a_1_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:535:17
  wire [31:0]       atomic_a_2_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:535:17
  wire [31:0]       atomic_a_3_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:535:17
  wire [31:0]       atomic_a_4_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:518:17
  wire [31:0]       atomic_a_5_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:518:17
  wire [31:0]       atomic_a_6_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:518:17
  wire [31:0]       atomic_a_7_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:518:17
  wire [31:0]       atomic_a_8_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:518:17
  wire [31:0]       bypassStorePartial_address = _GEN_1[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:501:17
  wire              _GEN_14 = _GEN_1[31:30] != 2'h2;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire              get_legal =
    ~(|_GEN_9) | _bypassStorePartial_legal_T_13
    & (~(|_GEN_10) | {_GEN_1[31:30], _GEN_1[27], _GEN_1[25], ~(_GEN_1[16])} == 5'h0
       | ~(|_GEN_11) | ~(|_GEN_12) | ~(|_GEN_13) | ~_GEN_14);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _GEN_15 = {1'h0, _GEN_5};	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :76:24, :122:65, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :464:15, :481:17, :501:17, :518:17, :535:17
  wire [3:0]        get_size;	// src/main/scala/tilelink/Edges.scala:461:17
  assign get_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:461:17, :464:15
  wire [3:0]        put_size;	// src/main/scala/tilelink/Edges.scala:481:17
  assign put_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :481:17
  wire [3:0]        atomic_a_size;	// src/main/scala/tilelink/Edges.scala:535:17
  assign atomic_a_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :535:17
  wire [3:0]        atomic_a_1_size;	// src/main/scala/tilelink/Edges.scala:535:17
  assign atomic_a_1_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :535:17
  wire [3:0]        atomic_a_2_size;	// src/main/scala/tilelink/Edges.scala:535:17
  assign atomic_a_2_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :535:17
  wire [3:0]        atomic_a_3_size;	// src/main/scala/tilelink/Edges.scala:535:17
  assign atomic_a_3_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :535:17
  wire [3:0]        atomic_a_4_size;	// src/main/scala/tilelink/Edges.scala:518:17
  assign atomic_a_4_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :518:17
  wire [3:0]        atomic_a_5_size;	// src/main/scala/tilelink/Edges.scala:518:17
  assign atomic_a_5_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :518:17
  wire [3:0]        atomic_a_6_size;	// src/main/scala/tilelink/Edges.scala:518:17
  assign atomic_a_6_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :518:17
  wire [3:0]        atomic_a_7_size;	// src/main/scala/tilelink/Edges.scala:518:17
  assign atomic_a_7_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :518:17
  wire [3:0]        atomic_a_8_size;	// src/main/scala/tilelink/Edges.scala:518:17
  assign atomic_a_8_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :518:17
  wire [3:0]        bypassStorePartial_size;	// src/main/scala/tilelink/Edges.scala:501:17
  assign bypassStorePartial_size = _GEN_15;	// src/main/scala/tilelink/Edges.scala:464:15, :501:17
  wire [1:0]        get_a_mask_sizeOH_shiftAmount = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        put_a_mask_sizeOH_shiftAmount = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_1 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_2 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_3 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_4 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_5 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_6 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_7 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [1:0]        atomic_a_mask_sizeOH_shiftAmount_8 = _GEN_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire [3:0]        _get_a_mask_sizeOH_T_1 = 4'h1 << get_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        get_a_mask_sizeOH = {_get_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              _atomic_a_mask_T_16 = _GEN_5 > 3'h2;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:518:17, :535:17, src/main/scala/util/Misc.scala:206:21
  wire              get_a_mask_size = get_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_3 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_6 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_9 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_12 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_15 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_18 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_21 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_24 = _GEN_1[2];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_eq_1 = get_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_nbit = ~get_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq = get_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc =
    _atomic_a_mask_T_16 | get_a_mask_size & get_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              get_a_mask_acc_1 =
    _atomic_a_mask_T_16 | get_a_mask_size & get_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              get_a_mask_size_1 = get_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit_1 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit_1 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_1 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_4 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_7 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_10 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_13 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_16 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_19 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_22 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_25 = _GEN_1[1];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_nbit_1 = ~get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq_2 = get_a_mask_eq & get_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_2 =
    get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_3 = get_a_mask_eq & get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_3 =
    get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_4 = get_a_mask_eq_1 & get_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_4 =
    get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_5 = get_a_mask_eq_1 & get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_5 =
    get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_size_2 = get_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit_2 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit_2 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_2 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_5 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_8 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_11 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_14 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_17 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_20 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_23 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              atomic_a_mask_bit_26 = _GEN_1[0];	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_nbit_2 = ~get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq_6 = get_a_mask_eq_2 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_6 =
    get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_7 = get_a_mask_eq_2 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_7 =
    get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_8 = get_a_mask_eq_3 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_8 =
    get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_9 = get_a_mask_eq_3 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_9 =
    get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_10 = get_a_mask_eq_4 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_10 =
    get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_11 = get_a_mask_eq_4 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_11 =
    get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_12 = get_a_mask_eq_5 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_12 =
    get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_13 = get_a_mask_eq_5 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_13 =
    get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        get_a_mask_lo_lo = {get_a_mask_acc_7, get_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_hi = {get_a_mask_acc_9, get_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo = {get_a_mask_lo_hi, get_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_lo = {get_a_mask_acc_11, get_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_hi = {get_a_mask_acc_13, get_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi = {get_a_mask_hi_hi, get_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_mask = {get_a_mask_hi, get_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:461:17, src/main/scala/util/Misc.scala:222:10
  wire              put_legal =
    ~(|_GEN_9) | _bypassStorePartial_legal_T_13
    & (~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12) | ~_GEN_14) | ~(|_GEN_13);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _put_a_mask_sizeOH_T_1 = 4'h1 << put_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        put_a_mask_sizeOH = {_put_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              put_a_mask_size = put_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_eq_1 = put_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_nbit = ~put_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq = put_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc =
    _atomic_a_mask_T_16 | put_a_mask_size & put_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              put_a_mask_acc_1 =
    _atomic_a_mask_T_16 | put_a_mask_size & put_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              put_a_mask_size_1 = put_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_nbit_1 = ~put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq_2 = put_a_mask_eq & put_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_2 =
    put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_3 = put_a_mask_eq & put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_3 =
    put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_4 = put_a_mask_eq_1 & put_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_4 =
    put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_5 = put_a_mask_eq_1 & put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_5 =
    put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_size_2 = put_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_nbit_2 = ~put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq_6 = put_a_mask_eq_2 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_6 =
    put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_7 = put_a_mask_eq_2 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_7 =
    put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_8 = put_a_mask_eq_3 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_8 =
    put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_9 = put_a_mask_eq_3 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_9 =
    put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_10 = put_a_mask_eq_4 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_10 =
    put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_11 = put_a_mask_eq_4 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_11 =
    put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_12 = put_a_mask_eq_5 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_12 =
    put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_13 = put_a_mask_eq_5 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_13 =
    put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        put_a_mask_lo_lo = {put_a_mask_acc_7, put_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_hi = {put_a_mask_acc_9, put_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo = {put_a_mask_lo_hi, put_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_lo = {put_a_mask_acc_11, put_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_hi = {put_a_mask_acc_13, put_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi = {put_a_mask_hi_hi, put_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_mask = {put_a_mask_hi, put_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:481:17, src/main/scala/util/Misc.scala:222:10
  wire [3:0][127:0] _GEN_16 =
    {{_a_data_WIRE_1[511:384]},
     {_a_data_WIRE_1[383:256]},
     {_a_data_WIRE_1[255:128]},
     {_a_data_WIRE_1[127:0]}};	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Edges.scala:490:15
  wire [63:0]       put_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:481:17, :490:15
  wire [63:0]       atomic_a_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :535:17
  wire [63:0]       atomic_a_1_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :535:17
  wire [63:0]       atomic_a_2_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :535:17
  wire [63:0]       atomic_a_3_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :535:17
  wire [63:0]       atomic_a_4_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :518:17
  wire [63:0]       atomic_a_5_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :518:17
  wire [63:0]       atomic_a_6_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :518:17
  wire [63:0]       atomic_a_7_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :518:17
  wire [63:0]       atomic_a_8_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :518:17
  wire [63:0]       bypassStorePartial_data = _GEN_16[counter][63:0];	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, src/main/scala/tilelink/Edges.scala:490:15, :501:17
  wire [3:0]        _GEN_17 = {_GEN_1[31:30], _GEN_1[27], _GEN_1[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{41,46}, src/main/scala/gpcdcache/IOMSHR.scala:122:65
  wire              atomic_legal = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_1 = 4'h1 << atomic_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH = {_atomic_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size = atomic_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_1 = atomic_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit = ~atomic_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq = atomic_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc =
    _atomic_a_mask_T_16 | atomic_a_mask_size & atomic_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_1 =
    _atomic_a_mask_T_16 | atomic_a_mask_size & atomic_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_1 = atomic_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_1 = ~atomic_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_2 = atomic_a_mask_eq & atomic_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_2 =
    atomic_a_mask_acc | atomic_a_mask_size_1 & atomic_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_3 = atomic_a_mask_eq & atomic_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_3 =
    atomic_a_mask_acc | atomic_a_mask_size_1 & atomic_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_4 = atomic_a_mask_eq_1 & atomic_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_4 =
    atomic_a_mask_acc_1 | atomic_a_mask_size_1 & atomic_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_5 = atomic_a_mask_eq_1 & atomic_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_5 =
    atomic_a_mask_acc_1 | atomic_a_mask_size_1 & atomic_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_2 = atomic_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_2 = ~atomic_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_6 = atomic_a_mask_eq_2 & atomic_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_6 =
    atomic_a_mask_acc_2 | atomic_a_mask_size_2 & atomic_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_7 = atomic_a_mask_eq_2 & atomic_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_7 =
    atomic_a_mask_acc_2 | atomic_a_mask_size_2 & atomic_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_8 = atomic_a_mask_eq_3 & atomic_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_8 =
    atomic_a_mask_acc_3 | atomic_a_mask_size_2 & atomic_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_9 = atomic_a_mask_eq_3 & atomic_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_9 =
    atomic_a_mask_acc_3 | atomic_a_mask_size_2 & atomic_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_10 = atomic_a_mask_eq_4 & atomic_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_10 =
    atomic_a_mask_acc_4 | atomic_a_mask_size_2 & atomic_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_11 = atomic_a_mask_eq_4 & atomic_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_11 =
    atomic_a_mask_acc_4 | atomic_a_mask_size_2 & atomic_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_12 = atomic_a_mask_eq_5 & atomic_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_12 =
    atomic_a_mask_acc_5 | atomic_a_mask_size_2 & atomic_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_13 = atomic_a_mask_eq_5 & atomic_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_13 =
    atomic_a_mask_acc_5 | atomic_a_mask_size_2 & atomic_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo = {atomic_a_mask_acc_7, atomic_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi = {atomic_a_mask_acc_9, atomic_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo = {atomic_a_mask_lo_hi, atomic_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo = {atomic_a_mask_acc_11, atomic_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi = {atomic_a_mask_acc_13, atomic_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi = {atomic_a_mask_hi_hi, atomic_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_mask = {atomic_a_mask_hi, atomic_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:535:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_1 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_4 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_1 = {_atomic_a_mask_sizeOH_T_4[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_3 = atomic_a_mask_sizeOH_1[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_15 = atomic_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_3 = ~atomic_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_14 = atomic_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_14 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_3 & atomic_a_mask_eq_14;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_15 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_3 & atomic_a_mask_eq_15;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_4 = atomic_a_mask_sizeOH_1[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_4 = ~atomic_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_16 = atomic_a_mask_eq_14 & atomic_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_16 =
    atomic_a_mask_acc_14 | atomic_a_mask_size_4 & atomic_a_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_17 = atomic_a_mask_eq_14 & atomic_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_17 =
    atomic_a_mask_acc_14 | atomic_a_mask_size_4 & atomic_a_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_18 = atomic_a_mask_eq_15 & atomic_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_18 =
    atomic_a_mask_acc_15 | atomic_a_mask_size_4 & atomic_a_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_19 = atomic_a_mask_eq_15 & atomic_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_19 =
    atomic_a_mask_acc_15 | atomic_a_mask_size_4 & atomic_a_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_5 = atomic_a_mask_sizeOH_1[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_5 = ~atomic_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_20 = atomic_a_mask_eq_16 & atomic_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_20 =
    atomic_a_mask_acc_16 | atomic_a_mask_size_5 & atomic_a_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_21 = atomic_a_mask_eq_16 & atomic_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_21 =
    atomic_a_mask_acc_16 | atomic_a_mask_size_5 & atomic_a_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_22 = atomic_a_mask_eq_17 & atomic_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_22 =
    atomic_a_mask_acc_17 | atomic_a_mask_size_5 & atomic_a_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_23 = atomic_a_mask_eq_17 & atomic_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_23 =
    atomic_a_mask_acc_17 | atomic_a_mask_size_5 & atomic_a_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_24 = atomic_a_mask_eq_18 & atomic_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_24 =
    atomic_a_mask_acc_18 | atomic_a_mask_size_5 & atomic_a_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_25 = atomic_a_mask_eq_18 & atomic_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_25 =
    atomic_a_mask_acc_18 | atomic_a_mask_size_5 & atomic_a_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_26 = atomic_a_mask_eq_19 & atomic_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_26 =
    atomic_a_mask_acc_19 | atomic_a_mask_size_5 & atomic_a_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_27 = atomic_a_mask_eq_19 & atomic_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_27 =
    atomic_a_mask_acc_19 | atomic_a_mask_size_5 & atomic_a_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_1 = {atomic_a_mask_acc_21, atomic_a_mask_acc_20};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_1 = {atomic_a_mask_acc_23, atomic_a_mask_acc_22};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_1 = {atomic_a_mask_lo_hi_1, atomic_a_mask_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_1 = {atomic_a_mask_acc_25, atomic_a_mask_acc_24};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_1 = {atomic_a_mask_acc_27, atomic_a_mask_acc_26};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_1 = {atomic_a_mask_hi_hi_1, atomic_a_mask_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_1_mask = {atomic_a_mask_hi_1, atomic_a_mask_lo_1};	// src/main/scala/tilelink/Edges.scala:535:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_2 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_7 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_2 = {_atomic_a_mask_sizeOH_T_7[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_6 = atomic_a_mask_sizeOH_2[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_29 = atomic_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_6 = ~atomic_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_28 = atomic_a_mask_nbit_6;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_28 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_6 & atomic_a_mask_eq_28;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_29 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_6 & atomic_a_mask_eq_29;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_7 = atomic_a_mask_sizeOH_2[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_7 = ~atomic_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_30 = atomic_a_mask_eq_28 & atomic_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_30 =
    atomic_a_mask_acc_28 | atomic_a_mask_size_7 & atomic_a_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_31 = atomic_a_mask_eq_28 & atomic_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_31 =
    atomic_a_mask_acc_28 | atomic_a_mask_size_7 & atomic_a_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_32 = atomic_a_mask_eq_29 & atomic_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_32 =
    atomic_a_mask_acc_29 | atomic_a_mask_size_7 & atomic_a_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_33 = atomic_a_mask_eq_29 & atomic_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_33 =
    atomic_a_mask_acc_29 | atomic_a_mask_size_7 & atomic_a_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_8 = atomic_a_mask_sizeOH_2[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_8 = ~atomic_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_34 = atomic_a_mask_eq_30 & atomic_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_34 =
    atomic_a_mask_acc_30 | atomic_a_mask_size_8 & atomic_a_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_35 = atomic_a_mask_eq_30 & atomic_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_35 =
    atomic_a_mask_acc_30 | atomic_a_mask_size_8 & atomic_a_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_36 = atomic_a_mask_eq_31 & atomic_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_36 =
    atomic_a_mask_acc_31 | atomic_a_mask_size_8 & atomic_a_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_37 = atomic_a_mask_eq_31 & atomic_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_37 =
    atomic_a_mask_acc_31 | atomic_a_mask_size_8 & atomic_a_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_38 = atomic_a_mask_eq_32 & atomic_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_38 =
    atomic_a_mask_acc_32 | atomic_a_mask_size_8 & atomic_a_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_39 = atomic_a_mask_eq_32 & atomic_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_39 =
    atomic_a_mask_acc_32 | atomic_a_mask_size_8 & atomic_a_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_40 = atomic_a_mask_eq_33 & atomic_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_40 =
    atomic_a_mask_acc_33 | atomic_a_mask_size_8 & atomic_a_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_41 = atomic_a_mask_eq_33 & atomic_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_41 =
    atomic_a_mask_acc_33 | atomic_a_mask_size_8 & atomic_a_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_2 = {atomic_a_mask_acc_35, atomic_a_mask_acc_34};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_2 = {atomic_a_mask_acc_37, atomic_a_mask_acc_36};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_2 = {atomic_a_mask_lo_hi_2, atomic_a_mask_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_2 = {atomic_a_mask_acc_39, atomic_a_mask_acc_38};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_2 = {atomic_a_mask_acc_41, atomic_a_mask_acc_40};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_2 = {atomic_a_mask_hi_hi_2, atomic_a_mask_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_2_mask = {atomic_a_mask_hi_2, atomic_a_mask_lo_2};	// src/main/scala/tilelink/Edges.scala:535:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_3 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_10 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_3;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_3 = {_atomic_a_mask_sizeOH_T_10[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_9 = atomic_a_mask_sizeOH_3[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_43 = atomic_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_9 = ~atomic_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_42 = atomic_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_42 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_9 & atomic_a_mask_eq_42;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_43 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_9 & atomic_a_mask_eq_43;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_10 = atomic_a_mask_sizeOH_3[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_10 = ~atomic_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_44 = atomic_a_mask_eq_42 & atomic_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_44 =
    atomic_a_mask_acc_42 | atomic_a_mask_size_10 & atomic_a_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_45 = atomic_a_mask_eq_42 & atomic_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_45 =
    atomic_a_mask_acc_42 | atomic_a_mask_size_10 & atomic_a_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_46 = atomic_a_mask_eq_43 & atomic_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_46 =
    atomic_a_mask_acc_43 | atomic_a_mask_size_10 & atomic_a_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_47 = atomic_a_mask_eq_43 & atomic_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_47 =
    atomic_a_mask_acc_43 | atomic_a_mask_size_10 & atomic_a_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_11 = atomic_a_mask_sizeOH_3[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_11 = ~atomic_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_48 = atomic_a_mask_eq_44 & atomic_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_48 =
    atomic_a_mask_acc_44 | atomic_a_mask_size_11 & atomic_a_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_49 = atomic_a_mask_eq_44 & atomic_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_49 =
    atomic_a_mask_acc_44 | atomic_a_mask_size_11 & atomic_a_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_50 = atomic_a_mask_eq_45 & atomic_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_50 =
    atomic_a_mask_acc_45 | atomic_a_mask_size_11 & atomic_a_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_51 = atomic_a_mask_eq_45 & atomic_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_51 =
    atomic_a_mask_acc_45 | atomic_a_mask_size_11 & atomic_a_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_52 = atomic_a_mask_eq_46 & atomic_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_52 =
    atomic_a_mask_acc_46 | atomic_a_mask_size_11 & atomic_a_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_53 = atomic_a_mask_eq_46 & atomic_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_53 =
    atomic_a_mask_acc_46 | atomic_a_mask_size_11 & atomic_a_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_54 = atomic_a_mask_eq_47 & atomic_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_54 =
    atomic_a_mask_acc_47 | atomic_a_mask_size_11 & atomic_a_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_55 = atomic_a_mask_eq_47 & atomic_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_55 =
    atomic_a_mask_acc_47 | atomic_a_mask_size_11 & atomic_a_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_3 = {atomic_a_mask_acc_49, atomic_a_mask_acc_48};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_3 = {atomic_a_mask_acc_51, atomic_a_mask_acc_50};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_3 = {atomic_a_mask_lo_hi_3, atomic_a_mask_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_3 = {atomic_a_mask_acc_53, atomic_a_mask_acc_52};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_3 = {atomic_a_mask_acc_55, atomic_a_mask_acc_54};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_3 = {atomic_a_mask_hi_hi_3, atomic_a_mask_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_3_mask = {atomic_a_mask_hi_3, atomic_a_mask_lo_3};	// src/main/scala/tilelink/Edges.scala:535:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_4 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_13 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_4;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_4 = {_atomic_a_mask_sizeOH_T_13[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_12 = atomic_a_mask_sizeOH_4[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_57 = atomic_a_mask_bit_12;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_12 = ~atomic_a_mask_bit_12;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_56 = atomic_a_mask_nbit_12;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_56 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_12 & atomic_a_mask_eq_56;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_57 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_12 & atomic_a_mask_eq_57;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_13 = atomic_a_mask_sizeOH_4[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_13 = ~atomic_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_58 = atomic_a_mask_eq_56 & atomic_a_mask_nbit_13;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_58 =
    atomic_a_mask_acc_56 | atomic_a_mask_size_13 & atomic_a_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_59 = atomic_a_mask_eq_56 & atomic_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_59 =
    atomic_a_mask_acc_56 | atomic_a_mask_size_13 & atomic_a_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_60 = atomic_a_mask_eq_57 & atomic_a_mask_nbit_13;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_60 =
    atomic_a_mask_acc_57 | atomic_a_mask_size_13 & atomic_a_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_61 = atomic_a_mask_eq_57 & atomic_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_61 =
    atomic_a_mask_acc_57 | atomic_a_mask_size_13 & atomic_a_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_14 = atomic_a_mask_sizeOH_4[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_14 = ~atomic_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_62 = atomic_a_mask_eq_58 & atomic_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_62 =
    atomic_a_mask_acc_58 | atomic_a_mask_size_14 & atomic_a_mask_eq_62;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_63 = atomic_a_mask_eq_58 & atomic_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_63 =
    atomic_a_mask_acc_58 | atomic_a_mask_size_14 & atomic_a_mask_eq_63;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_64 = atomic_a_mask_eq_59 & atomic_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_64 =
    atomic_a_mask_acc_59 | atomic_a_mask_size_14 & atomic_a_mask_eq_64;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_65 = atomic_a_mask_eq_59 & atomic_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_65 =
    atomic_a_mask_acc_59 | atomic_a_mask_size_14 & atomic_a_mask_eq_65;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_66 = atomic_a_mask_eq_60 & atomic_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_66 =
    atomic_a_mask_acc_60 | atomic_a_mask_size_14 & atomic_a_mask_eq_66;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_67 = atomic_a_mask_eq_60 & atomic_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_67 =
    atomic_a_mask_acc_60 | atomic_a_mask_size_14 & atomic_a_mask_eq_67;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_68 = atomic_a_mask_eq_61 & atomic_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_68 =
    atomic_a_mask_acc_61 | atomic_a_mask_size_14 & atomic_a_mask_eq_68;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_69 = atomic_a_mask_eq_61 & atomic_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_69 =
    atomic_a_mask_acc_61 | atomic_a_mask_size_14 & atomic_a_mask_eq_69;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_4 = {atomic_a_mask_acc_63, atomic_a_mask_acc_62};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_4 = {atomic_a_mask_acc_65, atomic_a_mask_acc_64};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_4 = {atomic_a_mask_lo_hi_4, atomic_a_mask_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_4 = {atomic_a_mask_acc_67, atomic_a_mask_acc_66};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_4 = {atomic_a_mask_acc_69, atomic_a_mask_acc_68};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_4 = {atomic_a_mask_hi_hi_4, atomic_a_mask_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_4_mask = {atomic_a_mask_hi_4, atomic_a_mask_lo_4};	// src/main/scala/tilelink/Edges.scala:518:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_5 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_16 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_5;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_5 = {_atomic_a_mask_sizeOH_T_16[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_15 = atomic_a_mask_sizeOH_5[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_71 = atomic_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_15 = ~atomic_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_70 = atomic_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_70 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_15 & atomic_a_mask_eq_70;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_71 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_15 & atomic_a_mask_eq_71;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_16 = atomic_a_mask_sizeOH_5[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_16 = ~atomic_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_72 = atomic_a_mask_eq_70 & atomic_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_72 =
    atomic_a_mask_acc_70 | atomic_a_mask_size_16 & atomic_a_mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_73 = atomic_a_mask_eq_70 & atomic_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_73 =
    atomic_a_mask_acc_70 | atomic_a_mask_size_16 & atomic_a_mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_74 = atomic_a_mask_eq_71 & atomic_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_74 =
    atomic_a_mask_acc_71 | atomic_a_mask_size_16 & atomic_a_mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_75 = atomic_a_mask_eq_71 & atomic_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_75 =
    atomic_a_mask_acc_71 | atomic_a_mask_size_16 & atomic_a_mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_17 = atomic_a_mask_sizeOH_5[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_17 = ~atomic_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_76 = atomic_a_mask_eq_72 & atomic_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_76 =
    atomic_a_mask_acc_72 | atomic_a_mask_size_17 & atomic_a_mask_eq_76;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_77 = atomic_a_mask_eq_72 & atomic_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_77 =
    atomic_a_mask_acc_72 | atomic_a_mask_size_17 & atomic_a_mask_eq_77;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_78 = atomic_a_mask_eq_73 & atomic_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_78 =
    atomic_a_mask_acc_73 | atomic_a_mask_size_17 & atomic_a_mask_eq_78;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_79 = atomic_a_mask_eq_73 & atomic_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_79 =
    atomic_a_mask_acc_73 | atomic_a_mask_size_17 & atomic_a_mask_eq_79;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_80 = atomic_a_mask_eq_74 & atomic_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_80 =
    atomic_a_mask_acc_74 | atomic_a_mask_size_17 & atomic_a_mask_eq_80;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_81 = atomic_a_mask_eq_74 & atomic_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_81 =
    atomic_a_mask_acc_74 | atomic_a_mask_size_17 & atomic_a_mask_eq_81;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_82 = atomic_a_mask_eq_75 & atomic_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_82 =
    atomic_a_mask_acc_75 | atomic_a_mask_size_17 & atomic_a_mask_eq_82;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_83 = atomic_a_mask_eq_75 & atomic_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_83 =
    atomic_a_mask_acc_75 | atomic_a_mask_size_17 & atomic_a_mask_eq_83;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_5 = {atomic_a_mask_acc_77, atomic_a_mask_acc_76};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_5 = {atomic_a_mask_acc_79, atomic_a_mask_acc_78};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_5 = {atomic_a_mask_lo_hi_5, atomic_a_mask_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_5 = {atomic_a_mask_acc_81, atomic_a_mask_acc_80};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_5 = {atomic_a_mask_acc_83, atomic_a_mask_acc_82};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_5 = {atomic_a_mask_hi_hi_5, atomic_a_mask_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_5_mask = {atomic_a_mask_hi_5, atomic_a_mask_lo_5};	// src/main/scala/tilelink/Edges.scala:518:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_6 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_19 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_6 = {_atomic_a_mask_sizeOH_T_19[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_18 = atomic_a_mask_sizeOH_6[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_85 = atomic_a_mask_bit_18;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_18 = ~atomic_a_mask_bit_18;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_84 = atomic_a_mask_nbit_18;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_84 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_18 & atomic_a_mask_eq_84;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_85 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_18 & atomic_a_mask_eq_85;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_19 = atomic_a_mask_sizeOH_6[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_19 = ~atomic_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_86 = atomic_a_mask_eq_84 & atomic_a_mask_nbit_19;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_86 =
    atomic_a_mask_acc_84 | atomic_a_mask_size_19 & atomic_a_mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_87 = atomic_a_mask_eq_84 & atomic_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_87 =
    atomic_a_mask_acc_84 | atomic_a_mask_size_19 & atomic_a_mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_88 = atomic_a_mask_eq_85 & atomic_a_mask_nbit_19;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_88 =
    atomic_a_mask_acc_85 | atomic_a_mask_size_19 & atomic_a_mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_89 = atomic_a_mask_eq_85 & atomic_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_89 =
    atomic_a_mask_acc_85 | atomic_a_mask_size_19 & atomic_a_mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_20 = atomic_a_mask_sizeOH_6[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_20 = ~atomic_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_90 = atomic_a_mask_eq_86 & atomic_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_90 =
    atomic_a_mask_acc_86 | atomic_a_mask_size_20 & atomic_a_mask_eq_90;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_91 = atomic_a_mask_eq_86 & atomic_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_91 =
    atomic_a_mask_acc_86 | atomic_a_mask_size_20 & atomic_a_mask_eq_91;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_92 = atomic_a_mask_eq_87 & atomic_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_92 =
    atomic_a_mask_acc_87 | atomic_a_mask_size_20 & atomic_a_mask_eq_92;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_93 = atomic_a_mask_eq_87 & atomic_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_93 =
    atomic_a_mask_acc_87 | atomic_a_mask_size_20 & atomic_a_mask_eq_93;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_94 = atomic_a_mask_eq_88 & atomic_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_94 =
    atomic_a_mask_acc_88 | atomic_a_mask_size_20 & atomic_a_mask_eq_94;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_95 = atomic_a_mask_eq_88 & atomic_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_95 =
    atomic_a_mask_acc_88 | atomic_a_mask_size_20 & atomic_a_mask_eq_95;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_96 = atomic_a_mask_eq_89 & atomic_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_96 =
    atomic_a_mask_acc_89 | atomic_a_mask_size_20 & atomic_a_mask_eq_96;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_97 = atomic_a_mask_eq_89 & atomic_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_97 =
    atomic_a_mask_acc_89 | atomic_a_mask_size_20 & atomic_a_mask_eq_97;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_6 = {atomic_a_mask_acc_91, atomic_a_mask_acc_90};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_6 = {atomic_a_mask_acc_93, atomic_a_mask_acc_92};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_6 = {atomic_a_mask_lo_hi_6, atomic_a_mask_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_6 = {atomic_a_mask_acc_95, atomic_a_mask_acc_94};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_6 = {atomic_a_mask_acc_97, atomic_a_mask_acc_96};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_6 = {atomic_a_mask_hi_hi_6, atomic_a_mask_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_6_mask = {atomic_a_mask_hi_6, atomic_a_mask_lo_6};	// src/main/scala/tilelink/Edges.scala:518:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_7 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_22 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_7;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_7 = {_atomic_a_mask_sizeOH_T_22[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_21 = atomic_a_mask_sizeOH_7[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_99 = atomic_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_21 = ~atomic_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_98 = atomic_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_98 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_21 & atomic_a_mask_eq_98;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_99 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_21 & atomic_a_mask_eq_99;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_22 = atomic_a_mask_sizeOH_7[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_22 = ~atomic_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_100 = atomic_a_mask_eq_98 & atomic_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_100 =
    atomic_a_mask_acc_98 | atomic_a_mask_size_22 & atomic_a_mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_101 = atomic_a_mask_eq_98 & atomic_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_101 =
    atomic_a_mask_acc_98 | atomic_a_mask_size_22 & atomic_a_mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_102 = atomic_a_mask_eq_99 & atomic_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_102 =
    atomic_a_mask_acc_99 | atomic_a_mask_size_22 & atomic_a_mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_103 = atomic_a_mask_eq_99 & atomic_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_103 =
    atomic_a_mask_acc_99 | atomic_a_mask_size_22 & atomic_a_mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_23 = atomic_a_mask_sizeOH_7[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_23 = ~atomic_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_104 = atomic_a_mask_eq_100 & atomic_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_104 =
    atomic_a_mask_acc_100 | atomic_a_mask_size_23 & atomic_a_mask_eq_104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_105 = atomic_a_mask_eq_100 & atomic_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_105 =
    atomic_a_mask_acc_100 | atomic_a_mask_size_23 & atomic_a_mask_eq_105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_106 = atomic_a_mask_eq_101 & atomic_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_106 =
    atomic_a_mask_acc_101 | atomic_a_mask_size_23 & atomic_a_mask_eq_106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_107 = atomic_a_mask_eq_101 & atomic_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_107 =
    atomic_a_mask_acc_101 | atomic_a_mask_size_23 & atomic_a_mask_eq_107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_108 = atomic_a_mask_eq_102 & atomic_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_108 =
    atomic_a_mask_acc_102 | atomic_a_mask_size_23 & atomic_a_mask_eq_108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_109 = atomic_a_mask_eq_102 & atomic_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_109 =
    atomic_a_mask_acc_102 | atomic_a_mask_size_23 & atomic_a_mask_eq_109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_110 = atomic_a_mask_eq_103 & atomic_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_110 =
    atomic_a_mask_acc_103 | atomic_a_mask_size_23 & atomic_a_mask_eq_110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_111 = atomic_a_mask_eq_103 & atomic_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_111 =
    atomic_a_mask_acc_103 | atomic_a_mask_size_23 & atomic_a_mask_eq_111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_7 =
    {atomic_a_mask_acc_105, atomic_a_mask_acc_104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_7 =
    {atomic_a_mask_acc_107, atomic_a_mask_acc_106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_7 = {atomic_a_mask_lo_hi_7, atomic_a_mask_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_7 =
    {atomic_a_mask_acc_109, atomic_a_mask_acc_108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_7 =
    {atomic_a_mask_acc_111, atomic_a_mask_acc_110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_7 = {atomic_a_mask_hi_hi_7, atomic_a_mask_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_7_mask = {atomic_a_mask_hi_7, atomic_a_mask_lo_7};	// src/main/scala/tilelink/Edges.scala:518:17, src/main/scala/util/Misc.scala:222:10
  wire              atomic_legal_8 = ~(_GEN_5[2]) & (~(|_GEN_17) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]        _atomic_a_mask_sizeOH_T_25 =
    4'h1 << atomic_a_mask_sizeOH_shiftAmount_8;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]        atomic_a_mask_sizeOH_8 = {_atomic_a_mask_sizeOH_T_25[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/tilelink/Edges.scala:231:28, src/main/scala/util/Misc.scala:202:81
  wire              atomic_a_mask_size_24 = atomic_a_mask_sizeOH_8[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_eq_113 = atomic_a_mask_bit_24;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_nbit_24 = ~atomic_a_mask_bit_24;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_112 = atomic_a_mask_nbit_24;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_112 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_24 & atomic_a_mask_eq_112;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_acc_113 =
    _atomic_a_mask_T_16 | atomic_a_mask_size_24 & atomic_a_mask_eq_113;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_25 = atomic_a_mask_sizeOH_8[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_25 = ~atomic_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_114 = atomic_a_mask_eq_112 & atomic_a_mask_nbit_25;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_114 =
    atomic_a_mask_acc_112 | atomic_a_mask_size_25 & atomic_a_mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_115 = atomic_a_mask_eq_112 & atomic_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_115 =
    atomic_a_mask_acc_112 | atomic_a_mask_size_25 & atomic_a_mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_116 = atomic_a_mask_eq_113 & atomic_a_mask_nbit_25;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_116 =
    atomic_a_mask_acc_113 | atomic_a_mask_size_25 & atomic_a_mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_117 = atomic_a_mask_eq_113 & atomic_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_117 =
    atomic_a_mask_acc_113 | atomic_a_mask_size_25 & atomic_a_mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_size_26 = atomic_a_mask_sizeOH_8[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomic_a_mask_nbit_26 = ~atomic_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomic_a_mask_eq_118 = atomic_a_mask_eq_114 & atomic_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_118 =
    atomic_a_mask_acc_114 | atomic_a_mask_size_26 & atomic_a_mask_eq_118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_119 = atomic_a_mask_eq_114 & atomic_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_119 =
    atomic_a_mask_acc_114 | atomic_a_mask_size_26 & atomic_a_mask_eq_119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_120 = atomic_a_mask_eq_115 & atomic_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_120 =
    atomic_a_mask_acc_115 | atomic_a_mask_size_26 & atomic_a_mask_eq_120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_121 = atomic_a_mask_eq_115 & atomic_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_121 =
    atomic_a_mask_acc_115 | atomic_a_mask_size_26 & atomic_a_mask_eq_121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_122 = atomic_a_mask_eq_116 & atomic_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_122 =
    atomic_a_mask_acc_116 | atomic_a_mask_size_26 & atomic_a_mask_eq_122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_123 = atomic_a_mask_eq_116 & atomic_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_123 =
    atomic_a_mask_acc_116 | atomic_a_mask_size_26 & atomic_a_mask_eq_123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_124 = atomic_a_mask_eq_117 & atomic_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomic_a_mask_acc_124 =
    atomic_a_mask_acc_117 | atomic_a_mask_size_26 & atomic_a_mask_eq_124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomic_a_mask_eq_125 = atomic_a_mask_eq_117 & atomic_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomic_a_mask_acc_125 =
    atomic_a_mask_acc_117 | atomic_a_mask_size_26 & atomic_a_mask_eq_125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomic_a_mask_lo_lo_8 =
    {atomic_a_mask_acc_119, atomic_a_mask_acc_118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_lo_hi_8 =
    {atomic_a_mask_acc_121, atomic_a_mask_acc_120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_lo_8 = {atomic_a_mask_lo_hi_8, atomic_a_mask_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomic_a_mask_hi_lo_8 =
    {atomic_a_mask_acc_123, atomic_a_mask_acc_122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomic_a_mask_hi_hi_8 =
    {atomic_a_mask_acc_125, atomic_a_mask_acc_124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomic_a_mask_hi_8 = {atomic_a_mask_hi_hi_8, atomic_a_mask_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomic_a_8_mask = {atomic_a_mask_hi_8, atomic_a_mask_lo_8};	// src/main/scala/tilelink/Edges.scala:518:17, src/main/scala/util/Misc.scala:222:10
  wire              _atomic_T = _GEN_3 == 5'h4;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_2 = _GEN_3 == 5'h9;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_4 = _GEN_3 == 5'hA;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_6 = _GEN_3 == 5'hB;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_8 = _GEN_3 == 5'h8;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_10 = _GEN_3 == 5'hC;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_12 = _GEN_3 == 5'hD;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_14 = _GEN_3 == 5'hE;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire              _atomic_T_16 = _GEN_3 == 5'hF;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, :128:74
  wire [2:0]        atomic_opcode =
    _atomic_T_16 | _atomic_T_14 | _atomic_T_12 | _atomic_T_10 | _atomic_T_8
      ? 3'h2
      : _atomic_T_6 | _atomic_T_4 | _atomic_T_2 | _atomic_T ? 3'h3 : 3'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [2:0]        atomic_param =
    _atomic_T_16
      ? 3'h3
      : _atomic_T_14
          ? 3'h2
          : _atomic_T_12
              ? 3'h1
              : _atomic_T_10
                  ? 3'h0
                  : _atomic_T_8
                      ? 3'h4
                      : _atomic_T_6
                          ? 3'h2
                          : _atomic_T_4 ? 3'h1 : _atomic_T_2 | ~_atomic_T ? 3'h0 : 3'h3;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :150:34, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  wire [3:0]        atomic_size =
    _atomic_T_16
      ? atomic_a_8_size
      : _atomic_T_14
          ? atomic_a_7_size
          : _atomic_T_12
              ? atomic_a_6_size
              : _atomic_T_10
                  ? atomic_a_5_size
                  : _atomic_T_8
                      ? atomic_a_4_size
                      : _atomic_T_6
                          ? atomic_a_3_size
                          : _atomic_T_4
                              ? atomic_a_2_size
                              : _atomic_T_2
                                  ? atomic_a_1_size
                                  : _atomic_T ? atomic_a_size : 4'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:128:{45,74}, src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [4:0]        atomic_source =
    _atomic_T_16
      ? atomic_a_8_source
      : _atomic_T_14
          ? atomic_a_7_source
          : _atomic_T_12
              ? atomic_a_6_source
              : _atomic_T_10
                  ? atomic_a_5_source
                  : _atomic_T_8
                      ? atomic_a_4_source
                      : _atomic_T_6
                          ? atomic_a_3_source
                          : _atomic_T_4
                              ? atomic_a_2_source
                              : _atomic_T_2
                                  ? atomic_a_1_source
                                  : _atomic_T ? atomic_a_source : 5'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [31:0]       atomic_address =
    _atomic_T_16
      ? atomic_a_8_address
      : _atomic_T_14
          ? atomic_a_7_address
          : _atomic_T_12
              ? atomic_a_6_address
              : _atomic_T_10
                  ? atomic_a_5_address
                  : _atomic_T_8
                      ? atomic_a_4_address
                      : _atomic_T_6
                          ? atomic_a_3_address
                          : _atomic_T_4
                              ? atomic_a_2_address
                              : _atomic_T_2
                                  ? atomic_a_1_address
                                  : _atomic_T ? atomic_a_address : 32'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:128:{45,74}, src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [7:0]        atomic_mask =
    _atomic_T_16
      ? atomic_a_8_mask
      : _atomic_T_14
          ? atomic_a_7_mask
          : _atomic_T_12
              ? atomic_a_6_mask
              : _atomic_T_10
                  ? atomic_a_5_mask
                  : _atomic_T_8
                      ? atomic_a_4_mask
                      : _atomic_T_6
                          ? atomic_a_3_mask
                          : _atomic_T_4
                              ? atomic_a_2_mask
                              : _atomic_T_2
                                  ? atomic_a_1_mask
                                  : _atomic_T ? atomic_a_mask : 8'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:128:{45,74}, src/main/scala/tilelink/Edges.scala:518:17, :535:17
  wire [63:0]       atomic_data =
    _atomic_T_16
      ? atomic_a_8_data
      : _atomic_T_14
          ? atomic_a_7_data
          : _atomic_T_12
              ? atomic_a_6_data
              : _atomic_T_10
                  ? atomic_a_5_data
                  : _atomic_T_8
                      ? atomic_a_4_data
                      : _atomic_T_6
                          ? atomic_a_3_data
                          : _atomic_T_4
                              ? atomic_a_2_data
                              : _atomic_T_2
                                  ? atomic_a_1_data
                                  : _atomic_T ? atomic_a_data : 64'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, src/main/scala/tilelink/Edges.scala:461:17, :518:17, :535:17
  wire              bypassStorePartial_legal =
    ~(|_GEN_9) | _bypassStorePartial_legal_T_13
    & (~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12) | ~_GEN_14) | ~(|_GEN_13);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire              sendNReadyList_0;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire              sendNReadyList_1;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire [7:0]        bypassStorePartial_mask = _GEN_7[_senderQueue_io_deq_bits][7:0];	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :122:65, src/main/scala/tilelink/Edges.scala:501:17, :509:15
  wire [1:0]        io_l2Req_valid_lo_lo = {sendNReadyList_1, sendNReadyList_0};	// src/main/scala/gpcdcache/IOMSHR.scala:85:28, :145:75
  wire              sendNReadyList_2;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire              sendNReadyList_3;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire [1:0]        io_l2Req_valid_lo_hi = {sendNReadyList_3, sendNReadyList_2};	// src/main/scala/gpcdcache/IOMSHR.scala:85:28, :145:75
  wire [3:0]        io_l2Req_valid_lo = {io_l2Req_valid_lo_hi, io_l2Req_valid_lo_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:145:75
  wire              sendNReadyList_4;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire              sendNReadyList_5;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire [1:0]        io_l2Req_valid_hi_lo = {sendNReadyList_5, sendNReadyList_4};	// src/main/scala/gpcdcache/IOMSHR.scala:85:28, :145:75
  wire              sendNReadyList_6;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire              sendNReadyList_7;	// src/main/scala/gpcdcache/IOMSHR.scala:85:28
  wire [1:0]        io_l2Req_valid_hi_hi = {sendNReadyList_7, sendNReadyList_6};	// src/main/scala/gpcdcache/IOMSHR.scala:85:28, :145:75
  wire [3:0]        io_l2Req_valid_hi = {io_l2Req_valid_hi_hi, io_l2Req_valid_hi_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:145:75
  assign _io_l2Req_valid_output =
    _senderQueue_io_deq_valid & {io_l2Req_valid_hi, io_l2Req_valid_lo} == 8'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :128:45, :145:{56,75,82}
  wire              _io_l2Req_bits_T_1 =
    _GEN_8[_senderQueue_io_deq_bits] & _GEN_3 == 5'h11;	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :122:65, :148:{46,55}
  wire              _io_l2Req_bits_T_28 = _GEN_3 == 5'h4;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_29 = _GEN_3 == 5'h9;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_30 = _GEN_3 == 5'hA;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_31 = _GEN_3 == 5'hB;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_35 = _GEN_3 == 5'h8;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_36 = _GEN_3 == 5'hC;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_37 = _GEN_3 == 5'hD;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_38 = _GEN_3 == 5'hE;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_39 = _GEN_3 == 5'hF;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_18 =
    _io_l2Req_bits_T_28 | _io_l2Req_bits_T_29 | _io_l2Req_bits_T_30 | _io_l2Req_bits_T_31
    | _io_l2Req_bits_T_35 | _io_l2Req_bits_T_36 | _io_l2Req_bits_T_37
    | _io_l2Req_bits_T_38 | _io_l2Req_bits_T_39;	// src/main/scala/gpcdcache/MemConstants.scala:42:52, src/main/scala/util/package.scala:16:47
  wire              _io_l2Req_bits_T_45 =
    _GEN_3 == 5'h0 | _GEN_3 == 5'h10 | _GEN_3 == 5'h6 | _GEN_3 == 5'h7 | _GEN_3 == 5'h2
    | _io_l2Req_bits_T_28 | _io_l2Req_bits_T_29 | _io_l2Req_bits_T_30
    | _io_l2Req_bits_T_31 | _io_l2Req_bits_T_35 | _io_l2Req_bits_T_36
    | _io_l2Req_bits_T_37 | _io_l2Req_bits_T_38 | _io_l2Req_bits_T_39;	// src/main/scala/gpcdcache/IOMSHR.scala:122:65, src/main/scala/gpcdcache/MemConstants.scala:44:82, src/main/scala/util/package.scala:16:47
  assign _io_l2Req_bits_opcode_output =
    _io_l2Req_bits_T_1
      ? 3'h1
      : _io_l2Req_bits_T_18 ? atomic_opcode : {_io_l2Req_bits_T_45, 2'h0};	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, :128:74, :147:23, :148:46, :150:{8,34}, src/main/scala/gpcdcache/MemConstants.scala:42:52, :44:82, src/main/scala/tilelink/Edges.scala:501:17, :518:17, :535:17
  assign _io_l2Req_bits_size_output =
    _io_l2Req_bits_T_1
      ? bypassStorePartial_size
      : _io_l2Req_bits_T_18 ? atomic_size : _io_l2Req_bits_T_45 ? get_size : put_size;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :147:23, :148:46, :150:{8,34}, src/main/scala/gpcdcache/MemConstants.scala:42:52, :44:82, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17
  wire [4:0]        _respIOMSHRIdx_T = io_fromRefill_bits_entryId - 5'h10;	// src/main/scala/gpcdcache/IOMSHR.scala:156:34
  reg  [4:0]        respIOMSHRIdx;	// src/main/scala/gpcdcache/IOMSHR.scala:155:14
  reg  [511:0]      refillData;	// src/main/scala/gpcdcache/IOMSHR.scala:161:14
  wire [2:0]        size = _GEN_4[respIOMSHRIdx[2:0]];	// src/main/scala/gpcdcache/AMOALU.scala:9:22, src/main/scala/gpcdcache/IOMSHR.scala:122:65, :155:14
  wire              _io_nextCycleWb_T_2 = ~state & io_fromRefill_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:72:48, :158:13
  wire              _io_nextCycleWb_T_3 =
    _io_nextCycleWb_T_2 & io_fromRefill_bits_hasData;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:172:89
  reg               io_resp_valid_REG;	// src/main/scala/gpcdcache/IOMSHR.scala:173:34
  wire [4:0]        reqList_0_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_1_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_2_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_3_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_4_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_5_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_6_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_7_source;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0][4:0]   _GEN_18 =
    {{reqList_7_source},
     {reqList_6_source},
     {reqList_5_source},
     {reqList_4_source},
     {reqList_3_source},
     {reqList_2_source},
     {reqList_1_source},
     {reqList_0_source}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :175:24
  wire [4:0]        reqList_0_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_1_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_2_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_3_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_4_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_5_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_6_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [4:0]        reqList_7_dest;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0][4:0]   _GEN_19 =
    {{reqList_7_dest},
     {reqList_6_dest},
     {reqList_5_dest},
     {reqList_4_dest},
     {reqList_3_dest},
     {reqList_2_dest},
     {reqList_1_dest},
     {reqList_0_dest}};	// src/main/scala/gpcdcache/IOMSHR.scala:82:30, :176:24
  wire [38:0]       _GEN_20 = _GEN_0[respIOMSHRIdx[2:0]];	// src/main/scala/gpcdcache/AMOALU.scala:62:29, src/main/scala/gpcdcache/IOMSHR.scala:122:65, :155:14
  wire [255:0]      io_resp_bits_data_shifted =
    _GEN_20[5] ? refillData[511:256] : refillData[255:0];	// src/main/scala/gpcdcache/AMOALU.scala:62:{24,29,37,60}, src/main/scala/gpcdcache/IOMSHR.scala:161:14
  wire [255:0]      io_resp_bits_data_zeroed = io_resp_bits_data_shifted;	// src/main/scala/gpcdcache/AMOALU.scala:62:24, :64:24
  wire              reqList_0_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_1_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_2_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_3_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_4_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_5_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_6_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              reqList_7_signed;	// src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire [7:0]        _GEN_21 =
    {{reqList_7_signed},
     {reqList_6_signed},
     {reqList_5_signed},
     {reqList_4_signed},
     {reqList_3_signed},
     {reqList_2_signed},
     {reqList_1_signed},
     {reqList_0_signed}};	// src/main/scala/gpcdcache/AMOALU.scala:68:49, src/main/scala/gpcdcache/IOMSHR.scala:82:30
  wire              _GEN_22 = _GEN_21[respIOMSHRIdx[2:0]];	// src/main/scala/gpcdcache/AMOALU.scala:68:49, src/main/scala/gpcdcache/IOMSHR.scala:155:14
  wire [127:0]      io_resp_bits_data_shifted_1 =
    _GEN_20[4] ? io_resp_bits_data_zeroed[255:128] : io_resp_bits_data_zeroed[127:0];	// src/main/scala/gpcdcache/AMOALU.scala:62:{24,29,37,60}, :64:24
  wire [127:0]      io_resp_bits_data_zeroed_1 = io_resp_bits_data_shifted_1;	// src/main/scala/gpcdcache/AMOALU.scala:62:24, :64:24
  wire [63:0]       io_resp_bits_data_shifted_2 =
    _GEN_20[3] ? io_resp_bits_data_zeroed_1[127:64] : io_resp_bits_data_zeroed_1[63:0];	// src/main/scala/gpcdcache/AMOALU.scala:62:{24,29,37,60}, :64:24
  wire [63:0]       io_resp_bits_data_zeroed_2 = io_resp_bits_data_shifted_2;	// src/main/scala/gpcdcache/AMOALU.scala:62:24, :64:24
  wire [31:0]       io_resp_bits_data_shifted_3 =
    _GEN_20[2] ? io_resp_bits_data_zeroed_2[63:32] : io_resp_bits_data_zeroed_2[31:0];	// src/main/scala/gpcdcache/AMOALU.scala:62:{24,29,37,60}, :64:24
  wire [31:0]       io_resp_bits_data_zeroed_3 = io_resp_bits_data_shifted_3;	// src/main/scala/gpcdcache/AMOALU.scala:62:24, :64:24
  wire [15:0]       io_resp_bits_data_shifted_4 =
    _GEN_20[1] ? io_resp_bits_data_zeroed_3[31:16] : io_resp_bits_data_zeroed_3[15:0];	// src/main/scala/gpcdcache/AMOALU.scala:62:{24,29,37,60}, :64:24
  wire [15:0]       io_resp_bits_data_zeroed_4 = io_resp_bits_data_shifted_4;	// src/main/scala/gpcdcache/AMOALU.scala:62:24, :64:24
  wire [7:0]        io_resp_bits_data_shifted_5 =
    _GEN_20[0] ? io_resp_bits_data_zeroed_4[15:8] : io_resp_bits_data_zeroed_4[7:0];	// src/main/scala/gpcdcache/AMOALU.scala:62:{24,29,37,60}, :64:24
  wire [7:0]        io_resp_bits_data_zeroed_5 = io_resp_bits_data_shifted_5;	// src/main/scala/gpcdcache/AMOALU.scala:62:24, :64:24
  wire              _state_T_2 = io_resp_ready & io_resp_valid_REG;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:173:34
  wire [31:0]       _GEN_23 = 32'h1 << respIOMSHRIdx;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/gpcdcache/IOMSHR.scala:155:14
  wire [31:0]       _GEN_24 = 32'h1 << _respIOMSHRIdx_T;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/gpcdcache/IOMSHR.scala:156:34
  wire [7:0]        _GEN_25 =
    _state_T_2
      ? _GEN_23[7:0]
      : _io_nextCycleWb_T_2 & ~io_fromRefill_bits_hasData ? _GEN_24[7:0] : 8'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/gpcdcache/IOMSHR.scala:128:45, :183:26, :186:{8,28,31}
  wire              replayFinishList_0 = _GEN_25[0];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  wire              replayFinishList_1 = _GEN_25[1];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  wire              replayFinishList_2 = _GEN_25[2];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  wire              replayFinishList_3 = _GEN_25[3];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  wire              replayFinishList_4 = _GEN_25[4];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  wire              replayFinishList_5 = _GEN_25[5];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  wire              replayFinishList_6 = _GEN_25[6];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  wire              replayFinishList_7 = _GEN_25[7];	// src/main/scala/gpcdcache/IOMSHR.scala:81:30, :183:26, :187:13
  always @(posedge clock) begin
    if (reset) begin
      state <= 1'h0;	// src/main/scala/gpcdcache/AMOALU.scala:63:32, src/main/scala/gpcdcache/IOMSHR.scala:60:14, :72:48, :76:24, :128:74, :147:23, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
      counter <= 2'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:116:28
      allBeatDone_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      respIOMSHRIdx <= 5'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:155:14
      refillData <= 512'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:161:14
    end
    else begin
      if (state)	// src/main/scala/gpcdcache/IOMSHR.scala:72:48
        state <= ~_state_T_2 & state;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcdcache/IOMSHR.scala:72:48, :192:25
      else	// src/main/scala/gpcdcache/IOMSHR.scala:72:48
        state <= io_fromRefill_valid & io_fromRefill_bits_hasData | state;	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :191:{25,46}
      if (allBeatDone)	// src/main/scala/gpcdcache/IOMSHR.scala:117:41
        counter <= 2'h0;	// src/main/scala/gpcdcache/IOMSHR.scala:116:28
      else if (_counter_T)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        counter <= counter + 2'h1;	// src/main/scala/gpcdcache/IOMSHR.scala:116:28, :143:63, src/main/scala/tilelink/Edges.scala:501:17, :518:17, :535:17
      if (_counter_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (allBeatDone_first)	// src/main/scala/tilelink/Edges.scala:232:25
          allBeatDone_counter <= allBeatDone_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          allBeatDone_counter <= allBeatDone_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (~state & io_fromRefill_valid & io_fromRefill_bits_hasData)	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :158:{13,50}
        respIOMSHRIdx <= _respIOMSHRIdx_T;	// src/main/scala/gpcdcache/IOMSHR.scala:155:14, :156:34
      if (~state & io_fromRefill_valid & io_fromRefill_bits_hasData)	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :158:13, :161:88
        refillData <= io_fromRefill_bits_data;	// src/main/scala/gpcdcache/IOMSHR.scala:161:14
    end
    if (state)	// src/main/scala/gpcdcache/IOMSHR.scala:72:48
      io_resp_valid_REG <= ~io_resp_ready;	// src/main/scala/gpcdcache/IOMSHR.scala:172:54, :173:34
    else	// src/main/scala/gpcdcache/IOMSHR.scala:72:48
      io_resp_valid_REG <= _io_nextCycleWb_T_3;	// src/main/scala/gpcdcache/IOMSHR.scala:172:89, :173:34
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:16];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[5'h0][0];	// src/main/scala/gpcdcache/IOMSHR.scala:72:48
        counter = _RANDOM[5'h0][2:1];	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :116:28
        allBeatDone_counter = _RANDOM[5'h0][11:3];	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, src/main/scala/tilelink/Edges.scala:230:27
        respIOMSHRIdx = _RANDOM[5'h0][16:12];	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :155:14
        refillData =
          {_RANDOM[5'h0][31:17],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10][16:0]};	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :161:14
        io_resp_valid_REG = _RANDOM[5'h10][17];	// src/main/scala/gpcdcache/IOMSHR.scala:161:14, :173:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MyQueue senderQueue (	// src/main/scala/gpcdcache/IOMSHR.scala:74:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (_senderQueue_io_enq_ready & _allocArb_io_out_valid & io_req_valid),	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :76:24, :113:56
    .io_enq_bits
      ({|senderQueue_io_enq_bits_hi_1,
        |senderQueue_io_enq_bits_hi_2,
        senderQueue_io_enq_bits_hi_2[1] | senderQueue_io_enq_bits_lo_2[1]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
    .io_deq_ready (allBeatDone),	// src/main/scala/gpcdcache/IOMSHR.scala:117:41
    .io_enq_ready (_senderQueue_io_enq_ready),
    .io_deq_valid (_senderQueue_io_deq_valid),
    .io_deq_bits  (_senderQueue_io_deq_bits)
  );
  Arbiter8_Bool allocArb (	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
    .io_in_0_valid (_iomshr_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_in_1_valid (_iomshr_1_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_in_2_valid (_iomshr_2_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_in_3_valid (_iomshr_3_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_in_4_valid (_iomshr_4_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_in_5_valid (_iomshr_5_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_in_6_valid (_iomshr_6_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_in_7_valid (_iomshr_7_io_isEmpty),	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .io_out_ready  (_senderQueue_io_enq_ready & io_req_valid),	// src/main/scala/gpcdcache/IOMSHR.scala:74:27, :78:53
    .io_in_0_ready (_allocArb_io_in_0_ready),
    .io_in_1_ready (_allocArb_io_in_1_ready),
    .io_in_2_ready (_allocArb_io_in_2_ready),
    .io_in_3_ready (_allocArb_io_in_3_ready),
    .io_in_4_ready (_allocArb_io_in_4_ready),
    .io_in_5_ready (_allocArb_io_in_5_ready),
    .io_in_6_ready (_allocArb_io_in_6_ready),
    .io_in_7_ready (_allocArb_io_in_7_ready),
    .io_out_valid  (_allocArb_io_out_valid)
  );
  IOMSHR iomshr (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_0),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_0),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_io_isEmpty),
    .io_sendNReady        (sendNReadyList_0),
    .io_addrMatch         (addrMatchList_0),
    .io_reqReg_source     (reqList_0_source),
    .io_reqReg_paddr      (reqList_0_paddr),
    .io_reqReg_cmd        (reqList_0_cmd),
    .io_reqReg_size       (reqList_0_size),
    .io_reqReg_signed     (reqList_0_signed),
    .io_reqReg_wdata      (reqList_0_wdata),
    .io_reqReg_wmask      (reqList_0_wmask),
    .io_reqReg_isMMIO     (reqList_0_isMMIO),
    .io_reqReg_noAlloc    (reqList_0_noAlloc),
    .io_reqReg_dest       (reqList_0_dest),
    .io_reqReg_isFromCore (reqList_0_isFromCore),
    .io_reqReg_isProbe    (reqList_0_isProbe),
    .io_reqReg_isRefill   (reqList_0_isRefill),
    .io_reqReg_probePerm  (reqList_0_probePerm),
    .io_reqReg_refillCoh  (reqList_0_refillCoh)
  );
  assign iomshrEmptyList_0 = _iomshr_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  IOMSHR iomshr_1 (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_1),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_1),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_1_io_isEmpty),
    .io_sendNReady        (sendNReadyList_1),
    .io_addrMatch         (addrMatchList_1),
    .io_reqReg_source     (reqList_1_source),
    .io_reqReg_paddr      (reqList_1_paddr),
    .io_reqReg_cmd        (reqList_1_cmd),
    .io_reqReg_size       (reqList_1_size),
    .io_reqReg_signed     (reqList_1_signed),
    .io_reqReg_wdata      (reqList_1_wdata),
    .io_reqReg_wmask      (reqList_1_wmask),
    .io_reqReg_isMMIO     (reqList_1_isMMIO),
    .io_reqReg_noAlloc    (reqList_1_noAlloc),
    .io_reqReg_dest       (reqList_1_dest),
    .io_reqReg_isFromCore (reqList_1_isFromCore),
    .io_reqReg_isProbe    (reqList_1_isProbe),
    .io_reqReg_isRefill   (reqList_1_isRefill),
    .io_reqReg_probePerm  (reqList_1_probePerm),
    .io_reqReg_refillCoh  (reqList_1_refillCoh)
  );
  assign iomshrEmptyList_1 = _iomshr_1_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  IOMSHR iomshr_2 (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_2),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_2),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_2_io_isEmpty),
    .io_sendNReady        (sendNReadyList_2),
    .io_addrMatch         (addrMatchList_2),
    .io_reqReg_source     (reqList_2_source),
    .io_reqReg_paddr      (reqList_2_paddr),
    .io_reqReg_cmd        (reqList_2_cmd),
    .io_reqReg_size       (reqList_2_size),
    .io_reqReg_signed     (reqList_2_signed),
    .io_reqReg_wdata      (reqList_2_wdata),
    .io_reqReg_wmask      (reqList_2_wmask),
    .io_reqReg_isMMIO     (reqList_2_isMMIO),
    .io_reqReg_noAlloc    (reqList_2_noAlloc),
    .io_reqReg_dest       (reqList_2_dest),
    .io_reqReg_isFromCore (reqList_2_isFromCore),
    .io_reqReg_isProbe    (reqList_2_isProbe),
    .io_reqReg_isRefill   (reqList_2_isRefill),
    .io_reqReg_probePerm  (reqList_2_probePerm),
    .io_reqReg_refillCoh  (reqList_2_refillCoh)
  );
  assign iomshrEmptyList_2 = _iomshr_2_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  IOMSHR iomshr_3 (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_3),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_3),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_3_io_isEmpty),
    .io_sendNReady        (sendNReadyList_3),
    .io_addrMatch         (addrMatchList_3),
    .io_reqReg_source     (reqList_3_source),
    .io_reqReg_paddr      (reqList_3_paddr),
    .io_reqReg_cmd        (reqList_3_cmd),
    .io_reqReg_size       (reqList_3_size),
    .io_reqReg_signed     (reqList_3_signed),
    .io_reqReg_wdata      (reqList_3_wdata),
    .io_reqReg_wmask      (reqList_3_wmask),
    .io_reqReg_isMMIO     (reqList_3_isMMIO),
    .io_reqReg_noAlloc    (reqList_3_noAlloc),
    .io_reqReg_dest       (reqList_3_dest),
    .io_reqReg_isFromCore (reqList_3_isFromCore),
    .io_reqReg_isProbe    (reqList_3_isProbe),
    .io_reqReg_isRefill   (reqList_3_isRefill),
    .io_reqReg_probePerm  (reqList_3_probePerm),
    .io_reqReg_refillCoh  (reqList_3_refillCoh)
  );
  assign iomshrEmptyList_3 = _iomshr_3_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  IOMSHR iomshr_4 (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_4),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_4),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_4_io_isEmpty),
    .io_sendNReady        (sendNReadyList_4),
    .io_addrMatch         (addrMatchList_4),
    .io_reqReg_source     (reqList_4_source),
    .io_reqReg_paddr      (reqList_4_paddr),
    .io_reqReg_cmd        (reqList_4_cmd),
    .io_reqReg_size       (reqList_4_size),
    .io_reqReg_signed     (reqList_4_signed),
    .io_reqReg_wdata      (reqList_4_wdata),
    .io_reqReg_wmask      (reqList_4_wmask),
    .io_reqReg_isMMIO     (reqList_4_isMMIO),
    .io_reqReg_noAlloc    (reqList_4_noAlloc),
    .io_reqReg_dest       (reqList_4_dest),
    .io_reqReg_isFromCore (reqList_4_isFromCore),
    .io_reqReg_isProbe    (reqList_4_isProbe),
    .io_reqReg_isRefill   (reqList_4_isRefill),
    .io_reqReg_probePerm  (reqList_4_probePerm),
    .io_reqReg_refillCoh  (reqList_4_refillCoh)
  );
  assign iomshrEmptyList_4 = _iomshr_4_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  IOMSHR iomshr_5 (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_5),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_5),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_5_io_isEmpty),
    .io_sendNReady        (sendNReadyList_5),
    .io_addrMatch         (addrMatchList_5),
    .io_reqReg_source     (reqList_5_source),
    .io_reqReg_paddr      (reqList_5_paddr),
    .io_reqReg_cmd        (reqList_5_cmd),
    .io_reqReg_size       (reqList_5_size),
    .io_reqReg_signed     (reqList_5_signed),
    .io_reqReg_wdata      (reqList_5_wdata),
    .io_reqReg_wmask      (reqList_5_wmask),
    .io_reqReg_isMMIO     (reqList_5_isMMIO),
    .io_reqReg_noAlloc    (reqList_5_noAlloc),
    .io_reqReg_dest       (reqList_5_dest),
    .io_reqReg_isFromCore (reqList_5_isFromCore),
    .io_reqReg_isProbe    (reqList_5_isProbe),
    .io_reqReg_isRefill   (reqList_5_isRefill),
    .io_reqReg_probePerm  (reqList_5_probePerm),
    .io_reqReg_refillCoh  (reqList_5_refillCoh)
  );
  assign iomshrEmptyList_5 = _iomshr_5_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  IOMSHR iomshr_6 (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_6),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_6),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_6_io_isEmpty),
    .io_sendNReady        (sendNReadyList_6),
    .io_addrMatch         (addrMatchList_6),
    .io_reqReg_source     (reqList_6_source),
    .io_reqReg_paddr      (reqList_6_paddr),
    .io_reqReg_cmd        (reqList_6_cmd),
    .io_reqReg_size       (reqList_6_size),
    .io_reqReg_signed     (reqList_6_signed),
    .io_reqReg_wdata      (reqList_6_wdata),
    .io_reqReg_wmask      (reqList_6_wmask),
    .io_reqReg_isMMIO     (reqList_6_isMMIO),
    .io_reqReg_noAlloc    (reqList_6_noAlloc),
    .io_reqReg_dest       (reqList_6_dest),
    .io_reqReg_isFromCore (reqList_6_isFromCore),
    .io_reqReg_isProbe    (reqList_6_isProbe),
    .io_reqReg_isRefill   (reqList_6_isRefill),
    .io_reqReg_probePerm  (reqList_6_probePerm),
    .io_reqReg_refillCoh  (reqList_6_refillCoh)
  );
  assign iomshrEmptyList_6 = _iomshr_6_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  IOMSHR iomshr_7 (	// src/main/scala/gpcdcache/IOMSHR.scala:92:26
    .clock                (clock),
    .reset                (reset),
    .io_req_source        (io_req_bits_source),
    .io_req_paddr         (io_req_bits_paddr),
    .io_req_cmd           (io_req_bits_cmd),
    .io_req_size          (io_req_bits_size),
    .io_req_signed        (io_req_bits_signed),
    .io_req_wdata         (io_req_bits_wdata),
    .io_req_wmask         (io_req_bits_wmask),
    .io_req_isMMIO        (io_req_bits_isMMIO),
    .io_req_noAlloc       (io_req_bits_noAlloc),
    .io_req_dest          (io_req_bits_dest),
    .io_req_isFromCore    (io_req_bits_isFromCore),
    .io_req_isProbe       (io_req_bits_isProbe),
    .io_req_isRefill      (io_req_bits_isRefill),
    .io_req_probePerm     (io_req_bits_probePerm),
    .io_req_refillCoh     (io_req_bits_refillCoh),
    .io_reqValid          (allocList_7),	// src/main/scala/gpcdcache/IOMSHR.scala:83:30
    .io_replayFinish      (replayFinishList_7),	// src/main/scala/gpcdcache/IOMSHR.scala:81:30
    .io_isEmpty           (_iomshr_7_io_isEmpty),
    .io_sendNReady        (sendNReadyList_7),
    .io_addrMatch         (addrMatchList_7),
    .io_reqReg_source     (reqList_7_source),
    .io_reqReg_paddr      (reqList_7_paddr),
    .io_reqReg_cmd        (reqList_7_cmd),
    .io_reqReg_size       (reqList_7_size),
    .io_reqReg_signed     (reqList_7_signed),
    .io_reqReg_wdata      (reqList_7_wdata),
    .io_reqReg_wmask      (reqList_7_wmask),
    .io_reqReg_isMMIO     (reqList_7_isMMIO),
    .io_reqReg_noAlloc    (reqList_7_noAlloc),
    .io_reqReg_dest       (reqList_7_dest),
    .io_reqReg_isFromCore (reqList_7_isFromCore),
    .io_reqReg_isProbe    (reqList_7_isProbe),
    .io_reqReg_isRefill   (reqList_7_isRefill),
    .io_reqReg_probePerm  (reqList_7_probePerm),
    .io_reqReg_refillCoh  (reqList_7_refillCoh)
  );
  assign iomshrEmptyList_7 = _iomshr_7_io_isEmpty;	// src/main/scala/gpcdcache/IOMSHR.scala:87:29, :92:26
  assign io_req_ready = _allocArb_io_out_valid;	// src/main/scala/gpcdcache/IOMSHR.scala:76:24
  assign io_addrMatch = |{io_addrMatch_hi, io_addrMatch_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:110:{33,40}
  assign io_fenceRdy = &{io_fenceRdy_hi, io_fenceRdy_lo};	// src/main/scala/gpcdcache/IOMSHR.scala:88:{34,41}
  assign io_nextCycleWb = state ? ~io_resp_ready : _io_nextCycleWb_T_3;	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :172:{30,54,89}
  assign io_resp_valid = io_resp_valid_REG;	// src/main/scala/gpcdcache/IOMSHR.scala:173:34
  assign io_resp_bits_source = _GEN_18[respIOMSHRIdx[2:0]][1:0];	// src/main/scala/gpcdcache/IOMSHR.scala:155:14, :175:24
  assign io_resp_bits_dest = _GEN_19[respIOMSHRIdx[2:0]];	// src/main/scala/gpcdcache/IOMSHR.scala:155:14, :176:24
  assign io_resp_bits_data =
    {size == 3'h0
       ? {504{_GEN_22 & io_resp_bits_data_zeroed_5[7]}}
       : {size == 3'h1
            ? {496{_GEN_22 & io_resp_bits_data_zeroed_4[15]}}
            : {size == 3'h2
                 ? {480{_GEN_22 & io_resp_bits_data_zeroed_3[31]}}
                 : {size == 3'h3
                      ? {448{_GEN_22 & io_resp_bits_data_zeroed_2[63]}}
                      : {size == 3'h4
                           ? {384{_GEN_22 & io_resp_bits_data_zeroed_1[127]}}
                           : {size == 3'h5
                                ? {256{_GEN_22 & io_resp_bits_data_zeroed[255]}}
                                : refillData[511:256],
                              io_resp_bits_data_zeroed[255:128]},
                         io_resp_bits_data_zeroed_1[127:64]},
                    io_resp_bits_data_zeroed_2[63:32]},
               io_resp_bits_data_zeroed_3[31:16]},
          io_resp_bits_data_zeroed_4[15:8]},
     io_resp_bits_data_zeroed_5};	// src/main/scala/gpcdcache/AMOALU.scala:9:22, :62:37, :64:24, :65:16, :66:12, :67:16, :68:{15,49,58}, :69:14, src/main/scala/gpcdcache/IOMSHR.scala:150:34, :161:14, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  assign io_l2Req_valid = _io_l2Req_valid_output;	// src/main/scala/gpcdcache/IOMSHR.scala:145:56
  assign io_l2Req_bits_opcode = _io_l2Req_bits_opcode_output;	// src/main/scala/gpcdcache/IOMSHR.scala:147:23
  assign io_l2Req_bits_param =
    _io_l2Req_bits_T_1 | ~_io_l2Req_bits_T_18 ? 3'h0 : atomic_param;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :147:23, :148:46, :150:34, src/main/scala/gpcdcache/MemConstants.scala:42:52, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17, :518:17, :535:17
  assign io_l2Req_bits_size = _io_l2Req_bits_size_output;	// src/main/scala/gpcdcache/IOMSHR.scala:147:23
  assign io_l2Req_bits_source =
    _io_l2Req_bits_T_1
      ? bypassStorePartial_source
      : _io_l2Req_bits_T_18
          ? atomic_source
          : _io_l2Req_bits_T_45 ? get_source : put_source;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :147:23, :148:46, :150:{8,34}, src/main/scala/gpcdcache/MemConstants.scala:42:52, :44:82, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17
  assign io_l2Req_bits_address =
    _io_l2Req_bits_T_1
      ? bypassStorePartial_address
      : _io_l2Req_bits_T_18
          ? atomic_address
          : _io_l2Req_bits_T_45 ? get_address : put_address;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :147:23, :148:46, :150:{8,34}, src/main/scala/gpcdcache/MemConstants.scala:42:52, :44:82, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17
  assign io_l2Req_bits_mask =
    _io_l2Req_bits_T_1
      ? bypassStorePartial_mask
      : _io_l2Req_bits_T_18 ? atomic_mask : _io_l2Req_bits_T_45 ? get_mask : put_mask;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :147:23, :148:46, :150:{8,34}, src/main/scala/gpcdcache/MemConstants.scala:42:52, :44:82, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17
  assign io_l2Req_bits_data =
    _io_l2Req_bits_T_1
      ? bypassStorePartial_data
      : _io_l2Req_bits_T_18 ? atomic_data : _io_l2Req_bits_T_45 ? 64'h0 : put_data;	// src/main/scala/gpcdcache/IOMSHR.scala:128:74, :147:23, :148:46, :150:{8,34}, src/main/scala/gpcdcache/MemConstants.scala:42:52, :44:82, src/main/scala/tilelink/Edges.scala:461:17, :481:17, :501:17
  assign io_fromRefill_ready = ~state;	// src/main/scala/gpcdcache/IOMSHR.scala:72:48, :158:13
endmodule

