+++
date = 2022-07-20T01:07:11Z
hiddenFromHomePage = false
postMetaInFooter = false
title = "Seminar: Reconfigurable Computing"
[flowchartDiagrams]
enable = false
options = ""
[sequenceDiagrams]
enable = false
options = ""

+++
![](/uploads/snipaste_2022-07-20_11-07-05.jpg)

ASICS are more performant, but have higher overall costs (ahem engineering design).

***

FPGA gate level reconfiguration - for fine grained

CGRA for register transfer level reconfiguration - for coarse grained

***

![](/uploads/snipaste_2022-07-20_11-11-27.jpg)  
![](/uploads/snipaste_2022-07-20_11-12-22.jpg)  
![](/uploads/snipaste_2022-07-20_11-13-57.jpg)

# Partial Reconfiguration Stylings

## Island

![](/uploads/snipaste_2022-07-20_11-14-48.jpg)

## Slot

![](/uploads/snipaste_2022-07-20_11-14-48.jpg)

## Grid

![](/uploads/snipaste_2022-07-20_11-16-14.jpg)

***

# Tooling for Reconfigurable Devices

![](/uploads/snipaste_2022-07-20_11-19-12.jpg)  
![](/uploads/snipaste_2022-07-20_11-20-02.jpg)  
![](/uploads/snipaste_2022-07-20_11-22-40.jpg)  
![](/uploads/snipaste_2022-07-20_11-23-45.jpg)