DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "AD_DA_test"
duName "adc1801Controller_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_ADC"
duLibraryName "AD_DA_test"
duName "adc1801"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 9234,0
)
(Instance
name "I_DUT"
duLibraryName "AD_DA"
duName "adc1801Controller"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "inputOffset"
type "integer"
value "inputOffset"
)
(GiElement
name "inputShiftBitNb"
type "natural"
value "inputShiftBitNb"
)
(GiElement
name "ddsBitNb"
type "positive"
value "ddsBitNb"
)
(GiElement
name "ddsStep"
type "positive"
value "ddsStep"
)
]
mwi 0
uid 9414,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds\\adc1801@controller_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds\\adc1801@controller_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds\\adc1801@controller_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds\\adc1801Controller_tb"
)
(vvPair
variable "date"
value "22.04.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc1801Controller_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "fabien.matter"
)
(vvPair
variable "graphical_source_date"
value "22.04.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7551"
)
(vvPair
variable "graphical_source_time"
value "08:54:22"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7551"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HEI_LIBS_DIR/AD_DA_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/AD_DA_test"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "adc1801Controller_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds\\adc1801@controller_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\IDITO\\FPGA\\Libs\\AD_DA_test\\hds\\adc1801Controller_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\eda\\MentorGraphics\\ModelSim\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:54:22"
)
(vvPair
variable "unit"
value "adc1801Controller_tb"
)
(vvPair
variable "user"
value "fabien.matter"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,85000,102000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,85400,98600,86600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,85000,77000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "57150,85300,70850,86700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,91000,77000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,91400,74900,92600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,85000,83000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,85400,81900,86600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,87000,77000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,87400,71400,88600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,87000,56000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,87400,54600,88600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,89000,56000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,89400,54600,90600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,87000,102000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,87200,91300,88400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,89000,77000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,89400,76700,90600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,91000,56000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,91400,55500,92600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "51000,85000,102000,93000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "3000,71000,91000,79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "Verdana,9,1"
)
xt "2600,78900,8100,79800"
st "AD_DA_test"
blo "2600,79600"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "Verdana,9,1"
)
xt "2600,80100,15100,81000"
st "adc1801Controller_tester"
blo "2600,80800"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "Verdana,9,1"
)
xt "2600,81300,7400,82500"
st "I_tester"
blo "2600,82300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
)
xt "3000,83400,32800,87000"
st "clockFrequency    = clockFrequency       ( real     )  
samplingFrequency = samplingFrequency    ( real     )  
adcBitNb          = adcBitNb             ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 6959,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,77250,4750,78750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 3544,0
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 17,0
)
declText (MLText
uid 3545,0
va (VaSet
isHidden 1
)
xt "0,0,16300,1200"
st "SIGNAL reset    : std_ulogic
"
)
)
*17 (Net
uid 3552,0
decl (Decl
n "clock"
t "std_ulogic"
o 11
suid 18,0
)
declText (MLText
uid 3553,0
va (VaSet
isHidden 1
)
xt "0,0,16400,1200"
st "SIGNAL clock    : std_ulogic
"
)
)
*18 (Net
uid 7707,0
decl (Decl
n "SCKI"
t "std_ulogic"
o 1
suid 79,0
)
declText (MLText
uid 7708,0
va (VaSet
isHidden 1
)
xt "0,0,16700,1200"
st "SIGNAL SCKI     : std_ulogic
"
)
)
*19 (Net
uid 7805,0
decl (Decl
n "BYPAS"
t "std_ulogic"
o 3
suid 83,0
)
declText (MLText
uid 7806,0
va (VaSet
isHidden 1
)
xt "0,0,17300,1200"
st "SIGNAL BYPAS    : std_ulogic
"
)
)
*20 (Net
uid 7823,0
decl (Decl
n "FMT"
t "std_ulogic"
o 5
suid 86,0
)
declText (MLText
uid 7824,0
va (VaSet
isHidden 1
)
xt "0,0,16500,1200"
st "SIGNAL FMT      : std_ulogic
"
)
)
*21 (Net
uid 7835,0
decl (Decl
n "sampleEn"
t "std_ulogic"
o 13
suid 88,0
)
declText (MLText
uid 7836,0
va (VaSet
isHidden 1
)
xt "0,0,17700,1200"
st "SIGNAL sampleEn : std_ulogic
"
)
)
*22 (Net
uid 7843,0
decl (Decl
n "sampleR"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 15
suid 89,0
)
declText (MLText
uid 7844,0
va (VaSet
isHidden 1
)
xt "0,0,29100,1200"
st "SIGNAL sampleR  : signed(adcBitNb-1 DOWNTO 0)
"
)
)
*23 (Net
uid 7851,0
decl (Decl
n "sampleL"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 14
suid 90,0
)
declText (MLText
uid 7852,0
va (VaSet
isHidden 1
)
xt "0,0,29000,1200"
st "SIGNAL sampleL  : signed(adcBitNb-1 DOWNTO 0)
"
)
)
*24 (Net
uid 9098,0
decl (Decl
n "VINL"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 91,0
)
declText (MLText
uid 9099,0
va (VaSet
isHidden 1
)
xt "0,0,28400,1200"
st "SIGNAL VINL     : signed(adcBitNb-1 DOWNTO 0)
"
)
)
*25 (Net
uid 9100,0
decl (Decl
n "VINR"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 8
suid 92,0
)
declText (MLText
uid 9101,0
va (VaSet
isHidden 1
)
xt "0,0,28500,1200"
st "SIGNAL VINR     : signed(adcBitNb-1 DOWNTO 0)
"
)
)
*26 (Net
uid 9112,0
decl (Decl
n "VREF1"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 9
suid 94,0
)
declText (MLText
uid 9113,0
va (VaSet
isHidden 1
)
xt "0,0,28900,1200"
st "SIGNAL VREF1    : signed(adcBitNb-1 DOWNTO 0)
"
)
)
*27 (Net
uid 9120,0
decl (Decl
n "VREF2"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 10
suid 95,0
)
declText (MLText
uid 9121,0
va (VaSet
isHidden 1
)
xt "0,0,28900,1200"
st "SIGNAL VREF2    : signed(adcBitNb-1 DOWNTO 0)
"
)
)
*28 (SaComponent
uid 9234,0
optionalChildren [
*29 (CptPort
uid 9194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,40625,27000,41375"
)
tg (CPTG
uid 9196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9197,0
va (VaSet
)
xt "28000,40400,31400,41600"
st "VINL"
blo "28000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "VINL"
t "signed"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*30 (CptPort
uid 9198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,38625,43750,39375"
)
tg (CPTG
uid 9200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9201,0
va (VaSet
)
xt "38100,38400,42000,39600"
st "DOUT"
ju 2
blo "42000,39400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT"
t "std_ulogic"
o 6
suid 5,0
)
)
)
*31 (CptPort
uid 9202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9203,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,40625,43750,41375"
)
tg (CPTG
uid 9204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9205,0
va (VaSet
)
xt "38500,40400,42000,41600"
st "LRCK"
ju 2
blo "42000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "LRCK"
t "std_ulogic"
o 8
suid 8,0
)
)
)
*32 (CptPort
uid 9206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9207,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,46625,43750,47375"
)
tg (CPTG
uid 9208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9209,0
va (VaSet
)
xt "38600,46250,42900,47450"
st "BYPAS"
ju 2
blo "42900,47250"
)
)
thePort (LogicalPort
decl (Decl
n "BYPAS"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*33 (CptPort
uid 9210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9211,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,42625,43750,43375"
)
tg (CPTG
uid 9212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9213,0
va (VaSet
)
xt "39100,42400,42000,43600"
st "BCK"
ju 2
blo "42000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "BCK"
t "std_ulogic"
o 7
suid 20,0
)
)
)
*34 (CptPort
uid 9214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,42625,27000,43375"
)
tg (CPTG
uid 9216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9217,0
va (VaSet
)
xt "28000,42400,31500,43600"
st "VINR"
blo "28000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "VINR"
t "signed"
b "(15 DOWNTO 0)"
o 5
suid 30,0
)
)
)
*35 (CptPort
uid 9218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,36625,43750,37375"
)
tg (CPTG
uid 9220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9221,0
va (VaSet
)
xt "38600,36400,42000,37600"
st "SCKI"
ju 2
blo "42000,37400"
)
)
thePort (LogicalPort
decl (Decl
n "SCKI"
t "std_ulogic"
o 3
suid 32,0
)
)
)
*36 (CptPort
uid 9222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9223,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,50625,43750,51375"
)
tg (CPTG
uid 9224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9225,0
va (VaSet
)
xt "39100,50400,42000,51600"
st "FMT"
ju 2
blo "42000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "FMT"
t "std_ulogic"
o 2
suid 33,0
)
)
)
*37 (CptPort
uid 9226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,46625,27000,47375"
)
tg (CPTG
uid 9228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9229,0
va (VaSet
font "Verdana,8,0"
)
xt "28000,46500,31100,47500"
st "VREF1"
blo "28000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "VREF1"
t "signed"
b "(15 DOWNTO 0)"
o 9
suid 38,0
)
)
)
*38 (CptPort
uid 9230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,48625,27000,49375"
)
tg (CPTG
uid 9232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9233,0
va (VaSet
font "Verdana,8,0"
)
xt "28000,48500,31100,49500"
st "VREF2"
blo "28000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "VREF2"
t "signed"
b "(15 DOWNTO 0)"
o 10
suid 39,0
)
)
)
]
shape (Rectangle
uid 9235,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,33000,43000,59000"
)
oxt "38000,5000,54000,31000"
ttg (MlTextGroup
uid 9236,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 9237,0
va (VaSet
font "Verdana,9,1"
)
xt "26950,59000,34450,60200"
st "AD_DA_test"
blo "26950,60000"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 9238,0
va (VaSet
font "Verdana,9,1"
)
xt "26950,60200,31650,61400"
st "adc1801"
blo "26950,61200"
tm "CptNameMgr"
)
*41 (Text
uid 9239,0
va (VaSet
font "Verdana,9,1"
)
xt "26950,61400,30750,62600"
st "I_ADC"
blo "26950,62400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9240,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9241,0
text (MLText
uid 9242,0
va (VaSet
)
xt "27000,62400,46800,63600"
st "adcBitNb = adcBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 9243,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,57250,28750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*42 (Net
uid 9305,0
decl (Decl
n "DOUT"
t "std_ulogic"
o 4
suid 96,0
)
declText (MLText
uid 9306,0
va (VaSet
isHidden 1
)
xt "0,0,17200,1200"
st "SIGNAL DOUT     : std_ulogic
"
)
)
*43 (Net
uid 9311,0
decl (Decl
n "LRCK"
t "std_ulogic"
o 6
suid 97,0
)
declText (MLText
uid 9312,0
va (VaSet
isHidden 1
)
xt "0,0,16800,1200"
st "SIGNAL LRCK     : std_ulogic
"
)
)
*44 (Net
uid 9317,0
decl (Decl
n "BCK"
t "std_ulogic"
o 2
suid 98,0
)
declText (MLText
uid 9318,0
va (VaSet
isHidden 1
)
xt "0,0,16500,1200"
st "SIGNAL BCK      : std_ulogic
"
)
)
*45 (SaComponent
uid 9414,0
optionalChildren [
*46 (CptPort
uid 9370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9371,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,40625,59000,41375"
)
tg (CPTG
uid 9372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9373,0
va (VaSet
)
xt "60000,40400,63500,41600"
st "LRCK"
blo "60000,41400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LRCK"
t "std_ulogic"
o 7
suid 2,0
)
)
)
*47 (CptPort
uid 9374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9375,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,46625,59000,47375"
)
tg (CPTG
uid 9376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9377,0
va (VaSet
)
xt "59100,46250,63400,47450"
st "BYPAS"
blo "59100,47250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BYPAS"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*48 (CptPort
uid 9378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9379,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,42625,59000,43375"
)
tg (CPTG
uid 9380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9381,0
va (VaSet
)
xt "60000,42400,62900,43600"
st "BCK"
blo "60000,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BCK"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*49 (CptPort
uid 9382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9383,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,50625,59000,51375"
)
tg (CPTG
uid 9384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9385,0
va (VaSet
)
xt "59300,50250,62200,51450"
st "FMT"
blo "59300,51250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "FMT"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*50 (CptPort
uid 9386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,38625,59000,39375"
)
tg (CPTG
uid 9388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9389,0
va (VaSet
)
xt "60000,38400,62800,39600"
st "DIN"
blo "60000,39400"
)
)
thePort (LogicalPort
decl (Decl
n "DIN"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*51 (CptPort
uid 9390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,58625,59000,59375"
)
tg (CPTG
uid 9392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9393,0
va (VaSet
)
xt "59550,58250,62950,59450"
st "clock"
blo "59550,59250"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 15,0
)
)
)
*52 (CptPort
uid 9394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,60625,59000,61375"
)
tg (CPTG
uid 9396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9397,0
va (VaSet
)
xt "59600,60250,62900,61450"
st "reset"
blo "59600,61250"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 16,0
)
)
)
*53 (CptPort
uid 9398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,42625,75750,43375"
)
tg (CPTG
uid 9400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9401,0
va (VaSet
)
xt "69200,42250,74800,43450"
st "sampleEn"
ju 2
blo "74800,43250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sampleEn"
t "std_ulogic"
o 9
suid 18,0
)
)
)
*54 (CptPort
uid 9402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9403,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,36625,59000,37375"
)
tg (CPTG
uid 9404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9405,0
va (VaSet
)
xt "59300,36250,62700,37450"
st "SCKI"
blo "59300,37250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCKI"
t "std_ulogic"
o 8
suid 19,0
)
)
)
*55 (CptPort
uid 9406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,38625,75750,39375"
)
tg (CPTG
uid 9408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9409,0
va (VaSet
)
xt "69750,38250,74750,39450"
st "sampleR"
ju 2
blo "74750,39250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sampleR"
t "signed"
b "(adcBitNb-1 downto 0)"
o 11
suid 39,0
)
)
)
*56 (CptPort
uid 9410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,36625,75750,37375"
)
tg (CPTG
uid 9412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9413,0
va (VaSet
)
xt "69800,36250,74700,37450"
st "sampleL"
ju 2
blo "74700,37250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sampleL"
t "signed"
b "(adcBitNb-1 downto 0)"
o 10
suid 40,0
)
)
)
]
shape (Rectangle
uid 9415,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,33000,75000,63000"
)
oxt "53000,10000,69000,40000"
ttg (MlTextGroup
uid 9416,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 9417,0
va (VaSet
font "Verdana,9,1"
)
xt "59200,63000,63400,64200"
st "AD_DA"
blo "59200,64000"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 9418,0
va (VaSet
font "Verdana,9,1"
)
xt "59200,64200,69400,65400"
st "adc1801Controller"
blo "59200,65200"
tm "CptNameMgr"
)
*59 (Text
uid 9419,0
va (VaSet
font "Verdana,9,1"
)
xt "59200,65400,62900,66600"
st "I_DUT"
blo "59200,66400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9420,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9421,0
text (MLText
uid 9422,0
va (VaSet
)
xt "59000,66400,88800,74800"
st "adcBitNb          = adcBitNb             ( positive )  
clockFrequency    = clockFrequency       ( real     )  
samplingFrequency = samplingFrequency    ( real     )  
inputOffset       = inputOffset          ( integer  )  
inputShiftBitNb   = inputShiftBitNb      ( natural  )  
ddsBitNb          = ddsBitNb             ( positive )  
ddsStep           = ddsStep              ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "samplingFrequency"
)
(GiElement
name "inputOffset"
type "integer"
value "inputOffset"
)
(GiElement
name "inputShiftBitNb"
type "natural"
value "inputShiftBitNb"
)
(GiElement
name "ddsBitNb"
type "positive"
value "ddsBitNb"
)
(GiElement
name "ddsStep"
type "positive"
value "ddsStep"
)
]
)
viewicon (ZoomableIcon
uid 9423,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,61250,60750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*60 (Wire
uid 3546,0
shape (OrthoPolyLine
uid 3547,0
va (VaSet
vasetType 3
)
xt "57000,61000,58250,71000"
pts [
"58250,61000"
"57000,61000"
"57000,71000"
]
)
start &52
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3551,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,59600,59100,61000"
st "reset"
blo "55000,60800"
tm "WireNameMgr"
)
)
on &16
)
*61 (Wire
uid 3554,0
shape (OrthoPolyLine
uid 3555,0
va (VaSet
vasetType 3
)
xt "55000,59000,58250,71000"
pts [
"58250,59000"
"55000,59000"
"55000,71000"
]
)
start &51
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3559,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,57600,58800,59000"
st "clock"
blo "55000,58800"
tm "WireNameMgr"
)
)
on &17
)
*62 (Wire
uid 7438,0
shape (OrthoPolyLine
uid 7439,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,43000,26250,71000"
pts [
"26250,43000"
"13000,43000"
"13000,71000"
]
)
start &34
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7443,0
va (VaSet
font "Verdana,12,0"
)
xt "20250,41600,24050,43000"
st "VINR"
blo "20250,42800"
tm "WireNameMgr"
)
)
on &25
)
*63 (Wire
uid 7446,0
shape (OrthoPolyLine
uid 7447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,41000,26250,71000"
pts [
"26250,41000"
"11000,41000"
"11000,71000"
]
)
start &29
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7451,0
va (VaSet
font "Verdana,12,0"
)
xt "20250,39600,23950,41000"
st "VINL"
blo "20250,40800"
tm "WireNameMgr"
)
)
on &24
)
*64 (Wire
uid 7709,0
shape (OrthoPolyLine
uid 7710,0
va (VaSet
vasetType 3
)
xt "43750,37000,58250,37000"
pts [
"43750,37000"
"58250,37000"
]
)
start &35
end &54
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7714,0
va (VaSet
font "Verdana,12,0"
)
xt "47000,35600,50800,37000"
st "SCKI"
blo "47000,36800"
tm "WireNameMgr"
)
)
on &18
)
*65 (Wire
uid 7807,0
shape (OrthoPolyLine
uid 7808,0
va (VaSet
vasetType 3
)
xt "43750,47000,58250,47000"
pts [
"43750,47000"
"58250,47000"
]
)
start &32
end &47
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7810,0
va (VaSet
font "Verdana,12,0"
)
xt "47000,45600,51700,47000"
st "BYPAS"
blo "47000,46800"
tm "WireNameMgr"
)
)
on &19
)
*66 (Wire
uid 7825,0
shape (OrthoPolyLine
uid 7826,0
va (VaSet
vasetType 3
)
xt "43750,51000,58250,51000"
pts [
"43750,51000"
"58250,51000"
]
)
start &36
end &49
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7828,0
va (VaSet
font "Verdana,12,0"
)
xt "47000,49600,50200,51000"
st "FMT"
blo "47000,50800"
tm "WireNameMgr"
)
)
on &20
)
*67 (Wire
uid 7837,0
shape (OrthoPolyLine
uid 7838,0
va (VaSet
vasetType 3
)
xt "75750,43000,79000,71000"
pts [
"75750,43000"
"79000,43000"
"79000,71000"
]
)
start &53
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 7841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7842,0
va (VaSet
font "Verdana,12,0"
)
xt "77750,41600,84650,43000"
st "sampleEn"
blo "77750,42800"
tm "WireNameMgr"
)
)
on &21
)
*68 (Wire
uid 7845,0
shape (OrthoPolyLine
uid 7846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,39000,81000,71000"
pts [
"75750,39000"
"81000,39000"
"81000,71000"
]
)
start &55
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 7849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7850,0
va (VaSet
font "Verdana,12,0"
)
xt "77750,37600,83850,39000"
st "sampleR"
blo "77750,38800"
tm "WireNameMgr"
)
)
on &22
)
*69 (Wire
uid 7853,0
shape (OrthoPolyLine
uid 7854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,37000,83000,71000"
pts [
"75750,37000"
"83000,37000"
"83000,71000"
]
)
start &56
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 7857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7858,0
va (VaSet
font "Verdana,12,0"
)
xt "77750,35600,83750,37000"
st "sampleL"
blo "77750,36800"
tm "WireNameMgr"
)
)
on &23
)
*70 (Wire
uid 9114,0
shape (OrthoPolyLine
uid 9115,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,47000,26250,71000"
pts [
"15000,71000"
"15000,47000"
"26250,47000"
]
)
start &12
end &37
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9119,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,45600,23700,47000"
st "VREF1"
blo "19000,46800"
tm "WireNameMgr"
)
)
on &26
)
*71 (Wire
uid 9122,0
shape (OrthoPolyLine
uid 9123,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,49000,26250,71000"
pts [
"17000,71000"
"17000,49000"
"26250,49000"
]
)
start &12
end &38
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 9126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9127,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,47600,23700,49000"
st "VREF2"
blo "19000,48800"
tm "WireNameMgr"
)
)
on &27
)
*72 (Wire
uid 9307,0
shape (OrthoPolyLine
uid 9308,0
va (VaSet
vasetType 3
)
xt "43750,39000,58250,39000"
pts [
"43750,39000"
"58250,39000"
]
)
start &30
end &50
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 9309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9310,0
va (VaSet
font "Verdana,12,0"
)
xt "45750,37600,50050,39000"
st "DOUT"
blo "45750,38800"
tm "WireNameMgr"
)
)
on &42
)
*73 (Wire
uid 9313,0
shape (OrthoPolyLine
uid 9314,0
va (VaSet
vasetType 3
)
xt "43750,41000,58250,41000"
pts [
"43750,41000"
"58250,41000"
]
)
start &31
end &46
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 9315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9316,0
va (VaSet
font "Verdana,12,0"
)
xt "45750,39600,49750,41000"
st "LRCK"
blo "45750,40800"
tm "WireNameMgr"
)
)
on &43
)
*74 (Wire
uid 9319,0
shape (OrthoPolyLine
uid 9320,0
va (VaSet
vasetType 3
)
xt "43750,43000,58250,43000"
pts [
"43750,43000"
"58250,43000"
]
)
start &33
end &48
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 9321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9322,0
va (VaSet
font "Verdana,12,0"
)
xt "45750,41600,49050,43000"
st "BCK"
blo "45750,42800"
tm "WireNameMgr"
)
)
on &44
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *75 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 1297,0
va (VaSet
font "Verdana,9,1"
)
xt "-7000,19600,600,20800"
st "Package List"
blo "-7000,20600"
)
*77 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,20800,10500,24400"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*79 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*80 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*81 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*82 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*83 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*84 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1681,960"
viewArea "-4300,20000,106128,81104"
cachedDiagramExtent "-7000,0,102000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 9479,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,12,0"
)
xt "200,200,3700,1600"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "150,900,4150,2100"
st "Panel0"
blo "150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1500,2550,6900,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*86 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*87 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1500,4950,4000,6150"
st "U_0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-100,3000,5600,4400"
st "Library"
blo "-100,4200"
)
*89 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-100,4400,11600,5800"
st "MWComponent"
blo "-100,5600"
)
*90 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-100,5800,3600,7200"
st "U_0"
blo "-100,7000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,2550,5350,3950"
st "Library"
blo "-350,3750"
tm "BdLibraryNameMgr"
)
*92 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,3950,10550,5350"
st "SaComponent"
blo "-350,5150"
tm "CptNameMgr"
)
*93 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,5350,3350,6750"
st "U_0"
blo "-350,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,2550,4850,3950"
st "Library"
blo "-850,3750"
)
*95 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,3950,11250,5350"
st "VhdlComponent"
blo "-850,5150"
)
*96 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,5350,2850,6750"
st "U_0"
blo "-850,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,2550,4100,3950"
st "Library"
blo "-1600,3750"
)
*98 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,3950,12300,5350"
st "VerilogComponent"
blo "-1600,5150"
)
*99 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,5350,2100,6750"
st "U_0"
blo "-1600,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2950,3400,5350,4600"
st "eb1"
blo "2950,4400"
tm "HdlTextNameMgr"
)
*101 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2950,4600,4150,5800"
st "1"
blo "2950,5600"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5900,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,1800,2800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,9600,2400"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1500,15550,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*103 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1500,9200,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*105 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,3400,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,3400,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,25800,-1600,26800"
st "Declarations"
blo "-7000,26600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,27000,-4300,28000"
st "Ports:"
blo "-7000,27800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,26800,-3200,27800"
st "Pre User:"
blo "-7000,27600"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,27800,24700,39800"
st "constant clockFrequency: real := 106.25E6;
constant samplingFrequency: real := 48.0E3;

constant adcBitNb: positive := 16;
constant inputOffset: integer := 0;
constant inputShiftBitNb: natural := 0;
constant ddsBitNb: positive := 7;
constant ddsStep: positive := 22;
--Tscki = Tclk/ddsStep*(2^ddsBitNb - 1)
--nb Tscki per sample = 8Tscki/BCK*48BCK/Sample"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,27000,100,28000"
st "Diagram Signals:"
blo "-7000,27800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,27000,-2300,28000"
st "Post User:"
blo "-7000,27800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 98,0
usingSuid 1
emptyRow *106 (LEmptyRow
)
uid 3310,0
optionalChildren [
*107 (RefLabelRowHdr
)
*108 (TitleRowHdr
)
*109 (FilterRowHdr
)
*110 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*111 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*112 (GroupColHdr
tm "GroupColHdrMgr"
)
*113 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*114 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*115 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*116 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*117 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*118 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 17,0
)
)
uid 3600,0
)
*120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 11
suid 18,0
)
)
uid 3602,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCKI"
t "std_ulogic"
o 1
suid 79,0
)
)
uid 7991,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BYPAS"
t "std_ulogic"
o 3
suid 83,0
)
)
uid 7999,0
)
*123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "FMT"
t "std_ulogic"
o 5
suid 86,0
)
)
uid 8005,0
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sampleEn"
t "std_ulogic"
o 13
suid 88,0
)
)
uid 8009,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sampleR"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 15
suid 89,0
)
)
uid 8011,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sampleL"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 14
suid 90,0
)
)
uid 8013,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINL"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 91,0
)
)
uid 9244,0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINR"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 8
suid 92,0
)
)
uid 9246,0
)
*129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VREF1"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 9
suid 94,0
)
)
uid 9248,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VREF2"
t "signed"
b "(adcBitNb-1 DOWNTO 0)"
o 10
suid 95,0
)
)
uid 9250,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DOUT"
t "std_ulogic"
o 4
suid 96,0
)
)
uid 9323,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LRCK"
t "std_ulogic"
o 6
suid 97,0
)
)
uid 9325,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BCK"
t "std_ulogic"
o 2
suid 98,0
)
)
uid 9327,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*134 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *135 (MRCItem
litem &106
pos 15
dimension 20
)
uid 3325,0
optionalChildren [
*136 (MRCItem
litem &107
pos 0
dimension 20
uid 3326,0
)
*137 (MRCItem
litem &108
pos 1
dimension 23
uid 3327,0
)
*138 (MRCItem
litem &109
pos 2
hidden 1
dimension 20
uid 3328,0
)
*139 (MRCItem
litem &119
pos 8
dimension 20
uid 3601,0
)
*140 (MRCItem
litem &120
pos 7
dimension 20
uid 3603,0
)
*141 (MRCItem
litem &121
pos 0
dimension 20
uid 7992,0
)
*142 (MRCItem
litem &122
pos 1
dimension 20
uid 8000,0
)
*143 (MRCItem
litem &123
pos 2
dimension 20
uid 8006,0
)
*144 (MRCItem
litem &124
pos 9
dimension 20
uid 8010,0
)
*145 (MRCItem
litem &125
pos 11
dimension 20
uid 8012,0
)
*146 (MRCItem
litem &126
pos 10
dimension 20
uid 8014,0
)
*147 (MRCItem
litem &127
pos 3
dimension 20
uid 9245,0
)
*148 (MRCItem
litem &128
pos 4
dimension 20
uid 9247,0
)
*149 (MRCItem
litem &129
pos 5
dimension 20
uid 9249,0
)
*150 (MRCItem
litem &130
pos 6
dimension 20
uid 9251,0
)
*151 (MRCItem
litem &131
pos 12
dimension 20
uid 9324,0
)
*152 (MRCItem
litem &132
pos 13
dimension 20
uid 9326,0
)
*153 (MRCItem
litem &133
pos 14
dimension 20
uid 9328,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*154 (MRCItem
litem &110
pos 0
dimension 20
uid 3330,0
)
*155 (MRCItem
litem &112
pos 1
dimension 50
uid 3331,0
)
*156 (MRCItem
litem &113
pos 2
dimension 100
uid 3332,0
)
*157 (MRCItem
litem &114
pos 3
dimension 50
uid 3333,0
)
*158 (MRCItem
litem &115
pos 4
dimension 100
uid 3334,0
)
*159 (MRCItem
litem &116
pos 5
dimension 100
uid 3335,0
)
*160 (MRCItem
litem &117
pos 6
dimension 50
uid 3336,0
)
*161 (MRCItem
litem &118
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *162 (LEmptyRow
)
uid 3339,0
optionalChildren [
*163 (RefLabelRowHdr
)
*164 (TitleRowHdr
)
*165 (FilterRowHdr
)
*166 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*167 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*168 (GroupColHdr
tm "GroupColHdrMgr"
)
*169 (NameColHdr
tm "GenericNameColHdrMgr"
)
*170 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*171 (InitColHdr
tm "GenericValueColHdrMgr"
)
*172 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*173 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*174 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *175 (MRCItem
litem &162
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*176 (MRCItem
litem &163
pos 0
dimension 20
uid 3354,0
)
*177 (MRCItem
litem &164
pos 1
dimension 23
uid 3355,0
)
*178 (MRCItem
litem &165
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*179 (MRCItem
litem &166
pos 0
dimension 20
uid 3358,0
)
*180 (MRCItem
litem &168
pos 1
dimension 50
uid 3359,0
)
*181 (MRCItem
litem &169
pos 2
dimension 100
uid 3360,0
)
*182 (MRCItem
litem &170
pos 3
dimension 100
uid 3361,0
)
*183 (MRCItem
litem &171
pos 4
dimension 50
uid 3362,0
)
*184 (MRCItem
litem &172
pos 5
dimension 50
uid 3363,0
)
*185 (MRCItem
litem &173
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
