INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_8/ex_3/ex_3.srcs/sources_1/new/p_s_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_s_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_8/ex_3/ex_3.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
