

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_softmax_loop_0'
================================================================
* Date:           Sat Sep 27 10:30:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- softmax_loop_0  |     1024|     1024|         3|          1|          1|  1023|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1"   --->   Operation 6 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 9 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 1, i11 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [activation_accelerator.cpp:240]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.94ns)   --->   "%icmp_ln240 = icmp_eq  i11 %i_2, i11 1024" [activation_accelerator.cpp:240]   --->   Operation 14 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1023, i64 1023, i64 1023"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.body.split, void %for.end.exitStub" [activation_accelerator.cpp:240]   --->   Operation 16 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i11 %i_2" [activation_accelerator.cpp:240]   --->   Operation 17 'zext' 'zext_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln240" [activation_accelerator.cpp:242]   --->   Operation 18 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%max_val_2 = load i10 %xt_addr" [activation_accelerator.cpp:242]   --->   Operation 19 'load' 'max_val_2' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln240 = add i11 %i_2, i11 1" [activation_accelerator.cpp:240]   --->   Operation 20 'add' 'add_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln240 = store i11 %add_ln240, i11 %i" [activation_accelerator.cpp:240]   --->   Operation 21 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%max_val_1_load_1 = load i32 %max_val_1" [activation_accelerator.cpp:242]   --->   Operation 22 'load' 'max_val_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%max_val_2 = load i10 %xt_addr" [activation_accelerator.cpp:242]   --->   Operation 23 'load' 'max_val_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:242]   --->   Operation 24 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%max_val_1_load = load i32 %max_val_1"   --->   Operation 45 'load' 'max_val_1_load' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_1_out, i32 %max_val_1_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:241]   --->   Operation 25 'specpipeline' 'specpipeline_ln241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [activation_accelerator.cpp:240]   --->   Operation 26 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln242 = bitcast i32 %max_val_2" [activation_accelerator.cpp:242]   --->   Operation 27 'bitcast' 'bitcast_ln242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln242, i32 23, i32 30" [activation_accelerator.cpp:242]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i32 %bitcast_ln242" [activation_accelerator.cpp:242]   --->   Operation 29 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln242_1 = bitcast i32 %max_val_1_load_1" [activation_accelerator.cpp:242]   --->   Operation 30 'bitcast' 'bitcast_ln242_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln242_1, i32 23, i32 30" [activation_accelerator.cpp:242]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln242_1 = trunc i32 %bitcast_ln242_1" [activation_accelerator.cpp:242]   --->   Operation 32 'trunc' 'trunc_ln242_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.84ns)   --->   "%icmp_ln242 = icmp_ne  i8 %tmp_1, i8 255" [activation_accelerator.cpp:242]   --->   Operation 33 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.05ns)   --->   "%icmp_ln242_1 = icmp_eq  i23 %trunc_ln242, i23 0" [activation_accelerator.cpp:242]   --->   Operation 34 'icmp' 'icmp_ln242_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_1)   --->   "%or_ln242 = or i1 %icmp_ln242_1, i1 %icmp_ln242" [activation_accelerator.cpp:242]   --->   Operation 35 'or' 'or_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln242_2 = icmp_ne  i8 %tmp_2, i8 255" [activation_accelerator.cpp:242]   --->   Operation 36 'icmp' 'icmp_ln242_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.05ns)   --->   "%icmp_ln242_3 = icmp_eq  i23 %trunc_ln242_1, i23 0" [activation_accelerator.cpp:242]   --->   Operation 37 'icmp' 'icmp_ln242_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_1)   --->   "%or_ln242_1 = or i1 %icmp_ln242_3, i1 %icmp_ln242_2" [activation_accelerator.cpp:242]   --->   Operation 38 'or' 'or_ln242_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:242]   --->   Operation 39 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln242_1)   --->   "%and_ln242 = and i1 %tmp_3, i1 %or_ln242" [activation_accelerator.cpp:242]   --->   Operation 40 'and' 'and_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln242_1 = and i1 %and_ln242, i1 %or_ln242_1" [activation_accelerator.cpp:242]   --->   Operation 41 'and' 'and_ln242_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_3 = select i1 %and_ln242_1, i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:242]   --->   Operation 42 'select' 'max_val_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln240 = store i32 %max_val_3, i32 %max_val_1" [activation_accelerator.cpp:240]   --->   Operation 43 'store' 'store_ln240' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.body" [activation_accelerator.cpp:240]   --->   Operation 44 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:240) on local variable 'i' [12]  (0 ns)
	'getelementptr' operation ('xt_addr', activation_accelerator.cpp:242) [21]  (0 ns)
	'load' operation ('max_val', activation_accelerator.cpp:242) on array 'xt' [22]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('max_val', activation_accelerator.cpp:242) on array 'xt' [22]  (1.24 ns)
	'fcmp' operation ('tmp_3', activation_accelerator.cpp:242) [35]  (2.78 ns)

 <State 3>: 3.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', activation_accelerator.cpp:242) [35]  (2.78 ns)
	'and' operation ('and_ln242', activation_accelerator.cpp:242) [36]  (0 ns)
	'and' operation ('and_ln242_1', activation_accelerator.cpp:242) [37]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:242) [38]  (0.449 ns)
	'store' operation ('store_ln240', activation_accelerator.cpp:240) of variable 'max_val', activation_accelerator.cpp:242 on local variable 'max_val' [41]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
