/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [20:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  reg [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [23:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_14z;
  reg [9:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  reg [15:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[165] ? celloutsig_1_0z : in_data[174];
  assign celloutsig_0_6z = ~(celloutsig_0_1z[6] & celloutsig_0_4z[11]);
  assign celloutsig_0_7z = !(celloutsig_0_2z[2] ? celloutsig_0_4z[4] : celloutsig_0_4z[6]);
  assign celloutsig_0_34z = celloutsig_0_5z[2] | ~(celloutsig_0_31z[0]);
  assign celloutsig_0_25z = celloutsig_0_3z[2] | ~(celloutsig_0_1z[9]);
  assign celloutsig_0_2z = in_data[12:5] + { in_data[12:6], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z[2:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[36:17] / { 1'h1, in_data[48:32], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_5z[14:10], celloutsig_0_42z } / { 1'h1, celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_1_8z = { in_data[111:110], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z } / { 1'h1, in_data[139:126], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[15:2] == in_data[17:4];
  assign celloutsig_1_3z = { in_data[180:156], celloutsig_1_2z } >= { in_data[179:155], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_14z[2:0], celloutsig_0_8z } <= celloutsig_0_1z[18:15];
  assign celloutsig_1_6z = ! { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z[2:1], celloutsig_1_0z };
  assign celloutsig_0_9z = ! { celloutsig_0_5z[17:11], celloutsig_0_3z };
  assign celloutsig_0_21z = ! { in_data[30:25], celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[176:149] || in_data[155:128];
  assign celloutsig_0_8z = celloutsig_0_1z[17:0] || { in_data[56:40], celloutsig_0_6z };
  assign celloutsig_0_42z = celloutsig_0_40z[5:1] < { celloutsig_0_40z[4:1], celloutsig_0_38z };
  assign celloutsig_0_23z = celloutsig_0_1z[9:0] < { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_0_13z = celloutsig_0_6z & ~(celloutsig_0_8z);
  assign celloutsig_1_5z[2:1] = celloutsig_1_3z ? in_data[178:177] : { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_2z[7:4] != celloutsig_0_5z[5:2];
  assign celloutsig_0_19z = { in_data[54:52], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z } != { celloutsig_0_15z[5:4], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_5z = in_data[46:29] | { in_data[69:55], celloutsig_0_3z };
  assign celloutsig_0_31z = in_data[20:18] | { celloutsig_0_15z[4:3], celloutsig_0_20z };
  assign celloutsig_0_33z = celloutsig_0_24z[5:3] | { celloutsig_0_1z[4:3], celloutsig_0_23z };
  assign celloutsig_0_38z = & { celloutsig_0_34z, celloutsig_0_15z };
  assign celloutsig_1_2z = & { celloutsig_1_0z, in_data[119:111] };
  assign celloutsig_0_18z = celloutsig_0_12z[0] & celloutsig_0_0z;
  assign celloutsig_0_20z = ~^ { celloutsig_0_4z[0], celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_16z[7:5], celloutsig_1_6z } >> { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_4z[9:1], celloutsig_0_9z, celloutsig_0_2z } >> { celloutsig_0_5z[11:4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_4z = celloutsig_0_1z[12:1] << { in_data[23], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_5z[2:1], celloutsig_1_0z } << celloutsig_1_7z;
  assign celloutsig_0_3z = celloutsig_0_2z[4:2] <<< celloutsig_0_1z[7:5];
  assign celloutsig_0_27z = { celloutsig_0_5z[17:2], celloutsig_0_24z } <<< { celloutsig_0_24z[3], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_30z = { celloutsig_0_14z[4], celloutsig_0_25z, celloutsig_0_18z } <<< { celloutsig_0_12z[2:1], celloutsig_0_19z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_17z } - { in_data[169:168], celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_12z = { celloutsig_0_3z[1], celloutsig_0_10z, celloutsig_0_10z } - celloutsig_0_5z[17:15];
  assign celloutsig_0_40z = { celloutsig_0_30z[2:1], celloutsig_0_21z, celloutsig_0_33z } ~^ { celloutsig_0_27z[23:19], celloutsig_0_20z };
  assign celloutsig_0_15z = celloutsig_0_1z[17:11] ~^ { celloutsig_0_2z[3:1], celloutsig_0_6z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_16z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_16z = in_data[143:134];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_18z = celloutsig_1_8z;
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_14z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_24z = celloutsig_0_11z[16:9];
  assign celloutsig_1_5z[0] = celloutsig_1_0z;
  assign { out_data[143:128], out_data[103:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
