{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "cinnabon_qsys.qsys cinnabon_qsys.BAK.qsys " "Backing up file \"cinnabon_qsys.qsys\" to \"cinnabon_qsys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1581572985749 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "cinnabon_qsys/synthesis/cinnabon_qsys.v cinnabon_qsys.BAK.v " "Backing up file \"cinnabon_qsys/synthesis/cinnabon_qsys.v\" to \"cinnabon_qsys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1581572985793 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys cinnabon_qsys.qsys " "Started upgrading IP component Qsys with file \"cinnabon_qsys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1581572985794 ""}
{ "Info" "" "" "2020.02.13.00:49:56 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.02.13.00:49:56 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1581572996787 ""}
{ "Info" "" "" "2020.02.13.00:49:56 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.02.13.00:49:56 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1581572996809 ""}
{ "Info" "cinnabon_qsys_generation.rpt" "" "2020.02.13.00:50:04 Info: Saving generation log to D:/cinnabon/cinnabon_qsys" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Saving generation log to D:/cinnabon/cinnabon_qsys" 0 0 "Shell" 0 -1 1581573004549 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1581573004550 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: qsys-generate D:\\cinnabon\\cinnabon_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\cinnabon\\cinnabon_qsys\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.02.13.00:50:04 Info: qsys-generate D:\\cinnabon\\cinnabon_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\cinnabon\\cinnabon_qsys\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1581573004554 ""}
{ "Info" "cinnabon_qsys.qsys" "" "2020.02.13.00:50:04 Info: Loading cinnabon" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Loading cinnabon" 0 0 "Shell" 0 -1 1581573004587 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Reading input file" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Reading input file" 0 0 "Shell" 0 -1 1581573004756 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Adding altpll_0 \[altpll 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Adding altpll_0 \[altpll 19.1\]" 0 0 "Shell" 0 -1 1581573004760 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1581573004761 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Adding clk_50 \[clock_source 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Adding clk_50 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1581573004762 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing module clk_50" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1581573004763 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" 0 0 "Shell" 0 -1 1581573004763 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing module nco_ii_0" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing module nco_ii_0" 0 0 "Shell" 0 -1 1581573004764 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1581573004765 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1581573004765 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Adding pcie_ip \[altera_pcie_hard_ip 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Adding pcie_ip \[altera_pcie_hard_ip 19.1\]" 0 0 "Shell" 0 -1 1581573004766 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1581573004767 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Adding pio_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Adding pio_0 \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1581573004768 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing module pio_0" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1581573004769 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Adding sgdma \[altera_avalon_sgdma 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Adding sgdma \[altera_avalon_sgdma 19.1\]" 0 0 "Shell" 0 -1 1581573004777 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing module sgdma" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing module sgdma" 0 0 "Shell" 0 -1 1581573004778 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Building connections" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Building connections" 0 0 "Shell" 0 -1 1581573004778 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1581573004781 ""}
{ "Info" "" "" "2020.02.13.00:50:04 Info: Validating" {  } {  } 0 0 "2020.02.13.00:50:04 Info: Validating" 0 0 "Shell" 0 -1 1581573004783 ""}
{ "Info" "" "" "2020.02.13.00:50:05 Info: Done reading input file" {  } {  } 0 0 "2020.02.13.00:50:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1581573005457 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address" {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1581573006192 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1581573006192 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" 0 0 "Shell" 0 -1 1581573006192 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 19.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 19.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" 0 0 "Shell" 0 -1 1581573006193 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31" 0 0 "Shell" 0 -1 1581573006193 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1581573006193 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1581573006194 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1581573006194 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1581573006194 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1581573006194 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1581573006195 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1581573006195 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1581573006195 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006196 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006196 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006196 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006197 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006197 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006197 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006197 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006198 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006198 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006198 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006199 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006199 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006199 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006199 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006200 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006200 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006200 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006200 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006201 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006201 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1581573006201 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1581573006201 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1581573006201 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source" 0 0 "Shell" 0 -1 1581573006203 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573006203 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1581573006204 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1581573006204 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk" 0 0 "Shell" 0 -1 1581573006206 ""}
{ "Warning" "" "" "2020.02.13.00:50:06 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst" {  } {  } 0 0 "2020.02.13.00:50:06 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst" 0 0 "Shell" 0 -1 1581573006206 ""}
{ "Info" "" "" "2020.02.13.00:50:06 Info: cinnabon_qsys: Generating cinnabon_qsys \"cinnabon_qsys\" for SIM_VERILOG" {  } {  } 0 0 "2020.02.13.00:50:06 Info: cinnabon_qsys: Generating cinnabon_qsys \"cinnabon_qsys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1581573006685 ""}
{ "Info" "" "" "2020.02.13.00:50:13 Info: altpll_0: Generating Verilog simulation model" {  } {  } 0 0 "2020.02.13.00:50:13 Info: altpll_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1581573013044 ""}
{ "Warning" "" "" "2020.02.13.00:50:23 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2020.02.13.00:50:23 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1581573023156 ""}
{ "Info" "" "" "2020.02.13.00:50:23 Info: altpll_0: Generated simulation model cinnabon_qsys_altpll_0.vo" {  } {  } 0 0 "2020.02.13.00:50:23 Info: altpll_0: Generated simulation model cinnabon_qsys_altpll_0.vo" 0 0 "Shell" 0 -1 1581573023172 ""}
{ "Info" "" "" "2020.02.13.00:50:23 Info: altpll_0: \"cinnabon_qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2020.02.13.00:50:23 Info: altpll_0: \"cinnabon_qsys\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1581573023174 ""}
{ "Info" "" "" "2020.02.13.00:50:23 Info: nco_ii_0: \"cinnabon_qsys\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 0 "2020.02.13.00:50:23 Info: nco_ii_0: \"cinnabon_qsys\" instantiated altera_nco_ii \"nco_ii_0\"" 0 0 "Shell" 0 -1 1581573023796 ""}
{ "Info" "" "" "2020.02.13.00:50:23 Info: onchip_memory: Starting RTL generation for module 'cinnabon_qsys_onchip_memory'" {  } {  } 0 0 "2020.02.13.00:50:23 Info: onchip_memory: Starting RTL generation for module 'cinnabon_qsys_onchip_memory'" 0 0 "Shell" 0 -1 1581573023883 ""}
{ "Info" "  ]" "" "2020.02.13.00:50:23 Info: onchip_memory:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cinnabon_qsys_onchip_memory --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen//cinnabon_qsys_onchip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen" {  } {  } 0 0 "2020.02.13.00:50:23 Info: onchip_memory:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cinnabon_qsys_onchip_memory --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen//cinnabon_qsys_onchip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen" 0 0 "Shell" 0 -1 1581573023883 ""}
{ "Info" "" "" "2020.02.13.00:50:25 Info: onchip_memory: Done RTL generation for module 'cinnabon_qsys_onchip_memory'" {  } {  } 0 0 "2020.02.13.00:50:25 Info: onchip_memory: Done RTL generation for module 'cinnabon_qsys_onchip_memory'" 0 0 "Shell" 0 -1 1581573025149 ""}
{ "Info" "" "" "2020.02.13.00:50:25 Info: onchip_memory: \"cinnabon_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 0 "2020.02.13.00:50:25 Info: onchip_memory: \"cinnabon_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" 0 0 "Shell" 0 -1 1581573025165 ""}
{ "Info" "" "" "2020.02.13.00:50:25 Info: pcie_ip: \"cinnabon_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" {  } {  } 0 0 "2020.02.13.00:50:25 Info: pcie_ip: \"cinnabon_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" 0 0 "Shell" 0 -1 1581573025622 ""}
{ "Info" "" "" "2020.02.13.00:50:25 Info: pio_0: Starting RTL generation for module 'cinnabon_qsys_pio_0'" {  } {  } 0 0 "2020.02.13.00:50:25 Info: pio_0: Starting RTL generation for module 'cinnabon_qsys_pio_0'" 0 0 "Shell" 0 -1 1581573025669 ""}
{ "Info" "  ]" "" "2020.02.13.00:50:25 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cinnabon_qsys_pio_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen//cinnabon_qsys_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen" {  } {  } 0 0 "2020.02.13.00:50:25 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cinnabon_qsys_pio_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen//cinnabon_qsys_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen" 0 0 "Shell" 0 -1 1581573025669 ""}
{ "Info" "" "" "2020.02.13.00:50:25 Info: pio_0: Done RTL generation for module 'cinnabon_qsys_pio_0'" {  } {  } 0 0 "2020.02.13.00:50:25 Info: pio_0: Done RTL generation for module 'cinnabon_qsys_pio_0'" 0 0 "Shell" 0 -1 1581573025875 ""}
{ "Info" "" "" "2020.02.13.00:50:25 Info: pio_0: \"cinnabon_qsys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2020.02.13.00:50:25 Info: pio_0: \"cinnabon_qsys\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1581573025885 ""}
{ "Info" "" "" "2020.02.13.00:50:25 Info: sgdma: Starting RTL generation for module 'cinnabon_qsys_sgdma'" {  } {  } 0 0 "2020.02.13.00:50:25 Info: sgdma: Starting RTL generation for module 'cinnabon_qsys_sgdma'" 0 0 "Shell" 0 -1 1581573025905 ""}
{ "Info" "  ]" "" "2020.02.13.00:50:25 Info: sgdma:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=cinnabon_qsys_sgdma --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen//cinnabon_qsys_sgdma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen" {  } {  } 0 0 "2020.02.13.00:50:25 Info: sgdma:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=cinnabon_qsys_sgdma --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen//cinnabon_qsys_sgdma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen" 0 0 "Shell" 0 -1 1581573025905 ""}
{ "Info" "" "" "2020.02.13.00:50:26 Info: sgdma: Done RTL generation for module 'cinnabon_qsys_sgdma'" {  } {  } 0 0 "2020.02.13.00:50:26 Info: sgdma: Done RTL generation for module 'cinnabon_qsys_sgdma'" 0 0 "Shell" 0 -1 1581573026670 ""}
{ "Info" "" "" "2020.02.13.00:50:26 Info: sgdma: \"cinnabon_qsys\" instantiated altera_avalon_sgdma \"sgdma\"" {  } {  } 0 0 "2020.02.13.00:50:26 Info: sgdma: \"cinnabon_qsys\" instantiated altera_avalon_sgdma \"sgdma\"" 0 0 "Shell" 0 -1 1581573026688 ""}
{ "Info" "" "" "2020.02.13.00:50:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573028696 ""}
{ "Info" "" "" "2020.02.13.00:50:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573028899 ""}
{ "Info" "" "" "2020.02.13.00:50:29 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:29 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573029100 ""}
{ "Info" "" "" "2020.02.13.00:50:30 Info: mm_interconnect_0: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.02.13.00:50:30 Info: mm_interconnect_0: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1581573030096 ""}
{ "Info" "" "" "2020.02.13.00:50:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573031013 ""}
{ "Info" "" "" "2020.02.13.00:50:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573031189 ""}
{ "Info" "" "" "2020.02.13.00:50:31 Info: mm_interconnect_1: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.02.13.00:50:31 Info: mm_interconnect_1: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1581573031784 ""}
{ "Info" "" "" "2020.02.13.00:50:31 Info: irq_mapper: \"cinnabon_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.02.13.00:50:31 Info: irq_mapper: \"cinnabon_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1581573031839 ""}
{ "Info" "" "" "2020.02.13.00:50:31 Info: rst_controller: \"cinnabon_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.02.13.00:50:31 Info: rst_controller: \"cinnabon_qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1581573031886 ""}
{ "Info" "" "" "2020.02.13.00:50:32 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 0 "2020.02.13.00:50:32 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" 0 0 "Shell" 0 -1 1581573032329 ""}
{ "Info" "" "" "2020.02.13.00:50:32 Info: altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2020.02.13.00:50:32 Info: altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1581573032588 ""}
{ "Info" "" "" "2020.02.13.00:50:32 Info: altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 0 "2020.02.13.00:50:32 Info: altgx_internal: Subprotocol: Gen 1-x1" 0 0 "Shell" 0 -1 1581573032588 ""}
{ "Error" "$output_file"\n    (procedure "my_generation_callback" line 73)\n    invoked from within\n"my_generation_callback"" "" "2020.02.13.00:50:32 Error: altgx_internal: error copying \"D:/intelfpga_lite/19.1/quartus/../ip/altera/ip_compiler_for_pci_express/lib/altpcie_serdes_3cgx_x1d_gen1_08p.v\": no such file or directory\n    while executing\n\"file copy -force \$source_file \$outdir" {  } {  } 0 0 "2020.02.13.00:50:32 Error: altgx_internal: error copying \"D:/intelfpga_lite/19.1/quartus/../ip/altera/ip_compiler_for_pci_express/lib/altpcie_serdes_3cgx_x1d_gen1_08p.v\": no such file or directory\n    while executing\n\"file copy -force \$source_file \$outdir" 0 0 "Shell" 0 -1 1581573032589 ""}
{ "Error" "cinnabon_qsys_pcie_ip_altgx_internal_inst.v|vhd|sv {SIMULATION SYNTHESIS}`)" "" "2020.02.13.00:50:32 Error: altgx_internal: Generation callback did not provide a top level file (expected `add_file \$output_dir" {  } {  } 0 0 "2020.02.13.00:50:32 Error: altgx_internal: Generation callback did not provide a top level file (expected `add_file \$output_dir" 0 0 "Shell" 0 -1 1581573032589 ""}
{ "Info" "" "" "2020.02.13.00:50:32 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 0 "2020.02.13.00:50:32 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" 0 0 "Shell" 0 -1 1581573032590 ""}
{ "Error" "" "" "2020.02.13.00:50:32 Error: Generation stopped, 85 or more modules remaining" {  } {  } 0 0 "2020.02.13.00:50:32 Error: Generation stopped, 85 or more modules remaining" 0 0 "Shell" 0 -1 1581573032590 ""}
{ "Info" "" "" "2020.02.13.00:50:32 Info: cinnabon_qsys: Done \"cinnabon_qsys\" with 47 modules, 79 files" {  } {  } 0 0 "2020.02.13.00:50:32 Info: cinnabon_qsys: Done \"cinnabon_qsys\" with 47 modules, 79 files" 0 0 "Shell" 0 -1 1581573032590 ""}
{ "Error" "" "" "2020.02.13.00:50:32 Error: qsys-generate failed with exit code 1: 3 Errors, 35 Warnings" {  } {  } 0 0 "2020.02.13.00:50:32 Error: qsys-generate failed with exit code 1: 3 Errors, 35 Warnings" 0 0 "Shell" 0 -1 1581573032795 ""}
{ "Info" "" "" "2020.02.13.00:50:32 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.02.13.00:50:32 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1581573032795 ""}
{ "Info" "" "" "2020.02.13.00:50:32 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.02.13.00:50:32 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1581573032795 ""}
{ "Info" " --use-relative-paths=true" "" "2020.02.13.00:50:32 Info: sim-script-gen --spd=D:\\cinnabon\\cinnabon_qsys\\cinnabon_qsys.spd --output-directory=D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:32 Info: sim-script-gen --spd=D:\\cinnabon\\cinnabon_qsys\\cinnabon_qsys.spd --output-directory=D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573032795 ""}
{ "Info" " --use-relative-paths=true" "" "2020.02.13.00:50:32 Info: Doing: ip-make-simscript --spd=D:\\cinnabon\\cinnabon_qsys\\cinnabon_qsys.spd --output-directory=D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:32 Info: Doing: ip-make-simscript --spd=D:\\cinnabon\\cinnabon_qsys\\cinnabon_qsys.spd --output-directory=D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573032798 ""}
{ "Info" " directory:" "" "2020.02.13.00:50:33 Info: Generating the following file(s) for MODELSIM simulator in D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:33 Info: Generating the following file(s) for MODELSIM simulator in D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573033627 ""}
{ "Info" "msim_setup.tcl" "" "2020.02.13.00:50:33 Info:     mentor" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     mentor" 0 0 "Shell" 0 -1 1581573033677 ""}
{ "Info" " directory:" "" "2020.02.13.00:50:33 Info: Generating the following file(s) for VCS simulator in D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:33 Info: Generating the following file(s) for VCS simulator in D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573033682 ""}
{ "Info" "vcs_setup.sh" "" "2020.02.13.00:50:33 Info:     synopsys/vcs" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1581573033714 ""}
{ "Info" " directory:" "" "2020.02.13.00:50:33 Info: Generating the following file(s) for VCSMX simulator in D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:33 Info: Generating the following file(s) for VCSMX simulator in D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573033716 ""}
{ "Info" "synopsys_sim.setup" "" "2020.02.13.00:50:33 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1581573033732 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.02.13.00:50:33 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1581573033767 ""}
{ "Info" " directory:" "" "2020.02.13.00:50:33 Info: Generating the following file(s) for NCSIM simulator in D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:33 Info: Generating the following file(s) for NCSIM simulator in D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573033796 ""}
{ "Info" "cds.lib" "" "2020.02.13.00:50:33 Info:     cadence" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     cadence" 0 0 "Shell" 0 -1 1581573033806 ""}
{ "Info" "hdl.var" "" "2020.02.13.00:50:33 Info:     cadence" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     cadence" 0 0 "Shell" 0 -1 1581573033933 ""}
{ "Info" "ncsim_setup.sh" "" "2020.02.13.00:50:33 Info:     cadence" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     cadence" 0 0 "Shell" 0 -1 1581573033980 ""}
{ "Info" " directory" "" "2020.02.13.00:50:33 Info:     11 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.02.13.00:50:33 Info:     11 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1581573033981 ""}
{ "Info" " directory:" "" "2020.02.13.00:50:33 Info: Generating the following file(s) for RIVIERA simulator in D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:33 Info: Generating the following file(s) for RIVIERA simulator in D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573033983 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.02.13.00:50:34 Info:     aldec" {  } {  } 0 0 "2020.02.13.00:50:34 Info:     aldec" 0 0 "Shell" 0 -1 1581573034045 ""}
{ "Info" "." "" "2020.02.13.00:50:34 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/cinnabon/cinnabon_qsys/simulation" {  } {  } 0 0 "2020.02.13.00:50:34 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/cinnabon/cinnabon_qsys/simulation" 0 0 "Shell" 0 -1 1581573034045 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.02.13.00:50:34 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1581573034046 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.02.13.00:50:34 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1581573034046 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1581573034046 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: qsys-generate D:\\cinnabon\\cinnabon_qsys.qsys --block-symbol-file --output-directory=D:\\cinnabon\\cinnabon_qsys --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.02.13.00:50:34 Info: qsys-generate D:\\cinnabon\\cinnabon_qsys.qsys --block-symbol-file --output-directory=D:\\cinnabon\\cinnabon_qsys --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1581573034046 ""}
{ "Info" "cinnabon_qsys.qsys" "" "2020.02.13.00:50:34 Info: Loading cinnabon" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Loading cinnabon" 0 0 "Shell" 0 -1 1581573034048 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Reading input file" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Reading input file" 0 0 "Shell" 0 -1 1581573034202 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Adding altpll_0 \[altpll 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Adding altpll_0 \[altpll 19.1\]" 0 0 "Shell" 0 -1 1581573034203 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1581573034204 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Adding clk_50 \[clock_source 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Adding clk_50 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1581573034204 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing module clk_50" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1581573034204 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" 0 0 "Shell" 0 -1 1581573034205 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing module nco_ii_0" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing module nco_ii_0" 0 0 "Shell" 0 -1 1581573034205 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1581573034205 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1581573034205 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Adding pcie_ip \[altera_pcie_hard_ip 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Adding pcie_ip \[altera_pcie_hard_ip 19.1\]" 0 0 "Shell" 0 -1 1581573034206 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1581573034206 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Adding pio_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Adding pio_0 \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1581573034214 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing module pio_0" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1581573034214 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Adding sgdma \[altera_avalon_sgdma 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Adding sgdma \[altera_avalon_sgdma 19.1\]" 0 0 "Shell" 0 -1 1581573034215 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing module sgdma" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing module sgdma" 0 0 "Shell" 0 -1 1581573034215 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Building connections" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Building connections" 0 0 "Shell" 0 -1 1581573034215 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1581573034218 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Validating" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Validating" 0 0 "Shell" 0 -1 1581573034218 ""}
{ "Info" "" "" "2020.02.13.00:50:34 Info: Done reading input file" {  } {  } 0 0 "2020.02.13.00:50:34 Info: Done reading input file" 0 0 "Shell" 0 -1 1581573034730 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address" {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1581573035337 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1581573035337 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" 0 0 "Shell" 0 -1 1581573035337 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 19.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 19.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1581573035338 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035339 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035340 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035340 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035340 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035340 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035340 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035345 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035345 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035345 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035345 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035345 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035345 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035345 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035346 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035346 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1581573035346 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1581573035346 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.02.13.00:50:35 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1581573035346 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source" 0 0 "Shell" 0 -1 1581573035347 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573035347 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1581573035347 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1581573035347 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk" 0 0 "Shell" 0 -1 1581573035348 ""}
{ "Warning" "" "" "2020.02.13.00:50:35 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst" {  } {  } 0 0 "2020.02.13.00:50:35 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst" 0 0 "Shell" 0 -1 1581573035348 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.02.13.00:50:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1581573035801 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1581573035801 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info:" {  } {  } 0 0 "2020.02.13.00:50:35 Info:" 0 0 "Shell" 0 -1 1581573035801 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1581573035802 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: qsys-generate D:\\cinnabon\\cinnabon_qsys.qsys --synthesis=VERILOG --output-directory=D:\\cinnabon\\cinnabon_qsys\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.02.13.00:50:35 Info: qsys-generate D:\\cinnabon\\cinnabon_qsys.qsys --synthesis=VERILOG --output-directory=D:\\cinnabon\\cinnabon_qsys\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1581573035802 ""}
{ "Info" "cinnabon_qsys.qsys" "" "2020.02.13.00:50:35 Info: Loading cinnabon" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Loading cinnabon" 0 0 "Shell" 0 -1 1581573035804 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Reading input file" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Reading input file" 0 0 "Shell" 0 -1 1581573035956 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Adding altpll_0 \[altpll 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Adding altpll_0 \[altpll 19.1\]" 0 0 "Shell" 0 -1 1581573035958 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1581573035958 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Adding clk_50 \[clock_source 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Adding clk_50 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1581573035959 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing module clk_50" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1581573035959 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Adding nco_ii_0 \[altera_nco_ii 19.1\]" 0 0 "Shell" 0 -1 1581573035959 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing module nco_ii_0" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing module nco_ii_0" 0 0 "Shell" 0 -1 1581573035960 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1581573035960 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1581573035960 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Adding pcie_ip \[altera_pcie_hard_ip 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Adding pcie_ip \[altera_pcie_hard_ip 19.1\]" 0 0 "Shell" 0 -1 1581573035961 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1581573035961 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Adding pio_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Adding pio_0 \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1581573035962 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing module pio_0" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1581573035962 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Adding sgdma \[altera_avalon_sgdma 19.1\]" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Adding sgdma \[altera_avalon_sgdma 19.1\]" 0 0 "Shell" 0 -1 1581573035962 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing module sgdma" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing module sgdma" 0 0 "Shell" 0 -1 1581573035963 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Building connections" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Building connections" 0 0 "Shell" 0 -1 1581573035963 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1581573035964 ""}
{ "Info" "" "" "2020.02.13.00:50:35 Info: Validating" {  } {  } 0 0 "2020.02.13.00:50:35 Info: Validating" 0 0 "Shell" 0 -1 1581573035964 ""}
{ "Info" "" "" "2020.02.13.00:50:36 Info: Done reading input file" {  } {  } 0 0 "2020.02.13.00:50:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1581573036427 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address" {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 19.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 19.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 19.1)" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1581573037028 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037029 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037030 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1581573037031 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source" 0 0 "Shell" 0 -1 1581573037032 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1581573037032 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1581573037032 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1581573037032 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk" 0 0 "Shell" 0 -1 1581573037034 ""}
{ "Warning" "" "" "2020.02.13.00:50:37 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst" {  } {  } 0 0 "2020.02.13.00:50:37 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst" 0 0 "Shell" 0 -1 1581573037034 ""}
{ "Info" "" "" "2020.02.13.00:50:37 Info: cinnabon_qsys: Generating cinnabon_qsys \"cinnabon_qsys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.02.13.00:50:37 Info: cinnabon_qsys: Generating cinnabon_qsys \"cinnabon_qsys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1581573037392 ""}
{ "Info" "" "" "2020.02.13.00:50:41 Info: altpll_0: \"cinnabon_qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2020.02.13.00:50:41 Info: altpll_0: \"cinnabon_qsys\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1581573041737 ""}
{ "Info" "" "" "2020.02.13.00:50:42 Info: nco_ii_0: \"cinnabon_qsys\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 0 "2020.02.13.00:50:42 Info: nco_ii_0: \"cinnabon_qsys\" instantiated altera_nco_ii \"nco_ii_0\"" 0 0 "Shell" 0 -1 1581573042069 ""}
{ "Info" "" "" "2020.02.13.00:50:42 Info: onchip_memory: Starting RTL generation for module 'cinnabon_qsys_onchip_memory'" {  } {  } 0 0 "2020.02.13.00:50:42 Info: onchip_memory: Starting RTL generation for module 'cinnabon_qsys_onchip_memory'" 0 0 "Shell" 0 -1 1581573042105 ""}
{ "Info" "cinnabon_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2020.02.13.00:50:42 Info: onchip_memory:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cinnabon_qsys_onchip_memory --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0019_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0019_onchip_memory_gen/" {  } {  } 0 0 "2020.02.13.00:50:42 Info: onchip_memory:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cinnabon_qsys_onchip_memory --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0019_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0019_onchip_memory_gen/" 0 0 "Shell" 0 -1 1581573042105 ""}
{ "Info" "" "" "2020.02.13.00:50:42 Info: onchip_memory: Done RTL generation for module 'cinnabon_qsys_onchip_memory'" {  } {  } 0 0 "2020.02.13.00:50:42 Info: onchip_memory: Done RTL generation for module 'cinnabon_qsys_onchip_memory'" 0 0 "Shell" 0 -1 1581573042562 ""}
{ "Info" "" "" "2020.02.13.00:50:42 Info: onchip_memory: \"cinnabon_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 0 "2020.02.13.00:50:42 Info: onchip_memory: \"cinnabon_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" 0 0 "Shell" 0 -1 1581573042574 ""}
{ "Info" "" "" "2020.02.13.00:50:42 Info: pcie_ip: \"cinnabon_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" {  } {  } 0 0 "2020.02.13.00:50:42 Info: pcie_ip: \"cinnabon_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" 0 0 "Shell" 0 -1 1581573042981 ""}
{ "Info" "" "" "2020.02.13.00:50:43 Info: pio_0: Starting RTL generation for module 'cinnabon_qsys_pio_0'" {  } {  } 0 0 "2020.02.13.00:50:43 Info: pio_0: Starting RTL generation for module 'cinnabon_qsys_pio_0'" 0 0 "Shell" 0 -1 1581573043021 ""}
{ "Info" "cinnabon_qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.02.13.00:50:43 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cinnabon_qsys_pio_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0020_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0020_pio_0_gen/" {  } {  } 0 0 "2020.02.13.00:50:43 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cinnabon_qsys_pio_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0020_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0020_pio_0_gen/" 0 0 "Shell" 0 -1 1581573043021 ""}
{ "Info" "" "" "2020.02.13.00:50:43 Info: pio_0: Done RTL generation for module 'cinnabon_qsys_pio_0'" {  } {  } 0 0 "2020.02.13.00:50:43 Info: pio_0: Done RTL generation for module 'cinnabon_qsys_pio_0'" 0 0 "Shell" 0 -1 1581573043207 ""}
{ "Info" "" "" "2020.02.13.00:50:43 Info: pio_0: \"cinnabon_qsys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2020.02.13.00:50:43 Info: pio_0: \"cinnabon_qsys\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1581573043210 ""}
{ "Info" "" "" "2020.02.13.00:50:43 Info: sgdma: Starting RTL generation for module 'cinnabon_qsys_sgdma'" {  } {  } 0 0 "2020.02.13.00:50:43 Info: sgdma: Starting RTL generation for module 'cinnabon_qsys_sgdma'" 0 0 "Shell" 0 -1 1581573043229 ""}
{ "Info" "cinnabon_qsys_sgdma_component_configuration.pl  --do_build_sim=0  ]" "" "2020.02.13.00:50:43 Info: sgdma:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=cinnabon_qsys_sgdma --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0021_sgdma_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0021_sgdma_gen/" {  } {  } 0 0 "2020.02.13.00:50:43 Info: sgdma:   Generation command is \[exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=cinnabon_qsys_sgdma --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0021_sgdma_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0021_sgdma_gen/" 0 0 "Shell" 0 -1 1581573043229 ""}
{ "Info" "" "" "2020.02.13.00:50:43 Info: sgdma: Done RTL generation for module 'cinnabon_qsys_sgdma'" {  } {  } 0 0 "2020.02.13.00:50:43 Info: sgdma: Done RTL generation for module 'cinnabon_qsys_sgdma'" 0 0 "Shell" 0 -1 1581573043883 ""}
{ "Info" "" "" "2020.02.13.00:50:43 Info: sgdma: \"cinnabon_qsys\" instantiated altera_avalon_sgdma \"sgdma\"" {  } {  } 0 0 "2020.02.13.00:50:43 Info: sgdma: \"cinnabon_qsys\" instantiated altera_avalon_sgdma \"sgdma\"" 0 0 "Shell" 0 -1 1581573043901 ""}
{ "Info" "" "" "2020.02.13.00:50:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573045837 ""}
{ "Info" "" "" "2020.02.13.00:50:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573046022 ""}
{ "Info" "" "" "2020.02.13.00:50:46 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:46 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573046204 ""}
{ "Info" "" "" "2020.02.13.00:50:47 Info: mm_interconnect_0: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.02.13.00:50:47 Info: mm_interconnect_0: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1581573047035 ""}
{ "Info" "" "" "2020.02.13.00:50:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573047941 ""}
{ "Info" "" "" "2020.02.13.00:50:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.13.00:50:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1581573048126 ""}
{ "Info" "" "" "2020.02.13.00:50:48 Info: mm_interconnect_1: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.02.13.00:50:48 Info: mm_interconnect_1: \"cinnabon_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1581573048688 ""}
{ "Info" "" "" "2020.02.13.00:50:48 Info: irq_mapper: \"cinnabon_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.02.13.00:50:48 Info: irq_mapper: \"cinnabon_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1581573048713 ""}
{ "Info" "" "" "2020.02.13.00:50:48 Info: rst_controller: \"cinnabon_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.02.13.00:50:48 Info: rst_controller: \"cinnabon_qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1581573048717 ""}
{ "Info" "" "" "2020.02.13.00:50:48 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 0 "2020.02.13.00:50:48 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" 0 0 "Shell" 0 -1 1581573048951 ""}
{ "Info" "" "" "2020.02.13.00:50:49 Info: altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2020.02.13.00:50:49 Info: altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1581573049082 ""}
{ "Info" "" "" "2020.02.13.00:50:49 Info: altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 0 "2020.02.13.00:50:49 Info: altgx_internal: Subprotocol: Gen 1-x1" 0 0 "Shell" 0 -1 1581573049082 ""}
{ "Error" "$output_file"\n    (procedure "my_generation_callback" line 73)\n    invoked from within\n"my_generation_callback"" "" "2020.02.13.00:50:49 Error: altgx_internal: error copying \"D:/intelfpga_lite/19.1/quartus/../ip/altera/ip_compiler_for_pci_express/lib/altpcie_serdes_3cgx_x1d_gen1_08p.v\": no such file or directory\n    while executing\n\"file copy -force \$source_file \$outdir" {  } {  } 0 0 "2020.02.13.00:50:49 Error: altgx_internal: error copying \"D:/intelfpga_lite/19.1/quartus/../ip/altera/ip_compiler_for_pci_express/lib/altpcie_serdes_3cgx_x1d_gen1_08p.v\": no such file or directory\n    while executing\n\"file copy -force \$source_file \$outdir" 0 0 "Shell" 0 -1 1581573049083 ""}
{ "Error" "cinnabon_qsys_pcie_ip_altgx_internal.v|vhd|sv {SIMULATION SYNTHESIS}`)" "" "2020.02.13.00:50:49 Error: altgx_internal: Generation callback did not provide a top level file (expected `add_file \$output_dir" {  } {  } 0 0 "2020.02.13.00:50:49 Error: altgx_internal: Generation callback did not provide a top level file (expected `add_file \$output_dir" 0 0 "Shell" 0 -1 1581573049083 ""}
{ "Info" "" "" "2020.02.13.00:50:49 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 0 "2020.02.13.00:50:49 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" 0 0 "Shell" 0 -1 1581573049083 ""}
{ "Error" "" "" "2020.02.13.00:50:49 Error: Generation stopped, 85 or more modules remaining" {  } {  } 0 0 "2020.02.13.00:50:49 Error: Generation stopped, 85 or more modules remaining" 0 0 "Shell" 0 -1 1581573049084 ""}
{ "Info" "" "" "2020.02.13.00:50:49 Info: cinnabon_qsys: Done \"cinnabon_qsys\" with 47 modules, 50 files" {  } {  } 0 0 "2020.02.13.00:50:49 Info: cinnabon_qsys: Done \"cinnabon_qsys\" with 47 modules, 50 files" 0 0 "Shell" 0 -1 1581573049084 ""}
{ "Error" "" "" "2020.02.13.00:50:49 Error: qsys-generate failed with exit code 1: 3 Errors, 34 Warnings" {  } {  } 0 0 "2020.02.13.00:50:49 Error: qsys-generate failed with exit code 1: 3 Errors, 34 Warnings" 0 0 "Shell" 0 -1 1581573049993 ""}
{ "Info" "" "" "2020.02.13.00:50:49 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.02.13.00:50:49 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1581573049993 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "cinnabon_qsys.BAK.qsys cinnabon_qsys.qsys " "Restoring file \"cinnabon_qsys.BAK.qsys\" to \"cinnabon_qsys.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1581573050530 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "cinnabon_qsys.qsys " "Error upgrading Platform Designer file \"cinnabon_qsys.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1581573050545 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "cinnabon_qsys.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"cinnabon_qsys.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1581573050546 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1581573051083 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 11 s 103 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 11 errors, 103 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581573051083 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 00:50:51 2020 " "Processing ended: Thu Feb 13 00:50:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581573051083 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581573051083 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581573051083 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1581573051083 ""}
