<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">

<title>Hardware Abstraction Layer: memmap.h Source File</title>

<LINK HREF="doxygen.css" REL="stylesheet" TYPE="text/css">

</head><body>

<table border="0" cellspacing="0" cellpadding="0"  width=100%>

<tr>

<td><img src="ST_Logo.gif"></td>

<td> <div class="qindex">

<a class="qindex" href="index.html">Home</a>&nbsp;

 | &nbsp;<a class="qindex" href="modules.html">Modules</a>&nbsp;

 | &nbsp;<a class="qindex" href="annotated.html">Data Structures</a>&nbsp;

 | &nbsp;<a class="qindex" href="files.html">File List</a>&nbsp;

 | &nbsp;<a class="qindex" href="globals.html">Index</a></div>

</td>

</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>memmap.h</h1><a href="stm32w108_2memmap_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00007"></a>00007 <span class="preprocessor">#ifndef __MEMMAP_H__</span>
<a name="l00008"></a>00008 <span class="preprocessor"></span><span class="preprocessor">  #error This header should not be included directly, use hal/micro/cortexm3/memmap.h</span>
<a name="l00009"></a>00009 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span>
<a name="l00011"></a>00011 <span class="preprocessor">#ifndef __STM32W108_MEMMAP_H__</span>
<a name="l00012"></a>00012 <span class="preprocessor"></span><span class="preprocessor">#define __STM32W108_MEMMAP_H__</span>
<a name="l00013"></a>00013 <span class="preprocessor"></span>
<a name="l00014"></a><a class="code" href="stm32w108_2memmap_8h.html#ad7f40a16dafb91f8b195cba48ace3ea2">00014</a> <span class="preprocessor">#define RAM_BOTTOM          (0x20000000u)</span>
<a name="l00015"></a><a class="code" href="stm32w108_2memmap_8h.html#a7e7145a41b2b2e65993ea370865ac98e">00015</a> <span class="preprocessor"></span><span class="preprocessor">#define RAM_SIZE_B          (0x2000)</span>
<a name="l00016"></a><a class="code" href="stm32w108_2memmap_8h.html#a60f4b860297894b43857351942b270ce">00016</a> <span class="preprocessor"></span><span class="preprocessor">#define RAM_SIZE_W          (RAM_SIZE_B/4)</span>
<a name="l00017"></a><a class="code" href="stm32w108_2memmap_8h.html#af8b8301a5a0d1157387710af0e3e3095">00017</a> <span class="preprocessor"></span><span class="preprocessor">#define RAM_TOP             (RAM_BOTTOM+RAM_SIZE_B-1)</span>
<a name="l00018"></a>00018 <span class="preprocessor"></span>
<a name="l00019"></a><a class="code" href="stm32w108_2memmap_8h.html#aa2363fc8d7fd5365188239efafcac7fd">00019</a> <span class="preprocessor">#define MFB_BOTTOM          (0x08000000u)</span>
<a name="l00020"></a><a class="code" href="stm32w108_2memmap_8h.html#a6537d5aeb62c0ee99f995b200ea7a98b">00020</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_SIZE_B          (0x20000)          </span>
<a name="l00021"></a><a class="code" href="stm32w108_2memmap_8h.html#a24f1326cada1bf1f7213e5363d148724">00021</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_SIZE_W          (MFB_SIZE_B/4)</span>
<a name="l00022"></a><a class="code" href="stm32w108_2memmap_8h.html#a46d0fd88babd0836426e7ea3347e765d">00022</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_TOP             (MFB_BOTTOM+MFB_SIZE_B-1)    </span>
<a name="l00023"></a><a class="code" href="stm32w108_2memmap_8h.html#a5ceb9c859e4edaf20c16af7013e6516d">00023</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_PAGE_SIZE_B     (1024)</span>
<a name="l00024"></a><a class="code" href="stm32w108_2memmap_8h.html#a847a06c722a77b0450410ff38354eb9f">00024</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_PAGE_SIZE_W     (MFB_PAGE_SIZE_B/4)</span>
<a name="l00025"></a><a class="code" href="stm32w108_2memmap_8h.html#aee037d04d4e296942104588a9e684d3c">00025</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_PAGE_MASK_B     (0xFFFFFC00)</span>
<a name="l00026"></a><a class="code" href="stm32w108_2memmap_8h.html#a88ca0f6bc74899219a26c30077ab31fa">00026</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_REGION_SIZE     (4) // One write protection region is 4 pages.</span>
<a name="l00027"></a><a class="code" href="stm32w108_2memmap_8h.html#a9387b948f5d8b6f676096ca5c58b1b29">00027</a> <span class="preprocessor"></span><span class="preprocessor">#define MFB_ADDR_MASK       (0x0003FFFFu)</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a><a class="code" href="stm32w108_2memmap_8h.html#a3e250fb8ec181d13e1d566d13f928639">00029</a> <span class="preprocessor">#define CIB_BOTTOM          (0x08040800u)</span>
<a name="l00030"></a><a class="code" href="stm32w108_2memmap_8h.html#a2e5ef8ba98deefe3e0c7746610210294">00030</a> <span class="preprocessor"></span><span class="preprocessor">#define CIB_SIZE_B          (0x200)</span>
<a name="l00031"></a><a class="code" href="stm32w108_2memmap_8h.html#a5b395e272c4f99ef152d636258ade7bd">00031</a> <span class="preprocessor"></span><span class="preprocessor">#define CIB_SIZE_W          (CIB_SIZE_B/4)</span>
<a name="l00032"></a><a class="code" href="stm32w108_2memmap_8h.html#aa24da95ec78512ca6ef2c60cbd0f18dc">00032</a> <span class="preprocessor"></span><span class="preprocessor">#define CIB_TOP             (CIB_BOTTOM+CIB_SIZE_B-1)</span>
<a name="l00033"></a><a class="code" href="stm32w108_2memmap_8h.html#a96d174dd272d82e8e6a3c86fcde5601c">00033</a> <span class="preprocessor"></span><span class="preprocessor">#define CIB_PAGE_SIZE_B     (512)</span>
<a name="l00034"></a><a class="code" href="stm32w108_2memmap_8h.html#ad373e0e0d641a9e62fadf444ffa85d88">00034</a> <span class="preprocessor"></span><span class="preprocessor">#define CIB_PAGE_SIZE_W     (CIB_PAGE_SIZE_B/4)</span>
<a name="l00035"></a><a class="code" href="stm32w108_2memmap_8h.html#a2275941ee16c291797a004015f325ff0">00035</a> <span class="preprocessor"></span><span class="preprocessor">#define CIB_OB_BOTTOM       (CIB_BOTTOM+0x00)   //bottom address of CIB option bytes</span>
<a name="l00036"></a><a class="code" href="stm32w108_2memmap_8h.html#a80ea759771e06555d8a2b58a88d2794d">00036</a> <span class="preprocessor"></span><span class="preprocessor">#define CIB_OB_TOP          (CIB_BOTTOM+0x0F)   //top address of CIB option bytes</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a><a class="code" href="stm32w108_2memmap_8h.html#a32728919e9297782536fa65780e8640c">00038</a> <span class="preprocessor">#define FIB_BOTTOM          (0x08040000u)</span>
<a name="l00039"></a><a class="code" href="stm32w108_2memmap_8h.html#a1911c08043def22a2fcf583e4ad4b41c">00039</a> <span class="preprocessor"></span><span class="preprocessor">#define FIB_SIZE_B          (0x800)</span>
<a name="l00040"></a><a class="code" href="stm32w108_2memmap_8h.html#a3c64b8a81c8ff4d76128402c64ae4940">00040</a> <span class="preprocessor"></span><span class="preprocessor">#define FIB_SIZE_W          (FIB_SIZE_B/4)</span>
<a name="l00041"></a><a class="code" href="stm32w108_2memmap_8h.html#af38a08a21f0124730c67ac286600cf2f">00041</a> <span class="preprocessor"></span><span class="preprocessor">#define FIB_TOP             (FIB_BOTTOM+FIB_SIZE_B-1)</span>
<a name="l00042"></a><a class="code" href="stm32w108_2memmap_8h.html#abad7b45b7ec25c129bf229ad88d00952">00042</a> <span class="preprocessor"></span><span class="preprocessor">#define FIB_PAGE_SIZE_B     (1024)</span>
<a name="l00043"></a><a class="code" href="stm32w108_2memmap_8h.html#a5e9662f4c75cdb1a1bf9363a4326a080">00043</a> <span class="preprocessor"></span><span class="preprocessor">#define FIB_PAGE_SIZE_W     (FIB_PAGE_SIZE_B/4)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a><a class="code" href="stm32w108_2memmap_8h.html#acd0b587b4373e67e819ce4a8a9984b41">00045</a> <span class="preprocessor">#define FPEC_KEY1           0x45670123          //magic key defined in hardware</span>
<a name="l00046"></a><a class="code" href="stm32w108_2memmap_8h.html#a6f3faaa9269de2bf46b865a52d55ad36">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_KEY2           0xCDEF89AB          //magic key defined in hardware</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 <span class="comment">//Translation between page number and simee (word based) address</span>
<a name="l00049"></a><a class="code" href="stm32w108_2memmap_8h.html#ada106c090587bf8a0674c685b9ad6498">00049</a> <span class="preprocessor">#define SIMEE_ADDR_TO_PAGE(x)   ((int8u)(((int16u)(x)) &gt;&gt; 9))</span>
<a name="l00050"></a><a class="code" href="stm32w108_2memmap_8h.html#ab6f8636be6018a1faf34a6d6cca09066">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define PAGE_TO_SIMEE_ADDR(x)   (((int16u)(x)) &lt;&lt; 9)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="comment">//Translation between page number and code addresses, used by bootloaders</span>
<a name="l00053"></a><a class="code" href="stm32w108_2memmap_8h.html#afcc411ec49123358ba2126848d029dfe">00053</a> <span class="preprocessor">#define PROG_ADDR_TO_PAGE(x)    ((int8u)((((int32u)(x))&amp;MFB_ADDR_MASK) &gt;&gt; 10))</span>
<a name="l00054"></a><a class="code" href="stm32w108_2memmap_8h.html#ad2e9e52e4afd41e826575914c202c9d9">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define PAGE_TO_PROG_ADDR(x)    ((((int32u)(x)) &lt;&lt; 10)|MFB_BOTTOM)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#endif //__STM32W108_MEMMAP_H__</span>
</pre></div></div>
<hr size="1">

<table border="0" cellspacing="0" cellpadding="0" width=100%>

<tr>

<td><address><small>

Hardware Abstraction Layer. <br>

1.0.1.

</small></address>

</td>

<td align="right">

<address><small>

Copyright &copy; 2009 by STMicrolectronics. All rights reserved.<br>

Generated Wed Sep 1 13:41:45 2010 with <a href="http://www.doxygen.org/index.html">Doxygen</a> 1.6.1.

</small></address>

</td>

</tr>

</table>

</body>

</html>
