Classic Timing Analyzer report for Combinational_Logic_Lab
Thu Oct 24 14:22:23 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.308 ns    ; S       ; Q$latch ; --         ; S        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.387 ns    ; Q$latch ; Q       ; R          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.769 ns   ; S       ; Q$latch ; --         ; R        ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; S               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; R               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; EN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 3.308 ns   ; S    ; Q$latch ; S        ;
; N/A   ; None         ; 3.066 ns   ; S    ; Q$latch ; EN       ;
; N/A   ; None         ; 2.343 ns   ; S    ; Q$latch ; R        ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 7.387 ns   ; Q$latch ; Q  ; R          ;
; N/A   ; None         ; 6.664 ns   ; Q$latch ; Q  ; EN         ;
; N/A   ; None         ; 6.422 ns   ; Q$latch ; Q  ; S          ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -1.769 ns ; S    ; Q$latch ; R        ;
; N/A           ; None        ; -2.492 ns ; S    ; Q$latch ; EN       ;
; N/A           ; None        ; -2.734 ns ; S    ; Q$latch ; S        ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 24 14:22:23 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Combinational_Logic_Lab -c Combinational_Logic_Lab --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Q$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "S" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "R" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "EN" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Q~0" as buffer
Info: tsu for register "Q$latch" (data pin = "S", clock pin = "S") is 3.308 ns
    Info: + Longest pin to register delay is 4.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'
        Info: 2: + IC(3.766 ns) + CELL(0.154 ns) = 4.692 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 0.926 ns ( 19.74 % )
        Info: Total interconnect delay = 3.766 ns ( 80.26 % )
    Info: + Micro setup delay of destination is 0.574 ns
    Info: - Shortest clock path from clock "S" to destination register is 1.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'
        Info: 2: + IC(0.882 ns) + CELL(0.053 ns) = 1.707 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 1.958 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 0.878 ns ( 44.84 % )
        Info: Total interconnect delay = 1.080 ns ( 55.16 % )
Info: tco from clock "R" to destination pin "Q" through register "Q$latch" is 7.387 ns
    Info: + Longest clock path from clock "R" to source register is 2.923 ns
        Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 1; CLK Node = 'R'
        Info: 2: + IC(1.756 ns) + CELL(0.154 ns) = 2.672 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.923 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 0.969 ns ( 33.15 % )
        Info: Total interconnect delay = 1.954 ns ( 66.85 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q$latch'
        Info: 2: + IC(2.320 ns) + CELL(2.144 ns) = 4.464 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.144 ns ( 48.03 % )
        Info: Total interconnect delay = 2.320 ns ( 51.97 % )
Info: th for register "Q$latch" (data pin = "S", clock pin = "R") is -1.769 ns
    Info: + Longest clock path from clock "R" to destination register is 2.923 ns
        Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 1; CLK Node = 'R'
        Info: 2: + IC(1.756 ns) + CELL(0.154 ns) = 2.672 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.923 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 0.969 ns ( 33.15 % )
        Info: Total interconnect delay = 1.954 ns ( 66.85 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'S'
        Info: 2: + IC(3.766 ns) + CELL(0.154 ns) = 4.692 ns; Loc. = LCCOMB_X25_Y3_N26; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 0.926 ns ( 19.74 % )
        Info: Total interconnect delay = 3.766 ns ( 80.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Thu Oct 24 14:22:23 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


