Protel Design System Design Rule Check
PCB File : E:\DATN\trunk\inverter\PCB1.PcbDoc
Date     : 5/9/2020
Time     : 5:13:23 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad R50-1(7094.997mil,1104.998mil) on Top Layer And Pad Diot2-1(7110mil,1105mil) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (6805mil,4360mil)(6805mil,4765mil) on Bottom Layer And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (6805mil,4360mil)(6805mil,4765mil) on Bottom Layer And Pad JP1-1(6805mil,4765mil) on Multi-Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad R50-1(7094.997mil,1104.998mil) on Top Layer And Pad Diot2-1(7110mil,1105mil) on Multi-Layer Location : [X = 7101.194mil][Y = 1104.998mil]
   Violation between Short-Circuit Constraint: Between Track (6805mil,4360mil)(6805mil,4765mil) on Bottom Layer And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer Location : [X = 6802.506mil][Y = 4365.006mil]
   Violation between Short-Circuit Constraint: Between Track (6805mil,4360mil)(6805mil,4765mil) on Bottom Layer And Pad JP1-1(6805mil,4765mil) on Multi-Layer Location : [X = 6805mil][Y = 4747.489mil]
Rule Violations :3

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net U6TX Between Pad UART-3(11620mil,615mil) on Multi-Layer And Pad J1-P97(11715mil,1145mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net U6RX Between Pad UART-2(11720mil,615mil) on Multi-Layer And Pad J1-P98(11815mil,1145mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ4_3 Between Pad Q4-3(10065mil,4100mil) on Multi-Layer And Pad Q5-3(10725mil,4100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ4_3 Between Pad Q5-3(10725mil,4100mil) on Multi-Layer And Pad Q6-3(11385mil,4100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ4_3 Between Pad R9-1(9540mil,3960mil) on Multi-Layer And Pad Q4-3(10065mil,4100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ4_3 Between Pad R10-2(9110mil,4376.85mil) on Multi-Layer And Pad R9-1(9540mil,3960mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetIC4_1 Between Pad R46-1(7135mil,4700mil) on Multi-Layer And Pad IC4-1(8270mil,4875mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetIC4_1 Between Pad IC4-1(8270mil,4875mil) on Multi-Layer And Pad J1-P15(9715mil,2745mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_1 Between Pad R22-1(14895mil,4700mil) on Multi-Layer And Pad IC2-1(16650mil,4875mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetIC2_1 Between Pad J1-P11(9715mil,2945mil) on Multi-Layer And Pad R22-1(14895mil,4700mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC7_3 Between Pad C10-1(7600mil,4390mil) on Multi-Layer And Pad L3-2(7969.213mil,4365mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC7_3 Between Pad R43-1(7825mil,4700mil) on Multi-Layer And Pad L3-2(7969.213mil,4365mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC7_3 Between Pad L3-2(7969.213mil,4365mil) on Multi-Layer And Pad C7-3(8635mil,4375mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetIC1_27 Between Pad R1-2(14370mil,4440mil) on Multi-Layer And Pad IC1-27(14915.512mil,4395mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC1_23 Between Pad R2-2(14160mil,4440mil) on Multi-Layer And Pad IC1-23(14915.512mil,4195mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC1_19 Between Pad R4-2(13540mil,4440mil) on Multi-Layer And Pad IC1-19(14915.512mil,3995mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC1_16 Between Pad R5-2(12605mil,4440mil) on Multi-Layer And Pad IC1-16(14915.512mil,3845mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC1_10 Between Pad J1-P37(9715mil,1645mil) on Multi-Layer And Pad IC1-10(14544.488mil,3995mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetIC1_4 Between Pad J1-P31(9715mil,1945mil) on Multi-Layer And Pad IC1-4(14544.488mil,4295mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net W Between Pad L3-1(7870.787mil,4365mil) on Multi-Layer And Pad R38-2(9875mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net W Between Pad R38-2(9875mil,5180mil) on Multi-Layer And Pad RS3-2(12220mil,4531.85mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad RS2-2(12865mil,4531.85mil) on Multi-Layer And Pad R26-2(13750mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad L2-1(8165.787mil,4365mil) on Multi-Layer And Pad RS2-2(12865mil,4531.85mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V Between Pad FUSE1-2(6185mil,4030.37mil) on Multi-Layer And Pad FUSE1-2(6185mil,4230.37mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V Between Pad FUSE1-2(6185mil,4230.37mil) on Multi-Layer And Pad C_in_1-1(6635mil,4340mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V Between Pad Q2-2(17565mil,4100mil) on Multi-Layer And Pad Q3-2(18220mil,4100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V Between Pad Q1-2(16905mil,4100mil) on Multi-Layer And Pad Q2-2(17565mil,4100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V Between Pad 4-1(5496.142mil,4320mil) on Top Layer And Pad FUSE1-2(6185mil,4230.37mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 24V Between Pad C_in_1-1(6635mil,4340mil) on Multi-Layer And Pad LED_Vin1-1(7990mil,6275mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 24V Between Pad C_in_1-1(6635mil,4340mil) on Multi-Layer And Pad Q1-2(16905mil,4100mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad RS1-2(13985mil,4531.85mil) on Multi-Layer And Pad R15-2(16220mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad L1-1(8810.787mil,4365mil) on Multi-Layer And Pad RS1-2(13985mil,4531.85mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR49_1 Between Pad VR1-2(7980mil,7880mil) on Multi-Layer And Pad R49-1(8780mil,7665mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR42_2 Between Pad R43-2(7820mil,5180mil) on Multi-Layer And Pad R42-2(8050mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR42_2 Between Pad R45-1(7365mil,4700mil) on Multi-Layer And Pad R43-2(7820mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR40_1 Between Pad R40-1(8760mil,4700mil) on Multi-Layer And Pad R41-2(8985mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_1 Between Pad R34-1(11045mil,4700mil) on Multi-Layer And Pad R35-2(11270mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR30_2 Between Pad R31-2(12400mil,5180mil) on Multi-Layer And Pad R30-2(13070mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR30_2 Between Pad R33-1(11725mil,4700mil) on Multi-Layer And Pad R31-2(12400mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR28_1 Between Pad R28-1(12615mil,4700mil) on Multi-Layer And Pad R29-2(12840mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR23_1 Between Pad R24-2(14440mil,5180mil) on Multi-Layer And Pad R23-1(14445mil,5710mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_1 Between Pad R20-1(15125mil,4700mil) on Multi-Layer And Pad R21-2(15350mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR16_2 Between Pad R17-2(16000mil,5180mil) on Multi-Layer And Pad R16-2(16440mil,5180mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR16_2 Between Pad R19-1(15565mil,4700mil) on Multi-Layer And Pad R17-2(16000mil,5180mil) on Multi-Layer 
Rule Violations :44

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=60mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (150mil > 100mil) Pad IC6-H(9263mil,7848mil) on Multi-Layer Actual Hole Size = 150mil
Rule Violations :1

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (5412.811mil,4610mil) (5850.811mil,4892mil) on Top Solder And Arc (5481.476mil,4894.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (5412.811mil,4610mil) (5850.811mil,4892mil) on Top Solder And Arc (5481.476mil,4894.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (5412.811mil,4610mil) (5850.811mil,4892mil) on Top Solder And Arc (5781.476mil,4894.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (5412.811mil,4610mil) (5850.811mil,4892mil) on Top Solder And Arc (5781.476mil,4894.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (14292.811mil,7930mil) (14730.811mil,8212mil) on Top Solder And Arc (14361.476mil,8214.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (14292.811mil,7930mil) (14730.811mil,8212mil) on Top Solder And Arc (14361.476mil,8214.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (14292.811mil,7930mil) (14730.811mil,8212mil) on Top Solder And Arc (14661.476mil,8214.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Area Fill (14292.811mil,7930mil) (14730.811mil,8212mil) on Top Solder And Arc (14661.476mil,8214.334mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.428mil < 10mil) Between Track (5785.04mil,4906.77mil)(5843.346mil,4890.111mil) on Top Solder And Track (5855mil,4605mil)(5855mil,4880mil) on Top Solder [Top Solder] Mask Sliver [5.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.457mil < 10mil) Between Area Fill (5412.811mil,4610mil) (5850.811mil,4892mil) on Top Solder And Track (5410.206mil,4605.206mil)(5410.411mil,4605mil) on Top Solder [Top Solder] Mask Sliver [0.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (5419.605mil,4890.111mil)(5477.912mil,4906.77mil) on Top Solder And Track (5410.206mil,4827.667mil)(5410.206mil,4877.667mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (5785.04mil,4906.77mil)(5843.346mil,4890.111mil) on Top Solder And Track (5852.746mil,4827.667mil)(5852.746mil,4877.667mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.428mil < 10mil) Between Track (14665.04mil,8226.77mil)(14723.346mil,8210.111mil) on Top Solder And Track (14735mil,7925mil)(14735mil,8200mil) on Top Solder [Top Solder] Mask Sliver [5.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.457mil < 10mil) Between Area Fill (14292.811mil,7930mil) (14730.811mil,8212mil) on Top Solder And Track (14290.206mil,7925.206mil)(14290.411mil,7925mil) on Top Solder [Top Solder] Mask Sliver [0.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (14299.605mil,8210.111mil)(14357.912mil,8226.77mil) on Top Solder And Track (14290.206mil,8147.667mil)(14290.206mil,8197.667mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (14665.04mil,8226.77mil)(14723.346mil,8210.111mil) on Top Solder And Track (14732.746mil,8147.667mil)(14732.746mil,8197.667mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
Rule Violations :16

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (6785mil,4355mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.261mil < 10mil) Between Arc (6785mil,4325mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (6785mil,4325mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Arc (6785mil,4355mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (6605mil,4765mil) on Top Overlay And Pad JP1-2(6605mil,4765mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 10mil) Between Arc (6805mil,4765mil) on Top Overlay And Pad JP1-1(6805mil,4765mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (5035mil,4260mil) on Top Overlay And Pad C21-2(5085mil,4260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (5035mil,4260mil) on Top Overlay And Pad C21-1(4985mil,4260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (13525mil,8160mil) on Top Overlay And Pad C22-1(13475mil,8160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (13525mil,8160mil) on Top Overlay And Pad C22-2(13575mil,8160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Arc (11704.843mil,7287.835mil) on Top Overlay And Pad U1-1(11704.843mil,7328.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (11275mil,7530mil) on Top Overlay And Pad C24-2(11325mil,7530mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (11275mil,7530mil) on Top Overlay And Pad C24-1(11225mil,7530mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (11025mil,7530mil) on Top Overlay And Pad C23-2(11075mil,7530mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (11025mil,7530mil) on Top Overlay And Pad C23-1(10975mil,7530mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (8585mil,7955mil) on Top Overlay And Pad C26-2(8635mil,7955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (8585mil,7955mil) on Top Overlay And Pad C26-1(8535mil,7955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (8335mil,7955mil) on Top Overlay And Pad C25-1(8285mil,7955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (8335mil,7955mil) on Top Overlay And Pad C25-2(8385mil,7955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.338mil < 10mil) Between Arc (7980mil,7781mil) on Top Overlay And Pad VR1-2(7980mil,7880mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Arc (7980mil,7781mil) on Top Overlay And Pad VR1-3(8080mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.083mil < 10mil) Between Arc (7980mil,7780mil) on Top Overlay And Pad VR1-2(7980mil,7880mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.547mil < 10mil) Between Arc (7980mil,7780mil) on Top Overlay And Pad VR1-1(7880mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (19100mil,5060mil) on Top Overlay And Pad C11-1(19100mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (19100mil,5161mil) on Top Overlay And Pad C11-2(19100mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (18880mil,5060mil) on Top Overlay And Pad C12-1(18880mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (18880mil,5161mil) on Top Overlay And Pad C12-2(18880mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (18235mil,5060mil) on Top Overlay And Pad C13-1(18235mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (18235mil,5161mil) on Top Overlay And Pad C13-2(18235mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (18015mil,5060mil) on Top Overlay And Pad C14-1(18015mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (18015mil,5161mil) on Top Overlay And Pad C14-2(18015mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (11915mil,5060mil) on Top Overlay And Pad C17-1(11915mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (11915mil,5161mil) on Top Overlay And Pad C17-2(11915mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (11465mil,5060mil) on Top Overlay And Pad C18-1(11465mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (11465mil,5161mil) on Top Overlay And Pad C18-2(11465mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (9620mil,5060mil) on Top Overlay And Pad C19-1(9620mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (9620mil,5161mil) on Top Overlay And Pad C19-2(9620mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Arc (9390mil,5060mil) on Top Overlay And Pad C20-1(9390mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.512mil < 10mil) Between Arc (9390mil,5161mil) on Top Overlay And Pad C20-2(9390mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (16280mil,4390mil) on Top Overlay And Pad C3-1(16230mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (16280mil,4390mil) on Top Overlay And Pad C3-2(16330mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (16035mil,4390mil) on Top Overlay And Pad C2-1(15985mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (16035mil,4390mil) on Top Overlay And Pad C2-2(16085mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (15785mil,4390mil) on Top Overlay And Pad C1-2(15835mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (15785mil,4390mil) on Top Overlay And Pad C1-1(15735mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (13315mil,4390mil) on Top Overlay And Pad C5-2(13365mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (13315mil,4390mil) on Top Overlay And Pad C5-1(13265mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (13065mil,4390mil) on Top Overlay And Pad C4-2(13115mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (13065mil,4390mil) on Top Overlay And Pad C4-1(13015mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (11945mil,4390mil) on Top Overlay And Pad C6-2(11995mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (11945mil,4390mil) on Top Overlay And Pad C6-1(11895mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (7650mil,4390mil) on Top Overlay And Pad C10-1(7600mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (7650mil,4390mil) on Top Overlay And Pad C10-2(7700mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (7400mil,4390mil) on Top Overlay And Pad C9-1(7350mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (7400mil,4390mil) on Top Overlay And Pad C9-2(7450mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (7150mil,4390mil) on Top Overlay And Pad C8-2(7200mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (7150mil,4390mil) on Top Overlay And Pad C8-1(7100mil,4390mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7110mil,1140mil)(7110mil,1170mil) on Top Overlay And Pad Diot2-1(7110mil,1105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7110mil,1140mil)(7110mil,1170mil) on Top Overlay And Pad Diot2-1(7110mil,1105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mil < 10mil) Between Track (7124.997mil,1138.998mil)(7124.997mil,1200.998mil) on Top Overlay And Pad Diot2-1(7110mil,1105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7132.997mil,1070.998mil)(7132.997mil,1268.998mil) on Top Overlay And Pad Diot2-1(7110mil,1105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7055.997mil,1070.998mil)(7132.997mil,1070.998mil) on Top Overlay And Pad Diot2-1(7110mil,1105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7110mil,1440mil)(7110mil,1470mil) on Top Overlay And Pad Diot2-2(7110mil,1505mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7110mil,1440mil)(7110mil,1470mil) on Top Overlay And Pad Diot2-2(7110mil,1505mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,3925mil)(5830mil,3925mil) on Top Overlay And Pad diot1-1(5865mil,3925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5800mil,3925mil)(5830mil,3925mil) on Top Overlay And Pad diot1-1(5865mil,3925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5500mil,3925mil)(5530mil,3925mil) on Top Overlay And Pad diot1-2(5465mil,3925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5500mil,3925mil)(5530mil,3925mil) on Top Overlay And Pad diot1-2(5465mil,3925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4819mil,3926mil)(4857mil,3926mil) on Top Overlay And Pad R48-2(4780mil,3925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5185mil,3930mil)(5235mil,3930mil) on Top Overlay And Pad R48-1(5260mil,3930mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5183mil,3649mil)(5221mil,3649mil) on Top Overlay And Pad R47-2(5260mil,3650mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4805mil,3645mil)(4855mil,3645mil) on Top Overlay And Pad R47-1(4780mil,3645mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9616mil,6102mil)(9616mil,6143mil) on Top Overlay And Pad R50-1(9615mil,6060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9616mil,6483mil)(9616mil,6521mil) on Top Overlay And Pad R50-2(9615mil,6560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.043mil < 10mil) Between Track (6065mil,3974mil)(6305mil,3974mil) on Top Overlay And Pad FUSE1-2(6185mil,4030.37mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.043mil < 10mil) Between Track (6065mil,4927mil)(6305mil,4927mil) on Top Overlay And Pad FUSE1-1(6185mil,4870.63mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.096mil < 10mil) Between Track (6735mil,4365mil)(6740mil,4365mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (6740mil,4320mil)(6740mil,4370mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 10mil) Between Track (6830mil,4320mil)(6830mil,4355mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (6735mil,4175mil)(6735mil,4505mil) on Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad C_in_1-2(6785mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (6545mil,4340mil)(6590mil,4340mil) on Top Overlay And Pad C_in_1-1(6635mil,4340mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9152.985mil,7124.97mil)(9153.002mil,7051mil) on Top Overlay And Pad IC6-1(9165mil,7175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.015mil < 10mil) Between Track (9119.985mil,7124.97mil)(9120.002mil,7051mil) on Top Overlay And Pad IC6-1(9165mil,7175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9201.985mil,7123.97mil)(9202.002mil,7050mil) on Top Overlay And Pad IC6-1(9165mil,7175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.837mil < 10mil) Between Track (9234.985mil,7123.97mil)(9235.002mil,7050mil) on Top Overlay And Pad IC6-2(9265mil,7175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.668mil < 10mil) Between Track (9286.985mil,7124.97mil)(9287.002mil,7051mil) on Top Overlay And Pad IC6-2(9265mil,7175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9382.985mil,7126.97mil)(9383.002mil,7053mil) on Top Overlay And Pad IC6-3(9365mil,7175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.484mil < 10mil) Between Track (8780mil,7713mil)(8780mil,7748mil) on Top Overlay And Pad R49-1(8780mil,7665mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.484mil < 10mil) Between Track (8780mil,7933mil)(8780mil,7967mil) on Top Overlay And Pad R49-2(8780mil,8015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Track (7851mil,7636mil)(7902mil,7636mil) on Top Overlay And Pad VR1-1(7880mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.824mil < 10mil) Between Track (7849mil,7711mil)(7849mil,7886mil) on Top Overlay And Pad VR1-1(7880mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.135mil < 10mil) Between Track (7911mil,7650mil)(8048mil,7650mil) on Top Overlay And Pad VR1-1(7880mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.178mil < 10mil) Between Track (7912mil,7709mil)(8047mil,7709mil) on Top Overlay And Pad VR1-1(7880mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.983mil < 10mil) Between Track (7934mil,7926mil)(8021.5mil,7926mil) on Top Overlay And Pad VR1-2(7980mil,7880mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.863mil < 10mil) Between Track (8110mil,7712mil)(8110mil,7887mil) on Top Overlay And Pad VR1-3(8080mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Track (8060mil,7636mil)(8111mil,7636mil) on Top Overlay And Pad VR1-3(8080mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.863mil < 10mil) Between Track (7911mil,7650mil)(8048mil,7650mil) on Top Overlay And Pad VR1-3(8080mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.917mil < 10mil) Between Track (7912mil,7709mil)(8047mil,7709mil) on Top Overlay And Pad VR1-3(8080mil,7680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7801mil,6278mil)(7801mil,6316mil) on Top Overlay And Pad R54-2(7800mil,6355mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7805mil,5900mil)(7805mil,5950mil) on Top Overlay And Pad R54-1(7805mil,5875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7571mil,6278mil)(7571mil,6316mil) on Top Overlay And Pad R53-2(7570mil,6355mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7575mil,5900mil)(7575mil,5950mil) on Top Overlay And Pad R53-1(7575mil,5875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7341mil,6278mil)(7341mil,6316mil) on Top Overlay And Pad R52-2(7340mil,6355mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7345mil,5900mil)(7345mil,5950mil) on Top Overlay And Pad R52-1(7345mil,5875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7131mil,6278mil)(7131mil,6316mil) on Top Overlay And Pad R51-2(7130mil,6355mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7135mil,5900mil)(7135mil,5950mil) on Top Overlay And Pad R51-1(7135mil,5875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (19060mil,5060mil)(19060mil,5160mil) on Top Overlay And Pad C11-1(19100mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (19140mil,5060mil)(19140mil,5160mil) on Top Overlay And Pad C11-1(19100mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (19060mil,5060mil)(19060mil,5160mil) on Top Overlay And Pad C11-2(19100mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (19140mil,5060mil)(19140mil,5160mil) on Top Overlay And Pad C11-2(19100mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18840mil,5060mil)(18840mil,5160mil) on Top Overlay And Pad C12-1(18880mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18920mil,5060mil)(18920mil,5160mil) on Top Overlay And Pad C12-1(18880mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18840mil,5060mil)(18840mil,5160mil) on Top Overlay And Pad C12-2(18880mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18920mil,5060mil)(18920mil,5160mil) on Top Overlay And Pad C12-2(18880mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18696mil,5103mil)(18696mil,5141mil) on Top Overlay And Pad R12-2(18695mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18700mil,4725mil)(18700mil,4775mil) on Top Overlay And Pad R12-1(18700mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18491mil,5103mil)(18491mil,5141mil) on Top Overlay And Pad R11-2(18490mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18495mil,4725mil)(18495mil,4775mil) on Top Overlay And Pad R11-1(18495mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18195mil,5060mil)(18195mil,5160mil) on Top Overlay And Pad C13-1(18235mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18275mil,5060mil)(18275mil,5160mil) on Top Overlay And Pad C13-1(18235mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18195mil,5060mil)(18195mil,5160mil) on Top Overlay And Pad C13-2(18235mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18275mil,5060mil)(18275mil,5160mil) on Top Overlay And Pad C13-2(18235mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (17975mil,5060mil)(17975mil,5160mil) on Top Overlay And Pad C14-1(18015mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18055mil,5060mil)(18055mil,5160mil) on Top Overlay And Pad C14-1(18015mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (17975mil,5060mil)(17975mil,5160mil) on Top Overlay And Pad C14-2(18015mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (18055mil,5060mil)(18055mil,5160mil) on Top Overlay And Pad C14-2(18015mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17831mil,5103mil)(17831mil,5141mil) on Top Overlay And Pad R13-2(17830mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17835mil,4725mil)(17835mil,4775mil) on Top Overlay And Pad R13-1(17835mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (17295mil,4825mil)(17695mil,4825mil) on Top Overlay And Pad IC5-1(17345mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (17295mil,4825mil)(17695mil,4825mil) on Top Overlay And Pad IC5-2(17445mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (17295mil,4825mil)(17695mil,4825mil) on Top Overlay And Pad IC5-3(17545mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (17295mil,4825mil)(17695mil,4825mil) on Top Overlay And Pad IC5-4(17645mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (17295mil,5225mil)(17695mil,5225mil) on Top Overlay And Pad IC5-8(17345mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (17295mil,5225mil)(17695mil,5225mil) on Top Overlay And Pad IC5-7(17445mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (17295mil,5225mil)(17695mil,5225mil) on Top Overlay And Pad IC5-6(17545mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (17295mil,5225mil)(17695mil,5225mil) on Top Overlay And Pad IC5-5(17645mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17136mil,5103mil)(17136mil,5141mil) on Top Overlay And Pad R14-2(17135mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17140mil,4725mil)(17140mil,4775mil) on Top Overlay And Pad R14-1(17140mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (16600mil,4825mil)(17000mil,4825mil) on Top Overlay And Pad IC2-1(16650mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (16600mil,4825mil)(17000mil,4825mil) on Top Overlay And Pad IC2-2(16750mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (16600mil,4825mil)(17000mil,4825mil) on Top Overlay And Pad IC2-3(16850mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (16600mil,4825mil)(17000mil,4825mil) on Top Overlay And Pad IC2-4(16950mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (16600mil,5225mil)(17000mil,5225mil) on Top Overlay And Pad IC2-8(16650mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (16600mil,5225mil)(17000mil,5225mil) on Top Overlay And Pad IC2-7(16750mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (16600mil,5225mil)(17000mil,5225mil) on Top Overlay And Pad IC2-6(16850mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (16600mil,5225mil)(17000mil,5225mil) on Top Overlay And Pad IC2-5(16950mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16441mil,5103mil)(16441mil,5141mil) on Top Overlay And Pad R16-2(16440mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16445mil,4725mil)(16445mil,4775mil) on Top Overlay And Pad R16-1(16445mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16221mil,5103mil)(16221mil,5141mil) on Top Overlay And Pad R15-2(16220mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16225mil,4725mil)(16225mil,4775mil) on Top Overlay And Pad R15-1(16225mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16001mil,5103mil)(16001mil,5141mil) on Top Overlay And Pad R17-2(16000mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16005mil,4725mil)(16005mil,4775mil) on Top Overlay And Pad R17-1(16005mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15781mil,5103mil)(15781mil,5141mil) on Top Overlay And Pad R18-2(15780mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15785mil,4725mil)(15785mil,4775mil) on Top Overlay And Pad R18-1(15785mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15561mil,5103mil)(15561mil,5141mil) on Top Overlay And Pad R19-2(15560mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15565mil,4725mil)(15565mil,4775mil) on Top Overlay And Pad R19-1(15565mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15351mil,5103mil)(15351mil,5141mil) on Top Overlay And Pad R21-2(15350mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15355mil,4725mil)(15355mil,4775mil) on Top Overlay And Pad R21-1(15355mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15121mil,5103mil)(15121mil,5141mil) on Top Overlay And Pad R20-2(15120mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (15125mil,4725mil)(15125mil,4775mil) on Top Overlay And Pad R20-1(15125mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14891mil,5103mil)(14891mil,5141mil) on Top Overlay And Pad R22-2(14890mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14895mil,4725mil)(14895mil,4775mil) on Top Overlay And Pad R22-1(14895mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14441mil,5103mil)(14441mil,5141mil) on Top Overlay And Pad R24-2(14440mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14445mil,4725mil)(14445mil,4775mil) on Top Overlay And Pad R24-1(14445mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14004mil,5706mil)(14042mil,5706mil) on Top Overlay And Pad R23-2(13965mil,5705mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14370mil,5710mil)(14420mil,5710mil) on Top Overlay And Pad R23-1(14445mil,5710mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13981mil,5103mil)(13981mil,5141mil) on Top Overlay And Pad R25-2(13980mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13985mil,4725mil)(13985mil,4775mil) on Top Overlay And Pad R25-1(13985mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RS1" (13945mil,4616mil) on Top Overlay And Pad R25-1(13985mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13751mil,5103mil)(13751mil,5141mil) on Top Overlay And Pad R26-2(13750mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13755mil,4725mil)(13755mil,4775mil) on Top Overlay And Pad R26-1(13755mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13301mil,5103mil)(13301mil,5141mil) on Top Overlay And Pad R27-2(13300mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13305mil,4725mil)(13305mil,4775mil) on Top Overlay And Pad R27-1(13305mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13071mil,5103mil)(13071mil,5141mil) on Top Overlay And Pad R30-2(13070mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13075mil,4725mil)(13075mil,4775mil) on Top Overlay And Pad R30-1(13075mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12841mil,5103mil)(12841mil,5141mil) on Top Overlay And Pad R29-2(12840mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12845mil,4725mil)(12845mil,4775mil) on Top Overlay And Pad R29-1(12845mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RS2" (12825mil,4616mil) on Top Overlay And Pad R29-1(12845mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12611mil,5103mil)(12611mil,5141mil) on Top Overlay And Pad R28-2(12610mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12615mil,4725mil)(12615mil,4775mil) on Top Overlay And Pad R28-1(12615mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12401mil,5103mil)(12401mil,5141mil) on Top Overlay And Pad R31-2(12400mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12405mil,4725mil)(12405mil,4775mil) on Top Overlay And Pad R31-1(12405mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12171mil,5103mil)(12171mil,5141mil) on Top Overlay And Pad R32-2(12170mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12175mil,4725mil)(12175mil,4775mil) on Top Overlay And Pad R32-1(12175mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RS3" (12180mil,4616mil) on Top Overlay And Pad R32-1(12175mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11875mil,5060mil)(11875mil,5160mil) on Top Overlay And Pad C17-1(11915mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11955mil,5060mil)(11955mil,5160mil) on Top Overlay And Pad C17-1(11915mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11875mil,5060mil)(11875mil,5160mil) on Top Overlay And Pad C17-2(11915mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11955mil,5060mil)(11955mil,5160mil) on Top Overlay And Pad C17-2(11915mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11721mil,5103mil)(11721mil,5141mil) on Top Overlay And Pad R33-2(11720mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11725mil,4725mil)(11725mil,4775mil) on Top Overlay And Pad R33-1(11725mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11425mil,5060mil)(11425mil,5160mil) on Top Overlay And Pad C18-1(11465mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11505mil,5060mil)(11505mil,5160mil) on Top Overlay And Pad C18-1(11465mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11425mil,5060mil)(11425mil,5160mil) on Top Overlay And Pad C18-2(11465mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (11505mil,5060mil)(11505mil,5160mil) on Top Overlay And Pad C18-2(11465mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11271mil,5103mil)(11271mil,5141mil) on Top Overlay And Pad R35-2(11270mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11275mil,4725mil)(11275mil,4775mil) on Top Overlay And Pad R35-1(11275mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11041mil,5103mil)(11041mil,5141mil) on Top Overlay And Pad R34-2(11040mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11045mil,4725mil)(11045mil,4775mil) on Top Overlay And Pad R34-1(11045mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10811mil,5103mil)(10811mil,5141mil) on Top Overlay And Pad R36-2(10810mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10815mil,4725mil)(10815mil,4775mil) on Top Overlay And Pad R36-1(10815mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (10275mil,4825mil)(10675mil,4825mil) on Top Overlay And Pad IC3-1(10325mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (10275mil,4825mil)(10675mil,4825mil) on Top Overlay And Pad IC3-2(10425mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (10275mil,4825mil)(10675mil,4825mil) on Top Overlay And Pad IC3-3(10525mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (10275mil,4825mil)(10675mil,4825mil) on Top Overlay And Pad IC3-4(10625mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (10275mil,5225mil)(10675mil,5225mil) on Top Overlay And Pad IC3-8(10325mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (10275mil,5225mil)(10675mil,5225mil) on Top Overlay And Pad IC3-7(10425mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (10275mil,5225mil)(10675mil,5225mil) on Top Overlay And Pad IC3-6(10525mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (10275mil,5225mil)(10675mil,5225mil) on Top Overlay And Pad IC3-5(10625mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10106mil,5103mil)(10106mil,5141mil) on Top Overlay And Pad R37-2(10105mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10110mil,4725mil)(10110mil,4775mil) on Top Overlay And Pad R37-1(10110mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9876mil,5103mil)(9876mil,5141mil) on Top Overlay And Pad R38-2(9875mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9880mil,4725mil)(9880mil,4775mil) on Top Overlay And Pad R38-1(9880mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9580mil,5060mil)(9580mil,5160mil) on Top Overlay And Pad C19-1(9620mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9660mil,5060mil)(9660mil,5160mil) on Top Overlay And Pad C19-1(9620mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9580mil,5060mil)(9580mil,5160mil) on Top Overlay And Pad C19-2(9620mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9660mil,5060mil)(9660mil,5160mil) on Top Overlay And Pad C19-2(9620mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9350mil,5060mil)(9350mil,5160mil) on Top Overlay And Pad C20-1(9390mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9430mil,5060mil)(9430mil,5160mil) on Top Overlay And Pad C20-1(9390mil,5060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9350mil,5060mil)(9350mil,5160mil) on Top Overlay And Pad C20-2(9390mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.484mil < 10mil) Between Track (9430mil,5060mil)(9430mil,5160mil) on Top Overlay And Pad C20-2(9390mil,5160mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9196mil,5103mil)(9196mil,5141mil) on Top Overlay And Pad R39-2(9195mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9200mil,4725mil)(9200mil,4775mil) on Top Overlay And Pad R39-1(9200mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8986mil,5103mil)(8986mil,5141mil) on Top Overlay And Pad R41-2(8985mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8990mil,4725mil)(8990mil,4775mil) on Top Overlay And Pad R41-1(8990mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8756mil,5103mil)(8756mil,5141mil) on Top Overlay And Pad R40-2(8755mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8760mil,4725mil)(8760mil,4775mil) on Top Overlay And Pad R40-1(8760mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (8220mil,4825mil)(8620mil,4825mil) on Top Overlay And Pad IC4-1(8270mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (8220mil,4825mil)(8620mil,4825mil) on Top Overlay And Pad IC4-2(8370mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (8220mil,4825mil)(8620mil,4825mil) on Top Overlay And Pad IC4-3(8470mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (8220mil,4825mil)(8620mil,4825mil) on Top Overlay And Pad IC4-4(8570mil,4875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (8220mil,5225mil)(8620mil,5225mil) on Top Overlay And Pad IC4-8(8270mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (8220mil,5225mil)(8620mil,5225mil) on Top Overlay And Pad IC4-7(8370mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (8220mil,5225mil)(8620mil,5225mil) on Top Overlay And Pad IC4-6(8470mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Track (8220mil,5225mil)(8620mil,5225mil) on Top Overlay And Pad IC4-5(8570mil,5175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8051mil,5103mil)(8051mil,5141mil) on Top Overlay And Pad R42-2(8050mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8055mil,4725mil)(8055mil,4775mil) on Top Overlay And Pad R42-1(8055mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7821mil,5103mil)(7821mil,5141mil) on Top Overlay And Pad R43-2(7820mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7825mil,4725mil)(7825mil,4775mil) on Top Overlay And Pad R43-1(7825mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7591mil,5103mil)(7591mil,5141mil) on Top Overlay And Pad R44-2(7590mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7595mil,4725mil)(7595mil,4775mil) on Top Overlay And Pad R44-1(7595mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7361mil,5103mil)(7361mil,5141mil) on Top Overlay And Pad R45-2(7360mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7365mil,4725mil)(7365mil,4775mil) on Top Overlay And Pad R45-1(7365mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7131mil,5103mil)(7131mil,5141mil) on Top Overlay And Pad R46-2(7130mil,5180mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7135mil,4725mil)(7135mil,4775mil) on Top Overlay And Pad R46-1(7135mil,4700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18805mil,4085mil)(18805mil,4115mil) on Top Overlay And Pad D1-1(18805mil,4050mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18805mil,4085mil)(18805mil,4115mil) on Top Overlay And Pad D1-1(18805mil,4050mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18805mil,4385mil)(18805mil,4415mil) on Top Overlay And Pad D1-2(18805mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18805mil,4385mil)(18805mil,4415mil) on Top Overlay And Pad D1-2(18805mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18635mil,4085mil)(18635mil,4115mil) on Top Overlay And Pad D2-1(18635mil,4050mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18635mil,4085mil)(18635mil,4115mil) on Top Overlay And Pad D2-1(18635mil,4050mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18635mil,4385mil)(18635mil,4415mil) on Top Overlay And Pad D2-2(18635mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18635mil,4385mil)(18635mil,4415mil) on Top Overlay And Pad D2-2(18635mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18260mil,4290mil)(18280mil,4310mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18270mil,4390mil)(18280mil,4380mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18280mil,4310mil)(18280mil,4380mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18270mil,4390mil)(18290mil,4410mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18180mil,4290mil)(18260mil,4290mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18160mil,4310mil)(18180mil,4290mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18160mil,4380mil)(18170mil,4390mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18150mil,4410mil)(18170mil,4390mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (18160mil,4310mil)(18160mil,4380mil) on Top Overlay And Pad Q3-0(18220mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17505mil,4380mil)(17515mil,4390mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17605mil,4290mil)(17625mil,4310mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17615mil,4390mil)(17625mil,4380mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17495mil,4410mil)(17515mil,4390mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17505mil,4310mil)(17505mil,4380mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17625mil,4310mil)(17625mil,4380mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17615mil,4390mil)(17635mil,4410mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17525mil,4290mil)(17605mil,4290mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (17505mil,4310mil)(17525mil,4290mil) on Top Overlay And Pad Q2-0(17565mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16845mil,4310mil)(16865mil,4290mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16845mil,4380mil)(16855mil,4390mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16835mil,4410mil)(16855mil,4390mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16845mil,4310mil)(16845mil,4380mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16965mil,4310mil)(16965mil,4380mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16865mil,4290mil)(16945mil,4290mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16945mil,4290mil)(16965mil,4310mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16955mil,4390mil)(16965mil,4380mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16955mil,4390mil)(16975mil,4410mil) on Top Overlay And Pad Q1-0(16905mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16490mil,4085mil)(16490mil,4115mil) on Top Overlay And Pad D3-1(16490mil,4050mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16490mil,4085mil)(16490mil,4115mil) on Top Overlay And Pad D3-1(16490mil,4050mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16490mil,4385mil)(16490mil,4415mil) on Top Overlay And Pad D3-2(16490mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (16490mil,4385mil)(16490mil,4415mil) on Top Overlay And Pad D3-2(16490mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14371mil,4363mil)(14371mil,4401mil) on Top Overlay And Pad R1-2(14370mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14375mil,3985mil)(14375mil,4035mil) on Top Overlay And Pad R1-1(14375mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14161mil,4363mil)(14161mil,4401mil) on Top Overlay And Pad R2-2(14160mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (14165mil,3985mil)(14165mil,4035mil) on Top Overlay And Pad R2-1(14165mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13746mil,4363mil)(13746mil,4401mil) on Top Overlay And Pad R3-2(13745mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13750mil,3985mil)(13750mil,4035mil) on Top Overlay And Pad R3-1(13750mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13541mil,4363mil)(13541mil,4401mil) on Top Overlay And Pad R4-2(13540mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (13545mil,3985mil)(13545mil,4035mil) on Top Overlay And Pad R4-1(13545mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12606mil,4363mil)(12606mil,4401mil) on Top Overlay And Pad R5-2(12605mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12610mil,3985mil)(12610mil,4035mil) on Top Overlay And Pad R5-1(12610mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12401mil,4363mil)(12401mil,4401mil) on Top Overlay And Pad R6-2(12400mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (12405mil,3985mil)(12405mil,4035mil) on Top Overlay And Pad R6-1(12405mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11716mil,4363mil)(11716mil,4401mil) on Top Overlay And Pad R7-2(11715mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11720mil,3985mil)(11720mil,4035mil) on Top Overlay And Pad R7-1(11720mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11225mil,4310mil)(11245mil,4290mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11225mil,4380mil)(11235mil,4390mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11325mil,4290mil)(11345mil,4310mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11335mil,4390mil)(11345mil,4380mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11215mil,4410mil)(11235mil,4390mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11225mil,4310mil)(11225mil,4380mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11345mil,4310mil)(11345mil,4380mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11335mil,4390mil)(11355mil,4410mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (11245mil,4290mil)(11325mil,4290mil) on Top Overlay And Pad Q6-0(11285mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10565mil,4310mil)(10585mil,4290mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10565mil,4380mil)(10575mil,4390mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10665mil,4290mil)(10685mil,4310mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10675mil,4390mil)(10685mil,4380mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10565mil,4310mil)(10565mil,4380mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10685mil,4310mil)(10685mil,4380mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10675mil,4390mil)(10695mil,4410mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10555mil,4410mil)(10575mil,4390mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10585mil,4290mil)(10665mil,4290mil) on Top Overlay And Pad Q5-0(10625mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9905mil,4380mil)(9915mil,4390mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10005mil,4290mil)(10025mil,4310mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10015mil,4390mil)(10025mil,4380mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9895mil,4410mil)(9915mil,4390mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9905mil,4310mil)(9905mil,4380mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10025mil,4310mil)(10025mil,4380mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10015mil,4390mil)(10035mil,4410mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9905mil,4310mil)(9925mil,4290mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9925mil,4290mil)(10005mil,4290mil) on Top Overlay And Pad Q4-0(9965mil,4330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9536mil,4363mil)(9536mil,4401mil) on Top Overlay And Pad R9-2(9535mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9540mil,3985mil)(9540mil,4035mil) on Top Overlay And Pad R9-1(9540mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9331mil,4363mil)(9331mil,4401mil) on Top Overlay And Pad R8-2(9330mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9335mil,3985mil)(9335mil,4035mil) on Top Overlay And Pad R8-1(9335mil,3960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.002mil < 10mil) Between Track (7110mil,1140mil)(7110mil,1170mil) on Top Overlay And Pad R50-1(7094.997mil,1104.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.002mil < 10mil) Between Track (7110mil,1140mil)(7110mil,1170mil) on Top Overlay And Pad R50-1(7094.997mil,1104.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Track (7064.997mil,1138.998mil)(7064.997mil,1200.998mil) on Top Overlay And Pad R50-1(7094.997mil,1104.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (7055.997mil,1070.998mil)(7055.997mil,1268.998mil) on Top Overlay And Pad R50-1(7094.997mil,1104.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Track (7124.997mil,1138.998mil)(7124.997mil,1200.998mil) on Top Overlay And Pad R50-1(7094.997mil,1104.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (7132.997mil,1070.998mil)(7132.997mil,1268.998mil) on Top Overlay And Pad R50-1(7094.997mil,1104.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (7055.997mil,1070.998mil)(7132.997mil,1070.998mil) on Top Overlay And Pad R50-1(7094.997mil,1104.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7055mil,1230mil)(7110mil,1230mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Track (7064.997mil,1138.998mil)(7064.997mil,1200.998mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (7055.997mil,1070.998mil)(7055.997mil,1268.998mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7110mil,1285mil)(7110mil,1230mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7110mil,1165mil)(7110mil,1230mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Track (7124.997mil,1138.998mil)(7124.997mil,1200.998mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (7132.997mil,1070.998mil)(7132.997mil,1268.998mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.497mil < 10mil) Between Track (7055mil,1230mil)(7055mil,1385mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7110mil,1230mil)(7165mil,1230mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (7055.997mil,1268.998mil)(7132.997mil,1268.998mil) on Top Overlay And Pad R50-2(7094.997mil,1234.998mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9350mil,6313mil)(9350mil,6347mil) on Top Overlay And Pad C27-1(9374.994mil,6290.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (9342mil,6260mil)(9342mil,6400mil) on Top Overlay And Pad C27-1(9374.994mil,6290.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9400mil,6313mil)(9400mil,6347mil) on Top Overlay And Pad C27-1(9374.994mil,6290.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (9409mil,6260mil)(9409mil,6400mil) on Top Overlay And Pad C27-1(9374.994mil,6290.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (9342mil,6260mil)(9409mil,6260mil) on Top Overlay And Pad C27-1(9374.994mil,6290.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9350mil,6313mil)(9350mil,6347mil) on Top Overlay And Pad C27-2(9374.994mil,6369.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (9342mil,6260mil)(9342mil,6400mil) on Top Overlay And Pad C27-2(9374.994mil,6369.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9400mil,6313mil)(9400mil,6347mil) on Top Overlay And Pad C27-2(9374.994mil,6369.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (9409mil,6260mil)(9409mil,6400mil) on Top Overlay And Pad C27-2(9374.994mil,6369.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (9342mil,6400mil)(9409mil,6400mil) on Top Overlay And Pad C27-2(9374.994mil,6369.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (9055mil,6375mil)(9060mil,6375mil) on Top Overlay And Pad LED2-2(9090mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (9055mil,6285mil)(9055mil,6375mil) on Top Overlay And Pad LED2-2(9090mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (9125mil,6285mil)(9125mil,6375mil) on Top Overlay And Pad LED2-2(9090mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (9120mil,6375mil)(9125mil,6375mil) on Top Overlay And Pad LED2-2(9090mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (9055mil,6285mil)(9060mil,6285mil) on Top Overlay And Pad LED2-1(9090mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (9055mil,6285mil)(9055mil,6375mil) on Top Overlay And Pad LED2-1(9090mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (9125mil,6285mil)(9125mil,6375mil) on Top Overlay And Pad LED2-1(9090mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (9120mil,6285mil)(9125mil,6285mil) on Top Overlay And Pad LED2-1(9090mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8725mil,6365mil)(8730mil,6365mil) on Top Overlay And Pad LED_1-2(8760mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8790mil,6365mil)(8795mil,6365mil) on Top Overlay And Pad LED_1-2(8760mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8725mil,6275mil)(8725mil,6365mil) on Top Overlay And Pad LED_1-2(8760mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8795mil,6275mil)(8795mil,6365mil) on Top Overlay And Pad LED_1-2(8760mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8725mil,6275mil)(8730mil,6275mil) on Top Overlay And Pad LED_1-1(8760mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8790mil,6275mil)(8795mil,6275mil) on Top Overlay And Pad LED_1-1(8760mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8725mil,6275mil)(8725mil,6365mil) on Top Overlay And Pad LED_1-1(8760mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8795mil,6275mil)(8795mil,6365mil) on Top Overlay And Pad LED_1-1(8760mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8455mil,6375mil)(8460mil,6375mil) on Top Overlay And Pad LED1-2(8490mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8520mil,6375mil)(8525mil,6375mil) on Top Overlay And Pad LED1-2(8490mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8455mil,6285mil)(8455mil,6375mil) on Top Overlay And Pad LED1-2(8490mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8525mil,6285mil)(8525mil,6375mil) on Top Overlay And Pad LED1-2(8490mil,6375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8455mil,6285mil)(8460mil,6285mil) on Top Overlay And Pad LED1-1(8490mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8520mil,6285mil)(8525mil,6285mil) on Top Overlay And Pad LED1-1(8490mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8455mil,6285mil)(8455mil,6375mil) on Top Overlay And Pad LED1-1(8490mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8525mil,6285mil)(8525mil,6375mil) on Top Overlay And Pad LED1-1(8490mil,6285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (7955mil,6365mil)(7960mil,6365mil) on Top Overlay And Pad LED_Vin1-2(7990mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8020mil,6365mil)(8025mil,6365mil) on Top Overlay And Pad LED_Vin1-2(7990mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (7955mil,6275mil)(7955mil,6365mil) on Top Overlay And Pad LED_Vin1-2(7990mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8025mil,6275mil)(8025mil,6365mil) on Top Overlay And Pad LED_Vin1-2(7990mil,6365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (7955mil,6275mil)(7960mil,6275mil) on Top Overlay And Pad LED_Vin1-1(7990mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (8020mil,6275mil)(8025mil,6275mil) on Top Overlay And Pad LED_Vin1-1(7990mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (7955mil,6275mil)(7955mil,6365mil) on Top Overlay And Pad LED_Vin1-1(7990mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (8025mil,6275mil)(8025mil,6365mil) on Top Overlay And Pad LED_Vin1-1(7990mil,6275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-1(14544.488mil,4445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (14506.575mil,4471.575mil)(14582.362mil,4471.575mil) on Top Overlay And Pad IC1-1(14544.488mil,4445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-2(14544.488mil,4395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-3(14544.488mil,4345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-4(14544.488mil,4295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-5(14544.488mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-6(14544.488mil,4195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-7(14544.488mil,4145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-8(14544.488mil,4095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-9(14544.488mil,4045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-10(14544.488mil,3995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-11(14544.488mil,3945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-12(14544.488mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-13(14544.488mil,3845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14596.142mil,3767.638mil)(14596.142mil,4472.362mil) on Top Overlay And Pad IC1-14(14544.488mil,3795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-15(14915.512mil,3795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-16(14915.512mil,3845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-17(14915.512mil,3895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-18(14915.512mil,3945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-19(14915.512mil,3995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-20(14915.512mil,4045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-21(14915.512mil,4095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-22(14915.512mil,4145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-23(14915.512mil,4195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-24(14915.512mil,4245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-25(14915.512mil,4295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-26(14915.512mil,4345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-27(14915.512mil,4395mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Track (14863.858mil,3767.638mil)(14863.858mil,4472.362mil) on Top Overlay And Pad IC1-28(14915.512mil,4445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.823mil]
Rule Violations :418

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.351mil < 10mil) Between Text "C_in_1" (6546mil,4553mil) on Top Overlay And Arc (6603mil,4612mil) on Top Overlay Silk Text to Silk Clearance [4.351mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7090mil,1325mil)(7130mil,1325mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7090mil,1285mil)(7110mil,1325mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7090mil,1285mil)(7130mil,1285mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7110mil,1325mil)(7130mil,1285mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.739mil < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7110mil,1285mil)(7110mil,1230mil) on Top Overlay Silk Text to Silk Clearance [9.739mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7110mil,1325mil)(7110mil,1385mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7055mil,1230mil)(7055mil,1385mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (7063.5mil,1301.5mil) on Top Overlay And Track (7165mil,1230mil)(7165mil,1385mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (9583.5mil,6431.5mil) on Top Overlay And Track (9540mil,6483mil)(9688.811mil,6483mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (9583.5mil,6431.5mil) on Top Overlay And Track (9688.811mil,6143mil)(9688.811mil,6483mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R50" (9583.5mil,6431.5mil) on Top Overlay And Track (9616mil,6483mil)(9616mil,6521mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (4946mil,4389mil) on Top Overlay And Track (4744.961mil,4448.779mil)(5217.402mil,4448.779mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C_in_1" (6546mil,4553mil) on Top Overlay And Track (6505mil,4565mil)(6905mil,4565mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (7097.5mil,1302.5mil) (7122.5mil,1412.5mil) on Top Overlay And Text "R50" (7063.5mil,1301.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :15

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room Sheet2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Sheet2'))
Rule Violations :0

Processing Rule : Room Source (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Source'))
Rule Violations :0

Processing Rule : Room Sheet1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Sheet1'))
Rule Violations :0

Processing Rule : Room KIT_STM32F4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('KIT_STM32F4'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:05