-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_C_0_AWVALID : OUT STD_LOGIC;
    m_axi_C_0_AWREADY : IN STD_LOGIC;
    m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WVALID : OUT STD_LOGIC;
    m_axi_C_0_WREADY : IN STD_LOGIC;
    m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_WLAST : OUT STD_LOGIC;
    m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARVALID : OUT STD_LOGIC;
    m_axi_C_0_ARREADY : IN STD_LOGIC;
    m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RVALID : IN STD_LOGIC;
    m_axi_C_0_RREADY : OUT STD_LOGIC;
    m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_RLAST : IN STD_LOGIC;
    m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BVALID : IN STD_LOGIC;
    m_axi_C_0_BREADY : OUT STD_LOGIC;
    m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln103 : IN STD_LOGIC_VECTOR (61 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln103_reg_2015 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal C_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage3_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp3 : BOOLEAN;
    signal ap_block_pp0_stage2_grp4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln103_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln106_3_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_3_reg_2059 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1000_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_40_reg_2067 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_fu_1072_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_reg_2072 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_fu_1144_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_reg_2077 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_65_fu_1216_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_65_reg_2082 : STD_LOGIC_VECTOR (23 downto 0);
    signal c0_1_fu_1337_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal c0_1_reg_2087 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal and_ln106_3_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_3_reg_2092 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_1_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_1_reg_2097 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_3_fu_1459_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln107_3_reg_2102 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_3_fu_1466_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_3_reg_2107 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln109_3_fu_1473_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln109_3_reg_2112 : STD_LOGIC_VECTOR (23 downto 0);
    signal c0_2_fu_1487_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal c0_2_reg_2117 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal c1_2_fu_1643_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal c1_2_reg_2122 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage3_11001_grp1 : BOOLEAN;
    signal c2_2_fu_1807_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal c2_2_reg_2132 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal c3_2_fu_1969_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal c3_2_reg_2137 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_1_fu_982_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln111_fu_1815_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal zext_ln112_fu_1977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp3 : BOOLEAN;
    signal zext_ln113_fu_1981_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp4 : BOOLEAN;
    signal zext_ln114_fu_1985_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_01001_grp4 : BOOLEAN;
    signal jb_fu_300 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln104_fu_1288_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jb_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_304 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln103_fu_948_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten6_fu_308 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln103_1_fu_906_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR (12 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal grp_fu_814_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln106_1_fu_1321_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln107_1_fu_1497_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln108_1_fu_1661_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln109_1_fu_1823_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_814_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln106_fu_1316_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln107_fu_1493_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln108_fu_1657_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln109_fu_1819_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal grp_fu_814_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_844_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_858_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_928_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_918_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln104_fu_936_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln103_fu_922_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln104_fu_956_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_fu_964_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_974_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln104_1_fu_960_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_40_fu_1000_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_fu_1072_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_fu_1144_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_65_fu_1216_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln103_fu_944_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln106_3_fu_1309_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_826_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln106_fu_1333_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_88_fu_1343_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_1325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_fu_1357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_1_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_1_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_fu_1371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_2_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_3_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_1_fu_1391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_2_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_4_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln106_2_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln106_4_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln106_5_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln106_2_fu_1480_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln107_fu_1509_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal c1_1_fu_1513_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_93_fu_1519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_1539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_1_fu_1555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_1_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_fu_1547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_2_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_3_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_1_fu_1567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_2_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_4_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_2_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_4_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_3_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_5_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_1_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_2_fu_1629_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln108_fu_1673_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal c2_1_fu_1677_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_98_fu_1683_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_1665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_1703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_1_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_1_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_fu_1711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_2_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_3_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_1_fu_1731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_2_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_4_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_2_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_4_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_3_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_5_fu_1787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_1_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_2_fu_1793_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln109_fu_1835_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal c3_1_fu_1839_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_103_fu_1845_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_1827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_fu_1853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_1865_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_1_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_1_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_fu_1873_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_2_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_fu_1913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_3_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_1_fu_1893_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_2_fu_1901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_4_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_2_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln109_4_fu_1943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_3_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_5_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_1_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_2_fu_1955_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_40_fu_1000_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1000_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1072_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_1144_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1216_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_33_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U248 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_814_p0,
        din1 => grp_fu_814_p1,
        dout => grp_fu_814_p2);

    sparsemux_33_6_24_1_1_U249 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_4_reload,
        din2 => scale_8_reload,
        din3 => scale_12_reload,
        din4 => scale_16_reload,
        din5 => scale_20_reload,
        din6 => scale_24_reload,
        din7 => scale_28_reload,
        din8 => scale_32_reload,
        din9 => scale_36_reload,
        din10 => scale_40_reload,
        din11 => scale_44_reload,
        din12 => scale_48_reload,
        din13 => scale_52_reload,
        din14 => scale_56_reload,
        din15 => scale_60_reload,
        def => tmp_40_fu_1000_p33,
        sel => select_ln104_fu_936_p3,
        dout => tmp_40_fu_1000_p35);

    sparsemux_33_6_24_1_1_U250 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_5_reload,
        din2 => scale_9_reload,
        din3 => scale_13_reload,
        din4 => scale_17_reload,
        din5 => scale_21_reload,
        din6 => scale_25_reload,
        din7 => scale_29_reload,
        din8 => scale_33_reload,
        din9 => scale_37_reload,
        din10 => scale_41_reload,
        din11 => scale_45_reload,
        din12 => scale_49_reload,
        din13 => scale_53_reload,
        din14 => scale_57_reload,
        din15 => scale_61_reload,
        def => tmp_49_fu_1072_p33,
        sel => select_ln104_fu_936_p3,
        dout => tmp_49_fu_1072_p35);

    sparsemux_33_6_24_1_1_U251 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_6_reload,
        din2 => scale_10_reload,
        din3 => scale_14_reload,
        din4 => scale_18_reload,
        din5 => scale_22_reload,
        din6 => scale_26_reload,
        din7 => scale_30_reload,
        din8 => scale_34_reload,
        din9 => scale_38_reload,
        din10 => scale_42_reload,
        din11 => scale_46_reload,
        din12 => scale_50_reload,
        din13 => scale_54_reload,
        din14 => scale_58_reload,
        din15 => scale_62_reload,
        def => tmp_57_fu_1144_p33,
        sel => select_ln104_fu_936_p3,
        dout => tmp_57_fu_1144_p35);

    sparsemux_33_6_24_1_1_U252 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_7_reload,
        din2 => scale_11_reload,
        din3 => scale_15_reload,
        din4 => scale_19_reload,
        din5 => scale_23_reload,
        din6 => scale_27_reload,
        din7 => scale_31_reload,
        din8 => scale_35_reload,
        din9 => scale_39_reload,
        din10 => scale_43_reload,
        din11 => scale_47_reload,
        din12 => scale_51_reload,
        din13 => scale_55_reload,
        din14 => scale_59_reload,
        din15 => scale_63_reload,
        def => tmp_65_fu_1216_p33,
        sel => select_ln104_fu_936_p3,
        dout => tmp_65_fu_1216_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_loop_exit_ready = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln103_fu_900_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_304 <= select_ln103_fu_948_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_304 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln103_fu_900_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten6_fu_308 <= add_ln103_1_fu_906_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_308 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    jb_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln103_fu_900_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    jb_fu_300 <= add_ln104_fu_1288_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    jb_fu_300 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln106_3_reg_2092 <= and_ln106_3_fu_1423_p2;
                c0_1_reg_2087 <= c0_1_fu_1337_p2;
                or_ln106_1_reg_2097 <= or_ln106_1_fu_1453_p2;
                select_ln107_3_reg_2102 <= select_ln107_3_fu_1459_p3;
                select_ln108_3_reg_2107 <= select_ln108_3_fu_1466_p3;
                select_ln109_3_reg_2112 <= select_ln109_3_fu_1473_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                c0_2_reg_2117 <= c0_2_fu_1487_p3;
                c1_2_reg_2122 <= c1_2_fu_1643_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                c2_2_reg_2132 <= c2_2_fu_1807_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                c3_2_reg_2137 <= c3_2_fu_1969_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln103_reg_2015 <= icmp_ln103_fu_900_p2;
                icmp_ln106_3_reg_2059 <= icmp_ln106_3_fu_994_p2;
                tmp_40_reg_2067 <= tmp_40_fu_1000_p35;
                tmp_49_reg_2072 <= tmp_49_fu_1072_p35;
                tmp_57_reg_2077 <= tmp_57_fu_1144_p35;
                tmp_65_reg_2082 <= tmp_65_fu_1216_p35;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    C_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, m_axi_C_0_WREADY, ap_enable_reg_pp0_iter0_reg, icmp_ln103_reg_2015, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp1, ap_block_pp0_stage0_grp2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp3, ap_block_pp0_stage2_grp4)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln103_reg_2015 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_grp4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_grp3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_blk_n_W <= m_axi_C_0_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln103_1_fu_906_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten6_load) + unsigned(ap_const_lv13_1));
    add_ln103_fu_922_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln104_fu_1288_p2 <= std_logic_vector(unsigned(zext_ln103_fu_944_p1) + unsigned(ap_const_lv7_4));
    and_ln106_1_fu_1385_p2 <= (xor_ln106_1_fu_1379_p2 and grp_fu_852_p2);
    and_ln106_2_fu_1399_p2 <= (grp_fu_866_p2 and and_ln106_fu_1357_p2);
    and_ln106_3_fu_1423_p2 <= (xor_ln106_3_fu_1417_p2 and or_ln106_fu_1411_p2);
    and_ln106_4_fu_1429_p2 <= (tmp_88_fu_1343_p3 and select_ln106_1_fu_1391_p3);
    and_ln106_5_fu_1447_p2 <= (xor_ln106_4_fu_1441_p2 and grp_fu_818_p3);
    and_ln106_fu_1357_p2 <= (xor_ln106_fu_1351_p2 and tmp_87_fu_1325_p3);
    and_ln107_1_fu_1561_p2 <= (xor_ln107_1_fu_1555_p2 and grp_fu_852_p2);
    and_ln107_2_fu_1575_p2 <= (grp_fu_866_p2 and and_ln107_fu_1533_p2);
    and_ln107_3_fu_1599_p2 <= (xor_ln107_3_fu_1593_p2 and or_ln107_fu_1587_p2);
    and_ln107_4_fu_1605_p2 <= (tmp_93_fu_1519_p3 and select_ln107_1_fu_1567_p3);
    and_ln107_5_fu_1623_p2 <= (xor_ln107_4_fu_1617_p2 and grp_fu_818_p3);
    and_ln107_fu_1533_p2 <= (xor_ln107_fu_1527_p2 and tmp_92_fu_1501_p3);
    and_ln108_1_fu_1725_p2 <= (xor_ln108_1_fu_1719_p2 and grp_fu_852_p2);
    and_ln108_2_fu_1739_p2 <= (grp_fu_866_p2 and and_ln108_fu_1697_p2);
    and_ln108_3_fu_1763_p2 <= (xor_ln108_3_fu_1757_p2 and or_ln108_fu_1751_p2);
    and_ln108_4_fu_1769_p2 <= (tmp_98_fu_1683_p3 and select_ln108_1_fu_1731_p3);
    and_ln108_5_fu_1787_p2 <= (xor_ln108_4_fu_1781_p2 and grp_fu_818_p3);
    and_ln108_fu_1697_p2 <= (xor_ln108_fu_1691_p2 and tmp_97_fu_1665_p3);
    and_ln109_1_fu_1887_p2 <= (xor_ln109_1_fu_1881_p2 and grp_fu_852_p2);
    and_ln109_2_fu_1901_p2 <= (grp_fu_866_p2 and and_ln109_fu_1859_p2);
    and_ln109_3_fu_1925_p2 <= (xor_ln109_3_fu_1919_p2 and or_ln109_fu_1913_p2);
    and_ln109_4_fu_1931_p2 <= (tmp_103_fu_1845_p3 and select_ln109_1_fu_1893_p3);
    and_ln109_5_fu_1949_p2 <= (xor_ln109_4_fu_1943_p2 and grp_fu_818_p3);
    and_ln109_fu_1859_p2 <= (xor_ln109_fu_1853_p2 and tmp_102_fu_1827_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage1_11001_grp3 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage1_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage2_11001_grp4 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage2_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state4_io_grp1)
    begin
                ap_block_pp0_stage3_11001_grp1 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io_grp1));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state4_io_grp1)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io_grp1));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_grp1_assign_proc : process(m_axi_C_0_WREADY, icmp_ln103_reg_2015)
    begin
                ap_block_state4_io_grp1 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (icmp_ln103_reg_2015 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln103_reg_2015)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln103_reg_2015 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_loop_exit_ready = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_304)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_304;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten6_fu_308)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten6_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten6_load <= indvar_flatten6_fu_308;
        end if; 
    end process;


    ap_sig_allocacmp_jb_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, jb_fu_300, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_jb_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jb_load <= jb_fu_300;
        end if; 
    end process;

    c0_1_fu_1337_p2 <= std_logic_vector(unsigned(grp_fu_826_p4) + unsigned(zext_ln106_fu_1333_p1));
    c0_2_fu_1487_p3 <= 
        select_ln106_2_fu_1480_p3 when (or_ln106_1_reg_2097(0) = '1') else 
        c0_1_reg_2087;
    c1_1_fu_1513_p2 <= std_logic_vector(unsigned(grp_fu_826_p4) + unsigned(zext_ln107_fu_1509_p1));
    c1_2_fu_1643_p3 <= 
        select_ln107_2_fu_1629_p3 when (or_ln107_1_fu_1637_p2(0) = '1') else 
        c1_1_fu_1513_p2;
    c2_1_fu_1677_p2 <= std_logic_vector(unsigned(grp_fu_826_p4) + unsigned(zext_ln108_fu_1673_p1));
    c2_2_fu_1807_p3 <= 
        select_ln108_2_fu_1793_p3 when (or_ln108_1_fu_1801_p2(0) = '1') else 
        c2_1_fu_1677_p2;
    c3_1_fu_1839_p2 <= std_logic_vector(unsigned(grp_fu_826_p4) + unsigned(zext_ln109_fu_1835_p1));
    c3_2_fu_1969_p3 <= 
        select_ln109_2_fu_1955_p3 when (or_ln109_1_fu_1963_p2(0) = '1') else 
        c3_1_fu_1839_p2;
    empty_fu_918_p1 <= ap_sig_allocacmp_jb_load(6 - 1 downto 0);

    grp_fu_814_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, sext_ln106_1_fu_1321_p1, sext_ln107_1_fu_1497_p1, sext_ln108_1_fu_1661_p1, sext_ln109_1_fu_1823_p1, ap_block_pp0_stage1_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_814_p0 <= sext_ln109_1_fu_1823_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_814_p0 <= sext_ln108_1_fu_1661_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_814_p0 <= sext_ln107_1_fu_1497_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_814_p0 <= sext_ln106_1_fu_1321_p1(24 - 1 downto 0);
        else 
            grp_fu_814_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_814_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, sext_ln106_fu_1316_p1, sext_ln107_fu_1493_p1, sext_ln108_fu_1657_p1, sext_ln109_fu_1819_p1, ap_block_pp0_stage1_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_814_p1 <= sext_ln109_fu_1819_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_814_p1 <= sext_ln108_fu_1657_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_814_p1 <= sext_ln107_fu_1493_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_814_p1 <= sext_ln106_fu_1316_p1(24 - 1 downto 0);
        else 
            grp_fu_814_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_818_p3 <= grp_fu_814_p2(47 downto 47);
    grp_fu_826_p4 <= grp_fu_814_p2(37 downto 14);
    grp_fu_836_p3 <= grp_fu_814_p2(13 downto 13);
    grp_fu_844_p3 <= grp_fu_814_p2(47 downto 39);
    grp_fu_852_p2 <= "1" when (grp_fu_844_p3 = ap_const_lv9_1FF) else "0";
    grp_fu_858_p3 <= grp_fu_814_p2(47 downto 38);
    grp_fu_866_p2 <= "1" when (grp_fu_858_p3 = ap_const_lv10_3FF) else "0";
    grp_fu_872_p2 <= "1" when (grp_fu_858_p3 = ap_const_lv10_0) else "0";
    icmp_ln103_fu_900_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten6_load = ap_const_lv13_1000) else "0";
    icmp_ln106_3_fu_994_p2 <= "0" when (trunc_ln104_1_fu_960_p1 = ap_const_lv3_0) else "1";
    lshr_ln1_fu_964_p4 <= select_ln104_fu_936_p3(5 downto 3);
    m_axi_C_0_ARADDR <= ap_const_lv64_0;
    m_axi_C_0_ARBURST <= ap_const_lv2_0;
    m_axi_C_0_ARCACHE <= ap_const_lv4_0;
    m_axi_C_0_ARID <= ap_const_lv1_0;
    m_axi_C_0_ARLEN <= ap_const_lv32_0;
    m_axi_C_0_ARLOCK <= ap_const_lv2_0;
    m_axi_C_0_ARPROT <= ap_const_lv3_0;
    m_axi_C_0_ARQOS <= ap_const_lv4_0;
    m_axi_C_0_ARREGION <= ap_const_lv4_0;
    m_axi_C_0_ARSIZE <= ap_const_lv3_0;
    m_axi_C_0_ARUSER <= ap_const_lv1_0;
    m_axi_C_0_ARVALID <= ap_const_logic_0;
    m_axi_C_0_AWADDR <= ap_const_lv64_0;
    m_axi_C_0_AWBURST <= ap_const_lv2_0;
    m_axi_C_0_AWCACHE <= ap_const_lv4_0;
    m_axi_C_0_AWID <= ap_const_lv1_0;
    m_axi_C_0_AWLEN <= ap_const_lv32_0;
    m_axi_C_0_AWLOCK <= ap_const_lv2_0;
    m_axi_C_0_AWPROT <= ap_const_lv3_0;
    m_axi_C_0_AWQOS <= ap_const_lv4_0;
    m_axi_C_0_AWREGION <= ap_const_lv4_0;
    m_axi_C_0_AWSIZE <= ap_const_lv3_0;
    m_axi_C_0_AWUSER <= ap_const_lv1_0;
    m_axi_C_0_AWVALID <= ap_const_logic_0;
    m_axi_C_0_BREADY <= ap_const_logic_0;
    m_axi_C_0_RREADY <= ap_const_logic_0;

    m_axi_C_0_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln103_reg_2015, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, zext_ln111_fu_1815_p1, ap_block_pp0_stage3_01001_grp1, zext_ln112_fu_1977_p1, ap_block_pp0_stage0_01001_grp2, zext_ln113_fu_1981_p1, ap_block_pp0_stage1_01001_grp3, zext_ln114_fu_1985_p1, ap_block_pp0_stage2_01001_grp4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_01001_grp4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            m_axi_C_0_WDATA <= zext_ln114_fu_1985_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            m_axi_C_0_WDATA <= zext_ln113_fu_1981_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_C_0_WDATA <= zext_ln112_fu_1977_p1;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln103_reg_2015 = ap_const_lv1_0))) then 
            m_axi_C_0_WDATA <= zext_ln111_fu_1815_p1;
        else 
            m_axi_C_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_C_0_WID <= ap_const_lv1_0;
    m_axi_C_0_WLAST <= ap_const_logic_0;
    m_axi_C_0_WSTRB <= ap_const_lv4_F;
    m_axi_C_0_WUSER <= ap_const_lv1_0;

    m_axi_C_0_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln103_reg_2015, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001_grp1, ap_block_pp0_stage0_11001_grp2, ap_block_pp0_stage1_11001_grp3, ap_block_pp0_stage2_11001_grp4)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln103_reg_2015 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m_axi_C_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln106_1_fu_1453_p2 <= (and_ln106_5_fu_1447_p2 or and_ln106_3_fu_1423_p2);
    or_ln106_2_fu_1435_p2 <= (and_ln106_4_fu_1429_p2 or and_ln106_2_fu_1399_p2);
    or_ln106_fu_1411_p2 <= (xor_ln106_2_fu_1405_p2 or tmp_88_fu_1343_p3);
    or_ln107_1_fu_1637_p2 <= (and_ln107_5_fu_1623_p2 or and_ln107_3_fu_1599_p2);
    or_ln107_2_fu_1611_p2 <= (and_ln107_4_fu_1605_p2 or and_ln107_2_fu_1575_p2);
    or_ln107_fu_1587_p2 <= (xor_ln107_2_fu_1581_p2 or tmp_93_fu_1519_p3);
    or_ln108_1_fu_1801_p2 <= (and_ln108_5_fu_1787_p2 or and_ln108_3_fu_1763_p2);
    or_ln108_2_fu_1775_p2 <= (and_ln108_4_fu_1769_p2 or and_ln108_2_fu_1739_p2);
    or_ln108_fu_1751_p2 <= (xor_ln108_2_fu_1745_p2 or tmp_98_fu_1683_p3);
    or_ln109_1_fu_1963_p2 <= (and_ln109_5_fu_1949_p2 or and_ln109_3_fu_1925_p2);
    or_ln109_2_fu_1937_p2 <= (and_ln109_4_fu_1931_p2 or and_ln109_2_fu_1901_p2);
    or_ln109_fu_1913_p2 <= (xor_ln109_2_fu_1907_p2 or tmp_103_fu_1845_p3);
    select_ln103_fu_948_p3 <= 
        add_ln103_fu_922_p2 when (tmp_fu_928_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln104_fu_936_p3 <= 
        ap_const_lv6_0 when (tmp_fu_928_p3(0) = '1') else 
        empty_fu_918_p1;
    select_ln106_1_fu_1391_p3 <= 
        and_ln106_1_fu_1385_p2 when (and_ln106_fu_1357_p2(0) = '1') else 
        grp_fu_866_p2;
    select_ln106_2_fu_1480_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln106_3_reg_2092(0) = '1') else 
        ap_const_lv24_800000;
    select_ln106_3_fu_1309_p3 <= 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 when (icmp_ln106_3_reg_2059(0) = '1') else 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
    select_ln106_fu_1371_p3 <= 
        grp_fu_866_p2 when (and_ln106_fu_1357_p2(0) = '1') else 
        grp_fu_872_p2;
    select_ln107_1_fu_1567_p3 <= 
        and_ln107_1_fu_1561_p2 when (and_ln107_fu_1533_p2(0) = '1') else 
        grp_fu_866_p2;
    select_ln107_2_fu_1629_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln107_3_fu_1599_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln107_3_fu_1459_p3 <= 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 when (icmp_ln106_3_reg_2059(0) = '1') else 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
    select_ln107_fu_1547_p3 <= 
        grp_fu_866_p2 when (and_ln107_fu_1533_p2(0) = '1') else 
        grp_fu_872_p2;
    select_ln108_1_fu_1731_p3 <= 
        and_ln108_1_fu_1725_p2 when (and_ln108_fu_1697_p2(0) = '1') else 
        grp_fu_866_p2;
    select_ln108_2_fu_1793_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln108_3_fu_1763_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln108_3_fu_1466_p3 <= 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 when (icmp_ln106_3_reg_2059(0) = '1') else 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
    select_ln108_fu_1711_p3 <= 
        grp_fu_866_p2 when (and_ln108_fu_1697_p2(0) = '1') else 
        grp_fu_872_p2;
    select_ln109_1_fu_1893_p3 <= 
        and_ln109_1_fu_1887_p2 when (and_ln109_fu_1859_p2(0) = '1') else 
        grp_fu_866_p2;
    select_ln109_2_fu_1955_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln109_3_fu_1925_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln109_3_fu_1473_p3 <= 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 when (icmp_ln106_3_reg_2059(0) = '1') else 
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
    select_ln109_fu_1873_p3 <= 
        grp_fu_866_p2 when (and_ln109_fu_1859_p2(0) = '1') else 
        grp_fu_872_p2;
        sext_ln106_1_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_40_reg_2067),48));

        sext_ln106_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln106_3_fu_1309_p3),48));

        sext_ln107_1_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_49_reg_2072),48));

        sext_ln107_fu_1493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln107_3_reg_2102),48));

        sext_ln108_1_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_57_reg_2077),48));

        sext_ln108_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln108_3_reg_2107),48));

        sext_ln109_1_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_65_reg_2082),48));

        sext_ln109_fu_1819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln109_3_reg_2112),48));

    tmp_102_fu_1827_p3 <= grp_fu_814_p2(37 downto 37);
    tmp_103_fu_1845_p3 <= c3_1_fu_1839_p2(23 downto 23);
    tmp_104_fu_1865_p3 <= grp_fu_814_p2(38 downto 38);
    tmp_39_fu_974_p3 <= (trunc_ln104_fu_956_p1 & lshr_ln1_fu_964_p4);
    tmp_40_fu_1000_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_49_fu_1072_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_57_fu_1144_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_65_fu_1216_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_87_fu_1325_p3 <= grp_fu_814_p2(37 downto 37);
    tmp_88_fu_1343_p3 <= c0_1_fu_1337_p2(23 downto 23);
    tmp_89_fu_1363_p3 <= grp_fu_814_p2(38 downto 38);
    tmp_92_fu_1501_p3 <= grp_fu_814_p2(37 downto 37);
    tmp_93_fu_1519_p3 <= c1_1_fu_1513_p2(23 downto 23);
    tmp_94_fu_1539_p3 <= grp_fu_814_p2(38 downto 38);
    tmp_97_fu_1665_p3 <= grp_fu_814_p2(37 downto 37);
    tmp_98_fu_1683_p3 <= c2_1_fu_1677_p2(23 downto 23);
    tmp_99_fu_1703_p3 <= grp_fu_814_p2(38 downto 38);
    tmp_fu_928_p3 <= ap_sig_allocacmp_jb_load(6 downto 6);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= zext_ln106_1_fu_982_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln104_1_fu_960_p1 <= select_ln104_fu_936_p3(3 - 1 downto 0);
    trunc_ln104_fu_956_p1 <= select_ln103_fu_948_p3(8 - 1 downto 0);
    xor_ln106_1_fu_1379_p2 <= (tmp_89_fu_1363_p3 xor ap_const_lv1_1);
    xor_ln106_2_fu_1405_p2 <= (select_ln106_fu_1371_p3 xor ap_const_lv1_1);
    xor_ln106_3_fu_1417_p2 <= (grp_fu_818_p3 xor ap_const_lv1_1);
    xor_ln106_4_fu_1441_p2 <= (or_ln106_2_fu_1435_p2 xor ap_const_lv1_1);
    xor_ln106_fu_1351_p2 <= (tmp_88_fu_1343_p3 xor ap_const_lv1_1);
    xor_ln107_1_fu_1555_p2 <= (tmp_94_fu_1539_p3 xor ap_const_lv1_1);
    xor_ln107_2_fu_1581_p2 <= (select_ln107_fu_1547_p3 xor ap_const_lv1_1);
    xor_ln107_3_fu_1593_p2 <= (grp_fu_818_p3 xor ap_const_lv1_1);
    xor_ln107_4_fu_1617_p2 <= (or_ln107_2_fu_1611_p2 xor ap_const_lv1_1);
    xor_ln107_fu_1527_p2 <= (tmp_93_fu_1519_p3 xor ap_const_lv1_1);
    xor_ln108_1_fu_1719_p2 <= (tmp_99_fu_1703_p3 xor ap_const_lv1_1);
    xor_ln108_2_fu_1745_p2 <= (select_ln108_fu_1711_p3 xor ap_const_lv1_1);
    xor_ln108_3_fu_1757_p2 <= (grp_fu_818_p3 xor ap_const_lv1_1);
    xor_ln108_4_fu_1781_p2 <= (or_ln108_2_fu_1775_p2 xor ap_const_lv1_1);
    xor_ln108_fu_1691_p2 <= (tmp_98_fu_1683_p3 xor ap_const_lv1_1);
    xor_ln109_1_fu_1881_p2 <= (tmp_104_fu_1865_p3 xor ap_const_lv1_1);
    xor_ln109_2_fu_1907_p2 <= (select_ln109_fu_1873_p3 xor ap_const_lv1_1);
    xor_ln109_3_fu_1919_p2 <= (grp_fu_818_p3 xor ap_const_lv1_1);
    xor_ln109_4_fu_1943_p2 <= (or_ln109_2_fu_1937_p2 xor ap_const_lv1_1);
    xor_ln109_fu_1853_p2 <= (tmp_103_fu_1845_p3 xor ap_const_lv1_1);
    zext_ln103_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_fu_936_p3),7));
    zext_ln106_1_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_974_p3),64));
    zext_ln106_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_836_p3),24));
    zext_ln107_fu_1509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_836_p3),24));
    zext_ln108_fu_1673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_836_p3),24));
    zext_ln109_fu_1835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_836_p3),24));
    zext_ln111_fu_1815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c0_2_reg_2117),32));
    zext_ln112_fu_1977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c1_2_reg_2122),32));
    zext_ln113_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c2_2_reg_2132),32));
    zext_ln114_fu_1985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c3_2_reg_2137),32));
end behav;
