<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Mips/MipsInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ade3e9027c4a59e8bb8d540eb1bd7c25.html">Mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MipsInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MipsInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- MipsInstrInfo.h - Mips Instruction Information -----------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Mips implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// FIXME: We need to override TargetInstrInfo::getInlineAsmLength method in</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// order for MipsLongBranch pass to work correctly when the code has inline</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// assembly.  The returned value doesn&#39;t have to be the asm instruction&#39;s exact</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// size in bytes; MipsLongBranch only expects it to be the correct upper bound.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsMCTargetDesc_8h.html">MCTargetDesc/MipsMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Mips_8h.html">Mips.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsRegisterInfo_8h.html">MipsRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="MipsInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   30</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;MipsGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>MachineOperand;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>MipsSubtarget;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html">   41</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classMipsGenInstrInfo.html">MipsGenInstrInfo</a> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">   45</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">   46</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">UncondBrOpc</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">   49</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a> {</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808">   50</a></span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808">BT_None</a>,       <span class="comment">// Couldn&#39;t analyze branch.</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00">   51</a></span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00">BT_NoBranch</a>,   <span class="comment">// No branches found.</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1">   52</a></span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1">BT_Uncond</a>,     <span class="comment">// One unconditional branch.</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6">   53</a></span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6">BT_Cond</a>,       <span class="comment">// One conditional branch.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b">   54</a></span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b">BT_CondUncond</a>, <span class="comment">// A conditional branch followed by an unconditional branch.</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705">   55</a></span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705">BT_Indirect</a>    <span class="comment">// One indirct branch.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  };</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a3752bcb29f71848006107402e54cf74b">MipsInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI, <span class="keywordtype">unsigned</span> UncondBrOpc);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *<a class="code" href="classllvm_1_1MipsInstrInfo.html#ab1cad5af795eb63d2436bc3a946f82bf">create</a>(<a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// Branch Analysis</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#af9c7c6f6fad59cb7797cde1aab0265e5">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a69844bca212f09027ea41fa010fafe10">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1MipsInstrInfo.html#a66639d41415d72e514e514c259533b9c">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                           <span class="keywordtype">bool</span> AllowModify,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;BranchInstrs) <span class="keyword">const</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// Determine the opcode of a non-delay slot form for a branch if one exists.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a61e3c0d82007ef6451aa44304af86839">getEquivalentCompactForm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// Determine if the branch target is in range.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a2adf4087bc7590487a999f76cf7dce04">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                             int64_t BrOffset) <span class="keyword">const override</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// Predicate to determine if an instruction can go in a forbidden slot.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a1dcd37ae69b31428f0cc1cffb0b63a40">SafeInForbiddenSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// Predicate to determine if an instruction has a forbidden slot.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a4efa27ac5949050203194f9a9fe8a723">HasForbiddenSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// Insert nop instruction when hazard condition is found</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#aff60e572738d0bd9db17bdb42f48a027">insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1MipsInstrInfo.html#a3472a6d146395996a73e21ab3afb6f8f">getRegisterInfo</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#ae019cf38df821fca37ec6fbe4732cac5">getOppositeBranchOpc</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// Return the number of bytes of code the specified instruction may be.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a1e06e0f33a78381418e60bf850e7efde">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#afd9bed794b9e63f0ca311bfcb06e4a58">  112</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#afd9bed794b9e63f0ca311bfcb06e4a58">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#aaa579da9be94ed05e329f595b11c1135">storeRegToStack</a>(MBB, MBBI, SrcReg, isKill, FrameIndex, RC, TRI, 0);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsInstrInfo.html#a46393d9234807fa5f5b557e9f052b628">  120</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a46393d9234807fa5f5b557e9f052b628">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="classllvm_1_1MipsInstrInfo.html#ab4e483b96059829149d46d9df96416d7">loadRegFromStack</a>(MBB, MBBI, DestReg, FrameIndex, RC, TRI, 0);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#aaa579da9be94ed05e329f595b11c1135">storeRegToStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                               <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                               int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#ab4e483b96059829149d46d9df96416d7">loadRegFromStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                int64_t Offset) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#aae14937e233b1d930d6f040de852ff30">adjustStackPtr</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespaceSP.html">SP</a>, int64_t Amount,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// Create an instruction which has the same operands and memory operands</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// as MI but has a new opcode.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a413a71e2c9cce53190ed87f9f7827ba4">genInstrWithNewOpc</a>(<span class="keywordtype">unsigned</span> NewOpc,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I) <span class="keyword">const</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#ac96f8a3940634f98f183e23e6ff35f7e">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// Perform target specific instruction verification.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#aa2085664dc930157970b0210392f7f09">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="classllvm_1_1MipsInstrInfo.html#aa4b427632c38d3094455c63ce5b4b346">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="classllvm_1_1MipsInstrInfo.html#a116b3cb5585ccccbc7d617ed4db9e387">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">isZeroImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                   <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags) <span class="keyword">const</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getAnalyzableBrOpc(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">void</span> AnalyzeCondBr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;BB,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">void</span> BuildCondBr(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;};</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/// Create MipsInstrInfo objects.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *<a class="code" href="namespacellvm.html#ac3fa2008db9827cf8b7a0b8329597985">createMips16InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *<a class="code" href="namespacellvm.html#a1b73f34feb4c3e7427fd7c6c19a9c840">createMipsSEInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</span></div><div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a1e06e0f33a78381418e60bf850e7efde"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a1e06e0f33a78381418e60bf850e7efde">llvm::MipsInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Return the number of bytes of code the specified instruction may be. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00576">MipsInstrInfo.cpp:576</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a2adf4087bc7590487a999f76cf7dce04"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a2adf4087bc7590487a999f76cf7dce04">llvm::MipsInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdoc">Determine if the branch target is in range. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00278">MipsInstrInfo.cpp:278</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1">llvm::MipsInstrInfo::BT_Uncond</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00052">MipsInstrInfo.h:52</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a2fc6e9dfe13270e36a332b4daeb53bd4"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">llvm::MipsInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdoc">Branch Analysis. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00094">MipsInstrInfo.cpp:94</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_ab4e483b96059829149d46d9df96416d7"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#ab4e483b96059829149d46d9df96416d7">llvm::MipsInstrInfo::loadRegFromStack</a></div><div class="ttdeci">virtual void loadRegFromStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const =0</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classMipsGenInstrInfo_html"><div class="ttname"><a href="classMipsGenInstrInfo.html">MipsGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html">llvm::MipsSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00039">MipsSubtarget.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a1dcd37ae69b31428f0cc1cffb0b63a40"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a1dcd37ae69b31428f0cc1cffb0b63a40">llvm::MipsInstrInfo::SafeInForbiddenSlot</a></div><div class="ttdeci">bool SafeInForbiddenSlot(const MachineInstr &amp;MI) const</div><div class="ttdoc">Predicate to determine if an instruction can go in a forbidden slot. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00563">MipsInstrInfo.cpp:563</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a3f25c09896b601cbe577cc8a814ac748"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">llvm::MipsInstrInfo::GetMemOperand</a></div><div class="ttdeci">MachineMemOperand * GetMemOperand(MachineBasicBlock &amp;MBB, int FI, MachineMemOperand::Flags Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00065">MipsInstrInfo.cpp:65</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_ac96f8a3940634f98f183e23e6ff35f7e"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#ac96f8a3940634f98f183e23e6ff35f7e">llvm::MipsInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00680">MipsInstrInfo.cpp:680</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_ae019cf38df821fca37ec6fbe4732cac5"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#ae019cf38df821fca37ec6fbe4732cac5">llvm::MipsInstrInfo::getOppositeBranchOpc</a></div><div class="ttdeci">virtual unsigned getOppositeBranchOpc(unsigned Opc) const =0</div></div>
<div class="ttc" id="namespaceSP_html"><div class="ttname"><a href="namespaceSP.html">SP</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a66639d41415d72e514e514c259533b9c"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a66639d41415d72e514e514c259533b9c">llvm::MipsInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdoc">reverseBranchCondition - Return the inverse opcode of the specified Branch instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00182">MipsInstrInfo.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aa2085664dc930157970b0210392f7f09"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aa2085664dc930157970b0210392f7f09">llvm::MipsInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</div><div class="ttdoc">Perform target specific instruction verification. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00759">MipsInstrInfo.cpp:759</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a4efa27ac5949050203194f9a9fe8a723"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a4efa27ac5949050203194f9a9fe8a723">llvm::MipsInstrInfo::HasForbiddenSlot</a></div><div class="ttdeci">bool HasForbiddenSlot(const MachineInstr &amp;MI) const</div><div class="ttdoc">Predicate to determine if an instruction has a forbidden slot. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00571">MipsInstrInfo.cpp:571</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a0ee73ba17c3a2cb54752905e99d77357"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a></div><div class="ttdeci">#define op(i)</div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aff60e572738d0bd9db17bdb42f48a027"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aff60e572738d0bd9db17bdb42f48a027">llvm::MipsInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdoc">Insert nop instruction when hazard condition is found. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00058">MipsInstrInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a3472a6d146395996a73e21ab3afb6f8f"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a3472a6d146395996a73e21ab3afb6f8f">llvm::MipsInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const MipsRegisterInfo &amp; getRegisterInfo() const =0</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a3752bcb29f71848006107402e54cf74b"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a3752bcb29f71848006107402e54cf74b">llvm::MipsInstrInfo::MipsInstrInfo</a></div><div class="ttdeci">MipsInstrInfo(const MipsSubtarget &amp;STI, unsigned UncondBrOpc)</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00039">MipsInstrInfo.cpp:39</a></div></div>
<div class="ttc" id="MipsMCTargetDesc_8h_html"><div class="ttname"><a href="MipsMCTargetDesc_8h.html">MipsMCTargetDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aaa579da9be94ed05e329f595b11c1135"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aaa579da9be94ed05e329f595b11c1135">llvm::MipsInstrInfo::storeRegToStack</a></div><div class="ttdeci">virtual void storeRegToStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const =0</div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a36e76343538f6710d4c38a7b03598da7"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">llvm::MipsInstrInfo::Subtarget</a></div><div class="ttdeci">const MipsSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00045">MipsInstrInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_af9c7c6f6fad59cb7797cde1aab0265e5"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#af9c7c6f6fad59cb7797cde1aab0265e5">llvm::MipsInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00154">MipsInstrInfo.cpp:154</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a69844bca212f09027ea41fa010fafe10"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a69844bca212f09027ea41fa010fafe10">llvm::MipsInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00120">MipsInstrInfo.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00">llvm::MipsInstrInfo::BT_NoBranch</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00051">MipsInstrInfo.h:51</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808">llvm::MipsInstrInfo::BT_None</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00050">MipsInstrInfo.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00041">MipsInstrInfo.h:41</a></div></div>
<div class="ttc" id="namespacellvm_html_ac3fa2008db9827cf8b7a0b8329597985"><div class="ttname"><a href="namespacellvm.html#ac3fa2008db9827cf8b7a0b8329597985">llvm::createMips16InstrInfo</a></div><div class="ttdeci">const MipsInstrInfo * createMips16InstrInfo(const MipsSubtarget &amp;STI)</div><div class="ttdoc">Create MipsInstrInfo objects. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00468">Mips16InstrInfo.cpp:468</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a413a71e2c9cce53190ed87f9f7827ba4"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a413a71e2c9cce53190ed87f9f7827ba4">llvm::MipsInstrInfo::genInstrWithNewOpc</a></div><div class="ttdeci">MachineInstrBuilder genInstrWithNewOpc(unsigned NewOpc, MachineBasicBlock::iterator I) const</div><div class="ttdoc">Create an instruction which has the same operands and memory operands as MI but has a new opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00594">MipsInstrInfo.cpp:594</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b">llvm::MipsInstrInfo::BT_CondUncond</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00054">MipsInstrInfo.h:54</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MipsRegisterInfo.html">llvm::MipsRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterInfo_8h_source.html#l00027">MipsRegisterInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aa4b427632c38d3094455c63ce5b4b346"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aa4b427632c38d3094455c63ce5b4b346">llvm::MipsInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00808">MipsInstrInfo.cpp:808</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a61e3c0d82007ef6451aa44304af86839"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a61e3c0d82007ef6451aa44304af86839">llvm::MipsInstrInfo::getEquivalentCompactForm</a></div><div class="ttdeci">unsigned getEquivalentCompactForm(const MachineBasicBlock::iterator I) const</div><div class="ttdoc">Determine the opcode of a non-delay slot form for a branch if one exists. </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00438">MipsInstrInfo.cpp:438</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_afd9bed794b9e63f0ca311bfcb06e4a58"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#afd9bed794b9e63f0ca311bfcb06e4a58">llvm::MipsInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00112">MipsInstrInfo.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aabfa34ab3ab92062a24aaf2a4da8f1cb"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">llvm::MipsInstrInfo::BranchType</a></div><div class="ttdeci">BranchType</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00049">MipsInstrInfo.h:49</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a5e5faf569e1b9d35ccd98046c7ad6d61"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">llvm::MipsInstrInfo::isZeroImm</a></div><div class="ttdeci">bool isZeroImm(const MachineOperand &amp;op) const</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00050">MipsInstrInfo.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6">llvm::MipsInstrInfo::BT_Cond</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00053">MipsInstrInfo.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a116b3cb5585ccccbc7d617ed4db9e387"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a116b3cb5585ccccbc7d617ed4db9e387">llvm::MipsInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00813">MipsInstrInfo.cpp:813</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or&amp;#39;d together. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_a1b73f34feb4c3e7427fd7c6c19a9c840"><div class="ttname"><a href="namespacellvm.html#a1b73f34feb4c3e7427fd7c6c19a9c840">llvm::createMipsSEInstrInfo</a></div><div class="ttdeci">const MipsInstrInfo * createMipsSEInstrInfo(const MipsSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00899">MipsSEInstrInfo.cpp:899</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="MipsRegisterInfo_8h_html"><div class="ttname"><a href="MipsRegisterInfo_8h.html">MipsRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a96d190dd1f82d694b62678659badfcc5"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">llvm::MipsInstrInfo::UncondBrOpc</a></div><div class="ttdeci">unsigned UncondBrOpc</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00046">MipsInstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_ab1cad5af795eb63d2436bc3a946f82bf"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#ab1cad5af795eb63d2436bc3a946f82bf">llvm::MipsInstrInfo::create</a></div><div class="ttdeci">static const MipsInstrInfo * create(MipsSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00043">MipsInstrInfo.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705">llvm::MipsInstrInfo::BT_Indirect</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00055">MipsInstrInfo.h:55</a></div></div>
<div class="ttc" id="Mips_8h_html"><div class="ttname"><a href="Mips_8h.html">Mips.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_aae14937e233b1d930d6f040de852ff30"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#aae14937e233b1d930d6f040de852ff30">llvm::MipsInstrInfo::adjustStackPtr</a></div><div class="ttdeci">virtual void adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const =0</div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a46393d9234807fa5f5b557e9f052b628"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a46393d9234807fa5f5b557e9f052b628">llvm::MipsInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00120">MipsInstrInfo.h:120</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:19 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
