// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/28/2022 15:10:00"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uc1 (
	clk_pc,
	de0_clk,
	nRST,
	clk_rom,
	clk_ram,
	clk_k,
	clk_reg,
	vga_hsync,
	PI0,
	PI1,
	B,
	vga_vsync,
	vga_e,
	OC_out,
	PC_out,
	vga_addr,
	vga_rgb,
	WR_out,
	z);
output 	clk_pc;
input 	de0_clk;
input 	nRST;
output 	clk_rom;
output 	clk_ram;
output 	clk_k;
output 	clk_reg;
output 	vga_hsync;
input 	[15:0] PI0;
input 	[15:0] PI1;
output 	[15:0] B;
output 	vga_vsync;
output 	vga_e;
output 	[15:0] OC_out;
output 	[10:0] PC_out;
output 	[14:0] vga_addr;
output 	[2:0] vga_rgb;
output 	[15:0] WR_out;
output 	[15:0] z;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \nRST~input_o ;
wire \de0_clk~input_o ;
wire \inst9|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst13|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst14|next_h_count[0]~10_combout ;
wire \inst14|next_h_count[4]~19 ;
wire \inst14|next_h_count[5]~21_combout ;
wire \inst14|next_h_count[5]~22 ;
wire \inst14|next_h_count[6]~23_combout ;
wire \inst14|next_h_count[6]~24 ;
wire \inst14|next_h_count[7]~25_combout ;
wire \inst14|next_h_count[7]~26 ;
wire \inst14|next_h_count[8]~27_combout ;
wire \inst14|next_h_count[8]~28 ;
wire \inst14|next_h_count[9]~29_combout ;
wire \inst14|Equal0~0_combout ;
wire \inst14|Equal0~1_combout ;
wire \inst14|Equal0~2_combout ;
wire \inst14|next_h_count[9]~20_combout ;
wire \inst14|next_h_count[0]~11 ;
wire \inst14|next_h_count[1]~12_combout ;
wire \inst14|next_h_count[1]~13 ;
wire \inst14|next_h_count[2]~14_combout ;
wire \inst14|next_h_count[2]~15 ;
wire \inst14|next_h_count[3]~16_combout ;
wire \inst14|next_h_count[3]~17 ;
wire \inst14|next_h_count[4]~18_combout ;
wire \inst14|always1~0_combout ;
wire \inst14|always1~1_combout ;
wire \inst4|tos[0]~32_combout ;
wire \inst4|stack~13_q ;
wire \inst4|Add2~0_combout ;
wire \inst4|stack~14_q ;
wire \inst4|stack~36_q ;
wire \inst4|stack~25_q ;
wire \inst4|stack~58_combout ;
wire \inst4|stack~70_combout ;
wire \inst4|stack~3_q ;
wire \inst4|stack~59_combout ;
wire \inst4|Add3~1 ;
wire \inst4|Add3~3 ;
wire \inst4|Add3~5 ;
wire \inst4|Add3~6_combout ;
wire \inst4|stack~15_q ;
wire \inst4|stack~37_q ;
wire \inst4|stack~26_q ;
wire \inst4|stack~56_combout ;
wire \inst4|stack~4_q ;
wire \inst4|stack~57_combout ;
wire \inst4|Add3~7 ;
wire \inst4|Add3~8_combout ;
wire \inst4|stack~16_q ;
wire \inst4|stack~38_q ;
wire \inst4|stack~27_q ;
wire \inst4|stack~54_combout ;
wire \inst4|stack~5_q ;
wire \inst4|stack~55_combout ;
wire \inst4|Add3~9 ;
wire \inst4|Add3~10_combout ;
wire \inst4|stack~17_q ;
wire \inst4|stack~39_q ;
wire \inst4|stack~28_q ;
wire \inst4|stack~52_combout ;
wire \inst4|stack~6_q ;
wire \inst4|stack~53_combout ;
wire \inst4|Add3~11 ;
wire \inst4|Add3~12_combout ;
wire \inst4|stack~18_q ;
wire \inst4|stack~40_q ;
wire \inst4|stack~29_q ;
wire \inst4|stack~50_combout ;
wire \inst4|stack~7_q ;
wire \inst4|stack~51_combout ;
wire \inst4|Add3~13 ;
wire \inst4|Add3~14_combout ;
wire \inst4|Add3~25_combout ;
wire \inst4|Add1~2_combout ;
wire \inst4|Add1~3_combout ;
wire \inst4|Add1~4_combout ;
wire \inst4|Add1~5_combout ;
wire \inst4|Add1~6_combout ;
wire \inst4|Add1~7_combout ;
wire \inst4|Add1~8_combout ;
wire \inst4|Add1~9_combout ;
wire \inst4|Add1~11 ;
wire \inst4|Add1~13 ;
wire \inst4|Add1~15 ;
wire \inst4|Add1~17 ;
wire \inst4|Add1~19 ;
wire \inst4|Add1~21 ;
wire \inst4|Add1~23 ;
wire \inst4|Add1~24_combout ;
wire \inst4|PC[10]~26_combout ;
wire \inst4|PC[10]~1_combout ;
wire \inst4|PC[7]~9_combout ;
wire \inst4|tos[0]~33 ;
wire \inst4|tos[1]~36 ;
wire \inst4|tos[2]~37_combout ;
wire \inst4|tos[2]~38 ;
wire \inst4|tos[3]~39_combout ;
wire \inst4|tos[3]~40 ;
wire \inst4|tos[4]~41_combout ;
wire \inst4|tos[4]~42 ;
wire \inst4|tos[5]~43_combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|tos[5]~44 ;
wire \inst4|tos[6]~45_combout ;
wire \inst4|tos[6]~46 ;
wire \inst4|tos[7]~47_combout ;
wire \inst4|tos[7]~48 ;
wire \inst4|tos[8]~49_combout ;
wire \inst4|tos[8]~50 ;
wire \inst4|tos[9]~51_combout ;
wire \inst4|Equal0~1_combout ;
wire \inst4|tos[9]~52 ;
wire \inst4|tos[10]~53_combout ;
wire \inst4|tos[10]~54 ;
wire \inst4|tos[11]~55_combout ;
wire \inst4|tos[11]~56 ;
wire \inst4|tos[12]~57_combout ;
wire \inst4|tos[12]~58 ;
wire \inst4|tos[13]~59_combout ;
wire \inst4|Equal0~2_combout ;
wire \inst4|tos[13]~60 ;
wire \inst4|tos[14]~61_combout ;
wire \inst4|tos[14]~62 ;
wire \inst4|tos[15]~63_combout ;
wire \inst4|tos[15]~64 ;
wire \inst4|tos[16]~65_combout ;
wire \inst4|tos[16]~66 ;
wire \inst4|tos[17]~67_combout ;
wire \inst4|Equal0~3_combout ;
wire \inst4|Equal0~4_combout ;
wire \inst4|tos[17]~68 ;
wire \inst4|tos[18]~69_combout ;
wire \inst4|tos[18]~70 ;
wire \inst4|tos[19]~71_combout ;
wire \inst4|tos[19]~72 ;
wire \inst4|tos[20]~73_combout ;
wire \inst4|tos[20]~74 ;
wire \inst4|tos[21]~75_combout ;
wire \inst4|Equal0~5_combout ;
wire \inst4|tos[21]~76 ;
wire \inst4|tos[22]~77_combout ;
wire \inst4|tos[22]~78 ;
wire \inst4|tos[23]~79_combout ;
wire \inst4|tos[23]~80 ;
wire \inst4|tos[24]~81_combout ;
wire \inst4|tos[24]~82 ;
wire \inst4|tos[25]~83_combout ;
wire \inst4|Equal0~6_combout ;
wire \inst4|tos[25]~84 ;
wire \inst4|tos[26]~85_combout ;
wire \inst4|tos[26]~86 ;
wire \inst4|tos[27]~87_combout ;
wire \inst4|tos[27]~88 ;
wire \inst4|tos[28]~89_combout ;
wire \inst4|tos[28]~90 ;
wire \inst4|tos[29]~91_combout ;
wire \inst4|Equal0~7_combout ;
wire \inst4|tos[29]~92 ;
wire \inst4|tos[30]~93_combout ;
wire \inst4|tos[30]~94 ;
wire \inst4|tos[31]~95_combout ;
wire \inst4|Equal0~8_combout ;
wire \inst4|Equal0~9_combout ;
wire \inst4|Equal1~0_combout ;
wire \inst4|PC[10]~27_combout ;
wire \inst4|PC[7]~_emulated_q ;
wire \inst4|PC[7]~8_combout ;
wire \inst4|Add3~26_combout ;
wire \inst4|Add1~22_combout ;
wire \inst4|PC[6]~11_combout ;
wire \inst4|PC[6]~_emulated_q ;
wire \inst4|PC[6]~10_combout ;
wire \inst4|Add3~27_combout ;
wire \inst4|Add1~20_combout ;
wire \inst4|PC[5]~13_combout ;
wire \inst4|PC[5]~_emulated_q ;
wire \inst4|PC[5]~12_combout ;
wire \inst4|Add3~28_combout ;
wire \inst4|Add1~18_combout ;
wire \inst4|PC[4]~15_combout ;
wire \inst4|PC[4]~_emulated_q ;
wire \inst4|PC[4]~14_combout ;
wire \inst4|Add3~29_combout ;
wire \inst4|Add1~16_combout ;
wire \inst4|PC[3]~17_combout ;
wire \inst4|PC[3]~_emulated_q ;
wire \inst4|PC[3]~16_combout ;
wire \inst1|WideOr16~7_combout ;
wire \inst1|WideOr24~1_combout ;
wire \inst1|WideOr24~0_combout ;
wire \inst1|WideOr24~2_combout ;
wire \inst1|WideOr16~0_combout ;
wire \inst1|WideOr0~0_combout ;
wire \inst1|WideOr0~1_combout ;
wire \inst1|WideOr0~2_combout ;
wire \inst1|WideOr0~3_combout ;
wire \inst1|WideOr0~4_combout ;
wire \inst1|WideOr0~5_combout ;
wire \inst4|stack~66_combout ;
wire \inst4|stack~68_combout ;
wire \inst4|stack~35_q ;
wire \inst4|stack~24_q ;
wire \inst4|stack~60_combout ;
wire \inst4|stack~2_q ;
wire \inst4|stack~61_combout ;
wire \inst4|Add3~4_combout ;
wire \inst4|Add3~30_combout ;
wire \inst4|Add1~14_combout ;
wire \inst4|PC[2]~19_combout ;
wire \inst4|PC[2]~_emulated_q ;
wire \inst4|PC[2]~18_combout ;
wire \inst1|WideOr12~0_combout ;
wire \inst1|MR~combout ;
wire \inst1|WideOr19~0_combout ;
wire \inst1|Selector16~0_combout ;
wire \inst1|Selector19~0_combout ;
wire \inst2|Decoder0~28_combout ;
wire \inst1|Selector17~0_combout ;
wire \inst1|WideOr19~1_combout ;
wire \inst2|Decoder0~29_combout ;
wire \inst1|Selector18~0_combout ;
wire \inst1|WideOr16~5_combout ;
wire \inst1|Selector14~6_combout ;
wire \inst1|Selector14~2_combout ;
wire \inst1|Selector14~3_combout ;
wire \inst1|Selector14~4_combout ;
wire \inst1|Selector14~5_combout ;
wire \inst2|Decoder0~30_combout ;
wire \inst1|WideOr16~1_combout ;
wire \inst1|WideOr16~2_combout ;
wire \inst1|WideOr16~3_combout ;
wire \inst1|WideOr16~4_combout ;
wire \inst1|Equal0~0_combout ;
wire \inst1|WideOr16~6_combout ;
wire \inst2|block3|Mux17~0_combout ;
wire \inst2|Decoder0~31_combout ;
wire \inst2|Decoder0~32_combout ;
wire \inst2|Decoder0~33_combout ;
wire \inst2|Decoder0~55_combout ;
wire \inst2|Decoder0~56_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~25_combout ;
wire \inst2|Decoder0~54_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~26_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ;
wire \PI0[14]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ;
wire \inst2|Decoder0~34_combout ;
wire \inst2|Decoder0~38_combout ;
wire \inst2|Decoder0~36_combout ;
wire \inst2|Decoder0~37_combout ;
wire \inst2|Decoder0~35_combout ;
wire \inst2|Decoder0~39_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~27_combout ;
wire \inst2|Decoder0~57_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~28_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~29_combout ;
wire \PI1[14]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~30_combout ;
wire \inst2|Decoder0~40_combout ;
wire \inst2|Decoder0~58_combout ;
wire \inst2|Decoder0~41_combout ;
wire \inst2|Decoder0~59_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~31_combout ;
wire \inst2|Decoder0~60_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~32_combout ;
wire \inst1|WideOr10~0_combout ;
wire \inst1|KMux~combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ;
wire \inst2|Decoder0~61_combout ;
wire \inst2|Decoder0~62_combout ;
wire \inst2|Decoder0~47_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~33_combout ;
wire \inst2|Decoder0~45_combout ;
wire \inst2|Decoder0~48_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~34_combout ;
wire \inst2|Decoder0~42_combout ;
wire \inst2|Decoder0~43_combout ;
wire \inst2|Decoder0~44_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~35_combout ;
wire \inst2|Decoder0~46_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~36_combout ;
wire \inst2|Decoder0~63_combout ;
wire \inst2|Decoder0~64_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~37_combout ;
wire \inst2|Decoder0~49_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~38_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~39_combout ;
wire \inst2|Decoder0~50_combout ;
wire \inst2|Decoder0~51_combout ;
wire \inst2|Decoder0~52_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~40_combout ;
wire \inst2|Decoder0~53_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~41_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~42_combout ;
wire \inst6|k_out[8]~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~43_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ;
wire \inst1|WideOr5~0_combout ;
wire \inst1|WideOr5~1_combout ;
wire \inst1|WideOr5~2_combout ;
wire \inst1|WideOr3~1_combout ;
wire \inst1|WideOr3~2_combout ;
wire \inst1|WideOr3~3_combout ;
wire \inst1|WideOr3~5_combout ;
wire \inst1|WideOr3~6_combout ;
wire \inst1|WideOr3~4_combout ;
wire \inst5|Mux9~1_combout ;
wire \PI0[13]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~45_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~46_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~47_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~48_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~49_combout ;
wire \PI1[13]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~50_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~51_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~52_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~53_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~54_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~55_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~56_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~57_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~58_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~59_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~60_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~61_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~62_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~63_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~65_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~66_combout ;
wire \PI0[12]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~67_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~68_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~69_combout ;
wire \PI1[12]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~70_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~71_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~72_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~73_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~74_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~75_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~76_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~77_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~78_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~79_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~80_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~81_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~82_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ;
wire \PI0[11]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~85_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~86_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~87_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~88_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~89_combout ;
wire \PI1[11]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~90_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~91_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~92_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~93_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~94_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~95_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~96_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~97_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~98_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~99_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~100_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~101_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~102_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~103_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~105_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~106_combout ;
wire \PI0[10]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~107_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~108_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~109_combout ;
wire \PI1[10]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~110_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~111_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~112_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~113_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~114_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~115_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~116_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~117_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~118_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~119_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~120_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~121_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~122_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~123_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ;
wire \PI0[9]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~125_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~126_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~127_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~128_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~129_combout ;
wire \PI1[9]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~130_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~131_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~132_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~133_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~134_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~135_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~136_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~137_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~138_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~139_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~140_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~141_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~142_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~143_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~145_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~146_combout ;
wire \PI0[8]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~147_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~148_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~149_combout ;
wire \PI1[8]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~150_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~151_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~152_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~153_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~154_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~155_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~156_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~157_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~158_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~159_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~160_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~161_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~162_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~163_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ;
wire \PI0[7]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~165_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~166_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~167_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~168_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~169_combout ;
wire \PI1[7]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~170_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~171_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~172_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~173_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~174_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~175_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~176_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~177_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~178_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~179_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~180_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~181_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~182_combout ;
wire \inst6|k_out[4]~1_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~183_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~185_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~186_combout ;
wire \PI0[6]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~187_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~188_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~189_combout ;
wire \PI1[6]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~190_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~191_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~192_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~193_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~194_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~195_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~196_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~197_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~198_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~199_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~200_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~201_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~202_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~203_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ;
wire \PI0[5]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~205_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~206_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~207_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~208_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~209_combout ;
wire \PI1[5]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~210_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~211_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~212_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~213_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~214_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~215_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~216_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~217_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~218_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~219_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~220_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~221_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~222_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~223_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~225_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~226_combout ;
wire \PI0[4]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~227_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~228_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~229_combout ;
wire \PI1[4]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~230_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~231_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~232_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~233_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~234_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~235_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~236_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~237_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~238_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~239_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~240_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~241_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~242_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~243_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ;
wire \inst1|WideOr7~0_combout ;
wire \inst1|WideOr7~1_combout ;
wire \inst1|WideOr7~4_combout ;
wire \inst1|WideOr7~5_combout ;
wire \inst1|WideOr7~2_combout ;
wire \inst1|WideOr7~3_combout ;
wire \inst5|Mux9~0_combout ;
wire \PI0[3]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~245_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~246_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~247_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~248_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~249_combout ;
wire \PI1[3]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~250_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~251_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~252_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~253_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~254_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~255_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~256_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~257_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~258_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~259_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~260_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~261_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~262_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~263_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~265_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~266_combout ;
wire \PI0[2]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~267_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~268_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~269_combout ;
wire \PI1[2]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~270_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~271_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~272_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~273_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~274_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~275_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~276_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~277_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~278_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~279_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~280_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~281_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~282_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~283_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ;
wire \PI0[1]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~285_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~286_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~287_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~288_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~289_combout ;
wire \PI1[1]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~290_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~291_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~292_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~293_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~294_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~295_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~296_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~297_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~298_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~299_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~300_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~301_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~302_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~303_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ;
wire \inst1|ALUC~0_combout ;
wire \inst1|ALUC~1_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~305_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~306_combout ;
wire \PI0[0]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~307_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~308_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~309_combout ;
wire \PI1[0]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~310_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~311_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~312_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~313_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~314_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~315_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~316_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~317_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~318_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~319_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~320_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~321_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~322_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~323_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ;
wire \inst5|Add0~0_combout ;
wire \inst5|Mux2~1_combout ;
wire \inst5|Mux2~2_combout ;
wire \inst5|Mux2~3_combout ;
wire \inst5|Mux2~4_combout ;
wire \inst5|Mux18~0_combout ;
wire \inst2|Working_register~15_combout ;
wire \inst2|Decoder0~26_combout ;
wire \inst2|Decoder0~27_combout ;
wire \inst2|block3|Mux31~0_combout ;
wire \inst5|Add0~1 ;
wire \inst5|Add0~2_combout ;
wire \inst5|z~31_combout ;
wire \inst5|Mux3~0_combout ;
wire \inst5|Mux3~1_combout ;
wire \inst5|z~32_combout ;
wire \inst5|Mux3~2_combout ;
wire \inst5|Mux3~3_combout ;
wire \inst2|Working_register~14_combout ;
wire \inst2|block3|Mux30~0_combout ;
wire \inst5|Add0~3 ;
wire \inst5|Add0~4_combout ;
wire \inst5|Mux4~0_combout ;
wire \inst5|Mux4~1_combout ;
wire \inst5|Mux4~2_combout ;
wire \inst5|Mux4~3_combout ;
wire \inst2|Working_register~13_combout ;
wire \inst2|block3|Mux29~0_combout ;
wire \inst5|Add0~5 ;
wire \inst5|Add0~6_combout ;
wire \inst5|Mux5~6_combout ;
wire \inst5|Mux5~10_combout ;
wire \inst5|Mux5~11_combout ;
wire \inst5|Mux5~7_combout ;
wire \inst5|Mux5~8_combout ;
wire \inst5|Mux5~9_combout ;
wire \inst2|Working_register~12_combout ;
wire \inst2|block3|Mux28~0_combout ;
wire \inst5|Add0~7 ;
wire \inst5|Add0~8_combout ;
wire \inst5|Mux6~0_combout ;
wire \inst5|Mux6~1_combout ;
wire \inst5|Mux6~2_combout ;
wire \inst5|Mux6~3_combout ;
wire \inst2|Working_register~11_combout ;
wire \inst2|block3|Mux27~0_combout ;
wire \inst5|Add0~9 ;
wire \inst5|Add0~10_combout ;
wire \inst5|z~29_combout ;
wire \inst5|Mux7~0_combout ;
wire \inst5|Mux7~1_combout ;
wire \inst5|z~30_combout ;
wire \inst5|Mux7~2_combout ;
wire \inst5|Mux7~3_combout ;
wire \inst2|Working_register~10_combout ;
wire \inst2|block3|Mux26~0_combout ;
wire \inst5|Add0~11 ;
wire \inst5|Add0~12_combout ;
wire \inst5|Mux8~0_combout ;
wire \inst5|Mux8~1_combout ;
wire \inst5|Mux8~2_combout ;
wire \inst5|Mux8~3_combout ;
wire \inst2|Working_register~9_combout ;
wire \inst2|block3|Mux25~0_combout ;
wire \inst5|Add0~13 ;
wire \inst5|Add0~14_combout ;
wire \inst5|z~27_combout ;
wire \inst5|Mux9~2_combout ;
wire \inst5|Mux9~3_combout ;
wire \inst5|z~28_combout ;
wire \inst5|Mux9~4_combout ;
wire \inst5|Mux9~5_combout ;
wire \inst2|Working_register~8_combout ;
wire \inst2|block3|Mux24~0_combout ;
wire \inst5|Add0~15 ;
wire \inst5|Add0~16_combout ;
wire \inst5|Mux10~0_combout ;
wire \inst5|Mux10~1_combout ;
wire \inst5|Mux10~2_combout ;
wire \inst5|Mux10~3_combout ;
wire \inst2|Working_register~7_combout ;
wire \inst2|block3|Mux23~0_combout ;
wire \inst5|Add0~17 ;
wire \inst5|Add0~18_combout ;
wire \inst5|z~25_combout ;
wire \inst5|Mux11~0_combout ;
wire \inst5|Mux11~1_combout ;
wire \inst5|z~26_combout ;
wire \inst5|Mux11~2_combout ;
wire \inst5|Mux11~3_combout ;
wire \inst2|Working_register~6_combout ;
wire \inst2|block3|Mux22~0_combout ;
wire \inst5|Add0~19 ;
wire \inst5|Add0~20_combout ;
wire \inst5|Mux12~0_combout ;
wire \inst5|Mux12~1_combout ;
wire \inst5|Mux12~2_combout ;
wire \inst5|Mux12~3_combout ;
wire \inst2|Working_register~5_combout ;
wire \inst2|block3|Mux21~0_combout ;
wire \inst5|Add0~21 ;
wire \inst5|Add0~22_combout ;
wire \inst5|Mux13~11_combout ;
wire \inst5|Mux13~12_combout ;
wire \inst5|Mux13~8_combout ;
wire \inst5|z~24_combout ;
wire \inst5|Mux13~9_combout ;
wire \inst5|Mux13~10_combout ;
wire \inst2|Working_register~4_combout ;
wire \inst2|block3|Mux20~0_combout ;
wire \inst5|Add0~23 ;
wire \inst5|Add0~24_combout ;
wire \inst5|Mux14~0_combout ;
wire \inst5|Mux14~1_combout ;
wire \inst5|Mux14~2_combout ;
wire \inst5|Mux14~3_combout ;
wire \inst2|Working_register~3_combout ;
wire \inst2|block3|Mux19~0_combout ;
wire \inst5|Add0~25 ;
wire \inst5|Add0~26_combout ;
wire \inst5|Mux15~0_combout ;
wire \inst5|Mux15~1_combout ;
wire \inst5|Mux15~2_combout ;
wire \inst5|Mux15~3_combout ;
wire \inst2|Working_register~2_combout ;
wire \inst2|block3|Mux18~0_combout ;
wire \inst5|Add0~27 ;
wire \inst5|Add0~28_combout ;
wire \inst5|Mux16~0_combout ;
wire \inst5|Mux16~1_combout ;
wire \inst5|Mux16~2_combout ;
wire \inst5|Mux16~3_combout ;
wire \inst2|Working_register~1_combout ;
wire \inst10|Mux1~0_combout ;
wire \inst10|Mux1~1_combout ;
wire \inst10|Mux1~2_combout ;
wire \inst10|Mux1~3_combout ;
wire \inst10|Mux1~4_combout ;
wire \inst5|Add0~29 ;
wire \inst5|Add0~30_combout ;
wire \inst5|z~22_combout ;
wire \inst5|Mux17~0_combout ;
wire \inst5|Mux17~1_combout ;
wire \inst5|z~23_combout ;
wire \inst5|Mux17~2_combout ;
wire \inst5|Mux17~3_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~1_combout ;
wire \PI0[15]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~4_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~5_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~6_combout ;
wire \PI1[15]~input_o ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~7_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~8_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~9_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~13_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~14_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~15_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~16_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~17_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~18_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~19_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~20_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~21_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~22_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~23_combout ;
wire \inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ;
wire \inst5|Add0~31 ;
wire \inst5|Add0~32_combout ;
wire \inst5|Mux0~0_combout ;
wire \inst8|WideOr0~0_combout ;
wire \inst5|cy_out~combout ;
wire \inst8|cy~0_combout ;
wire \inst8|cy~q ;
wire \inst10|Mux1~5_combout ;
wire \inst10|Mux1~6_combout ;
wire \inst10|Mux1~7_combout ;
wire \inst10|Mux2~0_combout ;
wire \inst10|B1OUT~combout ;
wire \inst4|always0~0_combout ;
wire \inst4|tos[1]~35_combout ;
wire \inst4|stack~69_combout ;
wire \inst4|stack~23_q ;
wire \inst4|stack~34_q ;
wire \inst4|stack~12_q ;
wire \inst4|stack~62_combout ;
wire \inst4|stack~1_q ;
wire \inst4|stack~63_combout ;
wire \inst4|Add3~2_combout ;
wire \inst4|Add3~31_combout ;
wire \inst4|Add1~12_combout ;
wire \inst4|PC[1]~21_combout ;
wire \inst4|PC[1]~_emulated_q ;
wire \inst4|PC[1]~20_combout ;
wire \inst10|SR_OUT~combout ;
wire \inst4|Add1~32_combout ;
wire \inst4|tos[0]~34_combout ;
wire \inst4|stack~67_combout ;
wire \inst4|stack~11_q ;
wire \inst4|stack~33_q ;
wire \inst4|stack~22_q ;
wire \inst4|stack~64_combout ;
wire \inst4|stack~0_q ;
wire \inst4|stack~65_combout ;
wire \inst4|Add3~0_combout ;
wire \inst4|Add3~32_combout ;
wire \inst4|Add1~10_combout ;
wire \inst4|PC[0]~23_combout ;
wire \inst4|PC[0]~_emulated_q ;
wire \inst4|PC[0]~22_combout ;
wire \inst1|WideOr3~0_combout ;
wire \inst1|WideOr14~0_combout ;
wire \inst1|WideOr14~1_combout ;
wire \inst1|MW~combout ;
wire \inst2|Working_register~0_combout ;
wire \inst2|block3|Mux16~0_combout ;
wire \inst14|next_v_count[0]~10_combout ;
wire \inst14|Equal1~0_combout ;
wire \inst14|Equal1~1_combout ;
wire \inst14|Equal1~2_combout ;
wire \inst14|next_v_count[4]~30_combout ;
wire \inst14|next_v_count[0]~11 ;
wire \inst14|next_v_count[1]~12_combout ;
wire \inst14|next_v_count[1]~13 ;
wire \inst14|next_v_count[2]~14_combout ;
wire \inst14|next_v_count[2]~15 ;
wire \inst14|next_v_count[3]~16_combout ;
wire \inst14|next_v_count[3]~17 ;
wire \inst14|next_v_count[4]~18_combout ;
wire \inst14|next_v_count[4]~19 ;
wire \inst14|next_v_count[5]~20_combout ;
wire \inst14|next_v_count[5]~21 ;
wire \inst14|next_v_count[6]~22_combout ;
wire \inst14|next_v_count[6]~23 ;
wire \inst14|next_v_count[7]~24_combout ;
wire \inst14|next_v_count[7]~25 ;
wire \inst14|next_v_count[8]~26_combout ;
wire \inst14|next_v_count[8]~27 ;
wire \inst14|next_v_count[9]~28_combout ;
wire \inst14|always1~2_combout ;
wire \inst14|LessThan3~0_combout ;
wire \inst14|always1~3_combout ;
wire \inst1|Equal0~1_combout ;
wire \inst4|stack~21_q ;
wire \inst4|stack~43_q ;
wire \inst4|stack~32_q ;
wire \inst4|stack~44_combout ;
wire \inst4|stack~10_q ;
wire \inst4|stack~45_combout ;
wire \inst4|Add3~15 ;
wire \inst4|Add3~16_combout ;
wire \inst4|Add3~24_combout ;
wire \inst4|Add1~1_combout ;
wire \inst4|Add1~25 ;
wire \inst4|Add1~26_combout ;
wire \inst4|PC[8]~7_combout ;
wire \inst4|PC[8]~_emulated_q ;
wire \inst4|PC[8]~6_combout ;
wire \inst4|stack~19_q ;
wire \inst4|stack~41_q ;
wire \inst4|stack~30_q ;
wire \inst4|stack~48_combout ;
wire \inst4|stack~8_q ;
wire \inst4|stack~49_combout ;
wire \inst4|Add3~17 ;
wire \inst4|Add3~18_combout ;
wire \inst4|Add3~23_combout ;
wire \inst4|Add1~0_combout ;
wire \inst4|Add1~27 ;
wire \inst4|Add1~28_combout ;
wire \inst4|PC[9]~5_combout ;
wire \inst4|PC[9]~_emulated_q ;
wire \inst4|PC[9]~4_combout ;
wire \inst4|stack~20_q ;
wire \inst4|stack~42_q ;
wire \inst4|stack~31_q ;
wire \inst4|stack~46_combout ;
wire \inst4|stack~9_q ;
wire \inst4|stack~47_combout ;
wire \inst4|Add3~19 ;
wire \inst4|Add3~20_combout ;
wire \inst4|Add3~22_combout ;
wire \inst4|Add1~29 ;
wire \inst4|Add1~30_combout ;
wire \inst4|PC[10]~3_combout ;
wire \inst4|PC[10]~_emulated_q ;
wire \inst4|PC[10]~2_combout ;
wire \inst2|Add0~1 ;
wire \inst2|Add0~3 ;
wire \inst2|Add0~5 ;
wire \inst2|Add0~7 ;
wire \inst2|Add0~9 ;
wire \inst2|Add0~11 ;
wire \inst2|Add0~13 ;
wire \inst2|Add0~14_combout ;
wire \inst2|Add0~12_combout ;
wire \inst2|Add0~10_combout ;
wire \inst2|Add0~8_combout ;
wire \inst2|Add0~6_combout ;
wire \inst2|Add0~4_combout ;
wire \inst2|Add0~2_combout ;
wire \inst2|Add0~0_combout ;
wire \inst2|Add1~1 ;
wire \inst2|Add1~3 ;
wire \inst2|Add1~5 ;
wire \inst2|Add1~7 ;
wire \inst2|Add1~9 ;
wire \inst2|Add1~11 ;
wire \inst2|Add1~13 ;
wire \inst2|Add1~15 ;
wire \inst2|Add1~17 ;
wire \inst2|Add1~18_combout ;
wire \inst2|Add1~16_combout ;
wire \inst2|Add1~14_combout ;
wire \inst2|Add1~12_combout ;
wire \inst2|Add1~10_combout ;
wire \inst2|Add1~8_combout ;
wire \inst2|Add1~6_combout ;
wire \inst2|Add1~4_combout ;
wire \inst2|Add1~2_combout ;
wire \inst2|Add1~0_combout ;
wire \inst14|always1~4_combout ;
wire \inst14|always1~5_combout ;
wire \inst14|Add2~1 ;
wire \inst14|Add2~3 ;
wire \inst14|Add2~5 ;
wire \inst14|Add2~7 ;
wire \inst14|Add2~9 ;
wire \inst14|Add2~11 ;
wire \inst14|Add2~13 ;
wire \inst14|Add2~14_combout ;
wire \inst14|Add2~12_combout ;
wire \inst14|Add2~10_combout ;
wire \inst14|Add2~8_combout ;
wire \inst14|Add2~6_combout ;
wire \inst14|Add2~4_combout ;
wire \inst14|Add2~2_combout ;
wire \inst14|Add2~0_combout ;
wire \inst14|Add3~1 ;
wire \inst14|Add3~3 ;
wire \inst14|Add3~5 ;
wire \inst14|Add3~7 ;
wire \inst14|Add3~9 ;
wire \inst14|Add3~11 ;
wire \inst14|Add3~13 ;
wire \inst14|Add3~15 ;
wire \inst14|Add3~17 ;
wire \inst14|Add3~18_combout ;
wire \inst14|Add3~16_combout ;
wire \inst15|LPM_MUX_component|auto_generated|result_node[2]~0_combout ;
wire \inst14|pixel_address[0]~16_combout ;
wire \inst14|pixel_address[1]~17_combout ;
wire \inst14|pixel_address[2]~18_combout ;
wire \inst14|pixel_address[3]~19_combout ;
wire \inst14|pixel_address[4]~20_combout ;
wire \inst14|Add3~0_combout ;
wire \inst14|pixel_address[5]~21_combout ;
wire \inst14|Add3~2_combout ;
wire \inst14|pixel_address[6]~22_combout ;
wire \inst14|Add3~4_combout ;
wire \inst14|pixel_address[7]~23_combout ;
wire \inst14|Add3~6_combout ;
wire \inst14|pixel_address[8]~24_combout ;
wire \inst14|Add3~8_combout ;
wire \inst14|pixel_address[9]~25_combout ;
wire \inst14|Add3~10_combout ;
wire \inst14|pixel_address[10]~26_combout ;
wire \inst14|Add3~12_combout ;
wire \inst14|pixel_address[11]~27_combout ;
wire \inst14|Add3~14_combout ;
wire \inst14|pixel_address[12]~28_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \inst14|pixel_address[13]~29_combout ;
wire \inst14|pixel_address[14]~30_combout ;
wire \inst14|vga_rgb[2]~0_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \inst14|vga_rgb[2]~1_combout ;
wire \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \inst14|vga_rgb[1]~2_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \inst14|vga_rgb[1]~3_combout ;
wire \inst15|LPM_MUX_component|auto_generated|result_node[0]~2_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \inst14|vga_rgb[0]~4_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \inst14|vga_rgb[0]~5_combout ;
wire [4:0] \inst9|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \inst14|next_h_count ;
wire [15:0] \inst2|Working_register ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst4|tos ;
wire [15:0] \inst2|r27 ;
wire [4:0] \inst13|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \inst2|r20 ;
wire [15:0] \inst12|altsyncram_component|auto_generated|q_a ;
wire [9:0] \inst14|next_v_count ;
wire [9:0] \inst14|h_count ;
wire [15:0] \inst5|z ;
wire [15:0] \inst2|r0 ;
wire [9:0] \inst14|v_count ;
wire [15:0] \inst2|r26 ;
wire [15:0] \inst6|k_out ;
wire [1:0] \inst16|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] \inst16|altsyncram_component|auto_generated|decode2|w_anode118w ;
wire [2:0] \inst16|altsyncram_component|auto_generated|decode2|w_anode105w ;
wire [1:0] \inst16|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \inst16|altsyncram_component|auto_generated|decode2|w_anode126w ;
wire [15:0] \inst2|r25 ;
wire [15:0] \inst2|r24 ;
wire [15:0] \inst2|r18 ;
wire [15:0] \inst2|r17 ;
wire [15:0] \inst2|r16 ;
wire [15:0] \inst2|r19 ;
wire [15:0] \inst2|r22 ;
wire [15:0] \inst2|r21 ;
wire [15:0] \inst2|r23 ;
wire [9:0] \inst1|Dadd ;
wire [15:0] \inst2|r10 ;
wire [15:0] \inst2|r6 ;
wire [15:0] \inst2|r2 ;
wire [15:0] \inst2|r14 ;
wire [15:0] \inst2|r5 ;
wire [15:0] \inst2|r9 ;
wire [3:0] \inst1|ALUC ;
wire [15:0] \inst2|r1 ;
wire [6:0] \inst1|Type ;
wire [15:0] \inst2|r13 ;
wire [15:0] \inst2|r8 ;
wire [15:0] \inst2|r4 ;
wire [5:0] \inst1|Sel_C ;
wire [15:0] \inst2|r12 ;
wire [15:0] \inst2|r7 ;
wire [5:0] \inst1|Sel_B ;
wire [15:0] \inst2|r11 ;
wire [15:0] \inst2|r3 ;
wire [15:0] \inst2|r15 ;
wire [2:0] \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w ;

wire [4:0] \inst9|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [4:0] \inst13|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst9|altpll_component|auto_generated|wire_pll1_clk [0] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [1] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [2] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [3] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst9|altpll_component|auto_generated|wire_pll1_clk [4] = \inst9|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \inst16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst13|altpll_component|auto_generated|wire_pll1_clk [0] = \inst13|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst13|altpll_component|auto_generated|wire_pll1_clk [1] = \inst13|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst13|altpll_component|auto_generated|wire_pll1_clk [2] = \inst13|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst13|altpll_component|auto_generated|wire_pll1_clk [3] = \inst13|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst13|altpll_component|auto_generated|wire_pll1_clk [4] = \inst13|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst12|altsyncram_component|auto_generated|q_a [15] = \inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [14] = \inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [13] = \inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [12] = \inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [11] = \inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [10] = \inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [9] = \inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [8] = \inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [7] = \inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [6] = \inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [5] = \inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [4] = \inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [3] = \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [2] = \inst12|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [1] = \inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|q_a [0] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneive_io_obuf \clk_pc~output (
	.i(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_pc),
	.obar());
// synopsys translate_off
defparam \clk_pc~output .bus_hold = "false";
defparam \clk_pc~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \clk_rom~output (
	.i(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_rom),
	.obar());
// synopsys translate_off
defparam \clk_rom~output .bus_hold = "false";
defparam \clk_rom~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \clk_ram~output (
	.i(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_ram),
	.obar());
// synopsys translate_off
defparam \clk_ram~output .bus_hold = "false";
defparam \clk_ram~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \clk_k~output (
	.i(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_k),
	.obar());
// synopsys translate_off
defparam \clk_k~output .bus_hold = "false";
defparam \clk_k~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \clk_reg~output (
	.i(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_reg),
	.obar());
// synopsys translate_off
defparam \clk_reg~output .bus_hold = "false";
defparam \clk_reg~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_hsync~output (
	.i(\inst14|always1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[15]~output (
	.i(\inst2|block3|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[15]),
	.obar());
// synopsys translate_off
defparam \B[15]~output .bus_hold = "false";
defparam \B[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[14]~output (
	.i(\inst2|block3|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[14]),
	.obar());
// synopsys translate_off
defparam \B[14]~output .bus_hold = "false";
defparam \B[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[13]~output (
	.i(\inst2|block3|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[13]),
	.obar());
// synopsys translate_off
defparam \B[13]~output .bus_hold = "false";
defparam \B[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[12]~output (
	.i(\inst2|block3|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[12]),
	.obar());
// synopsys translate_off
defparam \B[12]~output .bus_hold = "false";
defparam \B[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[11]~output (
	.i(\inst2|block3|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[11]),
	.obar());
// synopsys translate_off
defparam \B[11]~output .bus_hold = "false";
defparam \B[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[10]~output (
	.i(\inst2|block3|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[10]),
	.obar());
// synopsys translate_off
defparam \B[10]~output .bus_hold = "false";
defparam \B[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[9]~output (
	.i(\inst2|block3|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[9]),
	.obar());
// synopsys translate_off
defparam \B[9]~output .bus_hold = "false";
defparam \B[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[8]~output (
	.i(\inst2|block3|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[8]),
	.obar());
// synopsys translate_off
defparam \B[8]~output .bus_hold = "false";
defparam \B[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[7]~output (
	.i(\inst2|block3|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[6]~output (
	.i(\inst2|block3|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[5]~output (
	.i(\inst2|block3|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[4]~output (
	.i(\inst2|block3|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[3]~output (
	.i(\inst2|block3|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[2]~output (
	.i(\inst2|block3|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[1]~output (
	.i(\inst2|block3|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B[0]~output (
	.i(\inst2|block3|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_vsync~output (
	.i(\inst14|always1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_e~output (
	.i(\inst1|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_e),
	.obar());
// synopsys translate_off
defparam \vga_e~output .bus_hold = "false";
defparam \vga_e~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[15]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[15]),
	.obar());
// synopsys translate_off
defparam \OC_out[15]~output .bus_hold = "false";
defparam \OC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[14]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[14]),
	.obar());
// synopsys translate_off
defparam \OC_out[14]~output .bus_hold = "false";
defparam \OC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[13]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[13]),
	.obar());
// synopsys translate_off
defparam \OC_out[13]~output .bus_hold = "false";
defparam \OC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[12]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[12]),
	.obar());
// synopsys translate_off
defparam \OC_out[12]~output .bus_hold = "false";
defparam \OC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[11]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[11]),
	.obar());
// synopsys translate_off
defparam \OC_out[11]~output .bus_hold = "false";
defparam \OC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[10]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[10]),
	.obar());
// synopsys translate_off
defparam \OC_out[10]~output .bus_hold = "false";
defparam \OC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[9]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[9]),
	.obar());
// synopsys translate_off
defparam \OC_out[9]~output .bus_hold = "false";
defparam \OC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[8]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[8]),
	.obar());
// synopsys translate_off
defparam \OC_out[8]~output .bus_hold = "false";
defparam \OC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[7]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[7]),
	.obar());
// synopsys translate_off
defparam \OC_out[7]~output .bus_hold = "false";
defparam \OC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[6]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[6]),
	.obar());
// synopsys translate_off
defparam \OC_out[6]~output .bus_hold = "false";
defparam \OC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[5]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[5]),
	.obar());
// synopsys translate_off
defparam \OC_out[5]~output .bus_hold = "false";
defparam \OC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[4]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[4]),
	.obar());
// synopsys translate_off
defparam \OC_out[4]~output .bus_hold = "false";
defparam \OC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[3]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[3]),
	.obar());
// synopsys translate_off
defparam \OC_out[3]~output .bus_hold = "false";
defparam \OC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[2]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[2]),
	.obar());
// synopsys translate_off
defparam \OC_out[2]~output .bus_hold = "false";
defparam \OC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[1]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[1]),
	.obar());
// synopsys translate_off
defparam \OC_out[1]~output .bus_hold = "false";
defparam \OC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OC_out[0]~output (
	.i(\inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OC_out[0]),
	.obar());
// synopsys translate_off
defparam \OC_out[0]~output .bus_hold = "false";
defparam \OC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[10]~output (
	.i(\inst4|PC[10]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[10]),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[9]~output (
	.i(\inst4|PC[9]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[9]),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[8]~output (
	.i(\inst4|PC[8]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[8]),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[7]~output (
	.i(\inst4|PC[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[7]),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[6]~output (
	.i(\inst4|PC[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[6]),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[5]~output (
	.i(\inst4|PC[5]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[5]),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[4]~output (
	.i(\inst4|PC[4]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[4]),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[3]~output (
	.i(\inst4|PC[3]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[3]),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[2]~output (
	.i(\inst4|PC[2]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[2]),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[1]~output (
	.i(\inst4|PC[1]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[1]),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_out[0]~output (
	.i(\inst4|PC[0]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[0]),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[14]~output (
	.i(\inst2|Add1~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[14]),
	.obar());
// synopsys translate_off
defparam \vga_addr[14]~output .bus_hold = "false";
defparam \vga_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[13]~output (
	.i(\inst2|Add1~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[13]),
	.obar());
// synopsys translate_off
defparam \vga_addr[13]~output .bus_hold = "false";
defparam \vga_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[12]~output (
	.i(\inst2|Add1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[12]),
	.obar());
// synopsys translate_off
defparam \vga_addr[12]~output .bus_hold = "false";
defparam \vga_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[11]~output (
	.i(\inst2|Add1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[11]),
	.obar());
// synopsys translate_off
defparam \vga_addr[11]~output .bus_hold = "false";
defparam \vga_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[10]~output (
	.i(\inst2|Add1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[10]),
	.obar());
// synopsys translate_off
defparam \vga_addr[10]~output .bus_hold = "false";
defparam \vga_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[9]~output (
	.i(\inst2|Add1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[9]),
	.obar());
// synopsys translate_off
defparam \vga_addr[9]~output .bus_hold = "false";
defparam \vga_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[8]~output (
	.i(\inst2|Add1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[8]),
	.obar());
// synopsys translate_off
defparam \vga_addr[8]~output .bus_hold = "false";
defparam \vga_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[7]~output (
	.i(\inst2|Add1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[7]),
	.obar());
// synopsys translate_off
defparam \vga_addr[7]~output .bus_hold = "false";
defparam \vga_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[6]~output (
	.i(\inst2|Add1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[6]),
	.obar());
// synopsys translate_off
defparam \vga_addr[6]~output .bus_hold = "false";
defparam \vga_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[5]~output (
	.i(\inst2|Add1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[5]),
	.obar());
// synopsys translate_off
defparam \vga_addr[5]~output .bus_hold = "false";
defparam \vga_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[4]~output (
	.i(\inst2|r27 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[4]),
	.obar());
// synopsys translate_off
defparam \vga_addr[4]~output .bus_hold = "false";
defparam \vga_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[3]~output (
	.i(\inst2|r27 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[3]),
	.obar());
// synopsys translate_off
defparam \vga_addr[3]~output .bus_hold = "false";
defparam \vga_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[2]~output (
	.i(\inst2|r27 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[2]),
	.obar());
// synopsys translate_off
defparam \vga_addr[2]~output .bus_hold = "false";
defparam \vga_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[1]~output (
	.i(\inst2|r27 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[1]),
	.obar());
// synopsys translate_off
defparam \vga_addr[1]~output .bus_hold = "false";
defparam \vga_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_addr[0]~output (
	.i(\inst2|r27 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_addr[0]),
	.obar());
// synopsys translate_off
defparam \vga_addr[0]~output .bus_hold = "false";
defparam \vga_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_rgb[2]~output (
	.i(\inst14|vga_rgb[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[2]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[2]~output .bus_hold = "false";
defparam \vga_rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_rgb[1]~output (
	.i(\inst14|vga_rgb[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[1]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[1]~output .bus_hold = "false";
defparam \vga_rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \vga_rgb[0]~output (
	.i(\inst14|vga_rgb[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[0]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[0]~output .bus_hold = "false";
defparam \vga_rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[15]~output (
	.i(\inst2|Working_register [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[15]),
	.obar());
// synopsys translate_off
defparam \WR_out[15]~output .bus_hold = "false";
defparam \WR_out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[14]~output (
	.i(\inst2|Working_register [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[14]),
	.obar());
// synopsys translate_off
defparam \WR_out[14]~output .bus_hold = "false";
defparam \WR_out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[13]~output (
	.i(\inst2|Working_register [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[13]),
	.obar());
// synopsys translate_off
defparam \WR_out[13]~output .bus_hold = "false";
defparam \WR_out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[12]~output (
	.i(\inst2|Working_register [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[12]),
	.obar());
// synopsys translate_off
defparam \WR_out[12]~output .bus_hold = "false";
defparam \WR_out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[11]~output (
	.i(\inst2|Working_register [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[11]),
	.obar());
// synopsys translate_off
defparam \WR_out[11]~output .bus_hold = "false";
defparam \WR_out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[10]~output (
	.i(\inst2|Working_register [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[10]),
	.obar());
// synopsys translate_off
defparam \WR_out[10]~output .bus_hold = "false";
defparam \WR_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[9]~output (
	.i(\inst2|Working_register [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[9]),
	.obar());
// synopsys translate_off
defparam \WR_out[9]~output .bus_hold = "false";
defparam \WR_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[8]~output (
	.i(\inst2|Working_register [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[8]),
	.obar());
// synopsys translate_off
defparam \WR_out[8]~output .bus_hold = "false";
defparam \WR_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[7]~output (
	.i(\inst2|Working_register [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[7]),
	.obar());
// synopsys translate_off
defparam \WR_out[7]~output .bus_hold = "false";
defparam \WR_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[6]~output (
	.i(\inst2|Working_register [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[6]),
	.obar());
// synopsys translate_off
defparam \WR_out[6]~output .bus_hold = "false";
defparam \WR_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[5]~output (
	.i(\inst2|Working_register [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[5]),
	.obar());
// synopsys translate_off
defparam \WR_out[5]~output .bus_hold = "false";
defparam \WR_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[4]~output (
	.i(\inst2|Working_register [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[4]),
	.obar());
// synopsys translate_off
defparam \WR_out[4]~output .bus_hold = "false";
defparam \WR_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[3]~output (
	.i(\inst2|Working_register [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[3]),
	.obar());
// synopsys translate_off
defparam \WR_out[3]~output .bus_hold = "false";
defparam \WR_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[2]~output (
	.i(\inst2|Working_register [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[2]),
	.obar());
// synopsys translate_off
defparam \WR_out[2]~output .bus_hold = "false";
defparam \WR_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[1]~output (
	.i(\inst2|Working_register [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[1]),
	.obar());
// synopsys translate_off
defparam \WR_out[1]~output .bus_hold = "false";
defparam \WR_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \WR_out[0]~output (
	.i(\inst2|Working_register [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WR_out[0]),
	.obar());
// synopsys translate_off
defparam \WR_out[0]~output .bus_hold = "false";
defparam \WR_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[15]~output (
	.i(\inst5|z [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[15]),
	.obar());
// synopsys translate_off
defparam \z[15]~output .bus_hold = "false";
defparam \z[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[14]~output (
	.i(\inst5|z [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[14]),
	.obar());
// synopsys translate_off
defparam \z[14]~output .bus_hold = "false";
defparam \z[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[13]~output (
	.i(\inst5|z [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[13]),
	.obar());
// synopsys translate_off
defparam \z[13]~output .bus_hold = "false";
defparam \z[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[12]~output (
	.i(\inst5|z [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[12]),
	.obar());
// synopsys translate_off
defparam \z[12]~output .bus_hold = "false";
defparam \z[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[11]~output (
	.i(\inst5|z [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[11]),
	.obar());
// synopsys translate_off
defparam \z[11]~output .bus_hold = "false";
defparam \z[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[10]~output (
	.i(\inst5|z [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[10]),
	.obar());
// synopsys translate_off
defparam \z[10]~output .bus_hold = "false";
defparam \z[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[9]~output (
	.i(\inst5|z [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[9]),
	.obar());
// synopsys translate_off
defparam \z[9]~output .bus_hold = "false";
defparam \z[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[8]~output (
	.i(\inst5|z [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[8]),
	.obar());
// synopsys translate_off
defparam \z[8]~output .bus_hold = "false";
defparam \z[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[7]~output (
	.i(\inst5|z [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[7]),
	.obar());
// synopsys translate_off
defparam \z[7]~output .bus_hold = "false";
defparam \z[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[6]~output (
	.i(\inst5|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[6]),
	.obar());
// synopsys translate_off
defparam \z[6]~output .bus_hold = "false";
defparam \z[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[5]~output (
	.i(\inst5|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[5]),
	.obar());
// synopsys translate_off
defparam \z[5]~output .bus_hold = "false";
defparam \z[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[4]~output (
	.i(\inst5|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[4]),
	.obar());
// synopsys translate_off
defparam \z[4]~output .bus_hold = "false";
defparam \z[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[3]~output (
	.i(\inst5|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[3]),
	.obar());
// synopsys translate_off
defparam \z[3]~output .bus_hold = "false";
defparam \z[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[2]~output (
	.i(\inst5|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[2]),
	.obar());
// synopsys translate_off
defparam \z[2]~output .bus_hold = "false";
defparam \z[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[1]~output (
	.i(\inst5|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[1]),
	.obar());
// synopsys translate_off
defparam \z[1]~output .bus_hold = "false";
defparam \z[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \z[0]~output (
	.i(\inst5|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z[0]),
	.obar());
// synopsys translate_off
defparam \z[0]~output .bus_hold = "false";
defparam \z[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \nRST~input (
	.i(nRST),
	.ibar(gnd),
	.o(\nRST~input_o ));
// synopsys translate_off
defparam \nRST~input .bus_hold = "false";
defparam \nRST~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \de0_clk~input (
	.i(de0_clk),
	.ibar(gnd),
	.o(\de0_clk~input_o ));
// synopsys translate_off
defparam \de0_clk~input .bus_hold = "false";
defparam \de0_clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_pll \inst9|altpll_component|auto_generated|pll1 (
	.areset(!\nRST~input_o ),
	.pfdena(vcc),
	.fbin(\inst9|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\de0_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst9|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst9|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst9|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst9|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst9|altpll_component|auto_generated|pll1 .c0_high = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst9|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_high = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_initial = 5;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_low = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst9|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .c2_high = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_initial = 9;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_low = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst9|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .c3_high = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_initial = 13;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_low = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \inst9|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .c4_high = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_initial = 17;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_low = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_mode = "even";
defparam \inst9|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk1_phase_shift = "8000";
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk2_phase_shift = "16000";
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_counter = "c3";
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_divide_by = 2;
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_multiply_by = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk3_phase_shift = "24000";
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_counter = "c4";
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_divide_by = 2;
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_multiply_by = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .clk4_phase_shift = "32000";
defparam \inst9|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst9|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst9|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst9|altpll_component|auto_generated|pll1 .m = 10;
defparam \inst9|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst9|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst9|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst9|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst9|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst9|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst9|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst9|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst9|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \inst9|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

cycloneive_pll \inst13|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst13|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\de0_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst13|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst13|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst13|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst13|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst13|altpll_component|auto_generated|pll1 .c0_high = 13;
defparam \inst13|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst13|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \inst13|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst13|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst13|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst13|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst13|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst13|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst13|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst13|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst13|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst13|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst13|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst13|altpll_component|auto_generated|pll1 .clk0_divide_by = 125;
defparam \inst13|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst13|altpll_component|auto_generated|pll1 .clk0_multiply_by = 63;
defparam \inst13|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst13|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst13|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst13|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst13|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst13|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst13|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst13|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst13|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst13|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst13|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst13|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst13|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst13|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst13|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst13|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \inst13|altpll_component|auto_generated|pll1 .m = 63;
defparam \inst13|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst13|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .n = 5;
defparam \inst13|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst13|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst13|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst13|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst13|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst13|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst13|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst13|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst13|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst13|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst13|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst13|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 198;
defparam \inst13|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[0]~10 (
// Equation(s):
// \inst14|next_h_count[0]~10_combout  = \inst14|next_h_count [0] $ (VCC)
// \inst14|next_h_count[0]~11  = CARRY(\inst14|next_h_count [0])

	.dataa(\inst14|next_h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst14|next_h_count[0]~10_combout ),
	.cout(\inst14|next_h_count[0]~11 ));
// synopsys translate_off
defparam \inst14|next_h_count[0]~10 .lut_mask = 16'h55AA;
defparam \inst14|next_h_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[4]~18 (
// Equation(s):
// \inst14|next_h_count[4]~18_combout  = (\inst14|next_h_count [4] & (\inst14|next_h_count[3]~17  $ (GND))) # (!\inst14|next_h_count [4] & (!\inst14|next_h_count[3]~17  & VCC))
// \inst14|next_h_count[4]~19  = CARRY((\inst14|next_h_count [4] & !\inst14|next_h_count[3]~17 ))

	.dataa(\inst14|next_h_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[3]~17 ),
	.combout(\inst14|next_h_count[4]~18_combout ),
	.cout(\inst14|next_h_count[4]~19 ));
// synopsys translate_off
defparam \inst14|next_h_count[4]~18 .lut_mask = 16'hA50A;
defparam \inst14|next_h_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[5]~21 (
// Equation(s):
// \inst14|next_h_count[5]~21_combout  = (\inst14|next_h_count [5] & (!\inst14|next_h_count[4]~19 )) # (!\inst14|next_h_count [5] & ((\inst14|next_h_count[4]~19 ) # (GND)))
// \inst14|next_h_count[5]~22  = CARRY((!\inst14|next_h_count[4]~19 ) # (!\inst14|next_h_count [5]))

	.dataa(\inst14|next_h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[4]~19 ),
	.combout(\inst14|next_h_count[5]~21_combout ),
	.cout(\inst14|next_h_count[5]~22 ));
// synopsys translate_off
defparam \inst14|next_h_count[5]~21 .lut_mask = 16'h5A5F;
defparam \inst14|next_h_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[5] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[5] .is_wysiwyg = "true";
defparam \inst14|next_h_count[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[6]~23 (
// Equation(s):
// \inst14|next_h_count[6]~23_combout  = (\inst14|next_h_count [6] & (\inst14|next_h_count[5]~22  $ (GND))) # (!\inst14|next_h_count [6] & (!\inst14|next_h_count[5]~22  & VCC))
// \inst14|next_h_count[6]~24  = CARRY((\inst14|next_h_count [6] & !\inst14|next_h_count[5]~22 ))

	.dataa(\inst14|next_h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[5]~22 ),
	.combout(\inst14|next_h_count[6]~23_combout ),
	.cout(\inst14|next_h_count[6]~24 ));
// synopsys translate_off
defparam \inst14|next_h_count[6]~23 .lut_mask = 16'hA50A;
defparam \inst14|next_h_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[6] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[6] .is_wysiwyg = "true";
defparam \inst14|next_h_count[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[7]~25 (
// Equation(s):
// \inst14|next_h_count[7]~25_combout  = (\inst14|next_h_count [7] & (!\inst14|next_h_count[6]~24 )) # (!\inst14|next_h_count [7] & ((\inst14|next_h_count[6]~24 ) # (GND)))
// \inst14|next_h_count[7]~26  = CARRY((!\inst14|next_h_count[6]~24 ) # (!\inst14|next_h_count [7]))

	.dataa(\inst14|next_h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[6]~24 ),
	.combout(\inst14|next_h_count[7]~25_combout ),
	.cout(\inst14|next_h_count[7]~26 ));
// synopsys translate_off
defparam \inst14|next_h_count[7]~25 .lut_mask = 16'h5A5F;
defparam \inst14|next_h_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[7] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[7] .is_wysiwyg = "true";
defparam \inst14|next_h_count[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[8]~27 (
// Equation(s):
// \inst14|next_h_count[8]~27_combout  = (\inst14|next_h_count [8] & (\inst14|next_h_count[7]~26  $ (GND))) # (!\inst14|next_h_count [8] & (!\inst14|next_h_count[7]~26  & VCC))
// \inst14|next_h_count[8]~28  = CARRY((\inst14|next_h_count [8] & !\inst14|next_h_count[7]~26 ))

	.dataa(\inst14|next_h_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[7]~26 ),
	.combout(\inst14|next_h_count[8]~27_combout ),
	.cout(\inst14|next_h_count[8]~28 ));
// synopsys translate_off
defparam \inst14|next_h_count[8]~27 .lut_mask = 16'hA50A;
defparam \inst14|next_h_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[8] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[8] .is_wysiwyg = "true";
defparam \inst14|next_h_count[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[9]~29 (
// Equation(s):
// \inst14|next_h_count[9]~29_combout  = \inst14|next_h_count [9] $ (\inst14|next_h_count[8]~28 )

	.dataa(\inst14|next_h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst14|next_h_count[8]~28 ),
	.combout(\inst14|next_h_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|next_h_count[9]~29 .lut_mask = 16'h5A5A;
defparam \inst14|next_h_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[9] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[9] .is_wysiwyg = "true";
defparam \inst14|next_h_count[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Equal0~0 (
// Equation(s):
// \inst14|Equal0~0_combout  = (\inst14|next_h_count [7]) # (((!\inst14|next_h_count [8]) # (!\inst14|next_h_count [9])) # (!\inst14|next_h_count [4]))

	.dataa(\inst14|next_h_count [7]),
	.datab(\inst14|next_h_count [4]),
	.datac(\inst14|next_h_count [9]),
	.datad(\inst14|next_h_count [8]),
	.cin(gnd),
	.combout(\inst14|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Equal0~0 .lut_mask = 16'hBFFF;
defparam \inst14|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Equal0~1 (
// Equation(s):
// \inst14|Equal0~1_combout  = (\inst14|next_h_count [5]) # ((\inst14|next_h_count [6]) # ((!\inst14|next_h_count [3]) # (!\inst14|next_h_count [2])))

	.dataa(\inst14|next_h_count [5]),
	.datab(\inst14|next_h_count [6]),
	.datac(\inst14|next_h_count [2]),
	.datad(\inst14|next_h_count [3]),
	.cin(gnd),
	.combout(\inst14|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Equal0~1 .lut_mask = 16'hEFFF;
defparam \inst14|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Equal0~2 (
// Equation(s):
// \inst14|Equal0~2_combout  = (!\inst14|next_h_count [0]) # (!\inst14|next_h_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst14|next_h_count [1]),
	.datad(\inst14|next_h_count [0]),
	.cin(gnd),
	.combout(\inst14|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Equal0~2 .lut_mask = 16'h0FFF;
defparam \inst14|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[9]~20 (
// Equation(s):
// \inst14|next_h_count[9]~20_combout  = ((!\inst14|Equal0~0_combout  & (!\inst14|Equal0~1_combout  & !\inst14|Equal0~2_combout ))) # (!\nRST~input_o )

	.dataa(\nRST~input_o ),
	.datab(\inst14|Equal0~0_combout ),
	.datac(\inst14|Equal0~1_combout ),
	.datad(\inst14|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst14|next_h_count[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|next_h_count[9]~20 .lut_mask = 16'h5557;
defparam \inst14|next_h_count[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst14|next_h_count[0] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[0] .is_wysiwyg = "true";
defparam \inst14|next_h_count[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[1]~12 (
// Equation(s):
// \inst14|next_h_count[1]~12_combout  = (\inst14|next_h_count [1] & (!\inst14|next_h_count[0]~11 )) # (!\inst14|next_h_count [1] & ((\inst14|next_h_count[0]~11 ) # (GND)))
// \inst14|next_h_count[1]~13  = CARRY((!\inst14|next_h_count[0]~11 ) # (!\inst14|next_h_count [1]))

	.dataa(\inst14|next_h_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[0]~11 ),
	.combout(\inst14|next_h_count[1]~12_combout ),
	.cout(\inst14|next_h_count[1]~13 ));
// synopsys translate_off
defparam \inst14|next_h_count[1]~12 .lut_mask = 16'h5A5F;
defparam \inst14|next_h_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[1] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[1] .is_wysiwyg = "true";
defparam \inst14|next_h_count[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[2]~14 (
// Equation(s):
// \inst14|next_h_count[2]~14_combout  = (\inst14|next_h_count [2] & (\inst14|next_h_count[1]~13  $ (GND))) # (!\inst14|next_h_count [2] & (!\inst14|next_h_count[1]~13  & VCC))
// \inst14|next_h_count[2]~15  = CARRY((\inst14|next_h_count [2] & !\inst14|next_h_count[1]~13 ))

	.dataa(\inst14|next_h_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[1]~13 ),
	.combout(\inst14|next_h_count[2]~14_combout ),
	.cout(\inst14|next_h_count[2]~15 ));
// synopsys translate_off
defparam \inst14|next_h_count[2]~14 .lut_mask = 16'hA50A;
defparam \inst14|next_h_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[2] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[2] .is_wysiwyg = "true";
defparam \inst14|next_h_count[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_h_count[3]~16 (
// Equation(s):
// \inst14|next_h_count[3]~16_combout  = (\inst14|next_h_count [3] & (!\inst14|next_h_count[2]~15 )) # (!\inst14|next_h_count [3] & ((\inst14|next_h_count[2]~15 ) # (GND)))
// \inst14|next_h_count[3]~17  = CARRY((!\inst14|next_h_count[2]~15 ) # (!\inst14|next_h_count [3]))

	.dataa(\inst14|next_h_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_h_count[2]~15 ),
	.combout(\inst14|next_h_count[3]~16_combout ),
	.cout(\inst14|next_h_count[3]~17 ));
// synopsys translate_off
defparam \inst14|next_h_count[3]~16 .lut_mask = 16'h5A5F;
defparam \inst14|next_h_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_h_count[3] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[3] .is_wysiwyg = "true";
defparam \inst14|next_h_count[3] .power_up = "low";
// synopsys translate_on

dffeas \inst14|next_h_count[4] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_h_count[9]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_h_count[4] .is_wysiwyg = "true";
defparam \inst14|next_h_count[4] .power_up = "low";
// synopsys translate_on

dffeas \inst14|h_count[4] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|h_count[4] .is_wysiwyg = "true";
defparam \inst14|h_count[4] .power_up = "low";
// synopsys translate_on

dffeas \inst14|h_count[5] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|h_count[5] .is_wysiwyg = "true";
defparam \inst14|h_count[5] .power_up = "low";
// synopsys translate_on

dffeas \inst14|h_count[6] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|h_count[6] .is_wysiwyg = "true";
defparam \inst14|h_count[6] .power_up = "low";
// synopsys translate_on

dffeas \inst14|h_count[7] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|h_count[7] .is_wysiwyg = "true";
defparam \inst14|h_count[7] .power_up = "low";
// synopsys translate_on

dffeas \inst14|h_count[8] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|h_count[8] .is_wysiwyg = "true";
defparam \inst14|h_count[8] .power_up = "low";
// synopsys translate_on

dffeas \inst14|h_count[9] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_h_count [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|h_count[9] .is_wysiwyg = "true";
defparam \inst14|h_count[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|always1~0 (
// Equation(s):
// \inst14|always1~0_combout  = (\inst14|h_count [7] & (!\inst14|h_count [8] & \inst14|h_count [9]))

	.dataa(\inst14|h_count [7]),
	.datab(\inst14|h_count [8]),
	.datac(\inst14|h_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|always1~0 .lut_mask = 16'h2020;
defparam \inst14|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|always1~1 (
// Equation(s):
// \inst14|always1~1_combout  = ((\inst14|h_count [4] & (\inst14|h_count [5] & \inst14|h_count [6])) # (!\inst14|h_count [4] & (!\inst14|h_count [5] & !\inst14|h_count [6]))) # (!\inst14|always1~0_combout )

	.dataa(\inst14|h_count [4]),
	.datab(\inst14|h_count [5]),
	.datac(\inst14|h_count [6]),
	.datad(\inst14|always1~0_combout ),
	.cin(gnd),
	.combout(\inst14|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|always1~1 .lut_mask = 16'h81FF;
defparam \inst14|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[0]~32 (
// Equation(s):
// \inst4|tos[0]~32_combout  = \inst4|tos [0] $ (VCC)
// \inst4|tos[0]~33  = CARRY(\inst4|tos [0])

	.dataa(\inst4|tos [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|tos[0]~32_combout ),
	.cout(\inst4|tos[0]~33 ));
// synopsys translate_off
defparam \inst4|tos[0]~32 .lut_mask = 16'h55AA;
defparam \inst4|tos[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~13 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~13 .is_wysiwyg = "true";
defparam \inst4|stack~13 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add2~0 (
// Equation(s):
// \inst4|Add2~0_combout  = \inst4|tos [0] $ (\inst4|tos [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|tos [0]),
	.datad(\inst4|tos [1]),
	.cin(gnd),
	.combout(\inst4|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add2~0 .lut_mask = 16'h0FF0;
defparam \inst4|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~14 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~14 .is_wysiwyg = "true";
defparam \inst4|stack~14 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~36 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~36 .is_wysiwyg = "true";
defparam \inst4|stack~36 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~25 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~25 .is_wysiwyg = "true";
defparam \inst4|stack~25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~58 (
// Equation(s):
// \inst4|stack~58_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~25_q )))) # (!\inst4|tos [1] & ((\inst4|stack~36_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~36_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~25_q ),
	.cin(gnd),
	.combout(\inst4|stack~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~58 .lut_mask = 16'hF454;
defparam \inst4|stack~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~70 (
// Equation(s):
// \inst4|stack~70_combout  = (\inst4|stack~66_combout  & (!\inst4|tos [0] & !\inst4|tos [1]))

	.dataa(\inst4|stack~66_combout ),
	.datab(gnd),
	.datac(\inst4|tos [0]),
	.datad(\inst4|tos [1]),
	.cin(gnd),
	.combout(\inst4|stack~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~70 .lut_mask = 16'h000A;
defparam \inst4|stack~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~3 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~3 .is_wysiwyg = "true";
defparam \inst4|stack~3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~59 (
// Equation(s):
// \inst4|stack~59_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~58_combout  & ((\inst4|stack~3_q ))) # (!\inst4|stack~58_combout  & (\inst4|stack~14_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~58_combout ))))

	.dataa(\inst4|stack~14_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~58_combout ),
	.datad(\inst4|stack~3_q ),
	.cin(gnd),
	.combout(\inst4|stack~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~59 .lut_mask = 16'hF838;
defparam \inst4|stack~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~0 (
// Equation(s):
// \inst4|Add3~0_combout  = \inst4|stack~65_combout  $ (VCC)
// \inst4|Add3~1  = CARRY(\inst4|stack~65_combout )

	.dataa(\inst4|stack~65_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add3~0_combout ),
	.cout(\inst4|Add3~1 ));
// synopsys translate_off
defparam \inst4|Add3~0 .lut_mask = 16'h55AA;
defparam \inst4|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~2 (
// Equation(s):
// \inst4|Add3~2_combout  = (\inst4|stack~63_combout  & (!\inst4|Add3~1 )) # (!\inst4|stack~63_combout  & ((\inst4|Add3~1 ) # (GND)))
// \inst4|Add3~3  = CARRY((!\inst4|Add3~1 ) # (!\inst4|stack~63_combout ))

	.dataa(\inst4|stack~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~1 ),
	.combout(\inst4|Add3~2_combout ),
	.cout(\inst4|Add3~3 ));
// synopsys translate_off
defparam \inst4|Add3~2 .lut_mask = 16'h5A5F;
defparam \inst4|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~4 (
// Equation(s):
// \inst4|Add3~4_combout  = (\inst4|stack~61_combout  & (\inst4|Add3~3  $ (GND))) # (!\inst4|stack~61_combout  & (!\inst4|Add3~3  & VCC))
// \inst4|Add3~5  = CARRY((\inst4|stack~61_combout  & !\inst4|Add3~3 ))

	.dataa(\inst4|stack~61_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~3 ),
	.combout(\inst4|Add3~4_combout ),
	.cout(\inst4|Add3~5 ));
// synopsys translate_off
defparam \inst4|Add3~4 .lut_mask = 16'hA50A;
defparam \inst4|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~6 (
// Equation(s):
// \inst4|Add3~6_combout  = (\inst4|stack~59_combout  & (!\inst4|Add3~5 )) # (!\inst4|stack~59_combout  & ((\inst4|Add3~5 ) # (GND)))
// \inst4|Add3~7  = CARRY((!\inst4|Add3~5 ) # (!\inst4|stack~59_combout ))

	.dataa(\inst4|stack~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~5 ),
	.combout(\inst4|Add3~6_combout ),
	.cout(\inst4|Add3~7 ));
// synopsys translate_off
defparam \inst4|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst4|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|stack~15 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~15 .is_wysiwyg = "true";
defparam \inst4|stack~15 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~37 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~37 .is_wysiwyg = "true";
defparam \inst4|stack~37 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~26 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~26 .is_wysiwyg = "true";
defparam \inst4|stack~26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~56 (
// Equation(s):
// \inst4|stack~56_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~26_q )))) # (!\inst4|tos [1] & ((\inst4|stack~37_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~37_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~26_q ),
	.cin(gnd),
	.combout(\inst4|stack~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~56 .lut_mask = 16'hF454;
defparam \inst4|stack~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~4 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~4 .is_wysiwyg = "true";
defparam \inst4|stack~4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~57 (
// Equation(s):
// \inst4|stack~57_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~56_combout  & ((\inst4|stack~4_q ))) # (!\inst4|stack~56_combout  & (\inst4|stack~15_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~56_combout ))))

	.dataa(\inst4|stack~15_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~56_combout ),
	.datad(\inst4|stack~4_q ),
	.cin(gnd),
	.combout(\inst4|stack~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~57 .lut_mask = 16'hF838;
defparam \inst4|stack~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~8 (
// Equation(s):
// \inst4|Add3~8_combout  = (\inst4|stack~57_combout  & (\inst4|Add3~7  $ (GND))) # (!\inst4|stack~57_combout  & (!\inst4|Add3~7  & VCC))
// \inst4|Add3~9  = CARRY((\inst4|stack~57_combout  & !\inst4|Add3~7 ))

	.dataa(\inst4|stack~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~7 ),
	.combout(\inst4|Add3~8_combout ),
	.cout(\inst4|Add3~9 ));
// synopsys translate_off
defparam \inst4|Add3~8 .lut_mask = 16'hA50A;
defparam \inst4|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|stack~16 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~16 .is_wysiwyg = "true";
defparam \inst4|stack~16 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~38 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~38 .is_wysiwyg = "true";
defparam \inst4|stack~38 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~27 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~27 .is_wysiwyg = "true";
defparam \inst4|stack~27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~54 (
// Equation(s):
// \inst4|stack~54_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~27_q )))) # (!\inst4|tos [1] & ((\inst4|stack~38_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~38_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~27_q ),
	.cin(gnd),
	.combout(\inst4|stack~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~54 .lut_mask = 16'hF454;
defparam \inst4|stack~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~5 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~5 .is_wysiwyg = "true";
defparam \inst4|stack~5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~55 (
// Equation(s):
// \inst4|stack~55_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~54_combout  & ((\inst4|stack~5_q ))) # (!\inst4|stack~54_combout  & (\inst4|stack~16_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~54_combout ))))

	.dataa(\inst4|stack~16_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~54_combout ),
	.datad(\inst4|stack~5_q ),
	.cin(gnd),
	.combout(\inst4|stack~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~55 .lut_mask = 16'hF838;
defparam \inst4|stack~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~10 (
// Equation(s):
// \inst4|Add3~10_combout  = (\inst4|stack~55_combout  & (!\inst4|Add3~9 )) # (!\inst4|stack~55_combout  & ((\inst4|Add3~9 ) # (GND)))
// \inst4|Add3~11  = CARRY((!\inst4|Add3~9 ) # (!\inst4|stack~55_combout ))

	.dataa(\inst4|stack~55_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~9 ),
	.combout(\inst4|Add3~10_combout ),
	.cout(\inst4|Add3~11 ));
// synopsys translate_off
defparam \inst4|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst4|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|stack~17 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~17 .is_wysiwyg = "true";
defparam \inst4|stack~17 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~39 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~39 .is_wysiwyg = "true";
defparam \inst4|stack~39 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~28 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~28 .is_wysiwyg = "true";
defparam \inst4|stack~28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~52 (
// Equation(s):
// \inst4|stack~52_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~28_q )))) # (!\inst4|tos [1] & ((\inst4|stack~39_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~39_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~28_q ),
	.cin(gnd),
	.combout(\inst4|stack~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~52 .lut_mask = 16'hF454;
defparam \inst4|stack~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~6 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~6 .is_wysiwyg = "true";
defparam \inst4|stack~6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~53 (
// Equation(s):
// \inst4|stack~53_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~52_combout  & ((\inst4|stack~6_q ))) # (!\inst4|stack~52_combout  & (\inst4|stack~17_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~52_combout ))))

	.dataa(\inst4|stack~17_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~52_combout ),
	.datad(\inst4|stack~6_q ),
	.cin(gnd),
	.combout(\inst4|stack~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~53 .lut_mask = 16'hF838;
defparam \inst4|stack~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~12 (
// Equation(s):
// \inst4|Add3~12_combout  = (\inst4|stack~53_combout  & (\inst4|Add3~11  $ (GND))) # (!\inst4|stack~53_combout  & (!\inst4|Add3~11  & VCC))
// \inst4|Add3~13  = CARRY((\inst4|stack~53_combout  & !\inst4|Add3~11 ))

	.dataa(\inst4|stack~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~11 ),
	.combout(\inst4|Add3~12_combout ),
	.cout(\inst4|Add3~13 ));
// synopsys translate_off
defparam \inst4|Add3~12 .lut_mask = 16'hA50A;
defparam \inst4|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|stack~18 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~18 .is_wysiwyg = "true";
defparam \inst4|stack~18 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~40 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~40 .is_wysiwyg = "true";
defparam \inst4|stack~40 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~29 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~29 .is_wysiwyg = "true";
defparam \inst4|stack~29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~50 (
// Equation(s):
// \inst4|stack~50_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~29_q )))) # (!\inst4|tos [1] & ((\inst4|stack~40_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~40_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~29_q ),
	.cin(gnd),
	.combout(\inst4|stack~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~50 .lut_mask = 16'hF454;
defparam \inst4|stack~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~7 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~7 .is_wysiwyg = "true";
defparam \inst4|stack~7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~51 (
// Equation(s):
// \inst4|stack~51_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~50_combout  & ((\inst4|stack~7_q ))) # (!\inst4|stack~50_combout  & (\inst4|stack~18_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~50_combout ))))

	.dataa(\inst4|stack~18_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~50_combout ),
	.datad(\inst4|stack~7_q ),
	.cin(gnd),
	.combout(\inst4|stack~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~51 .lut_mask = 16'hF838;
defparam \inst4|stack~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~14 (
// Equation(s):
// \inst4|Add3~14_combout  = (\inst4|stack~51_combout  & (!\inst4|Add3~13 )) # (!\inst4|stack~51_combout  & ((\inst4|Add3~13 ) # (GND)))
// \inst4|Add3~15  = CARRY((!\inst4|Add3~13 ) # (!\inst4|stack~51_combout ))

	.dataa(\inst4|stack~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~13 ),
	.combout(\inst4|Add3~14_combout ),
	.cout(\inst4|Add3~15 ));
// synopsys translate_off
defparam \inst4|Add3~14 .lut_mask = 16'h5A5F;
defparam \inst4|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'h00000008E0000000000000000000000000000000000000000000000000000418;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~25 (
// Equation(s):
// \inst4|Add3~25_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~14_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\inst4|Add3~14_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~25 .lut_mask = 16'hAACC;
defparam \inst4|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~2 (
// Equation(s):
// \inst4|Add1~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [7] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~2 .lut_mask = 16'h8080;
defparam \inst4|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~3 (
// Equation(s):
// \inst4|Add1~3_combout  = (\inst|altsyncram_component|auto_generated|q_a [6] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~3 .lut_mask = 16'h8080;
defparam \inst4|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~4 (
// Equation(s):
// \inst4|Add1~4_combout  = (\inst|altsyncram_component|auto_generated|q_a [5] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~4 .lut_mask = 16'h8080;
defparam \inst4|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~5 (
// Equation(s):
// \inst4|Add1~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [4] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~5 .lut_mask = 16'h8080;
defparam \inst4|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~6 (
// Equation(s):
// \inst4|Add1~6_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~6 .lut_mask = 16'h8080;
defparam \inst4|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h0000003450000000000000000000000000000000000000000000000001020410;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~7 (
// Equation(s):
// \inst4|Add1~7_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~7 .lut_mask = 16'h8080;
defparam \inst4|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h0000003044000000000000000000000000000000000000000000000C09108410;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~8 (
// Equation(s):
// \inst4|Add1~8_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~8 .lut_mask = 16'h8080;
defparam \inst4|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h0000003155000000000000000000000000000000000000000000000983F40410;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~9 (
// Equation(s):
// \inst4|Add1~9_combout  = (\inst|altsyncram_component|auto_generated|q_a [0]) # ((!\inst1|Type [6]) # (!\inst10|SR_OUT~combout ))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\inst10|SR_OUT~combout ),
	.datad(\inst1|Type [6]),
	.cin(gnd),
	.combout(\inst4|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~9 .lut_mask = 16'hAFFF;
defparam \inst4|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~10 (
// Equation(s):
// \inst4|Add1~10_combout  = (\inst4|Add1~9_combout  & (\inst4|PC[0]~22_combout  $ (VCC))) # (!\inst4|Add1~9_combout  & (\inst4|PC[0]~22_combout  & VCC))
// \inst4|Add1~11  = CARRY((\inst4|Add1~9_combout  & \inst4|PC[0]~22_combout ))

	.dataa(\inst4|Add1~9_combout ),
	.datab(\inst4|PC[0]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add1~10_combout ),
	.cout(\inst4|Add1~11 ));
// synopsys translate_off
defparam \inst4|Add1~10 .lut_mask = 16'h6688;
defparam \inst4|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~12 (
// Equation(s):
// \inst4|Add1~12_combout  = (\inst4|Add1~8_combout  & ((\inst4|PC[1]~20_combout  & (\inst4|Add1~11  & VCC)) # (!\inst4|PC[1]~20_combout  & (!\inst4|Add1~11 )))) # (!\inst4|Add1~8_combout  & ((\inst4|PC[1]~20_combout  & (!\inst4|Add1~11 )) # 
// (!\inst4|PC[1]~20_combout  & ((\inst4|Add1~11 ) # (GND)))))
// \inst4|Add1~13  = CARRY((\inst4|Add1~8_combout  & (!\inst4|PC[1]~20_combout  & !\inst4|Add1~11 )) # (!\inst4|Add1~8_combout  & ((!\inst4|Add1~11 ) # (!\inst4|PC[1]~20_combout ))))

	.dataa(\inst4|Add1~8_combout ),
	.datab(\inst4|PC[1]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~11 ),
	.combout(\inst4|Add1~12_combout ),
	.cout(\inst4|Add1~13 ));
// synopsys translate_off
defparam \inst4|Add1~12 .lut_mask = 16'h9617;
defparam \inst4|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~14 (
// Equation(s):
// \inst4|Add1~14_combout  = ((\inst4|Add1~7_combout  $ (\inst4|PC[2]~18_combout  $ (!\inst4|Add1~13 )))) # (GND)
// \inst4|Add1~15  = CARRY((\inst4|Add1~7_combout  & ((\inst4|PC[2]~18_combout ) # (!\inst4|Add1~13 ))) # (!\inst4|Add1~7_combout  & (\inst4|PC[2]~18_combout  & !\inst4|Add1~13 )))

	.dataa(\inst4|Add1~7_combout ),
	.datab(\inst4|PC[2]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~13 ),
	.combout(\inst4|Add1~14_combout ),
	.cout(\inst4|Add1~15 ));
// synopsys translate_off
defparam \inst4|Add1~14 .lut_mask = 16'h698E;
defparam \inst4|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~16 (
// Equation(s):
// \inst4|Add1~16_combout  = (\inst4|Add1~6_combout  & ((\inst4|PC[3]~16_combout  & (\inst4|Add1~15  & VCC)) # (!\inst4|PC[3]~16_combout  & (!\inst4|Add1~15 )))) # (!\inst4|Add1~6_combout  & ((\inst4|PC[3]~16_combout  & (!\inst4|Add1~15 )) # 
// (!\inst4|PC[3]~16_combout  & ((\inst4|Add1~15 ) # (GND)))))
// \inst4|Add1~17  = CARRY((\inst4|Add1~6_combout  & (!\inst4|PC[3]~16_combout  & !\inst4|Add1~15 )) # (!\inst4|Add1~6_combout  & ((!\inst4|Add1~15 ) # (!\inst4|PC[3]~16_combout ))))

	.dataa(\inst4|Add1~6_combout ),
	.datab(\inst4|PC[3]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~15 ),
	.combout(\inst4|Add1~16_combout ),
	.cout(\inst4|Add1~17 ));
// synopsys translate_off
defparam \inst4|Add1~16 .lut_mask = 16'h9617;
defparam \inst4|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~18 (
// Equation(s):
// \inst4|Add1~18_combout  = ((\inst4|Add1~5_combout  $ (\inst4|PC[4]~14_combout  $ (!\inst4|Add1~17 )))) # (GND)
// \inst4|Add1~19  = CARRY((\inst4|Add1~5_combout  & ((\inst4|PC[4]~14_combout ) # (!\inst4|Add1~17 ))) # (!\inst4|Add1~5_combout  & (\inst4|PC[4]~14_combout  & !\inst4|Add1~17 )))

	.dataa(\inst4|Add1~5_combout ),
	.datab(\inst4|PC[4]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~17 ),
	.combout(\inst4|Add1~18_combout ),
	.cout(\inst4|Add1~19 ));
// synopsys translate_off
defparam \inst4|Add1~18 .lut_mask = 16'h698E;
defparam \inst4|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~20 (
// Equation(s):
// \inst4|Add1~20_combout  = (\inst4|Add1~4_combout  & ((\inst4|PC[5]~12_combout  & (\inst4|Add1~19  & VCC)) # (!\inst4|PC[5]~12_combout  & (!\inst4|Add1~19 )))) # (!\inst4|Add1~4_combout  & ((\inst4|PC[5]~12_combout  & (!\inst4|Add1~19 )) # 
// (!\inst4|PC[5]~12_combout  & ((\inst4|Add1~19 ) # (GND)))))
// \inst4|Add1~21  = CARRY((\inst4|Add1~4_combout  & (!\inst4|PC[5]~12_combout  & !\inst4|Add1~19 )) # (!\inst4|Add1~4_combout  & ((!\inst4|Add1~19 ) # (!\inst4|PC[5]~12_combout ))))

	.dataa(\inst4|Add1~4_combout ),
	.datab(\inst4|PC[5]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~19 ),
	.combout(\inst4|Add1~20_combout ),
	.cout(\inst4|Add1~21 ));
// synopsys translate_off
defparam \inst4|Add1~20 .lut_mask = 16'h9617;
defparam \inst4|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~22 (
// Equation(s):
// \inst4|Add1~22_combout  = ((\inst4|Add1~3_combout  $ (\inst4|PC[6]~10_combout  $ (!\inst4|Add1~21 )))) # (GND)
// \inst4|Add1~23  = CARRY((\inst4|Add1~3_combout  & ((\inst4|PC[6]~10_combout ) # (!\inst4|Add1~21 ))) # (!\inst4|Add1~3_combout  & (\inst4|PC[6]~10_combout  & !\inst4|Add1~21 )))

	.dataa(\inst4|Add1~3_combout ),
	.datab(\inst4|PC[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~21 ),
	.combout(\inst4|Add1~22_combout ),
	.cout(\inst4|Add1~23 ));
// synopsys translate_off
defparam \inst4|Add1~22 .lut_mask = 16'h698E;
defparam \inst4|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~24 (
// Equation(s):
// \inst4|Add1~24_combout  = (\inst4|Add1~2_combout  & ((\inst4|PC[7]~8_combout  & (\inst4|Add1~23  & VCC)) # (!\inst4|PC[7]~8_combout  & (!\inst4|Add1~23 )))) # (!\inst4|Add1~2_combout  & ((\inst4|PC[7]~8_combout  & (!\inst4|Add1~23 )) # 
// (!\inst4|PC[7]~8_combout  & ((\inst4|Add1~23 ) # (GND)))))
// \inst4|Add1~25  = CARRY((\inst4|Add1~2_combout  & (!\inst4|PC[7]~8_combout  & !\inst4|Add1~23 )) # (!\inst4|Add1~2_combout  & ((!\inst4|Add1~23 ) # (!\inst4|PC[7]~8_combout ))))

	.dataa(\inst4|Add1~2_combout ),
	.datab(\inst4|PC[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~23 ),
	.combout(\inst4|Add1~24_combout ),
	.cout(\inst4|Add1~25 ));
// synopsys translate_off
defparam \inst4|Add1~24 .lut_mask = 16'h9617;
defparam \inst4|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[10]~26 (
// Equation(s):
// \inst4|PC[10]~26_combout  = ((\inst10|SR_OUT~combout  & (\inst4|always0~0_combout )) # (!\inst10|SR_OUT~combout  & ((!\inst10|B1OUT~combout )))) # (!\inst1|Type [6])

	.dataa(\inst4|always0~0_combout ),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst10|B1OUT~combout ),
	.datad(\inst1|Type [6]),
	.cin(gnd),
	.combout(\inst4|PC[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[10]~26 .lut_mask = 16'h8BFF;
defparam \inst4|PC[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[10]~1 (
// Equation(s):
// \inst4|PC[10]~1_combout  = (\nRST~input_o  & ((\inst4|PC[10]~1_combout ))) # (!\nRST~input_o  & (!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))

	.dataa(gnd),
	.datab(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.datac(\inst4|PC[10]~1_combout ),
	.datad(\nRST~input_o ),
	.cin(gnd),
	.combout(\inst4|PC[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[10]~1 .lut_mask = 16'hF033;
defparam \inst4|PC[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[7]~9 (
// Equation(s):
// \inst4|PC[7]~9_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~24_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~25_combout ))))

	.dataa(\inst4|Add3~25_combout ),
	.datab(\inst4|Add1~24_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[7]~9 .lut_mask = 16'h35CA;
defparam \inst4|PC[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[1]~35 (
// Equation(s):
// \inst4|tos[1]~35_combout  = (\inst4|tos [1] & ((\inst4|always0~0_combout  & (!\inst4|tos[0]~33 )) # (!\inst4|always0~0_combout  & (\inst4|tos[0]~33  & VCC)))) # (!\inst4|tos [1] & ((\inst4|always0~0_combout  & ((\inst4|tos[0]~33 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[0]~33 ))))
// \inst4|tos[1]~36  = CARRY((\inst4|tos [1] & (\inst4|always0~0_combout  & !\inst4|tos[0]~33 )) # (!\inst4|tos [1] & ((\inst4|always0~0_combout ) # (!\inst4|tos[0]~33 ))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[0]~33 ),
	.combout(\inst4|tos[1]~35_combout ),
	.cout(\inst4|tos[1]~36 ));
// synopsys translate_off
defparam \inst4|tos[1]~35 .lut_mask = 16'h694D;
defparam \inst4|tos[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[2]~37 (
// Equation(s):
// \inst4|tos[2]~37_combout  = ((\inst4|tos [2] $ (\inst4|always0~0_combout  $ (\inst4|tos[1]~36 )))) # (GND)
// \inst4|tos[2]~38  = CARRY((\inst4|tos [2] & ((!\inst4|tos[1]~36 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [2] & (!\inst4|always0~0_combout  & !\inst4|tos[1]~36 )))

	.dataa(\inst4|tos [2]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[1]~36 ),
	.combout(\inst4|tos[2]~37_combout ),
	.cout(\inst4|tos[2]~38 ));
// synopsys translate_off
defparam \inst4|tos[2]~37 .lut_mask = 16'h962B;
defparam \inst4|tos[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[2] .is_wysiwyg = "true";
defparam \inst4|tos[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[3]~39 (
// Equation(s):
// \inst4|tos[3]~39_combout  = (\inst4|tos [3] & ((\inst4|always0~0_combout  & (!\inst4|tos[2]~38 )) # (!\inst4|always0~0_combout  & (\inst4|tos[2]~38  & VCC)))) # (!\inst4|tos [3] & ((\inst4|always0~0_combout  & ((\inst4|tos[2]~38 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[2]~38 ))))
// \inst4|tos[3]~40  = CARRY((\inst4|tos [3] & (\inst4|always0~0_combout  & !\inst4|tos[2]~38 )) # (!\inst4|tos [3] & ((\inst4|always0~0_combout ) # (!\inst4|tos[2]~38 ))))

	.dataa(\inst4|tos [3]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[2]~38 ),
	.combout(\inst4|tos[3]~39_combout ),
	.cout(\inst4|tos[3]~40 ));
// synopsys translate_off
defparam \inst4|tos[3]~39 .lut_mask = 16'h694D;
defparam \inst4|tos[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[3] .is_wysiwyg = "true";
defparam \inst4|tos[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[4]~41 (
// Equation(s):
// \inst4|tos[4]~41_combout  = ((\inst4|tos [4] $ (\inst4|always0~0_combout  $ (\inst4|tos[3]~40 )))) # (GND)
// \inst4|tos[4]~42  = CARRY((\inst4|tos [4] & ((!\inst4|tos[3]~40 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [4] & (!\inst4|always0~0_combout  & !\inst4|tos[3]~40 )))

	.dataa(\inst4|tos [4]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[3]~40 ),
	.combout(\inst4|tos[4]~41_combout ),
	.cout(\inst4|tos[4]~42 ));
// synopsys translate_off
defparam \inst4|tos[4]~41 .lut_mask = 16'h962B;
defparam \inst4|tos[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[4] .is_wysiwyg = "true";
defparam \inst4|tos[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[5]~43 (
// Equation(s):
// \inst4|tos[5]~43_combout  = (\inst4|tos [5] & ((\inst4|always0~0_combout  & (!\inst4|tos[4]~42 )) # (!\inst4|always0~0_combout  & (\inst4|tos[4]~42  & VCC)))) # (!\inst4|tos [5] & ((\inst4|always0~0_combout  & ((\inst4|tos[4]~42 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[4]~42 ))))
// \inst4|tos[5]~44  = CARRY((\inst4|tos [5] & (\inst4|always0~0_combout  & !\inst4|tos[4]~42 )) # (!\inst4|tos [5] & ((\inst4|always0~0_combout ) # (!\inst4|tos[4]~42 ))))

	.dataa(\inst4|tos [5]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[4]~42 ),
	.combout(\inst4|tos[5]~43_combout ),
	.cout(\inst4|tos[5]~44 ));
// synopsys translate_off
defparam \inst4|tos[5]~43 .lut_mask = 16'h694D;
defparam \inst4|tos[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[5] .is_wysiwyg = "true";
defparam \inst4|tos[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (!\inst4|tos [2] & (!\inst4|tos [3] & (!\inst4|tos [4] & !\inst4|tos [5])))

	.dataa(\inst4|tos [2]),
	.datab(\inst4|tos [3]),
	.datac(\inst4|tos [4]),
	.datad(\inst4|tos [5]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h0001;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[6]~45 (
// Equation(s):
// \inst4|tos[6]~45_combout  = ((\inst4|tos [6] $ (\inst4|always0~0_combout  $ (\inst4|tos[5]~44 )))) # (GND)
// \inst4|tos[6]~46  = CARRY((\inst4|tos [6] & ((!\inst4|tos[5]~44 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [6] & (!\inst4|always0~0_combout  & !\inst4|tos[5]~44 )))

	.dataa(\inst4|tos [6]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[5]~44 ),
	.combout(\inst4|tos[6]~45_combout ),
	.cout(\inst4|tos[6]~46 ));
// synopsys translate_off
defparam \inst4|tos[6]~45 .lut_mask = 16'h962B;
defparam \inst4|tos[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[6] .is_wysiwyg = "true";
defparam \inst4|tos[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[7]~47 (
// Equation(s):
// \inst4|tos[7]~47_combout  = (\inst4|tos [7] & ((\inst4|always0~0_combout  & (!\inst4|tos[6]~46 )) # (!\inst4|always0~0_combout  & (\inst4|tos[6]~46  & VCC)))) # (!\inst4|tos [7] & ((\inst4|always0~0_combout  & ((\inst4|tos[6]~46 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[6]~46 ))))
// \inst4|tos[7]~48  = CARRY((\inst4|tos [7] & (\inst4|always0~0_combout  & !\inst4|tos[6]~46 )) # (!\inst4|tos [7] & ((\inst4|always0~0_combout ) # (!\inst4|tos[6]~46 ))))

	.dataa(\inst4|tos [7]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[6]~46 ),
	.combout(\inst4|tos[7]~47_combout ),
	.cout(\inst4|tos[7]~48 ));
// synopsys translate_off
defparam \inst4|tos[7]~47 .lut_mask = 16'h694D;
defparam \inst4|tos[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[7] .is_wysiwyg = "true";
defparam \inst4|tos[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[8]~49 (
// Equation(s):
// \inst4|tos[8]~49_combout  = ((\inst4|tos [8] $ (\inst4|always0~0_combout  $ (\inst4|tos[7]~48 )))) # (GND)
// \inst4|tos[8]~50  = CARRY((\inst4|tos [8] & ((!\inst4|tos[7]~48 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [8] & (!\inst4|always0~0_combout  & !\inst4|tos[7]~48 )))

	.dataa(\inst4|tos [8]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[7]~48 ),
	.combout(\inst4|tos[8]~49_combout ),
	.cout(\inst4|tos[8]~50 ));
// synopsys translate_off
defparam \inst4|tos[8]~49 .lut_mask = 16'h962B;
defparam \inst4|tos[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[8] .is_wysiwyg = "true";
defparam \inst4|tos[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[9]~51 (
// Equation(s):
// \inst4|tos[9]~51_combout  = (\inst4|tos [9] & ((\inst4|always0~0_combout  & (!\inst4|tos[8]~50 )) # (!\inst4|always0~0_combout  & (\inst4|tos[8]~50  & VCC)))) # (!\inst4|tos [9] & ((\inst4|always0~0_combout  & ((\inst4|tos[8]~50 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[8]~50 ))))
// \inst4|tos[9]~52  = CARRY((\inst4|tos [9] & (\inst4|always0~0_combout  & !\inst4|tos[8]~50 )) # (!\inst4|tos [9] & ((\inst4|always0~0_combout ) # (!\inst4|tos[8]~50 ))))

	.dataa(\inst4|tos [9]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[8]~50 ),
	.combout(\inst4|tos[9]~51_combout ),
	.cout(\inst4|tos[9]~52 ));
// synopsys translate_off
defparam \inst4|tos[9]~51 .lut_mask = 16'h694D;
defparam \inst4|tos[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[9] .is_wysiwyg = "true";
defparam \inst4|tos[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~1 (
// Equation(s):
// \inst4|Equal0~1_combout  = (!\inst4|tos [6] & (!\inst4|tos [7] & (!\inst4|tos [8] & !\inst4|tos [9])))

	.dataa(\inst4|tos [6]),
	.datab(\inst4|tos [7]),
	.datac(\inst4|tos [8]),
	.datad(\inst4|tos [9]),
	.cin(gnd),
	.combout(\inst4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~1 .lut_mask = 16'h0001;
defparam \inst4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[10]~53 (
// Equation(s):
// \inst4|tos[10]~53_combout  = ((\inst4|tos [10] $ (\inst4|always0~0_combout  $ (\inst4|tos[9]~52 )))) # (GND)
// \inst4|tos[10]~54  = CARRY((\inst4|tos [10] & ((!\inst4|tos[9]~52 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [10] & (!\inst4|always0~0_combout  & !\inst4|tos[9]~52 )))

	.dataa(\inst4|tos [10]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[9]~52 ),
	.combout(\inst4|tos[10]~53_combout ),
	.cout(\inst4|tos[10]~54 ));
// synopsys translate_off
defparam \inst4|tos[10]~53 .lut_mask = 16'h962B;
defparam \inst4|tos[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[10] .is_wysiwyg = "true";
defparam \inst4|tos[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[11]~55 (
// Equation(s):
// \inst4|tos[11]~55_combout  = (\inst4|tos [11] & ((\inst4|always0~0_combout  & (!\inst4|tos[10]~54 )) # (!\inst4|always0~0_combout  & (\inst4|tos[10]~54  & VCC)))) # (!\inst4|tos [11] & ((\inst4|always0~0_combout  & ((\inst4|tos[10]~54 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[10]~54 ))))
// \inst4|tos[11]~56  = CARRY((\inst4|tos [11] & (\inst4|always0~0_combout  & !\inst4|tos[10]~54 )) # (!\inst4|tos [11] & ((\inst4|always0~0_combout ) # (!\inst4|tos[10]~54 ))))

	.dataa(\inst4|tos [11]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[10]~54 ),
	.combout(\inst4|tos[11]~55_combout ),
	.cout(\inst4|tos[11]~56 ));
// synopsys translate_off
defparam \inst4|tos[11]~55 .lut_mask = 16'h694D;
defparam \inst4|tos[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[11] .is_wysiwyg = "true";
defparam \inst4|tos[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[12]~57 (
// Equation(s):
// \inst4|tos[12]~57_combout  = ((\inst4|tos [12] $ (\inst4|always0~0_combout  $ (\inst4|tos[11]~56 )))) # (GND)
// \inst4|tos[12]~58  = CARRY((\inst4|tos [12] & ((!\inst4|tos[11]~56 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [12] & (!\inst4|always0~0_combout  & !\inst4|tos[11]~56 )))

	.dataa(\inst4|tos [12]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[11]~56 ),
	.combout(\inst4|tos[12]~57_combout ),
	.cout(\inst4|tos[12]~58 ));
// synopsys translate_off
defparam \inst4|tos[12]~57 .lut_mask = 16'h962B;
defparam \inst4|tos[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[12] .is_wysiwyg = "true";
defparam \inst4|tos[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[13]~59 (
// Equation(s):
// \inst4|tos[13]~59_combout  = (\inst4|tos [13] & ((\inst4|always0~0_combout  & (!\inst4|tos[12]~58 )) # (!\inst4|always0~0_combout  & (\inst4|tos[12]~58  & VCC)))) # (!\inst4|tos [13] & ((\inst4|always0~0_combout  & ((\inst4|tos[12]~58 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[12]~58 ))))
// \inst4|tos[13]~60  = CARRY((\inst4|tos [13] & (\inst4|always0~0_combout  & !\inst4|tos[12]~58 )) # (!\inst4|tos [13] & ((\inst4|always0~0_combout ) # (!\inst4|tos[12]~58 ))))

	.dataa(\inst4|tos [13]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[12]~58 ),
	.combout(\inst4|tos[13]~59_combout ),
	.cout(\inst4|tos[13]~60 ));
// synopsys translate_off
defparam \inst4|tos[13]~59 .lut_mask = 16'h694D;
defparam \inst4|tos[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[13] .is_wysiwyg = "true";
defparam \inst4|tos[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~2 (
// Equation(s):
// \inst4|Equal0~2_combout  = (!\inst4|tos [10] & (!\inst4|tos [11] & (!\inst4|tos [12] & !\inst4|tos [13])))

	.dataa(\inst4|tos [10]),
	.datab(\inst4|tos [11]),
	.datac(\inst4|tos [12]),
	.datad(\inst4|tos [13]),
	.cin(gnd),
	.combout(\inst4|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~2 .lut_mask = 16'h0001;
defparam \inst4|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[14]~61 (
// Equation(s):
// \inst4|tos[14]~61_combout  = ((\inst4|tos [14] $ (\inst4|always0~0_combout  $ (\inst4|tos[13]~60 )))) # (GND)
// \inst4|tos[14]~62  = CARRY((\inst4|tos [14] & ((!\inst4|tos[13]~60 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [14] & (!\inst4|always0~0_combout  & !\inst4|tos[13]~60 )))

	.dataa(\inst4|tos [14]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[13]~60 ),
	.combout(\inst4|tos[14]~61_combout ),
	.cout(\inst4|tos[14]~62 ));
// synopsys translate_off
defparam \inst4|tos[14]~61 .lut_mask = 16'h962B;
defparam \inst4|tos[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[14] .is_wysiwyg = "true";
defparam \inst4|tos[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[15]~63 (
// Equation(s):
// \inst4|tos[15]~63_combout  = (\inst4|tos [15] & ((\inst4|always0~0_combout  & (!\inst4|tos[14]~62 )) # (!\inst4|always0~0_combout  & (\inst4|tos[14]~62  & VCC)))) # (!\inst4|tos [15] & ((\inst4|always0~0_combout  & ((\inst4|tos[14]~62 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[14]~62 ))))
// \inst4|tos[15]~64  = CARRY((\inst4|tos [15] & (\inst4|always0~0_combout  & !\inst4|tos[14]~62 )) # (!\inst4|tos [15] & ((\inst4|always0~0_combout ) # (!\inst4|tos[14]~62 ))))

	.dataa(\inst4|tos [15]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[14]~62 ),
	.combout(\inst4|tos[15]~63_combout ),
	.cout(\inst4|tos[15]~64 ));
// synopsys translate_off
defparam \inst4|tos[15]~63 .lut_mask = 16'h694D;
defparam \inst4|tos[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[15] .is_wysiwyg = "true";
defparam \inst4|tos[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[16]~65 (
// Equation(s):
// \inst4|tos[16]~65_combout  = ((\inst4|tos [16] $ (\inst4|always0~0_combout  $ (\inst4|tos[15]~64 )))) # (GND)
// \inst4|tos[16]~66  = CARRY((\inst4|tos [16] & ((!\inst4|tos[15]~64 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [16] & (!\inst4|always0~0_combout  & !\inst4|tos[15]~64 )))

	.dataa(\inst4|tos [16]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[15]~64 ),
	.combout(\inst4|tos[16]~65_combout ),
	.cout(\inst4|tos[16]~66 ));
// synopsys translate_off
defparam \inst4|tos[16]~65 .lut_mask = 16'h962B;
defparam \inst4|tos[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[16] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[16] .is_wysiwyg = "true";
defparam \inst4|tos[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[17]~67 (
// Equation(s):
// \inst4|tos[17]~67_combout  = (\inst4|tos [17] & ((\inst4|always0~0_combout  & (!\inst4|tos[16]~66 )) # (!\inst4|always0~0_combout  & (\inst4|tos[16]~66  & VCC)))) # (!\inst4|tos [17] & ((\inst4|always0~0_combout  & ((\inst4|tos[16]~66 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[16]~66 ))))
// \inst4|tos[17]~68  = CARRY((\inst4|tos [17] & (\inst4|always0~0_combout  & !\inst4|tos[16]~66 )) # (!\inst4|tos [17] & ((\inst4|always0~0_combout ) # (!\inst4|tos[16]~66 ))))

	.dataa(\inst4|tos [17]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[16]~66 ),
	.combout(\inst4|tos[17]~67_combout ),
	.cout(\inst4|tos[17]~68 ));
// synopsys translate_off
defparam \inst4|tos[17]~67 .lut_mask = 16'h694D;
defparam \inst4|tos[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[17] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[17] .is_wysiwyg = "true";
defparam \inst4|tos[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~3 (
// Equation(s):
// \inst4|Equal0~3_combout  = (!\inst4|tos [14] & (!\inst4|tos [15] & (!\inst4|tos [16] & !\inst4|tos [17])))

	.dataa(\inst4|tos [14]),
	.datab(\inst4|tos [15]),
	.datac(\inst4|tos [16]),
	.datad(\inst4|tos [17]),
	.cin(gnd),
	.combout(\inst4|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~3 .lut_mask = 16'h0001;
defparam \inst4|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~4 (
// Equation(s):
// \inst4|Equal0~4_combout  = (\inst4|Equal0~0_combout  & (\inst4|Equal0~1_combout  & (\inst4|Equal0~2_combout  & \inst4|Equal0~3_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|Equal0~1_combout ),
	.datac(\inst4|Equal0~2_combout ),
	.datad(\inst4|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~4 .lut_mask = 16'h8000;
defparam \inst4|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[18]~69 (
// Equation(s):
// \inst4|tos[18]~69_combout  = ((\inst4|tos [18] $ (\inst4|always0~0_combout  $ (\inst4|tos[17]~68 )))) # (GND)
// \inst4|tos[18]~70  = CARRY((\inst4|tos [18] & ((!\inst4|tos[17]~68 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [18] & (!\inst4|always0~0_combout  & !\inst4|tos[17]~68 )))

	.dataa(\inst4|tos [18]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[17]~68 ),
	.combout(\inst4|tos[18]~69_combout ),
	.cout(\inst4|tos[18]~70 ));
// synopsys translate_off
defparam \inst4|tos[18]~69 .lut_mask = 16'h962B;
defparam \inst4|tos[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[18] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[18] .is_wysiwyg = "true";
defparam \inst4|tos[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[19]~71 (
// Equation(s):
// \inst4|tos[19]~71_combout  = (\inst4|tos [19] & ((\inst4|always0~0_combout  & (!\inst4|tos[18]~70 )) # (!\inst4|always0~0_combout  & (\inst4|tos[18]~70  & VCC)))) # (!\inst4|tos [19] & ((\inst4|always0~0_combout  & ((\inst4|tos[18]~70 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[18]~70 ))))
// \inst4|tos[19]~72  = CARRY((\inst4|tos [19] & (\inst4|always0~0_combout  & !\inst4|tos[18]~70 )) # (!\inst4|tos [19] & ((\inst4|always0~0_combout ) # (!\inst4|tos[18]~70 ))))

	.dataa(\inst4|tos [19]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[18]~70 ),
	.combout(\inst4|tos[19]~71_combout ),
	.cout(\inst4|tos[19]~72 ));
// synopsys translate_off
defparam \inst4|tos[19]~71 .lut_mask = 16'h694D;
defparam \inst4|tos[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[19] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[19] .is_wysiwyg = "true";
defparam \inst4|tos[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[20]~73 (
// Equation(s):
// \inst4|tos[20]~73_combout  = ((\inst4|tos [20] $ (\inst4|always0~0_combout  $ (\inst4|tos[19]~72 )))) # (GND)
// \inst4|tos[20]~74  = CARRY((\inst4|tos [20] & ((!\inst4|tos[19]~72 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [20] & (!\inst4|always0~0_combout  & !\inst4|tos[19]~72 )))

	.dataa(\inst4|tos [20]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[19]~72 ),
	.combout(\inst4|tos[20]~73_combout ),
	.cout(\inst4|tos[20]~74 ));
// synopsys translate_off
defparam \inst4|tos[20]~73 .lut_mask = 16'h962B;
defparam \inst4|tos[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[20] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[20] .is_wysiwyg = "true";
defparam \inst4|tos[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[21]~75 (
// Equation(s):
// \inst4|tos[21]~75_combout  = (\inst4|tos [21] & ((\inst4|always0~0_combout  & (!\inst4|tos[20]~74 )) # (!\inst4|always0~0_combout  & (\inst4|tos[20]~74  & VCC)))) # (!\inst4|tos [21] & ((\inst4|always0~0_combout  & ((\inst4|tos[20]~74 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[20]~74 ))))
// \inst4|tos[21]~76  = CARRY((\inst4|tos [21] & (\inst4|always0~0_combout  & !\inst4|tos[20]~74 )) # (!\inst4|tos [21] & ((\inst4|always0~0_combout ) # (!\inst4|tos[20]~74 ))))

	.dataa(\inst4|tos [21]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[20]~74 ),
	.combout(\inst4|tos[21]~75_combout ),
	.cout(\inst4|tos[21]~76 ));
// synopsys translate_off
defparam \inst4|tos[21]~75 .lut_mask = 16'h694D;
defparam \inst4|tos[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[21] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[21] .is_wysiwyg = "true";
defparam \inst4|tos[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~5 (
// Equation(s):
// \inst4|Equal0~5_combout  = (!\inst4|tos [18] & (!\inst4|tos [19] & (!\inst4|tos [20] & !\inst4|tos [21])))

	.dataa(\inst4|tos [18]),
	.datab(\inst4|tos [19]),
	.datac(\inst4|tos [20]),
	.datad(\inst4|tos [21]),
	.cin(gnd),
	.combout(\inst4|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~5 .lut_mask = 16'h0001;
defparam \inst4|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[22]~77 (
// Equation(s):
// \inst4|tos[22]~77_combout  = ((\inst4|tos [22] $ (\inst4|always0~0_combout  $ (\inst4|tos[21]~76 )))) # (GND)
// \inst4|tos[22]~78  = CARRY((\inst4|tos [22] & ((!\inst4|tos[21]~76 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [22] & (!\inst4|always0~0_combout  & !\inst4|tos[21]~76 )))

	.dataa(\inst4|tos [22]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[21]~76 ),
	.combout(\inst4|tos[22]~77_combout ),
	.cout(\inst4|tos[22]~78 ));
// synopsys translate_off
defparam \inst4|tos[22]~77 .lut_mask = 16'h962B;
defparam \inst4|tos[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[22] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[22] .is_wysiwyg = "true";
defparam \inst4|tos[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[23]~79 (
// Equation(s):
// \inst4|tos[23]~79_combout  = (\inst4|tos [23] & ((\inst4|always0~0_combout  & (!\inst4|tos[22]~78 )) # (!\inst4|always0~0_combout  & (\inst4|tos[22]~78  & VCC)))) # (!\inst4|tos [23] & ((\inst4|always0~0_combout  & ((\inst4|tos[22]~78 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[22]~78 ))))
// \inst4|tos[23]~80  = CARRY((\inst4|tos [23] & (\inst4|always0~0_combout  & !\inst4|tos[22]~78 )) # (!\inst4|tos [23] & ((\inst4|always0~0_combout ) # (!\inst4|tos[22]~78 ))))

	.dataa(\inst4|tos [23]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[22]~78 ),
	.combout(\inst4|tos[23]~79_combout ),
	.cout(\inst4|tos[23]~80 ));
// synopsys translate_off
defparam \inst4|tos[23]~79 .lut_mask = 16'h694D;
defparam \inst4|tos[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[23] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[23] .is_wysiwyg = "true";
defparam \inst4|tos[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[24]~81 (
// Equation(s):
// \inst4|tos[24]~81_combout  = ((\inst4|tos [24] $ (\inst4|always0~0_combout  $ (\inst4|tos[23]~80 )))) # (GND)
// \inst4|tos[24]~82  = CARRY((\inst4|tos [24] & ((!\inst4|tos[23]~80 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [24] & (!\inst4|always0~0_combout  & !\inst4|tos[23]~80 )))

	.dataa(\inst4|tos [24]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[23]~80 ),
	.combout(\inst4|tos[24]~81_combout ),
	.cout(\inst4|tos[24]~82 ));
// synopsys translate_off
defparam \inst4|tos[24]~81 .lut_mask = 16'h962B;
defparam \inst4|tos[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[24] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[24] .is_wysiwyg = "true";
defparam \inst4|tos[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[25]~83 (
// Equation(s):
// \inst4|tos[25]~83_combout  = (\inst4|tos [25] & ((\inst4|always0~0_combout  & (!\inst4|tos[24]~82 )) # (!\inst4|always0~0_combout  & (\inst4|tos[24]~82  & VCC)))) # (!\inst4|tos [25] & ((\inst4|always0~0_combout  & ((\inst4|tos[24]~82 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[24]~82 ))))
// \inst4|tos[25]~84  = CARRY((\inst4|tos [25] & (\inst4|always0~0_combout  & !\inst4|tos[24]~82 )) # (!\inst4|tos [25] & ((\inst4|always0~0_combout ) # (!\inst4|tos[24]~82 ))))

	.dataa(\inst4|tos [25]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[24]~82 ),
	.combout(\inst4|tos[25]~83_combout ),
	.cout(\inst4|tos[25]~84 ));
// synopsys translate_off
defparam \inst4|tos[25]~83 .lut_mask = 16'h694D;
defparam \inst4|tos[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[25] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[25] .is_wysiwyg = "true";
defparam \inst4|tos[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~6 (
// Equation(s):
// \inst4|Equal0~6_combout  = (!\inst4|tos [22] & (!\inst4|tos [23] & (!\inst4|tos [24] & !\inst4|tos [25])))

	.dataa(\inst4|tos [22]),
	.datab(\inst4|tos [23]),
	.datac(\inst4|tos [24]),
	.datad(\inst4|tos [25]),
	.cin(gnd),
	.combout(\inst4|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~6 .lut_mask = 16'h0001;
defparam \inst4|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[26]~85 (
// Equation(s):
// \inst4|tos[26]~85_combout  = ((\inst4|tos [26] $ (\inst4|always0~0_combout  $ (\inst4|tos[25]~84 )))) # (GND)
// \inst4|tos[26]~86  = CARRY((\inst4|tos [26] & ((!\inst4|tos[25]~84 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [26] & (!\inst4|always0~0_combout  & !\inst4|tos[25]~84 )))

	.dataa(\inst4|tos [26]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[25]~84 ),
	.combout(\inst4|tos[26]~85_combout ),
	.cout(\inst4|tos[26]~86 ));
// synopsys translate_off
defparam \inst4|tos[26]~85 .lut_mask = 16'h962B;
defparam \inst4|tos[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[26] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[26] .is_wysiwyg = "true";
defparam \inst4|tos[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[27]~87 (
// Equation(s):
// \inst4|tos[27]~87_combout  = (\inst4|tos [27] & ((\inst4|always0~0_combout  & (!\inst4|tos[26]~86 )) # (!\inst4|always0~0_combout  & (\inst4|tos[26]~86  & VCC)))) # (!\inst4|tos [27] & ((\inst4|always0~0_combout  & ((\inst4|tos[26]~86 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[26]~86 ))))
// \inst4|tos[27]~88  = CARRY((\inst4|tos [27] & (\inst4|always0~0_combout  & !\inst4|tos[26]~86 )) # (!\inst4|tos [27] & ((\inst4|always0~0_combout ) # (!\inst4|tos[26]~86 ))))

	.dataa(\inst4|tos [27]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[26]~86 ),
	.combout(\inst4|tos[27]~87_combout ),
	.cout(\inst4|tos[27]~88 ));
// synopsys translate_off
defparam \inst4|tos[27]~87 .lut_mask = 16'h694D;
defparam \inst4|tos[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[27] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[27] .is_wysiwyg = "true";
defparam \inst4|tos[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[28]~89 (
// Equation(s):
// \inst4|tos[28]~89_combout  = ((\inst4|tos [28] $ (\inst4|always0~0_combout  $ (\inst4|tos[27]~88 )))) # (GND)
// \inst4|tos[28]~90  = CARRY((\inst4|tos [28] & ((!\inst4|tos[27]~88 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [28] & (!\inst4|always0~0_combout  & !\inst4|tos[27]~88 )))

	.dataa(\inst4|tos [28]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[27]~88 ),
	.combout(\inst4|tos[28]~89_combout ),
	.cout(\inst4|tos[28]~90 ));
// synopsys translate_off
defparam \inst4|tos[28]~89 .lut_mask = 16'h962B;
defparam \inst4|tos[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[28] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[28] .is_wysiwyg = "true";
defparam \inst4|tos[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[29]~91 (
// Equation(s):
// \inst4|tos[29]~91_combout  = (\inst4|tos [29] & ((\inst4|always0~0_combout  & (!\inst4|tos[28]~90 )) # (!\inst4|always0~0_combout  & (\inst4|tos[28]~90  & VCC)))) # (!\inst4|tos [29] & ((\inst4|always0~0_combout  & ((\inst4|tos[28]~90 ) # (GND))) # 
// (!\inst4|always0~0_combout  & (!\inst4|tos[28]~90 ))))
// \inst4|tos[29]~92  = CARRY((\inst4|tos [29] & (\inst4|always0~0_combout  & !\inst4|tos[28]~90 )) # (!\inst4|tos [29] & ((\inst4|always0~0_combout ) # (!\inst4|tos[28]~90 ))))

	.dataa(\inst4|tos [29]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[28]~90 ),
	.combout(\inst4|tos[29]~91_combout ),
	.cout(\inst4|tos[29]~92 ));
// synopsys translate_off
defparam \inst4|tos[29]~91 .lut_mask = 16'h694D;
defparam \inst4|tos[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[29] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[29] .is_wysiwyg = "true";
defparam \inst4|tos[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~7 (
// Equation(s):
// \inst4|Equal0~7_combout  = (!\inst4|tos [26] & (!\inst4|tos [27] & (!\inst4|tos [28] & !\inst4|tos [29])))

	.dataa(\inst4|tos [26]),
	.datab(\inst4|tos [27]),
	.datac(\inst4|tos [28]),
	.datad(\inst4|tos [29]),
	.cin(gnd),
	.combout(\inst4|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~7 .lut_mask = 16'h0001;
defparam \inst4|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[30]~93 (
// Equation(s):
// \inst4|tos[30]~93_combout  = ((\inst4|tos [30] $ (\inst4|always0~0_combout  $ (\inst4|tos[29]~92 )))) # (GND)
// \inst4|tos[30]~94  = CARRY((\inst4|tos [30] & ((!\inst4|tos[29]~92 ) # (!\inst4|always0~0_combout ))) # (!\inst4|tos [30] & (!\inst4|always0~0_combout  & !\inst4|tos[29]~92 )))

	.dataa(\inst4|tos [30]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|tos[29]~92 ),
	.combout(\inst4|tos[30]~93_combout ),
	.cout(\inst4|tos[30]~94 ));
// synopsys translate_off
defparam \inst4|tos[30]~93 .lut_mask = 16'h962B;
defparam \inst4|tos[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[30] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[30] .is_wysiwyg = "true";
defparam \inst4|tos[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[31]~95 (
// Equation(s):
// \inst4|tos[31]~95_combout  = \inst4|tos [31] $ (\inst4|always0~0_combout  $ (!\inst4|tos[30]~94 ))

	.dataa(\inst4|tos [31]),
	.datab(\inst4|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|tos[30]~94 ),
	.combout(\inst4|tos[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|tos[31]~95 .lut_mask = 16'h6969;
defparam \inst4|tos[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst4|tos[31] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[31] .is_wysiwyg = "true";
defparam \inst4|tos[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~8 (
// Equation(s):
// \inst4|Equal0~8_combout  = (\inst4|Equal0~7_combout  & (!\inst4|tos [30] & !\inst4|tos [31]))

	.dataa(\inst4|Equal0~7_combout ),
	.datab(gnd),
	.datac(\inst4|tos [30]),
	.datad(\inst4|tos [31]),
	.cin(gnd),
	.combout(\inst4|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~8 .lut_mask = 16'h000A;
defparam \inst4|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal0~9 (
// Equation(s):
// \inst4|Equal0~9_combout  = (\inst4|Equal0~4_combout  & (\inst4|Equal0~5_combout  & (\inst4|Equal0~6_combout  & \inst4|Equal0~8_combout )))

	.dataa(\inst4|Equal0~4_combout ),
	.datab(\inst4|Equal0~5_combout ),
	.datac(\inst4|Equal0~6_combout ),
	.datad(\inst4|Equal0~8_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~9 .lut_mask = 16'h8000;
defparam \inst4|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Equal1~0 (
// Equation(s):
// \inst4|Equal1~0_combout  = (\inst4|Equal0~9_combout  & (!\inst4|tos [0] & !\inst4|tos [1]))

	.dataa(\inst4|Equal0~9_combout ),
	.datab(gnd),
	.datac(\inst4|tos [0]),
	.datad(\inst4|tos [1]),
	.cin(gnd),
	.combout(\inst4|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~0 .lut_mask = 16'h000A;
defparam \inst4|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[10]~27 (
// Equation(s):
// \inst4|PC[10]~27_combout  = (((\inst10|B1OUT~combout ) # (!\inst4|Equal1~0_combout )) # (!\inst1|Type [6])) # (!\inst10|SR_OUT~combout )

	.dataa(\inst10|SR_OUT~combout ),
	.datab(\inst1|Type [6]),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst10|B1OUT~combout ),
	.cin(gnd),
	.combout(\inst4|PC[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[10]~27 .lut_mask = 16'hFF7F;
defparam \inst4|PC[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[7]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[7]~9_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[7]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[7]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[7]~8 (
// Equation(s):
// \inst4|PC[7]~8_combout  = (\nRST~input_o  & (\inst4|PC[7]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[7]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[7]~8 .lut_mask = 16'h606F;
defparam \inst4|PC[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'h0000000068800000000000000000000000000000000000000000000408104714;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~26 (
// Equation(s):
// \inst4|Add3~26_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~12_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\inst4|Add3~12_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~26 .lut_mask = 16'hAACC;
defparam \inst4|Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[6]~11 (
// Equation(s):
// \inst4|PC[6]~11_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~22_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~26_combout ))))

	.dataa(\inst4|Add3~26_combout ),
	.datab(\inst4|Add1~22_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[6]~11 .lut_mask = 16'h35CA;
defparam \inst4|PC[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[6]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[6]~11_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[6]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[6]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[6]~10 (
// Equation(s):
// \inst4|PC[6]~10_combout  = (\nRST~input_o  & (\inst4|PC[6]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[6]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[6]~10 .lut_mask = 16'h606F;
defparam \inst4|PC[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h0000003078800000000000000000000000000000000000000000000040324E10;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~27 (
// Equation(s):
// \inst4|Add3~27_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~10_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\inst4|Add3~10_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~27 .lut_mask = 16'hAACC;
defparam \inst4|Add3~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[5]~13 (
// Equation(s):
// \inst4|PC[5]~13_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~20_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~27_combout ))))

	.dataa(\inst4|Add3~27_combout ),
	.datab(\inst4|Add1~20_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[5]~13 .lut_mask = 16'h35CA;
defparam \inst4|PC[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[5]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[5]~13_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[5]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[5]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[5]~12 (
// Equation(s):
// \inst4|PC[5]~12_combout  = (\nRST~input_o  & (\inst4|PC[5]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[5]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[5]~12 .lut_mask = 16'h606F;
defparam \inst4|PC[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h0000000070000000000000000000000000000000000000000000000008900410;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~28 (
// Equation(s):
// \inst4|Add3~28_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~8_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\inst4|Add3~8_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~28 .lut_mask = 16'hAACC;
defparam \inst4|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[4]~15 (
// Equation(s):
// \inst4|PC[4]~15_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~18_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~28_combout ))))

	.dataa(\inst4|Add3~28_combout ),
	.datab(\inst4|Add1~18_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[4]~15 .lut_mask = 16'h35CA;
defparam \inst4|PC[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[4]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[4]~15_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[4]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[4]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[4]~14 (
// Equation(s):
// \inst4|PC[4]~14_combout  = (\nRST~input_o  & (\inst4|PC[4]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[4]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[4]~14 .lut_mask = 16'h606F;
defparam \inst4|PC[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h0000002040000000000000000000000000000000000000000000000089900418;
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~29 (
// Equation(s):
// \inst4|Add3~29_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~6_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst4|Add3~6_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~29 .lut_mask = 16'hAACC;
defparam \inst4|Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[3]~17 (
// Equation(s):
// \inst4|PC[3]~17_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~16_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~29_combout ))))

	.dataa(\inst4|Add3~29_combout ),
	.datab(\inst4|Add1~16_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[3]~17 .lut_mask = 16'h35CA;
defparam \inst4|PC[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[3]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[3]~17_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[3]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[3]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[3]~16 (
// Equation(s):
// \inst4|PC[3]~16_combout  = (\nRST~input_o  & (\inst4|PC[3]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[3]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[3]~16 .lut_mask = 16'h606F;
defparam \inst4|PC[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 256'h0000000242400000000000000000000000000000000000000000000204082492;
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 256'h000000040400000000000000000000000000000000000000000000002850C100;
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000418330000;
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~7 (
// Equation(s):
// \inst1|WideOr16~7_combout  = (!\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [12]))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst1|WideOr16~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~7 .lut_mask = 16'h0003;
defparam \inst1|WideOr16~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 256'h0000004404100000000000000000000000000000000000000000000008104100;
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr24~1 (
// Equation(s):
// \inst1|WideOr24~1_combout  = (!\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [9] & (\inst1|WideOr16~7_combout  & \inst|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst1|WideOr16~7_combout ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst1|WideOr24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr24~1 .lut_mask = 16'h1000;
defparam \inst1|WideOr24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 256'h0000004404100000000000000000000000000000000000000000000000010000;
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr24~0 (
// Equation(s):
// \inst1|WideOr24~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [13]) # ((\inst|altsyncram_component|auto_generated|q_a [10] & (\inst|altsyncram_component|auto_generated|q_a [11] & \inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst1|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr24~0 .lut_mask = 16'hFF80;
defparam \inst1|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr24~2 (
// Equation(s):
// \inst1|WideOr24~2_combout  = (!\inst|altsyncram_component|auto_generated|q_a [15] & ((\inst|altsyncram_component|auto_generated|q_a [14] & (\inst1|WideOr24~1_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [14] & ((\inst1|WideOr24~0_combout 
// )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst1|WideOr24~1_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst1|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr24~2 .lut_mask = 16'h4540;
defparam \inst1|WideOr24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~0 (
// Equation(s):
// \inst1|WideOr16~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst1|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~0 .lut_mask = 16'h0002;
defparam \inst1|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr0~0 (
// Equation(s):
// \inst1|WideOr0~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~0 .lut_mask = 16'h000F;
defparam \inst1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr0~1 (
// Equation(s):
// \inst1|WideOr0~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [11] & ((\inst|altsyncram_component|auto_generated|q_a [8]) # (\inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~1 .lut_mask = 16'h00E0;
defparam \inst1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr0~2 (
// Equation(s):
// \inst1|WideOr0~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst1|WideOr16~0_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [15] & (((!\inst1|WideOr0~1_combout ) # (!\inst1|WideOr0~0_combout ))))

	.dataa(\inst1|WideOr16~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst1|WideOr0~0_combout ),
	.datad(\inst1|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~2 .lut_mask = 16'h8BBB;
defparam \inst1|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr0~3 (
// Equation(s):
// \inst1|WideOr0~3_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & ((\inst|altsyncram_component|auto_generated|q_a [8]) # ((\inst|altsyncram_component|auto_generated|q_a [9]) # (\inst|altsyncram_component|auto_generated|q_a [10])))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [10] & ((\inst|altsyncram_component|auto_generated|q_a [8]) # (\inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst1|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~3 .lut_mask = 16'hFEA8;
defparam \inst1|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr0~4 (
// Equation(s):
// \inst1|WideOr0~4_combout  = (!\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst1|WideOr0~3_combout  & ((\inst|altsyncram_component|auto_generated|q_a [13]) # (!\inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst1|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~4 .lut_mask = 16'h0031;
defparam \inst1|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr0~5 (
// Equation(s):
// \inst1|WideOr0~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & (((\inst1|WideOr0~4_combout  & !\inst|altsyncram_component|auto_generated|q_a [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [14] & (\inst1|WideOr0~2_combout ))

	.dataa(\inst1|WideOr0~2_combout ),
	.datab(\inst1|WideOr0~4_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~5 .lut_mask = 16'h0ACA;
defparam \inst1|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Type[6] (
// Equation(s):
// \inst1|Type [6] = (\inst1|WideOr0~5_combout  & (\inst1|WideOr24~2_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Type [6])))

	.dataa(gnd),
	.datab(\inst1|WideOr24~2_combout ),
	.datac(\inst1|Type [6]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Type [6]),
	.cout());
// synopsys translate_off
defparam \inst1|Type[6] .lut_mask = 16'hCCF0;
defparam \inst1|Type[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~66 (
// Equation(s):
// \inst4|stack~66_combout  = (\nRST~input_o  & (\inst10|SR_OUT~combout  & (\inst1|Type [6] & \inst4|always0~0_combout )))

	.dataa(\nRST~input_o ),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(\inst4|always0~0_combout ),
	.cin(gnd),
	.combout(\inst4|stack~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~66 .lut_mask = 16'h8000;
defparam \inst4|stack~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~68 (
// Equation(s):
// \inst4|stack~68_combout  = (\inst4|tos [0] & (\inst4|tos [1] & \inst4|stack~66_combout ))

	.dataa(\inst4|tos [0]),
	.datab(\inst4|tos [1]),
	.datac(\inst4|stack~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|stack~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~68 .lut_mask = 16'h8080;
defparam \inst4|stack~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~35 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~35 .is_wysiwyg = "true";
defparam \inst4|stack~35 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~24 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~24 .is_wysiwyg = "true";
defparam \inst4|stack~24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~60 (
// Equation(s):
// \inst4|stack~60_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~24_q )))) # (!\inst4|tos [1] & ((\inst4|stack~35_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~35_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~24_q ),
	.cin(gnd),
	.combout(\inst4|stack~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~60 .lut_mask = 16'hF454;
defparam \inst4|stack~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~2 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~2 .is_wysiwyg = "true";
defparam \inst4|stack~2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~61 (
// Equation(s):
// \inst4|stack~61_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~60_combout  & ((\inst4|stack~2_q ))) # (!\inst4|stack~60_combout  & (\inst4|stack~13_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~60_combout ))))

	.dataa(\inst4|stack~13_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~60_combout ),
	.datad(\inst4|stack~2_q ),
	.cin(gnd),
	.combout(\inst4|stack~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~61 .lut_mask = 16'hF838;
defparam \inst4|stack~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~30 (
// Equation(s):
// \inst4|Add3~30_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~4_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst4|Add3~4_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~30 .lut_mask = 16'hAACC;
defparam \inst4|Add3~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[2]~19 (
// Equation(s):
// \inst4|PC[2]~19_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~14_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~30_combout ))))

	.dataa(\inst4|Add3~30_combout ),
	.datab(\inst4|Add1~14_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[2]~19 .lut_mask = 16'h35CA;
defparam \inst4|PC[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[2]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[2]~19_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[2]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[2]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[2]~18 (
// Equation(s):
// \inst4|PC[2]~18_combout  = (\nRST~input_o  & (\inst4|PC[2]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[2]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[2]~18 .lut_mask = 16'h606F;
defparam \inst4|PC[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 256'h0000000BEBE000000000000000000000000000000000000000000003060E7FFF;
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr12~0 (
// Equation(s):
// \inst1|WideOr12~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [10] & \inst1|WideOr14~0_combout )

	.dataa(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst1|WideOr14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr12~0 .lut_mask = 16'h8888;
defparam \inst1|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|MR (
// Equation(s):
// \inst1|MR~combout  = (\inst1|WideOr0~5_combout  & (\inst1|WideOr12~0_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|MR~combout )))

	.dataa(gnd),
	.datab(\inst1|WideOr12~0_combout ),
	.datac(\inst1|MR~combout ),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|MR~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|MR .lut_mask = 16'hCCF0;
defparam \inst1|MR .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[0] (
// Equation(s):
// \inst1|Dadd [0] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [0])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [0])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst1|Dadd [0]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [0]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[0] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[1] (
// Equation(s):
// \inst1|Dadd [1] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [1])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [1])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst1|Dadd [1]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [1]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[1] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[2] (
// Equation(s):
// \inst1|Dadd [2] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [2])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [2])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst1|Dadd [2]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [2]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[2] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[3] (
// Equation(s):
// \inst1|Dadd [3] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [3])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [3])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst1|Dadd [3]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [3]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[3] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[4] (
// Equation(s):
// \inst1|Dadd [4] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [4])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [4])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst1|Dadd [4]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [4]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[4] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[5] (
// Equation(s):
// \inst1|Dadd [5] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [5])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [5])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst1|Dadd [5]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [5]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[5] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[6] (
// Equation(s):
// \inst1|Dadd [6] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [6])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [6])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst1|Dadd [6]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [6]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[6] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[7] (
// Equation(s):
// \inst1|Dadd [7] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [7])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [7])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst1|Dadd [7]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [7]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[7] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[8] (
// Equation(s):
// \inst1|Dadd [8] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [8])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [8])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst1|Dadd [8]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [8]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[8] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Dadd[9] (
// Equation(s):
// \inst1|Dadd [9] = (\inst1|WideOr14~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [9])) # (!\inst1|WideOr14~0_combout  & ((\inst1|Dadd [9])))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst1|Dadd [9]),
	.datad(\inst1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst1|Dadd [9]),
	.cout());
// synopsys translate_off
defparam \inst1|Dadd[9] .lut_mask = 16'hCCF0;
defparam \inst1|Dadd[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [14]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr19~0 (
// Equation(s):
// \inst1|WideOr19~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [11] & (!\inst|altsyncram_component|auto_generated|q_a [13] & ((!\inst|altsyncram_component|auto_generated|q_a [12]) # (!\inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst1|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr19~0 .lut_mask = 16'h004C;
defparam \inst1|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector16~0 (
// Equation(s):
// \inst1|Selector16~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [14]) # ((\inst|altsyncram_component|auto_generated|q_a [15]) # ((\inst|altsyncram_component|auto_generated|q_a [6]) # (!\inst1|WideOr19~0_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst1|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector16~0 .lut_mask = 16'hFEFF;
defparam \inst1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Sel_C[1] (
// Equation(s):
// \inst1|Sel_C [1] = (\inst1|WideOr0~5_combout  & (\inst1|Selector16~0_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Sel_C [1])))

	.dataa(gnd),
	.datab(\inst1|Selector16~0_combout ),
	.datac(\inst1|Sel_C [1]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Sel_C [1]),
	.cout());
// synopsys translate_off
defparam \inst1|Sel_C[1] .lut_mask = 16'hCCF0;
defparam \inst1|Sel_C[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector19~0 (
// Equation(s):
// \inst1|Selector19~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [9] & (\inst1|WideOr19~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst1|WideOr19~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector19~0 .lut_mask = 16'h0008;
defparam \inst1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Sel_C[4] (
// Equation(s):
// \inst1|Sel_C [4] = (\inst1|WideOr0~5_combout  & (\inst1|Selector19~0_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Sel_C [4])))

	.dataa(gnd),
	.datab(\inst1|Selector19~0_combout ),
	.datac(\inst1|Sel_C [4]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Sel_C [4]),
	.cout());
// synopsys translate_off
defparam \inst1|Sel_C[4] .lut_mask = 16'hCCF0;
defparam \inst1|Sel_C[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~28 (
// Equation(s):
// \inst2|Decoder0~28_combout  = (!\inst1|Sel_C [1] & !\inst1|Sel_C [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Sel_C [1]),
	.datad(\inst1|Sel_C [4]),
	.cin(gnd),
	.combout(\inst2|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~28 .lut_mask = 16'h000F;
defparam \inst2|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector17~0 (
// Equation(s):
// \inst1|Selector17~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [7] & (\inst1|WideOr19~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst1|WideOr19~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector17~0 .lut_mask = 16'h0008;
defparam \inst1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Sel_C[2] (
// Equation(s):
// \inst1|Sel_C [2] = (\inst1|WideOr0~5_combout  & (\inst1|Selector17~0_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Sel_C [2])))

	.dataa(gnd),
	.datab(\inst1|Selector17~0_combout ),
	.datac(\inst1|Sel_C [2]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Sel_C [2]),
	.cout());
// synopsys translate_off
defparam \inst1|Sel_C[2] .lut_mask = 16'hCCF0;
defparam \inst1|Sel_C[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr19~1 (
// Equation(s):
// \inst1|WideOr19~1_combout  = (\inst1|WideOr19~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst1|WideOr19~0_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr19~1 .lut_mask = 16'h000A;
defparam \inst1|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Sel_C[5] (
// Equation(s):
// \inst1|Sel_C [5] = (\inst1|WideOr0~5_combout  & (!\inst1|WideOr19~1_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Sel_C [5])))

	.dataa(gnd),
	.datab(\inst1|WideOr19~1_combout ),
	.datac(\inst1|Sel_C [5]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Sel_C [5]),
	.cout());
// synopsys translate_off
defparam \inst1|Sel_C[5] .lut_mask = 16'h33F0;
defparam \inst1|Sel_C[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~29 (
// Equation(s):
// \inst2|Decoder0~29_combout  = (!\inst1|Sel_C [2] & !\inst1|Sel_C [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Sel_C [2]),
	.datad(\inst1|Sel_C [5]),
	.cin(gnd),
	.combout(\inst2|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~29 .lut_mask = 16'h000F;
defparam \inst2|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector18~0 (
// Equation(s):
// \inst1|Selector18~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [8] & (\inst1|WideOr19~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst1|WideOr19~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector18~0 .lut_mask = 16'h0008;
defparam \inst1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Sel_C[3] (
// Equation(s):
// \inst1|Sel_C [3] = (\inst1|WideOr0~5_combout  & (\inst1|Selector18~0_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Sel_C [3])))

	.dataa(gnd),
	.datab(\inst1|Selector18~0_combout ),
	.datac(\inst1|Sel_C [3]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Sel_C [3]),
	.cout());
// synopsys translate_off
defparam \inst1|Sel_C[3] .lut_mask = 16'hCCF0;
defparam \inst1|Sel_C[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~5 (
// Equation(s):
// \inst1|WideOr16~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [9]) # ((\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|altsyncram_component|auto_generated|q_a [8])) # (!\inst|altsyncram_component|auto_generated|q_a [13] & 
// ((\inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst1|WideOr16~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~5 .lut_mask = 16'hEEFC;
defparam \inst1|WideOr16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector14~6 (
// Equation(s):
// \inst1|Selector14~6_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & (!\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst1|WideOr16~5_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst1|WideOr16~5_combout ),
	.cin(gnd),
	.combout(\inst1|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~6 .lut_mask = 16'h0002;
defparam \inst1|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector14~2 (
// Equation(s):
// \inst1|Selector14~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [11] & ((\inst|altsyncram_component|auto_generated|q_a [5]) # ((\inst|altsyncram_component|auto_generated|q_a [10] & \inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~2 .lut_mask = 16'hA888;
defparam \inst1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector14~3 (
// Equation(s):
// \inst1|Selector14~3_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & (((\inst|altsyncram_component|auto_generated|q_a [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [12] & ((\inst|altsyncram_component|auto_generated|q_a [9]) # 
// ((\inst|altsyncram_component|auto_generated|q_a [8] & \inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst1|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~3 .lut_mask = 16'hF0EC;
defparam \inst1|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector14~4 (
// Equation(s):
// \inst1|Selector14~4_combout  = (\inst|altsyncram_component|auto_generated|q_a [13]) # ((\inst1|Selector14~2_combout ) # ((!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst1|Selector14~3_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst1|Selector14~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst1|Selector14~3_combout ),
	.cin(gnd),
	.combout(\inst1|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~4 .lut_mask = 16'hEEEF;
defparam \inst1|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Selector14~5 (
// Equation(s):
// \inst1|Selector14~5_combout  = (!\inst|altsyncram_component|auto_generated|q_a [15] & ((\inst1|Selector14~6_combout ) # ((\inst1|Selector14~4_combout  & !\inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\inst1|Selector14~6_combout ),
	.datab(\inst1|Selector14~4_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~5 .lut_mask = 16'h00AE;
defparam \inst1|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Sel_C[0] (
// Equation(s):
// \inst1|Sel_C [0] = (\inst1|WideOr0~5_combout  & (\inst1|Selector14~5_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Sel_C [0])))

	.dataa(gnd),
	.datab(\inst1|Selector14~5_combout ),
	.datac(\inst1|Sel_C [0]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Sel_C [0]),
	.cout());
// synopsys translate_off
defparam \inst1|Sel_C[0] .lut_mask = 16'hCCF0;
defparam \inst1|Sel_C[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~30 (
// Equation(s):
// \inst2|Decoder0~30_combout  = (\inst2|Decoder0~28_combout  & (\inst2|Decoder0~29_combout  & (!\inst1|Sel_C [3] & !\inst1|Sel_C [0])))

	.dataa(\inst2|Decoder0~28_combout ),
	.datab(\inst2|Decoder0~29_combout ),
	.datac(\inst1|Sel_C [3]),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~30 .lut_mask = 16'h0008;
defparam \inst2|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r0[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[14] .is_wysiwyg = "true";
defparam \inst2|r0[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~1 (
// Equation(s):
// \inst1|WideOr16~1_combout  = (\inst1|WideOr16~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [8] & !\inst|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\inst1|WideOr16~0_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst1|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~1 .lut_mask = 16'h000A;
defparam \inst1|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~2 (
// Equation(s):
// \inst1|WideOr16~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [11]) # ((\inst|altsyncram_component|auto_generated|q_a [8] & ((\inst|altsyncram_component|auto_generated|q_a [9]) # (\inst|altsyncram_component|auto_generated|q_a [10]))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [8] & (\inst|altsyncram_component|auto_generated|q_a [9] & \inst|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~2 .lut_mask = 16'hFFE8;
defparam \inst1|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~3 (
// Equation(s):
// \inst1|WideOr16~3_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & ((\inst|altsyncram_component|auto_generated|q_a [10]) # ((!\inst|altsyncram_component|auto_generated|q_a [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [12] & 
// (((!\inst1|WideOr16~2_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst1|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~3 .lut_mask = 16'h8ADF;
defparam \inst1|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~4 (
// Equation(s):
// \inst1|WideOr16~4_combout  = (\inst|altsyncram_component|auto_generated|q_a [15] & (\inst1|WideOr16~1_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [15] & (((\inst|altsyncram_component|auto_generated|q_a [13]) # (\inst1|WideOr16~3_combout 
// ))))

	.dataa(\inst1|WideOr16~1_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst1|WideOr16~3_combout ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|WideOr16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~4 .lut_mask = 16'hAAFC;
defparam \inst1|WideOr16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & (!\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h0002;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr16~6 (
// Equation(s):
// \inst1|WideOr16~6_combout  = (\inst1|WideOr16~4_combout  & (((\inst1|Equal0~0_combout  & !\inst1|WideOr16~5_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [14]))) # (!\inst1|WideOr16~4_combout  & (\inst1|Equal0~0_combout  & 
// ((!\inst1|WideOr16~5_combout ))))

	.dataa(\inst1|WideOr16~4_combout ),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst1|WideOr16~5_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr16~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr16~6 .lut_mask = 16'h0ACE;
defparam \inst1|WideOr16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Sel_B[5] (
// Equation(s):
// \inst1|Sel_B [5] = (\inst1|WideOr0~5_combout  & (!\inst1|WideOr16~6_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|Sel_B [5])))

	.dataa(gnd),
	.datab(\inst1|WideOr16~6_combout ),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|Sel_B [5]),
	.cout());
// synopsys translate_off
defparam \inst1|Sel_B[5] .lut_mask = 16'h33F0;
defparam \inst1|Sel_B[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux17~0 (
// Equation(s):
// \inst2|block3|Mux17~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [14])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [14])))

	.dataa(\inst2|Working_register [14]),
	.datab(\inst2|r0 [14]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux17~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~31 (
// Equation(s):
// \inst2|Decoder0~31_combout  = (\inst1|Sel_C [3] & (!\inst1|Sel_C [0] & (!\inst1|Sel_C [2] & !\inst1|Sel_C [5])))

	.dataa(\inst1|Sel_C [3]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst1|Sel_C [2]),
	.datad(\inst1|Sel_C [5]),
	.cin(gnd),
	.combout(\inst2|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~31 .lut_mask = 16'h0002;
defparam \inst2|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~32 (
// Equation(s):
// \inst2|Decoder0~32_combout  = (\inst1|Sel_C [1] & (\inst1|Sel_C [4] & \inst2|Decoder0~31_combout ))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [4]),
	.datac(\inst2|Decoder0~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~32 .lut_mask = 16'h8080;
defparam \inst2|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r26[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[14] .is_wysiwyg = "true";
defparam \inst2|r26[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~33 (
// Equation(s):
// \inst2|Decoder0~33_combout  = (\inst1|Sel_C [3] & (!\inst1|Sel_C [2] & !\inst1|Sel_C [5]))

	.dataa(\inst1|Sel_C [3]),
	.datab(gnd),
	.datac(\inst1|Sel_C [2]),
	.datad(\inst1|Sel_C [5]),
	.cin(gnd),
	.combout(\inst2|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~33 .lut_mask = 16'h000A;
defparam \inst2|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~55 (
// Equation(s):
// \inst2|Decoder0~55_combout  = (\inst1|Sel_C [4] & (\inst1|Sel_C [0] & (\inst2|Decoder0~33_combout  & !\inst1|Sel_C [1])))

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst2|Decoder0~33_combout ),
	.datad(\inst1|Sel_C [1]),
	.cin(gnd),
	.combout(\inst2|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~55 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r25[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[14] .is_wysiwyg = "true";
defparam \inst2|r25[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~56 (
// Equation(s):
// \inst2|Decoder0~56_combout  = (\inst1|Sel_C [4] & (!\inst1|Sel_C [1] & \inst2|Decoder0~31_combout ))

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst1|Sel_C [1]),
	.datac(\inst2|Decoder0~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~56 .lut_mask = 16'h2020;
defparam \inst2|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r24[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[14] .is_wysiwyg = "true";
defparam \inst2|r24[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~25 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~25_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [14])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [14])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~25 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~54 (
// Equation(s):
// \inst2|Decoder0~54_combout  = (\inst1|Sel_C [4] & (\inst1|Sel_C [0] & (\inst1|Sel_C [1] & \inst2|Decoder0~33_combout )))

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst1|Sel_C [1]),
	.datad(\inst2|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\inst2|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~54 .lut_mask = 16'h8000;
defparam \inst2|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[14] .is_wysiwyg = "true";
defparam \inst2|r27[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~26 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~26_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~25_combout  & ((\inst2|r27 [14]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~25_combout  & (\inst2|r26 [14])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~25_combout ))))

	.dataa(\inst2|r26 [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~25_combout ),
	.datad(\inst2|r27 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~26 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~2 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst|altsyncram_component|auto_generated|q_a [0]) # (!\inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~2 .lut_mask = 16'h88AA;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[14]~input (
	.i(PI0[14]),
	.ibar(gnd),
	.o(\PI0[14]~input_o ));
// synopsys translate_off
defparam \PI0[14]~input .bus_hold = "false";
defparam \PI0[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~3 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & \inst|altsyncram_component|auto_generated|q_a [2])

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~3 .lut_mask = 16'h8888;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~34 (
// Equation(s):
// \inst2|Decoder0~34_combout  = (\inst1|Sel_C [4] & \inst1|Sel_C [0])

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst1|Sel_C [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~34 .lut_mask = 16'h8888;
defparam \inst2|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~38 (
// Equation(s):
// \inst2|Decoder0~38_combout  = (\inst2|Decoder0~29_combout  & (\inst2|Decoder0~34_combout  & (!\inst1|Sel_C [1] & !\inst1|Sel_C [3])))

	.dataa(\inst2|Decoder0~29_combout ),
	.datab(\inst2|Decoder0~34_combout ),
	.datac(\inst1|Sel_C [1]),
	.datad(\inst1|Sel_C [3]),
	.cin(gnd),
	.combout(\inst2|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~38 .lut_mask = 16'h0008;
defparam \inst2|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r17[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[14] .is_wysiwyg = "true";
defparam \inst2|r17[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~36 (
// Equation(s):
// \inst2|Decoder0~36_combout  = (\inst1|Sel_C [1] & !\inst1|Sel_C [3])

	.dataa(\inst1|Sel_C [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Sel_C [3]),
	.cin(gnd),
	.combout(\inst2|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~36 .lut_mask = 16'h00AA;
defparam \inst2|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~37 (
// Equation(s):
// \inst2|Decoder0~37_combout  = (\inst1|Sel_C [4] & (\inst2|Decoder0~29_combout  & (\inst2|Decoder0~36_combout  & !\inst1|Sel_C [0])))

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst2|Decoder0~29_combout ),
	.datac(\inst2|Decoder0~36_combout ),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~37 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[14] .is_wysiwyg = "true";
defparam \inst2|r18[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~35 (
// Equation(s):
// \inst2|Decoder0~35_combout  = (\inst1|Sel_C [4] & !\inst1|Sel_C [1])

	.dataa(\inst1|Sel_C [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Sel_C [1]),
	.cin(gnd),
	.combout(\inst2|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~35 .lut_mask = 16'h00AA;
defparam \inst2|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~39 (
// Equation(s):
// \inst2|Decoder0~39_combout  = (\inst2|Decoder0~29_combout  & (\inst2|Decoder0~35_combout  & (!\inst1|Sel_C [3] & !\inst1|Sel_C [0])))

	.dataa(\inst2|Decoder0~29_combout ),
	.datab(\inst2|Decoder0~35_combout ),
	.datac(\inst1|Sel_C [3]),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~39 .lut_mask = 16'h0008;
defparam \inst2|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r16[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[14] .is_wysiwyg = "true";
defparam \inst2|r16[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~27 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~27_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [14])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [14])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~27 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~57 (
// Equation(s):
// \inst2|Decoder0~57_combout  = (!\inst1|Sel_C [2] & (!\inst1|Sel_C [5] & (\inst2|Decoder0~36_combout  & \inst2|Decoder0~34_combout )))

	.dataa(\inst1|Sel_C [2]),
	.datab(\inst1|Sel_C [5]),
	.datac(\inst2|Decoder0~36_combout ),
	.datad(\inst2|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\inst2|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~57 .lut_mask = 16'h1000;
defparam \inst2|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[14] .is_wysiwyg = "true";
defparam \inst2|r19[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~28 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~28_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~27_combout  & ((\inst2|r19 [14]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~27_combout  & (\inst2|r17 [14])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~27_combout ))))

	.dataa(\inst2|r17 [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~27_combout ),
	.datad(\inst2|r19 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~28 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~29 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~29_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[14]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~28_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[14]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[14]~28_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~29 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[14]~input (
	.i(PI1[14]),
	.ibar(gnd),
	.o(\PI1[14]~input_o ));
// synopsys translate_off
defparam \PI1[14]~input .bus_hold = "false";
defparam \PI1[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~30 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~30_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~29_combout  & ((\PI1[14]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~29_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[14]~26_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~29_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[14]~26_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~29_combout ),
	.datad(\PI1[14]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~30 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~40 (
// Equation(s):
// \inst2|Decoder0~40_combout  = (\inst1|Sel_C [2] & (!\inst1|Sel_C [3] & !\inst1|Sel_C [5]))

	.dataa(\inst1|Sel_C [2]),
	.datab(gnd),
	.datac(\inst1|Sel_C [3]),
	.datad(\inst1|Sel_C [5]),
	.cin(gnd),
	.combout(\inst2|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~40 .lut_mask = 16'h000A;
defparam \inst2|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~58 (
// Equation(s):
// \inst2|Decoder0~58_combout  = (\inst1|Sel_C [4] & (\inst1|Sel_C [0] & (\inst2|Decoder0~40_combout  & !\inst1|Sel_C [1])))

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst2|Decoder0~40_combout ),
	.datad(\inst1|Sel_C [1]),
	.cin(gnd),
	.combout(\inst2|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~58 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[14] .is_wysiwyg = "true";
defparam \inst2|r21[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~41 (
// Equation(s):
// \inst2|Decoder0~41_combout  = (\inst1|Sel_C [1] & (\inst1|Sel_C [4] & (\inst2|Decoder0~40_combout  & !\inst1|Sel_C [0])))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [4]),
	.datac(\inst2|Decoder0~40_combout ),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~41 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[14] .is_wysiwyg = "true";
defparam \inst2|r22[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~59 (
// Equation(s):
// \inst2|Decoder0~59_combout  = (\inst1|Sel_C [4] & (!\inst1|Sel_C [1] & (\inst2|Decoder0~40_combout  & !\inst1|Sel_C [0])))

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst1|Sel_C [1]),
	.datac(\inst2|Decoder0~40_combout ),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~59 .lut_mask = 16'h0020;
defparam \inst2|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r20[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[14] .is_wysiwyg = "true";
defparam \inst2|r20[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~31 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~31_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [14])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [14])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~31 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~60 (
// Equation(s):
// \inst2|Decoder0~60_combout  = (\inst1|Sel_C [4] & (\inst1|Sel_C [0] & (\inst1|Sel_C [1] & \inst2|Decoder0~40_combout )))

	.dataa(\inst1|Sel_C [4]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst1|Sel_C [1]),
	.datad(\inst2|Decoder0~40_combout ),
	.cin(gnd),
	.combout(\inst2|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~60 .lut_mask = 16'h8000;
defparam \inst2|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[14] .is_wysiwyg = "true";
defparam \inst2|r23[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~32 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~32_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~31_combout  & ((\inst2|r23 [14]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~31_combout  & (\inst2|r21 [14])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~31_combout ))))

	.dataa(\inst2|r21 [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~31_combout ),
	.datad(\inst2|r23 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~32 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr10~0 (
// Equation(s):
// \inst1|WideOr10~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [15]) # ((\inst|altsyncram_component|auto_generated|q_a [14] & ((!\inst1|WideOr0~4_combout ))) # (!\inst|altsyncram_component|auto_generated|q_a [14] & (\inst1|WideOr16~0_combout 
// )))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst1|WideOr16~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst1|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr10~0 .lut_mask = 16'hAEFE;
defparam \inst1|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|KMux (
// Equation(s):
// \inst1|KMux~combout  = (\inst1|WideOr0~5_combout  & (\inst1|WideOr10~0_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|KMux~combout )))

	.dataa(gnd),
	.datab(\inst1|WideOr10~0_combout ),
	.datac(\inst1|KMux~combout ),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|KMux~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|KMux .lut_mask = 16'hCCF0;
defparam \inst1|KMux .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~10 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  = (\inst|altsyncram_component|auto_generated|q_a [4] & !\inst1|KMux~combout )

	.dataa(\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|KMux~combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~10 .lut_mask = 16'h00AA;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~11 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  = (\inst1|KMux~combout ) # ((\inst|altsyncram_component|auto_generated|q_a [4] & (\inst|altsyncram_component|auto_generated|q_a [2] & !\inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst1|KMux~combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~11 .lut_mask = 16'hAAEA;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~12 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ) # 
// ((!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ) # (!\inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~12 .lut_mask = 16'h8AAA;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~61 (
// Equation(s):
// \inst2|Decoder0~61_combout  = (!\inst1|Sel_C [1] & (!\inst1|Sel_C [4] & (\inst1|Sel_C [0] & \inst2|Decoder0~40_combout )))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [4]),
	.datac(\inst1|Sel_C [0]),
	.datad(\inst2|Decoder0~40_combout ),
	.cin(gnd),
	.combout(\inst2|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~61 .lut_mask = 16'h1000;
defparam \inst2|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[14] .is_wysiwyg = "true";
defparam \inst2|r5[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~62 (
// Equation(s):
// \inst2|Decoder0~62_combout  = (!\inst1|Sel_C [1] & (!\inst1|Sel_C [4] & (\inst1|Sel_C [0] & \inst2|Decoder0~33_combout )))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [4]),
	.datac(\inst1|Sel_C [0]),
	.datad(\inst2|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\inst2|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~62 .lut_mask = 16'h1000;
defparam \inst2|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r9[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[14] .is_wysiwyg = "true";
defparam \inst2|r9[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~47 (
// Equation(s):
// \inst2|Decoder0~47_combout  = (\inst2|Decoder0~28_combout  & (\inst1|Sel_C [0] & (\inst2|Decoder0~29_combout  & !\inst1|Sel_C [3])))

	.dataa(\inst2|Decoder0~28_combout ),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst2|Decoder0~29_combout ),
	.datad(\inst1|Sel_C [3]),
	.cin(gnd),
	.combout(\inst2|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~47 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r1[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[14] .is_wysiwyg = "true";
defparam \inst2|r1[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~33 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~33_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [14])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [14])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~33 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~45 (
// Equation(s):
// \inst2|Decoder0~45_combout  = (\inst1|Sel_C [3] & (\inst1|Sel_C [2] & (!\inst1|Sel_C [4] & !\inst1|Sel_C [5])))

	.dataa(\inst1|Sel_C [3]),
	.datab(\inst1|Sel_C [2]),
	.datac(\inst1|Sel_C [4]),
	.datad(\inst1|Sel_C [5]),
	.cin(gnd),
	.combout(\inst2|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~45 .lut_mask = 16'h0008;
defparam \inst2|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~48 (
// Equation(s):
// \inst2|Decoder0~48_combout  = (\inst1|Sel_C [0] & (\inst2|Decoder0~45_combout  & !\inst1|Sel_C [1]))

	.dataa(\inst1|Sel_C [0]),
	.datab(\inst2|Decoder0~45_combout ),
	.datac(gnd),
	.datad(\inst1|Sel_C [1]),
	.cin(gnd),
	.combout(\inst2|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~48 .lut_mask = 16'h0088;
defparam \inst2|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[14] .is_wysiwyg = "true";
defparam \inst2|r13[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~34 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~34_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~33_combout  & ((\inst2|r13 [14]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~33_combout  & (\inst2|r5 [14])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~33_combout ))))

	.dataa(\inst2|r5 [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~33_combout ),
	.datad(\inst2|r13 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~34 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~42 (
// Equation(s):
// \inst2|Decoder0~42_combout  = (\inst1|Sel_C [1] & (\inst2|Decoder0~31_combout  & !\inst1|Sel_C [4]))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst2|Decoder0~31_combout ),
	.datac(gnd),
	.datad(\inst1|Sel_C [4]),
	.cin(gnd),
	.combout(\inst2|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~42 .lut_mask = 16'h0088;
defparam \inst2|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[14] .is_wysiwyg = "true";
defparam \inst2|r10[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~43 (
// Equation(s):
// \inst2|Decoder0~43_combout  = (\inst1|Sel_C [1] & (\inst2|Decoder0~40_combout  & (!\inst1|Sel_C [4] & !\inst1|Sel_C [0])))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst2|Decoder0~40_combout ),
	.datac(\inst1|Sel_C [4]),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~43 .lut_mask = 16'h0008;
defparam \inst2|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r6[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[14] .is_wysiwyg = "true";
defparam \inst2|r6[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~44 (
// Equation(s):
// \inst2|Decoder0~44_combout  = (\inst2|Decoder0~29_combout  & (\inst2|Decoder0~36_combout  & (!\inst1|Sel_C [4] & !\inst1|Sel_C [0])))

	.dataa(\inst2|Decoder0~29_combout ),
	.datab(\inst2|Decoder0~36_combout ),
	.datac(\inst1|Sel_C [4]),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~44 .lut_mask = 16'h0008;
defparam \inst2|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r2[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[14] .is_wysiwyg = "true";
defparam \inst2|r2[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~35 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~35_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [14])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [14])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~35 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~46 (
// Equation(s):
// \inst2|Decoder0~46_combout  = (\inst1|Sel_C [1] & (\inst2|Decoder0~45_combout  & !\inst1|Sel_C [0]))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst2|Decoder0~45_combout ),
	.datac(gnd),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~46 .lut_mask = 16'h0088;
defparam \inst2|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[14] .is_wysiwyg = "true";
defparam \inst2|r14[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~36 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~36_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~35_combout  & ((\inst2|r14 [14]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~35_combout  & (\inst2|r10 [14])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~35_combout ))))

	.dataa(\inst2|r10 [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~35_combout ),
	.datad(\inst2|r14 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~36 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~63 (
// Equation(s):
// \inst2|Decoder0~63_combout  = (!\inst1|Sel_C [1] & (!\inst1|Sel_C [4] & \inst2|Decoder0~31_combout ))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [4]),
	.datac(\inst2|Decoder0~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~63 .lut_mask = 16'h1010;
defparam \inst2|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[14] .is_wysiwyg = "true";
defparam \inst2|r8[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~64 (
// Equation(s):
// \inst2|Decoder0~64_combout  = (!\inst1|Sel_C [1] & (!\inst1|Sel_C [4] & (\inst2|Decoder0~40_combout  & !\inst1|Sel_C [0])))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [4]),
	.datac(\inst2|Decoder0~40_combout ),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~64 .lut_mask = 16'h0010;
defparam \inst2|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r4[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[14] .is_wysiwyg = "true";
defparam \inst2|r4[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~37 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~37_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [14])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [14])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~37 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~49 (
// Equation(s):
// \inst2|Decoder0~49_combout  = (\inst2|Decoder0~45_combout  & (!\inst1|Sel_C [1] & !\inst1|Sel_C [0]))

	.dataa(\inst2|Decoder0~45_combout ),
	.datab(gnd),
	.datac(\inst1|Sel_C [1]),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~49 .lut_mask = 16'h000A;
defparam \inst2|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[14] .is_wysiwyg = "true";
defparam \inst2|r12[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~38 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~38_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~37_combout  & ((\inst2|r12 [14]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~37_combout  & (\inst2|r8 [14])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~37_combout ))))

	.dataa(\inst2|r8 [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~37_combout ),
	.datad(\inst2|r12 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~38 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~39 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~39_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[14]~36_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~38_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[14]~36_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[14]~38_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~39 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~50 (
// Equation(s):
// \inst2|Decoder0~50_combout  = (\inst1|Sel_C [1] & (\inst1|Sel_C [0] & (\inst2|Decoder0~40_combout  & !\inst1|Sel_C [4])))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst2|Decoder0~40_combout ),
	.datad(\inst1|Sel_C [4]),
	.cin(gnd),
	.combout(\inst2|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~50 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[14] .is_wysiwyg = "true";
defparam \inst2|r7[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~51 (
// Equation(s):
// \inst2|Decoder0~51_combout  = (\inst1|Sel_C [1] & (\inst1|Sel_C [0] & (\inst2|Decoder0~33_combout  & !\inst1|Sel_C [4])))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst2|Decoder0~33_combout ),
	.datad(\inst1|Sel_C [4]),
	.cin(gnd),
	.combout(\inst2|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~51 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r11[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[14] .is_wysiwyg = "true";
defparam \inst2|r11[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~52 (
// Equation(s):
// \inst2|Decoder0~52_combout  = (\inst1|Sel_C [0] & (\inst2|Decoder0~29_combout  & (\inst2|Decoder0~36_combout  & !\inst1|Sel_C [4])))

	.dataa(\inst1|Sel_C [0]),
	.datab(\inst2|Decoder0~29_combout ),
	.datac(\inst2|Decoder0~36_combout ),
	.datad(\inst1|Sel_C [4]),
	.cin(gnd),
	.combout(\inst2|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~52 .lut_mask = 16'h0080;
defparam \inst2|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r3[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[14] .is_wysiwyg = "true";
defparam \inst2|r3[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~40 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~40_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [14])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [14])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~40 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~53 (
// Equation(s):
// \inst2|Decoder0~53_combout  = (\inst1|Sel_C [1] & (\inst1|Sel_C [0] & \inst2|Decoder0~45_combout ))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [0]),
	.datac(\inst2|Decoder0~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~53 .lut_mask = 16'h8080;
defparam \inst2|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [14]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[14] .is_wysiwyg = "true";
defparam \inst2|r15[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~41 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~41_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~40_combout  & ((\inst2|r15 [14]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~40_combout  & (\inst2|r7 [14])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~40_combout ))))

	.dataa(\inst2|r7 [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~40_combout ),
	.datad(\inst2|r15 [14]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~41 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~42 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~42_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~39_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~41_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~39_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[14]~34_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~39_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[14]~34_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[14]~39_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[14]~41_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~42 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|k_out[8]~0 (
// Equation(s):
// \inst6|k_out[8]~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [15] & \inst1|KMux~combout )

	.dataa(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst1|KMux~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|k_out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[8]~0 .lut_mask = 16'h8888;
defparam \inst6|k_out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[14] .is_wysiwyg = "true";
defparam \inst6|k_out[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~43 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~43_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [14]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[14]~42_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[14]~42_combout ),
	.datab(\inst6|k_out [14]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~43 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[14]~44 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~43_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~32_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[14]~43_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[14]~30_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[14]~43_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[14]~30_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[14]~32_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[14]~43_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~44 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr5~0 (
// Equation(s):
// \inst1|WideOr5~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [14] & (\inst|altsyncram_component|auto_generated|q_a [8] $ (\inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr5~0 .lut_mask = 16'h0060;
defparam \inst1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr5~1 (
// Equation(s):
// \inst1|WideOr5~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [9] & (!\inst|altsyncram_component|auto_generated|q_a [10] & (\inst|altsyncram_component|auto_generated|q_a [8] $ (\inst|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [9] & (!\inst|altsyncram_component|auto_generated|q_a [8] & ((\inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst1|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr5~1 .lut_mask = 16'h1508;
defparam \inst1|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr5~2 (
// Equation(s):
// \inst1|WideOr5~2_combout  = (\inst1|WideOr16~7_combout  & ((\inst|altsyncram_component|auto_generated|q_a [15] & (\inst1|WideOr5~0_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [15] & ((\inst1|WideOr5~1_combout )))))

	.dataa(\inst1|WideOr16~7_combout ),
	.datab(\inst1|WideOr5~0_combout ),
	.datac(\inst1|WideOr5~1_combout ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr5~2 .lut_mask = 16'h88A0;
defparam \inst1|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|ALUC[1] (
// Equation(s):
// \inst1|ALUC [1] = (\inst1|WideOr0~5_combout  & (\inst1|WideOr5~2_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|ALUC [1])))

	.dataa(gnd),
	.datab(\inst1|WideOr5~2_combout ),
	.datac(\inst1|ALUC [1]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|ALUC [1]),
	.cout());
// synopsys translate_off
defparam \inst1|ALUC[1] .lut_mask = 16'hCCF0;
defparam \inst1|ALUC[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr3~1 (
// Equation(s):
// \inst1|WideOr3~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & ((\inst|altsyncram_component|auto_generated|q_a [8]) # ((\inst|altsyncram_component|auto_generated|q_a [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [13] & 
// ((\inst|altsyncram_component|auto_generated|q_a [12]) # ((\inst|altsyncram_component|auto_generated|q_a [8] & \inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst1|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~1 .lut_mask = 16'hFAEC;
defparam \inst1|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr3~2 (
// Equation(s):
// \inst1|WideOr3~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [9]) # ((\inst|altsyncram_component|auto_generated|q_a [11]) # ((\inst|altsyncram_component|auto_generated|q_a [15]) # (\inst1|WideOr3~1_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst1|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~2 .lut_mask = 16'hFFFE;
defparam \inst1|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr3~3 (
// Equation(s):
// \inst1|WideOr3~3_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & ((\inst1|WideOr3~2_combout ) # ((\inst|altsyncram_component|auto_generated|q_a [15] & !\inst1|WideOr16~1_combout )))) # (!\inst|altsyncram_component|auto_generated|q_a [14] 
// & (((\inst|altsyncram_component|auto_generated|q_a [15] & !\inst1|WideOr16~1_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst1|WideOr3~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst1|WideOr16~1_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~3 .lut_mask = 16'h88F8;
defparam \inst1|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr3~5 (
// Equation(s):
// \inst1|WideOr3~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & (((!\inst|altsyncram_component|auto_generated|q_a [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [12] & ((\inst|altsyncram_component|auto_generated|q_a [8]) # 
// ((\inst|altsyncram_component|auto_generated|q_a [9] & \inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst1|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~5 .lut_mask = 16'h54FA;
defparam \inst1|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr3~6 (
// Equation(s):
// \inst1|WideOr3~6_combout  = (\inst1|WideOr3~5_combout  & ((\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [11])) # (!\inst|altsyncram_component|auto_generated|q_a [12] & 
// (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst1|WideOr3~5_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst1|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~6 .lut_mask = 16'h8084;
defparam \inst1|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr3~4 (
// Equation(s):
// \inst1|WideOr3~4_combout  = (\inst1|WideOr3~3_combout ) # ((\inst1|WideOr3~6_combout  & (!\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst1|WideOr3~3_combout ),
	.datab(\inst1|WideOr3~6_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~4 .lut_mask = 16'hAAAE;
defparam \inst1|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|ALUC[2] (
// Equation(s):
// \inst1|ALUC [2] = (\inst1|WideOr0~5_combout  & (\inst1|WideOr3~4_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|ALUC [2])))

	.dataa(gnd),
	.datab(\inst1|WideOr3~4_combout ),
	.datac(\inst1|ALUC [2]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|ALUC [2]),
	.cout());
// synopsys translate_off
defparam \inst1|ALUC[2] .lut_mask = 16'hCCF0;
defparam \inst1|ALUC[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux9~1 (
// Equation(s):
// \inst5|Mux9~1_combout  = (\inst1|ALUC [1] & \inst1|ALUC [2])

	.dataa(\inst1|ALUC [1]),
	.datab(\inst1|ALUC [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~1 .lut_mask = 16'h8888;
defparam \inst5|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [13]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

cycloneive_io_ibuf \PI0[13]~input (
	.i(PI0[13]),
	.ibar(gnd),
	.o(\PI0[13]~input_o ));
// synopsys translate_off
defparam \PI0[13]~input .bus_hold = "false";
defparam \PI0[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r25[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[13] .is_wysiwyg = "true";
defparam \inst2|r25[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[13] .is_wysiwyg = "true";
defparam \inst2|r26[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[13] .is_wysiwyg = "true";
defparam \inst2|r24[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~45 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~45_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [13])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~45 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[13] .is_wysiwyg = "true";
defparam \inst2|r27[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~46 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~46_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~45_combout  & ((\inst2|r27 [13]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~45_combout  & (\inst2|r25 [13])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~45_combout ))))

	.dataa(\inst2|r25 [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~45_combout ),
	.datad(\inst2|r27 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~46 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[13] .is_wysiwyg = "true";
defparam \inst2|r18[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[13] .is_wysiwyg = "true";
defparam \inst2|r17[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[13] .is_wysiwyg = "true";
defparam \inst2|r16[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~47 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~47_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [13])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~47 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[13] .is_wysiwyg = "true";
defparam \inst2|r19[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~48 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~48_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~47_combout  & ((\inst2|r19 [13]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~47_combout  & (\inst2|r18 [13])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~47_combout ))))

	.dataa(\inst2|r18 [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~47_combout ),
	.datad(\inst2|r19 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~48 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~49 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~49_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[13]~46_combout )) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~48_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[13]~46_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[13]~48_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~49 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[13]~input (
	.i(PI1[13]),
	.ibar(gnd),
	.o(\PI1[13]~input_o ));
// synopsys translate_off
defparam \PI1[13]~input .bus_hold = "false";
defparam \PI1[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~50 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~50_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~49_combout  & ((\PI1[13]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~49_combout  & (\PI0[13]~input_o )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~49_combout ))))

	.dataa(\PI0[13]~input_o ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~49_combout ),
	.datad(\PI1[13]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~50 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[13] .is_wysiwyg = "true";
defparam \inst2|r22[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[13] .is_wysiwyg = "true";
defparam \inst2|r21[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[13] .is_wysiwyg = "true";
defparam \inst2|r20[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~51 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~51_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [13])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~51 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[13] .is_wysiwyg = "true";
defparam \inst2|r23[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~52 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~52_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~51_combout  & ((\inst2|r23 [13]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~51_combout  & (\inst2|r22 [13])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~51_combout ))))

	.dataa(\inst2|r22 [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~51_combout ),
	.datad(\inst2|r23 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~52 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[13] .is_wysiwyg = "true";
defparam \inst2|r10[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[13] .is_wysiwyg = "true";
defparam \inst2|r6[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[13] .is_wysiwyg = "true";
defparam \inst2|r2[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~53 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~53_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [13])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~53 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[13] .is_wysiwyg = "true";
defparam \inst2|r14[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~54 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~54_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~53_combout  & ((\inst2|r14 [13]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~53_combout  & (\inst2|r10 [13])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~53_combout ))))

	.dataa(\inst2|r10 [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~53_combout ),
	.datad(\inst2|r14 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~54 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[13] .is_wysiwyg = "true";
defparam \inst2|r5[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[13] .is_wysiwyg = "true";
defparam \inst2|r9[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[13] .is_wysiwyg = "true";
defparam \inst2|r1[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~55 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~55_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [13])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~55 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[13] .is_wysiwyg = "true";
defparam \inst2|r13[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~56 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~56_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~55_combout  & ((\inst2|r13 [13]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~55_combout  & (\inst2|r5 [13])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~55_combout ))))

	.dataa(\inst2|r5 [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~55_combout ),
	.datad(\inst2|r13 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~56 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[13] .is_wysiwyg = "true";
defparam \inst2|r8[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[13] .is_wysiwyg = "true";
defparam \inst2|r4[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[13] .is_wysiwyg = "true";
defparam \inst2|r0[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~57 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~57_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [13])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~57 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[13] .is_wysiwyg = "true";
defparam \inst2|r12[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~58 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~58_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~57_combout  & ((\inst2|r12 [13]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~57_combout  & (\inst2|r8 [13])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~57_combout ))))

	.dataa(\inst2|r8 [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~57_combout ),
	.datad(\inst2|r12 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~58 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~59 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~59_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[13]~56_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~58_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[13]~56_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[13]~58_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~59 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[13] .is_wysiwyg = "true";
defparam \inst2|r7[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[13] .is_wysiwyg = "true";
defparam \inst2|r11[13] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[13] .is_wysiwyg = "true";
defparam \inst2|r3[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~60 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~60_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [13])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~60 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [13]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[13] .is_wysiwyg = "true";
defparam \inst2|r15[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~61 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~61_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~60_combout  & ((\inst2|r15 [13]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~60_combout  & (\inst2|r7 [13])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~60_combout ))))

	.dataa(\inst2|r7 [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~60_combout ),
	.datad(\inst2|r15 [13]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~61 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~62 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~62_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~59_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~61_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~59_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[13]~54_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~59_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[13]~54_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~59_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[13]~61_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~62 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[13] .is_wysiwyg = "true";
defparam \inst6|k_out[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~63 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~63_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [13]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[13]~62_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[13]~62_combout ),
	.datab(\inst6|k_out [13]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~63 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[13]~64 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~63_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~52_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~63_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[13]~50_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~63_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[13]~50_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[13]~52_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[13]~63_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~64 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [12]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst2|r26[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[12] .is_wysiwyg = "true";
defparam \inst2|r26[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r25[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[12] .is_wysiwyg = "true";
defparam \inst2|r25[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[12] .is_wysiwyg = "true";
defparam \inst2|r24[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~65 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~65_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [12])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~65 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[12] .is_wysiwyg = "true";
defparam \inst2|r27[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~66 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~66_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~65_combout  & ((\inst2|r27 [12]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~65_combout  & (\inst2|r26 [12])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~65_combout ))))

	.dataa(\inst2|r26 [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~65_combout ),
	.datad(\inst2|r27 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~66 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[12]~input (
	.i(PI0[12]),
	.ibar(gnd),
	.o(\PI0[12]~input_o ));
// synopsys translate_off
defparam \PI0[12]~input .bus_hold = "false";
defparam \PI0[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r17[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[12] .is_wysiwyg = "true";
defparam \inst2|r17[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r18[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[12] .is_wysiwyg = "true";
defparam \inst2|r18[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[12] .is_wysiwyg = "true";
defparam \inst2|r16[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~67 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~67_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [12])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~67 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[12] .is_wysiwyg = "true";
defparam \inst2|r19[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~68 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~68_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~67_combout  & ((\inst2|r19 [12]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~67_combout  & (\inst2|r17 [12])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~67_combout ))))

	.dataa(\inst2|r17 [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~67_combout ),
	.datad(\inst2|r19 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~68 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~69 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~69_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[12]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~68_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[12]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[12]~68_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~69 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[12]~input (
	.i(PI1[12]),
	.ibar(gnd),
	.o(\PI1[12]~input_o ));
// synopsys translate_off
defparam \PI1[12]~input .bus_hold = "false";
defparam \PI1[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~70 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~70_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~69_combout  & ((\PI1[12]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~69_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[12]~66_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~69_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[12]~66_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~69_combout ),
	.datad(\PI1[12]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~70 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[12] .is_wysiwyg = "true";
defparam \inst2|r21[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r22[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[12] .is_wysiwyg = "true";
defparam \inst2|r22[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[12] .is_wysiwyg = "true";
defparam \inst2|r20[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~71 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~71_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [12])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~71 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[12] .is_wysiwyg = "true";
defparam \inst2|r23[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~72 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~72_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~71_combout  & ((\inst2|r23 [12]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~71_combout  & (\inst2|r21 [12])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~71_combout ))))

	.dataa(\inst2|r21 [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~71_combout ),
	.datad(\inst2|r23 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~72 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[12] .is_wysiwyg = "true";
defparam \inst2|r5[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[12] .is_wysiwyg = "true";
defparam \inst2|r9[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[12] .is_wysiwyg = "true";
defparam \inst2|r1[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~73 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~73_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [12])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~73 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[12] .is_wysiwyg = "true";
defparam \inst2|r13[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~74 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~74_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~73_combout  & ((\inst2|r13 [12]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~73_combout  & (\inst2|r5 [12])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~73_combout ))))

	.dataa(\inst2|r5 [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~73_combout ),
	.datad(\inst2|r13 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~74 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[12] .is_wysiwyg = "true";
defparam \inst2|r10[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[12] .is_wysiwyg = "true";
defparam \inst2|r6[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[12] .is_wysiwyg = "true";
defparam \inst2|r2[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~75 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~75_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [12])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~75 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[12] .is_wysiwyg = "true";
defparam \inst2|r14[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~76 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~76_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~75_combout  & ((\inst2|r14 [12]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~75_combout  & (\inst2|r10 [12])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~75_combout ))))

	.dataa(\inst2|r10 [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~75_combout ),
	.datad(\inst2|r14 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~76 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[12] .is_wysiwyg = "true";
defparam \inst2|r8[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[12] .is_wysiwyg = "true";
defparam \inst2|r4[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[12] .is_wysiwyg = "true";
defparam \inst2|r0[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~77 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~77_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [12])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~77 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[12] .is_wysiwyg = "true";
defparam \inst2|r12[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~78 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~78_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~77_combout  & ((\inst2|r12 [12]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~77_combout  & (\inst2|r8 [12])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~77_combout ))))

	.dataa(\inst2|r8 [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~77_combout ),
	.datad(\inst2|r12 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~78 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~79 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~79_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[12]~76_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~78_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[12]~76_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[12]~78_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~79 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[12] .is_wysiwyg = "true";
defparam \inst2|r7[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[12] .is_wysiwyg = "true";
defparam \inst2|r11[12] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[12] .is_wysiwyg = "true";
defparam \inst2|r3[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~80 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~80_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [12])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [12])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~80 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [12]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[12] .is_wysiwyg = "true";
defparam \inst2|r15[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~81 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~81_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~80_combout  & ((\inst2|r15 [12]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~80_combout  & (\inst2|r7 [12])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~80_combout ))))

	.dataa(\inst2|r7 [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~80_combout ),
	.datad(\inst2|r15 [12]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~81 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~82 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~82_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~79_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~81_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~79_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[12]~74_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~79_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[12]~74_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[12]~79_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[12]~81_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~82 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[12] .is_wysiwyg = "true";
defparam \inst6|k_out[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~83 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [12]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[12]~82_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[12]~82_combout ),
	.datab(\inst6|k_out [12]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~83 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[12]~84 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~72_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[12]~70_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[12]~70_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[12]~72_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[12]~83_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~84 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [11]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_io_ibuf \PI0[11]~input (
	.i(PI0[11]),
	.ibar(gnd),
	.o(\PI0[11]~input_o ));
// synopsys translate_off
defparam \PI0[11]~input .bus_hold = "false";
defparam \PI0[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r25[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[11] .is_wysiwyg = "true";
defparam \inst2|r25[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[11] .is_wysiwyg = "true";
defparam \inst2|r26[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[11] .is_wysiwyg = "true";
defparam \inst2|r24[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~85 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~85_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [11])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [11])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~85 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[11] .is_wysiwyg = "true";
defparam \inst2|r27[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~86 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~86_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~85_combout  & ((\inst2|r27 [11]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~85_combout  & (\inst2|r25 [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~85_combout ))))

	.dataa(\inst2|r25 [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~85_combout ),
	.datad(\inst2|r27 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~86 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[11] .is_wysiwyg = "true";
defparam \inst2|r18[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[11] .is_wysiwyg = "true";
defparam \inst2|r17[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[11] .is_wysiwyg = "true";
defparam \inst2|r16[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~87 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~87_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [11])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [11])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~87 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[11] .is_wysiwyg = "true";
defparam \inst2|r19[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~88 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~88_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~87_combout  & ((\inst2|r19 [11]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~87_combout  & (\inst2|r18 [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~87_combout ))))

	.dataa(\inst2|r18 [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~87_combout ),
	.datad(\inst2|r19 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~88 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~89 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~89_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[11]~86_combout )) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~88_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[11]~86_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[11]~88_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~89 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[11]~input (
	.i(PI1[11]),
	.ibar(gnd),
	.o(\PI1[11]~input_o ));
// synopsys translate_off
defparam \PI1[11]~input .bus_hold = "false";
defparam \PI1[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~90 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~90_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~89_combout  & ((\PI1[11]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~89_combout  & (\PI0[11]~input_o )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~89_combout ))))

	.dataa(\PI0[11]~input_o ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~89_combout ),
	.datad(\PI1[11]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~90 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[11] .is_wysiwyg = "true";
defparam \inst2|r22[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[11] .is_wysiwyg = "true";
defparam \inst2|r21[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[11] .is_wysiwyg = "true";
defparam \inst2|r20[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~91 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~91_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [11])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [11])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~91 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[11] .is_wysiwyg = "true";
defparam \inst2|r23[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~92 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~92_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~91_combout  & ((\inst2|r23 [11]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~91_combout  & (\inst2|r22 [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~91_combout ))))

	.dataa(\inst2|r22 [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~91_combout ),
	.datad(\inst2|r23 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~92 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[11] .is_wysiwyg = "true";
defparam \inst2|r10[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[11] .is_wysiwyg = "true";
defparam \inst2|r6[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[11] .is_wysiwyg = "true";
defparam \inst2|r2[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~93 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~93_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [11])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [11])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~93 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[11] .is_wysiwyg = "true";
defparam \inst2|r14[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~94 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~94_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~93_combout  & ((\inst2|r14 [11]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~93_combout  & (\inst2|r10 [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~93_combout ))))

	.dataa(\inst2|r10 [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~93_combout ),
	.datad(\inst2|r14 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~94 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[11] .is_wysiwyg = "true";
defparam \inst2|r5[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[11] .is_wysiwyg = "true";
defparam \inst2|r9[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[11] .is_wysiwyg = "true";
defparam \inst2|r1[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~95 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~95_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [11])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [11])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~95 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[11] .is_wysiwyg = "true";
defparam \inst2|r13[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~96 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~96_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~95_combout  & ((\inst2|r13 [11]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~95_combout  & (\inst2|r5 [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~95_combout ))))

	.dataa(\inst2|r5 [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~95_combout ),
	.datad(\inst2|r13 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~96 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[11] .is_wysiwyg = "true";
defparam \inst2|r8[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[11] .is_wysiwyg = "true";
defparam \inst2|r4[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[11] .is_wysiwyg = "true";
defparam \inst2|r0[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~97 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~97_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [11])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [11])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~97 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~97 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[11] .is_wysiwyg = "true";
defparam \inst2|r12[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~98 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~98_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~97_combout  & ((\inst2|r12 [11]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~97_combout  & (\inst2|r8 [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~97_combout ))))

	.dataa(\inst2|r8 [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~97_combout ),
	.datad(\inst2|r12 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~98 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~99 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~99_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[11]~96_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~98_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[11]~96_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[11]~98_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~99 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[11] .is_wysiwyg = "true";
defparam \inst2|r7[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[11] .is_wysiwyg = "true";
defparam \inst2|r11[11] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[11] .is_wysiwyg = "true";
defparam \inst2|r3[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~100 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~100_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [11])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [11])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~100 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [11]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[11] .is_wysiwyg = "true";
defparam \inst2|r15[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~101 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~101_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~100_combout  & ((\inst2|r15 [11]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~100_combout  & (\inst2|r7 [11])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~100_combout ))))

	.dataa(\inst2|r7 [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~100_combout ),
	.datad(\inst2|r15 [11]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~101 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~102 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~102_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~99_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~101_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~99_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[11]~94_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~99_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[11]~94_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~99_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[11]~101_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~102 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[11] .is_wysiwyg = "true";
defparam \inst6|k_out[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~103 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~103_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [11]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[11]~102_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[11]~102_combout ),
	.datab(\inst6|k_out [11]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~103 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[11]~104 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~103_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~92_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~103_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[11]~90_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[11]~103_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[11]~90_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[11]~92_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[11]~103_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~104 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[11]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [10]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst2|r26[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[10] .is_wysiwyg = "true";
defparam \inst2|r26[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r25[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[10] .is_wysiwyg = "true";
defparam \inst2|r25[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[10] .is_wysiwyg = "true";
defparam \inst2|r24[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~105 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~105_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [10])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [10])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~105 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[10] .is_wysiwyg = "true";
defparam \inst2|r27[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~106 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~106_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~105_combout  & ((\inst2|r27 [10]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~105_combout  & (\inst2|r26 [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~105_combout ))))

	.dataa(\inst2|r26 [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~105_combout ),
	.datad(\inst2|r27 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~106 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[10]~input (
	.i(PI0[10]),
	.ibar(gnd),
	.o(\PI0[10]~input_o ));
// synopsys translate_off
defparam \PI0[10]~input .bus_hold = "false";
defparam \PI0[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r17[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[10] .is_wysiwyg = "true";
defparam \inst2|r17[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r18[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[10] .is_wysiwyg = "true";
defparam \inst2|r18[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[10] .is_wysiwyg = "true";
defparam \inst2|r16[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~107 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~107_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [10])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [10])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~107 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[10] .is_wysiwyg = "true";
defparam \inst2|r19[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~108 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~108_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~107_combout  & ((\inst2|r19 [10]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~107_combout  & (\inst2|r17 [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~107_combout ))))

	.dataa(\inst2|r17 [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~107_combout ),
	.datad(\inst2|r19 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~108 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~109 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~109_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[10]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~108_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[10]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[10]~108_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~109 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[10]~input (
	.i(PI1[10]),
	.ibar(gnd),
	.o(\PI1[10]~input_o ));
// synopsys translate_off
defparam \PI1[10]~input .bus_hold = "false";
defparam \PI1[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~110 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~110_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~109_combout  & ((\PI1[10]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~109_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[10]~106_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~109_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[10]~106_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~109_combout ),
	.datad(\PI1[10]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~110 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[10] .is_wysiwyg = "true";
defparam \inst2|r21[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r22[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[10] .is_wysiwyg = "true";
defparam \inst2|r22[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[10] .is_wysiwyg = "true";
defparam \inst2|r20[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~111 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~111_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [10])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [10])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~111 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[10] .is_wysiwyg = "true";
defparam \inst2|r23[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~112 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~112_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~111_combout  & ((\inst2|r23 [10]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~111_combout  & (\inst2|r21 [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~111_combout ))))

	.dataa(\inst2|r21 [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~111_combout ),
	.datad(\inst2|r23 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~112 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[10] .is_wysiwyg = "true";
defparam \inst2|r5[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[10] .is_wysiwyg = "true";
defparam \inst2|r9[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[10] .is_wysiwyg = "true";
defparam \inst2|r1[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~113 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~113_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [10])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [10])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~113 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[10] .is_wysiwyg = "true";
defparam \inst2|r13[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~114 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~114_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~113_combout  & ((\inst2|r13 [10]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~113_combout  & (\inst2|r5 [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~113_combout ))))

	.dataa(\inst2|r5 [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~113_combout ),
	.datad(\inst2|r13 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~114 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[10] .is_wysiwyg = "true";
defparam \inst2|r10[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[10] .is_wysiwyg = "true";
defparam \inst2|r6[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[10] .is_wysiwyg = "true";
defparam \inst2|r2[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~115 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~115_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [10])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [10])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~115 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[10] .is_wysiwyg = "true";
defparam \inst2|r14[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~116 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~116_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~115_combout  & ((\inst2|r14 [10]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~115_combout  & (\inst2|r10 [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~115_combout ))))

	.dataa(\inst2|r10 [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~115_combout ),
	.datad(\inst2|r14 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~116 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[10] .is_wysiwyg = "true";
defparam \inst2|r8[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[10] .is_wysiwyg = "true";
defparam \inst2|r4[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[10] .is_wysiwyg = "true";
defparam \inst2|r0[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~117 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~117_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [10])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [10])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~117 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[10] .is_wysiwyg = "true";
defparam \inst2|r12[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~118 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~118_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~117_combout  & ((\inst2|r12 [10]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~117_combout  & (\inst2|r8 [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~117_combout ))))

	.dataa(\inst2|r8 [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~117_combout ),
	.datad(\inst2|r12 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~118 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~119 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~119_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[10]~116_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~118_combout 
// )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[10]~116_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[10]~118_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~119 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[10] .is_wysiwyg = "true";
defparam \inst2|r7[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[10] .is_wysiwyg = "true";
defparam \inst2|r11[10] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[10] .is_wysiwyg = "true";
defparam \inst2|r3[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~120 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~120_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [10])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [10])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [10]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~120 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [10]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[10] .is_wysiwyg = "true";
defparam \inst2|r15[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~121 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~121_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~120_combout  & ((\inst2|r15 [10]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~120_combout  & (\inst2|r7 [10])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~120_combout ))))

	.dataa(\inst2|r7 [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~120_combout ),
	.datad(\inst2|r15 [10]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~121 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~122 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~122_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~119_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~121_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~119_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[10]~114_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~119_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[10]~114_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[10]~119_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[10]~121_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~122 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[10] .is_wysiwyg = "true";
defparam \inst6|k_out[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~123 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~123_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [10]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[10]~122_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[10]~122_combout ),
	.datab(\inst6|k_out [10]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~123 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[10]~124 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~123_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~112_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[10]~123_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[10]~110_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[10]~123_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[10]~110_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[10]~112_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[10]~123_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~124 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[10]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [9]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_io_ibuf \PI0[9]~input (
	.i(PI0[9]),
	.ibar(gnd),
	.o(\PI0[9]~input_o ));
// synopsys translate_off
defparam \PI0[9]~input .bus_hold = "false";
defparam \PI0[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r25[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[9] .is_wysiwyg = "true";
defparam \inst2|r25[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[9] .is_wysiwyg = "true";
defparam \inst2|r26[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[9] .is_wysiwyg = "true";
defparam \inst2|r24[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~125 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~125_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [9])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [9])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~125 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[9] .is_wysiwyg = "true";
defparam \inst2|r27[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~126 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~126_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~125_combout  & ((\inst2|r27 [9]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~125_combout  & (\inst2|r25 [9])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~125_combout ))))

	.dataa(\inst2|r25 [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~125_combout ),
	.datad(\inst2|r27 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~126 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[9] .is_wysiwyg = "true";
defparam \inst2|r18[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[9] .is_wysiwyg = "true";
defparam \inst2|r17[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[9] .is_wysiwyg = "true";
defparam \inst2|r16[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~127 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~127_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [9])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [9])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~127 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~127 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[9] .is_wysiwyg = "true";
defparam \inst2|r19[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~128 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~128_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~127_combout  & ((\inst2|r19 [9]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~127_combout  & (\inst2|r18 [9])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~127_combout ))))

	.dataa(\inst2|r18 [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~127_combout ),
	.datad(\inst2|r19 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~128 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~129 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~129_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[9]~126_combout )) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~128_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[9]~126_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[9]~128_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~129 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[9]~input (
	.i(PI1[9]),
	.ibar(gnd),
	.o(\PI1[9]~input_o ));
// synopsys translate_off
defparam \PI1[9]~input .bus_hold = "false";
defparam \PI1[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~130 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~130_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~129_combout  & ((\PI1[9]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~129_combout  & (\PI0[9]~input_o )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~129_combout ))))

	.dataa(\PI0[9]~input_o ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~129_combout ),
	.datad(\PI1[9]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~130 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~130 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[9] .is_wysiwyg = "true";
defparam \inst2|r22[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[9] .is_wysiwyg = "true";
defparam \inst2|r21[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[9] .is_wysiwyg = "true";
defparam \inst2|r20[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~131 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~131_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [9])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [9])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~131 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[9] .is_wysiwyg = "true";
defparam \inst2|r23[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~132 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~132_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~131_combout  & ((\inst2|r23 [9]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~131_combout  & (\inst2|r22 [9])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~131_combout ))))

	.dataa(\inst2|r22 [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~131_combout ),
	.datad(\inst2|r23 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~132 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[9] .is_wysiwyg = "true";
defparam \inst2|r10[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[9] .is_wysiwyg = "true";
defparam \inst2|r6[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[9] .is_wysiwyg = "true";
defparam \inst2|r2[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~133 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~133_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [9])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [9])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~133 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[9] .is_wysiwyg = "true";
defparam \inst2|r14[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~134 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~134_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~133_combout  & ((\inst2|r14 [9]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~133_combout  & (\inst2|r10 [9])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~133_combout ))))

	.dataa(\inst2|r10 [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~133_combout ),
	.datad(\inst2|r14 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~134 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[9] .is_wysiwyg = "true";
defparam \inst2|r5[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[9] .is_wysiwyg = "true";
defparam \inst2|r9[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[9] .is_wysiwyg = "true";
defparam \inst2|r1[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~135 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~135_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [9])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [9])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~135 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[9] .is_wysiwyg = "true";
defparam \inst2|r13[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~136 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~136_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~135_combout  & ((\inst2|r13 [9]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~135_combout  & (\inst2|r5 [9])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~135_combout ))))

	.dataa(\inst2|r5 [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~135_combout ),
	.datad(\inst2|r13 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~136 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[9] .is_wysiwyg = "true";
defparam \inst2|r8[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[9] .is_wysiwyg = "true";
defparam \inst2|r4[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[9] .is_wysiwyg = "true";
defparam \inst2|r0[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~137 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~137_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [9])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [9])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~137 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[9] .is_wysiwyg = "true";
defparam \inst2|r12[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~138 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~138_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~137_combout  & ((\inst2|r12 [9]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~137_combout  & (\inst2|r8 [9])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~137_combout ))))

	.dataa(\inst2|r8 [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~137_combout ),
	.datad(\inst2|r12 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~138 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~139 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~139_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[9]~136_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~138_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[9]~136_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[9]~138_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~139 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[9] .is_wysiwyg = "true";
defparam \inst2|r7[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[9] .is_wysiwyg = "true";
defparam \inst2|r11[9] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[9] .is_wysiwyg = "true";
defparam \inst2|r3[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~140 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~140_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [9])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [9])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~140 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [9]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[9] .is_wysiwyg = "true";
defparam \inst2|r15[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~141 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~141_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~140_combout  & ((\inst2|r15 [9]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~140_combout  & (\inst2|r7 [9])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~140_combout ))))

	.dataa(\inst2|r7 [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~140_combout ),
	.datad(\inst2|r15 [9]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~141 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~142 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~142_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~139_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~141_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~139_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[9]~134_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~139_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[9]~134_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[9]~139_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[9]~141_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~142 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[9] .is_wysiwyg = "true";
defparam \inst6|k_out[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~143 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~143_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [9]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[9]~142_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[9]~142_combout ),
	.datab(\inst6|k_out [9]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~143 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[9]~144 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~143_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~132_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~143_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[9]~130_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[9]~143_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[9]~130_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[9]~132_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[9]~143_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~144 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[9]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [8]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst2|r26[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[8] .is_wysiwyg = "true";
defparam \inst2|r26[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r25[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[8] .is_wysiwyg = "true";
defparam \inst2|r25[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[8] .is_wysiwyg = "true";
defparam \inst2|r24[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~145 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~145_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [8])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [8])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~145 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[8] .is_wysiwyg = "true";
defparam \inst2|r27[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~146 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~146_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~145_combout  & ((\inst2|r27 [8]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~145_combout  & (\inst2|r26 [8])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~145_combout ))))

	.dataa(\inst2|r26 [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~145_combout ),
	.datad(\inst2|r27 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~146 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[8]~input (
	.i(PI0[8]),
	.ibar(gnd),
	.o(\PI0[8]~input_o ));
// synopsys translate_off
defparam \PI0[8]~input .bus_hold = "false";
defparam \PI0[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r17[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[8] .is_wysiwyg = "true";
defparam \inst2|r17[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r18[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[8] .is_wysiwyg = "true";
defparam \inst2|r18[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[8] .is_wysiwyg = "true";
defparam \inst2|r16[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~147 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~147_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [8])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [8])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~147 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~147 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[8] .is_wysiwyg = "true";
defparam \inst2|r19[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~148 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~148_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~147_combout  & ((\inst2|r19 [8]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~147_combout  & (\inst2|r17 [8])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~147_combout ))))

	.dataa(\inst2|r17 [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~147_combout ),
	.datad(\inst2|r19 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~148 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~149 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~149_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[8]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~148_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[8]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[8]~148_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~149 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[8]~input (
	.i(PI1[8]),
	.ibar(gnd),
	.o(\PI1[8]~input_o ));
// synopsys translate_off
defparam \PI1[8]~input .bus_hold = "false";
defparam \PI1[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~150 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~150_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~149_combout  & ((\PI1[8]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~149_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[8]~146_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~149_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[8]~146_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~149_combout ),
	.datad(\PI1[8]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~150 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~150 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[8] .is_wysiwyg = "true";
defparam \inst2|r21[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r22[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[8] .is_wysiwyg = "true";
defparam \inst2|r22[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[8] .is_wysiwyg = "true";
defparam \inst2|r20[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~151 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~151_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [8])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [8])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~151 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[8] .is_wysiwyg = "true";
defparam \inst2|r23[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~152 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~152_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~151_combout  & ((\inst2|r23 [8]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~151_combout  & (\inst2|r21 [8])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~151_combout ))))

	.dataa(\inst2|r21 [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~151_combout ),
	.datad(\inst2|r23 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~152 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[8] .is_wysiwyg = "true";
defparam \inst2|r5[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[8] .is_wysiwyg = "true";
defparam \inst2|r9[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[8] .is_wysiwyg = "true";
defparam \inst2|r1[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~153 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~153_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [8])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [8])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~153 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[8] .is_wysiwyg = "true";
defparam \inst2|r13[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~154 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~154_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~153_combout  & ((\inst2|r13 [8]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~153_combout  & (\inst2|r5 [8])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~153_combout ))))

	.dataa(\inst2|r5 [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~153_combout ),
	.datad(\inst2|r13 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~154 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[8] .is_wysiwyg = "true";
defparam \inst2|r10[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[8] .is_wysiwyg = "true";
defparam \inst2|r6[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[8] .is_wysiwyg = "true";
defparam \inst2|r2[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~155 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~155_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [8])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [8])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~155 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[8] .is_wysiwyg = "true";
defparam \inst2|r14[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~156 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~156_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~155_combout  & ((\inst2|r14 [8]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~155_combout  & (\inst2|r10 [8])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~155_combout ))))

	.dataa(\inst2|r10 [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~155_combout ),
	.datad(\inst2|r14 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~156 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[8] .is_wysiwyg = "true";
defparam \inst2|r8[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[8] .is_wysiwyg = "true";
defparam \inst2|r4[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[8] .is_wysiwyg = "true";
defparam \inst2|r0[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~157 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~157_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [8])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [8])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~157 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~157 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[8] .is_wysiwyg = "true";
defparam \inst2|r12[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~158 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~158_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~157_combout  & ((\inst2|r12 [8]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~157_combout  & (\inst2|r8 [8])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~157_combout ))))

	.dataa(\inst2|r8 [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~157_combout ),
	.datad(\inst2|r12 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~158 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~159 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~159_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[8]~156_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~158_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[8]~156_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[8]~158_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~159 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[8] .is_wysiwyg = "true";
defparam \inst2|r7[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[8] .is_wysiwyg = "true";
defparam \inst2|r11[8] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[8] .is_wysiwyg = "true";
defparam \inst2|r3[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~160 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~160_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [8])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [8])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [8]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~160 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~160 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [8]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[8] .is_wysiwyg = "true";
defparam \inst2|r15[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~161 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~161_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~160_combout  & ((\inst2|r15 [8]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~160_combout  & (\inst2|r7 [8])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~160_combout ))))

	.dataa(\inst2|r7 [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~160_combout ),
	.datad(\inst2|r15 [8]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~161 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~162 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~162_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~159_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~161_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~159_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[8]~154_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~159_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[8]~154_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[8]~159_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[8]~161_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~162 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[8] .is_wysiwyg = "true";
defparam \inst6|k_out[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~163 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~163_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [8]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[8]~162_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[8]~162_combout ),
	.datab(\inst6|k_out [8]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~163 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[8]~164 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~163_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~152_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[8]~163_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[8]~150_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[8]~163_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[8]~150_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[8]~152_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[8]~163_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~164 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[8]~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [7]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_io_ibuf \PI0[7]~input (
	.i(PI0[7]),
	.ibar(gnd),
	.o(\PI0[7]~input_o ));
// synopsys translate_off
defparam \PI0[7]~input .bus_hold = "false";
defparam \PI0[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r25[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[7] .is_wysiwyg = "true";
defparam \inst2|r25[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[7] .is_wysiwyg = "true";
defparam \inst2|r26[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[7] .is_wysiwyg = "true";
defparam \inst2|r24[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~165 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~165_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [7])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [7])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~165 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[7] .is_wysiwyg = "true";
defparam \inst2|r27[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~166 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~166_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~165_combout  & ((\inst2|r27 [7]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~165_combout  & (\inst2|r25 [7])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~165_combout ))))

	.dataa(\inst2|r25 [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~165_combout ),
	.datad(\inst2|r27 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~166 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[7] .is_wysiwyg = "true";
defparam \inst2|r18[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[7] .is_wysiwyg = "true";
defparam \inst2|r17[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[7] .is_wysiwyg = "true";
defparam \inst2|r16[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~167 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~167_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [7])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [7])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~167 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[7] .is_wysiwyg = "true";
defparam \inst2|r19[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~168 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~168_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~167_combout  & ((\inst2|r19 [7]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~167_combout  & (\inst2|r18 [7])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~167_combout ))))

	.dataa(\inst2|r18 [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~167_combout ),
	.datad(\inst2|r19 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~168 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~169 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~169_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[7]~166_combout )) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~168_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[7]~166_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~168_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~169 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[7]~input (
	.i(PI1[7]),
	.ibar(gnd),
	.o(\PI1[7]~input_o ));
// synopsys translate_off
defparam \PI1[7]~input .bus_hold = "false";
defparam \PI1[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~170 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~170_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~169_combout  & ((\PI1[7]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~169_combout  & (\PI0[7]~input_o )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~169_combout ))))

	.dataa(\PI0[7]~input_o ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~169_combout ),
	.datad(\PI1[7]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~170 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~170 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[7] .is_wysiwyg = "true";
defparam \inst2|r22[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[7] .is_wysiwyg = "true";
defparam \inst2|r21[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[7] .is_wysiwyg = "true";
defparam \inst2|r20[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~171 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~171_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [7])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [7])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~171 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[7] .is_wysiwyg = "true";
defparam \inst2|r23[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~172 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~172_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~171_combout  & ((\inst2|r23 [7]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~171_combout  & (\inst2|r22 [7])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~171_combout ))))

	.dataa(\inst2|r22 [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~171_combout ),
	.datad(\inst2|r23 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~172 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[7] .is_wysiwyg = "true";
defparam \inst2|r10[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[7] .is_wysiwyg = "true";
defparam \inst2|r6[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[7] .is_wysiwyg = "true";
defparam \inst2|r2[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~173 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~173_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [7])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [7])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~173 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~173 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[7] .is_wysiwyg = "true";
defparam \inst2|r14[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~174 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~174_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~173_combout  & ((\inst2|r14 [7]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~173_combout  & (\inst2|r10 [7])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~173_combout ))))

	.dataa(\inst2|r10 [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~173_combout ),
	.datad(\inst2|r14 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~174 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[7] .is_wysiwyg = "true";
defparam \inst2|r5[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[7] .is_wysiwyg = "true";
defparam \inst2|r9[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[7] .is_wysiwyg = "true";
defparam \inst2|r1[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~175 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~175_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [7])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [7])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~175 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[7] .is_wysiwyg = "true";
defparam \inst2|r13[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~176 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~176_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~175_combout  & ((\inst2|r13 [7]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~175_combout  & (\inst2|r5 [7])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~175_combout ))))

	.dataa(\inst2|r5 [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~175_combout ),
	.datad(\inst2|r13 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~176 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[7] .is_wysiwyg = "true";
defparam \inst2|r8[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[7] .is_wysiwyg = "true";
defparam \inst2|r4[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[7] .is_wysiwyg = "true";
defparam \inst2|r0[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~177 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~177_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [7])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [7])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~177 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[7] .is_wysiwyg = "true";
defparam \inst2|r12[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~178 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~178_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~177_combout  & ((\inst2|r12 [7]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~177_combout  & (\inst2|r8 [7])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~177_combout ))))

	.dataa(\inst2|r8 [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~177_combout ),
	.datad(\inst2|r12 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~178 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~179 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~179_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[7]~176_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~178_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[7]~176_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~178_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~179 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[7] .is_wysiwyg = "true";
defparam \inst2|r7[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[7] .is_wysiwyg = "true";
defparam \inst2|r11[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[7] .is_wysiwyg = "true";
defparam \inst2|r3[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~180 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~180_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [7])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [7])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [7]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~180 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[7] .is_wysiwyg = "true";
defparam \inst2|r15[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~181 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~181_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~180_combout  & ((\inst2|r15 [7]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~180_combout  & (\inst2|r7 [7])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~180_combout ))))

	.dataa(\inst2|r7 [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~180_combout ),
	.datad(\inst2|r15 [7]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~181 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~182 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~182_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~179_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~181_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~179_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[7]~174_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~179_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[7]~174_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[7]~179_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~181_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~182 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|k_out[4]~1 (
// Equation(s):
// \inst6|k_out[4]~1_combout  = (\inst1|KMux~combout  & !\inst|altsyncram_component|auto_generated|q_a [15])

	.dataa(\inst1|KMux~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst6|k_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|k_out[4]~1 .lut_mask = 16'h00AA;
defparam \inst6|k_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[7] .is_wysiwyg = "true";
defparam \inst6|k_out[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~183 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~183_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [7]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[7]~182_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[7]~182_combout ),
	.datab(\inst6|k_out [7]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~183 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[7]~184 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~183_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~172_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~183_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[7]~170_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[7]~183_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[7]~170_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[7]~172_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~183_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~184 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[7]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [6]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst2|r26[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[6] .is_wysiwyg = "true";
defparam \inst2|r26[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r25[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[6] .is_wysiwyg = "true";
defparam \inst2|r25[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[6] .is_wysiwyg = "true";
defparam \inst2|r24[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~185 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~185_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [6])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [6])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~185 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[6] .is_wysiwyg = "true";
defparam \inst2|r27[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~186 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~186_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~185_combout  & ((\inst2|r27 [6]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~185_combout  & (\inst2|r26 [6])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~185_combout ))))

	.dataa(\inst2|r26 [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~185_combout ),
	.datad(\inst2|r27 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~186 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[6]~input (
	.i(PI0[6]),
	.ibar(gnd),
	.o(\PI0[6]~input_o ));
// synopsys translate_off
defparam \PI0[6]~input .bus_hold = "false";
defparam \PI0[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r17[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[6] .is_wysiwyg = "true";
defparam \inst2|r17[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r18[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[6] .is_wysiwyg = "true";
defparam \inst2|r18[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[6] .is_wysiwyg = "true";
defparam \inst2|r16[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~187 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~187_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [6])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [6])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~187 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~187 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[6] .is_wysiwyg = "true";
defparam \inst2|r19[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~188 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~188_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~187_combout  & ((\inst2|r19 [6]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~187_combout  & (\inst2|r17 [6])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~187_combout ))))

	.dataa(\inst2|r17 [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~187_combout ),
	.datad(\inst2|r19 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~188 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~189 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~189_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[6]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~188_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[6]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[6]~188_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~189 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[6]~input (
	.i(PI1[6]),
	.ibar(gnd),
	.o(\PI1[6]~input_o ));
// synopsys translate_off
defparam \PI1[6]~input .bus_hold = "false";
defparam \PI1[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~190 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~190_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~189_combout  & ((\PI1[6]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~189_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[6]~186_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~189_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[6]~186_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~189_combout ),
	.datad(\PI1[6]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~190 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~190 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[6] .is_wysiwyg = "true";
defparam \inst2|r21[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r22[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[6] .is_wysiwyg = "true";
defparam \inst2|r22[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[6] .is_wysiwyg = "true";
defparam \inst2|r20[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~191 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~191_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [6])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [6])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~191 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[6] .is_wysiwyg = "true";
defparam \inst2|r23[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~192 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~192_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~191_combout  & ((\inst2|r23 [6]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~191_combout  & (\inst2|r21 [6])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~191_combout ))))

	.dataa(\inst2|r21 [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~191_combout ),
	.datad(\inst2|r23 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~192 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[6] .is_wysiwyg = "true";
defparam \inst2|r5[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[6] .is_wysiwyg = "true";
defparam \inst2|r9[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[6] .is_wysiwyg = "true";
defparam \inst2|r1[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~193 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~193_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [6])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [6])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~193 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[6] .is_wysiwyg = "true";
defparam \inst2|r13[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~194 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~194_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~193_combout  & ((\inst2|r13 [6]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~193_combout  & (\inst2|r5 [6])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~193_combout ))))

	.dataa(\inst2|r5 [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~193_combout ),
	.datad(\inst2|r13 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~194 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[6] .is_wysiwyg = "true";
defparam \inst2|r10[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[6] .is_wysiwyg = "true";
defparam \inst2|r6[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[6] .is_wysiwyg = "true";
defparam \inst2|r2[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~195 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~195_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [6])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [6])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~195 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~195 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[6] .is_wysiwyg = "true";
defparam \inst2|r14[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~196 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~196_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~195_combout  & ((\inst2|r14 [6]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~195_combout  & (\inst2|r10 [6])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~195_combout ))))

	.dataa(\inst2|r10 [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~195_combout ),
	.datad(\inst2|r14 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~196 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[6] .is_wysiwyg = "true";
defparam \inst2|r8[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[6] .is_wysiwyg = "true";
defparam \inst2|r4[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[6] .is_wysiwyg = "true";
defparam \inst2|r0[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~197 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~197_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [6])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [6])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~197 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~197 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[6] .is_wysiwyg = "true";
defparam \inst2|r12[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~198 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~198_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~197_combout  & ((\inst2|r12 [6]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~197_combout  & (\inst2|r8 [6])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~197_combout ))))

	.dataa(\inst2|r8 [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~197_combout ),
	.datad(\inst2|r12 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~198 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~199 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~199_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[6]~196_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~198_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[6]~196_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[6]~198_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~199 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[6] .is_wysiwyg = "true";
defparam \inst2|r7[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[6] .is_wysiwyg = "true";
defparam \inst2|r11[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[6] .is_wysiwyg = "true";
defparam \inst2|r3[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~200 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~200_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [6])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [6])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [6]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~200 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~200 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[6] .is_wysiwyg = "true";
defparam \inst2|r15[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~201 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~201_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~200_combout  & ((\inst2|r15 [6]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~200_combout  & (\inst2|r7 [6])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~200_combout ))))

	.dataa(\inst2|r7 [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~200_combout ),
	.datad(\inst2|r15 [6]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~201 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~202 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~202_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~199_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~201_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~199_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[6]~194_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~199_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[6]~194_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[6]~199_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[6]~201_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~202 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[6] .is_wysiwyg = "true";
defparam \inst6|k_out[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~203 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~203_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [6]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[6]~202_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[6]~202_combout ),
	.datab(\inst6|k_out [6]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~203 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[6]~204 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~203_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~192_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[6]~203_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[6]~190_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[6]~203_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[6]~190_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[6]~192_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[6]~203_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~204 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[6]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [5]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_io_ibuf \PI0[5]~input (
	.i(PI0[5]),
	.ibar(gnd),
	.o(\PI0[5]~input_o ));
// synopsys translate_off
defparam \PI0[5]~input .bus_hold = "false";
defparam \PI0[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r25[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[5] .is_wysiwyg = "true";
defparam \inst2|r25[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[5] .is_wysiwyg = "true";
defparam \inst2|r26[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[5] .is_wysiwyg = "true";
defparam \inst2|r24[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~205 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~205_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [5])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [5])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~205 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[5] .is_wysiwyg = "true";
defparam \inst2|r27[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~206 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~206_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~205_combout  & ((\inst2|r27 [5]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~205_combout  & (\inst2|r25 [5])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~205_combout ))))

	.dataa(\inst2|r25 [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~205_combout ),
	.datad(\inst2|r27 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~206 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[5] .is_wysiwyg = "true";
defparam \inst2|r18[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[5] .is_wysiwyg = "true";
defparam \inst2|r17[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[5] .is_wysiwyg = "true";
defparam \inst2|r16[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~207 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~207_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [5])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [5])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~207 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~207 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[5] .is_wysiwyg = "true";
defparam \inst2|r19[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~208 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~208_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~207_combout  & ((\inst2|r19 [5]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~207_combout  & (\inst2|r18 [5])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~207_combout ))))

	.dataa(\inst2|r18 [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~207_combout ),
	.datad(\inst2|r19 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~208 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~209 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~209_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[5]~206_combout )) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~208_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[5]~206_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~208_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~209 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[5]~input (
	.i(PI1[5]),
	.ibar(gnd),
	.o(\PI1[5]~input_o ));
// synopsys translate_off
defparam \PI1[5]~input .bus_hold = "false";
defparam \PI1[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~210 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~210_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~209_combout  & ((\PI1[5]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~209_combout  & (\PI0[5]~input_o )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~209_combout ))))

	.dataa(\PI0[5]~input_o ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~209_combout ),
	.datad(\PI1[5]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~210 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[5] .is_wysiwyg = "true";
defparam \inst2|r22[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[5] .is_wysiwyg = "true";
defparam \inst2|r21[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[5] .is_wysiwyg = "true";
defparam \inst2|r20[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~211 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~211_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [5])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [5])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~211 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[5] .is_wysiwyg = "true";
defparam \inst2|r23[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~212 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~212_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~211_combout  & ((\inst2|r23 [5]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~211_combout  & (\inst2|r22 [5])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~211_combout ))))

	.dataa(\inst2|r22 [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~211_combout ),
	.datad(\inst2|r23 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~212 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[5] .is_wysiwyg = "true";
defparam \inst2|r10[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[5] .is_wysiwyg = "true";
defparam \inst2|r6[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[5] .is_wysiwyg = "true";
defparam \inst2|r2[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~213 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~213_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [5])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [5])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~213 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[5] .is_wysiwyg = "true";
defparam \inst2|r14[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~214 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~214_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~213_combout  & ((\inst2|r14 [5]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~213_combout  & (\inst2|r10 [5])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~213_combout ))))

	.dataa(\inst2|r10 [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~213_combout ),
	.datad(\inst2|r14 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~214 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[5] .is_wysiwyg = "true";
defparam \inst2|r5[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[5] .is_wysiwyg = "true";
defparam \inst2|r9[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[5] .is_wysiwyg = "true";
defparam \inst2|r1[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~215 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~215_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [5])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [5])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~215 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[5] .is_wysiwyg = "true";
defparam \inst2|r13[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~216 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~216_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~215_combout  & ((\inst2|r13 [5]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~215_combout  & (\inst2|r5 [5])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~215_combout ))))

	.dataa(\inst2|r5 [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~215_combout ),
	.datad(\inst2|r13 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~216 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[5] .is_wysiwyg = "true";
defparam \inst2|r8[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[5] .is_wysiwyg = "true";
defparam \inst2|r4[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[5] .is_wysiwyg = "true";
defparam \inst2|r0[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~217 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~217_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [5])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [5])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~217 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~217 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[5] .is_wysiwyg = "true";
defparam \inst2|r12[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~218 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~218_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~217_combout  & ((\inst2|r12 [5]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~217_combout  & (\inst2|r8 [5])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~217_combout ))))

	.dataa(\inst2|r8 [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~217_combout ),
	.datad(\inst2|r12 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~218 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~219 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~219_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[5]~216_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~218_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[5]~216_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~218_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~219 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[5] .is_wysiwyg = "true";
defparam \inst2|r7[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[5] .is_wysiwyg = "true";
defparam \inst2|r11[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[5] .is_wysiwyg = "true";
defparam \inst2|r3[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~220 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~220_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [5])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [5])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [5]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~220 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~220 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[5] .is_wysiwyg = "true";
defparam \inst2|r15[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~221 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~221_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~220_combout  & ((\inst2|r15 [5]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~220_combout  & (\inst2|r7 [5])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~220_combout ))))

	.dataa(\inst2|r7 [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~220_combout ),
	.datad(\inst2|r15 [5]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~221 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~222 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~222_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~219_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~221_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~219_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[5]~214_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~219_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[5]~214_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[5]~219_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~221_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~222 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[5] .is_wysiwyg = "true";
defparam \inst6|k_out[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~223 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~223_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [5]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[5]~222_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[5]~222_combout ),
	.datab(\inst6|k_out [5]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~223 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[5]~224 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~223_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~212_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~223_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[5]~210_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[5]~223_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[5]~210_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[5]~212_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~223_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~224 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[5]~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [4]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst2|r26[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[4] .is_wysiwyg = "true";
defparam \inst2|r26[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r25[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[4] .is_wysiwyg = "true";
defparam \inst2|r25[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[4] .is_wysiwyg = "true";
defparam \inst2|r24[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~225 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~225_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [4])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [4])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~225 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~225 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[4] .is_wysiwyg = "true";
defparam \inst2|r27[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~226 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~226_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~225_combout  & ((\inst2|r27 [4]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~225_combout  & (\inst2|r26 [4])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~225_combout ))))

	.dataa(\inst2|r26 [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~225_combout ),
	.datad(\inst2|r27 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~226 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[4]~input (
	.i(PI0[4]),
	.ibar(gnd),
	.o(\PI0[4]~input_o ));
// synopsys translate_off
defparam \PI0[4]~input .bus_hold = "false";
defparam \PI0[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r17[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[4] .is_wysiwyg = "true";
defparam \inst2|r17[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r18[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[4] .is_wysiwyg = "true";
defparam \inst2|r18[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[4] .is_wysiwyg = "true";
defparam \inst2|r16[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~227 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~227_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [4])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [4])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~227 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~227 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[4] .is_wysiwyg = "true";
defparam \inst2|r19[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~228 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~228_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~227_combout  & ((\inst2|r19 [4]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~227_combout  & (\inst2|r17 [4])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~227_combout ))))

	.dataa(\inst2|r17 [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~227_combout ),
	.datad(\inst2|r19 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~228 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~229 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~229_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[4]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~228_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[4]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[4]~228_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~229 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[4]~input (
	.i(PI1[4]),
	.ibar(gnd),
	.o(\PI1[4]~input_o ));
// synopsys translate_off
defparam \PI1[4]~input .bus_hold = "false";
defparam \PI1[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~230 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~230_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~229_combout  & ((\PI1[4]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~229_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[4]~226_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~229_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[4]~226_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~229_combout ),
	.datad(\PI1[4]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~230 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~230 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[4] .is_wysiwyg = "true";
defparam \inst2|r21[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r22[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[4] .is_wysiwyg = "true";
defparam \inst2|r22[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[4] .is_wysiwyg = "true";
defparam \inst2|r20[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~231 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~231_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [4])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [4])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~231 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[4] .is_wysiwyg = "true";
defparam \inst2|r23[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~232 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~232_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~231_combout  & ((\inst2|r23 [4]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~231_combout  & (\inst2|r21 [4])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~231_combout ))))

	.dataa(\inst2|r21 [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~231_combout ),
	.datad(\inst2|r23 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~232 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[4] .is_wysiwyg = "true";
defparam \inst2|r5[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[4] .is_wysiwyg = "true";
defparam \inst2|r9[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[4] .is_wysiwyg = "true";
defparam \inst2|r1[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~233 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~233_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [4])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [4])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~233 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[4] .is_wysiwyg = "true";
defparam \inst2|r13[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~234 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~234_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~233_combout  & ((\inst2|r13 [4]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~233_combout  & (\inst2|r5 [4])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~233_combout ))))

	.dataa(\inst2|r5 [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~233_combout ),
	.datad(\inst2|r13 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~234 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[4] .is_wysiwyg = "true";
defparam \inst2|r10[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[4] .is_wysiwyg = "true";
defparam \inst2|r6[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[4] .is_wysiwyg = "true";
defparam \inst2|r2[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~235 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~235_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [4])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [4])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~235 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[4] .is_wysiwyg = "true";
defparam \inst2|r14[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~236 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~236_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~235_combout  & ((\inst2|r14 [4]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~235_combout  & (\inst2|r10 [4])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~235_combout ))))

	.dataa(\inst2|r10 [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~235_combout ),
	.datad(\inst2|r14 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~236 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[4] .is_wysiwyg = "true";
defparam \inst2|r8[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[4] .is_wysiwyg = "true";
defparam \inst2|r4[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[4] .is_wysiwyg = "true";
defparam \inst2|r0[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~237 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~237_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [4])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [4])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~237 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~237 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[4] .is_wysiwyg = "true";
defparam \inst2|r12[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~238 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~238_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~237_combout  & ((\inst2|r12 [4]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~237_combout  & (\inst2|r8 [4])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~237_combout ))))

	.dataa(\inst2|r8 [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~237_combout ),
	.datad(\inst2|r12 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~238 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~239 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~239_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[4]~236_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~238_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[4]~236_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[4]~238_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~239 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[4] .is_wysiwyg = "true";
defparam \inst2|r7[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[4] .is_wysiwyg = "true";
defparam \inst2|r11[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[4] .is_wysiwyg = "true";
defparam \inst2|r3[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~240 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~240_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [4])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [4])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [4]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~240 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~240 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[4] .is_wysiwyg = "true";
defparam \inst2|r15[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~241 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~241_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~240_combout  & ((\inst2|r15 [4]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~240_combout  & (\inst2|r7 [4])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~240_combout ))))

	.dataa(\inst2|r7 [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~240_combout ),
	.datad(\inst2|r15 [4]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~241 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~242 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~242_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~239_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~241_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~239_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[4]~234_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~239_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[4]~234_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[4]~239_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[4]~241_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~242 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~242 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[4] .is_wysiwyg = "true";
defparam \inst6|k_out[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~243 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~243_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [4]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[4]~242_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[4]~242_combout ),
	.datab(\inst6|k_out [4]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~243 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[4]~244 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~243_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~232_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[4]~243_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[4]~230_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[4]~243_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[4]~230_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[4]~232_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[4]~243_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~244 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[4]~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [3]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100;
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr7~0 (
// Equation(s):
// \inst1|WideOr7~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [9] & ((\inst|altsyncram_component|auto_generated|q_a [8] & (!\inst|altsyncram_component|auto_generated|q_a [12] & !\inst|altsyncram_component|auto_generated|q_a [13])) # 
// (!\inst|altsyncram_component|auto_generated|q_a [8] & ((\inst|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst1|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr7~0 .lut_mask = 16'h1102;
defparam \inst1|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr7~1 (
// Equation(s):
// \inst1|WideOr7~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & ((\inst|altsyncram_component|auto_generated|q_a [10]) # ((!\inst1|WideOr7~0_combout ) # (!\inst1|WideOr3~0_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst1|WideOr3~0_combout ),
	.datad(\inst1|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr7~1 .lut_mask = 16'h8AAA;
defparam \inst1|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr7~4 (
// Equation(s):
// \inst1|WideOr7~4_combout  = (\inst|altsyncram_component|auto_generated|q_a [12]) # ((!\inst|altsyncram_component|auto_generated|q_a [14] & ((\inst|altsyncram_component|auto_generated|q_a [9]) # (\inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst1|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr7~4 .lut_mask = 16'hAAFE;
defparam \inst1|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr7~5 (
// Equation(s):
// \inst1|WideOr7~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst1|WideOr7~4_combout  & (!\inst|altsyncram_component|auto_generated|q_a [10] & \inst|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|altsyncram_component|auto_generated|q_a [10] & ((\inst1|WideOr7~4_combout ) # (\inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst1|WideOr7~4_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr7~5 .lut_mask = 16'h5840;
defparam \inst1|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr7~2 (
// Equation(s):
// \inst1|WideOr7~2_combout  = (\inst1|WideOr7~1_combout ) # ((\inst1|WideOr7~5_combout  & (!\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst1|WideOr7~1_combout ),
	.datab(\inst1|WideOr7~5_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr7~2 .lut_mask = 16'hAAAE;
defparam \inst1|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr7~3 (
// Equation(s):
// \inst1|WideOr7~3_combout  = (\inst1|WideOr7~2_combout ) # ((\inst|altsyncram_component|auto_generated|q_a [15] & ((\inst|altsyncram_component|auto_generated|q_a [8]) # (!\inst1|WideOr16~0_combout ))))

	.dataa(\inst1|WideOr7~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst1|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr7~3 .lut_mask = 16'hEAEE;
defparam \inst1|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|ALUC[0] (
// Equation(s):
// \inst1|ALUC [0] = (\inst1|WideOr0~5_combout  & (\inst1|WideOr7~3_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|ALUC [0])))

	.dataa(gnd),
	.datab(\inst1|WideOr7~3_combout ),
	.datac(\inst1|ALUC [0]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|ALUC [0]),
	.cout());
// synopsys translate_off
defparam \inst1|ALUC[0] .lut_mask = 16'hCCF0;
defparam \inst1|ALUC[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux9~0 (
// Equation(s):
// \inst5|Mux9~0_combout  = (\inst1|ALUC [2] & ((\inst1|ALUC [0]) # (!\inst1|ALUC [1])))

	.dataa(\inst1|ALUC [2]),
	.datab(\inst1|ALUC [0]),
	.datac(gnd),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~0 .lut_mask = 16'h88AA;
defparam \inst5|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[3]~input (
	.i(PI0[3]),
	.ibar(gnd),
	.o(\PI0[3]~input_o ));
// synopsys translate_off
defparam \PI0[3]~input .bus_hold = "false";
defparam \PI0[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r25[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[3] .is_wysiwyg = "true";
defparam \inst2|r25[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[3] .is_wysiwyg = "true";
defparam \inst2|r26[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[3] .is_wysiwyg = "true";
defparam \inst2|r24[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~245 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~245_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [3])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [3])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~245 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[3] .is_wysiwyg = "true";
defparam \inst2|r27[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~246 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~246_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~245_combout  & ((\inst2|r27 [3]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~245_combout  & (\inst2|r25 [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~245_combout ))))

	.dataa(\inst2|r25 [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~245_combout ),
	.datad(\inst2|r27 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~246 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[3] .is_wysiwyg = "true";
defparam \inst2|r18[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[3] .is_wysiwyg = "true";
defparam \inst2|r17[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[3] .is_wysiwyg = "true";
defparam \inst2|r16[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~247 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~247_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [3])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [3])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~247 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~247 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[3] .is_wysiwyg = "true";
defparam \inst2|r19[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~248 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~248_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~247_combout  & ((\inst2|r19 [3]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~247_combout  & (\inst2|r18 [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~247_combout ))))

	.dataa(\inst2|r18 [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~247_combout ),
	.datad(\inst2|r19 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~248 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~249 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~249_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[3]~246_combout )) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~248_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[3]~246_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[3]~248_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~249 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[3]~input (
	.i(PI1[3]),
	.ibar(gnd),
	.o(\PI1[3]~input_o ));
// synopsys translate_off
defparam \PI1[3]~input .bus_hold = "false";
defparam \PI1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~250 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~250_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~249_combout  & ((\PI1[3]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~249_combout  & (\PI0[3]~input_o )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~249_combout ))))

	.dataa(\PI0[3]~input_o ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~249_combout ),
	.datad(\PI1[3]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~250 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[3] .is_wysiwyg = "true";
defparam \inst2|r22[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[3] .is_wysiwyg = "true";
defparam \inst2|r21[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[3] .is_wysiwyg = "true";
defparam \inst2|r20[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~251 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~251_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [3])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [3])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~251 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[3] .is_wysiwyg = "true";
defparam \inst2|r23[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~252 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~252_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~251_combout  & ((\inst2|r23 [3]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~251_combout  & (\inst2|r22 [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~251_combout ))))

	.dataa(\inst2|r22 [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~251_combout ),
	.datad(\inst2|r23 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~252 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[3] .is_wysiwyg = "true";
defparam \inst2|r10[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[3] .is_wysiwyg = "true";
defparam \inst2|r6[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[3] .is_wysiwyg = "true";
defparam \inst2|r2[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~253 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~253_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [3])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [3])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~253 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[3] .is_wysiwyg = "true";
defparam \inst2|r14[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~254 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~254_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~253_combout  & ((\inst2|r14 [3]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~253_combout  & (\inst2|r10 [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~253_combout ))))

	.dataa(\inst2|r10 [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~253_combout ),
	.datad(\inst2|r14 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~254 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[3] .is_wysiwyg = "true";
defparam \inst2|r5[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[3] .is_wysiwyg = "true";
defparam \inst2|r9[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[3] .is_wysiwyg = "true";
defparam \inst2|r1[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~255 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~255_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [3])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [3])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~255 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[3] .is_wysiwyg = "true";
defparam \inst2|r13[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~256 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~256_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~255_combout  & ((\inst2|r13 [3]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~255_combout  & (\inst2|r5 [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~255_combout ))))

	.dataa(\inst2|r5 [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~255_combout ),
	.datad(\inst2|r13 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~256 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[3] .is_wysiwyg = "true";
defparam \inst2|r8[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[3] .is_wysiwyg = "true";
defparam \inst2|r4[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[3] .is_wysiwyg = "true";
defparam \inst2|r0[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~257 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~257_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [3])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [3])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~257 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[3] .is_wysiwyg = "true";
defparam \inst2|r12[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~258 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~258_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~257_combout  & ((\inst2|r12 [3]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~257_combout  & (\inst2|r8 [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~257_combout ))))

	.dataa(\inst2|r8 [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~257_combout ),
	.datad(\inst2|r12 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~258 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~259 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~259_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[3]~256_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~258_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[3]~256_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[3]~258_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~259 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[3] .is_wysiwyg = "true";
defparam \inst2|r7[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[3] .is_wysiwyg = "true";
defparam \inst2|r11[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[3] .is_wysiwyg = "true";
defparam \inst2|r3[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~260 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~260_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [3])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [3])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [3]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~260 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~260 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[3] .is_wysiwyg = "true";
defparam \inst2|r15[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~261 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~261_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~260_combout  & ((\inst2|r15 [3]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~260_combout  & (\inst2|r7 [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~260_combout ))))

	.dataa(\inst2|r7 [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~260_combout ),
	.datad(\inst2|r15 [3]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~261 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~262 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~262_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~259_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~261_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~259_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[3]~254_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~259_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[3]~254_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~259_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[3]~261_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~262 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[3] .is_wysiwyg = "true";
defparam \inst6|k_out[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~263 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~263_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [3]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[3]~262_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[3]~262_combout ),
	.datab(\inst6|k_out [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~263 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[3]~264 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~263_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~252_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~263_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[3]~250_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~263_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[3]~250_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[3]~252_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[3]~263_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~264 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[3]~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [2]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100;
// synopsys translate_on

dffeas \inst2|r26[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[2] .is_wysiwyg = "true";
defparam \inst2|r26[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r25[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[2] .is_wysiwyg = "true";
defparam \inst2|r25[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[2] .is_wysiwyg = "true";
defparam \inst2|r24[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~265 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~265_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [2])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [2])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~265 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[2] .is_wysiwyg = "true";
defparam \inst2|r27[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~266 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~266_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~265_combout  & ((\inst2|r27 [2]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~265_combout  & (\inst2|r26 [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~265_combout ))))

	.dataa(\inst2|r26 [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~265_combout ),
	.datad(\inst2|r27 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~266 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[2]~input (
	.i(PI0[2]),
	.ibar(gnd),
	.o(\PI0[2]~input_o ));
// synopsys translate_off
defparam \PI0[2]~input .bus_hold = "false";
defparam \PI0[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r17[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[2] .is_wysiwyg = "true";
defparam \inst2|r17[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r18[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[2] .is_wysiwyg = "true";
defparam \inst2|r18[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[2] .is_wysiwyg = "true";
defparam \inst2|r16[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~267 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~267_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [2])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [2])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~267 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~267 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[2] .is_wysiwyg = "true";
defparam \inst2|r19[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~268 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~268_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~267_combout  & ((\inst2|r19 [2]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~267_combout  & (\inst2|r17 [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~267_combout ))))

	.dataa(\inst2|r17 [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~267_combout ),
	.datad(\inst2|r19 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~268 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~269 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~269_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[2]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~268_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[2]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~268_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~269 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[2]~input (
	.i(PI1[2]),
	.ibar(gnd),
	.o(\PI1[2]~input_o ));
// synopsys translate_off
defparam \PI1[2]~input .bus_hold = "false";
defparam \PI1[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~270 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~270_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~269_combout  & ((\PI1[2]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~269_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[2]~266_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~269_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[2]~266_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~269_combout ),
	.datad(\PI1[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~270 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~270 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[2] .is_wysiwyg = "true";
defparam \inst2|r21[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r22[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[2] .is_wysiwyg = "true";
defparam \inst2|r22[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[2] .is_wysiwyg = "true";
defparam \inst2|r20[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~271 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~271_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [2])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [2])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~271 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[2] .is_wysiwyg = "true";
defparam \inst2|r23[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~272 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~272_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~271_combout  & ((\inst2|r23 [2]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~271_combout  & (\inst2|r21 [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~271_combout ))))

	.dataa(\inst2|r21 [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~271_combout ),
	.datad(\inst2|r23 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~272 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[2] .is_wysiwyg = "true";
defparam \inst2|r5[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[2] .is_wysiwyg = "true";
defparam \inst2|r9[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[2] .is_wysiwyg = "true";
defparam \inst2|r1[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~273 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~273_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [2])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [2])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~273 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~273 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[2] .is_wysiwyg = "true";
defparam \inst2|r13[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~274 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~274_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~273_combout  & ((\inst2|r13 [2]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~273_combout  & (\inst2|r5 [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~273_combout ))))

	.dataa(\inst2|r5 [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~273_combout ),
	.datad(\inst2|r13 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~274 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[2] .is_wysiwyg = "true";
defparam \inst2|r10[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[2] .is_wysiwyg = "true";
defparam \inst2|r6[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[2] .is_wysiwyg = "true";
defparam \inst2|r2[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~275 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~275_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [2])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [2])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~275 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[2] .is_wysiwyg = "true";
defparam \inst2|r14[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~276 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~276_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~275_combout  & ((\inst2|r14 [2]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~275_combout  & (\inst2|r10 [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~275_combout ))))

	.dataa(\inst2|r10 [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~275_combout ),
	.datad(\inst2|r14 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~276 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[2] .is_wysiwyg = "true";
defparam \inst2|r8[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[2] .is_wysiwyg = "true";
defparam \inst2|r4[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[2] .is_wysiwyg = "true";
defparam \inst2|r0[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~277 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~277_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [2])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [2])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~277 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~277 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[2] .is_wysiwyg = "true";
defparam \inst2|r12[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~278 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~278_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~277_combout  & ((\inst2|r12 [2]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~277_combout  & (\inst2|r8 [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~277_combout ))))

	.dataa(\inst2|r8 [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~277_combout ),
	.datad(\inst2|r12 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~278 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~279 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~279_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[2]~276_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~278_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[2]~276_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~278_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~279 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[2] .is_wysiwyg = "true";
defparam \inst2|r7[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[2] .is_wysiwyg = "true";
defparam \inst2|r11[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[2] .is_wysiwyg = "true";
defparam \inst2|r3[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~280 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~280_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [2])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [2])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [2]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~280 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~280 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[2] .is_wysiwyg = "true";
defparam \inst2|r15[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~281 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~281_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~280_combout  & ((\inst2|r15 [2]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~280_combout  & (\inst2|r7 [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~280_combout ))))

	.dataa(\inst2|r7 [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~280_combout ),
	.datad(\inst2|r15 [2]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~281 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~282 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~282_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~279_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~281_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~279_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[2]~274_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~279_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[2]~274_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[2]~279_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~281_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~282 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[2] .is_wysiwyg = "true";
defparam \inst6|k_out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~283 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~283_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [2]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[2]~282_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[2]~282_combout ),
	.datab(\inst6|k_out [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~283 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[2]~284 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~283_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~272_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[2]~283_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[2]~270_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[2]~283_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[2]~270_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[2]~272_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[2]~283_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~284 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[2]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [1]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100;
// synopsys translate_on

cycloneive_io_ibuf \PI0[1]~input (
	.i(PI0[1]),
	.ibar(gnd),
	.o(\PI0[1]~input_o ));
// synopsys translate_off
defparam \PI0[1]~input .bus_hold = "false";
defparam \PI0[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r25[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[1] .is_wysiwyg = "true";
defparam \inst2|r25[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[1] .is_wysiwyg = "true";
defparam \inst2|r26[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[1] .is_wysiwyg = "true";
defparam \inst2|r24[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~285 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~285_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [1])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [1])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~285 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[1] .is_wysiwyg = "true";
defparam \inst2|r27[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~286 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~286_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~285_combout  & ((\inst2|r27 [1]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~285_combout  & (\inst2|r25 [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~285_combout ))))

	.dataa(\inst2|r25 [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~285_combout ),
	.datad(\inst2|r27 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~286 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~286 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r18[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[1] .is_wysiwyg = "true";
defparam \inst2|r18[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[1] .is_wysiwyg = "true";
defparam \inst2|r17[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[1] .is_wysiwyg = "true";
defparam \inst2|r16[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~287 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~287_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [1])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [1])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~287 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~287 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[1] .is_wysiwyg = "true";
defparam \inst2|r19[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~288 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~288_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~287_combout  & ((\inst2|r19 [1]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~287_combout  & (\inst2|r18 [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~287_combout ))))

	.dataa(\inst2|r18 [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~287_combout ),
	.datad(\inst2|r19 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~288 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~289 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~289_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[1]~286_combout )) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~288_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[1]~286_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~288_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~289 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[1]~input (
	.i(PI1[1]),
	.ibar(gnd),
	.o(\PI1[1]~input_o ));
// synopsys translate_off
defparam \PI1[1]~input .bus_hold = "false";
defparam \PI1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~290 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~290_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~289_combout  & ((\PI1[1]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~289_combout  & (\PI0[1]~input_o )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~289_combout ))))

	.dataa(\PI0[1]~input_o ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~289_combout ),
	.datad(\PI1[1]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~290 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~290 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[1] .is_wysiwyg = "true";
defparam \inst2|r22[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[1] .is_wysiwyg = "true";
defparam \inst2|r21[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[1] .is_wysiwyg = "true";
defparam \inst2|r20[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~291 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~291_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [1])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [1])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~291 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[1] .is_wysiwyg = "true";
defparam \inst2|r23[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~292 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~292_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~291_combout  & ((\inst2|r23 [1]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~291_combout  & (\inst2|r22 [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~291_combout ))))

	.dataa(\inst2|r22 [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~291_combout ),
	.datad(\inst2|r23 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~292 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[1] .is_wysiwyg = "true";
defparam \inst2|r10[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[1] .is_wysiwyg = "true";
defparam \inst2|r6[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[1] .is_wysiwyg = "true";
defparam \inst2|r2[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~293 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~293_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [1])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [1])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~293 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[1] .is_wysiwyg = "true";
defparam \inst2|r14[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~294 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~294_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~293_combout  & ((\inst2|r14 [1]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~293_combout  & (\inst2|r10 [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~293_combout ))))

	.dataa(\inst2|r10 [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~293_combout ),
	.datad(\inst2|r14 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~294 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[1] .is_wysiwyg = "true";
defparam \inst2|r5[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[1] .is_wysiwyg = "true";
defparam \inst2|r9[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[1] .is_wysiwyg = "true";
defparam \inst2|r1[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~295 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~295_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [1])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [1])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~295 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[1] .is_wysiwyg = "true";
defparam \inst2|r13[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~296 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~296_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~295_combout  & ((\inst2|r13 [1]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~295_combout  & (\inst2|r5 [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~295_combout ))))

	.dataa(\inst2|r5 [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~295_combout ),
	.datad(\inst2|r13 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~296 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[1] .is_wysiwyg = "true";
defparam \inst2|r8[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[1] .is_wysiwyg = "true";
defparam \inst2|r4[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[1] .is_wysiwyg = "true";
defparam \inst2|r0[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~297 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~297_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [1])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [1])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~297 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[1] .is_wysiwyg = "true";
defparam \inst2|r12[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~298 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~298_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~297_combout  & ((\inst2|r12 [1]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~297_combout  & (\inst2|r8 [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~297_combout ))))

	.dataa(\inst2|r8 [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~297_combout ),
	.datad(\inst2|r12 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~298 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~299 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~299_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[1]~296_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~298_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[1]~296_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~298_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~299 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[1] .is_wysiwyg = "true";
defparam \inst2|r7[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[1] .is_wysiwyg = "true";
defparam \inst2|r11[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[1] .is_wysiwyg = "true";
defparam \inst2|r3[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~300 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~300_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [1])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [1])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~300 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[1] .is_wysiwyg = "true";
defparam \inst2|r15[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~301 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~301_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~300_combout  & ((\inst2|r15 [1]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~300_combout  & (\inst2|r7 [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~300_combout ))))

	.dataa(\inst2|r7 [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~300_combout ),
	.datad(\inst2|r15 [1]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~301 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~302 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~302_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~299_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~301_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~299_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[1]~294_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~299_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[1]~294_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[1]~299_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~301_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~302 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[1] .is_wysiwyg = "true";
defparam \inst6|k_out[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~303 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~303_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [1]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[1]~302_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[1]~302_combout ),
	.datab(\inst6|k_out [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~303 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[1]~304 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~303_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~292_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~303_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[1]~290_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[1]~303_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[1]~290_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[1]~292_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~303_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~304 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[1]~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [0]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100;
// synopsys translate_on

cycloneive_lcell_comb \inst1|ALUC~0 (
// Equation(s):
// \inst1|ALUC~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [9] & (!\inst|altsyncram_component|auto_generated|q_a [10] & (\inst|altsyncram_component|auto_generated|q_a [8] $ (\inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst1|ALUC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ALUC~0 .lut_mask = 16'h0102;
defparam \inst1|ALUC~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|ALUC~1 (
// Equation(s):
// \inst1|ALUC~1_combout  = (\inst1|WideOr16~7_combout  & (\inst1|ALUC~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst1|WideOr16~7_combout ),
	.datab(\inst1|ALUC~0_combout ),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|ALUC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ALUC~1 .lut_mask = 16'h0088;
defparam \inst1|ALUC~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|ALUC[3] (
// Equation(s):
// \inst1|ALUC [3] = (\inst1|WideOr0~5_combout  & (\inst1|ALUC~1_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|ALUC [3])))

	.dataa(gnd),
	.datab(\inst1|ALUC~1_combout ),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|ALUC [3]),
	.cout());
// synopsys translate_off
defparam \inst1|ALUC[3] .lut_mask = 16'hCCF0;
defparam \inst1|ALUC[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (\inst1|ALUC [3] & (!\inst1|ALUC [2] & ((\inst1|ALUC [1]) # (\inst1|ALUC [0]))))

	.dataa(\inst1|ALUC [3]),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [0]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'h00A8;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r26[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[0] .is_wysiwyg = "true";
defparam \inst2|r26[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r25[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[0] .is_wysiwyg = "true";
defparam \inst2|r25[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[0] .is_wysiwyg = "true";
defparam \inst2|r24[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~305 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~305_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r25 [0])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r24 [0])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r25 [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r24 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~305_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~305 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~305 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[0] .is_wysiwyg = "true";
defparam \inst2|r27[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~306 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~306_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~305_combout  & ((\inst2|r27 [0]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~305_combout  & (\inst2|r26 [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~305_combout ))))

	.dataa(\inst2|r26 [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~305_combout ),
	.datad(\inst2|r27 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~306_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~306 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[0]~input (
	.i(PI0[0]),
	.ibar(gnd),
	.o(\PI0[0]~input_o ));
// synopsys translate_off
defparam \PI0[0]~input .bus_hold = "false";
defparam \PI0[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r17[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[0] .is_wysiwyg = "true";
defparam \inst2|r17[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r18[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[0] .is_wysiwyg = "true";
defparam \inst2|r18[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[0] .is_wysiwyg = "true";
defparam \inst2|r16[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~307 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~307_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r18 [0])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r16 [0])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r18 [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r16 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~307_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~307 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~307 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[0] .is_wysiwyg = "true";
defparam \inst2|r19[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~308 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~308_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~307_combout  & ((\inst2|r19 [0]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~307_combout  & (\inst2|r17 [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~307_combout ))))

	.dataa(\inst2|r17 [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~307_combout ),
	.datad(\inst2|r19 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~308_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~308 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~309 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~309_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[0]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~308_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[0]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~308_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~309_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~309 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[0]~input (
	.i(PI1[0]),
	.ibar(gnd),
	.o(\PI1[0]~input_o ));
// synopsys translate_off
defparam \PI1[0]~input .bus_hold = "false";
defparam \PI1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~310 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~310_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~309_combout  & ((\PI1[0]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~309_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~306_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~309_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[0]~306_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~309_combout ),
	.datad(\PI1[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~310_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~310 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~310 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r21[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[0] .is_wysiwyg = "true";
defparam \inst2|r21[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r22[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[0] .is_wysiwyg = "true";
defparam \inst2|r22[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[0] .is_wysiwyg = "true";
defparam \inst2|r20[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~311 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~311_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r22 [0])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r20 [0])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r22 [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r20 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~311_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~311 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[0] .is_wysiwyg = "true";
defparam \inst2|r23[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~312 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~312_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~311_combout  & ((\inst2|r23 [0]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~311_combout  & (\inst2|r21 [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~311_combout ))))

	.dataa(\inst2|r21 [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~311_combout ),
	.datad(\inst2|r23 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~312_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~312 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[0] .is_wysiwyg = "true";
defparam \inst2|r5[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[0] .is_wysiwyg = "true";
defparam \inst2|r9[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[0] .is_wysiwyg = "true";
defparam \inst2|r1[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~313 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~313_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [0])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [0])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~313_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~313 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~313 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[0] .is_wysiwyg = "true";
defparam \inst2|r13[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~314 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~314_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~313_combout  & ((\inst2|r13 [0]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~313_combout  & (\inst2|r5 [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~313_combout ))))

	.dataa(\inst2|r5 [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~313_combout ),
	.datad(\inst2|r13 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~314_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~314 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[0] .is_wysiwyg = "true";
defparam \inst2|r10[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[0] .is_wysiwyg = "true";
defparam \inst2|r6[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[0] .is_wysiwyg = "true";
defparam \inst2|r2[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~315 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~315_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [0])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [0])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~315_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~315 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[0] .is_wysiwyg = "true";
defparam \inst2|r14[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~316 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~316_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~315_combout  & ((\inst2|r14 [0]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~315_combout  & (\inst2|r10 [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~315_combout ))))

	.dataa(\inst2|r10 [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~315_combout ),
	.datad(\inst2|r14 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~316_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~316 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~316 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[0] .is_wysiwyg = "true";
defparam \inst2|r8[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[0] .is_wysiwyg = "true";
defparam \inst2|r4[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r0[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[0] .is_wysiwyg = "true";
defparam \inst2|r0[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~317 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~317_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [0])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [0])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~317_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~317 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~317 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[0] .is_wysiwyg = "true";
defparam \inst2|r12[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~318 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~318_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~317_combout  & ((\inst2|r12 [0]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~317_combout  & (\inst2|r8 [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~317_combout ))))

	.dataa(\inst2|r8 [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~317_combout ),
	.datad(\inst2|r12 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~318_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~318 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~319 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~319_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~316_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~318_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[0]~316_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~318_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~319_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~319 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[0] .is_wysiwyg = "true";
defparam \inst2|r7[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[0] .is_wysiwyg = "true";
defparam \inst2|r11[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[0] .is_wysiwyg = "true";
defparam \inst2|r3[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~320 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~320_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [0])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [0])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~320_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~320 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~320 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[0] .is_wysiwyg = "true";
defparam \inst2|r15[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~321 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~321_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~320_combout  & ((\inst2|r15 [0]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~320_combout  & (\inst2|r7 [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~320_combout ))))

	.dataa(\inst2|r7 [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~320_combout ),
	.datad(\inst2|r15 [0]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~321_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~321 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~322 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~322_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~319_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~321_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~319_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~314_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~319_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[0]~314_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[0]~319_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~321_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~322_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~322 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[0] .is_wysiwyg = "true";
defparam \inst6|k_out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~323 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~323_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [0]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[0]~322_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[0]~322_combout ),
	.datab(\inst6|k_out [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~323_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~323 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[0]~324 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~323_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[0]~312_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[0]~323_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~310_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[0]~323_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[0]~310_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[0]~312_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[0]~323_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~324 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[0]~324 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~0 (
// Equation(s):
// \inst5|Add0~0_combout  = (\inst2|block3|Mux31~0_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout  $ (VCC))) # (!\inst2|block3|Mux31~0_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout  & VCC))
// \inst5|Add0~1  = CARRY((\inst2|block3|Mux31~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ))

	.dataa(\inst2|block3|Mux31~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|Add0~0_combout ),
	.cout(\inst5|Add0~1 ));
// synopsys translate_off
defparam \inst5|Add0~0 .lut_mask = 16'h6688;
defparam \inst5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux2~1 (
// Equation(s):
// \inst5|Mux2~1_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux31~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ),
	.datac(\inst2|block3|Mux31~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~1 .lut_mask = 16'h1BE4;
defparam \inst5|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux2~2 (
// Equation(s):
// \inst5|Mux2~2_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~0_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux2~1_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~0_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~2 .lut_mask = 16'hE5E0;
defparam \inst5|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux2~3 (
// Equation(s):
// \inst5|Mux2~3_combout  = (\inst5|Mux2~2_combout  & (((\inst2|block3|Mux31~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux2~2_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux31~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ))))

	.dataa(\inst2|block3|Mux31~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[0]~324_combout ),
	.datac(\inst5|Mux2~2_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~3 .lut_mask = 16'h8EF0;
defparam \inst5|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux2~4 (
// Equation(s):
// \inst5|Mux2~4_combout  = (\inst5|Mux2~0_combout ) # ((\inst5|Mux2~3_combout  & !\inst1|ALUC [3]))

	.dataa(\inst5|Mux2~0_combout ),
	.datab(\inst5|Mux2~3_combout ),
	.datac(gnd),
	.datad(\inst1|ALUC [3]),
	.cin(gnd),
	.combout(\inst5|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~4 .lut_mask = 16'hAAEE;
defparam \inst5|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux18~0 (
// Equation(s):
// \inst5|Mux18~0_combout  = (\inst1|ALUC [3] & ((\inst1|ALUC [0] & (\inst1|ALUC [1] & !\inst1|ALUC [2])) # (!\inst1|ALUC [0] & (!\inst1|ALUC [1] & \inst1|ALUC [2]))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [2]),
	.datad(\inst1|ALUC [3]),
	.cin(gnd),
	.combout(\inst5|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux18~0 .lut_mask = 16'h1800;
defparam \inst5|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[0] (
// Equation(s):
// \inst5|z [0] = (\inst5|Mux18~0_combout  & ((\inst5|z [0]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux2~4_combout ),
	.datac(\inst5|z [0]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [0]),
	.cout());
// synopsys translate_off
defparam \inst5|z[0] .lut_mask = 16'hF0CC;
defparam \inst5|z[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~15 (
// Equation(s):
// \inst2|Working_register~15_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [0])) # (!\inst1|MR~combout  & ((\inst5|z [0])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst5|z [0]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~15 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~26 (
// Equation(s):
// \inst2|Decoder0~26_combout  = (\inst1|Sel_C [1] & (!\inst1|Sel_C [4] & (!\inst1|Sel_C [3] & !\inst1|Sel_C [0])))

	.dataa(\inst1|Sel_C [1]),
	.datab(\inst1|Sel_C [4]),
	.datac(\inst1|Sel_C [3]),
	.datad(\inst1|Sel_C [0]),
	.cin(gnd),
	.combout(\inst2|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~26 .lut_mask = 16'h0002;
defparam \inst2|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Decoder0~27 (
// Equation(s):
// \inst2|Decoder0~27_combout  = (\inst1|Sel_C [5] & (\inst2|Decoder0~26_combout  & !\inst1|Sel_C [2]))

	.dataa(\inst1|Sel_C [5]),
	.datab(\inst2|Decoder0~26_combout ),
	.datac(gnd),
	.datad(\inst1|Sel_C [2]),
	.cin(gnd),
	.combout(\inst2|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~27 .lut_mask = 16'h0088;
defparam \inst2|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~15_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[0] .is_wysiwyg = "true";
defparam \inst2|Working_register[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux31~0 (
// Equation(s):
// \inst2|block3|Mux31~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [0])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [0])))

	.dataa(\inst2|Working_register [0]),
	.datab(\inst2|r0 [0]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux31~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~2 (
// Equation(s):
// \inst5|Add0~2_combout  = (\inst2|block3|Mux30~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout  & (\inst5|Add0~1  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout  & (!\inst5|Add0~1 )))) # 
// (!\inst2|block3|Mux30~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout  & (!\inst5|Add0~1 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout  & ((\inst5|Add0~1 ) # (GND)))))
// \inst5|Add0~3  = CARRY((\inst2|block3|Mux30~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout  & !\inst5|Add0~1 )) # (!\inst2|block3|Mux30~0_combout  & ((!\inst5|Add0~1 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ))))

	.dataa(\inst2|block3|Mux30~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~1 ),
	.combout(\inst5|Add0~2_combout ),
	.cout(\inst5|Add0~3 ));
// synopsys translate_off
defparam \inst5|Add0~2 .lut_mask = 16'h9617;
defparam \inst5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~31 (
// Equation(s):
// \inst5|z~31_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ) # ((\inst1|Sel_B [5] & (\inst2|Working_register [1])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [1]))))

	.dataa(\inst2|Working_register [1]),
	.datab(\inst2|r0 [1]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ),
	.cin(gnd),
	.combout(\inst5|z~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~31 .lut_mask = 16'hFFAC;
defparam \inst5|z~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux3~0 (
// Equation(s):
// \inst5|Mux3~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux30~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ),
	.datac(\inst2|block3|Mux30~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux3~1 (
// Equation(s):
// \inst5|Mux3~1_combout  = (\inst5|Mux9~0_combout  & (((\inst5|Mux9~1_combout )))) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux9~1_combout  & (\inst5|z~31_combout )) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux3~0_combout )))))

	.dataa(\inst5|Mux9~0_combout ),
	.datab(\inst5|z~31_combout ),
	.datac(\inst5|Mux9~1_combout ),
	.datad(\inst5|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~32 (
// Equation(s):
// \inst5|z~32_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout  & ((\inst1|Sel_B [5] & (\inst2|Working_register [1])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [1])))))

	.dataa(\inst2|Working_register [1]),
	.datab(\inst2|r0 [1]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[1]~304_combout ),
	.cin(gnd),
	.combout(\inst5|z~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~32 .lut_mask = 16'hAC00;
defparam \inst5|z~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux3~2 (
// Equation(s):
// \inst5|Mux3~2_combout  = (\inst5|Mux9~0_combout  & ((\inst5|Mux3~1_combout  & ((\inst5|z~32_combout ))) # (!\inst5|Mux3~1_combout  & (\inst5|Add0~2_combout )))) # (!\inst5|Mux9~0_combout  & (((\inst5|Mux3~1_combout ))))

	.dataa(\inst5|Add0~2_combout ),
	.datab(\inst5|Mux9~0_combout ),
	.datac(\inst5|Mux3~1_combout ),
	.datad(\inst5|z~32_combout ),
	.cin(gnd),
	.combout(\inst5|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~2 .lut_mask = 16'hF838;
defparam \inst5|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux3~3 (
// Equation(s):
// \inst5|Mux3~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux3~2_combout ))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[1] (
// Equation(s):
// \inst5|z [1] = (\inst5|Mux18~0_combout  & ((\inst5|z [1]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux3~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux3~3_combout ),
	.datac(\inst5|z [1]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [1]),
	.cout());
// synopsys translate_off
defparam \inst5|z[1] .lut_mask = 16'hF0CC;
defparam \inst5|z[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~14 (
// Equation(s):
// \inst2|Working_register~14_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [1])) # (!\inst1|MR~combout  & ((\inst5|z [1])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst5|z [1]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~14 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~14_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[1] .is_wysiwyg = "true";
defparam \inst2|Working_register[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux30~0 (
// Equation(s):
// \inst2|block3|Mux30~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [1])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [1])))

	.dataa(\inst2|Working_register [1]),
	.datab(\inst2|r0 [1]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux30~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~4 (
// Equation(s):
// \inst5|Add0~4_combout  = ((\inst2|block3|Mux29~0_combout  $ (\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout  $ (!\inst5|Add0~3 )))) # (GND)
// \inst5|Add0~5  = CARRY((\inst2|block3|Mux29~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ) # (!\inst5|Add0~3 ))) # (!\inst2|block3|Mux29~0_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout  
// & !\inst5|Add0~3 )))

	.dataa(\inst2|block3|Mux29~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~3 ),
	.combout(\inst5|Add0~4_combout ),
	.cout(\inst5|Add0~5 ));
// synopsys translate_off
defparam \inst5|Add0~4 .lut_mask = 16'h698E;
defparam \inst5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux4~0 (
// Equation(s):
// \inst5|Mux4~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux29~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ),
	.datac(\inst2|block3|Mux29~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux4~1 (
// Equation(s):
// \inst5|Mux4~1_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~4_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux4~0_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~4_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux4~2 (
// Equation(s):
// \inst5|Mux4~2_combout  = (\inst5|Mux4~1_combout  & (((\inst2|block3|Mux29~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux4~1_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux29~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ))))

	.dataa(\inst2|block3|Mux29~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[2]~284_combout ),
	.datac(\inst5|Mux4~1_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~2 .lut_mask = 16'h8EF0;
defparam \inst5|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux4~3 (
// Equation(s):
// \inst5|Mux4~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux4~2_combout ))

	.dataa(\inst5|Mux4~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[2] (
// Equation(s):
// \inst5|z [2] = (\inst5|Mux18~0_combout  & ((\inst5|z [2]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux4~3_combout ),
	.datac(\inst5|z [2]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [2]),
	.cout());
// synopsys translate_off
defparam \inst5|z[2] .lut_mask = 16'hF0CC;
defparam \inst5|z[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~13 (
// Equation(s):
// \inst2|Working_register~13_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [2])) # (!\inst1|MR~combout  & ((\inst5|z [2])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst5|z [2]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~13 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[2] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~13_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[2] .is_wysiwyg = "true";
defparam \inst2|Working_register[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux29~0 (
// Equation(s):
// \inst2|block3|Mux29~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [2])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [2])))

	.dataa(\inst2|Working_register [2]),
	.datab(\inst2|r0 [2]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux29~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~6 (
// Equation(s):
// \inst5|Add0~6_combout  = (\inst2|block3|Mux28~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout  & (\inst5|Add0~5  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout  & (!\inst5|Add0~5 )))) # 
// (!\inst2|block3|Mux28~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout  & (!\inst5|Add0~5 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout  & ((\inst5|Add0~5 ) # (GND)))))
// \inst5|Add0~7  = CARRY((\inst2|block3|Mux28~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout  & !\inst5|Add0~5 )) # (!\inst2|block3|Mux28~0_combout  & ((!\inst5|Add0~5 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ))))

	.dataa(\inst2|block3|Mux28~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~5 ),
	.combout(\inst5|Add0~6_combout ),
	.cout(\inst5|Add0~7 ));
// synopsys translate_off
defparam \inst5|Add0~6 .lut_mask = 16'h9617;
defparam \inst5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux5~6 (
// Equation(s):
// \inst5|Mux5~6_combout  = (\inst5|Mux9~1_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout  & \inst2|block3|Mux28~0_combout )))) # (!\inst5|Mux9~1_combout  & (\inst5|Add0~6_combout ))

	.dataa(\inst5|Add0~6_combout ),
	.datab(\inst5|Mux9~1_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ),
	.datad(\inst2|block3|Mux28~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~6 .lut_mask = 16'hE222;
defparam \inst5|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux5~10 (
// Equation(s):
// \inst5|Mux5~10_combout  = (\inst1|ALUC [1] & ((\inst1|ALUC [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ) # (\inst2|block3|Mux28~0_combout ))) # (!\inst1|ALUC [2] & ((!\inst2|block3|Mux28~0_combout ))))) # (!\inst1|ALUC [1] & 
// (((\inst2|block3|Mux28~0_combout ))))

	.dataa(\inst1|ALUC [1]),
	.datab(\inst1|ALUC [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ),
	.datad(\inst2|block3|Mux28~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~10 .lut_mask = 16'hDDA2;
defparam \inst5|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux5~11 (
// Equation(s):
// \inst5|Mux5~11_combout  = (\inst1|ALUC [1] & ((\inst1|ALUC [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ) # (\inst2|block3|Mux28~0_combout ))) # (!\inst1|ALUC [2] & 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout )))) # (!\inst1|ALUC [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ))))

	.dataa(\inst1|ALUC [1]),
	.datab(\inst1|ALUC [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[3]~264_combout ),
	.datad(\inst2|block3|Mux28~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~11 .lut_mask = 16'hDAD2;
defparam \inst5|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux5~7 (
// Equation(s):
// \inst5|Mux5~7_combout  = (\inst1|ALUC [0] & (\inst5|Mux5~10_combout )) # (!\inst1|ALUC [0] & ((\inst5|Mux5~11_combout )))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst5|Mux5~10_combout ),
	.datac(\inst5|Mux5~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~7 .lut_mask = 16'hD8D8;
defparam \inst5|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux5~8 (
// Equation(s):
// \inst5|Mux5~8_combout  = (\inst5|Mux9~0_combout  & (\inst5|Mux5~6_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux5~7_combout )))

	.dataa(\inst5|Mux9~0_combout ),
	.datab(\inst5|Mux5~6_combout ),
	.datac(\inst5|Mux5~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~8 .lut_mask = 16'hD8D8;
defparam \inst5|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux5~9 (
// Equation(s):
// \inst5|Mux5~9_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux5~8_combout ))

	.dataa(\inst5|Mux5~8_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~9 .lut_mask = 16'h0ACA;
defparam \inst5|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[3] (
// Equation(s):
// \inst5|z [3] = (\inst5|Mux18~0_combout  & ((\inst5|z [3]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux5~9_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux5~9_combout ),
	.datac(\inst5|z [3]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [3]),
	.cout());
// synopsys translate_off
defparam \inst5|z[3] .lut_mask = 16'hF0CC;
defparam \inst5|z[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~12 (
// Equation(s):
// \inst2|Working_register~12_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [3])) # (!\inst1|MR~combout  & ((\inst5|z [3])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst5|z [3]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~12 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[3] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~12_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[3] .is_wysiwyg = "true";
defparam \inst2|Working_register[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux28~0 (
// Equation(s):
// \inst2|block3|Mux28~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [3])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [3])))

	.dataa(\inst2|Working_register [3]),
	.datab(\inst2|r0 [3]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux28~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~8 (
// Equation(s):
// \inst5|Add0~8_combout  = ((\inst2|block3|Mux27~0_combout  $ (\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout  $ (!\inst5|Add0~7 )))) # (GND)
// \inst5|Add0~9  = CARRY((\inst2|block3|Mux27~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ) # (!\inst5|Add0~7 ))) # (!\inst2|block3|Mux27~0_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout  
// & !\inst5|Add0~7 )))

	.dataa(\inst2|block3|Mux27~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~7 ),
	.combout(\inst5|Add0~8_combout ),
	.cout(\inst5|Add0~9 ));
// synopsys translate_off
defparam \inst5|Add0~8 .lut_mask = 16'h698E;
defparam \inst5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux6~0 (
// Equation(s):
// \inst5|Mux6~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux27~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ),
	.datac(\inst2|block3|Mux27~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux6~1 (
// Equation(s):
// \inst5|Mux6~1_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~8_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux6~0_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~8_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux6~2 (
// Equation(s):
// \inst5|Mux6~2_combout  = (\inst5|Mux6~1_combout  & (((\inst2|block3|Mux27~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux6~1_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux27~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ))))

	.dataa(\inst2|block3|Mux27~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[4]~244_combout ),
	.datac(\inst5|Mux6~1_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~2 .lut_mask = 16'h8EF0;
defparam \inst5|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux6~3 (
// Equation(s):
// \inst5|Mux6~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux6~2_combout ))

	.dataa(\inst5|Mux6~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[4] (
// Equation(s):
// \inst5|z [4] = (\inst5|Mux18~0_combout  & ((\inst5|z [4]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux6~3_combout ),
	.datac(\inst5|z [4]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [4]),
	.cout());
// synopsys translate_off
defparam \inst5|z[4] .lut_mask = 16'hF0CC;
defparam \inst5|z[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~11 (
// Equation(s):
// \inst2|Working_register~11_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [4])) # (!\inst1|MR~combout  & ((\inst5|z [4])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst5|z [4]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~11 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[4] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~11_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[4] .is_wysiwyg = "true";
defparam \inst2|Working_register[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux27~0 (
// Equation(s):
// \inst2|block3|Mux27~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [4])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [4])))

	.dataa(\inst2|Working_register [4]),
	.datab(\inst2|r0 [4]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux27~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~10 (
// Equation(s):
// \inst5|Add0~10_combout  = (\inst2|block3|Mux26~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout  & (\inst5|Add0~9  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout  & (!\inst5|Add0~9 )))) # 
// (!\inst2|block3|Mux26~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout  & (!\inst5|Add0~9 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout  & ((\inst5|Add0~9 ) # (GND)))))
// \inst5|Add0~11  = CARRY((\inst2|block3|Mux26~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout  & !\inst5|Add0~9 )) # (!\inst2|block3|Mux26~0_combout  & ((!\inst5|Add0~9 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ))))

	.dataa(\inst2|block3|Mux26~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~9 ),
	.combout(\inst5|Add0~10_combout ),
	.cout(\inst5|Add0~11 ));
// synopsys translate_off
defparam \inst5|Add0~10 .lut_mask = 16'h9617;
defparam \inst5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~29 (
// Equation(s):
// \inst5|z~29_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ) # ((\inst1|Sel_B [5] & (\inst2|Working_register [5])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [5]))))

	.dataa(\inst2|Working_register [5]),
	.datab(\inst2|r0 [5]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ),
	.cin(gnd),
	.combout(\inst5|z~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~29 .lut_mask = 16'hFFAC;
defparam \inst5|z~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux7~0 (
// Equation(s):
// \inst5|Mux7~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux26~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ),
	.datac(\inst2|block3|Mux26~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux7~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux7~1 (
// Equation(s):
// \inst5|Mux7~1_combout  = (\inst5|Mux9~0_combout  & (((\inst5|Mux9~1_combout )))) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux9~1_combout  & (\inst5|z~29_combout )) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux7~0_combout )))))

	.dataa(\inst5|Mux9~0_combout ),
	.datab(\inst5|z~29_combout ),
	.datac(\inst5|Mux9~1_combout ),
	.datad(\inst5|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux7~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~30 (
// Equation(s):
// \inst5|z~30_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout  & ((\inst1|Sel_B [5] & (\inst2|Working_register [5])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [5])))))

	.dataa(\inst2|Working_register [5]),
	.datab(\inst2|r0 [5]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[5]~224_combout ),
	.cin(gnd),
	.combout(\inst5|z~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~30 .lut_mask = 16'hAC00;
defparam \inst5|z~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux7~2 (
// Equation(s):
// \inst5|Mux7~2_combout  = (\inst5|Mux9~0_combout  & ((\inst5|Mux7~1_combout  & ((\inst5|z~30_combout ))) # (!\inst5|Mux7~1_combout  & (\inst5|Add0~10_combout )))) # (!\inst5|Mux9~0_combout  & (((\inst5|Mux7~1_combout ))))

	.dataa(\inst5|Add0~10_combout ),
	.datab(\inst5|Mux9~0_combout ),
	.datac(\inst5|Mux7~1_combout ),
	.datad(\inst5|z~30_combout ),
	.cin(gnd),
	.combout(\inst5|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux7~2 .lut_mask = 16'hF838;
defparam \inst5|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux7~3 (
// Equation(s):
// \inst5|Mux7~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux7~2_combout ))

	.dataa(\inst5|Mux7~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux7~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[5] (
// Equation(s):
// \inst5|z [5] = (\inst5|Mux18~0_combout  & ((\inst5|z [5]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux7~3_combout ),
	.datac(\inst5|z [5]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [5]),
	.cout());
// synopsys translate_off
defparam \inst5|z[5] .lut_mask = 16'hF0CC;
defparam \inst5|z[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~10 (
// Equation(s):
// \inst2|Working_register~10_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [5])) # (!\inst1|MR~combout  & ((\inst5|z [5])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst5|z [5]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~10 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[5] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~10_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[5] .is_wysiwyg = "true";
defparam \inst2|Working_register[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux26~0 (
// Equation(s):
// \inst2|block3|Mux26~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [5])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [5])))

	.dataa(\inst2|Working_register [5]),
	.datab(\inst2|r0 [5]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux26~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~12 (
// Equation(s):
// \inst5|Add0~12_combout  = ((\inst2|block3|Mux25~0_combout  $ (\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout  $ (!\inst5|Add0~11 )))) # (GND)
// \inst5|Add0~13  = CARRY((\inst2|block3|Mux25~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ) # (!\inst5|Add0~11 ))) # (!\inst2|block3|Mux25~0_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout  & !\inst5|Add0~11 )))

	.dataa(\inst2|block3|Mux25~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~11 ),
	.combout(\inst5|Add0~12_combout ),
	.cout(\inst5|Add0~13 ));
// synopsys translate_off
defparam \inst5|Add0~12 .lut_mask = 16'h698E;
defparam \inst5|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux8~0 (
// Equation(s):
// \inst5|Mux8~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux25~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ),
	.datac(\inst2|block3|Mux25~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux8~1 (
// Equation(s):
// \inst5|Mux8~1_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~12_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux8~0_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~12_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux8~2 (
// Equation(s):
// \inst5|Mux8~2_combout  = (\inst5|Mux8~1_combout  & (((\inst2|block3|Mux25~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux8~1_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux25~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ))))

	.dataa(\inst2|block3|Mux25~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[6]~204_combout ),
	.datac(\inst5|Mux8~1_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~2 .lut_mask = 16'h8EF0;
defparam \inst5|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux8~3 (
// Equation(s):
// \inst5|Mux8~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux8~2_combout ))

	.dataa(\inst5|Mux8~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[6] (
// Equation(s):
// \inst5|z [6] = (\inst5|Mux18~0_combout  & ((\inst5|z [6]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux8~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux8~3_combout ),
	.datac(\inst5|z [6]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [6]),
	.cout());
// synopsys translate_off
defparam \inst5|z[6] .lut_mask = 16'hF0CC;
defparam \inst5|z[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~9 (
// Equation(s):
// \inst2|Working_register~9_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [6])) # (!\inst1|MR~combout  & ((\inst5|z [6])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst5|z [6]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~9 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[6] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~9_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[6] .is_wysiwyg = "true";
defparam \inst2|Working_register[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux25~0 (
// Equation(s):
// \inst2|block3|Mux25~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [6])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [6])))

	.dataa(\inst2|Working_register [6]),
	.datab(\inst2|r0 [6]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux25~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~14 (
// Equation(s):
// \inst5|Add0~14_combout  = (\inst2|block3|Mux24~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout  & (\inst5|Add0~13  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout  & (!\inst5|Add0~13 )))) # 
// (!\inst2|block3|Mux24~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout  & (!\inst5|Add0~13 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout  & ((\inst5|Add0~13 ) # (GND)))))
// \inst5|Add0~15  = CARRY((\inst2|block3|Mux24~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout  & !\inst5|Add0~13 )) # (!\inst2|block3|Mux24~0_combout  & ((!\inst5|Add0~13 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ))))

	.dataa(\inst2|block3|Mux24~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~13 ),
	.combout(\inst5|Add0~14_combout ),
	.cout(\inst5|Add0~15 ));
// synopsys translate_off
defparam \inst5|Add0~14 .lut_mask = 16'h9617;
defparam \inst5|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~27 (
// Equation(s):
// \inst5|z~27_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ) # ((\inst1|Sel_B [5] & (\inst2|Working_register [7])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [7]))))

	.dataa(\inst2|Working_register [7]),
	.datab(\inst2|r0 [7]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ),
	.cin(gnd),
	.combout(\inst5|z~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~27 .lut_mask = 16'hFFAC;
defparam \inst5|z~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux9~2 (
// Equation(s):
// \inst5|Mux9~2_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux24~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ),
	.datac(\inst2|block3|Mux24~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~2 .lut_mask = 16'h1BE4;
defparam \inst5|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux9~3 (
// Equation(s):
// \inst5|Mux9~3_combout  = (\inst5|Mux9~0_combout  & (((\inst5|Mux9~1_combout )))) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux9~1_combout  & (\inst5|z~27_combout )) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~2_combout )))))

	.dataa(\inst5|Mux9~0_combout ),
	.datab(\inst5|z~27_combout ),
	.datac(\inst5|Mux9~1_combout ),
	.datad(\inst5|Mux9~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~3 .lut_mask = 16'hE5E0;
defparam \inst5|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~28 (
// Equation(s):
// \inst5|z~28_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout  & ((\inst1|Sel_B [5] & (\inst2|Working_register [7])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [7])))))

	.dataa(\inst2|Working_register [7]),
	.datab(\inst2|r0 [7]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[7]~184_combout ),
	.cin(gnd),
	.combout(\inst5|z~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~28 .lut_mask = 16'hAC00;
defparam \inst5|z~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux9~4 (
// Equation(s):
// \inst5|Mux9~4_combout  = (\inst5|Mux9~0_combout  & ((\inst5|Mux9~3_combout  & ((\inst5|z~28_combout ))) # (!\inst5|Mux9~3_combout  & (\inst5|Add0~14_combout )))) # (!\inst5|Mux9~0_combout  & (((\inst5|Mux9~3_combout ))))

	.dataa(\inst5|Add0~14_combout ),
	.datab(\inst5|Mux9~0_combout ),
	.datac(\inst5|Mux9~3_combout ),
	.datad(\inst5|z~28_combout ),
	.cin(gnd),
	.combout(\inst5|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~4 .lut_mask = 16'hF838;
defparam \inst5|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux9~5 (
// Equation(s):
// \inst5|Mux9~5_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux9~4_combout ))

	.dataa(\inst5|Mux9~4_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~5 .lut_mask = 16'h0ACA;
defparam \inst5|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[7] (
// Equation(s):
// \inst5|z [7] = (\inst5|Mux18~0_combout  & ((\inst5|z [7]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux9~5_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux9~5_combout ),
	.datac(\inst5|z [7]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [7]),
	.cout());
// synopsys translate_off
defparam \inst5|z[7] .lut_mask = 16'hF0CC;
defparam \inst5|z[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~8 (
// Equation(s):
// \inst2|Working_register~8_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [7])) # (!\inst1|MR~combout  & ((\inst5|z [7])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst5|z [7]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~8 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[7] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~8_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[7] .is_wysiwyg = "true";
defparam \inst2|Working_register[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux24~0 (
// Equation(s):
// \inst2|block3|Mux24~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [7])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [7])))

	.dataa(\inst2|Working_register [7]),
	.datab(\inst2|r0 [7]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux24~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~16 (
// Equation(s):
// \inst5|Add0~16_combout  = ((\inst2|block3|Mux23~0_combout  $ (\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout  $ (!\inst5|Add0~15 )))) # (GND)
// \inst5|Add0~17  = CARRY((\inst2|block3|Mux23~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ) # (!\inst5|Add0~15 ))) # (!\inst2|block3|Mux23~0_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout  & !\inst5|Add0~15 )))

	.dataa(\inst2|block3|Mux23~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~15 ),
	.combout(\inst5|Add0~16_combout ),
	.cout(\inst5|Add0~17 ));
// synopsys translate_off
defparam \inst5|Add0~16 .lut_mask = 16'h698E;
defparam \inst5|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux10~0 (
// Equation(s):
// \inst5|Mux10~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux23~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ),
	.datac(\inst2|block3|Mux23~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux10~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux10~1 (
// Equation(s):
// \inst5|Mux10~1_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~16_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux10~0_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~16_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux10~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux10~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux10~2 (
// Equation(s):
// \inst5|Mux10~2_combout  = (\inst5|Mux10~1_combout  & (((\inst2|block3|Mux23~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux10~1_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux23~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ))))

	.dataa(\inst2|block3|Mux23~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[8]~164_combout ),
	.datac(\inst5|Mux10~1_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux10~2 .lut_mask = 16'h8EF0;
defparam \inst5|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux10~3 (
// Equation(s):
// \inst5|Mux10~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux10~2_combout ))

	.dataa(\inst5|Mux10~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux10~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[8] (
// Equation(s):
// \inst5|z [8] = (\inst5|Mux18~0_combout  & ((\inst5|z [8]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux10~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux10~3_combout ),
	.datac(\inst5|z [8]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [8]),
	.cout());
// synopsys translate_off
defparam \inst5|z[8] .lut_mask = 16'hF0CC;
defparam \inst5|z[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~7 (
// Equation(s):
// \inst2|Working_register~7_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [8])) # (!\inst1|MR~combout  & ((\inst5|z [8])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst5|z [8]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~7 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[8] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~7_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[8] .is_wysiwyg = "true";
defparam \inst2|Working_register[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux23~0 (
// Equation(s):
// \inst2|block3|Mux23~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [8])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [8])))

	.dataa(\inst2|Working_register [8]),
	.datab(\inst2|r0 [8]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux23~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~18 (
// Equation(s):
// \inst5|Add0~18_combout  = (\inst2|block3|Mux22~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout  & (\inst5|Add0~17  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout  & (!\inst5|Add0~17 )))) # 
// (!\inst2|block3|Mux22~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout  & (!\inst5|Add0~17 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout  & ((\inst5|Add0~17 ) # (GND)))))
// \inst5|Add0~19  = CARRY((\inst2|block3|Mux22~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout  & !\inst5|Add0~17 )) # (!\inst2|block3|Mux22~0_combout  & ((!\inst5|Add0~17 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ))))

	.dataa(\inst2|block3|Mux22~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~17 ),
	.combout(\inst5|Add0~18_combout ),
	.cout(\inst5|Add0~19 ));
// synopsys translate_off
defparam \inst5|Add0~18 .lut_mask = 16'h9617;
defparam \inst5|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~25 (
// Equation(s):
// \inst5|z~25_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ) # ((\inst1|Sel_B [5] & (\inst2|Working_register [9])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [9]))))

	.dataa(\inst2|Working_register [9]),
	.datab(\inst2|r0 [9]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ),
	.cin(gnd),
	.combout(\inst5|z~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~25 .lut_mask = 16'hFFAC;
defparam \inst5|z~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux11~0 (
// Equation(s):
// \inst5|Mux11~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux22~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ),
	.datac(\inst2|block3|Mux22~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux11~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux11~1 (
// Equation(s):
// \inst5|Mux11~1_combout  = (\inst5|Mux9~0_combout  & (((\inst5|Mux9~1_combout )))) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux9~1_combout  & (\inst5|z~25_combout )) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux11~0_combout )))))

	.dataa(\inst5|Mux9~0_combout ),
	.datab(\inst5|z~25_combout ),
	.datac(\inst5|Mux9~1_combout ),
	.datad(\inst5|Mux11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux11~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~26 (
// Equation(s):
// \inst5|z~26_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout  & ((\inst1|Sel_B [5] & (\inst2|Working_register [9])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [9])))))

	.dataa(\inst2|Working_register [9]),
	.datab(\inst2|r0 [9]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[9]~144_combout ),
	.cin(gnd),
	.combout(\inst5|z~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~26 .lut_mask = 16'hAC00;
defparam \inst5|z~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux11~2 (
// Equation(s):
// \inst5|Mux11~2_combout  = (\inst5|Mux9~0_combout  & ((\inst5|Mux11~1_combout  & ((\inst5|z~26_combout ))) # (!\inst5|Mux11~1_combout  & (\inst5|Add0~18_combout )))) # (!\inst5|Mux9~0_combout  & (((\inst5|Mux11~1_combout ))))

	.dataa(\inst5|Add0~18_combout ),
	.datab(\inst5|Mux9~0_combout ),
	.datac(\inst5|Mux11~1_combout ),
	.datad(\inst5|z~26_combout ),
	.cin(gnd),
	.combout(\inst5|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux11~2 .lut_mask = 16'hF838;
defparam \inst5|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux11~3 (
// Equation(s):
// \inst5|Mux11~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux11~2_combout ))

	.dataa(\inst5|Mux11~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux11~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[9] (
// Equation(s):
// \inst5|z [9] = (\inst5|Mux18~0_combout  & ((\inst5|z [9]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux11~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux11~3_combout ),
	.datac(\inst5|z [9]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [9]),
	.cout());
// synopsys translate_off
defparam \inst5|z[9] .lut_mask = 16'hF0CC;
defparam \inst5|z[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~6 (
// Equation(s):
// \inst2|Working_register~6_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [9])) # (!\inst1|MR~combout  & ((\inst5|z [9])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst5|z [9]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~6 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[9] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~6_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[9] .is_wysiwyg = "true";
defparam \inst2|Working_register[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux22~0 (
// Equation(s):
// \inst2|block3|Mux22~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [9])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [9])))

	.dataa(\inst2|Working_register [9]),
	.datab(\inst2|r0 [9]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux22~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~20 (
// Equation(s):
// \inst5|Add0~20_combout  = ((\inst2|block3|Mux21~0_combout  $ (\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout  $ (!\inst5|Add0~19 )))) # (GND)
// \inst5|Add0~21  = CARRY((\inst2|block3|Mux21~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ) # (!\inst5|Add0~19 ))) # (!\inst2|block3|Mux21~0_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout  & !\inst5|Add0~19 )))

	.dataa(\inst2|block3|Mux21~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~19 ),
	.combout(\inst5|Add0~20_combout ),
	.cout(\inst5|Add0~21 ));
// synopsys translate_off
defparam \inst5|Add0~20 .lut_mask = 16'h698E;
defparam \inst5|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux12~0 (
// Equation(s):
// \inst5|Mux12~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux21~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ),
	.datac(\inst2|block3|Mux21~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux12~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux12~1 (
// Equation(s):
// \inst5|Mux12~1_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~20_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux12~0_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~20_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux12~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux12~2 (
// Equation(s):
// \inst5|Mux12~2_combout  = (\inst5|Mux12~1_combout  & (((\inst2|block3|Mux21~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux12~1_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux21~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ))))

	.dataa(\inst2|block3|Mux21~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[10]~124_combout ),
	.datac(\inst5|Mux12~1_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux12~2 .lut_mask = 16'h8EF0;
defparam \inst5|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux12~3 (
// Equation(s):
// \inst5|Mux12~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux12~2_combout ))

	.dataa(\inst5|Mux12~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux12~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[10] (
// Equation(s):
// \inst5|z [10] = (\inst5|Mux18~0_combout  & ((\inst5|z [10]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux12~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux12~3_combout ),
	.datac(\inst5|z [10]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [10]),
	.cout());
// synopsys translate_off
defparam \inst5|z[10] .lut_mask = 16'hF0CC;
defparam \inst5|z[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~5 (
// Equation(s):
// \inst2|Working_register~5_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [10])) # (!\inst1|MR~combout  & ((\inst5|z [10])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst5|z [10]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~5 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[10] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~5_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[10] .is_wysiwyg = "true";
defparam \inst2|Working_register[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux21~0 (
// Equation(s):
// \inst2|block3|Mux21~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [10])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [10])))

	.dataa(\inst2|Working_register [10]),
	.datab(\inst2|r0 [10]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux21~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~22 (
// Equation(s):
// \inst5|Add0~22_combout  = (\inst2|block3|Mux20~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout  & (\inst5|Add0~21  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout  & (!\inst5|Add0~21 )))) 
// # (!\inst2|block3|Mux20~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout  & (!\inst5|Add0~21 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout  & ((\inst5|Add0~21 ) # (GND)))))
// \inst5|Add0~23  = CARRY((\inst2|block3|Mux20~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout  & !\inst5|Add0~21 )) # (!\inst2|block3|Mux20~0_combout  & ((!\inst5|Add0~21 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ))))

	.dataa(\inst2|block3|Mux20~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~21 ),
	.combout(\inst5|Add0~22_combout ),
	.cout(\inst5|Add0~23 ));
// synopsys translate_off
defparam \inst5|Add0~22 .lut_mask = 16'h9617;
defparam \inst5|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux13~11 (
// Equation(s):
// \inst5|Mux13~11_combout  = \inst1|ALUC [1] $ (((!\inst1|ALUC [2] & \inst2|block3|Mux20~0_combout )))

	.dataa(\inst1|ALUC [1]),
	.datab(\inst1|ALUC [2]),
	.datac(\inst2|block3|Mux20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux13~11 .lut_mask = 16'h9A9A;
defparam \inst5|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux13~12 (
// Equation(s):
// \inst5|Mux13~12_combout  = (\inst1|ALUC [2] & (\inst1|ALUC [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ) # (\inst2|block3|Mux20~0_combout )))) # (!\inst1|ALUC [2] & (\inst1|ALUC [1] $ 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ))))

	.dataa(\inst1|ALUC [1]),
	.datab(\inst1|ALUC [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ),
	.datad(\inst2|block3|Mux20~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux13~12 .lut_mask = 16'h9A92;
defparam \inst5|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux13~8 (
// Equation(s):
// \inst5|Mux13~8_combout  = (\inst1|ALUC [0] & ((\inst5|Mux13~11_combout ) # ((\inst5|Mux9~1_combout  & \inst5|Mux13~12_combout )))) # (!\inst1|ALUC [0] & (((\inst5|Mux13~12_combout ))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst1|ALUC [0]),
	.datac(\inst5|Mux13~11_combout ),
	.datad(\inst5|Mux13~12_combout ),
	.cin(gnd),
	.combout(\inst5|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux13~8 .lut_mask = 16'hFBC0;
defparam \inst5|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~24 (
// Equation(s):
// \inst5|z~24_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout  & ((\inst1|Sel_B [5] & (\inst2|Working_register [11])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [11])))))

	.dataa(\inst2|Working_register [11]),
	.datab(\inst2|r0 [11]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[11]~104_combout ),
	.cin(gnd),
	.combout(\inst5|z~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~24 .lut_mask = 16'hAC00;
defparam \inst5|z~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux13~9 (
// Equation(s):
// \inst5|Mux13~9_combout  = (\inst5|Mux9~0_combout  & ((\inst5|Mux13~8_combout  & ((\inst5|z~24_combout ))) # (!\inst5|Mux13~8_combout  & (\inst5|Add0~22_combout )))) # (!\inst5|Mux9~0_combout  & (((\inst5|Mux13~8_combout ))))

	.dataa(\inst5|Add0~22_combout ),
	.datab(\inst5|Mux9~0_combout ),
	.datac(\inst5|Mux13~8_combout ),
	.datad(\inst5|z~24_combout ),
	.cin(gnd),
	.combout(\inst5|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux13~9 .lut_mask = 16'hF838;
defparam \inst5|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux13~10 (
// Equation(s):
// \inst5|Mux13~10_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux13~9_combout ))

	.dataa(\inst5|Mux13~9_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux13~10 .lut_mask = 16'h0ACA;
defparam \inst5|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[11] (
// Equation(s):
// \inst5|z [11] = (\inst5|Mux18~0_combout  & ((\inst5|z [11]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux13~10_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux13~10_combout ),
	.datac(\inst5|z [11]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [11]),
	.cout());
// synopsys translate_off
defparam \inst5|z[11] .lut_mask = 16'hF0CC;
defparam \inst5|z[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~4 (
// Equation(s):
// \inst2|Working_register~4_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [11])) # (!\inst1|MR~combout  & ((\inst5|z [11])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst5|z [11]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~4 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[11] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~4_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[11] .is_wysiwyg = "true";
defparam \inst2|Working_register[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux20~0 (
// Equation(s):
// \inst2|block3|Mux20~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [11])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [11])))

	.dataa(\inst2|Working_register [11]),
	.datab(\inst2|r0 [11]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux20~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~24 (
// Equation(s):
// \inst5|Add0~24_combout  = ((\inst2|block3|Mux19~0_combout  $ (\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout  $ (!\inst5|Add0~23 )))) # (GND)
// \inst5|Add0~25  = CARRY((\inst2|block3|Mux19~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ) # (!\inst5|Add0~23 ))) # (!\inst2|block3|Mux19~0_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout  & !\inst5|Add0~23 )))

	.dataa(\inst2|block3|Mux19~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~23 ),
	.combout(\inst5|Add0~24_combout ),
	.cout(\inst5|Add0~25 ));
// synopsys translate_off
defparam \inst5|Add0~24 .lut_mask = 16'h698E;
defparam \inst5|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux14~0 (
// Equation(s):
// \inst5|Mux14~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux19~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ),
	.datac(\inst2|block3|Mux19~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux14~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux14~1 (
// Equation(s):
// \inst5|Mux14~1_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~24_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux14~0_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~24_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux14~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux14~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux14~2 (
// Equation(s):
// \inst5|Mux14~2_combout  = (\inst5|Mux14~1_combout  & (((\inst2|block3|Mux19~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux14~1_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux19~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ))))

	.dataa(\inst2|block3|Mux19~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[12]~84_combout ),
	.datac(\inst5|Mux14~1_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux14~2 .lut_mask = 16'h8EF0;
defparam \inst5|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux14~3 (
// Equation(s):
// \inst5|Mux14~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux14~2_combout ))

	.dataa(\inst5|Mux14~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux14~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[12] (
// Equation(s):
// \inst5|z [12] = (\inst5|Mux18~0_combout  & ((\inst5|z [12]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux14~3_combout ),
	.datac(\inst5|z [12]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [12]),
	.cout());
// synopsys translate_off
defparam \inst5|z[12] .lut_mask = 16'hF0CC;
defparam \inst5|z[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~3 (
// Equation(s):
// \inst2|Working_register~3_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [12])) # (!\inst1|MR~combout  & ((\inst5|z [12])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst5|z [12]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~3 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[12] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~3_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[12] .is_wysiwyg = "true";
defparam \inst2|Working_register[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux19~0 (
// Equation(s):
// \inst2|block3|Mux19~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [12])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [12])))

	.dataa(\inst2|Working_register [12]),
	.datab(\inst2|r0 [12]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux19~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~26 (
// Equation(s):
// \inst5|Add0~26_combout  = (\inst2|block3|Mux18~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout  & (\inst5|Add0~25  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout  & (!\inst5|Add0~25 )))) # 
// (!\inst2|block3|Mux18~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout  & (!\inst5|Add0~25 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout  & ((\inst5|Add0~25 ) # (GND)))))
// \inst5|Add0~27  = CARRY((\inst2|block3|Mux18~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout  & !\inst5|Add0~25 )) # (!\inst2|block3|Mux18~0_combout  & ((!\inst5|Add0~25 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ))))

	.dataa(\inst2|block3|Mux18~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~25 ),
	.combout(\inst5|Add0~26_combout ),
	.cout(\inst5|Add0~27 ));
// synopsys translate_off
defparam \inst5|Add0~26 .lut_mask = 16'h9617;
defparam \inst5|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux15~0 (
// Equation(s):
// \inst5|Mux15~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux18~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ),
	.datac(\inst2|block3|Mux18~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux15~1 (
// Equation(s):
// \inst5|Mux15~1_combout  = (\inst5|Mux9~0_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout  & \inst2|block3|Mux18~0_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux9~0_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ) # (\inst2|block3|Mux18~0_combout ))))

	.dataa(\inst5|Mux9~0_combout ),
	.datab(\inst5|Mux9~1_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[13]~64_combout ),
	.datad(\inst2|block3|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~1 .lut_mask = 16'hE662;
defparam \inst5|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux15~2 (
// Equation(s):
// \inst5|Mux15~2_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux15~1_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux15~1_combout  & (\inst5|Add0~26_combout )) # (!\inst5|Mux15~1_combout  & ((\inst5|Mux15~0_combout )))))

	.dataa(\inst5|Add0~26_combout ),
	.datab(\inst5|Mux9~1_combout ),
	.datac(\inst5|Mux15~0_combout ),
	.datad(\inst5|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~2 .lut_mask = 16'hEE30;
defparam \inst5|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux15~3 (
// Equation(s):
// \inst5|Mux15~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux15~2_combout ))

	.dataa(\inst5|Mux15~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux15~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[13] (
// Equation(s):
// \inst5|z [13] = (\inst5|Mux18~0_combout  & ((\inst5|z [13]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux15~3_combout ),
	.datac(\inst5|z [13]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [13]),
	.cout());
// synopsys translate_off
defparam \inst5|z[13] .lut_mask = 16'hF0CC;
defparam \inst5|z[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~2 (
// Equation(s):
// \inst2|Working_register~2_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [13])) # (!\inst1|MR~combout  & ((\inst5|z [13])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst5|z [13]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~2 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[13] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~2_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[13] .is_wysiwyg = "true";
defparam \inst2|Working_register[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux18~0 (
// Equation(s):
// \inst2|block3|Mux18~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [13])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [13])))

	.dataa(\inst2|Working_register [13]),
	.datab(\inst2|r0 [13]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux18~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~28 (
// Equation(s):
// \inst5|Add0~28_combout  = ((\inst2|block3|Mux17~0_combout  $ (\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout  $ (!\inst5|Add0~27 )))) # (GND)
// \inst5|Add0~29  = CARRY((\inst2|block3|Mux17~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ) # (!\inst5|Add0~27 ))) # (!\inst2|block3|Mux17~0_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout  & !\inst5|Add0~27 )))

	.dataa(\inst2|block3|Mux17~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~27 ),
	.combout(\inst5|Add0~28_combout ),
	.cout(\inst5|Add0~29 ));
// synopsys translate_off
defparam \inst5|Add0~28 .lut_mask = 16'h698E;
defparam \inst5|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux16~0 (
// Equation(s):
// \inst5|Mux16~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux17~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ),
	.datac(\inst2|block3|Mux17~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux16~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux16~1 (
// Equation(s):
// \inst5|Mux16~1_combout  = (\inst5|Mux9~1_combout  & (((\inst5|Mux9~0_combout )))) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux9~0_combout  & (\inst5|Add0~28_combout )) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux16~0_combout )))))

	.dataa(\inst5|Mux9~1_combout ),
	.datab(\inst5|Add0~28_combout ),
	.datac(\inst5|Mux9~0_combout ),
	.datad(\inst5|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux16~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux16~2 (
// Equation(s):
// \inst5|Mux16~2_combout  = (\inst5|Mux16~1_combout  & (((\inst2|block3|Mux17~0_combout  & \inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout )) # (!\inst5|Mux9~1_combout ))) # (!\inst5|Mux16~1_combout  & (\inst5|Mux9~1_combout  & 
// ((\inst2|block3|Mux17~0_combout ) # (\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ))))

	.dataa(\inst2|block3|Mux17~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[14]~44_combout ),
	.datac(\inst5|Mux16~1_combout ),
	.datad(\inst5|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux16~2 .lut_mask = 16'h8EF0;
defparam \inst5|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux16~3 (
// Equation(s):
// \inst5|Mux16~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux16~2_combout ))

	.dataa(\inst5|Mux16~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux16~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[14] (
// Equation(s):
// \inst5|z [14] = (\inst5|Mux18~0_combout  & ((\inst5|z [14]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux16~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux16~3_combout ),
	.datac(\inst5|z [14]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [14]),
	.cout());
// synopsys translate_off
defparam \inst5|z[14] .lut_mask = 16'hF0CC;
defparam \inst5|z[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~1 (
// Equation(s):
// \inst2|Working_register~1_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [14])) # (!\inst1|MR~combout  & ((\inst5|z [14])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst5|z [14]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~1 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[14] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~1_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[14] .is_wysiwyg = "true";
defparam \inst2|Working_register[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~0 (
// Equation(s):
// \inst10|Mux1~0_combout  = (!\inst2|Working_register [15] & (!\inst2|Working_register [14] & (!\inst2|Working_register [13] & !\inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\inst2|Working_register [15]),
	.datab(\inst2|Working_register [14]),
	.datac(\inst2|Working_register [13]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst10|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~0 .lut_mask = 16'h0001;
defparam \inst10|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~1 (
// Equation(s):
// \inst10|Mux1~1_combout  = (!\inst2|Working_register [12] & (!\inst2|Working_register [11] & (!\inst2|Working_register [10] & !\inst2|Working_register [9])))

	.dataa(\inst2|Working_register [12]),
	.datab(\inst2|Working_register [11]),
	.datac(\inst2|Working_register [10]),
	.datad(\inst2|Working_register [9]),
	.cin(gnd),
	.combout(\inst10|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~1 .lut_mask = 16'h0001;
defparam \inst10|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~2 (
// Equation(s):
// \inst10|Mux1~2_combout  = (!\inst2|Working_register [8] & (!\inst2|Working_register [7] & (!\inst2|Working_register [6] & !\inst2|Working_register [5])))

	.dataa(\inst2|Working_register [8]),
	.datab(\inst2|Working_register [7]),
	.datac(\inst2|Working_register [6]),
	.datad(\inst2|Working_register [5]),
	.cin(gnd),
	.combout(\inst10|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~2 .lut_mask = 16'h0001;
defparam \inst10|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~3 (
// Equation(s):
// \inst10|Mux1~3_combout  = (!\inst2|Working_register [4] & (!\inst2|Working_register [3] & (!\inst2|Working_register [2] & !\inst2|Working_register [1])))

	.dataa(\inst2|Working_register [4]),
	.datab(\inst2|Working_register [3]),
	.datac(\inst2|Working_register [2]),
	.datad(\inst2|Working_register [1]),
	.cin(gnd),
	.combout(\inst10|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~3 .lut_mask = 16'h0001;
defparam \inst10|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~4 (
// Equation(s):
// \inst10|Mux1~4_combout  = (\inst10|Mux1~0_combout  & (\inst10|Mux1~1_combout  & (\inst10|Mux1~2_combout  & \inst10|Mux1~3_combout )))

	.dataa(\inst10|Mux1~0_combout ),
	.datab(\inst10|Mux1~1_combout ),
	.datac(\inst10|Mux1~2_combout ),
	.datad(\inst10|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst10|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~4 .lut_mask = 16'h8000;
defparam \inst10|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~30 (
// Equation(s):
// \inst5|Add0~30_combout  = (\inst2|block3|Mux16~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout  & (\inst5|Add0~29  & VCC)) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout  & (!\inst5|Add0~29 )))) # 
// (!\inst2|block3|Mux16~0_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout  & (!\inst5|Add0~29 )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout  & ((\inst5|Add0~29 ) # (GND)))))
// \inst5|Add0~31  = CARRY((\inst2|block3|Mux16~0_combout  & (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout  & !\inst5|Add0~29 )) # (!\inst2|block3|Mux16~0_combout  & ((!\inst5|Add0~29 ) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ))))

	.dataa(\inst2|block3|Mux16~0_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|Add0~29 ),
	.combout(\inst5|Add0~30_combout ),
	.cout(\inst5|Add0~31 ));
// synopsys translate_off
defparam \inst5|Add0~30 .lut_mask = 16'h9617;
defparam \inst5|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|r0[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r0[15] .is_wysiwyg = "true";
defparam \inst2|r0[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~22 (
// Equation(s):
// \inst5|z~22_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ) # ((\inst1|Sel_B [5] & (\inst2|Working_register [15])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [15]))))

	.dataa(\inst2|Working_register [15]),
	.datab(\inst2|r0 [15]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ),
	.cin(gnd),
	.combout(\inst5|z~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~22 .lut_mask = 16'hFFAC;
defparam \inst5|z~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux17~0 (
// Equation(s):
// \inst5|Mux17~0_combout  = \inst1|ALUC [1] $ (((\inst1|ALUC [0] & ((\inst2|block3|Mux16~0_combout ))) # (!\inst1|ALUC [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ),
	.datac(\inst2|block3|Mux16~0_combout ),
	.datad(\inst1|ALUC [1]),
	.cin(gnd),
	.combout(\inst5|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux17~0 .lut_mask = 16'h1BE4;
defparam \inst5|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux17~1 (
// Equation(s):
// \inst5|Mux17~1_combout  = (\inst5|Mux9~0_combout  & (((\inst5|Mux9~1_combout )))) # (!\inst5|Mux9~0_combout  & ((\inst5|Mux9~1_combout  & (\inst5|z~22_combout )) # (!\inst5|Mux9~1_combout  & ((\inst5|Mux17~0_combout )))))

	.dataa(\inst5|Mux9~0_combout ),
	.datab(\inst5|z~22_combout ),
	.datac(\inst5|Mux9~1_combout ),
	.datad(\inst5|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux17~1 .lut_mask = 16'hE5E0;
defparam \inst5|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z~23 (
// Equation(s):
// \inst5|z~23_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout  & ((\inst1|Sel_B [5] & (\inst2|Working_register [15])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [15])))))

	.dataa(\inst2|Working_register [15]),
	.datab(\inst2|r0 [15]),
	.datac(\inst1|Sel_B [5]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ),
	.cin(gnd),
	.combout(\inst5|z~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|z~23 .lut_mask = 16'hAC00;
defparam \inst5|z~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux17~2 (
// Equation(s):
// \inst5|Mux17~2_combout  = (\inst5|Mux9~0_combout  & ((\inst5|Mux17~1_combout  & ((\inst5|z~23_combout ))) # (!\inst5|Mux17~1_combout  & (\inst5|Add0~30_combout )))) # (!\inst5|Mux9~0_combout  & (((\inst5|Mux17~1_combout ))))

	.dataa(\inst5|Add0~30_combout ),
	.datab(\inst5|Mux9~0_combout ),
	.datac(\inst5|Mux17~1_combout ),
	.datad(\inst5|z~23_combout ),
	.cin(gnd),
	.combout(\inst5|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux17~2 .lut_mask = 16'hF838;
defparam \inst5|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux17~3 (
// Equation(s):
// \inst5|Mux17~3_combout  = (\inst1|ALUC [3] & (((\inst1|ALUC [1] & !\inst1|ALUC [2])))) # (!\inst1|ALUC [3] & (\inst5|Mux17~2_combout ))

	.dataa(\inst5|Mux17~2_combout ),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [2]),
	.cin(gnd),
	.combout(\inst5|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux17~3 .lut_mask = 16'h0ACA;
defparam \inst5|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|z[15] (
// Equation(s):
// \inst5|z [15] = (\inst5|Mux18~0_combout  & ((\inst5|z [15]))) # (!\inst5|Mux18~0_combout  & (\inst5|Mux17~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux17~3_combout ),
	.datac(\inst5|z [15]),
	.datad(\inst5|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst5|z [15]),
	.cout());
// synopsys translate_off
defparam \inst5|z[15] .lut_mask = 16'hF0CC;
defparam \inst5|z[15] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r25[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r25 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r25[15] .is_wysiwyg = "true";
defparam \inst2|r25[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r26[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r26 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r26[15] .is_wysiwyg = "true";
defparam \inst2|r26[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r24[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r24 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r24[15] .is_wysiwyg = "true";
defparam \inst2|r24[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1] & (\inst2|r26 [15])) # (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst2|r24 [15])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst2|r26 [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst2|r24 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r27[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r27 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r27[15] .is_wysiwyg = "true";
defparam \inst2|r27[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~1 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout  & ((\inst2|r27 [15]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout  & (\inst2|r25 [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [0] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ))))

	.dataa(\inst2|r25 [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~0_combout ),
	.datad(\inst2|r27 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~1 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI0[15]~input (
	.i(PI0[15]),
	.ibar(gnd),
	.o(\PI0[15]~input_o ));
// synopsys translate_off
defparam \PI0[15]~input .bus_hold = "false";
defparam \PI0[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|r18[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r18 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r18[15] .is_wysiwyg = "true";
defparam \inst2|r18[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r17[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r17 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r17[15] .is_wysiwyg = "true";
defparam \inst2|r17[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r16[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r16 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r16[15] .is_wysiwyg = "true";
defparam \inst2|r16[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~4 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~4_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r17 [15])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r16 [15])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r17 [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r16 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~4 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r19[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r19 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r19[15] .is_wysiwyg = "true";
defparam \inst2|r19[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~5 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~4_combout  & ((\inst2|r19 [15]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~4_combout  & (\inst2|r18 [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~4_combout ))))

	.dataa(\inst2|r18 [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~4_combout ),
	.datad(\inst2|r19 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~5 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~6 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~6_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & (\PI0[15]~input_o )) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~5_combout )))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datab(\PI0[15]~input_o ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~3_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~5_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~6 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \PI1[15]~input (
	.i(PI1[15]),
	.ibar(gnd),
	.o(\PI1[15]~input_o ));
// synopsys translate_off
defparam \PI1[15]~input .bus_hold = "false";
defparam \PI1[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~7 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~7_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~6_combout  & ((\PI1[15]~input_o ))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~6_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[15]~1_combout )))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout  & 
// (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~6_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~1_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~2_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~6_combout ),
	.datad(\PI1[15]~input_o ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~7 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r22[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r22 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r22[15] .is_wysiwyg = "true";
defparam \inst2|r22[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r21[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r21 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r21[15] .is_wysiwyg = "true";
defparam \inst2|r21[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r20[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r20 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r20[15] .is_wysiwyg = "true";
defparam \inst2|r20[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~8 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~8_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst2|r21 [15])) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst2|r20 [15])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst2|r21 [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst2|r20 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~8 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r23[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r23 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r23[15] .is_wysiwyg = "true";
defparam \inst2|r23[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~9 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~9_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~8_combout  & ((\inst2|r23 [15]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~8_combout  & (\inst2|r22 [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~8_combout ))))

	.dataa(\inst2|r22 [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~8_combout ),
	.datad(\inst2|r23 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~9 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r10[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r10 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r10[15] .is_wysiwyg = "true";
defparam \inst2|r10[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r6[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r6[15] .is_wysiwyg = "true";
defparam \inst2|r6[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r2[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r2[15] .is_wysiwyg = "true";
defparam \inst2|r2[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~13 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~13_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r6 [15])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r2 [15])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r6 [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r2 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~13 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r14[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r14 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r14[15] .is_wysiwyg = "true";
defparam \inst2|r14[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~14 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~14_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~13_combout  & ((\inst2|r14 [15]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~13_combout  & (\inst2|r10 [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~13_combout ))))

	.dataa(\inst2|r10 [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~13_combout ),
	.datad(\inst2|r14 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~14 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r5[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r5[15] .is_wysiwyg = "true";
defparam \inst2|r5[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r9[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r9 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r9[15] .is_wysiwyg = "true";
defparam \inst2|r9[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r1[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r1[15] .is_wysiwyg = "true";
defparam \inst2|r1[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~15 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~15_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r9 [15])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r1 [15])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r9 [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r1 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~15 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r13[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r13 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r13[15] .is_wysiwyg = "true";
defparam \inst2|r13[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~16 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~16_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~15_combout  & ((\inst2|r13 [15]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~15_combout  & (\inst2|r5 [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~15_combout ))))

	.dataa(\inst2|r5 [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~15_combout ),
	.datad(\inst2|r13 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~16 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r8[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r8 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r8[15] .is_wysiwyg = "true";
defparam \inst2|r8[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r4[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r4[15] .is_wysiwyg = "true";
defparam \inst2|r4[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~17 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~17_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2] & (\inst2|r4 [15])) # (!\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst2|r0 [15])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|r4 [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst2|r0 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~17 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r12[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r12 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r12[15] .is_wysiwyg = "true";
defparam \inst2|r12[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~18 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~18_combout  = (\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~17_combout  & ((\inst2|r12 [15]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~17_combout  & (\inst2|r8 [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~17_combout ))))

	.dataa(\inst2|r8 [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.datad(\inst2|r12 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~18 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~19 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~19_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0] & (\inst3|LPM_MUX_component|auto_generated|result_node[15]~16_combout )) # (!\inst|altsyncram_component|auto_generated|q_a [0] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~18_combout )))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~16_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~18_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~19 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r7[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r7[15] .is_wysiwyg = "true";
defparam \inst2|r7[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r11[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r11 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r11[15] .is_wysiwyg = "true";
defparam \inst2|r11[15] .power_up = "low";
// synopsys translate_on

dffeas \inst2|r3[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r3[15] .is_wysiwyg = "true";
defparam \inst2|r3[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~20 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~20_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst|altsyncram_component|auto_generated|q_a [3] & (\inst2|r11 [15])) # (!\inst|altsyncram_component|auto_generated|q_a [3] & ((\inst2|r3 [15])))))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|r11 [15]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst2|r3 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~20 .lut_mask = 16'hE5E0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|r15[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst5|z [15]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r15 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r15[15] .is_wysiwyg = "true";
defparam \inst2|r15[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~21 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~21_combout  = (\inst|altsyncram_component|auto_generated|q_a [2] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~20_combout  & ((\inst2|r15 [15]))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~20_combout  & (\inst2|r7 [15])))) # (!\inst|altsyncram_component|auto_generated|q_a [2] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~20_combout ))))

	.dataa(\inst2|r7 [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~20_combout ),
	.datad(\inst2|r15 [15]),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~21 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~22 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~22_combout  = (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~19_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~21_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~19_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[15]~14_combout )))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [1] & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~19_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~14_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~19_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~21_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~22 .lut_mask = 16'hF838;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|k_out[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [3]),
	.d(\inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|k_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|k_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|k_out[15] .is_wysiwyg = "true";
defparam \inst6|k_out[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~23 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~23_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & ((\inst6|k_out [15]))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout  & 
// (\inst3|LPM_MUX_component|auto_generated|result_node[15]~22_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~22_combout ),
	.datab(\inst6|k_out [15]),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~10_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~23 .lut_mask = 16'hFC0A;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|LPM_MUX_component|auto_generated|result_node[15]~24 (
// Equation(s):
// \inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout  = (\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~23_combout  & 
// ((\inst3|LPM_MUX_component|auto_generated|result_node[15]~9_combout ))) # (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~23_combout  & (\inst3|LPM_MUX_component|auto_generated|result_node[15]~7_combout )))) # 
// (!\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout  & (((\inst3|LPM_MUX_component|auto_generated|result_node[15]~23_combout ))))

	.dataa(\inst3|LPM_MUX_component|auto_generated|result_node[15]~7_combout ),
	.datab(\inst3|LPM_MUX_component|auto_generated|result_node[15]~9_combout ),
	.datac(\inst3|LPM_MUX_component|auto_generated|result_node[15]~12_combout ),
	.datad(\inst3|LPM_MUX_component|auto_generated|result_node[15]~23_combout ),
	.cin(gnd),
	.combout(\inst3|LPM_MUX_component|auto_generated|result_node[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~24 .lut_mask = 16'hCFA0;
defparam \inst3|LPM_MUX_component|auto_generated|result_node[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Add0~32 (
// Equation(s):
// \inst5|Add0~32_combout  = !\inst5|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|Add0~31 ),
	.combout(\inst5|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Add0~32 .lut_mask = 16'h0F0F;
defparam \inst5|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst5|Mux0~0 (
// Equation(s):
// \inst5|Mux0~0_combout  = (\inst1|ALUC [3] & ((!\inst1|ALUC [0]))) # (!\inst1|ALUC [3] & (\inst5|Add0~32_combout ))

	.dataa(\inst5|Add0~32_combout ),
	.datab(gnd),
	.datac(\inst1|ALUC [3]),
	.datad(\inst1|ALUC [0]),
	.cin(gnd),
	.combout(\inst5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~0 .lut_mask = 16'h0AFA;
defparam \inst5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|WideOr0~0 (
// Equation(s):
// \inst8|WideOr0~0_combout  = (\inst1|ALUC [1] & (\inst1|ALUC [0] & (!\inst1|ALUC [2] & \inst1|ALUC [3]))) # (!\inst1|ALUC [1] & (\inst1|ALUC [2] & ((!\inst1|ALUC [3]) # (!\inst1|ALUC [0]))))

	.dataa(\inst1|ALUC [0]),
	.datab(\inst1|ALUC [1]),
	.datac(\inst1|ALUC [2]),
	.datad(\inst1|ALUC [3]),
	.cin(gnd),
	.combout(\inst8|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|WideOr0~0 .lut_mask = 16'h1830;
defparam \inst8|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst5|cy_out (
// Equation(s):
// \inst5|cy_out~combout  = (\inst8|WideOr0~0_combout  & (\inst5|Mux0~0_combout )) # (!\inst8|WideOr0~0_combout  & ((\inst5|cy_out~combout )))

	.dataa(gnd),
	.datab(\inst5|Mux0~0_combout ),
	.datac(\inst5|cy_out~combout ),
	.datad(\inst8|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst5|cy_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|cy_out .lut_mask = 16'hCCF0;
defparam \inst5|cy_out .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|cy~0 (
// Equation(s):
// \inst8|cy~0_combout  = (\inst8|WideOr0~0_combout  & (\inst5|cy_out~combout )) # (!\inst8|WideOr0~0_combout  & ((\inst8|cy~q )))

	.dataa(\inst5|cy_out~combout ),
	.datab(\inst8|cy~q ),
	.datac(gnd),
	.datad(\inst8|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst8|cy~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|cy~0 .lut_mask = 16'hAACC;
defparam \inst8|cy~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|cy (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.d(\inst8|cy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|cy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|cy .is_wysiwyg = "true";
defparam \inst8|cy .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~5 (
// Equation(s):
// \inst10|Mux1~5_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & ((\inst|altsyncram_component|auto_generated|q_a [11]) # (!\inst2|Working_register [15])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst2|Working_register [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~5 .lut_mask = 16'h8C8C;
defparam \inst10|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~6 (
// Equation(s):
// \inst10|Mux1~6_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & ((\inst|altsyncram_component|auto_generated|q_a [11] & ((!\inst10|Mux1~5_combout ) # (!\inst8|cy~q ))) # (!\inst|altsyncram_component|auto_generated|q_a [11] & 
// ((\inst10|Mux1~5_combout ))))) # (!\inst|altsyncram_component|auto_generated|q_a [13] & (((\inst|altsyncram_component|auto_generated|q_a [11] & \inst10|Mux1~5_combout ))))

	.dataa(\inst8|cy~q ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst10|Mux1~5_combout ),
	.cin(gnd),
	.combout(\inst10|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~6 .lut_mask = 16'h7CC0;
defparam \inst10|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux1~7 (
// Equation(s):
// \inst10|Mux1~7_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & (((\inst10|Mux1~4_combout  & !\inst2|Working_register [0])) # (!\inst10|Mux1~6_combout ))) # (!\inst|altsyncram_component|auto_generated|q_a [13] & (((\inst10|Mux1~6_combout 
// ))))

	.dataa(\inst10|Mux1~4_combout ),
	.datab(\inst2|Working_register [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst10|Mux1~6_combout ),
	.cin(gnd),
	.combout(\inst10|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux1~7 .lut_mask = 16'h2FF0;
defparam \inst10|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|Mux2~0 (
// Equation(s):
// \inst10|Mux2~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [13]) # (\inst|altsyncram_component|auto_generated|q_a [11] $ (!\inst|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mux2~0 .lut_mask = 16'hEBEB;
defparam \inst10|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|B1OUT (
// Equation(s):
// \inst10|B1OUT~combout  = (\inst10|Mux2~0_combout  & (\inst10|Mux1~7_combout )) # (!\inst10|Mux2~0_combout  & ((\inst10|B1OUT~combout )))

	.dataa(gnd),
	.datab(\inst10|Mux1~7_combout ),
	.datac(\inst10|B1OUT~combout ),
	.datad(\inst10|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst10|B1OUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|B1OUT .lut_mask = 16'hCCF0;
defparam \inst10|B1OUT .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|always0~0 (
// Equation(s):
// \inst4|always0~0_combout  = (\inst10|B1OUT~combout  & (((!\inst4|Equal0~9_combout ) # (!\inst4|tos [1])) # (!\inst4|tos [0])))

	.dataa(\inst10|B1OUT~combout ),
	.datab(\inst4|tos [0]),
	.datac(\inst4|tos [1]),
	.datad(\inst4|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|always0~0 .lut_mask = 16'h2AAA;
defparam \inst4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|tos[1] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[1] .is_wysiwyg = "true";
defparam \inst4|tos[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~69 (
// Equation(s):
// \inst4|stack~69_combout  = (\inst4|tos [1] & (\inst4|stack~66_combout  & !\inst4|tos [0]))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~66_combout ),
	.datac(gnd),
	.datad(\inst4|tos [0]),
	.cin(gnd),
	.combout(\inst4|stack~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~69 .lut_mask = 16'h0088;
defparam \inst4|stack~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~23 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~23 .is_wysiwyg = "true";
defparam \inst4|stack~23 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~34 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~34 .is_wysiwyg = "true";
defparam \inst4|stack~34 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~12 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~12 .is_wysiwyg = "true";
defparam \inst4|stack~12 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~62 (
// Equation(s):
// \inst4|stack~62_combout  = (\inst4|tos [1] & (((\inst4|stack~12_q  & !\inst4|tos [0])))) # (!\inst4|tos [1] & ((\inst4|stack~34_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~34_q ),
	.datac(\inst4|stack~12_q ),
	.datad(\inst4|tos [0]),
	.cin(gnd),
	.combout(\inst4|stack~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~62 .lut_mask = 16'h55E4;
defparam \inst4|stack~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~1 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~1 .is_wysiwyg = "true";
defparam \inst4|stack~1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~63 (
// Equation(s):
// \inst4|stack~63_combout  = (\inst4|tos [0] & ((\inst4|stack~62_combout  & ((\inst4|stack~1_q ))) # (!\inst4|stack~62_combout  & (\inst4|stack~23_q )))) # (!\inst4|tos [0] & (((\inst4|stack~62_combout ))))

	.dataa(\inst4|stack~23_q ),
	.datab(\inst4|tos [0]),
	.datac(\inst4|stack~62_combout ),
	.datad(\inst4|stack~1_q ),
	.cin(gnd),
	.combout(\inst4|stack~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~63 .lut_mask = 16'hF838;
defparam \inst4|stack~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~31 (
// Equation(s):
// \inst4|Add3~31_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~2_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst4|Add3~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~31 .lut_mask = 16'hAACC;
defparam \inst4|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[1]~21 (
// Equation(s):
// \inst4|PC[1]~21_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~12_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~31_combout ))))

	.dataa(\inst4|Add3~31_combout ),
	.datab(\inst4|Add1~12_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[1]~21 .lut_mask = 16'h35CA;
defparam \inst4|PC[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[1]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[1]~21_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[1]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[1]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[1]~20 (
// Equation(s):
// \inst4|PC[1]~20_combout  = (\nRST~input_o  & (\inst4|PC[1]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[1]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[1]~20 .lut_mask = 16'h606F;
defparam \inst4|PC[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 256'h00000030100000000000000000000000000000000000000000000008C1810000;
// synopsys translate_on

cycloneive_lcell_comb \inst10|SR_OUT (
// Equation(s):
// \inst10|SR_OUT~combout  = (\inst10|Mux2~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [13])) # (!\inst10|Mux2~0_combout  & ((\inst10|SR_OUT~combout )))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst10|SR_OUT~combout ),
	.datad(\inst10|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst10|SR_OUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|SR_OUT .lut_mask = 16'h33F0;
defparam \inst10|SR_OUT .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~32 (
// Equation(s):
// \inst4|Add1~32_combout  = (\inst10|SR_OUT~combout  & \inst1|Type [6])

	.dataa(\inst10|SR_OUT~combout ),
	.datab(\inst1|Type [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~32 .lut_mask = 16'h8888;
defparam \inst4|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|tos[0]~34 (
// Equation(s):
// \inst4|tos[0]~34_combout  = (\nRST~input_o  & (\inst4|Add1~32_combout  & ((\inst4|always0~0_combout ) # (!\inst4|Equal1~0_combout ))))

	.dataa(\nRST~input_o ),
	.datab(\inst4|Add1~32_combout ),
	.datac(\inst4|always0~0_combout ),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|tos[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|tos[0]~34 .lut_mask = 16'h8088;
defparam \inst4|tos[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|tos[0] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|tos[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|tos[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|tos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|tos[0] .is_wysiwyg = "true";
defparam \inst4|tos[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~67 (
// Equation(s):
// \inst4|stack~67_combout  = (\inst4|tos [0] & (\inst4|stack~66_combout  & !\inst4|tos [1]))

	.dataa(\inst4|tos [0]),
	.datab(\inst4|stack~66_combout ),
	.datac(gnd),
	.datad(\inst4|tos [1]),
	.cin(gnd),
	.combout(\inst4|stack~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~67 .lut_mask = 16'h0088;
defparam \inst4|stack~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~11 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[0]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~11 .is_wysiwyg = "true";
defparam \inst4|stack~11 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~33 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[0]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~33 .is_wysiwyg = "true";
defparam \inst4|stack~33 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~22 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[0]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~22 .is_wysiwyg = "true";
defparam \inst4|stack~22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~64 (
// Equation(s):
// \inst4|stack~64_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~22_q )))) # (!\inst4|tos [1] & ((\inst4|stack~33_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~33_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~22_q ),
	.cin(gnd),
	.combout(\inst4|stack~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~64 .lut_mask = 16'hF454;
defparam \inst4|stack~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~0 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[0]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~0 .is_wysiwyg = "true";
defparam \inst4|stack~0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~65 (
// Equation(s):
// \inst4|stack~65_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~64_combout  & ((\inst4|stack~0_q ))) # (!\inst4|stack~64_combout  & (\inst4|stack~11_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~64_combout ))))

	.dataa(\inst4|stack~11_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~64_combout ),
	.datad(\inst4|stack~0_q ),
	.cin(gnd),
	.combout(\inst4|stack~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~65 .lut_mask = 16'hF838;
defparam \inst4|stack~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~32 (
// Equation(s):
// \inst4|Add3~32_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~0_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst4|Add3~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~32 .lut_mask = 16'hAACC;
defparam \inst4|Add3~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[0]~23 (
// Equation(s):
// \inst4|PC[0]~23_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~10_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~32_combout ))))

	.dataa(\inst4|Add3~32_combout ),
	.datab(\inst4|Add1~10_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[0]~23 .lut_mask = 16'h35CA;
defparam \inst4|PC[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[0]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[0]~23_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[0]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[0]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[0]~22 (
// Equation(s):
// \inst4|PC[0]~22_combout  = (\nRST~input_o  & (\inst4|PC[0]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[0]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[0]~22 .lut_mask = 16'h606F;
defparam \inst4|PC[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst4|PC[7]~8_combout ,\inst4|PC[6]~10_combout ,\inst4|PC[5]~12_combout ,\inst4|PC[4]~14_combout ,\inst4|PC[3]~16_combout ,\inst4|PC[2]~18_combout ,\inst4|PC[1]~20_combout ,\inst4|PC[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "prog1.hex";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 256'h0000001898800000000000000000000000000000000000000000000458B24924;
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr3~0 (
// Equation(s):
// \inst1|WideOr3~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr3~0 .lut_mask = 16'h000F;
defparam \inst1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr14~0 (
// Equation(s):
// \inst1|WideOr14~0_combout  = (\inst1|WideOr3~0_combout  & (\inst|altsyncram_component|auto_generated|q_a [12] & (!\inst|altsyncram_component|auto_generated|q_a [13] & !\inst|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\inst1|WideOr3~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst1|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr14~0 .lut_mask = 16'h0008;
defparam \inst1|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|WideOr14~1 (
// Equation(s):
// \inst1|WideOr14~1_combout  = (\inst1|WideOr14~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [10])

	.dataa(\inst1|WideOr14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\inst1|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr14~1 .lut_mask = 16'h00AA;
defparam \inst1|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|MW (
// Equation(s):
// \inst1|MW~combout  = (\inst1|WideOr0~5_combout  & (\inst1|WideOr14~1_combout )) # (!\inst1|WideOr0~5_combout  & ((\inst1|MW~combout )))

	.dataa(gnd),
	.datab(\inst1|WideOr14~1_combout ),
	.datac(\inst1|MW~combout ),
	.datad(\inst1|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\inst1|MW~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|MW .lut_mask = 16'hCCF0;
defparam \inst1|MW .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst1|MW~combout ),
	.portare(\inst1|MR~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst2|Working_register [15]}),
	.portaaddr({\inst1|Dadd [9],\inst1|Dadd [8],\inst1|Dadd [7],\inst1|Dadd [6],\inst1|Dadd [5],\inst1|Dadd [4],\inst1|Dadd [3],\inst1|Dadd [2],\inst1|Dadd [1],\inst1|Dadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .init_file = "DATA.hex";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst2|Working_register~0 (
// Equation(s):
// \inst2|Working_register~0_combout  = (\inst1|MR~combout  & (\inst12|altsyncram_component|auto_generated|q_a [15])) # (!\inst1|MR~combout  & ((\inst5|z [15])))

	.dataa(\inst12|altsyncram_component|auto_generated|q_a [15]),
	.datab(\inst5|z [15]),
	.datac(gnd),
	.datad(\inst1|MR~combout ),
	.cin(gnd),
	.combout(\inst2|Working_register~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Working_register~0 .lut_mask = 16'hAACC;
defparam \inst2|Working_register~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|Working_register[15] (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [4]),
	.d(\inst2|Working_register~0_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Working_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Working_register[15] .is_wysiwyg = "true";
defparam \inst2|Working_register[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|block3|Mux16~0 (
// Equation(s):
// \inst2|block3|Mux16~0_combout  = (\inst1|Sel_B [5] & (\inst2|Working_register [15])) # (!\inst1|Sel_B [5] & ((\inst2|r0 [15])))

	.dataa(\inst2|Working_register [15]),
	.datab(\inst2|r0 [15]),
	.datac(gnd),
	.datad(\inst1|Sel_B [5]),
	.cin(gnd),
	.combout(\inst2|block3|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|block3|Mux16~0 .lut_mask = 16'hAACC;
defparam \inst2|block3|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[0]~10 (
// Equation(s):
// \inst14|next_v_count[0]~10_combout  = \inst14|next_v_count [0] $ (VCC)
// \inst14|next_v_count[0]~11  = CARRY(\inst14|next_v_count [0])

	.dataa(\inst14|next_v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst14|next_v_count[0]~10_combout ),
	.cout(\inst14|next_v_count[0]~11 ));
// synopsys translate_off
defparam \inst14|next_v_count[0]~10 .lut_mask = 16'h55AA;
defparam \inst14|next_v_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Equal1~0 (
// Equation(s):
// \inst14|Equal1~0_combout  = (\inst14|next_v_count [1]) # ((\inst14|next_v_count [4]) # ((!\inst14|next_v_count [3]) # (!\inst14|next_v_count [2])))

	.dataa(\inst14|next_v_count [1]),
	.datab(\inst14|next_v_count [4]),
	.datac(\inst14|next_v_count [2]),
	.datad(\inst14|next_v_count [3]),
	.cin(gnd),
	.combout(\inst14|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Equal1~0 .lut_mask = 16'hEFFF;
defparam \inst14|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Equal1~1 (
// Equation(s):
// \inst14|Equal1~1_combout  = (\inst14|next_v_count [5]) # ((\inst14|next_v_count [6]) # ((\inst14|next_v_count [7]) # (\inst14|next_v_count [8])))

	.dataa(\inst14|next_v_count [5]),
	.datab(\inst14|next_v_count [6]),
	.datac(\inst14|next_v_count [7]),
	.datad(\inst14|next_v_count [8]),
	.cin(gnd),
	.combout(\inst14|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Equal1~1 .lut_mask = 16'hFFFE;
defparam \inst14|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Equal1~2 (
// Equation(s):
// \inst14|Equal1~2_combout  = (\inst14|next_v_count [0]) # (!\inst14|next_v_count [9])

	.dataa(\inst14|next_v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|next_v_count [9]),
	.cin(gnd),
	.combout(\inst14|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Equal1~2 .lut_mask = 16'hAAFF;
defparam \inst14|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[4]~30 (
// Equation(s):
// \inst14|next_v_count[4]~30_combout  = ((!\inst14|Equal1~0_combout  & (!\inst14|Equal1~1_combout  & !\inst14|Equal1~2_combout ))) # (!\nRST~input_o )

	.dataa(\nRST~input_o ),
	.datab(\inst14|Equal1~0_combout ),
	.datac(\inst14|Equal1~1_combout ),
	.datad(\inst14|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst14|next_v_count[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|next_v_count[4]~30 .lut_mask = 16'h5557;
defparam \inst14|next_v_count[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst14|next_v_count[0] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[0] .is_wysiwyg = "true";
defparam \inst14|next_v_count[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[1]~12 (
// Equation(s):
// \inst14|next_v_count[1]~12_combout  = (\inst14|next_v_count [1] & (!\inst14|next_v_count[0]~11 )) # (!\inst14|next_v_count [1] & ((\inst14|next_v_count[0]~11 ) # (GND)))
// \inst14|next_v_count[1]~13  = CARRY((!\inst14|next_v_count[0]~11 ) # (!\inst14|next_v_count [1]))

	.dataa(\inst14|next_v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[0]~11 ),
	.combout(\inst14|next_v_count[1]~12_combout ),
	.cout(\inst14|next_v_count[1]~13 ));
// synopsys translate_off
defparam \inst14|next_v_count[1]~12 .lut_mask = 16'h5A5F;
defparam \inst14|next_v_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[1] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[1] .is_wysiwyg = "true";
defparam \inst14|next_v_count[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[2]~14 (
// Equation(s):
// \inst14|next_v_count[2]~14_combout  = (\inst14|next_v_count [2] & (\inst14|next_v_count[1]~13  $ (GND))) # (!\inst14|next_v_count [2] & (!\inst14|next_v_count[1]~13  & VCC))
// \inst14|next_v_count[2]~15  = CARRY((\inst14|next_v_count [2] & !\inst14|next_v_count[1]~13 ))

	.dataa(\inst14|next_v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[1]~13 ),
	.combout(\inst14|next_v_count[2]~14_combout ),
	.cout(\inst14|next_v_count[2]~15 ));
// synopsys translate_off
defparam \inst14|next_v_count[2]~14 .lut_mask = 16'hA50A;
defparam \inst14|next_v_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[2] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[2] .is_wysiwyg = "true";
defparam \inst14|next_v_count[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[3]~16 (
// Equation(s):
// \inst14|next_v_count[3]~16_combout  = (\inst14|next_v_count [3] & (!\inst14|next_v_count[2]~15 )) # (!\inst14|next_v_count [3] & ((\inst14|next_v_count[2]~15 ) # (GND)))
// \inst14|next_v_count[3]~17  = CARRY((!\inst14|next_v_count[2]~15 ) # (!\inst14|next_v_count [3]))

	.dataa(\inst14|next_v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[2]~15 ),
	.combout(\inst14|next_v_count[3]~16_combout ),
	.cout(\inst14|next_v_count[3]~17 ));
// synopsys translate_off
defparam \inst14|next_v_count[3]~16 .lut_mask = 16'h5A5F;
defparam \inst14|next_v_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[3] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[3] .is_wysiwyg = "true";
defparam \inst14|next_v_count[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[4]~18 (
// Equation(s):
// \inst14|next_v_count[4]~18_combout  = (\inst14|next_v_count [4] & (\inst14|next_v_count[3]~17  $ (GND))) # (!\inst14|next_v_count [4] & (!\inst14|next_v_count[3]~17  & VCC))
// \inst14|next_v_count[4]~19  = CARRY((\inst14|next_v_count [4] & !\inst14|next_v_count[3]~17 ))

	.dataa(\inst14|next_v_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[3]~17 ),
	.combout(\inst14|next_v_count[4]~18_combout ),
	.cout(\inst14|next_v_count[4]~19 ));
// synopsys translate_off
defparam \inst14|next_v_count[4]~18 .lut_mask = 16'hA50A;
defparam \inst14|next_v_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[4] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[4] .is_wysiwyg = "true";
defparam \inst14|next_v_count[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[5]~20 (
// Equation(s):
// \inst14|next_v_count[5]~20_combout  = (\inst14|next_v_count [5] & (!\inst14|next_v_count[4]~19 )) # (!\inst14|next_v_count [5] & ((\inst14|next_v_count[4]~19 ) # (GND)))
// \inst14|next_v_count[5]~21  = CARRY((!\inst14|next_v_count[4]~19 ) # (!\inst14|next_v_count [5]))

	.dataa(\inst14|next_v_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[4]~19 ),
	.combout(\inst14|next_v_count[5]~20_combout ),
	.cout(\inst14|next_v_count[5]~21 ));
// synopsys translate_off
defparam \inst14|next_v_count[5]~20 .lut_mask = 16'h5A5F;
defparam \inst14|next_v_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[5] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[5] .is_wysiwyg = "true";
defparam \inst14|next_v_count[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[6]~22 (
// Equation(s):
// \inst14|next_v_count[6]~22_combout  = (\inst14|next_v_count [6] & (\inst14|next_v_count[5]~21  $ (GND))) # (!\inst14|next_v_count [6] & (!\inst14|next_v_count[5]~21  & VCC))
// \inst14|next_v_count[6]~23  = CARRY((\inst14|next_v_count [6] & !\inst14|next_v_count[5]~21 ))

	.dataa(\inst14|next_v_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[5]~21 ),
	.combout(\inst14|next_v_count[6]~22_combout ),
	.cout(\inst14|next_v_count[6]~23 ));
// synopsys translate_off
defparam \inst14|next_v_count[6]~22 .lut_mask = 16'hA50A;
defparam \inst14|next_v_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[6] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[6] .is_wysiwyg = "true";
defparam \inst14|next_v_count[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[7]~24 (
// Equation(s):
// \inst14|next_v_count[7]~24_combout  = (\inst14|next_v_count [7] & (!\inst14|next_v_count[6]~23 )) # (!\inst14|next_v_count [7] & ((\inst14|next_v_count[6]~23 ) # (GND)))
// \inst14|next_v_count[7]~25  = CARRY((!\inst14|next_v_count[6]~23 ) # (!\inst14|next_v_count [7]))

	.dataa(\inst14|next_v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[6]~23 ),
	.combout(\inst14|next_v_count[7]~24_combout ),
	.cout(\inst14|next_v_count[7]~25 ));
// synopsys translate_off
defparam \inst14|next_v_count[7]~24 .lut_mask = 16'h5A5F;
defparam \inst14|next_v_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[7] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[7] .is_wysiwyg = "true";
defparam \inst14|next_v_count[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[8]~26 (
// Equation(s):
// \inst14|next_v_count[8]~26_combout  = (\inst14|next_v_count [8] & (\inst14|next_v_count[7]~25  $ (GND))) # (!\inst14|next_v_count [8] & (!\inst14|next_v_count[7]~25  & VCC))
// \inst14|next_v_count[8]~27  = CARRY((\inst14|next_v_count [8] & !\inst14|next_v_count[7]~25 ))

	.dataa(\inst14|next_v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|next_v_count[7]~25 ),
	.combout(\inst14|next_v_count[8]~26_combout ),
	.cout(\inst14|next_v_count[8]~27 ));
// synopsys translate_off
defparam \inst14|next_v_count[8]~26 .lut_mask = 16'hA50A;
defparam \inst14|next_v_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[8] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[8] .is_wysiwyg = "true";
defparam \inst14|next_v_count[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|next_v_count[9]~28 (
// Equation(s):
// \inst14|next_v_count[9]~28_combout  = \inst14|next_v_count [9] $ (\inst14|next_v_count[8]~27 )

	.dataa(\inst14|next_v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst14|next_v_count[8]~27 ),
	.combout(\inst14|next_v_count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|next_v_count[9]~28 .lut_mask = 16'h5A5A;
defparam \inst14|next_v_count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst14|next_v_count[9] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|next_v_count[4]~30_combout ),
	.sload(gnd),
	.ena(\inst14|next_h_count[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|next_v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|next_v_count[9] .is_wysiwyg = "true";
defparam \inst14|next_v_count[9] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[9] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[9] .is_wysiwyg = "true";
defparam \inst14|v_count[9] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[2] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[2] .is_wysiwyg = "true";
defparam \inst14|v_count[2] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[4] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[4] .is_wysiwyg = "true";
defparam \inst14|v_count[4] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[1] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[1] .is_wysiwyg = "true";
defparam \inst14|v_count[1] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[3] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[3] .is_wysiwyg = "true";
defparam \inst14|v_count[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|always1~2 (
// Equation(s):
// \inst14|always1~2_combout  = (\inst14|v_count [2]) # ((\inst14|v_count [4]) # ((!\inst14|v_count [3]) # (!\inst14|v_count [1])))

	.dataa(\inst14|v_count [2]),
	.datab(\inst14|v_count [4]),
	.datac(\inst14|v_count [1]),
	.datad(\inst14|v_count [3]),
	.cin(gnd),
	.combout(\inst14|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|always1~2 .lut_mask = 16'hEFFF;
defparam \inst14|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst14|v_count[5] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[5] .is_wysiwyg = "true";
defparam \inst14|v_count[5] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[6] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[6] .is_wysiwyg = "true";
defparam \inst14|v_count[6] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[7] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[7] .is_wysiwyg = "true";
defparam \inst14|v_count[7] .power_up = "low";
// synopsys translate_on

dffeas \inst14|v_count[8] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|next_v_count [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nRST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|v_count[8] .is_wysiwyg = "true";
defparam \inst14|v_count[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|LessThan3~0 (
// Equation(s):
// \inst14|LessThan3~0_combout  = (\inst14|v_count [5] & (\inst14|v_count [6] & (\inst14|v_count [7] & \inst14|v_count [8])))

	.dataa(\inst14|v_count [5]),
	.datab(\inst14|v_count [6]),
	.datac(\inst14|v_count [7]),
	.datad(\inst14|v_count [8]),
	.cin(gnd),
	.combout(\inst14|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|LessThan3~0 .lut_mask = 16'h8000;
defparam \inst14|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|always1~3 (
// Equation(s):
// \inst14|always1~3_combout  = (\inst14|v_count [9]) # ((\inst14|always1~2_combout ) # (!\inst14|LessThan3~0_combout ))

	.dataa(\inst14|v_count [9]),
	.datab(\inst14|always1~2_combout ),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|always1~3 .lut_mask = 16'hEEFF;
defparam \inst14|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Equal0~1 (
// Equation(s):
// \inst1|Equal0~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst1|Equal0~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [8] & !\inst|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\inst1|Equal0~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~1 .lut_mask = 16'h0008;
defparam \inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~21 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~21 .is_wysiwyg = "true";
defparam \inst4|stack~21 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~43 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~43 .is_wysiwyg = "true";
defparam \inst4|stack~43 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~32 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~32 .is_wysiwyg = "true";
defparam \inst4|stack~32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~44 (
// Equation(s):
// \inst4|stack~44_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~32_q )))) # (!\inst4|tos [1] & ((\inst4|stack~43_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~43_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~32_q ),
	.cin(gnd),
	.combout(\inst4|stack~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~44 .lut_mask = 16'hF454;
defparam \inst4|stack~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~10 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~10 .is_wysiwyg = "true";
defparam \inst4|stack~10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~45 (
// Equation(s):
// \inst4|stack~45_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~44_combout  & ((\inst4|stack~10_q ))) # (!\inst4|stack~44_combout  & (\inst4|stack~21_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~44_combout ))))

	.dataa(\inst4|stack~21_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~44_combout ),
	.datad(\inst4|stack~10_q ),
	.cin(gnd),
	.combout(\inst4|stack~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~45 .lut_mask = 16'hF838;
defparam \inst4|stack~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~16 (
// Equation(s):
// \inst4|Add3~16_combout  = (\inst4|stack~49_combout  & (\inst4|Add3~15  $ (GND))) # (!\inst4|stack~49_combout  & (!\inst4|Add3~15  & VCC))
// \inst4|Add3~17  = CARRY((\inst4|stack~49_combout  & !\inst4|Add3~15 ))

	.dataa(\inst4|stack~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~15 ),
	.combout(\inst4|Add3~16_combout ),
	.cout(\inst4|Add3~17 ));
// synopsys translate_off
defparam \inst4|Add3~16 .lut_mask = 16'hA50A;
defparam \inst4|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~24 (
// Equation(s):
// \inst4|Add3~24_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~16_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\inst4|Add3~16_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~24 .lut_mask = 16'hAACC;
defparam \inst4|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~1 (
// Equation(s):
// \inst4|Add1~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [8] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~1 .lut_mask = 16'h8080;
defparam \inst4|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~26 (
// Equation(s):
// \inst4|Add1~26_combout  = ((\inst4|Add1~1_combout  $ (\inst4|PC[8]~6_combout  $ (!\inst4|Add1~25 )))) # (GND)
// \inst4|Add1~27  = CARRY((\inst4|Add1~1_combout  & ((\inst4|PC[8]~6_combout ) # (!\inst4|Add1~25 ))) # (!\inst4|Add1~1_combout  & (\inst4|PC[8]~6_combout  & !\inst4|Add1~25 )))

	.dataa(\inst4|Add1~1_combout ),
	.datab(\inst4|PC[8]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~25 ),
	.combout(\inst4|Add1~26_combout ),
	.cout(\inst4|Add1~27 ));
// synopsys translate_off
defparam \inst4|Add1~26 .lut_mask = 16'h698E;
defparam \inst4|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[8]~7 (
// Equation(s):
// \inst4|PC[8]~7_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~26_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~24_combout ))))

	.dataa(\inst4|Add3~24_combout ),
	.datab(\inst4|Add1~26_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[8]~7 .lut_mask = 16'h35CA;
defparam \inst4|PC[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[8]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[8]~7_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[8]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[8]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[8]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[8]~6 (
// Equation(s):
// \inst4|PC[8]~6_combout  = (\nRST~input_o  & (\inst4|PC[8]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[8]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[8]~6 .lut_mask = 16'h606F;
defparam \inst4|PC[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~19 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~19 .is_wysiwyg = "true";
defparam \inst4|stack~19 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~41 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~41 .is_wysiwyg = "true";
defparam \inst4|stack~41 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~30 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~30 .is_wysiwyg = "true";
defparam \inst4|stack~30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~48 (
// Equation(s):
// \inst4|stack~48_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~30_q )))) # (!\inst4|tos [1] & ((\inst4|stack~41_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~41_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~30_q ),
	.cin(gnd),
	.combout(\inst4|stack~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~48 .lut_mask = 16'hF454;
defparam \inst4|stack~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~8 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~8 .is_wysiwyg = "true";
defparam \inst4|stack~8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~49 (
// Equation(s):
// \inst4|stack~49_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~48_combout  & ((\inst4|stack~8_q ))) # (!\inst4|stack~48_combout  & (\inst4|stack~19_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~48_combout ))))

	.dataa(\inst4|stack~19_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~48_combout ),
	.datad(\inst4|stack~8_q ),
	.cin(gnd),
	.combout(\inst4|stack~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~49 .lut_mask = 16'hF838;
defparam \inst4|stack~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~18 (
// Equation(s):
// \inst4|Add3~18_combout  = (\inst4|stack~47_combout  & (!\inst4|Add3~17 )) # (!\inst4|stack~47_combout  & ((\inst4|Add3~17 ) # (GND)))
// \inst4|Add3~19  = CARRY((!\inst4|Add3~17 ) # (!\inst4|stack~47_combout ))

	.dataa(\inst4|stack~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add3~17 ),
	.combout(\inst4|Add3~18_combout ),
	.cout(\inst4|Add3~19 ));
// synopsys translate_off
defparam \inst4|Add3~18 .lut_mask = 16'h5A5F;
defparam \inst4|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~23 (
// Equation(s):
// \inst4|Add3~23_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~18_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\inst4|Add3~18_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~23 .lut_mask = 16'hAACC;
defparam \inst4|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~0 (
// Equation(s):
// \inst4|Add1~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [9] & (\inst10|SR_OUT~combout  & \inst1|Type [6]))

	.dataa(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst10|SR_OUT~combout ),
	.datac(\inst1|Type [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~0 .lut_mask = 16'h8080;
defparam \inst4|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~28 (
// Equation(s):
// \inst4|Add1~28_combout  = (\inst4|Add1~0_combout  & ((\inst4|PC[9]~4_combout  & (\inst4|Add1~27  & VCC)) # (!\inst4|PC[9]~4_combout  & (!\inst4|Add1~27 )))) # (!\inst4|Add1~0_combout  & ((\inst4|PC[9]~4_combout  & (!\inst4|Add1~27 )) # 
// (!\inst4|PC[9]~4_combout  & ((\inst4|Add1~27 ) # (GND)))))
// \inst4|Add1~29  = CARRY((\inst4|Add1~0_combout  & (!\inst4|PC[9]~4_combout  & !\inst4|Add1~27 )) # (!\inst4|Add1~0_combout  & ((!\inst4|Add1~27 ) # (!\inst4|PC[9]~4_combout ))))

	.dataa(\inst4|Add1~0_combout ),
	.datab(\inst4|PC[9]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add1~27 ),
	.combout(\inst4|Add1~28_combout ),
	.cout(\inst4|Add1~29 ));
// synopsys translate_off
defparam \inst4|Add1~28 .lut_mask = 16'h9617;
defparam \inst4|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[9]~5 (
// Equation(s):
// \inst4|PC[9]~5_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~28_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~23_combout ))))

	.dataa(\inst4|Add3~23_combout ),
	.datab(\inst4|Add1~28_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[9]~5 .lut_mask = 16'h35CA;
defparam \inst4|PC[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[9]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[9]~5_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[9]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[9]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[9]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[9]~4 (
// Equation(s):
// \inst4|PC[9]~4_combout  = (\nRST~input_o  & (\inst4|PC[9]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[9]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[9]~4 .lut_mask = 16'h606F;
defparam \inst4|PC[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~20 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~20 .is_wysiwyg = "true";
defparam \inst4|stack~20 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~42 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~42 .is_wysiwyg = "true";
defparam \inst4|stack~42 .power_up = "low";
// synopsys translate_on

dffeas \inst4|stack~31 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~31 .is_wysiwyg = "true";
defparam \inst4|stack~31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~46 (
// Equation(s):
// \inst4|stack~46_combout  = (\inst4|tos [1] & (((\inst4|tos [0] & \inst4|stack~31_q )))) # (!\inst4|tos [1] & ((\inst4|stack~42_q ) # ((\inst4|tos [0]))))

	.dataa(\inst4|tos [1]),
	.datab(\inst4|stack~42_q ),
	.datac(\inst4|tos [0]),
	.datad(\inst4|stack~31_q ),
	.cin(gnd),
	.combout(\inst4|stack~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~46 .lut_mask = 16'hF454;
defparam \inst4|stack~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|stack~9 (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|stack~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|stack~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|stack~9 .is_wysiwyg = "true";
defparam \inst4|stack~9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|stack~47 (
// Equation(s):
// \inst4|stack~47_combout  = (\inst4|Add2~0_combout  & ((\inst4|stack~46_combout  & ((\inst4|stack~9_q ))) # (!\inst4|stack~46_combout  & (\inst4|stack~20_q )))) # (!\inst4|Add2~0_combout  & (((\inst4|stack~46_combout ))))

	.dataa(\inst4|stack~20_q ),
	.datab(\inst4|Add2~0_combout ),
	.datac(\inst4|stack~46_combout ),
	.datad(\inst4|stack~9_q ),
	.cin(gnd),
	.combout(\inst4|stack~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|stack~47 .lut_mask = 16'hF838;
defparam \inst4|stack~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~20 (
// Equation(s):
// \inst4|Add3~20_combout  = \inst4|stack~45_combout  $ (!\inst4|Add3~19 )

	.dataa(\inst4|stack~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|Add3~19 ),
	.combout(\inst4|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~20 .lut_mask = 16'hA5A5;
defparam \inst4|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add3~22 (
// Equation(s):
// \inst4|Add3~22_combout  = (\inst10|SR_OUT~combout  & (\inst4|Add3~20_combout )) # (!\inst10|SR_OUT~combout  & ((\inst|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\inst4|Add3~20_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\inst10|SR_OUT~combout ),
	.cin(gnd),
	.combout(\inst4|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add3~22 .lut_mask = 16'hAACC;
defparam \inst4|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|Add1~30 (
// Equation(s):
// \inst4|Add1~30_combout  = \inst4|PC[10]~2_combout  $ (!\inst4|Add1~29 )

	.dataa(\inst4|PC[10]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|Add1~29 ),
	.combout(\inst4|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add1~30 .lut_mask = 16'hA5A5;
defparam \inst4|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[10]~3 (
// Equation(s):
// \inst4|PC[10]~3_combout  = \inst4|PC[10]~1_combout  $ (((\inst4|PC[10]~26_combout  & ((\inst4|Add1~30_combout ))) # (!\inst4|PC[10]~26_combout  & (\inst4|Add3~22_combout ))))

	.dataa(\inst4|Add3~22_combout ),
	.datab(\inst4|Add1~30_combout ),
	.datac(\inst4|PC[10]~26_combout ),
	.datad(\inst4|PC[10]~1_combout ),
	.cin(gnd),
	.combout(\inst4|PC[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[10]~3 .lut_mask = 16'h35CA;
defparam \inst4|PC[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|PC[10]~_emulated (
	.clk(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst4|PC[10]~3_combout ),
	.asdata(vcc),
	.clrn(\nRST~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|PC[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|PC[10]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|PC[10]~_emulated .is_wysiwyg = "true";
defparam \inst4|PC[10]~_emulated .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|PC[10]~2 (
// Equation(s):
// \inst4|PC[10]~2_combout  = (\nRST~input_o  & (\inst4|PC[10]~_emulated_q  $ ((\inst4|PC[10]~1_combout )))) # (!\nRST~input_o  & (((!\inst9|altpll_component|auto_generated|wire_pll1_clk [0]))))

	.dataa(\inst4|PC[10]~_emulated_q ),
	.datab(\inst4|PC[10]~1_combout ),
	.datac(\nRST~input_o ),
	.datad(\inst9|altpll_component|auto_generated|wire_pll1_clk [0]),
	.cin(gnd),
	.combout(\inst4|PC[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|PC[10]~2 .lut_mask = 16'h606F;
defparam \inst4|PC[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = (\inst2|r26 [0] & (\inst2|r26 [2] $ (VCC))) # (!\inst2|r26 [0] & (\inst2|r26 [2] & VCC))
// \inst2|Add0~1  = CARRY((\inst2|r26 [0] & \inst2|r26 [2]))

	.dataa(\inst2|r26 [0]),
	.datab(\inst2|r26 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout(\inst2|Add0~1 ));
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~2 (
// Equation(s):
// \inst2|Add0~2_combout  = (\inst2|r26 [1] & ((\inst2|r26 [3] & (\inst2|Add0~1  & VCC)) # (!\inst2|r26 [3] & (!\inst2|Add0~1 )))) # (!\inst2|r26 [1] & ((\inst2|r26 [3] & (!\inst2|Add0~1 )) # (!\inst2|r26 [3] & ((\inst2|Add0~1 ) # (GND)))))
// \inst2|Add0~3  = CARRY((\inst2|r26 [1] & (!\inst2|r26 [3] & !\inst2|Add0~1 )) # (!\inst2|r26 [1] & ((!\inst2|Add0~1 ) # (!\inst2|r26 [3]))))

	.dataa(\inst2|r26 [1]),
	.datab(\inst2|r26 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~1 ),
	.combout(\inst2|Add0~2_combout ),
	.cout(\inst2|Add0~3 ));
// synopsys translate_off
defparam \inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~4 (
// Equation(s):
// \inst2|Add0~4_combout  = ((\inst2|r26 [2] $ (\inst2|r26 [4] $ (!\inst2|Add0~3 )))) # (GND)
// \inst2|Add0~5  = CARRY((\inst2|r26 [2] & ((\inst2|r26 [4]) # (!\inst2|Add0~3 ))) # (!\inst2|r26 [2] & (\inst2|r26 [4] & !\inst2|Add0~3 )))

	.dataa(\inst2|r26 [2]),
	.datab(\inst2|r26 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~3 ),
	.combout(\inst2|Add0~4_combout ),
	.cout(\inst2|Add0~5 ));
// synopsys translate_off
defparam \inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~6 (
// Equation(s):
// \inst2|Add0~6_combout  = (\inst2|r26 [3] & ((\inst2|r26 [5] & (\inst2|Add0~5  & VCC)) # (!\inst2|r26 [5] & (!\inst2|Add0~5 )))) # (!\inst2|r26 [3] & ((\inst2|r26 [5] & (!\inst2|Add0~5 )) # (!\inst2|r26 [5] & ((\inst2|Add0~5 ) # (GND)))))
// \inst2|Add0~7  = CARRY((\inst2|r26 [3] & (!\inst2|r26 [5] & !\inst2|Add0~5 )) # (!\inst2|r26 [3] & ((!\inst2|Add0~5 ) # (!\inst2|r26 [5]))))

	.dataa(\inst2|r26 [3]),
	.datab(\inst2|r26 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~5 ),
	.combout(\inst2|Add0~6_combout ),
	.cout(\inst2|Add0~7 ));
// synopsys translate_off
defparam \inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~8 (
// Equation(s):
// \inst2|Add0~8_combout  = ((\inst2|r26 [4] $ (\inst2|r26 [6] $ (!\inst2|Add0~7 )))) # (GND)
// \inst2|Add0~9  = CARRY((\inst2|r26 [4] & ((\inst2|r26 [6]) # (!\inst2|Add0~7 ))) # (!\inst2|r26 [4] & (\inst2|r26 [6] & !\inst2|Add0~7 )))

	.dataa(\inst2|r26 [4]),
	.datab(\inst2|r26 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~7 ),
	.combout(\inst2|Add0~8_combout ),
	.cout(\inst2|Add0~9 ));
// synopsys translate_off
defparam \inst2|Add0~8 .lut_mask = 16'h698E;
defparam \inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~10 (
// Equation(s):
// \inst2|Add0~10_combout  = (\inst2|r26 [5] & ((\inst2|r26 [7] & (\inst2|Add0~9  & VCC)) # (!\inst2|r26 [7] & (!\inst2|Add0~9 )))) # (!\inst2|r26 [5] & ((\inst2|r26 [7] & (!\inst2|Add0~9 )) # (!\inst2|r26 [7] & ((\inst2|Add0~9 ) # (GND)))))
// \inst2|Add0~11  = CARRY((\inst2|r26 [5] & (!\inst2|r26 [7] & !\inst2|Add0~9 )) # (!\inst2|r26 [5] & ((!\inst2|Add0~9 ) # (!\inst2|r26 [7]))))

	.dataa(\inst2|r26 [5]),
	.datab(\inst2|r26 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~9 ),
	.combout(\inst2|Add0~10_combout ),
	.cout(\inst2|Add0~11 ));
// synopsys translate_off
defparam \inst2|Add0~10 .lut_mask = 16'h9617;
defparam \inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~12 (
// Equation(s):
// \inst2|Add0~12_combout  = ((\inst2|r26 [6] $ (\inst2|r26 [8] $ (!\inst2|Add0~11 )))) # (GND)
// \inst2|Add0~13  = CARRY((\inst2|r26 [6] & ((\inst2|r26 [8]) # (!\inst2|Add0~11 ))) # (!\inst2|r26 [6] & (\inst2|r26 [8] & !\inst2|Add0~11 )))

	.dataa(\inst2|r26 [6]),
	.datab(\inst2|r26 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~11 ),
	.combout(\inst2|Add0~12_combout ),
	.cout(\inst2|Add0~13 ));
// synopsys translate_off
defparam \inst2|Add0~12 .lut_mask = 16'h698E;
defparam \inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add0~14 (
// Equation(s):
// \inst2|Add0~14_combout  = \inst2|r26 [7] $ (\inst2|r26 [9] $ (\inst2|Add0~13 ))

	.dataa(\inst2|r26 [7]),
	.datab(\inst2|r26 [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|Add0~13 ),
	.combout(\inst2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~14 .lut_mask = 16'h9696;
defparam \inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~0 (
// Equation(s):
// \inst2|Add1~0_combout  = (\inst2|r27 [5] & (\inst2|r26 [0] $ (VCC))) # (!\inst2|r27 [5] & (\inst2|r26 [0] & VCC))
// \inst2|Add1~1  = CARRY((\inst2|r27 [5] & \inst2|r26 [0]))

	.dataa(\inst2|r27 [5]),
	.datab(\inst2|r26 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add1~0_combout ),
	.cout(\inst2|Add1~1 ));
// synopsys translate_off
defparam \inst2|Add1~0 .lut_mask = 16'h6688;
defparam \inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~2 (
// Equation(s):
// \inst2|Add1~2_combout  = (\inst2|r27 [6] & ((\inst2|r26 [1] & (\inst2|Add1~1  & VCC)) # (!\inst2|r26 [1] & (!\inst2|Add1~1 )))) # (!\inst2|r27 [6] & ((\inst2|r26 [1] & (!\inst2|Add1~1 )) # (!\inst2|r26 [1] & ((\inst2|Add1~1 ) # (GND)))))
// \inst2|Add1~3  = CARRY((\inst2|r27 [6] & (!\inst2|r26 [1] & !\inst2|Add1~1 )) # (!\inst2|r27 [6] & ((!\inst2|Add1~1 ) # (!\inst2|r26 [1]))))

	.dataa(\inst2|r27 [6]),
	.datab(\inst2|r26 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~1 ),
	.combout(\inst2|Add1~2_combout ),
	.cout(\inst2|Add1~3 ));
// synopsys translate_off
defparam \inst2|Add1~2 .lut_mask = 16'h9617;
defparam \inst2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~4 (
// Equation(s):
// \inst2|Add1~4_combout  = ((\inst2|Add0~0_combout  $ (\inst2|r27 [7] $ (!\inst2|Add1~3 )))) # (GND)
// \inst2|Add1~5  = CARRY((\inst2|Add0~0_combout  & ((\inst2|r27 [7]) # (!\inst2|Add1~3 ))) # (!\inst2|Add0~0_combout  & (\inst2|r27 [7] & !\inst2|Add1~3 )))

	.dataa(\inst2|Add0~0_combout ),
	.datab(\inst2|r27 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~3 ),
	.combout(\inst2|Add1~4_combout ),
	.cout(\inst2|Add1~5 ));
// synopsys translate_off
defparam \inst2|Add1~4 .lut_mask = 16'h698E;
defparam \inst2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~6 (
// Equation(s):
// \inst2|Add1~6_combout  = (\inst2|Add0~2_combout  & ((\inst2|r27 [8] & (\inst2|Add1~5  & VCC)) # (!\inst2|r27 [8] & (!\inst2|Add1~5 )))) # (!\inst2|Add0~2_combout  & ((\inst2|r27 [8] & (!\inst2|Add1~5 )) # (!\inst2|r27 [8] & ((\inst2|Add1~5 ) # (GND)))))
// \inst2|Add1~7  = CARRY((\inst2|Add0~2_combout  & (!\inst2|r27 [8] & !\inst2|Add1~5 )) # (!\inst2|Add0~2_combout  & ((!\inst2|Add1~5 ) # (!\inst2|r27 [8]))))

	.dataa(\inst2|Add0~2_combout ),
	.datab(\inst2|r27 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~5 ),
	.combout(\inst2|Add1~6_combout ),
	.cout(\inst2|Add1~7 ));
// synopsys translate_off
defparam \inst2|Add1~6 .lut_mask = 16'h9617;
defparam \inst2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~8 (
// Equation(s):
// \inst2|Add1~8_combout  = ((\inst2|Add0~4_combout  $ (\inst2|r27 [9] $ (!\inst2|Add1~7 )))) # (GND)
// \inst2|Add1~9  = CARRY((\inst2|Add0~4_combout  & ((\inst2|r27 [9]) # (!\inst2|Add1~7 ))) # (!\inst2|Add0~4_combout  & (\inst2|r27 [9] & !\inst2|Add1~7 )))

	.dataa(\inst2|Add0~4_combout ),
	.datab(\inst2|r27 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~7 ),
	.combout(\inst2|Add1~8_combout ),
	.cout(\inst2|Add1~9 ));
// synopsys translate_off
defparam \inst2|Add1~8 .lut_mask = 16'h698E;
defparam \inst2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~10 (
// Equation(s):
// \inst2|Add1~10_combout  = (\inst2|Add0~6_combout  & ((\inst2|r27 [10] & (\inst2|Add1~9  & VCC)) # (!\inst2|r27 [10] & (!\inst2|Add1~9 )))) # (!\inst2|Add0~6_combout  & ((\inst2|r27 [10] & (!\inst2|Add1~9 )) # (!\inst2|r27 [10] & ((\inst2|Add1~9 ) # 
// (GND)))))
// \inst2|Add1~11  = CARRY((\inst2|Add0~6_combout  & (!\inst2|r27 [10] & !\inst2|Add1~9 )) # (!\inst2|Add0~6_combout  & ((!\inst2|Add1~9 ) # (!\inst2|r27 [10]))))

	.dataa(\inst2|Add0~6_combout ),
	.datab(\inst2|r27 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~9 ),
	.combout(\inst2|Add1~10_combout ),
	.cout(\inst2|Add1~11 ));
// synopsys translate_off
defparam \inst2|Add1~10 .lut_mask = 16'h9617;
defparam \inst2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~12 (
// Equation(s):
// \inst2|Add1~12_combout  = ((\inst2|Add0~8_combout  $ (\inst2|r27 [11] $ (!\inst2|Add1~11 )))) # (GND)
// \inst2|Add1~13  = CARRY((\inst2|Add0~8_combout  & ((\inst2|r27 [11]) # (!\inst2|Add1~11 ))) # (!\inst2|Add0~8_combout  & (\inst2|r27 [11] & !\inst2|Add1~11 )))

	.dataa(\inst2|Add0~8_combout ),
	.datab(\inst2|r27 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~11 ),
	.combout(\inst2|Add1~12_combout ),
	.cout(\inst2|Add1~13 ));
// synopsys translate_off
defparam \inst2|Add1~12 .lut_mask = 16'h698E;
defparam \inst2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~14 (
// Equation(s):
// \inst2|Add1~14_combout  = (\inst2|Add0~10_combout  & ((\inst2|r27 [12] & (\inst2|Add1~13  & VCC)) # (!\inst2|r27 [12] & (!\inst2|Add1~13 )))) # (!\inst2|Add0~10_combout  & ((\inst2|r27 [12] & (!\inst2|Add1~13 )) # (!\inst2|r27 [12] & ((\inst2|Add1~13 ) # 
// (GND)))))
// \inst2|Add1~15  = CARRY((\inst2|Add0~10_combout  & (!\inst2|r27 [12] & !\inst2|Add1~13 )) # (!\inst2|Add0~10_combout  & ((!\inst2|Add1~13 ) # (!\inst2|r27 [12]))))

	.dataa(\inst2|Add0~10_combout ),
	.datab(\inst2|r27 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~13 ),
	.combout(\inst2|Add1~14_combout ),
	.cout(\inst2|Add1~15 ));
// synopsys translate_off
defparam \inst2|Add1~14 .lut_mask = 16'h9617;
defparam \inst2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~16 (
// Equation(s):
// \inst2|Add1~16_combout  = ((\inst2|Add0~12_combout  $ (\inst2|r27 [13] $ (!\inst2|Add1~15 )))) # (GND)
// \inst2|Add1~17  = CARRY((\inst2|Add0~12_combout  & ((\inst2|r27 [13]) # (!\inst2|Add1~15 ))) # (!\inst2|Add0~12_combout  & (\inst2|r27 [13] & !\inst2|Add1~15 )))

	.dataa(\inst2|Add0~12_combout ),
	.datab(\inst2|r27 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~15 ),
	.combout(\inst2|Add1~16_combout ),
	.cout(\inst2|Add1~17 ));
// synopsys translate_off
defparam \inst2|Add1~16 .lut_mask = 16'h698E;
defparam \inst2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Add1~18 (
// Equation(s):
// \inst2|Add1~18_combout  = \inst2|Add0~14_combout  $ (\inst2|r27 [14] $ (\inst2|Add1~17 ))

	.dataa(\inst2|Add0~14_combout ),
	.datab(\inst2|r27 [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|Add1~17 ),
	.combout(\inst2|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add1~18 .lut_mask = 16'h9696;
defparam \inst2|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|always1~4 (
// Equation(s):
// \inst14|always1~4_combout  = (!\inst14|v_count [9] & (((!\inst14|h_count [7] & !\inst14|h_count [8])) # (!\inst14|h_count [9])))

	.dataa(\inst14|h_count [7]),
	.datab(\inst14|h_count [8]),
	.datac(\inst14|h_count [9]),
	.datad(\inst14|v_count [9]),
	.cin(gnd),
	.combout(\inst14|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|always1~4 .lut_mask = 16'h001F;
defparam \inst14|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|always1~5 (
// Equation(s):
// \inst14|always1~5_combout  = (\inst14|always1~4_combout  & !\inst14|LessThan3~0_combout )

	.dataa(\inst14|always1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|always1~5 .lut_mask = 16'h00AA;
defparam \inst14|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2] = (\inst1|Equal0~1_combout  & (\inst2|Add1~16_combout  & !\inst2|Add1~18_combout ))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst2|Add1~16_combout ),
	.datac(gnd),
	.datad(\inst2|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0088;
defparam \inst16|altsyncram_component|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~0 (
// Equation(s):
// \inst14|Add2~0_combout  = (\inst14|next_v_count [4] & (\inst14|next_v_count [2] $ (VCC))) # (!\inst14|next_v_count [4] & (\inst14|next_v_count [2] & VCC))
// \inst14|Add2~1  = CARRY((\inst14|next_v_count [4] & \inst14|next_v_count [2]))

	.dataa(\inst14|next_v_count [4]),
	.datab(\inst14|next_v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst14|Add2~0_combout ),
	.cout(\inst14|Add2~1 ));
// synopsys translate_off
defparam \inst14|Add2~0 .lut_mask = 16'h6688;
defparam \inst14|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~2 (
// Equation(s):
// \inst14|Add2~2_combout  = (\inst14|next_v_count [3] & ((\inst14|next_v_count [5] & (\inst14|Add2~1  & VCC)) # (!\inst14|next_v_count [5] & (!\inst14|Add2~1 )))) # (!\inst14|next_v_count [3] & ((\inst14|next_v_count [5] & (!\inst14|Add2~1 )) # 
// (!\inst14|next_v_count [5] & ((\inst14|Add2~1 ) # (GND)))))
// \inst14|Add2~3  = CARRY((\inst14|next_v_count [3] & (!\inst14|next_v_count [5] & !\inst14|Add2~1 )) # (!\inst14|next_v_count [3] & ((!\inst14|Add2~1 ) # (!\inst14|next_v_count [5]))))

	.dataa(\inst14|next_v_count [3]),
	.datab(\inst14|next_v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add2~1 ),
	.combout(\inst14|Add2~2_combout ),
	.cout(\inst14|Add2~3 ));
// synopsys translate_off
defparam \inst14|Add2~2 .lut_mask = 16'h9617;
defparam \inst14|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~4 (
// Equation(s):
// \inst14|Add2~4_combout  = ((\inst14|next_v_count [4] $ (\inst14|next_v_count [6] $ (!\inst14|Add2~3 )))) # (GND)
// \inst14|Add2~5  = CARRY((\inst14|next_v_count [4] & ((\inst14|next_v_count [6]) # (!\inst14|Add2~3 ))) # (!\inst14|next_v_count [4] & (\inst14|next_v_count [6] & !\inst14|Add2~3 )))

	.dataa(\inst14|next_v_count [4]),
	.datab(\inst14|next_v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add2~3 ),
	.combout(\inst14|Add2~4_combout ),
	.cout(\inst14|Add2~5 ));
// synopsys translate_off
defparam \inst14|Add2~4 .lut_mask = 16'h698E;
defparam \inst14|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~6 (
// Equation(s):
// \inst14|Add2~6_combout  = (\inst14|next_v_count [5] & ((\inst14|next_v_count [7] & (\inst14|Add2~5  & VCC)) # (!\inst14|next_v_count [7] & (!\inst14|Add2~5 )))) # (!\inst14|next_v_count [5] & ((\inst14|next_v_count [7] & (!\inst14|Add2~5 )) # 
// (!\inst14|next_v_count [7] & ((\inst14|Add2~5 ) # (GND)))))
// \inst14|Add2~7  = CARRY((\inst14|next_v_count [5] & (!\inst14|next_v_count [7] & !\inst14|Add2~5 )) # (!\inst14|next_v_count [5] & ((!\inst14|Add2~5 ) # (!\inst14|next_v_count [7]))))

	.dataa(\inst14|next_v_count [5]),
	.datab(\inst14|next_v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add2~5 ),
	.combout(\inst14|Add2~6_combout ),
	.cout(\inst14|Add2~7 ));
// synopsys translate_off
defparam \inst14|Add2~6 .lut_mask = 16'h9617;
defparam \inst14|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~8 (
// Equation(s):
// \inst14|Add2~8_combout  = ((\inst14|next_v_count [8] $ (\inst14|next_v_count [6] $ (!\inst14|Add2~7 )))) # (GND)
// \inst14|Add2~9  = CARRY((\inst14|next_v_count [8] & ((\inst14|next_v_count [6]) # (!\inst14|Add2~7 ))) # (!\inst14|next_v_count [8] & (\inst14|next_v_count [6] & !\inst14|Add2~7 )))

	.dataa(\inst14|next_v_count [8]),
	.datab(\inst14|next_v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add2~7 ),
	.combout(\inst14|Add2~8_combout ),
	.cout(\inst14|Add2~9 ));
// synopsys translate_off
defparam \inst14|Add2~8 .lut_mask = 16'h698E;
defparam \inst14|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~10 (
// Equation(s):
// \inst14|Add2~10_combout  = (\inst14|next_v_count [9] & ((\inst14|next_v_count [7] & (\inst14|Add2~9  & VCC)) # (!\inst14|next_v_count [7] & (!\inst14|Add2~9 )))) # (!\inst14|next_v_count [9] & ((\inst14|next_v_count [7] & (!\inst14|Add2~9 )) # 
// (!\inst14|next_v_count [7] & ((\inst14|Add2~9 ) # (GND)))))
// \inst14|Add2~11  = CARRY((\inst14|next_v_count [9] & (!\inst14|next_v_count [7] & !\inst14|Add2~9 )) # (!\inst14|next_v_count [9] & ((!\inst14|Add2~9 ) # (!\inst14|next_v_count [7]))))

	.dataa(\inst14|next_v_count [9]),
	.datab(\inst14|next_v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add2~9 ),
	.combout(\inst14|Add2~10_combout ),
	.cout(\inst14|Add2~11 ));
// synopsys translate_off
defparam \inst14|Add2~10 .lut_mask = 16'h9617;
defparam \inst14|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~12 (
// Equation(s):
// \inst14|Add2~12_combout  = (\inst14|next_v_count [8] & (\inst14|Add2~11  $ (GND))) # (!\inst14|next_v_count [8] & (!\inst14|Add2~11  & VCC))
// \inst14|Add2~13  = CARRY((\inst14|next_v_count [8] & !\inst14|Add2~11 ))

	.dataa(\inst14|next_v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add2~11 ),
	.combout(\inst14|Add2~12_combout ),
	.cout(\inst14|Add2~13 ));
// synopsys translate_off
defparam \inst14|Add2~12 .lut_mask = 16'hA50A;
defparam \inst14|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add2~14 (
// Equation(s):
// \inst14|Add2~14_combout  = \inst14|next_v_count [9] $ (\inst14|Add2~13 )

	.dataa(\inst14|next_v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst14|Add2~13 ),
	.combout(\inst14|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Add2~14 .lut_mask = 16'h5A5A;
defparam \inst14|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~0 (
// Equation(s):
// \inst14|Add3~0_combout  = (\inst14|next_h_count [7] & (\inst14|next_v_count [2] $ (VCC))) # (!\inst14|next_h_count [7] & (\inst14|next_v_count [2] & VCC))
// \inst14|Add3~1  = CARRY((\inst14|next_h_count [7] & \inst14|next_v_count [2]))

	.dataa(\inst14|next_h_count [7]),
	.datab(\inst14|next_v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst14|Add3~0_combout ),
	.cout(\inst14|Add3~1 ));
// synopsys translate_off
defparam \inst14|Add3~0 .lut_mask = 16'h6688;
defparam \inst14|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~2 (
// Equation(s):
// \inst14|Add3~2_combout  = (\inst14|next_h_count [8] & ((\inst14|next_v_count [3] & (\inst14|Add3~1  & VCC)) # (!\inst14|next_v_count [3] & (!\inst14|Add3~1 )))) # (!\inst14|next_h_count [8] & ((\inst14|next_v_count [3] & (!\inst14|Add3~1 )) # 
// (!\inst14|next_v_count [3] & ((\inst14|Add3~1 ) # (GND)))))
// \inst14|Add3~3  = CARRY((\inst14|next_h_count [8] & (!\inst14|next_v_count [3] & !\inst14|Add3~1 )) # (!\inst14|next_h_count [8] & ((!\inst14|Add3~1 ) # (!\inst14|next_v_count [3]))))

	.dataa(\inst14|next_h_count [8]),
	.datab(\inst14|next_v_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~1 ),
	.combout(\inst14|Add3~2_combout ),
	.cout(\inst14|Add3~3 ));
// synopsys translate_off
defparam \inst14|Add3~2 .lut_mask = 16'h9617;
defparam \inst14|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~4 (
// Equation(s):
// \inst14|Add3~4_combout  = ((\inst14|Add2~0_combout  $ (\inst14|next_h_count [9] $ (!\inst14|Add3~3 )))) # (GND)
// \inst14|Add3~5  = CARRY((\inst14|Add2~0_combout  & ((\inst14|next_h_count [9]) # (!\inst14|Add3~3 ))) # (!\inst14|Add2~0_combout  & (\inst14|next_h_count [9] & !\inst14|Add3~3 )))

	.dataa(\inst14|Add2~0_combout ),
	.datab(\inst14|next_h_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~3 ),
	.combout(\inst14|Add3~4_combout ),
	.cout(\inst14|Add3~5 ));
// synopsys translate_off
defparam \inst14|Add3~4 .lut_mask = 16'h698E;
defparam \inst14|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~6 (
// Equation(s):
// \inst14|Add3~6_combout  = (\inst14|Add2~2_combout  & (!\inst14|Add3~5 )) # (!\inst14|Add2~2_combout  & ((\inst14|Add3~5 ) # (GND)))
// \inst14|Add3~7  = CARRY((!\inst14|Add3~5 ) # (!\inst14|Add2~2_combout ))

	.dataa(\inst14|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~5 ),
	.combout(\inst14|Add3~6_combout ),
	.cout(\inst14|Add3~7 ));
// synopsys translate_off
defparam \inst14|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst14|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~8 (
// Equation(s):
// \inst14|Add3~8_combout  = (\inst14|Add2~4_combout  & (\inst14|Add3~7  $ (GND))) # (!\inst14|Add2~4_combout  & (!\inst14|Add3~7  & VCC))
// \inst14|Add3~9  = CARRY((\inst14|Add2~4_combout  & !\inst14|Add3~7 ))

	.dataa(\inst14|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~7 ),
	.combout(\inst14|Add3~8_combout ),
	.cout(\inst14|Add3~9 ));
// synopsys translate_off
defparam \inst14|Add3~8 .lut_mask = 16'hA50A;
defparam \inst14|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~10 (
// Equation(s):
// \inst14|Add3~10_combout  = (\inst14|Add2~6_combout  & (!\inst14|Add3~9 )) # (!\inst14|Add2~6_combout  & ((\inst14|Add3~9 ) # (GND)))
// \inst14|Add3~11  = CARRY((!\inst14|Add3~9 ) # (!\inst14|Add2~6_combout ))

	.dataa(\inst14|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~9 ),
	.combout(\inst14|Add3~10_combout ),
	.cout(\inst14|Add3~11 ));
// synopsys translate_off
defparam \inst14|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst14|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~12 (
// Equation(s):
// \inst14|Add3~12_combout  = (\inst14|Add2~8_combout  & (\inst14|Add3~11  $ (GND))) # (!\inst14|Add2~8_combout  & (!\inst14|Add3~11  & VCC))
// \inst14|Add3~13  = CARRY((\inst14|Add2~8_combout  & !\inst14|Add3~11 ))

	.dataa(\inst14|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~11 ),
	.combout(\inst14|Add3~12_combout ),
	.cout(\inst14|Add3~13 ));
// synopsys translate_off
defparam \inst14|Add3~12 .lut_mask = 16'hA50A;
defparam \inst14|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~14 (
// Equation(s):
// \inst14|Add3~14_combout  = (\inst14|Add2~10_combout  & (!\inst14|Add3~13 )) # (!\inst14|Add2~10_combout  & ((\inst14|Add3~13 ) # (GND)))
// \inst14|Add3~15  = CARRY((!\inst14|Add3~13 ) # (!\inst14|Add2~10_combout ))

	.dataa(\inst14|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~13 ),
	.combout(\inst14|Add3~14_combout ),
	.cout(\inst14|Add3~15 ));
// synopsys translate_off
defparam \inst14|Add3~14 .lut_mask = 16'h5A5F;
defparam \inst14|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~16 (
// Equation(s):
// \inst14|Add3~16_combout  = (\inst14|Add2~12_combout  & (\inst14|Add3~15  $ (GND))) # (!\inst14|Add2~12_combout  & (!\inst14|Add3~15  & VCC))
// \inst14|Add3~17  = CARRY((\inst14|Add2~12_combout  & !\inst14|Add3~15 ))

	.dataa(\inst14|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|Add3~15 ),
	.combout(\inst14|Add3~16_combout ),
	.cout(\inst14|Add3~17 ));
// synopsys translate_off
defparam \inst14|Add3~16 .lut_mask = 16'hA50A;
defparam \inst14|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst14|Add3~18 (
// Equation(s):
// \inst14|Add3~18_combout  = \inst14|Add2~14_combout  $ (\inst14|Add3~17 )

	.dataa(\inst14|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst14|Add3~17 ),
	.combout(\inst14|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Add3~18 .lut_mask = 16'h5A5A;
defparam \inst14|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w [2] = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & (!\inst14|Add3~18_combout  & \inst14|Add3~16_combout )))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~18_combout ),
	.datad(\inst14|Add3~16_combout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h0200;
defparam \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|LPM_MUX_component|auto_generated|result_node[2]~0 (
// Equation(s):
// \inst15|LPM_MUX_component|auto_generated|result_node[2]~0_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst2|Working_register [2])) # (!\inst|altsyncram_component|auto_generated|q_a [12] & 
// ((\inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst2|Working_register [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst15|LPM_MUX_component|auto_generated|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LPM_MUX_component|auto_generated|result_node[2]~0 .lut_mask = 16'hAACC;
defparam \inst15|LPM_MUX_component|auto_generated|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[0]~16 (
// Equation(s):
// \inst14|pixel_address[0]~16_combout  = (\inst14|always1~4_combout  & (\inst14|next_h_count [2] & !\inst14|LessThan3~0_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|next_h_count [2]),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|pixel_address[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[0]~16 .lut_mask = 16'h0088;
defparam \inst14|pixel_address[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[1]~17 (
// Equation(s):
// \inst14|pixel_address[1]~17_combout  = (\inst14|always1~4_combout  & (\inst14|next_h_count [3] & !\inst14|LessThan3~0_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|next_h_count [3]),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|pixel_address[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[1]~17 .lut_mask = 16'h0088;
defparam \inst14|pixel_address[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[2]~18 (
// Equation(s):
// \inst14|pixel_address[2]~18_combout  = (\inst14|always1~4_combout  & (\inst14|next_h_count [4] & !\inst14|LessThan3~0_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|next_h_count [4]),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|pixel_address[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[2]~18 .lut_mask = 16'h0088;
defparam \inst14|pixel_address[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[3]~19 (
// Equation(s):
// \inst14|pixel_address[3]~19_combout  = (\inst14|always1~4_combout  & (\inst14|next_h_count [5] & !\inst14|LessThan3~0_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|next_h_count [5]),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|pixel_address[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[3]~19 .lut_mask = 16'h0088;
defparam \inst14|pixel_address[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[4]~20 (
// Equation(s):
// \inst14|pixel_address[4]~20_combout  = (\inst14|always1~4_combout  & (\inst14|next_h_count [6] & !\inst14|LessThan3~0_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|next_h_count [6]),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|pixel_address[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[4]~20 .lut_mask = 16'h0088;
defparam \inst14|pixel_address[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[5]~21 (
// Equation(s):
// \inst14|pixel_address[5]~21_combout  = (\inst14|always1~4_combout  & (\inst14|Add3~0_combout  & !\inst14|LessThan3~0_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|Add3~0_combout ),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|pixel_address[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[5]~21 .lut_mask = 16'h0088;
defparam \inst14|pixel_address[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[6]~22 (
// Equation(s):
// \inst14|pixel_address[6]~22_combout  = (\inst14|always1~4_combout  & (\inst14|Add3~2_combout  & !\inst14|LessThan3~0_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|Add3~2_combout ),
	.datac(gnd),
	.datad(\inst14|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst14|pixel_address[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[6]~22 .lut_mask = 16'h0088;
defparam \inst14|pixel_address[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[7]~23 (
// Equation(s):
// \inst14|pixel_address[7]~23_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~4_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[7]~23 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[8]~24 (
// Equation(s):
// \inst14|pixel_address[8]~24_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~6_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[8]~24 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[9]~25 (
// Equation(s):
// \inst14|pixel_address[9]~25_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~8_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[9]~25 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[10]~26 (
// Equation(s):
// \inst14|pixel_address[10]~26_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~10_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[10]~26 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[11]~27 (
// Equation(s):
// \inst14|pixel_address[11]~27_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~12_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[11]~27 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[12]~28 (
// Equation(s):
// \inst14|pixel_address[12]~28_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~14_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[12]~28 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[2]~0_combout }),
	.portaaddr({\inst2|Add1~14_combout ,\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[12]~28_combout ,\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,
\inst14|pixel_address[5]~21_combout ,\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 8192;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 16383;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 8192;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 16383;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00079FFBF000000400005C0008383FFFFFFFF0200803FFF0F8040002040038000F701FFFFFFFF0000001FFFEDC0000120000380207F81FFFFFFFF00481007FFF8C0000104040700207FC0FFFFFFFF01F00001FFF9C000000C000700047CC0FFFFFFFF03F800027FF1E000004FF807001078E03FFFFFFF819C000007C18007C31FFF0730177AE00FFFFFFFC08C000000019017F01FFF87387FF8600FFFFFFFC08600000021000FF81FFF871BFFF8700FFFFFFF808E18000403401D3A8FFBCB1BFFF8718FFFFFFE808798000B32009839EFF3C3FFFFF07307FFFFFE80877007E80603183FFFF1C1F7FFF03F07FFFFFE0083F12FF10E02BA3FFFE3C0F3FFF01F07F;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFE0081F00C788C0E183FFFC18201FFE09E07FFFFCE0081E01C39FE38589FF1038000FFC00007FFFFDA008000183DFFFC081FF00380003F000007FFFFDA000000583FFFFF700FF003000000000007FFFFD6000002583FFFFFE007F007000001000087FFFFF4002080987FFFFFE001F10F000000500407FFFFEC000000305FFFF9F020000E80200080000FFFFFEC00420C309FFFFB5814142E000000802007FFFFFC00400FF00FFFFF8400042E000001D02007FFFFFDC03007E003FFCF0000042C00001FFC0003FFFFFF803007E00007DE0000002C4000FFFF7C03FFFFFF8070000000FFC00000002C4801FFFFF901FFFFFF007004000FFFE00000000E4801F;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFF801FFFFFF001004003FFFF10000000ED881FFFFF000FFF3F100000600FFFF7BC00000067C03DFFFC000FFFFF340080403FFFC0000000003F083CFFF8000FFFF804004040FFFF40000000001F001CFFE000077FC000003143FFFE80000000010E001C3F000004FF401C007E9FFFF6040000000107801C00000000ABF80F02F81FFFC0000000000107E00F00000000FFA01F80E03FFF80000000000007F02E001000007F003FC0207FFF01040000000005F8070008000038003980003FFE81010000000080FC03800000180E40098001DFF900000000000080FE07900000007DC0008007FFFE000000000000807F11C0000000FFE0848003F23E0080001021;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00001FFF802800087FE2C00003F8FC000000003F00401FFFF81C00683FC3E00001F9F8000000001F00407FFFFE0701801FEFE00000FBE0000800000F0000FFFFFFC7FC651E07E00003F3C0000001802300085E7FFFF9F8178607F00000E00800000108000000003FFFFF7044C007650000C01800000000000000003BFFFFC0C7C0030D0020003800000000008000001FFFFFC107C003040030087800200000000000000F8FFFC007E60008D0041FF000200000008039E00607FFC003E600069A0C3FF10000000000007FFC0000FFC0031E000790083FE0000000000001FFFE00000FC0030E0013F0787FE8000000000107FFEE00000180001187A3E0D8FFC003;
// synopsys translate_on

cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2] = (\inst1|Equal0~1_combout  & (!\inst2|Add1~16_combout  & !\inst2|Add1~18_combout ))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(gnd),
	.datac(\inst2|Add1~16_combout ),
	.datad(\inst2|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h000A;
defparam \inst16|altsyncram_component|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2_combout  = ((\inst14|LessThan3~0_combout ) # ((!\inst14|Add3~16_combout  & !\inst14|Add3~18_combout ))) # (!\inst14|always1~4_combout )

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~16_combout ),
	.datad(\inst14|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2 .lut_mask = 16'hDDDF;
defparam \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[2]~0_combout }),
	.portaaddr({\inst2|Add1~14_combout ,\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[12]~28_combout ,\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,
\inst14|pixel_address[5]~21_combout ,\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h1C0000038FFFE600000F80001E69F08048FF801FFD000407FFFFE700001F00001E61F79001FF003FF80000037FFFC700003F800696E27BF1C3F9007FFE0000031FFF87300238C007D7C60BFF8001807BFFC3040303FF06786E70C017F80C007841018073FFFE000340000E3FFFF0E132FFA5801C4103FC71FFFC000300000C1FFFF0E040BFF5C000001FFFF1FFF1000100000C0FFFF0613807BFF00C017FFFF0FFC0400100001C07FFF06308019BF0040FFFFFF83000000180001C07FFE063040C3BF0010FFFFEF80800040000001C01FFC07E00079FF80261FFFCFC1000000000001820FF803E0180CFC0006AFFFCFC68940000000038303E001D00112FC030;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h099FF8FC0010000000003C200208000000CFE0000480E0FE0010000100001C700308000000E3E000000001DE2019010000001FE00188000001E3E000024001D600282000000017E0010800101FE3F010007001D702080008000013C00108000DFFF3F0001FF001D60008000CC00000000108000FFFE7F0041FF807860004000FF00000000108000FFFE1F8001FFC23EE00040007F800007001000117FFE1F8803FFE47FC00040007FC00000001100113FFC3F8403FFF87FC00020000DC00000001100111FFC3FC401FFF0364000000009C00070001100108FFC3FC001FFE0304000000001C000F80011001081C23FC001CF0030C000000071C003DC000100108;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0001FE080C1001F80800000F18C09DC4002000880001FE400C0803F81027000F38EFFCC100A000880000FFC00E8800F80A02000E387FFCC000B200885000FFC00E0400580802000E707FFCC004E3008810007FE0060400FFD000800E703FFCC004C7E88810403FE00F0273FFF800000E603FFCCC044FF44810001FE1BF023BFFF800000EE01FF8FF1D8E304810003F81FF039FFFFC000007E00FF07FFFEE304810003701D707FFFFFC000007E007E073FFFE184810003F83C73FFFFFDC000003E1840001FFFE184818403B9F97FFFFFF9C007003E1A00001FFFC18E8185038F83FFFFFFF3C017801F7220001FFFC18E808001C003DFFFF01183FF801FF020000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hBFF81FE878401C4019DFFC05383FFC0CFF0200009FF00F18FC400C4001CFF800B83FFF78FC0210008400071DEF4C1F0001C7C002F077FF917C0210000400001FE6480FF000E80000E073FFE3100208004400000DC7481FF810E80041E031FF7F000208004440103FE7483FFE04780027C038F83F041200004400C3FFDDFC7FFC3878007FF8F8001E0070000026007FFFCFFC7FFFF03801FFE1F80A0E00FC002026007FFFC2F877FFE03F03FFFFFC4A2E01FE080027001FFF827033FFC73FC5FFFEBC03FE01DE000001000FFF82507BFFE30E01DFFE3E0FE619C60000150007FF027F7FF8020F01DFFF7F01FFFF860000148003FE08183E80060F01CFFF7F3DFF;
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[13]~29 (
// Equation(s):
// \inst14|pixel_address[13]~29_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~16_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[13]~29 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|pixel_address[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

dffeas \inst16|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst16|altsyncram_component|auto_generated|address_reg_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|pixel_address[14]~30 (
// Equation(s):
// \inst14|pixel_address[14]~30_combout  = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & \inst14|Add3~18_combout ))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|pixel_address[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|pixel_address[14]~30 .lut_mask = 16'h2020;
defparam \inst14|pixel_address[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst14|pixel_address[14]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

dffeas \inst16|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.d(\inst16|altsyncram_component|auto_generated|address_reg_b [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst14|vga_rgb[2]~0 (
// Equation(s):
// \inst14|vga_rgb[2]~0_combout  = (!\inst16|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst16|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst16|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # 
// (!\inst16|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst16|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\inst16|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(\inst16|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst16|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst14|vga_rgb[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|vga_rgb[2]~0 .lut_mask = 16'h00AC;
defparam \inst14|vga_rgb[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2] = (\inst1|Equal0~1_combout  & (\inst2|Add1~18_combout  & !\inst2|Add1~16_combout ))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst2|Add1~18_combout ),
	.datac(gnd),
	.datad(\inst2|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h0088;
defparam \inst16|altsyncram_component|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w [2] = (\inst14|always1~4_combout  & (!\inst14|LessThan3~0_combout  & (!\inst14|Add3~16_combout  & \inst14|Add3~18_combout )))

	.dataa(\inst14|always1~4_combout ),
	.datab(\inst14|LessThan3~0_combout ),
	.datac(\inst14|Add3~16_combout ),
	.datad(\inst14|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h0200;
defparam \inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[2]~0_combout }),
	.portaaddr({\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,\inst14|pixel_address[5]~21_combout ,
\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 16384;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 19199;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 16384;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 19199;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 768'h01FFFFF219E6083FFEFFC0E99FF701C00040030001FFFFFA1FC6083FFEFFC051BFFE03E40020000000FFFFF80FE71C3FFFFFC045B8FC06E040000000387FFFFC0787F83FFFFFC1C3B97800F0000000403CFFFFFC0003F07FFFFFC1FF781800F0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h020004401FFFFFDC0001F27FFFFF81FFF8180138000000402FFFFF8C0400E27FFFFF80FFF8180038004000400FFFFF8E0400007FFFFF80FFF818001D0000000003FFFF8E0000007FFFFF80FFF008009C8100004005FFFB8E0200017FFFFF80FFF408001C0008100000FFF7DC0807C87FFFFF80FFF80C002C01000000001FE7DC000FE07FFFFF80FFF007000C000000080007C3FC001C707FFFFF80FFC000841D00004020000007F800183C7FFFFF80FF0010163C10001020000037EA001838FFFFFF880048000FF88001086100001F0044183DFFFFFF980120000FF9C080000100000E0C04983FFFFFFFB80320061FF9E000200000005C0486383FFFFFFFF800;
// synopsys translate_on

cycloneive_lcell_comb \inst14|vga_rgb[2]~1 (
// Equation(s):
// \inst14|vga_rgb[2]~1_combout  = (\inst14|always1~5_combout  & ((\inst14|vga_rgb[2]~0_combout ) # ((\inst16|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & \inst16|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\inst14|always1~5_combout ),
	.datab(\inst14|vga_rgb[2]~0_combout ),
	.datac(\inst16|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\inst16|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst14|vga_rgb[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|vga_rgb[2]~1 .lut_mask = 16'hA888;
defparam \inst14|vga_rgb[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|LPM_MUX_component|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst2|Working_register [1])) # (!\inst|altsyncram_component|auto_generated|q_a [12] & 
// ((\inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst2|Working_register [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LPM_MUX_component|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \inst15|LPM_MUX_component|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout }),
	.portaaddr({\inst2|Add1~14_combout ,\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[12]~28_combout ,\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,
\inst14|pixel_address[5]~21_combout ,\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 8192;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 16383;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 8192;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 16383;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h2002000000100004000140040000107F637C1020280000000004000004000000040018FFE77C300008000800000000120000000204000CFFE77C2000800000000800001040400002041000FFE7382000000000000800000000000000440800FFE738200A000000000000000400000001002000FFE7386000000000000001803500000001002000FFE7386000000000000389004100000000000000FFE6386000000380420082000300000000000000FFE7384000810B02C0040002280000A000000010FFE7704000091140F102880000000040000000007FE7F4C0000800000000041100000000002002007FE7F4C0012012041000090100002000010001407F;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hEFF480001C08000000010180000000018008007FEFF480000008000000010D80020000000000007FEFF480020000000000800080100000000000007FFFF500020804200000A00000000000000000003FFFF500060124300000902000000000001000087FFFFD400608181C8000A22000100000100502C07FFFFE4000060004600211020800080200080000FFFFFE40042080084080008149020004000800047FFEFF40040040000008004000020010000000007FFEFFC0020040000020000000420400020000003FFEFFC0000040000030000000020400000000003FFEFE000000000000F0000800020420020000101FFFFC000100000017F000200000940002;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000001FF3FFA001000801FFF4000000000C08100000000FF83F9000046207FFF6100000004040104000000FFFFF000084419FFF00000400002020100000000FFFC0040240417FFA000000000000001000000012378000000141FFE020000000010400100000001ED6400C020097FFC600000000010700080000000E5F780E02001FFF00000000000107C0890000007EB3B03F00203FFE00400000000007E0210000003F7F403F00203FFC01200000140001B0040008101FBC003C00033FF001010000000080F8020024001FF6801D8001DE70000080100000907C041802000FFEC0038007EC60000300000020803E110001000FFFE0078003F0000080001200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00001FA00021000FFEE2C00003EC00000000000005001FFF8001006FFFDBE000019400008000012001401FFFE000000FFFEFC00000E00001A800000081007FFFFC04000FFE15F00001E000000001802000081E3FFFC0000FFE04E00030A00000000108000020000FFFF00007FC177000004003000100000000000031FFFC0007F81304802000000100000000000000107FFE0107EC0B04003000000020000000000000000FFFC007E60800D024000000010000118000000003FF4007F6000D1A2C000120000000000000000000FF460786040700180002000000000000000000000FE3070C0402503800080040001410000000800001A142DDCF82E098000000;
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout }),
	.portaaddr({\inst2|Add1~14_combout ,\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[12]~28_combout ,\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,
\inst14|pixel_address[5]~21_combout ,\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000008000000000400F1CBFC6A8080CC0005000008040000000000000078C7FF02F790180041000000000002000400030104E7FCC27BD118010002000000000000040003018B9FFFCE08D38001840100000400000084000081827BF84C00780900000180000000401004400000007BEFF480000100000080000001000000000000005DFFF4C0000000002000000001000000000000003D47BCD00C8000002000024000000000020000050EB2B8C004080000000400000080000001000841062CBBE00202000004080C0600000010002010A010879BE00060500010002C00000000100000001814C0FFC00868800010281C4000000010000008010A01B7C038;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0880001800100000000020000A880000017BC01004800010001001010000000103080008000BE000000000140019010002801000018800000003E000020000102028200000003010010800000003E000000880110228100000003000010800000019E000000000500008000800001010010800000005F006400000000004000800000040010800000001E000000001000004000000000070018001000001F080000000800004000000000008211201501C01A00110000084000200000000000001110110700398001000000000000000000000000110010C0043B800100002040000000000000400011001700021D80000100204000002008000200810548108;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h0001E008001001000001000000000025102680C80000E000000A00801207000002000003C8A2108C00006000000800080202000000000001C8B30588140070000004004008020000000000004480288810603C0000040000100080000200002024C0008818423D0000020000002800000000002004500C4810421F000002000001000000000182000010004810400F000200000000000004000003000000004999400400000003001000000000000100000244481000200000000080000040221006000000001608184522000000000000300004002000010001916E3853D080200000012020000000220001000080280801D000201800050000000000260000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h8000002800400040000C0005000000008006000080000018005029400000000080000000000210208400001C215831C1200818028C010000100210000400003D20D29C012489D4F080000000000208284550002D7CC000001F0FC460028000200412086C454E16C13C48020007484470020002100412000B444004003E6380000603CD0000000800040A0A3FA66000001E07840008003E000010FE2100001078E66C000016054A000E63FE0000227FF000000C00273C0000027C00007FF9FF1000B806300810080001000440127E4801FFFC210882B9FF2000100000158000001B7FE0BF0208010003FDF7C30000040014808200095830800608011023FCFF83;
// synopsys translate_on

cycloneive_lcell_comb \inst14|vga_rgb[1]~2 (
// Equation(s):
// \inst14|vga_rgb[1]~2_combout  = (!\inst16|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst16|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst16|altsyncram_component|auto_generated|ram_block1a4~portbdataout )) # 
// (!\inst16|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst16|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\inst16|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(\inst16|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst16|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst14|vga_rgb[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|vga_rgb[1]~2 .lut_mask = 16'h00AC;
defparam \inst14|vga_rgb[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[1]~1_combout }),
	.portaaddr({\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,\inst14|pixel_address[5]~21_combout ,
\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 16384;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 19199;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 16384;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 19199;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 768'h000000421004003C007C00E80100000500400300000000020804003C00FC005000C002040020000000C000200620063C00FC004E00400E0040080100002420000000003C00FC01000380000000000040000600000000003C00FC00C000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000440000000000000027E00FC00400010010000000040A00000080400027E00FC00000000000000500040008000000480007E00FC00000000000188000000000000000000007E00FC00000000008180000000040000100208017E00FC000004C000000008B000000000100800087E00FC00200C00002000000000000006000000007E00FC00001600000000000028000002000200247E01FC00001280800000004020000000000000047E01FC000012181400100410200000300A0000007F03FC08020810040080020821000010004400007F037C00052010008000800001000000440580007F237C100100200100030020000000600C8400007F237C1000;
// synopsys translate_on

cycloneive_lcell_comb \inst14|vga_rgb[1]~3 (
// Equation(s):
// \inst14|vga_rgb[1]~3_combout  = (\inst14|always1~5_combout  & ((\inst14|vga_rgb[1]~2_combout ) # ((\inst16|altsyncram_component|auto_generated|out_address_reg_b [1] & \inst16|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\inst14|always1~5_combout ),
	.datab(\inst14|vga_rgb[1]~2_combout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst16|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\inst14|vga_rgb[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|vga_rgb[1]~3 .lut_mask = 16'hA888;
defparam \inst14|vga_rgb[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|LPM_MUX_component|auto_generated|result_node[0]~2 (
// Equation(s):
// \inst15|LPM_MUX_component|auto_generated|result_node[0]~2_combout  = (\inst|altsyncram_component|auto_generated|q_a [12] & (\inst2|Working_register [0])) # (!\inst|altsyncram_component|auto_generated|q_a [12] & 
// ((\inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst2|Working_register [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst15|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LPM_MUX_component|auto_generated|result_node[0]~2 .lut_mask = 16'hAACC;
defparam \inst15|LPM_MUX_component|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode118w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[0]~2_combout }),
	.portaaddr({\inst2|Add1~14_combout ,\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[12]~28_combout ,\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,
\inst14|pixel_address[5]~21_combout ,\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 8192;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 16383;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 8192;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 16383;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0002000000000000000000000000005B013800000000000000000000000000000000085B00382000000008000000001200000000000000DB00380000000000000800001000000002001000FB04380000000000000800000000000000000800FB06380000000000000000000000000001000000FB06384000000000000000000000000001000000FB06384000000000000000000100000000000000FB86304000000000000000000000000000000000798730400000000000000000080000200000000079E73000000000000000000000000000000000007DE73080000000000000000100000000000000007FE53080000000040000010100000000000001007F;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hED3480000C00000000010180000000010000007FED2400000000000000000080000000000000003FED6400000000000000000000000000000000003FE5E400000000000000000000000000000000003FEDE400000000000000000000000000001000083FEFC000000000000000000000000000000000003FFFFA00000000004000000000000000000000007FFFDA00000000004000000000020000000000003FFEDC00000000000000000000020000000000003FFEFC00000000000000000000020000000000003FFEFC00000000000000000000020000000000003FFEFA08000000000000000000000000000000001FFFF00001000000000000000000840002;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000001FC01C00010000000000000000000400100000000FF83810000020000000000000004000104000000FF87000008000000000000000000000100000001FFB80000000000000000000000000001000000010041980000100000000000000000000000000001E92FFEE000000000200000000010400080000000F77FFFF000000000000000000000400080000003FF3FFFF802000000000000000000620000000003FF7FFFF002000000000000000000000000000001FFFFFFC000320000100000000000020020000001FF7FFFE5003D0000000000000008020000000000FFE7FFB9007E8000000000000000010000000000FFC1F7F8007F8000080000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000FFE9DBC000EE1000000000000000000800000000FFDBFFC000F02000000000000004000BE0000000FFBFC1C001FC00000000000000000201F8000000FFFFDDE001D080000000000000000103FF000040BFFFCEF003F3800000000000000000007FE000B0F7FFDF3023F7000000000000000000000FF801E07FFF9F0F33FF0000000000000000000102FF01F473FFFFCF33FC00000200000000000000008F83FEFFFFFF4F63FE00000000000000000000002383FC7FFFFFD006F0000000000000000000000001E7FF7E7FFEF2760000000000000000000000000077FF7F5FFEEDF6080000000000000000000000001FFFFEFFF4EFFFA000000;
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode105w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode143w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[0]~2_combout }),
	.portaaddr({\inst2|Add1~14_combout ,\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[12]~28_combout ,\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,
\inst14|pixel_address[5]~21_combout ,\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000FFFFFDCE8EFFFE000000000000000000000000007FFFFFDE0FFFDA000000000000000200000000001FFFEDDEFFCF1E010002000000000000040000000FFFFFFFCA40180000000000000000000400000003FFFFF8F16CC90000018000000000000000000000FF8FFC7E07A000000000000000000000000000005FFFFC3E8FC000002000000001000000000000001FEFF81FDF8000002000000000000000020000000FFEF80E7600000000000000000000000000000007FFB8024000000000000000000000000000000001F8FA0040000000100000000000001000000010007FF800000080001000000000000010000000000005F00000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00800008001000000000000000000000003A000004000000001000000000000000080000000A0000000000040000000000000000000800000002000002000000000800000000000000080000000000000000000000080000000000000108000000000000000000000000000000000000010800000000000000000000000000000000000001000000000000000000000000040000000000000100010000000000000000000004000000000000010001000000000010000000000000000000000001100100100010001000000000000000000000000110010000020800100002000000000000000000001000000000000000100000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000C0080010000000000000000000000000000000004000000000800000000000000000002000800000000000080000000000000000000000A00080000060000000004000000000000000000080008810002C0000040000000080000000000000C00008100000000002000000000000000000000040000810001000000200000000000000008000000000481000000002000000000000000000000000000048100000000000000000000000000000000000004810000000000000000000000000000000000000080000200000000000000000000000000100000028080000800000000100000000000000000000002808001000001000010000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000008000000000008000100000000800000008000000800000800000000008000000000000000800000180000000000000000800100001000000000000008000000000080000080000000000000000000000900000000000800000000000000000000400000000440020000080000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000200000000000020000000000000000000000000020000000002000000008000000200000000000000000000000100000000401008028000000000000100000000010000000000100012000000000000010000000001010000000000021000000;
// synopsys translate_on

cycloneive_lcell_comb \inst14|vga_rgb[0]~4 (
// Equation(s):
// \inst14|vga_rgb[0]~4_combout  = (!\inst16|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst16|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst16|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # 
// (!\inst16|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst16|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\inst16|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\inst16|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst16|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst14|vga_rgb[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|vga_rgb[0]~4 .lut_mask = 16'h00AC;
defparam \inst14|vga_rgb[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst9|altpll_component|auto_generated|wire_pll1_clk [2]),
	.clk1(\inst13|altpll_component|auto_generated|wire_pll1_clk [0]),
	.ena0(\inst16|altsyncram_component|auto_generated|decode2|w_anode126w [2]),
	.ena1(\inst16|altsyncram_component|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst15|LPM_MUX_component|auto_generated|result_node[0]~2_combout }),
	.portaaddr({\inst2|Add1~12_combout ,\inst2|Add1~10_combout ,\inst2|Add1~8_combout ,\inst2|Add1~6_combout ,\inst2|Add1~4_combout ,\inst2|Add1~2_combout ,\inst2|Add1~0_combout ,\inst2|r27 [4],\inst2|r27 [3],\inst2|r27 [2],\inst2|r27 [1],\inst2|r27 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst14|pixel_address[11]~27_combout ,\inst14|pixel_address[10]~26_combout ,\inst14|pixel_address[9]~25_combout ,\inst14|pixel_address[8]~24_combout ,\inst14|pixel_address[7]~23_combout ,\inst14|pixel_address[6]~22_combout ,\inst14|pixel_address[5]~21_combout ,
\inst14|pixel_address[4]~20_combout ,\inst14|pixel_address[3]~19_combout ,\inst14|pixel_address[2]~18_combout ,\inst14|pixel_address[1]~17_combout ,\inst14|pixel_address[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .init_file = "vga_memory.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_ram:inst16|altsyncram:altsyncram_component|altsyncram_i7m1:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 16384;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 19199;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 16384;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 19199;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 768'h0000000200040038007C000000000000000000000000000008040028007C00000000020000000000000000200600002C007C00000040000000000000002000000000002C007C00000000000000000000000600000000002C007C000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000040000000000000003C007C00000000010000000040000000080000003C00FC00000000000000000000000000000000007E00BC00000000000000000000000000000000007600BC00000000008000000000000000000000007600B800000000000000000000000000000000007600B800000000000000000000000000000000007600B80000000000000000000000000000000000560138000000000000000000200000000000000056013800000000000000000020000000080000005601380800000000000000000000000000000000520138000000000000000000010000000000000052013C00000000000000000000000000040000005201381000;
// synopsys translate_on

cycloneive_lcell_comb \inst14|vga_rgb[0]~5 (
// Equation(s):
// \inst14|vga_rgb[0]~5_combout  = (\inst14|always1~5_combout  & ((\inst14|vga_rgb[0]~4_combout ) # ((\inst16|altsyncram_component|auto_generated|out_address_reg_b [1] & \inst16|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\inst14|always1~5_combout ),
	.datab(\inst14|vga_rgb[0]~4_combout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst16|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\inst14|vga_rgb[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|vga_rgb[0]~5 .lut_mask = 16'hA888;
defparam \inst14|vga_rgb[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
