
*** Running vivado
    with args -log design_wrapper_imginfile_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_wrapper_imginfile_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_wrapper_imginfile_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.137 ; gain = 0.023 ; free physical = 456 ; free virtual = 6042
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_wrapper_imginfile_0_0
Command: synth_design -top design_wrapper_imginfile_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7780
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.969 ; gain = 321.832 ; free physical = 144 ; free virtual = 5291
Synthesis current peak Physical Memory [PSS] (MB): peak = 993.071; parent = 810.714; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2622.473; parent = 1641.973; children = 980.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_wrapper_imginfile_0_0' [/home/user/imgInPL/imgInPL.gen/sources_1/bd/design_wrapper/ip/design_wrapper_imginfile_0_0/synth/design_wrapper_imginfile_0_0.vhd:63]
INFO: [Synth 8-3491] module 'imginfile' declared at '/home/user/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:13' bound to instance 'U0' of component 'imginfile' [/home/user/imgInPL/imgInPL.gen/sources_1/bd/design_wrapper/ip/design_wrapper_imginfile_0_0/synth/design_wrapper_imginfile_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'imginfile' [/home/user/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'imginfile' (0#1) [/home/user/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_wrapper_imginfile_0_0' (0#1) [/home/user/imgInPL/imgInPL.gen/sources_1/bd/design_wrapper/ip/design_wrapper_imginfile_0_0/synth/design_wrapper_imginfile_0_0.vhd:63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.938 ; gain = 389.801 ; free physical = 248 ; free virtual = 5143
Synthesis current peak Physical Memory [PSS] (MB): peak = 1064.553; parent = 887.263; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2690.441; parent = 1709.941; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1724.781 ; gain = 404.645 ; free physical = 177 ; free virtual = 5077
Synthesis current peak Physical Memory [PSS] (MB): peak = 1064.553; parent = 887.263; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2705.285; parent = 1724.785; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1732.785 ; gain = 412.648 ; free physical = 174 ; free virtual = 5074
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1064.553; parent = 887.263; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2713.289; parent = 1732.789; children = 980.500
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'send.n_line_reg' [/home/user/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1750.598 ; gain = 430.461 ; free physical = 130 ; free virtual = 5031
Synthesis current peak Physical Memory [PSS] (MB): peak = 1064.553; parent = 887.263; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2731.102; parent = 1750.602; children = 980.500
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_wrapper_imginfile_0_0 has port data_valid driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 168 ; free virtual = 4382
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 166 ; free virtual = 4381
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 156 ; free virtual = 4371
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 252 ; free virtual = 4178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 252 ; free virtual = 4178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 252 ; free virtual = 4178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 252 ; free virtual = 4178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 252 ; free virtual = 4178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 252 ; free virtual = 4178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT2   |    69|
|3     |LUT3   |    20|
|4     |LUT4   |    15|
|5     |LUT5   |    10|
|6     |LUT6   |    15|
|7     |LD     |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   181|
|2     |  U0     |imginfile |   181|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 252 ; free virtual = 4178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.071; parent = 1180.712; children = 182.357
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.312; parent = 2055.812; children = 980.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.809 ; gain = 735.672 ; free physical = 249 ; free virtual = 4174
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2055.816 ; gain = 735.672 ; free physical = 249 ; free virtual = 4174
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.715 ; gain = 0.000 ; free physical = 339 ; free virtual = 4281
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.660 ; gain = 0.000 ; free physical = 287 ; free virtual = 4231
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete, checksum: e07f0712
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 2086.660 ; gain = 766.523 ; free physical = 488 ; free virtual = 4432
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/user/imgInPL/imgInPL.runs/design_wrapper_imginfile_0_0_synth_1/design_wrapper_imginfile_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2360.488 ; gain = 273.828 ; free physical = 1448 ; free virtual = 5431
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_wrapper_imginfile_0_0, cache-ID = fe345025706319ea
INFO: [Common 17-1381] The checkpoint '/home/user/imgInPL/imgInPL.runs/design_wrapper_imginfile_0_0_synth_1/design_wrapper_imginfile_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_wrapper_imginfile_0_0_utilization_synth.rpt -pb design_wrapper_imginfile_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 09:02:50 2023...
