V 50
K 167868331100 ofd64
Y 0
D 0 0 1700 1100
Z 1
i 107
I 96 virtex:FD16CE 1 470 605 0 1 '
C 66 1 4 0
C 88 1 1 0
C 103 6 8 0
C 98 6 7 0
C 89 1 3 0
I 97 virtex:FD16CE 1 470 485 0 1 '
C 89 3 3 0
C 98 3 7 0
C 103 3 8 0
C 88 6 1 0
C 66 2 4 0
T 1570 50 10 0 9 1
T 1560 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 1560 75 30 0 3 JRG
Q 14 0 0
N 88
J 470 685 8
J 310 685 9
J 195 455 7
J 310 455 9
J 310 565 11
J 470 565 8
B 2 1
L 340 690 20 0 3 0 1 0 D[31:16]
B 5 2
B 3 4
L 200 460 30 0 3 0 1 0 D[31:0]
B 4 5
B 5 6
L 340 570 20 0 3 0 1 0 D[15:0]
N 98
J 195 435 1
J 420 435 3
J 470 545 2
J 420 545 5
J 420 665 3
J 470 665 2
S 1 2
L 205 435 10 0 3 0 1 0 CE
S 2 4
S 4 3
S 4 5
S 5 6
N 89
J 470 645 2
J 440 645 3
J 470 525 2
J 440 525 5
J 440 420 3
J 195 420 1
S 2 1
S 4 2
S 4 3
S 5 4
S 6 5
L 205 420 10 0 3 0 1 0 C
N 103
J 195 405 1
J 455 405 3
J 470 495 2
J 455 495 5
J 455 615 3
J 470 615 2
S 1 2
L 205 405 10 0 3 0 1 0 CLR
S 2 4
S 4 3
S 4 5
S 5 6
N 66
J 590 685 8
J 590 565 8
J 770 565 9
J 770 685 11
J 770 945 9
J 965 945 7
B 1 4
L 630 690 20 0 3 0 1 0 Q[31:16]
B 2 3
L 630 570 20 0 3 0 1 0 Q[15:0]
B 3 4
B 4 5
B 5 6
L 835 950 30 0 3 0 1 0 Q[31:0]
I 69 virtex:BSHEETL 1 1260 0 0 1 '
T 1545 70 10 0 9 32-Bit Input D Flip-Flop w/Chip Enable and Asynchronus Clear
T 1440 100 10 0 9 VIRTEX Family FD32CE  Macro
T 1490 50 10 0 9 7th August 2001
E
