verilog work "C:/Users/Ruth/Documents/GitHub/8BitALU/8-bit ALU/work/planAhead/8-bit ALU/8-bit ALU.srcs/sources_1/imports/verilog/shifter_3.v"
verilog work "C:/Users/Ruth/Documents/GitHub/8BitALU/8-bit ALU/work/planAhead/8-bit ALU/8-bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v"
verilog work "C:/Users/Ruth/Documents/GitHub/8BitALU/8-bit ALU/work/planAhead/8-bit ALU/8-bit ALU.srcs/sources_1/imports/verilog/compare_1.v"
verilog work "C:/Users/Ruth/Documents/GitHub/8BitALU/8-bit ALU/work/planAhead/8-bit ALU/8-bit ALU.srcs/sources_1/imports/verilog/boolean_2.v"
verilog work "C:/Users/Ruth/Documents/GitHub/8BitALU/8-bit ALU/work/planAhead/8-bit ALU/8-bit ALU.srcs/sources_1/imports/verilog/adder_4.v"
verilog work "C:/Users/Ruth/Documents/GitHub/8BitALU/8-bit ALU/work/planAhead/8-bit ALU/8-bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
