// Seed: 2587711758
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    output id_3,
    input id_4,
    output logic id_5
);
  reg   id_6;
  logic id_7 = id_0;
  initial
    if ({id_0, 1 ^ id_1 ^ 1}) begin
      id_2 <= id_6;
    end
  logic id_8 = {id_6, 1} & id_7;
endmodule
