//###########################################################################
//
// FILE:   F2802x_Adc.h
//
// TITLE:  F2802x Device ADC Register Definitions.
//
//###########################################################################
// $TI Release: F2802x Support Library v230 $
// $Release Date: Fri May  8 07:43:05 CDT 2015 $
// $Copyright: Copyright (C) 2008-2015 Texas Instruments Incorporated -
//             http://www.ti.com/ ALL RIGHTS RESERVED $
//###########################################################################

#ifndef F2802x_ADC_H
#define F2802x_ADC_H

#ifdef __cplusplus
extern "C" {
#endif


//---------------------------------------------------------------------------
// ADC Individual Register Bit Definitions:

struct ADCCTL1_BITS {      // bits  description
    uint16_t  TEMPCONV:1;    // 0     Temperature sensor connection
    uint16_t  VREFLOCONV:1;  // 1     VSSA connection
    uint16_t  INTPULSEPOS:1; // 2     INT pulse generation control
    uint16_t  ADCREFSEL:1;   // 3     Internal/external reference select
    uint16_t  rsvd1:1;       // 4     reserved
    uint16_t  ADCREFPWD:1;   // 5     Reference buffers powerdown
    uint16_t  ADCBGPWD:1;    // 6     ADC bandgap powerdown
    uint16_t  ADCPWDN:1;     // 7     ADC powerdown
    uint16_t  ADCBSYCHN:5;   // 12:8  ADC busy on a channel
    uint16_t  ADCBSY:1;      // 13    ADC busy signal
    uint16_t  ADCENABLE:1;   // 14    ADC enable
    uint16_t  RESET:1;       // 15    ADC master reset
};


union ADCCTL1_REG {
   uint16_t                all;
   struct ADCCTL1_BITS   bit;
};

// This register is not supported in Rev. 0 silicon.
struct ADCCTL2_BITS {        // bits  description
    uint16_t  CLKDIV2EN:1;     // 0     ADC input clock /2 enable
    uint16_t  ADCNONOVERLAP:1; // 1     ADCNONOVERLAP Control bit
    uint16_t  rsvd1:14;        // 15:2  reserved
};

union ADCCTL2_REG {
   uint16_t                all;
   struct ADCCTL2_BITS   bit;
};

struct ADCINT_BITS {       // bits   description
    uint16_t  ADCINT1:1;     // 0      ADC Interrupt Flag 1
    uint16_t  ADCINT2:1;     // 1      ADC Interrupt Flag 2
    uint16_t  ADCINT3:1;     // 2      ADC Interrupt Flag 3
    uint16_t  ADCINT4:1;     // 3      ADC Interrupt Flag 4
    uint16_t  ADCINT5:1;     // 4      ADC Interrupt Flag 5
    uint16_t  ADCINT6:1;     // 5      ADC Interrupt Flag 6
    uint16_t  ADCINT7:1;     // 6      ADC Interrupt Flag 7
    uint16_t  ADCINT8:1;     // 7      ADC Interrupt Flag 8
    uint16_t  ADCINT9:1;     // 8      ADC Interrupt Flag 9
    uint16_t  rsvd1:7;       // 15:9   reserved
};

union ADCINT_REG {
   uint16_t                 all;
   struct ADCINT_BITS     bit;
};

struct INTSEL1N2_BITS {       // bits   description
    uint16_t  INT1SEL:5;        // 4:0    INTx EOC Source Select
    uint16_t  INT1E:1;          // 5      INTx Interrupt Enable
    uint16_t  INT1CONT:1;       // 6      INTx Continuous Mode Enable
    uint16_t  rsvd1:1;          // 7      reserved
    uint16_t  INT2SEL:5;        // 12:8   INTy EOC Source Select
    uint16_t  INT2E:1;          // 13     INTy Interrupt Enable
    uint16_t  INT2CONT:1;       // 14     INTy Continuous Mode Enable
    uint16_t  rsvd2:1;          // 15     reserved
};

union INTSEL1N2_REG {
    uint16_t                all;
    struct INTSEL1N2_BITS bit;
};


struct INTSEL3N4_BITS {       // bits   description
    uint16_t  INT3SEL:5;        // 4:0    INTx EOC Source Select
    uint16_t  INT3E:1;          // 5      INTx Interrupt Enable
    uint16_t  INT3CONT:1;       // 6      INTx Continuous Mode Enable
    uint16_t  rsvd1:1;          // 7      reserved
    uint16_t  INT4SEL:5;        // 12:8   INTy EOC Source Select
    uint16_t  INT4E:1;          // 13     INTy Interrupt Enable
    uint16_t  INT4CONT:1;       // 14     INTy Continuous Mode Enable
    uint16_t  rsvd2:1;          // 15     reserved
};

union INTSEL3N4_REG {
    uint16_t                all;
    struct INTSEL3N4_BITS bit;
};


struct INTSEL5N6_BITS {       // bits   description
    uint16_t  INT5SEL:5;        // 4:0    INTx EOC Source Select
    uint16_t  INT5E:1;          // 5      INTx Interrupt Enable
    uint16_t  INT5CONT:1;       // 6      INTx Continuous Mode Enable
    uint16_t  rsvd1:1;          // 7      reserved
    uint16_t  INT6SEL:5;        // 12:8   INTy EOC Source Select
    uint16_t  INT6E:1;          // 13     INTy Interrupt Enable
    uint16_t  INT6CONT:1;       // 14     INTy Continuous Mode Enable
    uint16_t  rsvd2:1;          // 15     reserved
};

union INTSEL5N6_REG {
    uint16_t                all;
    struct INTSEL5N6_BITS bit;
};


struct INTSEL7N8_BITS {       // bits   description
    uint16_t  INT7SEL:5;        // 4:0    INTx EOC Source Select
    uint16_t  INT7E:1;          // 5      INTx Interrupt Enable
    uint16_t  INT7CONT:1;       // 6      INTx Continuous Mode Enable
    uint16_t  rsvd1:1;          // 7      reserved
    uint16_t  INT8SEL:5;        // 12:8   INTy EOC Source Select
    uint16_t  INT8E:1;          // 13     INTy Interrupt Enable
    uint16_t  INT8CONT:1;       // 14     INTy Continuous Mode Enable
    uint16_t  rsvd2:1;          // 15     reserved
};

union INTSEL7N8_REG {
    uint16_t                all;
    struct INTSEL7N8_BITS bit;
};


struct INTSEL9N10_BITS {      // bits   description
    uint16_t  INT9SEL:5;        // 4:0    INTx EOC Source Select
    uint16_t  INT9E:1;          // 5      INTx Interrupt Enable
    uint16_t  INT9CONT:1;       // 6      INTx Continuous Mode Enable
    uint16_t  rsvd1:1;          // 7      reserved
    uint16_t  INT10SEL:5;       // 12:8   INTy EOC Source Select
    uint16_t  INT10E:1;         // 13     INTy Interrupt Enable
    uint16_t  INT10CONT:1;      // 14     INTy Continuous Mode Enable
    uint16_t  rsvd2:1;          // 15     reserved
};

union INTSEL9N10_REG {
    uint16_t                all;
    struct INTSEL9N10_BITS bit;
};

struct SOCPRICTL_BITS {       // bits   description
    uint16_t  SOCPRIORITY:5;    // 4:0    Start-of-conversion Priority
    uint16_t  RRPOINTER:6;      // 10:5   Round Robin Pointer
    uint16_t  rsvd1:4;          // 14:11  reserved
    uint16_t  ONESHOT:1;        // 15     One Shot Mode Enabled - bit does not exist in Rev. 0 silicon
};

union SOCPRICTL_REG {
    uint16_t                 all;
    struct SOCPRICTL_BITS  bit;
};

struct ADCSAMPLEMODE_BITS {   // bits   description
    uint16_t SIMULEN0:1;        // 0      SOC0 Simultaneous Sampling Enable
    uint16_t SIMULEN2:1;        // 1      SOC2 Simultaneous Sampling Enable
    uint16_t SIMULEN4:1;        // 2      SOC4 Simultaneous Sampling Enable
    uint16_t SIMULEN6:1;        // 3      SOC6 Simultaneous Sampling Enable
    uint16_t SIMULEN8:1;        // 4      SOC8 Simultaneous Sampling Enable
    uint16_t SIMULEN10:1;       // 5      SOC10 Simultaneous Sampling Enable
    uint16_t SIMULEN12:1;       // 6      SOC12 Simultaneous Sampling Enable
    uint16_t SIMULEN14:1;       // 7      SOC14 Simultaneous Sampling Enable
    uint16_t rsvd1:8;           //15:8    reserved
};

union ADCSAMPLEMODE_REG {
    uint16_t                      all;
    struct ADCSAMPLEMODE_BITS   bit;
};

struct ADCINTSOCSEL1_BITS {   // bits   description
    uint16_t SOC0:2;            // 1:0      ADCINT Start-of-conversion Select
    uint16_t SOC1:2;            // 3:2      ADCINT Start-of-conversion Select
    uint16_t SOC2:2;            // 5:4      ADCINT Start-of-conversion Select
    uint16_t SOC3:2;            // 7:6      ADCINT Start-of-conversion Select
    uint16_t SOC4:2;            // 9:8      ADCINT Start-of-conversion Select
    uint16_t SOC5:2;            // 11:10    ADCINT Start-of-conversion Select
    uint16_t SOC6:2;            // 13:12    ADCINT Start-of-conversion Select
    uint16_t SOC7:2;            // 15:14    ADCINT Start-of-conversion Select
};

union ADCINTSOCSEL1_REG {
    uint16_t                    all;
    struct ADCINTSOCSEL1_BITS bit;
};

struct ADCINTSOCSEL2_BITS {   // bits   description
    uint16_t SOC8:2;            // 1:0      ADCINT Start-of-conversion Select
    uint16_t SOC9:2;            // 3:2      ADCINT Start-of-conversion Select
    uint16_t SOC10:2;           // 5:4      ADCINT Start-of-conversion Select
    uint16_t SOC11:2;           // 7:6      ADCINT Start-of-conversion Select
    uint16_t SOC12:2;           // 9:8      ADCINT Start-of-conversion Select
    uint16_t SOC13:2;           // 11:10    ADCINT Start-of-conversion Select
    uint16_t SOC14:2;           // 13:12    ADCINT Start-of-conversion Select
    uint16_t SOC15:2;           // 15:14    ADCINT Start-of-conversion Select
};

union ADCINTSOCSEL2_REG {
    uint16_t                    all;
    struct ADCINTSOCSEL2_BITS bit;
};

struct ADCSOC_BITS {          // bits  description
    uint16_t SOC0:1;            // 0     Start-of-conversion for CONV0
    uint16_t SOC1:1;            // 1     Start-of-conversion for CONV1
    uint16_t SOC2:1;            // 2     Start-of-conversion for CONV2
    uint16_t SOC3:1;            // 3     Start-of-conversion for CONV3
    uint16_t SOC4:1;            // 4     Start-of-conversion for CONV4
    uint16_t SOC5:1;            // 5     Start-of-conversion for CONV5
    uint16_t SOC6:1;            // 6     Start-of-conversion for CONV6
    uint16_t SOC7:1;            // 7     Start-of-conversion for CONV7
    uint16_t SOC8:1;            // 8     Start-of-conversion for CONV8
    uint16_t SOC9:1;            // 9     Start-of-conversion for CONV9
    uint16_t SOC10:1;           // 10    Start-of-conversion for CONV10
    uint16_t SOC11:1;           // 11    Start-of-conversion for CONV11
    uint16_t SOC12:1;           // 12    Start-of-conversion for CONV12
    uint16_t SOC13:1;           // 13    Start-of-conversion for CONV13
    uint16_t SOC14:1;           // 14    Start-of-conversion for CONV14
    uint16_t SOC15:1;           // 15    Start-of-conversion for CONV15
};

union ADCSOC_REG {
    uint16_t                    all;
    struct ADCSOC_BITS        bit;
};

struct ADCSOCxCTL_BITS {      // bits  description
    uint16_t ACQPS:6;           // 5:0   Acquisition Pulse Size
    uint16_t CHSEL:4;           // 9:6   SOCx Channel Select
    uint16_t rsvd1:1;           // 10    reserved
    uint16_t TRIGSEL:5;         // 15:11 SOCx Trigger Select
};

union ADCSOCxCTL_REG {
    uint16_t                  all;
    struct ADCSOCxCTL_BITS  bit;
};

// Rev. 0 silicon - BG_FINE_TRIM = bits 3:0.
//                  BG_COARSE_TRIM = bits : 8:4
// Rev. A and beyond silicon = below register definition:
struct ADCREFTRIM_BITS{         // bits   description
    uint16_t  BG_FINE_TRIM:5;     // 4:0    Coarse trim for internal BG
    uint16_t  BG_COARSE_TRIM:4;   // 8:5    Fine trim for internal BG
    uint16_t  EXTREF_FINE_TRIM:5; // 13:9   Fine trim for external reference
    uint16_t  rsvd1:2;            // 15:14  reserved
};

union ADCREFTRIM_REG{
    uint16_t      all;
    struct ADCREFTRIM_BITS bit;
};

struct ADCOFFTRIM_BITS{       // bits   description
    int16_t   OFFTRIM:9;        // 8:0    Offset Trim
    uint16_t  rsvd1:7;          // 15:9   reserved
};

union ADCOFFTRIM_REG{
    uint16_t      all;
    struct ADCOFFTRIM_BITS bit;
};

struct COMPHYSTCTL_BITS{                // bits description
    uint16_t  rsvd1:1;                    // 0    reserved
    uint16_t  COMP1_HYST_DISABLE:1;      // 1    Comparator 1 Hysteresis Disable
    uint16_t  rsvd2:4;                   // 5:2  reserved
    uint16_t  COMP2_HYST_DISABLE:1;      // 6    Comparator 2 Hysteresis Disable
    uint16_t  rsvd3:10;                  // 15:7 reserved
};

union COMPHYSTCTL_REG{
    uint16_t      all;
    struct COMPHYSTCTL_BITS bit;
};

//---------------------------------------------------------------------------
// ADC Register Definitions:

struct ADC_REGS {
    union  ADCCTL1_REG           ADCCTL1;         // ADC Control 1
    union  ADCCTL2_REG           ADCCTL2;         // ADC Control 2 - not available in Rev. 0 silicon
    uint16_t                       rsvd1[2];        // reserved
    union  ADCINT_REG            ADCINTFLG;       // ADC Interrupt Flag
    union  ADCINT_REG            ADCINTFLGCLR;    // ADC Interrupt Flag Clear
    union  ADCINT_REG            ADCINTOVF;       // ADC Interrupt Overflow
    union  ADCINT_REG            ADCINTOVFCLR;    // ADC Interrupt Overflow Clear
    union  INTSEL1N2_REG         INTSEL1N2;       // ADC Interrupt 1 and 2 Selection
    union  INTSEL3N4_REG         INTSEL3N4;       // ADC Interrupt 3 and 4 Selection
    union  INTSEL5N6_REG         INTSEL5N6;       // ADC Interrupt 5 and 6 Selection
    union  INTSEL7N8_REG         INTSEL7N8;       // ADC Interrupt 7 and 8 Selection
    union  INTSEL9N10_REG        INTSEL9N10;      // ADC Interrupt 9 and 10 Selection
    uint16_t                       rsvd2[3];        // reserved
    union  SOCPRICTL_REG         SOCPRICTL;       // ADC SOC Priority Control
    uint16_t                       rsvd3;           // reserved
    union  ADCSAMPLEMODE_REG     ADCSAMPLEMODE;   // ADC Sampling Mode
    uint16_t                       rsvd4;           // reserved
    union  ADCINTSOCSEL1_REG     ADCINTSOCSEL1;   // ADC Interrupt SOC Selection 1
    union  ADCINTSOCSEL2_REG     ADCINTSOCSEL2;   // ADC Interrupt SOC Selection 2
    uint16_t                       rsvd5[2];        // reserved
    union  ADCSOC_REG            ADCSOCFLG1;      // ADC SOC Flag 1
    uint16_t                       rsvd6;           // reserved
    union  ADCSOC_REG            ADCSOCFRC1;      // ADC SOC Flag Force 1
    uint16_t                       rsvd7;           // reserved
    union  ADCSOC_REG            ADCSOCOVF1;      // ADC SOC Overflow 1
    uint16_t                       rsvd8;           // reserved
    union  ADCSOC_REG            ADCSOCOVFCLR1;   // ADC SOC Overflow Clear 1
    uint16_t                       rsvd9;           // reserved
    union  ADCSOCxCTL_REG        ADCSOC0CTL;      // ADC SOC0 Control
    union  ADCSOCxCTL_REG        ADCSOC1CTL;      // ADC SOC1 Control
    union  ADCSOCxCTL_REG        ADCSOC2CTL;      // ADC SOC2 Control
    union  ADCSOCxCTL_REG        ADCSOC3CTL;      // ADC SOC3 Control
    union  ADCSOCxCTL_REG        ADCSOC4CTL;      // ADC SOC4 Control
    union  ADCSOCxCTL_REG        ADCSOC5CTL;      // ADC SOC5 Control
    union  ADCSOCxCTL_REG        ADCSOC6CTL;      // ADC SOC6 Control
    union  ADCSOCxCTL_REG        ADCSOC7CTL;      // ADC SOC7 Control
    union  ADCSOCxCTL_REG        ADCSOC8CTL;      // ADC SOC8 Control
    union  ADCSOCxCTL_REG        ADCSOC9CTL;      // ADC SOC9 Control
    union  ADCSOCxCTL_REG        ADCSOC10CTL;     // ADC SOC10 Control
    union  ADCSOCxCTL_REG        ADCSOC11CTL;     // ADC SOC11 Control
    union  ADCSOCxCTL_REG        ADCSOC12CTL;     // ADC SOC12 Control
    union  ADCSOCxCTL_REG        ADCSOC13CTL;     // ADC SOC13 Control
    union  ADCSOCxCTL_REG        ADCSOC14CTL;     // ADC SOC14 Control
    union  ADCSOCxCTL_REG        ADCSOC15CTL;     // ADC SOC15 Control
    uint16_t                       rsvd10 [16];     // reserved
    union  ADCREFTRIM_REG        ADCREFTRIM;      // Reference Trim Register
    union  ADCOFFTRIM_REG        ADCOFFTRIM;      // Offset Trim Register
    uint16_t                       rsvd11 [10];     // reserved
    union  COMPHYSTCTL_REG       COMPHYSTCTL;     // COMP Hysteresis Control Register
    uint16_t                       rsvd12 [3];      // reserved
};


struct ADC_RESULT_REGS
{
    uint16_t                 ADCRESULT0;    // Conversion Result Buffer 0
    uint16_t                 ADCRESULT1;    // Conversion Result Buffer 1
    uint16_t                 ADCRESULT2;    // Conversion Result Buffer 2
    uint16_t                 ADCRESULT3;    // Conversion Result Buffer 3
    uint16_t                 ADCRESULT4;    // Conversion Result Buffer 4
    uint16_t                 ADCRESULT5;    // Conversion Result Buffer 5
    uint16_t                 ADCRESULT6;    // Conversion Result Buffer 6
    uint16_t                 ADCRESULT7;    // Conversion Result Buffer 7
    uint16_t                 ADCRESULT8;    // Conversion Result Buffer 8
    uint16_t                 ADCRESULT9;    // Conversion Result Buffer 9
    uint16_t                 ADCRESULT10;   // Conversion Result Buffer 10
    uint16_t                 ADCRESULT11;   // Conversion Result Buffer 11
    uint16_t                 ADCRESULT12;   // Conversion Result Buffer 12
    uint16_t                 ADCRESULT13;   // Conversion Result Buffer 13
    uint16_t                 ADCRESULT14;   // Conversion Result Buffer 14
    uint16_t                 ADCRESULT15;   // Conversion Result Buffer 15
    uint16_t                 rsvd[16];      // reserved
};

//---------------------------------------------------------------------------
// ADC External References & Function Declarations:
//
extern volatile struct ADC_REGS AdcRegs;
extern volatile struct ADC_RESULT_REGS AdcResult;


#ifdef __cplusplus
}
#endif /* extern "C" */


#endif  // end of F2802x_ADC_H definition
//===========================================================================
// End of file.
//===========================================================================

