// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition"

// DATE "11/08/2016 12:33:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PCupdate (
	clk,
	reset,
	branch,
	jump,
	zero,
	offset,
	jAddr,
	pc);
input 	clk;
input 	reset;
input 	branch;
input 	jump;
input 	zero;
input 	[31:0] offset;
input 	[25:0] jAddr;
output 	[31:0] pc;

// Design Ports Information
// offset[30]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[31]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[3]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[9]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[10]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[11]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[12]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[12]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[13]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[14]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[14]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[15]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[16]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[16]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[17]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[17]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[18]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[18]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[19]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[19]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[20]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[20]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[21]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[22]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[23]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[23]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[24]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[24]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[25]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr[25]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[26]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[27]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[28]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offset[29]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \offset[30]~input_o ;
wire \offset[31]~input_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \pc[8]~output_o ;
wire \pc[9]~output_o ;
wire \pc[10]~output_o ;
wire \pc[11]~output_o ;
wire \pc[12]~output_o ;
wire \pc[13]~output_o ;
wire \pc[14]~output_o ;
wire \pc[15]~output_o ;
wire \pc[16]~output_o ;
wire \pc[17]~output_o ;
wire \pc[18]~output_o ;
wire \pc[19]~output_o ;
wire \pc[20]~output_o ;
wire \pc[21]~output_o ;
wire \pc[22]~output_o ;
wire \pc[23]~output_o ;
wire \pc[24]~output_o ;
wire \pc[25]~output_o ;
wire \pc[26]~output_o ;
wire \pc[27]~output_o ;
wire \pc[28]~output_o ;
wire \pc[29]~output_o ;
wire \pc[30]~output_o ;
wire \pc[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \branch~input_o ;
wire \zero~input_o ;
wire \s_pc4[2]~0_combout ;
wire \offset[0]~input_o ;
wire \Add1~0_combout ;
wire \jAddr[0]~input_o ;
wire \jump~input_o ;
wire \Add1~2_combout ;
wire \Add1~3_combout ;
wire \reset~input_o ;
wire \s_pc4[2]~1 ;
wire \s_pc4[3]~2_combout ;
wire \offset[1]~input_o ;
wire \Add1~1 ;
wire \Add1~4_combout ;
wire \jAddr[1]~input_o ;
wire \Add1~6_combout ;
wire \Add1~7_combout ;
wire \jAddr[2]~input_o ;
wire \s_pc4[3]~3 ;
wire \s_pc4[4]~4_combout ;
wire \Add1~10_combout ;
wire \offset[2]~input_o ;
wire \Add1~5 ;
wire \Add1~8_combout ;
wire \Add1~11_combout ;
wire \offset[3]~input_o ;
wire \s_pc4[4]~5 ;
wire \s_pc4[5]~6_combout ;
wire \Add1~9 ;
wire \Add1~12_combout ;
wire \jAddr[3]~input_o ;
wire \Add1~14_combout ;
wire \Add1~15_combout ;
wire \jAddr[4]~input_o ;
wire \s_pc4[5]~7 ;
wire \s_pc4[6]~8_combout ;
wire \Add1~18_combout ;
wire \offset[4]~input_o ;
wire \Add1~13 ;
wire \Add1~16_combout ;
wire \Add1~19_combout ;
wire \jAddr[5]~input_o ;
wire \s_pc4[6]~9 ;
wire \s_pc4[7]~10_combout ;
wire \Add1~22_combout ;
wire \offset[5]~input_o ;
wire \Add1~17 ;
wire \Add1~20_combout ;
wire \Add1~23_combout ;
wire \offset[6]~input_o ;
wire \s_pc4[7]~11 ;
wire \s_pc4[8]~12_combout ;
wire \Add1~21 ;
wire \Add1~24_combout ;
wire \jAddr[6]~input_o ;
wire \Add1~26_combout ;
wire \Add1~27_combout ;
wire \s_pc4[8]~13 ;
wire \s_pc4[9]~14_combout ;
wire \jAddr[7]~input_o ;
wire \Add1~30_combout ;
wire \offset[7]~input_o ;
wire \Add1~25 ;
wire \Add1~28_combout ;
wire \Add1~31_combout ;
wire \s_pc4[9]~15 ;
wire \s_pc4[10]~16_combout ;
wire \jAddr[8]~input_o ;
wire \Add1~34_combout ;
wire \offset[8]~input_o ;
wire \Add1~29 ;
wire \Add1~32_combout ;
wire \Add1~35_combout ;
wire \jAddr[9]~input_o ;
wire \s_pc4[10]~17 ;
wire \s_pc4[11]~18_combout ;
wire \Add1~38_combout ;
wire \offset[9]~input_o ;
wire \Add1~33 ;
wire \Add1~36_combout ;
wire \Add1~39_combout ;
wire \jAddr[10]~input_o ;
wire \s_pc4[11]~19 ;
wire \s_pc4[12]~20_combout ;
wire \Add1~42_combout ;
wire \offset[10]~input_o ;
wire \Add1~37 ;
wire \Add1~40_combout ;
wire \Add1~43_combout ;
wire \jAddr[11]~input_o ;
wire \s_pc4[12]~21 ;
wire \s_pc4[13]~22_combout ;
wire \Add1~46_combout ;
wire \offset[11]~input_o ;
wire \Add1~41 ;
wire \Add1~44_combout ;
wire \Add1~47_combout ;
wire \offset[12]~input_o ;
wire \s_pc4[13]~23 ;
wire \s_pc4[14]~24_combout ;
wire \Add1~45 ;
wire \Add1~48_combout ;
wire \jAddr[12]~input_o ;
wire \Add1~50_combout ;
wire \Add1~51_combout ;
wire \jAddr[13]~input_o ;
wire \s_pc4[14]~25 ;
wire \s_pc4[15]~26_combout ;
wire \Add1~54_combout ;
wire \offset[13]~input_o ;
wire \Add1~49 ;
wire \Add1~52_combout ;
wire \Add1~55_combout ;
wire \s_pc4[15]~27 ;
wire \s_pc4[16]~28_combout ;
wire \offset[14]~input_o ;
wire \Add1~53 ;
wire \Add1~56_combout ;
wire \jAddr[14]~input_o ;
wire \Add1~58_combout ;
wire \Add1~59_combout ;
wire \jAddr[15]~input_o ;
wire \s_pc4[16]~29 ;
wire \s_pc4[17]~30_combout ;
wire \Add1~62_combout ;
wire \offset[15]~input_o ;
wire \Add1~57 ;
wire \Add1~60_combout ;
wire \Add1~63_combout ;
wire \jAddr[16]~input_o ;
wire \s_pc4[17]~31 ;
wire \s_pc4[18]~32_combout ;
wire \Add1~66_combout ;
wire \offset[16]~input_o ;
wire \Add1~61 ;
wire \Add1~64_combout ;
wire \Add1~67_combout ;
wire \jAddr[17]~input_o ;
wire \s_pc4[18]~33 ;
wire \s_pc4[19]~34_combout ;
wire \Add1~70_combout ;
wire \offset[17]~input_o ;
wire \Add1~65 ;
wire \Add1~68_combout ;
wire \Add1~71_combout ;
wire \jAddr[18]~input_o ;
wire \s_pc4[19]~35 ;
wire \s_pc4[20]~36_combout ;
wire \Add1~74_combout ;
wire \offset[18]~input_o ;
wire \Add1~69 ;
wire \Add1~72_combout ;
wire \Add1~75_combout ;
wire \offset[19]~input_o ;
wire \s_pc4[20]~37 ;
wire \s_pc4[21]~38_combout ;
wire \Add1~73 ;
wire \Add1~76_combout ;
wire \jAddr[19]~input_o ;
wire \Add1~78_combout ;
wire \Add1~79_combout ;
wire \offset[20]~input_o ;
wire \s_pc4[21]~39 ;
wire \s_pc4[22]~40_combout ;
wire \Add1~77 ;
wire \Add1~80_combout ;
wire \jAddr[20]~input_o ;
wire \Add1~82_combout ;
wire \Add1~83_combout ;
wire \offset[21]~input_o ;
wire \s_pc4[22]~41 ;
wire \s_pc4[23]~42_combout ;
wire \Add1~81 ;
wire \Add1~84_combout ;
wire \jAddr[21]~input_o ;
wire \Add1~86_combout ;
wire \Add1~87_combout ;
wire \offset[22]~input_o ;
wire \s_pc4[23]~43 ;
wire \s_pc4[24]~44_combout ;
wire \Add1~85 ;
wire \Add1~88_combout ;
wire \jAddr[22]~input_o ;
wire \Add1~90_combout ;
wire \Add1~91_combout ;
wire \jAddr[23]~input_o ;
wire \s_pc4[24]~45 ;
wire \s_pc4[25]~46_combout ;
wire \Add1~94_combout ;
wire \offset[23]~input_o ;
wire \Add1~89 ;
wire \Add1~92_combout ;
wire \Add1~95_combout ;
wire \jAddr[24]~input_o ;
wire \s_pc4[25]~47 ;
wire \s_pc4[26]~48_combout ;
wire \Add1~98_combout ;
wire \offset[24]~input_o ;
wire \Add1~93 ;
wire \Add1~96_combout ;
wire \Add1~99_combout ;
wire \jAddr[25]~input_o ;
wire \s_pc4[26]~49 ;
wire \s_pc4[27]~50_combout ;
wire \Add1~102_combout ;
wire \offset[25]~input_o ;
wire \Add1~97 ;
wire \Add1~100_combout ;
wire \Add1~103_combout ;
wire \s_pc4[27]~51 ;
wire \s_pc4[28]~52_combout ;
wire \offset[26]~input_o ;
wire \Add1~101 ;
wire \Add1~104_combout ;
wire \Add1~106_combout ;
wire \s_pc4[28]~53 ;
wire \s_pc4[29]~54_combout ;
wire \offset[27]~input_o ;
wire \Add1~105 ;
wire \Add1~107_combout ;
wire \Add1~109_combout ;
wire \offset[28]~input_o ;
wire \s_pc4[29]~55 ;
wire \s_pc4[30]~56_combout ;
wire \Add1~108 ;
wire \Add1~110_combout ;
wire \Add1~112_combout ;
wire \s_pc4[30]~57 ;
wire \s_pc4[31]~58_combout ;
wire \offset[29]~input_o ;
wire \Add1~111 ;
wire \Add1~113_combout ;
wire \Add1~115_combout ;
wire [31:0] s_pc;


// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \pc[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \pc[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \pc[2]~output (
	.i(s_pc[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \pc[3]~output (
	.i(s_pc[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \pc[4]~output (
	.i(s_pc[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \pc[5]~output (
	.i(s_pc[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \pc[6]~output (
	.i(s_pc[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \pc[7]~output (
	.i(s_pc[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \pc[8]~output (
	.i(s_pc[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \pc[9]~output (
	.i(s_pc[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \pc[10]~output (
	.i(s_pc[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \pc[11]~output (
	.i(s_pc[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \pc[12]~output (
	.i(s_pc[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \pc[13]~output (
	.i(s_pc[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \pc[14]~output (
	.i(s_pc[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \pc[15]~output (
	.i(s_pc[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \pc[16]~output (
	.i(s_pc[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \pc[17]~output (
	.i(s_pc[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \pc[18]~output (
	.i(s_pc[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \pc[19]~output (
	.i(s_pc[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \pc[20]~output (
	.i(s_pc[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \pc[21]~output (
	.i(s_pc[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \pc[22]~output (
	.i(s_pc[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \pc[23]~output (
	.i(s_pc[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \pc[24]~output (
	.i(s_pc[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \pc[25]~output (
	.i(s_pc[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \pc[26]~output (
	.i(s_pc[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \pc[27]~output (
	.i(s_pc[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \pc[28]~output (
	.i(s_pc[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \pc[29]~output (
	.i(s_pc[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \pc[30]~output (
	.i(s_pc[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \pc[31]~output (
	.i(s_pc[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \branch~input (
	.i(branch),
	.ibar(gnd),
	.o(\branch~input_o ));
// synopsys translate_off
defparam \branch~input .bus_hold = "false";
defparam \branch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \zero~input (
	.i(zero),
	.ibar(gnd),
	.o(\zero~input_o ));
// synopsys translate_off
defparam \zero~input .bus_hold = "false";
defparam \zero~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N2
cycloneive_lcell_comb \s_pc4[2]~0 (
// Equation(s):
// \s_pc4[2]~0_combout  = s_pc[2] $ (VCC)
// \s_pc4[2]~1  = CARRY(s_pc[2])

	.dataa(s_pc[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\s_pc4[2]~0_combout ),
	.cout(\s_pc4[2]~1 ));
// synopsys translate_off
defparam \s_pc4[2]~0 .lut_mask = 16'h55AA;
defparam \s_pc4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \offset[0]~input (
	.i(offset[0]),
	.ibar(gnd),
	.o(\offset[0]~input_o ));
// synopsys translate_off
defparam \offset[0]~input .bus_hold = "false";
defparam \offset[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N2
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\s_pc4[2]~0_combout  & (\offset[0]~input_o  $ (VCC))) # (!\s_pc4[2]~0_combout  & (\offset[0]~input_o  & VCC))
// \Add1~1  = CARRY((\s_pc4[2]~0_combout  & \offset[0]~input_o ))

	.dataa(\s_pc4[2]~0_combout ),
	.datab(\offset[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \jAddr[0]~input (
	.i(jAddr[0]),
	.ibar(gnd),
	.o(\jAddr[0]~input_o ));
// synopsys translate_off
defparam \jAddr[0]~input .bus_hold = "false";
defparam \jAddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \jump~input (
	.i(jump),
	.ibar(gnd),
	.o(\jump~input_o ));
// synopsys translate_off
defparam \jump~input .bus_hold = "false";
defparam \jump~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N28
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\jump~input_o  & (\jAddr[0]~input_o )) # (!\jump~input_o  & ((\s_pc4[2]~0_combout )))

	.dataa(\jAddr[0]~input_o ),
	.datab(\s_pc4[2]~0_combout ),
	.datac(\jump~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hACAC;
defparam \Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N4
cycloneive_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = (\branch~input_o  & ((\zero~input_o  & (\Add1~0_combout )) # (!\zero~input_o  & ((\Add1~2_combout ))))) # (!\branch~input_o  & (((\Add1~2_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~0_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~3 .lut_mask = 16'hF780;
defparam \Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y70_N5
dffeas \s_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[2] .is_wysiwyg = "true";
defparam \s_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N4
cycloneive_lcell_comb \s_pc4[3]~2 (
// Equation(s):
// \s_pc4[3]~2_combout  = (s_pc[3] & (!\s_pc4[2]~1 )) # (!s_pc[3] & ((\s_pc4[2]~1 ) # (GND)))
// \s_pc4[3]~3  = CARRY((!\s_pc4[2]~1 ) # (!s_pc[3]))

	.dataa(s_pc[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[2]~1 ),
	.combout(\s_pc4[3]~2_combout ),
	.cout(\s_pc4[3]~3 ));
// synopsys translate_off
defparam \s_pc4[3]~2 .lut_mask = 16'h5A5F;
defparam \s_pc4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \offset[1]~input (
	.i(offset[1]),
	.ibar(gnd),
	.o(\offset[1]~input_o ));
// synopsys translate_off
defparam \offset[1]~input .bus_hold = "false";
defparam \offset[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\s_pc4[3]~2_combout  & ((\offset[1]~input_o  & (\Add1~1  & VCC)) # (!\offset[1]~input_o  & (!\Add1~1 )))) # (!\s_pc4[3]~2_combout  & ((\offset[1]~input_o  & (!\Add1~1 )) # (!\offset[1]~input_o  & ((\Add1~1 ) # (GND)))))
// \Add1~5  = CARRY((\s_pc4[3]~2_combout  & (!\offset[1]~input_o  & !\Add1~1 )) # (!\s_pc4[3]~2_combout  & ((!\Add1~1 ) # (!\offset[1]~input_o ))))

	.dataa(\s_pc4[3]~2_combout ),
	.datab(\offset[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h9617;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \jAddr[1]~input (
	.i(jAddr[1]),
	.ibar(gnd),
	.o(\jAddr[1]~input_o ));
// synopsys translate_off
defparam \jAddr[1]~input .bus_hold = "false";
defparam \jAddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N18
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\jump~input_o  & ((\jAddr[1]~input_o ))) # (!\jump~input_o  & (\s_pc4[3]~2_combout ))

	.dataa(\jump~input_o ),
	.datab(gnd),
	.datac(\s_pc4[3]~2_combout ),
	.datad(\jAddr[1]~input_o ),
	.cin(gnd),
	.combout(\Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hFA50;
defparam \Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N30
cycloneive_lcell_comb \Add1~7 (
// Equation(s):
// \Add1~7_combout  = (\branch~input_o  & ((\zero~input_o  & (\Add1~4_combout )) # (!\zero~input_o  & ((\Add1~6_combout ))))) # (!\branch~input_o  & (((\Add1~6_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~4_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~7 .lut_mask = 16'hF780;
defparam \Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N31
dffeas \s_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[3] .is_wysiwyg = "true";
defparam \s_pc[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \jAddr[2]~input (
	.i(jAddr[2]),
	.ibar(gnd),
	.o(\jAddr[2]~input_o ));
// synopsys translate_off
defparam \jAddr[2]~input .bus_hold = "false";
defparam \jAddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N6
cycloneive_lcell_comb \s_pc4[4]~4 (
// Equation(s):
// \s_pc4[4]~4_combout  = (s_pc[4] & (\s_pc4[3]~3  $ (GND))) # (!s_pc[4] & (!\s_pc4[3]~3  & VCC))
// \s_pc4[4]~5  = CARRY((s_pc[4] & !\s_pc4[3]~3 ))

	.dataa(gnd),
	.datab(s_pc[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[3]~3 ),
	.combout(\s_pc4[4]~4_combout ),
	.cout(\s_pc4[4]~5 ));
// synopsys translate_off
defparam \s_pc4[4]~4 .lut_mask = 16'hC30C;
defparam \s_pc4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N18
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\jump~input_o  & (\jAddr[2]~input_o )) # (!\jump~input_o  & ((\s_pc4[4]~4_combout )))

	.dataa(gnd),
	.datab(\jAddr[2]~input_o ),
	.datac(\jump~input_o ),
	.datad(\s_pc4[4]~4_combout ),
	.cin(gnd),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hCFC0;
defparam \Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \offset[2]~input (
	.i(offset[2]),
	.ibar(gnd),
	.o(\offset[2]~input_o ));
// synopsys translate_off
defparam \offset[2]~input .bus_hold = "false";
defparam \offset[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N6
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\s_pc4[4]~4_combout  $ (\offset[2]~input_o  $ (!\Add1~5 )))) # (GND)
// \Add1~9  = CARRY((\s_pc4[4]~4_combout  & ((\offset[2]~input_o ) # (!\Add1~5 ))) # (!\s_pc4[4]~4_combout  & (\offset[2]~input_o  & !\Add1~5 )))

	.dataa(\s_pc4[4]~4_combout ),
	.datab(\offset[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N12
cycloneive_lcell_comb \Add1~11 (
// Equation(s):
// \Add1~11_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~8_combout ))) # (!\zero~input_o  & (\Add1~10_combout )))) # (!\branch~input_o  & (((\Add1~10_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~10_combout ),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~11 .lut_mask = 16'hF870;
defparam \Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N13
dffeas \s_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[4] .is_wysiwyg = "true";
defparam \s_pc[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \offset[3]~input (
	.i(offset[3]),
	.ibar(gnd),
	.o(\offset[3]~input_o ));
// synopsys translate_off
defparam \offset[3]~input .bus_hold = "false";
defparam \offset[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N8
cycloneive_lcell_comb \s_pc4[5]~6 (
// Equation(s):
// \s_pc4[5]~6_combout  = (s_pc[5] & (!\s_pc4[4]~5 )) # (!s_pc[5] & ((\s_pc4[4]~5 ) # (GND)))
// \s_pc4[5]~7  = CARRY((!\s_pc4[4]~5 ) # (!s_pc[5]))

	.dataa(s_pc[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[4]~5 ),
	.combout(\s_pc4[5]~6_combout ),
	.cout(\s_pc4[5]~7 ));
// synopsys translate_off
defparam \s_pc4[5]~6 .lut_mask = 16'h5A5F;
defparam \s_pc4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N8
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\offset[3]~input_o  & ((\s_pc4[5]~6_combout  & (\Add1~9  & VCC)) # (!\s_pc4[5]~6_combout  & (!\Add1~9 )))) # (!\offset[3]~input_o  & ((\s_pc4[5]~6_combout  & (!\Add1~9 )) # (!\s_pc4[5]~6_combout  & ((\Add1~9 ) # (GND)))))
// \Add1~13  = CARRY((\offset[3]~input_o  & (!\s_pc4[5]~6_combout  & !\Add1~9 )) # (!\offset[3]~input_o  & ((!\Add1~9 ) # (!\s_pc4[5]~6_combout ))))

	.dataa(\offset[3]~input_o ),
	.datab(\s_pc4[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h9617;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N22
cycloneive_io_ibuf \jAddr[3]~input (
	.i(jAddr[3]),
	.ibar(gnd),
	.o(\jAddr[3]~input_o ));
// synopsys translate_off
defparam \jAddr[3]~input .bus_hold = "false";
defparam \jAddr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N16
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\jump~input_o  & (\jAddr[3]~input_o )) # (!\jump~input_o  & ((\s_pc4[5]~6_combout )))

	.dataa(\jump~input_o ),
	.datab(gnd),
	.datac(\jAddr[3]~input_o ),
	.datad(\s_pc4[5]~6_combout ),
	.cin(gnd),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hF5A0;
defparam \Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N2
cycloneive_lcell_comb \Add1~15 (
// Equation(s):
// \Add1~15_combout  = (\branch~input_o  & ((\zero~input_o  & (\Add1~12_combout )) # (!\zero~input_o  & ((\Add1~14_combout ))))) # (!\branch~input_o  & (((\Add1~14_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~12_combout ),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~15 .lut_mask = 16'hF780;
defparam \Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N3
dffeas \s_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[5] .is_wysiwyg = "true";
defparam \s_pc[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \jAddr[4]~input (
	.i(jAddr[4]),
	.ibar(gnd),
	.o(\jAddr[4]~input_o ));
// synopsys translate_off
defparam \jAddr[4]~input .bus_hold = "false";
defparam \jAddr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N10
cycloneive_lcell_comb \s_pc4[6]~8 (
// Equation(s):
// \s_pc4[6]~8_combout  = (s_pc[6] & (\s_pc4[5]~7  $ (GND))) # (!s_pc[6] & (!\s_pc4[5]~7  & VCC))
// \s_pc4[6]~9  = CARRY((s_pc[6] & !\s_pc4[5]~7 ))

	.dataa(gnd),
	.datab(s_pc[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[5]~7 ),
	.combout(\s_pc4[6]~8_combout ),
	.cout(\s_pc4[6]~9 ));
// synopsys translate_off
defparam \s_pc4[6]~8 .lut_mask = 16'hC30C;
defparam \s_pc4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N16
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\jump~input_o  & (\jAddr[4]~input_o )) # (!\jump~input_o  & ((\s_pc4[6]~8_combout )))

	.dataa(\jAddr[4]~input_o ),
	.datab(gnd),
	.datac(\jump~input_o ),
	.datad(\s_pc4[6]~8_combout ),
	.cin(gnd),
	.combout(\Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hAFA0;
defparam \Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \offset[4]~input (
	.i(offset[4]),
	.ibar(gnd),
	.o(\offset[4]~input_o ));
// synopsys translate_off
defparam \offset[4]~input .bus_hold = "false";
defparam \offset[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N10
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\offset[4]~input_o  $ (\s_pc4[6]~8_combout  $ (!\Add1~13 )))) # (GND)
// \Add1~17  = CARRY((\offset[4]~input_o  & ((\s_pc4[6]~8_combout ) # (!\Add1~13 ))) # (!\offset[4]~input_o  & (\s_pc4[6]~8_combout  & !\Add1~13 )))

	.dataa(\offset[4]~input_o ),
	.datab(\s_pc4[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N28
cycloneive_lcell_comb \Add1~19 (
// Equation(s):
// \Add1~19_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~16_combout ))) # (!\zero~input_o  & (\Add1~18_combout )))) # (!\branch~input_o  & (((\Add1~18_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~18_combout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~19 .lut_mask = 16'hF870;
defparam \Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N29
dffeas \s_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[6] .is_wysiwyg = "true";
defparam \s_pc[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \jAddr[5]~input (
	.i(jAddr[5]),
	.ibar(gnd),
	.o(\jAddr[5]~input_o ));
// synopsys translate_off
defparam \jAddr[5]~input .bus_hold = "false";
defparam \jAddr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N12
cycloneive_lcell_comb \s_pc4[7]~10 (
// Equation(s):
// \s_pc4[7]~10_combout  = (s_pc[7] & (!\s_pc4[6]~9 )) # (!s_pc[7] & ((\s_pc4[6]~9 ) # (GND)))
// \s_pc4[7]~11  = CARRY((!\s_pc4[6]~9 ) # (!s_pc[7]))

	.dataa(gnd),
	.datab(s_pc[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[6]~9 ),
	.combout(\s_pc4[7]~10_combout ),
	.cout(\s_pc4[7]~11 ));
// synopsys translate_off
defparam \s_pc4[7]~10 .lut_mask = 16'h3C3F;
defparam \s_pc4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N14
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\jump~input_o  & (\jAddr[5]~input_o )) # (!\jump~input_o  & ((\s_pc4[7]~10_combout )))

	.dataa(\jAddr[5]~input_o ),
	.datab(gnd),
	.datac(\jump~input_o ),
	.datad(\s_pc4[7]~10_combout ),
	.cin(gnd),
	.combout(\Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hAFA0;
defparam \Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \offset[5]~input (
	.i(offset[5]),
	.ibar(gnd),
	.o(\offset[5]~input_o ));
// synopsys translate_off
defparam \offset[5]~input .bus_hold = "false";
defparam \offset[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N12
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\offset[5]~input_o  & ((\s_pc4[7]~10_combout  & (\Add1~17  & VCC)) # (!\s_pc4[7]~10_combout  & (!\Add1~17 )))) # (!\offset[5]~input_o  & ((\s_pc4[7]~10_combout  & (!\Add1~17 )) # (!\s_pc4[7]~10_combout  & ((\Add1~17 ) # (GND)))))
// \Add1~21  = CARRY((\offset[5]~input_o  & (!\s_pc4[7]~10_combout  & !\Add1~17 )) # (!\offset[5]~input_o  & ((!\Add1~17 ) # (!\s_pc4[7]~10_combout ))))

	.dataa(\offset[5]~input_o ),
	.datab(\s_pc4[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h9617;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N0
cycloneive_lcell_comb \Add1~23 (
// Equation(s):
// \Add1~23_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~20_combout ))) # (!\zero~input_o  & (\Add1~22_combout )))) # (!\branch~input_o  & (((\Add1~22_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~22_combout ),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~23 .lut_mask = 16'hF870;
defparam \Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y70_N1
dffeas \s_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[7] .is_wysiwyg = "true";
defparam \s_pc[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \offset[6]~input (
	.i(offset[6]),
	.ibar(gnd),
	.o(\offset[6]~input_o ));
// synopsys translate_off
defparam \offset[6]~input .bus_hold = "false";
defparam \offset[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N14
cycloneive_lcell_comb \s_pc4[8]~12 (
// Equation(s):
// \s_pc4[8]~12_combout  = (s_pc[8] & (\s_pc4[7]~11  $ (GND))) # (!s_pc[8] & (!\s_pc4[7]~11  & VCC))
// \s_pc4[8]~13  = CARRY((s_pc[8] & !\s_pc4[7]~11 ))

	.dataa(gnd),
	.datab(s_pc[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[7]~11 ),
	.combout(\s_pc4[8]~12_combout ),
	.cout(\s_pc4[8]~13 ));
// synopsys translate_off
defparam \s_pc4[8]~12 .lut_mask = 16'hC30C;
defparam \s_pc4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N14
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\offset[6]~input_o  $ (\s_pc4[8]~12_combout  $ (!\Add1~21 )))) # (GND)
// \Add1~25  = CARRY((\offset[6]~input_o  & ((\s_pc4[8]~12_combout ) # (!\Add1~21 ))) # (!\offset[6]~input_o  & (\s_pc4[8]~12_combout  & !\Add1~21 )))

	.dataa(\offset[6]~input_o ),
	.datab(\s_pc4[8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \jAddr[6]~input (
	.i(jAddr[6]),
	.ibar(gnd),
	.o(\jAddr[6]~input_o ));
// synopsys translate_off
defparam \jAddr[6]~input .bus_hold = "false";
defparam \jAddr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N24
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\jump~input_o  & ((\jAddr[6]~input_o ))) # (!\jump~input_o  & (\s_pc4[8]~12_combout ))

	.dataa(gnd),
	.datab(\jump~input_o ),
	.datac(\s_pc4[8]~12_combout ),
	.datad(\jAddr[6]~input_o ),
	.cin(gnd),
	.combout(\Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hFC30;
defparam \Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N10
cycloneive_lcell_comb \Add1~27 (
// Equation(s):
// \Add1~27_combout  = (\branch~input_o  & ((\zero~input_o  & (\Add1~24_combout )) # (!\zero~input_o  & ((\Add1~26_combout ))))) # (!\branch~input_o  & (((\Add1~26_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~24_combout ),
	.datad(\Add1~26_combout ),
	.cin(gnd),
	.combout(\Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~27 .lut_mask = 16'hF780;
defparam \Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N11
dffeas \s_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[8] .is_wysiwyg = "true";
defparam \s_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N16
cycloneive_lcell_comb \s_pc4[9]~14 (
// Equation(s):
// \s_pc4[9]~14_combout  = (s_pc[9] & (!\s_pc4[8]~13 )) # (!s_pc[9] & ((\s_pc4[8]~13 ) # (GND)))
// \s_pc4[9]~15  = CARRY((!\s_pc4[8]~13 ) # (!s_pc[9]))

	.dataa(gnd),
	.datab(s_pc[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[8]~13 ),
	.combout(\s_pc4[9]~14_combout ),
	.cout(\s_pc4[9]~15 ));
// synopsys translate_off
defparam \s_pc4[9]~14 .lut_mask = 16'h3C3F;
defparam \s_pc4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \jAddr[7]~input (
	.i(jAddr[7]),
	.ibar(gnd),
	.o(\jAddr[7]~input_o ));
// synopsys translate_off
defparam \jAddr[7]~input .bus_hold = "false";
defparam \jAddr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N26
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\jump~input_o  & ((\jAddr[7]~input_o ))) # (!\jump~input_o  & (\s_pc4[9]~14_combout ))

	.dataa(\s_pc4[9]~14_combout ),
	.datab(\jAddr[7]~input_o ),
	.datac(\jump~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hCACA;
defparam \Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \offset[7]~input (
	.i(offset[7]),
	.ibar(gnd),
	.o(\offset[7]~input_o ));
// synopsys translate_off
defparam \offset[7]~input .bus_hold = "false";
defparam \offset[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N16
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (\offset[7]~input_o  & ((\s_pc4[9]~14_combout  & (\Add1~25  & VCC)) # (!\s_pc4[9]~14_combout  & (!\Add1~25 )))) # (!\offset[7]~input_o  & ((\s_pc4[9]~14_combout  & (!\Add1~25 )) # (!\s_pc4[9]~14_combout  & ((\Add1~25 ) # (GND)))))
// \Add1~29  = CARRY((\offset[7]~input_o  & (!\s_pc4[9]~14_combout  & !\Add1~25 )) # (!\offset[7]~input_o  & ((!\Add1~25 ) # (!\s_pc4[9]~14_combout ))))

	.dataa(\offset[7]~input_o ),
	.datab(\s_pc4[9]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h9617;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N0
cycloneive_lcell_comb \Add1~31 (
// Equation(s):
// \Add1~31_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~28_combout ))) # (!\zero~input_o  & (\Add1~30_combout )))) # (!\branch~input_o  & (((\Add1~30_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~30_combout ),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~31 .lut_mask = 16'hF870;
defparam \Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N1
dffeas \s_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[9] .is_wysiwyg = "true";
defparam \s_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N18
cycloneive_lcell_comb \s_pc4[10]~16 (
// Equation(s):
// \s_pc4[10]~16_combout  = (s_pc[10] & (\s_pc4[9]~15  $ (GND))) # (!s_pc[10] & (!\s_pc4[9]~15  & VCC))
// \s_pc4[10]~17  = CARRY((s_pc[10] & !\s_pc4[9]~15 ))

	.dataa(gnd),
	.datab(s_pc[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[9]~15 ),
	.combout(\s_pc4[10]~16_combout ),
	.cout(\s_pc4[10]~17 ));
// synopsys translate_off
defparam \s_pc4[10]~16 .lut_mask = 16'hC30C;
defparam \s_pc4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \jAddr[8]~input (
	.i(jAddr[8]),
	.ibar(gnd),
	.o(\jAddr[8]~input_o ));
// synopsys translate_off
defparam \jAddr[8]~input .bus_hold = "false";
defparam \jAddr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N30
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\jump~input_o  & ((\jAddr[8]~input_o ))) # (!\jump~input_o  & (\s_pc4[10]~16_combout ))

	.dataa(gnd),
	.datab(\jump~input_o ),
	.datac(\s_pc4[10]~16_combout ),
	.datad(\jAddr[8]~input_o ),
	.cin(gnd),
	.combout(\Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'hFC30;
defparam \Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \offset[8]~input (
	.i(offset[8]),
	.ibar(gnd),
	.o(\offset[8]~input_o ));
// synopsys translate_off
defparam \offset[8]~input .bus_hold = "false";
defparam \offset[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N18
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = ((\offset[8]~input_o  $ (\s_pc4[10]~16_combout  $ (!\Add1~29 )))) # (GND)
// \Add1~33  = CARRY((\offset[8]~input_o  & ((\s_pc4[10]~16_combout ) # (!\Add1~29 ))) # (!\offset[8]~input_o  & (\s_pc4[10]~16_combout  & !\Add1~29 )))

	.dataa(\offset[8]~input_o ),
	.datab(\s_pc4[10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h698E;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N14
cycloneive_lcell_comb \Add1~35 (
// Equation(s):
// \Add1~35_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~32_combout ))) # (!\zero~input_o  & (\Add1~34_combout )))) # (!\branch~input_o  & (((\Add1~34_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~34_combout ),
	.datad(\Add1~32_combout ),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~35 .lut_mask = 16'hF870;
defparam \Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N15
dffeas \s_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[10] .is_wysiwyg = "true";
defparam \s_pc[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \jAddr[9]~input (
	.i(jAddr[9]),
	.ibar(gnd),
	.o(\jAddr[9]~input_o ));
// synopsys translate_off
defparam \jAddr[9]~input .bus_hold = "false";
defparam \jAddr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N20
cycloneive_lcell_comb \s_pc4[11]~18 (
// Equation(s):
// \s_pc4[11]~18_combout  = (s_pc[11] & (!\s_pc4[10]~17 )) # (!s_pc[11] & ((\s_pc4[10]~17 ) # (GND)))
// \s_pc4[11]~19  = CARRY((!\s_pc4[10]~17 ) # (!s_pc[11]))

	.dataa(gnd),
	.datab(s_pc[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[10]~17 ),
	.combout(\s_pc4[11]~18_combout ),
	.cout(\s_pc4[11]~19 ));
// synopsys translate_off
defparam \s_pc4[11]~18 .lut_mask = 16'h3C3F;
defparam \s_pc4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N8
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\jump~input_o  & (\jAddr[9]~input_o )) # (!\jump~input_o  & ((\s_pc4[11]~18_combout )))

	.dataa(gnd),
	.datab(\jAddr[9]~input_o ),
	.datac(\jump~input_o ),
	.datad(\s_pc4[11]~18_combout ),
	.cin(gnd),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'hCFC0;
defparam \Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \offset[9]~input (
	.i(offset[9]),
	.ibar(gnd),
	.o(\offset[9]~input_o ));
// synopsys translate_off
defparam \offset[9]~input .bus_hold = "false";
defparam \offset[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N20
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (\s_pc4[11]~18_combout  & ((\offset[9]~input_o  & (\Add1~33  & VCC)) # (!\offset[9]~input_o  & (!\Add1~33 )))) # (!\s_pc4[11]~18_combout  & ((\offset[9]~input_o  & (!\Add1~33 )) # (!\offset[9]~input_o  & ((\Add1~33 ) # (GND)))))
// \Add1~37  = CARRY((\s_pc4[11]~18_combout  & (!\offset[9]~input_o  & !\Add1~33 )) # (!\s_pc4[11]~18_combout  & ((!\Add1~33 ) # (!\offset[9]~input_o ))))

	.dataa(\s_pc4[11]~18_combout ),
	.datab(\offset[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h9617;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N24
cycloneive_lcell_comb \Add1~39 (
// Equation(s):
// \Add1~39_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~36_combout ))) # (!\zero~input_o  & (\Add1~38_combout )))) # (!\branch~input_o  & (((\Add1~38_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~38_combout ),
	.datad(\Add1~36_combout ),
	.cin(gnd),
	.combout(\Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~39 .lut_mask = 16'hF870;
defparam \Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N25
dffeas \s_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[11] .is_wysiwyg = "true";
defparam \s_pc[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \jAddr[10]~input (
	.i(jAddr[10]),
	.ibar(gnd),
	.o(\jAddr[10]~input_o ));
// synopsys translate_off
defparam \jAddr[10]~input .bus_hold = "false";
defparam \jAddr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N22
cycloneive_lcell_comb \s_pc4[12]~20 (
// Equation(s):
// \s_pc4[12]~20_combout  = (s_pc[12] & (\s_pc4[11]~19  $ (GND))) # (!s_pc[12] & (!\s_pc4[11]~19  & VCC))
// \s_pc4[12]~21  = CARRY((s_pc[12] & !\s_pc4[11]~19 ))

	.dataa(gnd),
	.datab(s_pc[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[11]~19 ),
	.combout(\s_pc4[12]~20_combout ),
	.cout(\s_pc4[12]~21 ));
// synopsys translate_off
defparam \s_pc4[12]~20 .lut_mask = 16'hC30C;
defparam \s_pc4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N8
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (\jump~input_o  & (\jAddr[10]~input_o )) # (!\jump~input_o  & ((\s_pc4[12]~20_combout )))

	.dataa(\jump~input_o ),
	.datab(gnd),
	.datac(\jAddr[10]~input_o ),
	.datad(\s_pc4[12]~20_combout ),
	.cin(gnd),
	.combout(\Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'hF5A0;
defparam \Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \offset[10]~input (
	.i(offset[10]),
	.ibar(gnd),
	.o(\offset[10]~input_o ));
// synopsys translate_off
defparam \offset[10]~input .bus_hold = "false";
defparam \offset[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N22
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = ((\offset[10]~input_o  $ (\s_pc4[12]~20_combout  $ (!\Add1~37 )))) # (GND)
// \Add1~41  = CARRY((\offset[10]~input_o  & ((\s_pc4[12]~20_combout ) # (!\Add1~37 ))) # (!\offset[10]~input_o  & (\s_pc4[12]~20_combout  & !\Add1~37 )))

	.dataa(\offset[10]~input_o ),
	.datab(\s_pc4[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'h698E;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N0
cycloneive_lcell_comb \Add1~43 (
// Equation(s):
// \Add1~43_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~40_combout ))) # (!\branch~input_o  & (\Add1~42_combout )))) # (!\zero~input_o  & (((\Add1~42_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~42_combout ),
	.datad(\Add1~40_combout ),
	.cin(gnd),
	.combout(\Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~43 .lut_mask = 16'hF870;
defparam \Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y70_N1
dffeas \s_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[12] .is_wysiwyg = "true";
defparam \s_pc[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \jAddr[11]~input (
	.i(jAddr[11]),
	.ibar(gnd),
	.o(\jAddr[11]~input_o ));
// synopsys translate_off
defparam \jAddr[11]~input .bus_hold = "false";
defparam \jAddr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N24
cycloneive_lcell_comb \s_pc4[13]~22 (
// Equation(s):
// \s_pc4[13]~22_combout  = (s_pc[13] & (!\s_pc4[12]~21 )) # (!s_pc[13] & ((\s_pc4[12]~21 ) # (GND)))
// \s_pc4[13]~23  = CARRY((!\s_pc4[12]~21 ) # (!s_pc[13]))

	.dataa(s_pc[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[12]~21 ),
	.combout(\s_pc4[13]~22_combout ),
	.cout(\s_pc4[13]~23 ));
// synopsys translate_off
defparam \s_pc4[13]~22 .lut_mask = 16'h5A5F;
defparam \s_pc4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N22
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (\jump~input_o  & (\jAddr[11]~input_o )) # (!\jump~input_o  & ((\s_pc4[13]~22_combout )))

	.dataa(\jump~input_o ),
	.datab(gnd),
	.datac(\jAddr[11]~input_o ),
	.datad(\s_pc4[13]~22_combout ),
	.cin(gnd),
	.combout(\Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'hF5A0;
defparam \Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \offset[11]~input (
	.i(offset[11]),
	.ibar(gnd),
	.o(\offset[11]~input_o ));
// synopsys translate_off
defparam \offset[11]~input .bus_hold = "false";
defparam \offset[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N24
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (\s_pc4[13]~22_combout  & ((\offset[11]~input_o  & (\Add1~41  & VCC)) # (!\offset[11]~input_o  & (!\Add1~41 )))) # (!\s_pc4[13]~22_combout  & ((\offset[11]~input_o  & (!\Add1~41 )) # (!\offset[11]~input_o  & ((\Add1~41 ) # (GND)))))
// \Add1~45  = CARRY((\s_pc4[13]~22_combout  & (!\offset[11]~input_o  & !\Add1~41 )) # (!\s_pc4[13]~22_combout  & ((!\Add1~41 ) # (!\offset[11]~input_o ))))

	.dataa(\s_pc4[13]~22_combout ),
	.datab(\offset[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h9617;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N6
cycloneive_lcell_comb \Add1~47 (
// Equation(s):
// \Add1~47_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~44_combout ))) # (!\zero~input_o  & (\Add1~46_combout )))) # (!\branch~input_o  & (((\Add1~46_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~46_combout ),
	.datad(\Add1~44_combout ),
	.cin(gnd),
	.combout(\Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~47 .lut_mask = 16'hF870;
defparam \Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N7
dffeas \s_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[13] .is_wysiwyg = "true";
defparam \s_pc[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \offset[12]~input (
	.i(offset[12]),
	.ibar(gnd),
	.o(\offset[12]~input_o ));
// synopsys translate_off
defparam \offset[12]~input .bus_hold = "false";
defparam \offset[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N26
cycloneive_lcell_comb \s_pc4[14]~24 (
// Equation(s):
// \s_pc4[14]~24_combout  = (s_pc[14] & (\s_pc4[13]~23  $ (GND))) # (!s_pc[14] & (!\s_pc4[13]~23  & VCC))
// \s_pc4[14]~25  = CARRY((s_pc[14] & !\s_pc4[13]~23 ))

	.dataa(s_pc[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[13]~23 ),
	.combout(\s_pc4[14]~24_combout ),
	.cout(\s_pc4[14]~25 ));
// synopsys translate_off
defparam \s_pc4[14]~24 .lut_mask = 16'hA50A;
defparam \s_pc4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N26
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = ((\offset[12]~input_o  $ (\s_pc4[14]~24_combout  $ (!\Add1~45 )))) # (GND)
// \Add1~49  = CARRY((\offset[12]~input_o  & ((\s_pc4[14]~24_combout ) # (!\Add1~45 ))) # (!\offset[12]~input_o  & (\s_pc4[14]~24_combout  & !\Add1~45 )))

	.dataa(\offset[12]~input_o ),
	.datab(\s_pc4[14]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'h698E;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \jAddr[12]~input (
	.i(jAddr[12]),
	.ibar(gnd),
	.o(\jAddr[12]~input_o ));
// synopsys translate_off
defparam \jAddr[12]~input .bus_hold = "false";
defparam \jAddr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N4
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (\jump~input_o  & ((\jAddr[12]~input_o ))) # (!\jump~input_o  & (\s_pc4[14]~24_combout ))

	.dataa(\s_pc4[14]~24_combout ),
	.datab(\jump~input_o ),
	.datac(gnd),
	.datad(\jAddr[12]~input_o ),
	.cin(gnd),
	.combout(\Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'hEE22;
defparam \Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y70_N20
cycloneive_lcell_comb \Add1~51 (
// Equation(s):
// \Add1~51_combout  = (\branch~input_o  & ((\zero~input_o  & (\Add1~48_combout )) # (!\zero~input_o  & ((\Add1~50_combout ))))) # (!\branch~input_o  & (((\Add1~50_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~48_combout ),
	.datad(\Add1~50_combout ),
	.cin(gnd),
	.combout(\Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~51 .lut_mask = 16'hF780;
defparam \Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y70_N21
dffeas \s_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[14] .is_wysiwyg = "true";
defparam \s_pc[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \jAddr[13]~input (
	.i(jAddr[13]),
	.ibar(gnd),
	.o(\jAddr[13]~input_o ));
// synopsys translate_off
defparam \jAddr[13]~input .bus_hold = "false";
defparam \jAddr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N28
cycloneive_lcell_comb \s_pc4[15]~26 (
// Equation(s):
// \s_pc4[15]~26_combout  = (s_pc[15] & (!\s_pc4[14]~25 )) # (!s_pc[15] & ((\s_pc4[14]~25 ) # (GND)))
// \s_pc4[15]~27  = CARRY((!\s_pc4[14]~25 ) # (!s_pc[15]))

	.dataa(gnd),
	.datab(s_pc[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[14]~25 ),
	.combout(\s_pc4[15]~26_combout ),
	.cout(\s_pc4[15]~27 ));
// synopsys translate_off
defparam \s_pc4[15]~26 .lut_mask = 16'h3C3F;
defparam \s_pc4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N30
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (\jump~input_o  & (\jAddr[13]~input_o )) # (!\jump~input_o  & ((\s_pc4[15]~26_combout )))

	.dataa(\jAddr[13]~input_o ),
	.datab(gnd),
	.datac(\jump~input_o ),
	.datad(\s_pc4[15]~26_combout ),
	.cin(gnd),
	.combout(\Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'hAFA0;
defparam \Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \offset[13]~input (
	.i(offset[13]),
	.ibar(gnd),
	.o(\offset[13]~input_o ));
// synopsys translate_off
defparam \offset[13]~input .bus_hold = "false";
defparam \offset[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N28
cycloneive_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (\offset[13]~input_o  & ((\s_pc4[15]~26_combout  & (\Add1~49  & VCC)) # (!\s_pc4[15]~26_combout  & (!\Add1~49 )))) # (!\offset[13]~input_o  & ((\s_pc4[15]~26_combout  & (!\Add1~49 )) # (!\s_pc4[15]~26_combout  & ((\Add1~49 ) # 
// (GND)))))
// \Add1~53  = CARRY((\offset[13]~input_o  & (!\s_pc4[15]~26_combout  & !\Add1~49 )) # (!\offset[13]~input_o  & ((!\Add1~49 ) # (!\s_pc4[15]~26_combout ))))

	.dataa(\offset[13]~input_o ),
	.datab(\s_pc4[15]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'h9617;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N10
cycloneive_lcell_comb \Add1~55 (
// Equation(s):
// \Add1~55_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~52_combout ))) # (!\branch~input_o  & (\Add1~54_combout )))) # (!\zero~input_o  & (((\Add1~54_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~54_combout ),
	.datad(\Add1~52_combout ),
	.cin(gnd),
	.combout(\Add1~55_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~55 .lut_mask = 16'hF870;
defparam \Add1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y70_N11
dffeas \s_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[15] .is_wysiwyg = "true";
defparam \s_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N30
cycloneive_lcell_comb \s_pc4[16]~28 (
// Equation(s):
// \s_pc4[16]~28_combout  = (s_pc[16] & (\s_pc4[15]~27  $ (GND))) # (!s_pc[16] & (!\s_pc4[15]~27  & VCC))
// \s_pc4[16]~29  = CARRY((s_pc[16] & !\s_pc4[15]~27 ))

	.dataa(s_pc[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[15]~27 ),
	.combout(\s_pc4[16]~28_combout ),
	.cout(\s_pc4[16]~29 ));
// synopsys translate_off
defparam \s_pc4[16]~28 .lut_mask = 16'hA50A;
defparam \s_pc4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \offset[14]~input (
	.i(offset[14]),
	.ibar(gnd),
	.o(\offset[14]~input_o ));
// synopsys translate_off
defparam \offset[14]~input .bus_hold = "false";
defparam \offset[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N30
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = ((\s_pc4[16]~28_combout  $ (\offset[14]~input_o  $ (!\Add1~53 )))) # (GND)
// \Add1~57  = CARRY((\s_pc4[16]~28_combout  & ((\offset[14]~input_o ) # (!\Add1~53 ))) # (!\s_pc4[16]~28_combout  & (\offset[14]~input_o  & !\Add1~53 )))

	.dataa(\s_pc4[16]~28_combout ),
	.datab(\offset[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'h698E;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \jAddr[14]~input (
	.i(jAddr[14]),
	.ibar(gnd),
	.o(\jAddr[14]~input_o ));
// synopsys translate_off
defparam \jAddr[14]~input .bus_hold = "false";
defparam \jAddr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N24
cycloneive_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (\jump~input_o  & (\jAddr[14]~input_o )) # (!\jump~input_o  & ((\s_pc4[16]~28_combout )))

	.dataa(\jAddr[14]~input_o ),
	.datab(gnd),
	.datac(\jump~input_o ),
	.datad(\s_pc4[16]~28_combout ),
	.cin(gnd),
	.combout(\Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'hAFA0;
defparam \Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N0
cycloneive_lcell_comb \Add1~59 (
// Equation(s):
// \Add1~59_combout  = (\zero~input_o  & ((\branch~input_o  & (\Add1~56_combout )) # (!\branch~input_o  & ((\Add1~58_combout ))))) # (!\zero~input_o  & (((\Add1~58_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~56_combout ),
	.datad(\Add1~58_combout ),
	.cin(gnd),
	.combout(\Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~59 .lut_mask = 16'hF780;
defparam \Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y70_N1
dffeas \s_pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[16] .is_wysiwyg = "true";
defparam \s_pc[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \jAddr[15]~input (
	.i(jAddr[15]),
	.ibar(gnd),
	.o(\jAddr[15]~input_o ));
// synopsys translate_off
defparam \jAddr[15]~input .bus_hold = "false";
defparam \jAddr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N0
cycloneive_lcell_comb \s_pc4[17]~30 (
// Equation(s):
// \s_pc4[17]~30_combout  = (s_pc[17] & (!\s_pc4[16]~29 )) # (!s_pc[17] & ((\s_pc4[16]~29 ) # (GND)))
// \s_pc4[17]~31  = CARRY((!\s_pc4[16]~29 ) # (!s_pc[17]))

	.dataa(gnd),
	.datab(s_pc[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[16]~29 ),
	.combout(\s_pc4[17]~30_combout ),
	.cout(\s_pc4[17]~31 ));
// synopsys translate_off
defparam \s_pc4[17]~30 .lut_mask = 16'h3C3F;
defparam \s_pc4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N26
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = (\jump~input_o  & (\jAddr[15]~input_o )) # (!\jump~input_o  & ((\s_pc4[17]~30_combout )))

	.dataa(gnd),
	.datab(\jAddr[15]~input_o ),
	.datac(\s_pc4[17]~30_combout ),
	.datad(\jump~input_o ),
	.cin(gnd),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'hCCF0;
defparam \Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \offset[15]~input (
	.i(offset[15]),
	.ibar(gnd),
	.o(\offset[15]~input_o ));
// synopsys translate_off
defparam \offset[15]~input .bus_hold = "false";
defparam \offset[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N0
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (\offset[15]~input_o  & ((\s_pc4[17]~30_combout  & (\Add1~57  & VCC)) # (!\s_pc4[17]~30_combout  & (!\Add1~57 )))) # (!\offset[15]~input_o  & ((\s_pc4[17]~30_combout  & (!\Add1~57 )) # (!\s_pc4[17]~30_combout  & ((\Add1~57 ) # 
// (GND)))))
// \Add1~61  = CARRY((\offset[15]~input_o  & (!\s_pc4[17]~30_combout  & !\Add1~57 )) # (!\offset[15]~input_o  & ((!\Add1~57 ) # (!\s_pc4[17]~30_combout ))))

	.dataa(\offset[15]~input_o ),
	.datab(\s_pc4[17]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'h9617;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N24
cycloneive_lcell_comb \Add1~63 (
// Equation(s):
// \Add1~63_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~60_combout ))) # (!\branch~input_o  & (\Add1~62_combout )))) # (!\zero~input_o  & (((\Add1~62_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~62_combout ),
	.datad(\Add1~60_combout ),
	.cin(gnd),
	.combout(\Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~63 .lut_mask = 16'hF870;
defparam \Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N25
dffeas \s_pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[17] .is_wysiwyg = "true";
defparam \s_pc[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \jAddr[16]~input (
	.i(jAddr[16]),
	.ibar(gnd),
	.o(\jAddr[16]~input_o ));
// synopsys translate_off
defparam \jAddr[16]~input .bus_hold = "false";
defparam \jAddr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N2
cycloneive_lcell_comb \s_pc4[18]~32 (
// Equation(s):
// \s_pc4[18]~32_combout  = (s_pc[18] & (\s_pc4[17]~31  $ (GND))) # (!s_pc[18] & (!\s_pc4[17]~31  & VCC))
// \s_pc4[18]~33  = CARRY((s_pc[18] & !\s_pc4[17]~31 ))

	.dataa(s_pc[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[17]~31 ),
	.combout(\s_pc4[18]~32_combout ),
	.cout(\s_pc4[18]~33 ));
// synopsys translate_off
defparam \s_pc4[18]~32 .lut_mask = 16'hA50A;
defparam \s_pc4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N4
cycloneive_lcell_comb \Add1~66 (
// Equation(s):
// \Add1~66_combout  = (\jump~input_o  & (\jAddr[16]~input_o )) # (!\jump~input_o  & ((\s_pc4[18]~32_combout )))

	.dataa(gnd),
	.datab(\jump~input_o ),
	.datac(\jAddr[16]~input_o ),
	.datad(\s_pc4[18]~32_combout ),
	.cin(gnd),
	.combout(\Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~66 .lut_mask = 16'hF3C0;
defparam \Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \offset[16]~input (
	.i(offset[16]),
	.ibar(gnd),
	.o(\offset[16]~input_o ));
// synopsys translate_off
defparam \offset[16]~input .bus_hold = "false";
defparam \offset[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N2
cycloneive_lcell_comb \Add1~64 (
// Equation(s):
// \Add1~64_combout  = ((\s_pc4[18]~32_combout  $ (\offset[16]~input_o  $ (!\Add1~61 )))) # (GND)
// \Add1~65  = CARRY((\s_pc4[18]~32_combout  & ((\offset[16]~input_o ) # (!\Add1~61 ))) # (!\s_pc4[18]~32_combout  & (\offset[16]~input_o  & !\Add1~61 )))

	.dataa(\s_pc4[18]~32_combout ),
	.datab(\offset[16]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~61 ),
	.combout(\Add1~64_combout ),
	.cout(\Add1~65 ));
// synopsys translate_off
defparam \Add1~64 .lut_mask = 16'h698E;
defparam \Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N24
cycloneive_lcell_comb \Add1~67 (
// Equation(s):
// \Add1~67_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~64_combout ))) # (!\branch~input_o  & (\Add1~66_combout )))) # (!\zero~input_o  & (((\Add1~66_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~66_combout ),
	.datad(\Add1~64_combout ),
	.cin(gnd),
	.combout(\Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~67 .lut_mask = 16'hF870;
defparam \Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N25
dffeas \s_pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[18] .is_wysiwyg = "true";
defparam \s_pc[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \jAddr[17]~input (
	.i(jAddr[17]),
	.ibar(gnd),
	.o(\jAddr[17]~input_o ));
// synopsys translate_off
defparam \jAddr[17]~input .bus_hold = "false";
defparam \jAddr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N4
cycloneive_lcell_comb \s_pc4[19]~34 (
// Equation(s):
// \s_pc4[19]~34_combout  = (s_pc[19] & (!\s_pc4[18]~33 )) # (!s_pc[19] & ((\s_pc4[18]~33 ) # (GND)))
// \s_pc4[19]~35  = CARRY((!\s_pc4[18]~33 ) # (!s_pc[19]))

	.dataa(gnd),
	.datab(s_pc[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[18]~33 ),
	.combout(\s_pc4[19]~34_combout ),
	.cout(\s_pc4[19]~35 ));
// synopsys translate_off
defparam \s_pc4[19]~34 .lut_mask = 16'h3C3F;
defparam \s_pc4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N22
cycloneive_lcell_comb \Add1~70 (
// Equation(s):
// \Add1~70_combout  = (\jump~input_o  & (\jAddr[17]~input_o )) # (!\jump~input_o  & ((\s_pc4[19]~34_combout )))

	.dataa(\jAddr[17]~input_o ),
	.datab(gnd),
	.datac(\s_pc4[19]~34_combout ),
	.datad(\jump~input_o ),
	.cin(gnd),
	.combout(\Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~70 .lut_mask = 16'hAAF0;
defparam \Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \offset[17]~input (
	.i(offset[17]),
	.ibar(gnd),
	.o(\offset[17]~input_o ));
// synopsys translate_off
defparam \offset[17]~input .bus_hold = "false";
defparam \offset[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N4
cycloneive_lcell_comb \Add1~68 (
// Equation(s):
// \Add1~68_combout  = (\s_pc4[19]~34_combout  & ((\offset[17]~input_o  & (\Add1~65  & VCC)) # (!\offset[17]~input_o  & (!\Add1~65 )))) # (!\s_pc4[19]~34_combout  & ((\offset[17]~input_o  & (!\Add1~65 )) # (!\offset[17]~input_o  & ((\Add1~65 ) # (GND)))))
// \Add1~69  = CARRY((\s_pc4[19]~34_combout  & (!\offset[17]~input_o  & !\Add1~65 )) # (!\s_pc4[19]~34_combout  & ((!\Add1~65 ) # (!\offset[17]~input_o ))))

	.dataa(\s_pc4[19]~34_combout ),
	.datab(\offset[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~65 ),
	.combout(\Add1~68_combout ),
	.cout(\Add1~69 ));
// synopsys translate_off
defparam \Add1~68 .lut_mask = 16'h9617;
defparam \Add1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N10
cycloneive_lcell_comb \Add1~71 (
// Equation(s):
// \Add1~71_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~68_combout ))) # (!\branch~input_o  & (\Add1~70_combout )))) # (!\zero~input_o  & (((\Add1~70_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~70_combout ),
	.datad(\Add1~68_combout ),
	.cin(gnd),
	.combout(\Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~71 .lut_mask = 16'hF870;
defparam \Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N11
dffeas \s_pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[19] .is_wysiwyg = "true";
defparam \s_pc[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \jAddr[18]~input (
	.i(jAddr[18]),
	.ibar(gnd),
	.o(\jAddr[18]~input_o ));
// synopsys translate_off
defparam \jAddr[18]~input .bus_hold = "false";
defparam \jAddr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N6
cycloneive_lcell_comb \s_pc4[20]~36 (
// Equation(s):
// \s_pc4[20]~36_combout  = (s_pc[20] & (\s_pc4[19]~35  $ (GND))) # (!s_pc[20] & (!\s_pc4[19]~35  & VCC))
// \s_pc4[20]~37  = CARRY((s_pc[20] & !\s_pc4[19]~35 ))

	.dataa(s_pc[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[19]~35 ),
	.combout(\s_pc4[20]~36_combout ),
	.cout(\s_pc4[20]~37 ));
// synopsys translate_off
defparam \s_pc4[20]~36 .lut_mask = 16'hA50A;
defparam \s_pc4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N8
cycloneive_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_combout  = (\jump~input_o  & (\jAddr[18]~input_o )) # (!\jump~input_o  & ((\s_pc4[20]~36_combout )))

	.dataa(\jAddr[18]~input_o ),
	.datab(\jump~input_o ),
	.datac(gnd),
	.datad(\s_pc4[20]~36_combout ),
	.cin(gnd),
	.combout(\Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~74 .lut_mask = 16'hBB88;
defparam \Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \offset[18]~input (
	.i(offset[18]),
	.ibar(gnd),
	.o(\offset[18]~input_o ));
// synopsys translate_off
defparam \offset[18]~input .bus_hold = "false";
defparam \offset[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N6
cycloneive_lcell_comb \Add1~72 (
// Equation(s):
// \Add1~72_combout  = ((\s_pc4[20]~36_combout  $ (\offset[18]~input_o  $ (!\Add1~69 )))) # (GND)
// \Add1~73  = CARRY((\s_pc4[20]~36_combout  & ((\offset[18]~input_o ) # (!\Add1~69 ))) # (!\s_pc4[20]~36_combout  & (\offset[18]~input_o  & !\Add1~69 )))

	.dataa(\s_pc4[20]~36_combout ),
	.datab(\offset[18]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~69 ),
	.combout(\Add1~72_combout ),
	.cout(\Add1~73 ));
// synopsys translate_off
defparam \Add1~72 .lut_mask = 16'h698E;
defparam \Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N4
cycloneive_lcell_comb \Add1~75 (
// Equation(s):
// \Add1~75_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~72_combout ))) # (!\branch~input_o  & (\Add1~74_combout )))) # (!\zero~input_o  & (((\Add1~74_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~74_combout ),
	.datad(\Add1~72_combout ),
	.cin(gnd),
	.combout(\Add1~75_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~75 .lut_mask = 16'hF870;
defparam \Add1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N5
dffeas \s_pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[20] .is_wysiwyg = "true";
defparam \s_pc[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \offset[19]~input (
	.i(offset[19]),
	.ibar(gnd),
	.o(\offset[19]~input_o ));
// synopsys translate_off
defparam \offset[19]~input .bus_hold = "false";
defparam \offset[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N8
cycloneive_lcell_comb \s_pc4[21]~38 (
// Equation(s):
// \s_pc4[21]~38_combout  = (s_pc[21] & (!\s_pc4[20]~37 )) # (!s_pc[21] & ((\s_pc4[20]~37 ) # (GND)))
// \s_pc4[21]~39  = CARRY((!\s_pc4[20]~37 ) # (!s_pc[21]))

	.dataa(gnd),
	.datab(s_pc[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[20]~37 ),
	.combout(\s_pc4[21]~38_combout ),
	.cout(\s_pc4[21]~39 ));
// synopsys translate_off
defparam \s_pc4[21]~38 .lut_mask = 16'h3C3F;
defparam \s_pc4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N8
cycloneive_lcell_comb \Add1~76 (
// Equation(s):
// \Add1~76_combout  = (\offset[19]~input_o  & ((\s_pc4[21]~38_combout  & (\Add1~73  & VCC)) # (!\s_pc4[21]~38_combout  & (!\Add1~73 )))) # (!\offset[19]~input_o  & ((\s_pc4[21]~38_combout  & (!\Add1~73 )) # (!\s_pc4[21]~38_combout  & ((\Add1~73 ) # 
// (GND)))))
// \Add1~77  = CARRY((\offset[19]~input_o  & (!\s_pc4[21]~38_combout  & !\Add1~73 )) # (!\offset[19]~input_o  & ((!\Add1~73 ) # (!\s_pc4[21]~38_combout ))))

	.dataa(\offset[19]~input_o ),
	.datab(\s_pc4[21]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~73 ),
	.combout(\Add1~76_combout ),
	.cout(\Add1~77 ));
// synopsys translate_off
defparam \Add1~76 .lut_mask = 16'h9617;
defparam \Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \jAddr[19]~input (
	.i(jAddr[19]),
	.ibar(gnd),
	.o(\jAddr[19]~input_o ));
// synopsys translate_off
defparam \jAddr[19]~input .bus_hold = "false";
defparam \jAddr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N28
cycloneive_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_combout  = (\jump~input_o  & (\jAddr[19]~input_o )) # (!\jump~input_o  & ((\s_pc4[21]~38_combout )))

	.dataa(gnd),
	.datab(\jAddr[19]~input_o ),
	.datac(\jump~input_o ),
	.datad(\s_pc4[21]~38_combout ),
	.cin(gnd),
	.combout(\Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~78 .lut_mask = 16'hCFC0;
defparam \Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N6
cycloneive_lcell_comb \Add1~79 (
// Equation(s):
// \Add1~79_combout  = (\zero~input_o  & ((\branch~input_o  & (\Add1~76_combout )) # (!\branch~input_o  & ((\Add1~78_combout ))))) # (!\zero~input_o  & (((\Add1~78_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~76_combout ),
	.datad(\Add1~78_combout ),
	.cin(gnd),
	.combout(\Add1~79_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~79 .lut_mask = 16'hF780;
defparam \Add1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N7
dffeas \s_pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[21] .is_wysiwyg = "true";
defparam \s_pc[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \offset[20]~input (
	.i(offset[20]),
	.ibar(gnd),
	.o(\offset[20]~input_o ));
// synopsys translate_off
defparam \offset[20]~input .bus_hold = "false";
defparam \offset[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N10
cycloneive_lcell_comb \s_pc4[22]~40 (
// Equation(s):
// \s_pc4[22]~40_combout  = (s_pc[22] & (\s_pc4[21]~39  $ (GND))) # (!s_pc[22] & (!\s_pc4[21]~39  & VCC))
// \s_pc4[22]~41  = CARRY((s_pc[22] & !\s_pc4[21]~39 ))

	.dataa(s_pc[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[21]~39 ),
	.combout(\s_pc4[22]~40_combout ),
	.cout(\s_pc4[22]~41 ));
// synopsys translate_off
defparam \s_pc4[22]~40 .lut_mask = 16'hA50A;
defparam \s_pc4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N10
cycloneive_lcell_comb \Add1~80 (
// Equation(s):
// \Add1~80_combout  = ((\offset[20]~input_o  $ (\s_pc4[22]~40_combout  $ (!\Add1~77 )))) # (GND)
// \Add1~81  = CARRY((\offset[20]~input_o  & ((\s_pc4[22]~40_combout ) # (!\Add1~77 ))) # (!\offset[20]~input_o  & (\s_pc4[22]~40_combout  & !\Add1~77 )))

	.dataa(\offset[20]~input_o ),
	.datab(\s_pc4[22]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~77 ),
	.combout(\Add1~80_combout ),
	.cout(\Add1~81 ));
// synopsys translate_off
defparam \Add1~80 .lut_mask = 16'h698E;
defparam \Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \jAddr[20]~input (
	.i(jAddr[20]),
	.ibar(gnd),
	.o(\jAddr[20]~input_o ));
// synopsys translate_off
defparam \jAddr[20]~input .bus_hold = "false";
defparam \jAddr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N18
cycloneive_lcell_comb \Add1~82 (
// Equation(s):
// \Add1~82_combout  = (\jump~input_o  & (\jAddr[20]~input_o )) # (!\jump~input_o  & ((\s_pc4[22]~40_combout )))

	.dataa(\jAddr[20]~input_o ),
	.datab(\jump~input_o ),
	.datac(gnd),
	.datad(\s_pc4[22]~40_combout ),
	.cin(gnd),
	.combout(\Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~82 .lut_mask = 16'hBB88;
defparam \Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N16
cycloneive_lcell_comb \Add1~83 (
// Equation(s):
// \Add1~83_combout  = (\zero~input_o  & ((\branch~input_o  & (\Add1~80_combout )) # (!\branch~input_o  & ((\Add1~82_combout ))))) # (!\zero~input_o  & (((\Add1~82_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~80_combout ),
	.datad(\Add1~82_combout ),
	.cin(gnd),
	.combout(\Add1~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~83 .lut_mask = 16'hF780;
defparam \Add1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N17
dffeas \s_pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[22] .is_wysiwyg = "true";
defparam \s_pc[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \offset[21]~input (
	.i(offset[21]),
	.ibar(gnd),
	.o(\offset[21]~input_o ));
// synopsys translate_off
defparam \offset[21]~input .bus_hold = "false";
defparam \offset[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N12
cycloneive_lcell_comb \s_pc4[23]~42 (
// Equation(s):
// \s_pc4[23]~42_combout  = (s_pc[23] & (!\s_pc4[22]~41 )) # (!s_pc[23] & ((\s_pc4[22]~41 ) # (GND)))
// \s_pc4[23]~43  = CARRY((!\s_pc4[22]~41 ) # (!s_pc[23]))

	.dataa(s_pc[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[22]~41 ),
	.combout(\s_pc4[23]~42_combout ),
	.cout(\s_pc4[23]~43 ));
// synopsys translate_off
defparam \s_pc4[23]~42 .lut_mask = 16'h5A5F;
defparam \s_pc4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N12
cycloneive_lcell_comb \Add1~84 (
// Equation(s):
// \Add1~84_combout  = (\offset[21]~input_o  & ((\s_pc4[23]~42_combout  & (\Add1~81  & VCC)) # (!\s_pc4[23]~42_combout  & (!\Add1~81 )))) # (!\offset[21]~input_o  & ((\s_pc4[23]~42_combout  & (!\Add1~81 )) # (!\s_pc4[23]~42_combout  & ((\Add1~81 ) # 
// (GND)))))
// \Add1~85  = CARRY((\offset[21]~input_o  & (!\s_pc4[23]~42_combout  & !\Add1~81 )) # (!\offset[21]~input_o  & ((!\Add1~81 ) # (!\s_pc4[23]~42_combout ))))

	.dataa(\offset[21]~input_o ),
	.datab(\s_pc4[23]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~81 ),
	.combout(\Add1~84_combout ),
	.cout(\Add1~85 ));
// synopsys translate_off
defparam \Add1~84 .lut_mask = 16'h9617;
defparam \Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \jAddr[21]~input (
	.i(jAddr[21]),
	.ibar(gnd),
	.o(\jAddr[21]~input_o ));
// synopsys translate_off
defparam \jAddr[21]~input .bus_hold = "false";
defparam \jAddr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N28
cycloneive_lcell_comb \Add1~86 (
// Equation(s):
// \Add1~86_combout  = (\jump~input_o  & (\jAddr[21]~input_o )) # (!\jump~input_o  & ((\s_pc4[23]~42_combout )))

	.dataa(gnd),
	.datab(\jump~input_o ),
	.datac(\jAddr[21]~input_o ),
	.datad(\s_pc4[23]~42_combout ),
	.cin(gnd),
	.combout(\Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~86 .lut_mask = 16'hF3C0;
defparam \Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N14
cycloneive_lcell_comb \Add1~87 (
// Equation(s):
// \Add1~87_combout  = (\zero~input_o  & ((\branch~input_o  & (\Add1~84_combout )) # (!\branch~input_o  & ((\Add1~86_combout ))))) # (!\zero~input_o  & (((\Add1~86_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~84_combout ),
	.datad(\Add1~86_combout ),
	.cin(gnd),
	.combout(\Add1~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~87 .lut_mask = 16'hF780;
defparam \Add1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N15
dffeas \s_pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[23] .is_wysiwyg = "true";
defparam \s_pc[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \offset[22]~input (
	.i(offset[22]),
	.ibar(gnd),
	.o(\offset[22]~input_o ));
// synopsys translate_off
defparam \offset[22]~input .bus_hold = "false";
defparam \offset[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N14
cycloneive_lcell_comb \s_pc4[24]~44 (
// Equation(s):
// \s_pc4[24]~44_combout  = (s_pc[24] & (\s_pc4[23]~43  $ (GND))) # (!s_pc[24] & (!\s_pc4[23]~43  & VCC))
// \s_pc4[24]~45  = CARRY((s_pc[24] & !\s_pc4[23]~43 ))

	.dataa(gnd),
	.datab(s_pc[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[23]~43 ),
	.combout(\s_pc4[24]~44_combout ),
	.cout(\s_pc4[24]~45 ));
// synopsys translate_off
defparam \s_pc4[24]~44 .lut_mask = 16'hC30C;
defparam \s_pc4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N14
cycloneive_lcell_comb \Add1~88 (
// Equation(s):
// \Add1~88_combout  = ((\offset[22]~input_o  $ (\s_pc4[24]~44_combout  $ (!\Add1~85 )))) # (GND)
// \Add1~89  = CARRY((\offset[22]~input_o  & ((\s_pc4[24]~44_combout ) # (!\Add1~85 ))) # (!\offset[22]~input_o  & (\s_pc4[24]~44_combout  & !\Add1~85 )))

	.dataa(\offset[22]~input_o ),
	.datab(\s_pc4[24]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~85 ),
	.combout(\Add1~88_combout ),
	.cout(\Add1~89 ));
// synopsys translate_off
defparam \Add1~88 .lut_mask = 16'h698E;
defparam \Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \jAddr[22]~input (
	.i(jAddr[22]),
	.ibar(gnd),
	.o(\jAddr[22]~input_o ));
// synopsys translate_off
defparam \jAddr[22]~input .bus_hold = "false";
defparam \jAddr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N10
cycloneive_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_combout  = (\jump~input_o  & (\jAddr[22]~input_o )) # (!\jump~input_o  & ((\s_pc4[24]~44_combout )))

	.dataa(gnd),
	.datab(\jAddr[22]~input_o ),
	.datac(\jump~input_o ),
	.datad(\s_pc4[24]~44_combout ),
	.cin(gnd),
	.combout(\Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~90 .lut_mask = 16'hCFC0;
defparam \Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N0
cycloneive_lcell_comb \Add1~91 (
// Equation(s):
// \Add1~91_combout  = (\zero~input_o  & ((\branch~input_o  & (\Add1~88_combout )) # (!\branch~input_o  & ((\Add1~90_combout ))))) # (!\zero~input_o  & (((\Add1~90_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~88_combout ),
	.datad(\Add1~90_combout ),
	.cin(gnd),
	.combout(\Add1~91_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~91 .lut_mask = 16'hF780;
defparam \Add1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N1
dffeas \s_pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[24] .is_wysiwyg = "true";
defparam \s_pc[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \jAddr[23]~input (
	.i(jAddr[23]),
	.ibar(gnd),
	.o(\jAddr[23]~input_o ));
// synopsys translate_off
defparam \jAddr[23]~input .bus_hold = "false";
defparam \jAddr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N16
cycloneive_lcell_comb \s_pc4[25]~46 (
// Equation(s):
// \s_pc4[25]~46_combout  = (s_pc[25] & (!\s_pc4[24]~45 )) # (!s_pc[25] & ((\s_pc4[24]~45 ) # (GND)))
// \s_pc4[25]~47  = CARRY((!\s_pc4[24]~45 ) # (!s_pc[25]))

	.dataa(gnd),
	.datab(s_pc[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[24]~45 ),
	.combout(\s_pc4[25]~46_combout ),
	.cout(\s_pc4[25]~47 ));
// synopsys translate_off
defparam \s_pc4[25]~46 .lut_mask = 16'h3C3F;
defparam \s_pc4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N30
cycloneive_lcell_comb \Add1~94 (
// Equation(s):
// \Add1~94_combout  = (\jump~input_o  & (\jAddr[23]~input_o )) # (!\jump~input_o  & ((\s_pc4[25]~46_combout )))

	.dataa(gnd),
	.datab(\jump~input_o ),
	.datac(\jAddr[23]~input_o ),
	.datad(\s_pc4[25]~46_combout ),
	.cin(gnd),
	.combout(\Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~94 .lut_mask = 16'hF3C0;
defparam \Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \offset[23]~input (
	.i(offset[23]),
	.ibar(gnd),
	.o(\offset[23]~input_o ));
// synopsys translate_off
defparam \offset[23]~input .bus_hold = "false";
defparam \offset[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N16
cycloneive_lcell_comb \Add1~92 (
// Equation(s):
// \Add1~92_combout  = (\offset[23]~input_o  & ((\s_pc4[25]~46_combout  & (\Add1~89  & VCC)) # (!\s_pc4[25]~46_combout  & (!\Add1~89 )))) # (!\offset[23]~input_o  & ((\s_pc4[25]~46_combout  & (!\Add1~89 )) # (!\s_pc4[25]~46_combout  & ((\Add1~89 ) # 
// (GND)))))
// \Add1~93  = CARRY((\offset[23]~input_o  & (!\s_pc4[25]~46_combout  & !\Add1~89 )) # (!\offset[23]~input_o  & ((!\Add1~89 ) # (!\s_pc4[25]~46_combout ))))

	.dataa(\offset[23]~input_o ),
	.datab(\s_pc4[25]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~89 ),
	.combout(\Add1~92_combout ),
	.cout(\Add1~93 ));
// synopsys translate_off
defparam \Add1~92 .lut_mask = 16'h9617;
defparam \Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N2
cycloneive_lcell_comb \Add1~95 (
// Equation(s):
// \Add1~95_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~92_combout ))) # (!\branch~input_o  & (\Add1~94_combout )))) # (!\zero~input_o  & (((\Add1~94_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~94_combout ),
	.datad(\Add1~92_combout ),
	.cin(gnd),
	.combout(\Add1~95_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~95 .lut_mask = 16'hF870;
defparam \Add1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N3
dffeas \s_pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[25] .is_wysiwyg = "true";
defparam \s_pc[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \jAddr[24]~input (
	.i(jAddr[24]),
	.ibar(gnd),
	.o(\jAddr[24]~input_o ));
// synopsys translate_off
defparam \jAddr[24]~input .bus_hold = "false";
defparam \jAddr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N18
cycloneive_lcell_comb \s_pc4[26]~48 (
// Equation(s):
// \s_pc4[26]~48_combout  = (s_pc[26] & (\s_pc4[25]~47  $ (GND))) # (!s_pc[26] & (!\s_pc4[25]~47  & VCC))
// \s_pc4[26]~49  = CARRY((s_pc[26] & !\s_pc4[25]~47 ))

	.dataa(s_pc[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[25]~47 ),
	.combout(\s_pc4[26]~48_combout ),
	.cout(\s_pc4[26]~49 ));
// synopsys translate_off
defparam \s_pc4[26]~48 .lut_mask = 16'hA50A;
defparam \s_pc4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N8
cycloneive_lcell_comb \Add1~98 (
// Equation(s):
// \Add1~98_combout  = (\jump~input_o  & (\jAddr[24]~input_o )) # (!\jump~input_o  & ((\s_pc4[26]~48_combout )))

	.dataa(gnd),
	.datab(\jump~input_o ),
	.datac(\jAddr[24]~input_o ),
	.datad(\s_pc4[26]~48_combout ),
	.cin(gnd),
	.combout(\Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~98 .lut_mask = 16'hF3C0;
defparam \Add1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N22
cycloneive_io_ibuf \offset[24]~input (
	.i(offset[24]),
	.ibar(gnd),
	.o(\offset[24]~input_o ));
// synopsys translate_off
defparam \offset[24]~input .bus_hold = "false";
defparam \offset[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N18
cycloneive_lcell_comb \Add1~96 (
// Equation(s):
// \Add1~96_combout  = ((\offset[24]~input_o  $ (\s_pc4[26]~48_combout  $ (!\Add1~93 )))) # (GND)
// \Add1~97  = CARRY((\offset[24]~input_o  & ((\s_pc4[26]~48_combout ) # (!\Add1~93 ))) # (!\offset[24]~input_o  & (\s_pc4[26]~48_combout  & !\Add1~93 )))

	.dataa(\offset[24]~input_o ),
	.datab(\s_pc4[26]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~93 ),
	.combout(\Add1~96_combout ),
	.cout(\Add1~97 ));
// synopsys translate_off
defparam \Add1~96 .lut_mask = 16'h698E;
defparam \Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N20
cycloneive_lcell_comb \Add1~99 (
// Equation(s):
// \Add1~99_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~96_combout ))) # (!\branch~input_o  & (\Add1~98_combout )))) # (!\zero~input_o  & (((\Add1~98_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~98_combout ),
	.datad(\Add1~96_combout ),
	.cin(gnd),
	.combout(\Add1~99_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~99 .lut_mask = 16'hF870;
defparam \Add1~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N21
dffeas \s_pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[26] .is_wysiwyg = "true";
defparam \s_pc[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \jAddr[25]~input (
	.i(jAddr[25]),
	.ibar(gnd),
	.o(\jAddr[25]~input_o ));
// synopsys translate_off
defparam \jAddr[25]~input .bus_hold = "false";
defparam \jAddr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N20
cycloneive_lcell_comb \s_pc4[27]~50 (
// Equation(s):
// \s_pc4[27]~50_combout  = (s_pc[27] & (!\s_pc4[26]~49 )) # (!s_pc[27] & ((\s_pc4[26]~49 ) # (GND)))
// \s_pc4[27]~51  = CARRY((!\s_pc4[26]~49 ) # (!s_pc[27]))

	.dataa(s_pc[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[26]~49 ),
	.combout(\s_pc4[27]~50_combout ),
	.cout(\s_pc4[27]~51 ));
// synopsys translate_off
defparam \s_pc4[27]~50 .lut_mask = 16'h5A5F;
defparam \s_pc4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N30
cycloneive_lcell_comb \Add1~102 (
// Equation(s):
// \Add1~102_combout  = (\jump~input_o  & (\jAddr[25]~input_o )) # (!\jump~input_o  & ((\s_pc4[27]~50_combout )))

	.dataa(\jAddr[25]~input_o ),
	.datab(\jump~input_o ),
	.datac(gnd),
	.datad(\s_pc4[27]~50_combout ),
	.cin(gnd),
	.combout(\Add1~102_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~102 .lut_mask = 16'hBB88;
defparam \Add1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \offset[25]~input (
	.i(offset[25]),
	.ibar(gnd),
	.o(\offset[25]~input_o ));
// synopsys translate_off
defparam \offset[25]~input .bus_hold = "false";
defparam \offset[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N20
cycloneive_lcell_comb \Add1~100 (
// Equation(s):
// \Add1~100_combout  = (\s_pc4[27]~50_combout  & ((\offset[25]~input_o  & (\Add1~97  & VCC)) # (!\offset[25]~input_o  & (!\Add1~97 )))) # (!\s_pc4[27]~50_combout  & ((\offset[25]~input_o  & (!\Add1~97 )) # (!\offset[25]~input_o  & ((\Add1~97 ) # (GND)))))
// \Add1~101  = CARRY((\s_pc4[27]~50_combout  & (!\offset[25]~input_o  & !\Add1~97 )) # (!\s_pc4[27]~50_combout  & ((!\Add1~97 ) # (!\offset[25]~input_o ))))

	.dataa(\s_pc4[27]~50_combout ),
	.datab(\offset[25]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~97 ),
	.combout(\Add1~100_combout ),
	.cout(\Add1~101 ));
// synopsys translate_off
defparam \Add1~100 .lut_mask = 16'h9617;
defparam \Add1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N30
cycloneive_lcell_comb \Add1~103 (
// Equation(s):
// \Add1~103_combout  = (\branch~input_o  & ((\zero~input_o  & ((\Add1~100_combout ))) # (!\zero~input_o  & (\Add1~102_combout )))) # (!\branch~input_o  & (((\Add1~102_combout ))))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(\Add1~102_combout ),
	.datad(\Add1~100_combout ),
	.cin(gnd),
	.combout(\Add1~103_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~103 .lut_mask = 16'hF870;
defparam \Add1~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N31
dffeas \s_pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[27] .is_wysiwyg = "true";
defparam \s_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N22
cycloneive_lcell_comb \s_pc4[28]~52 (
// Equation(s):
// \s_pc4[28]~52_combout  = (s_pc[28] & (\s_pc4[27]~51  $ (GND))) # (!s_pc[28] & (!\s_pc4[27]~51  & VCC))
// \s_pc4[28]~53  = CARRY((s_pc[28] & !\s_pc4[27]~51 ))

	.dataa(s_pc[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[27]~51 ),
	.combout(\s_pc4[28]~52_combout ),
	.cout(\s_pc4[28]~53 ));
// synopsys translate_off
defparam \s_pc4[28]~52 .lut_mask = 16'hA50A;
defparam \s_pc4[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \offset[26]~input (
	.i(offset[26]),
	.ibar(gnd),
	.o(\offset[26]~input_o ));
// synopsys translate_off
defparam \offset[26]~input .bus_hold = "false";
defparam \offset[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N22
cycloneive_lcell_comb \Add1~104 (
// Equation(s):
// \Add1~104_combout  = ((\offset[26]~input_o  $ (\s_pc4[28]~52_combout  $ (!\Add1~101 )))) # (GND)
// \Add1~105  = CARRY((\offset[26]~input_o  & ((\s_pc4[28]~52_combout ) # (!\Add1~101 ))) # (!\offset[26]~input_o  & (\s_pc4[28]~52_combout  & !\Add1~101 )))

	.dataa(\offset[26]~input_o ),
	.datab(\s_pc4[28]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~101 ),
	.combout(\Add1~104_combout ),
	.cout(\Add1~105 ));
// synopsys translate_off
defparam \Add1~104 .lut_mask = 16'h698E;
defparam \Add1~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N22
cycloneive_lcell_comb \Add1~106 (
// Equation(s):
// \Add1~106_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~104_combout ))) # (!\branch~input_o  & (\s_pc4[28]~52_combout )))) # (!\zero~input_o  & (((\s_pc4[28]~52_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\s_pc4[28]~52_combout ),
	.datad(\Add1~104_combout ),
	.cin(gnd),
	.combout(\Add1~106_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~106 .lut_mask = 16'hF870;
defparam \Add1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N23
dffeas \s_pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[28] .is_wysiwyg = "true";
defparam \s_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N24
cycloneive_lcell_comb \s_pc4[29]~54 (
// Equation(s):
// \s_pc4[29]~54_combout  = (s_pc[29] & (!\s_pc4[28]~53 )) # (!s_pc[29] & ((\s_pc4[28]~53 ) # (GND)))
// \s_pc4[29]~55  = CARRY((!\s_pc4[28]~53 ) # (!s_pc[29]))

	.dataa(s_pc[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[28]~53 ),
	.combout(\s_pc4[29]~54_combout ),
	.cout(\s_pc4[29]~55 ));
// synopsys translate_off
defparam \s_pc4[29]~54 .lut_mask = 16'h5A5F;
defparam \s_pc4[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \offset[27]~input (
	.i(offset[27]),
	.ibar(gnd),
	.o(\offset[27]~input_o ));
// synopsys translate_off
defparam \offset[27]~input .bus_hold = "false";
defparam \offset[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N24
cycloneive_lcell_comb \Add1~107 (
// Equation(s):
// \Add1~107_combout  = (\s_pc4[29]~54_combout  & ((\offset[27]~input_o  & (\Add1~105  & VCC)) # (!\offset[27]~input_o  & (!\Add1~105 )))) # (!\s_pc4[29]~54_combout  & ((\offset[27]~input_o  & (!\Add1~105 )) # (!\offset[27]~input_o  & ((\Add1~105 ) # 
// (GND)))))
// \Add1~108  = CARRY((\s_pc4[29]~54_combout  & (!\offset[27]~input_o  & !\Add1~105 )) # (!\s_pc4[29]~54_combout  & ((!\Add1~105 ) # (!\offset[27]~input_o ))))

	.dataa(\s_pc4[29]~54_combout ),
	.datab(\offset[27]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~105 ),
	.combout(\Add1~107_combout ),
	.cout(\Add1~108 ));
// synopsys translate_off
defparam \Add1~107 .lut_mask = 16'h9617;
defparam \Add1~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N12
cycloneive_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~107_combout ))) # (!\branch~input_o  & (\s_pc4[29]~54_combout )))) # (!\zero~input_o  & (((\s_pc4[29]~54_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\s_pc4[29]~54_combout ),
	.datad(\Add1~107_combout ),
	.cin(gnd),
	.combout(\Add1~109_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~109 .lut_mask = 16'hF870;
defparam \Add1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N13
dffeas \s_pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[29] .is_wysiwyg = "true";
defparam \s_pc[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N22
cycloneive_io_ibuf \offset[28]~input (
	.i(offset[28]),
	.ibar(gnd),
	.o(\offset[28]~input_o ));
// synopsys translate_off
defparam \offset[28]~input .bus_hold = "false";
defparam \offset[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N26
cycloneive_lcell_comb \s_pc4[30]~56 (
// Equation(s):
// \s_pc4[30]~56_combout  = (s_pc[30] & (\s_pc4[29]~55  $ (GND))) # (!s_pc[30] & (!\s_pc4[29]~55  & VCC))
// \s_pc4[30]~57  = CARRY((s_pc[30] & !\s_pc4[29]~55 ))

	.dataa(gnd),
	.datab(s_pc[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\s_pc4[29]~55 ),
	.combout(\s_pc4[30]~56_combout ),
	.cout(\s_pc4[30]~57 ));
// synopsys translate_off
defparam \s_pc4[30]~56 .lut_mask = 16'hC30C;
defparam \s_pc4[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N26
cycloneive_lcell_comb \Add1~110 (
// Equation(s):
// \Add1~110_combout  = ((\offset[28]~input_o  $ (\s_pc4[30]~56_combout  $ (!\Add1~108 )))) # (GND)
// \Add1~111  = CARRY((\offset[28]~input_o  & ((\s_pc4[30]~56_combout ) # (!\Add1~108 ))) # (!\offset[28]~input_o  & (\s_pc4[30]~56_combout  & !\Add1~108 )))

	.dataa(\offset[28]~input_o ),
	.datab(\s_pc4[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~108 ),
	.combout(\Add1~110_combout ),
	.cout(\Add1~111 ));
// synopsys translate_off
defparam \Add1~110 .lut_mask = 16'h698E;
defparam \Add1~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N30
cycloneive_lcell_comb \Add1~112 (
// Equation(s):
// \Add1~112_combout  = (\zero~input_o  & ((\branch~input_o  & (\Add1~110_combout )) # (!\branch~input_o  & ((\s_pc4[30]~56_combout ))))) # (!\zero~input_o  & (((\s_pc4[30]~56_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\Add1~110_combout ),
	.datad(\s_pc4[30]~56_combout ),
	.cin(gnd),
	.combout(\Add1~112_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~112 .lut_mask = 16'hF780;
defparam \Add1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N31
dffeas \s_pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[30]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[30] .is_wysiwyg = "true";
defparam \s_pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N28
cycloneive_lcell_comb \s_pc4[31]~58 (
// Equation(s):
// \s_pc4[31]~58_combout  = \s_pc4[30]~57  $ (s_pc[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(s_pc[31]),
	.cin(\s_pc4[30]~57 ),
	.combout(\s_pc4[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \s_pc4[31]~58 .lut_mask = 16'h0FF0;
defparam \s_pc4[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \offset[29]~input (
	.i(offset[29]),
	.ibar(gnd),
	.o(\offset[29]~input_o ));
// synopsys translate_off
defparam \offset[29]~input .bus_hold = "false";
defparam \offset[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N28
cycloneive_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_combout  = \offset[29]~input_o  $ (\Add1~111  $ (\s_pc4[31]~58_combout ))

	.dataa(gnd),
	.datab(\offset[29]~input_o ),
	.datac(gnd),
	.datad(\s_pc4[31]~58_combout ),
	.cin(\Add1~111 ),
	.combout(\Add1~113_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~113 .lut_mask = 16'hC33C;
defparam \Add1~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N26
cycloneive_lcell_comb \Add1~115 (
// Equation(s):
// \Add1~115_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~113_combout ))) # (!\branch~input_o  & (\s_pc4[31]~58_combout )))) # (!\zero~input_o  & (((\s_pc4[31]~58_combout ))))

	.dataa(\zero~input_o ),
	.datab(\branch~input_o ),
	.datac(\s_pc4[31]~58_combout ),
	.datad(\Add1~113_combout ),
	.cin(gnd),
	.combout(\Add1~115_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~115 .lut_mask = 16'hF870;
defparam \Add1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N27
dffeas \s_pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[31]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[31] .is_wysiwyg = "true";
defparam \s_pc[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \offset[30]~input (
	.i(offset[30]),
	.ibar(gnd),
	.o(\offset[30]~input_o ));
// synopsys translate_off
defparam \offset[30]~input .bus_hold = "false";
defparam \offset[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \offset[31]~input (
	.i(offset[31]),
	.ibar(gnd),
	.o(\offset[31]~input_o ));
// synopsys translate_off
defparam \offset[31]~input .bus_hold = "false";
defparam \offset[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign pc[12] = \pc[12]~output_o ;

assign pc[13] = \pc[13]~output_o ;

assign pc[14] = \pc[14]~output_o ;

assign pc[15] = \pc[15]~output_o ;

assign pc[16] = \pc[16]~output_o ;

assign pc[17] = \pc[17]~output_o ;

assign pc[18] = \pc[18]~output_o ;

assign pc[19] = \pc[19]~output_o ;

assign pc[20] = \pc[20]~output_o ;

assign pc[21] = \pc[21]~output_o ;

assign pc[22] = \pc[22]~output_o ;

assign pc[23] = \pc[23]~output_o ;

assign pc[24] = \pc[24]~output_o ;

assign pc[25] = \pc[25]~output_o ;

assign pc[26] = \pc[26]~output_o ;

assign pc[27] = \pc[27]~output_o ;

assign pc[28] = \pc[28]~output_o ;

assign pc[29] = \pc[29]~output_o ;

assign pc[30] = \pc[30]~output_o ;

assign pc[31] = \pc[31]~output_o ;

endmodule
