Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 23 20:25:49 2021
| Host         : DESKTOP-6SV72UJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7s100fgga676-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 79
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-20 | Warning  | Non-clocked latch                               | 33         |
| TIMING-23 | Warning  | Combinational loop found                        | 32         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X35Y31 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X33Y31 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X36Y30 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X34Y30 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X29Y33 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X30Y33 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X31Y32 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X27Y34 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X28Y34 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X26Y35 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[0] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[10] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[11] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[12] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[13] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[14] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[15] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[16] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[17] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[18] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[19] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[1] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[20] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[21] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[22] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[23] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[24] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[25] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[26] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[27] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[28] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[29] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[2] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[30] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[31] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[3] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[4] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[5] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[6] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[7] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[8] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/ADDR_reg[9] cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/ADDR_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/soc_0/inst/internal_soc/RE_reg cannot be properly analyzed as its control pin design_1_i/soc_0/inst/internal_soc/RE_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[64]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[64]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[65]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[65]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[66]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[66]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[67]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[67]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[68]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[68]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[69]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[69]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[70]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[70]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[71]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[71]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#9 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[72]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[72]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#10 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[73]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[73]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#11 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[74]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[74]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#12 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[75]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[75]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#13 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[76]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[76]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#14 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[77]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[77]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#15 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[78]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[78]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#16 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[80]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[80]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#17 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[81]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[81]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#18 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[82]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[82]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#19 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[83]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[83]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#20 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[84]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[84]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#21 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[85]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[85]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#22 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[86]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[86]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#23 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[87]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[87]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#24 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[88]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[88]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#25 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[89]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[89]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#26 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[90]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[90]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#27 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[91]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[91]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#28 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[92]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[92]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#29 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[93]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[93]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#30 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[94]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[94]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#31 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/DEBUG[95]_INST_0_i_1/I1 and design_1_i/soc_0/inst/internal_soc/DEBUG[95]_INST_0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#32 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/soc_0/inst/internal_soc/rom/DEBUG[79]_INST_0_i_4/I2 and design_1_i/soc_0/inst/internal_soc/rom/DEBUG[79]_INST_0_i_4/O to disable the timing loop
Related violations: <none>


