$date
	Thu Feb 19 09:07:03 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ringcount $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 4 # ori [3:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % count [3:0] $end
$var wire 4 & ori [3:0] $end
$var wire 1 $ rst $end
$var wire 4 ' q [3:0] $end
$var wire 4 ( d [3:0] $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 * inti $end
$var wire 1 $ rst $end
$var reg 1 + q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 - inti $end
$var wire 1 $ rst $end
$var reg 1 . q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " clk $end
$var wire 1 / d $end
$var wire 1 0 inti $end
$var wire 1 $ rst $end
$var reg 1 1 q $end
$upscope $end
$scope module ff4 $end
$var wire 1 " clk $end
$var wire 1 2 d $end
$var wire 1 3 inti $end
$var wire 1 $ rst $end
$var reg 1 4 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x4
13
12
x1
00
0/
x.
0-
0,
x+
0*
0)
b1000 (
bx '
b1000 &
bx %
1$
b1000 #
1"
bx !
$end
#5
0+
0.
01
b1000 !
b1000 %
b1000 '
14
0"
#10
1)
02
b1 (
1"
0$
#15
0)
1,
b10 (
04
b1 !
b1 %
b1 '
1+
0"
#20
1"
#25
0,
1/
b100 (
0+
b10 !
b10 %
b10 '
1.
0"
#30
1"
#35
12
0/
b1000 (
11
b100 !
b100 %
b100 '
0.
0"
#40
1"
#45
02
1)
b1 (
01
b1000 !
b1000 %
b1000 '
14
0"
#50
1"
#55
0)
1,
b10 (
04
b1 !
b1 %
b1 '
1+
0"
#60
1"
#65
0,
1/
b100 (
0+
b10 !
b10 %
b10 '
1.
0"
#70
1"
#75
12
0/
b1000 (
11
b100 !
b100 %
b100 '
0.
0"
#80
1"
#85
02
1)
b1 (
01
b1000 !
b1000 %
b1000 '
14
0"
#90
1"
#95
0)
1,
b10 (
04
b1 !
b1 %
b1 '
1+
0"
#100
1"
#105
0,
1/
b100 (
0+
b10 !
b10 %
b10 '
1.
0"
#110
1"
#115
12
0/
b1000 (
11
b100 !
b100 %
b100 '
0.
0"
#120
1"
