// Seed: 2202366644
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output wor id_2
);
  bit id_4, id_5;
  always @*
    if (-1) id_5 <= -1;
    else assign id_5 = -1 > -1;
  always @(posedge 1) begin : LABEL_0
    id_5 <= id_4;
  end
  logic [-1  %  1 'b0 <  1 'b0 : -1  ==  (  -1  )] id_6;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2
    , id_17, id_18,
    input supply0 id_3,
    output wire id_4,
    input supply0 id_5,
    output wire id_6,
    output tri1 id_7,
    input uwire id_8,
    input wire id_9,
    output uwire id_10,
    input wand id_11,
    input wor id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri id_15
);
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
