

================================================================
== Vitis HLS Report for 'split_tx_meta'
================================================================
* Date:           Tue Aug 15 18:30:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.645 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      84|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      84|      69|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |tempLen_V_fu_108_p2               |         +|   0|  0|  23|          16|           4|
    |tmp_i_nbreadreq_fu_50_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          21|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |tx_ipUdpMetaFifo_blk_n   |   9|          2|    1|          2|
    |tx_udp2ipMetaFifo_blk_n  |   9|          2|    1|          2|
    |tx_udpMetaFifo_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    4|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |meta_length_V_2_reg_143  |  16|   0|   16|          0|
    |tmp_14_i_reg_153         |  32|   0|   32|          0|
    |tmp_i_147_reg_148        |  32|   0|   32|          0|
    |tmp_i_reg_139            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  84|   0|   84|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|tx_ipUdpMetaFifo_dout             |   in|  256|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_num_data_valid   |   in|    2|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_fifo_cap         |   in|    2|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_empty_n          |   in|    1|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_read             |  out|    1|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_udp2ipMetaFifo_din             |  out|   64|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_num_data_valid  |   in|    2|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_fifo_cap        |   in|    2|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_full_n          |   in|    1|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_write           |  out|    1|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udpMetaFifo_din                |  out|   64|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_num_data_valid     |   in|    2|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_fifo_cap           |   in|    2|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_full_n             |   in|    1|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_write              |  out|    1|     ap_fifo|     tx_udpMetaFifo|       pointer|
+----------------------------------+-----+-----+------------+-------------------+--------------+

