\hypertarget{stm32f722xx_8h_source}{}\doxysection{stm32f722xx.\+h}
\label{stm32f722xx_8h_source}\index{Autodrone32/Libraries/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h@{Autodrone32/Libraries/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h}}
\mbox{\hyperlink{stm32f722xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00034}00034 \textcolor{preprocessor}{\#ifndef \_\_STM32F722xx\_H}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00035}00035 \textcolor{preprocessor}{\#define \_\_STM32F722xx\_H}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00036}00036 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00037}00037 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00038}00038  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00039}00039 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00040}00040 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00049}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{00049}} \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00050}00050 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00051}00051 \textcolor{comment}{/******  Cortex-\/M7 Processor Exceptions Numbers ****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00052}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{00052}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00053}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{00053}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00054}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{00054}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00055}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{00055}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00056}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{00056}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00057}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{00057}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00058}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{00058}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00059}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{00059}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00060}00060 \textcolor{comment}{/******  STM32 specific Interrupt Numbers **********************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00061}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{00061}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}                   = 0,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00062}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{00062}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\_IRQn}}                    = 1,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00063}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{00063}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\_STAMP\_IRQn}}             = 2,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00064}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{00064}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}               = 3,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00065}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{00065}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}                  = 4,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00066}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{00066}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}                    = 5,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00067}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{00067}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}                  = 6,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00068}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{00068}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}                  = 7,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00069}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{00069}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}                  = 8,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00070}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{00070}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}                  = 9,      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00071}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{00071}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}                  = 10,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00072}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{00072}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\_Stream0\_IRQn}}           = 11,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00073}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{00073}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\_Stream1\_IRQn}}           = 12,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00074}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{00074}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\_Stream2\_IRQn}}           = 13,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00075}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{00075}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\_Stream3\_IRQn}}           = 14,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00076}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{00076}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\_Stream4\_IRQn}}           = 15,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00077}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{00077}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\_Stream5\_IRQn}}           = 16,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00078}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{00078}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\_Stream6\_IRQn}}           = 17,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00079}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{00079}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}                    = 18,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00080}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{00080}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\_TX\_IRQn}}                = 19,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00081}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{00081}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\_RX0\_IRQn}}               = 20,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00082}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{00082}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\_RX1\_IRQn}}               = 21,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00083}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{00083}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\_SCE\_IRQn}}               = 22,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00084}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{00084}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}                = 23,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00085}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{00085}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\_BRK\_TIM9\_IRQn}}          = 24,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00086}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{00086}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\_UP\_TIM10\_IRQn}}          = 25,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00087}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{00087}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\_TRG\_COM\_TIM11\_IRQn}}     = 26,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00088}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{00088}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}                = 27,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00089}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{00089}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}                   = 28,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00090}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{00090}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}                   = 29,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00091}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{00091}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}                   = 30,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00092}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{00092}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}                = 31,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00093}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{00093}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}                = 32,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00094}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{00094}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}                = 33,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00095}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{00095}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}                = 34,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00096}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{00096}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                   = 35,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00097}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{00097}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                   = 36,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00098}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{00098}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}                 = 37,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00099}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{00099}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}                 = 38,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00100}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{00100}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}                 = 39,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00101}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{00101}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}              = 40,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00102}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{00102}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}              = 41,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00103}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{00103}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\_FS\_WKUP\_IRQn}}            = 42,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00104}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{00104}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\_BRK\_TIM12\_IRQn}}         = 43,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00105}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{00105}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\_UP\_TIM13\_IRQn}}          = 44,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00106}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{00106}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\_TRG\_COM\_TIM14\_IRQn}}     = 45,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00107}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{00107}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}                = 46,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00108}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{00108}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\_Stream7\_IRQn}}           = 47,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00109}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{00109}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\_IRQn}}                    = 48,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00110}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9e68a13bbec7d366e6245c1a44a85e9d}{00110}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9e68a13bbec7d366e6245c1a44a85e9d}{SDMMC1\_IRQn}}                 = 49,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00111}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{00111}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}                   = 50,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00112}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{00112}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}                   = 51,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00113}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{00113}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}                  = 52,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00114}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{00114}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\_IRQn}}                  = 53,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00115}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{00115}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}               = 54,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00116}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{00116}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\_IRQn}}                   = 55,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00117}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{00117}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\_Stream0\_IRQn}}           = 56,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00118}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{00118}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\_Stream1\_IRQn}}           = 57,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00119}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{00119}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\_Stream2\_IRQn}}           = 58,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00120}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{00120}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\_Stream3\_IRQn}}           = 59,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00121}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{00121}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\_Stream4\_IRQn}}           = 60,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00122}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{00122}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\_IRQn}}                    = 61,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00123}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{00123}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\_WKUP\_IRQn}}               = 62,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00124}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{00124}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\_FS\_IRQn}}                 = 67,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00125}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{00125}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\_Stream5\_IRQn}}           = 68,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00126}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{00126}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\_Stream6\_IRQn}}           = 69,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00127}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{00127}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\_Stream7\_IRQn}}           = 70,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00128}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{00128}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\_IRQn}}                 = 71,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00129}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{00129}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}                = 72,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00130}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{00130}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}                = 73,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00131}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{00131}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{OTG\_HS\_EP1\_OUT\_IRQn}}         = 74,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00132}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{00132}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{OTG\_HS\_EP1\_IN\_IRQn}}          = 75,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00133}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{00133}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{OTG\_HS\_WKUP\_IRQn}}            = 76,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00134}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{00134}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{OTG\_HS\_IRQn}}                 = 77,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00135}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{00135}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}                    = 80,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00136}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{00136}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}                    = 81,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00137}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755}{00137}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755}{UART7\_IRQn}}                  = 82,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00138}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2}{00138}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2}{UART8\_IRQn}}                  = 83,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00139}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{00139}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\_IRQn}}                   = 84,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00140}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77}{00140}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77}{SPI5\_IRQn}}                   = 85,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00141}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{00141}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\_IRQn}}                   = 87,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00142}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be}{00142}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be}{SAI2\_IRQn}}                   = 91,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00143}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e}{00143}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e}{QUADSPI\_IRQn}}                = 92,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00144}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{00144}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}                 = 93,     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00145}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af89769b72f2814819b47d0c28a0adbf7}{00145}}   \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8af89769b72f2814819b47d0c28a0adbf7}{SDMMC2\_IRQn}}                 = 103,    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00146}00146 \} \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00147}00147 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00155}\mbox{\hyperlink{group__stm32f722xx_ga8eb40c0d30a09a0ae388e56b21d8f22c}{00155}} \textcolor{preprocessor}{\#define \_\_CM7\_REV                 0x0100U  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00156}\mbox{\hyperlink{group__stm32f722xx_ga4127d1b31aaf336fab3d7329d117f448}{00156}} \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00157}\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{00157}} \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00158}\mbox{\hyperlink{group__stm32f722xx_gab58771b4ec03f9bdddc84770f7c95c68}{00158}} \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00159}\mbox{\hyperlink{group__stm32f722xx_gac1ba8a48ca926bddc88be9bfd7d42641}{00159}} \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00160}\mbox{\hyperlink{group__stm32f722xx_ga3580fa1aeb7c2ed580904f8f70f8a919}{00160}} \textcolor{preprocessor}{\#define \_\_ICACHE\_PRESENT          1       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00161}00161 \textcolor{preprocessor}{\#define \_\_DCACHE\_PRESENT          1       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00162}\mbox{\hyperlink{group__stm32f722xx_ga11d3ac679daeb58d0cec0a4e6ca59010}{00162}} \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm7_8h}{core\_cm7.h}}"{}}                     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00165}00165 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system__stm32f7xx_8h}{system\_stm32f7xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00166}00166 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00167}00167 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00176}\mbox{\hyperlink{struct_a_d_c___type_def}{00176}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00177}00177 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00178}\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00178}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00179}\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{00179}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00180}\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{00180}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00181}\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{00181}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00182}\mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{00182}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00183}\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{00183}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00184}\mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{00184}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{JOFR2}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00185}\mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{00185}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{JOFR3}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00186}\mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{00186}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{JOFR4}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00187}\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{00187}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00188}\mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{00188}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{LTR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00189}\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{00189}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00190}\mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{00190}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00191}\mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{00191}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00192}\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{00192}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00193}\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{00193}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00194}\mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{00194}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00195}\mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{00195}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00196}\mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{00196}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00197}\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00197}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00198}00198 \} \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00199}00199 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00200}\mbox{\hyperlink{struct_a_d_c___common___type_def}{00200}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00201}00201 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00202}\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{00202}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00203}\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{00203}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00204}\mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{00204}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00206}00206 \} \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00207}00207 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00208}00208 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00213}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{00213}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00214}00214 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00215}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}{00215}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}{TIR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00216}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}{00216}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}{TDTR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00217}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}{00217}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}{TDLR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00218}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}{00218}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}{TDHR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00219}00219 \} \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00220}00220 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00225}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{00225}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00226}00226 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00227}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{00227}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{RIR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00228}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{00228}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{RDTR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00229}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{00229}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{RDLR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00230}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{00230}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{RDHR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00231}00231 \} \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00232}00232 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00237}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{00237}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00238}00238 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00239}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a92036953ac673803fe001d843fea508b}{00239}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a92036953ac673803fe001d843fea508b}{FR1}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00240}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a7f7d80b45b7574463d7030fc8a464582}{00240}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a7f7d80b45b7574463d7030fc8a464582}{FR2}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00241}00241 \} \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00242}00242 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00247}\mbox{\hyperlink{struct_c_a_n___type_def}{00247}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00248}00248 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00249}\mbox{\hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{00249}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}};                 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00250}\mbox{\hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{00250}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{MSR}};                 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00251}\mbox{\hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{00251}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{TSR}};                 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00252}\mbox{\hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{00252}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{RF0R}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00253}\mbox{\hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{00253}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{RF1R}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00254}\mbox{\hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00254}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};                 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00255}\mbox{\hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{00255}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{ESR}};                 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00256}\mbox{\hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{00256}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{BTR}};                 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00257}\mbox{\hyperlink{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}{00257}}   uint32\_t                   RESERVED0[88];       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00258}\mbox{\hyperlink{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}{00258}}   \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}}      sTxMailBox[3];       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00259}\mbox{\hyperlink{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}{00259}}   \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}}    sFIFOMailBox[2];     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00260}\mbox{\hyperlink{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}{00260}}   uint32\_t                   RESERVED1[12];       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00261}\mbox{\hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{00261}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{FMR}};                 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00262}\mbox{\hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{00262}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{FM1R}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00263}\mbox{\hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00263}}   uint32\_t                   \mbox{\hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00264}\mbox{\hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{00264}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{FS1R}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00265}\mbox{\hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{00265}}   uint32\_t                   \mbox{\hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00266}\mbox{\hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{00266}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{FFA1R}};               }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00267}\mbox{\hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00267}}   uint32\_t                   \mbox{\hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00268}\mbox{\hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{00268}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{FA1R}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00269}\mbox{\hyperlink{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}{00269}}   uint32\_t                   RESERVED5[8];        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00270}\mbox{\hyperlink{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}{00270}}   \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}} sFilterRegister[28]; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00271}00271 \} \mbox{\hyperlink{struct_c_a_n___type_def}{CAN\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00272}00272 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00273}00273 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00278}\mbox{\hyperlink{struct_c_r_c___type_def}{00278}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00279}00279 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00280}\mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00280}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00281}\mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{00281}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t   \mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{IDR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00282}\mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{00282}}   uint8\_t        \mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{RESERVED0}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00283}\mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{00283}}   uint16\_t       \mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00284}\mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00284}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00285}\mbox{\hyperlink{struct_c_r_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00285}}   uint32\_t       \mbox{\hyperlink{struct_c_r_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00286}\mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{00286}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{INIT}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00287}\mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{00287}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{POL}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00288}00288 \} \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00289}00289 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00294}\mbox{\hyperlink{struct_d_a_c___type_def}{00294}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00295}00295 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00296}\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00296}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00297}\mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{00297}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00298}\mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{00298}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00299}\mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{00299}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{DHR12L1}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00300}\mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{00300}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8R1}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00301}\mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{00301}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{DHR12R2}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00302}\mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{00302}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{DHR12L2}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00303}\mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{00303}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{DHR8R2}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00304}\mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{00304}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{DHR12RD}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00305}\mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{00305}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{DHR12LD}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00306}\mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{00306}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00307}\mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{00307}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{DOR1}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00308}\mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{00308}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{DOR2}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00309}\mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00309}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00310}00310 \} \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00311}00311 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00312}00312 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00317}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{00317}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00318}00318 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00319}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{00319}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00320}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00320}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00321}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{00321}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{APB1FZ}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00322}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{00322}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{APB2FZ}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00323}00323 \}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00324}00324 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00325}00325 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00330}\mbox{\hyperlink{struct_d_m_a___stream___type_def}{00330}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00331}00331 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00332}\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00332}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00333}\mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{00333}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{NDTR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00334}\mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{00334}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00335}\mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{00335}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0AR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00336}\mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{00336}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1AR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00337}\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{00337}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00338}00338 \} \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00339}00339 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00340}\mbox{\hyperlink{struct_d_m_a___type_def}{00340}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00341}00341 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00342}\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{00342}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00343}\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{00343}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00344}\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{00344}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00345}\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{00345}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00346}00346 \} \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00347}00347 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00348}00348 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00353}\mbox{\hyperlink{struct_e_x_t_i___type_def}{00353}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00354}00354 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00355}\mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{00355}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00356}\mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{00356}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{EMR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00357}\mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{00357}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{RTSR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00358}\mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{00358}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{FTSR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00359}\mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{00359}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{SWIER}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00360}\mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{00360}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{PR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00361}00361 \} \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00362}00362 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00367}\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{00367}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00368}00368 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00369}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{00369}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00370}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{00370}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00371}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{00371}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00372}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00372}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00373}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00373}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00374}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{00374}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{OPTCR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00375}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{00375}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{OPTCR1}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00376}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9665b73ccf809971dfcc9e20643b0fba}{00376}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9665b73ccf809971dfcc9e20643b0fba}{OPTCR2}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00377}00377 \} \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00378}00378 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00379}00379 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00380}00380 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00385}\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{00385}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00386}00386 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00387}\mbox{\hyperlink{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}{00387}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BTCR[8];    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00388}00388 \} \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\_Bank1\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00389}00389 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00394}\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{00394}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00395}00395 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00396}\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def_a20f13b79c0f8670af319af0c5ebd5c91}{00396}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BWTR[7];    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00397}00397 \} \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\_Bank1E\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00398}00398 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00403}\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{00403}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00404}00404 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00405}\mbox{\hyperlink{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}{00405}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}{PCR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00406}\mbox{\hyperlink{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00406}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00407}\mbox{\hyperlink{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}{00407}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}{PMEM}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00408}\mbox{\hyperlink{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}{00408}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}{PATT}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00409}\mbox{\hyperlink{struct_f_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}{00409}}   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00410}\mbox{\hyperlink{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{00410}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00411}00411 \} \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\_Bank3\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00412}00412 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00417}\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{00417}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00418}00418 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00419}\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}{00419}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SDCR[2];        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00420}\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}{00420}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SDTR[2];        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00421}\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{00421}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{SDCMR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00422}\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{00422}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{SDRTR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00423}\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{00423}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{SDSR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00424}00424 \} \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\_Bank5\_6\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00425}00425 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00426}00426 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00431}\mbox{\hyperlink{struct_g_p_i_o___type_def}{00431}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00432}00432 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00433}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{00433}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00434}\mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{00434}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00435}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{00435}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00436}\mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{00436}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00437}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{00437}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00438}\mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{00438}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00439}\mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{00439}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00440}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{00440}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00441}\mbox{\hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{00441}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFR[2];   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00442}00442 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00443}00443 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00448}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{00448}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00449}00449 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00450}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{00450}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00451}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{00451}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{PMC}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00452}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{00452}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00453}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}{00453}}   uint32\_t      RESERVED[2];  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00454}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{00454}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{CMPCR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00455}00455 \} \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00456}00456 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00461}\mbox{\hyperlink{struct_i2_c___type_def}{00461}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00462}00462 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00463}\mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{00463}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00464}\mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{00464}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00465}\mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{00465}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00466}\mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{00466}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00467}\mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{00467}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00468}\mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{00468}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00469}\mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00469}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00470}\mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00470}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00471}\mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{00471}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{PECR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00472}\mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{00472}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00473}\mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{00473}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00474}00474 \} \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00475}00475 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00480}\mbox{\hyperlink{struct_i_w_d_g___type_def}{00480}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00481}00481 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00482}\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{00482}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00483}\mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{00483}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00484}\mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{00484}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00485}\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00485}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00486}\mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{00486}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}}; }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00487}00487 \} \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00488}00488 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00489}00489 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00490}00490 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00495}\mbox{\hyperlink{struct_p_w_r___type_def}{00495}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00496}00496 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00497}\mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{00497}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00498}\mbox{\hyperlink{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}{00498}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}{CSR1}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00499}\mbox{\hyperlink{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}{00499}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00500}\mbox{\hyperlink{struct_p_w_r___type_def_a641d2e965635ef2c5f38f4712f25af4b}{00500}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a641d2e965635ef2c5f38f4712f25af4b}{CSR2}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00501}00501 \} \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00502}00502 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00503}00503 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00508}\mbox{\hyperlink{struct_r_c_c___type_def}{00508}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00509}00509 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00510}\mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00510}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00511}\mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{00511}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00512}\mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{00512}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00513}\mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{00513}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{CIR}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00514}\mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{00514}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00515}\mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{00515}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00516}\mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{00516}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00517}\mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{00517}}   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00518}\mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{00518}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{APB1RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00519}\mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{00519}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00520}\mbox{\hyperlink{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{00520}}   uint32\_t      RESERVED1[2];  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00521}\mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{00521}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00522}\mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{00522}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00523}\mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{00523}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00524}\mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00524}}   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00525}\mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{00525}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{APB1ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00526}\mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{00526}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00527}\mbox{\hyperlink{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}{00527}}   uint32\_t      RESERVED3[2];  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00528}\mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{00528}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{AHB1LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00529}\mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{00529}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{AHB2LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00530}\mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{00530}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{AHB3LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00531}\mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00531}}   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00532}\mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{00532}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{APB1LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00533}\mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{00533}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{APB2LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00534}\mbox{\hyperlink{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}{00534}}   uint32\_t      RESERVED5[2];  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00535}\mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{00535}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00536}\mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{00536}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00537}\mbox{\hyperlink{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}{00537}}   uint32\_t      RESERVED6[2];  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00538}\mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{00538}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{SSCGR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00539}\mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{00539}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{PLLI2SCFGR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00540}\mbox{\hyperlink{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}{00540}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}{PLLSAICFGR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00541}\mbox{\hyperlink{struct_r_c_c___type_def_a9a09b3b94c770ba6b5c8a631748bd69b}{00541}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a9a09b3b94c770ba6b5c8a631748bd69b}{DCKCFGR1}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00542}\mbox{\hyperlink{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}{00542}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}{DCKCFGR2}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00544}00544 \} \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00545}00545 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00550}\mbox{\hyperlink{struct_r_t_c___type_def}{00550}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00551}00551 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00552}\mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{00552}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00553}\mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00553}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00554}\mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00554}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00555}\mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00555}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00556}\mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{00556}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00557}\mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{00557}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00558}\mbox{\hyperlink{struct_r_t_c___type_def_aa43c4c21b173ada1b6b7568956f0d650}{00558}}        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa43c4c21b173ada1b6b7568956f0d650}{reserved}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00559}\mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{00559}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00560}\mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{00560}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00561}\mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{00561}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00562}\mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{00562}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00563}\mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{00563}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00564}\mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{00564}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00565}\mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{00565}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00566}\mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{00566}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00567}\mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{00567}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00568}\mbox{\hyperlink{struct_r_t_c___type_def_ab96baad20d23ce254a22d99b1ae7b385}{00568}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab96baad20d23ce254a22d99b1ae7b385}{TAMPCR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00569}\mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{00569}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00570}\mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{00570}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00571}\mbox{\hyperlink{struct_r_t_c___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{00571}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00572}\mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{00572}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00573}\mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{00573}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00574}\mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{00574}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00575}\mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{00575}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00576}\mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{00576}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00577}\mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{00577}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00578}\mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{00578}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00579}\mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{00579}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00580}\mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{00580}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00581}\mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{00581}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00582}\mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{00582}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00583}\mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{00583}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00584}\mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{00584}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00585}\mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{00585}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00586}\mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{00586}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00587}\mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{00587}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00588}\mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{00588}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{BKP16R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00589}\mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{00589}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{BKP17R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00590}\mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{00590}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{BKP18R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00591}\mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{00591}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{BKP19R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00592}\mbox{\hyperlink{struct_r_t_c___type_def_a1d6f7434fbcf5a01999d8a034fcff4e9}{00592}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6f7434fbcf5a01999d8a034fcff4e9}{BKP20R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00593}\mbox{\hyperlink{struct_r_t_c___type_def_ad631ab450114ab05d803ad516265e983}{00593}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad631ab450114ab05d803ad516265e983}{BKP21R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00594}\mbox{\hyperlink{struct_r_t_c___type_def_aad2aa3f597d129acdf3feb003ce3f71b}{00594}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aad2aa3f597d129acdf3feb003ce3f71b}{BKP22R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00595}\mbox{\hyperlink{struct_r_t_c___type_def_aa9a52b4018522596dbe7fbe0c377e052}{00595}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa9a52b4018522596dbe7fbe0c377e052}{BKP23R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00596}\mbox{\hyperlink{struct_r_t_c___type_def_a6e7cd4ca596e9f5e62fc5016c27b946a}{00596}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6e7cd4ca596e9f5e62fc5016c27b946a}{BKP24R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00597}\mbox{\hyperlink{struct_r_t_c___type_def_a886cd2eade6499b8862eb0c5ac8e8af8}{00597}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a886cd2eade6499b8862eb0c5ac8e8af8}{BKP25R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00598}\mbox{\hyperlink{struct_r_t_c___type_def_a4c71682d0e053ba0b5aa49889e25a61d}{00598}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4c71682d0e053ba0b5aa49889e25a61d}{BKP26R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00599}\mbox{\hyperlink{struct_r_t_c___type_def_ad2b928fb6f78675d1d1475dfd0c5f957}{00599}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad2b928fb6f78675d1d1475dfd0c5f957}{BKP27R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00600}\mbox{\hyperlink{struct_r_t_c___type_def_afd8a59dbc0af15cc3d2a8ffb378e58d8}{00600}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_afd8a59dbc0af15cc3d2a8ffb378e58d8}{BKP28R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00601}\mbox{\hyperlink{struct_r_t_c___type_def_a6e26e6e054d9cf1a6581db2d801ca2d9}{00601}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6e26e6e054d9cf1a6581db2d801ca2d9}{BKP29R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00602}\mbox{\hyperlink{struct_r_t_c___type_def_a29e63d7b160bb19f7b9525538a1ce9ee}{00602}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a29e63d7b160bb19f7b9525538a1ce9ee}{BKP30R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00603}\mbox{\hyperlink{struct_r_t_c___type_def_a86c4d91891e23bbcb73ccc367adf1104}{00603}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a86c4d91891e23bbcb73ccc367adf1104}{BKP31R}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00604}00604 \} \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00605}00605 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00606}00606 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00611}\mbox{\hyperlink{struct_s_a_i___type_def}{00611}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00612}00612 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00613}\mbox{\hyperlink{struct_s_a_i___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{00613}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{GCR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00614}00614 \} \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00615}00615 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00616}\mbox{\hyperlink{struct_s_a_i___block___type_def}{00616}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00617}00617 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00618}\mbox{\hyperlink{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}{00618}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00619}\mbox{\hyperlink{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}{00619}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00620}\mbox{\hyperlink{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}{00620}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}{FRCR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00621}\mbox{\hyperlink{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}{00621}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}{SLOTR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00622}\mbox{\hyperlink{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}{00622}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00623}\mbox{\hyperlink{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00623}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00624}\mbox{\hyperlink{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}{00624}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}{CLRFR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00625}\mbox{\hyperlink{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00625}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00626}00626 \} \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\_Block\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00627}00627 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00628}00628 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00633}\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{00633}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00634}00634 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00635}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a65bff76f3af24c37708a1006d54720c7}{00635}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a65bff76f3af24c37708a1006d54720c7}{POWER}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00636}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_aa94197378e20fc739d269be49d9c5d40}{00636}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aa94197378e20fc739d269be49d9c5d40}{CLKCR}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00637}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a07d4e63efcbde252c667e64a8d818aa9}{00637}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a07d4e63efcbde252c667e64a8d818aa9}{ARG}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00638}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_adcf812cbe5147d300507d59d4a55935d}{00638}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_adcf812cbe5147d300507d59d4a55935d}{CMD}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00639}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{00639}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{RESPCMD}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00640}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7b0ee0dc541683266dfab6335abca891}{00640}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7b0ee0dc541683266dfab6335abca891}{RESP1}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00641}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{00641}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{RESP2}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00642}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{00642}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{RESP3}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00643}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_ac760383de212de696f504e744c6fca7e}{00643}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ac760383de212de696f504e744c6fca7e}{RESP4}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00644}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a1dd219eaeee8d9def822da843028bd02}{00644}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a1dd219eaeee8d9def822da843028bd02}{DTIMER}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00645}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{00645}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{DLEN}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00646}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{00646}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{DCTRL}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00647}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{00647}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{DCOUNT}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00648}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{00648}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{STA}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00649}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00649}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00650}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a5c955643593b4aedbe9f84f054d26522}{00650}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a5c955643593b4aedbe9f84f054d26522}{MASK}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00651}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a8be676577db129a84a9a2689519a8502}{00651}}   uint32\_t      RESERVED0[2];   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00652}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_ab27b78e19f487c845437c29812eecca7}{00652}}   \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ab27b78e19f487c845437c29812eecca7}{FIFOCNT}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00653}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a2d531df35272b1f3d787e5726ed5c52c}{00653}}   uint32\_t      RESERVED1[13];  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00654}\mbox{\hyperlink{struct_s_d_m_m_c___type_def_a68bef1da5fd164cf0f884b4209670dc8}{00654}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a68bef1da5fd164cf0f884b4209670dc8}{FIFO}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00655}00655 \} \mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00656}00656 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00661}\mbox{\hyperlink{struct_s_p_i___type_def}{00661}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00662}00662 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00663}\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{00663}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00664}\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{00664}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00665}\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00665}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00666}\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00666}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00667}\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{00667}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00668}\mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{00668}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00669}\mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{00669}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00670}\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{00670}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00671}\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{00671}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00672}00672 \} \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00673}00673 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00678}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{00678}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00679}00679 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00680}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00680}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00681}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}{00681}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00682}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00682}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00683}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{00683}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00684}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}{00684}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}{DLR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00685}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{00685}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00686}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{00686}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{AR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00687}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}{00687}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}{ABR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00688}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00688}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00689}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}{00689}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}{PSMKR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00690}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}{00690}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}{PSMAR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00691}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}{00691}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}{PIR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00692}\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}{00692}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}{LPTR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00693}00693 \} \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00694}00694 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00699}\mbox{\hyperlink{struct_t_i_m___type_def}{00699}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00700}00700 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00701}\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{00701}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00702}\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{00702}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00703}\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{00703}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00704}\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{00704}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00705}\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00705}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00706}\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{00706}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00707}\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{00707}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00708}\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{00708}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00709}\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{00709}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00710}\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{00710}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00711}\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{00711}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00712}\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{00712}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00713}\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{00713}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00714}\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{00714}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00715}\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{00715}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00716}\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{00716}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00717}\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{00717}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00718}\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{00718}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00719}\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{00719}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00720}\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{00720}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00721}\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{00721}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00722}\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{00722}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00723}\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{00723}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00724}\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{00724}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00726}00726 \} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00727}00727 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00731}\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{00731}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00732}00732 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00733}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00733}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00734}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00734}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00735}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00735}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00736}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{00736}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};     }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00737}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00737}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00738}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{00738}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{CMP}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00739}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{00739}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00740}\mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{00740}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00741}00741 \} \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00742}00742 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00743}00743 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00748}\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{00748}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00749}00749 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00750}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{00750}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00751}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{00751}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00752}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{00752}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00753}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{00753}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00754}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{00754}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00755}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{00755}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{RTOR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00756}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{00756}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00757}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00757}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00758}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00758}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00759}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{00759}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00760}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a40540a209bca9f0e2045a5748e1803da}{00760}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a40540a209bca9f0e2045a5748e1803da}{TDR}};    }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00761}00761 \} \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00762}00762 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00763}00763 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00768}\mbox{\hyperlink{struct_w_w_d_g___type_def}{00768}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00769}00769 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00770}\mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00770}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00771}\mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{00771}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00772}\mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00772}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00773}00773 \} \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00774}00774 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00775}00775 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00780}\mbox{\hyperlink{struct_r_n_g___type_def}{00780}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00781}00781 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00782}\mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00782}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00783}\mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00783}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00784}\mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00784}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00785}00785 \} \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00786}00786 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00794}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{00794}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00795}00795 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00796}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{00796}}  \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{GOTGCTL}};               }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00797}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{00797}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{GOTGINT}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00798}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{00798}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{GAHBCFG}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00799}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{00799}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{GUSBCFG}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00800}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{00800}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{GRSTCTL}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00801}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{00801}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{GINTSTS}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00802}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{00802}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{GINTMSK}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00803}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{00803}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{GRXSTSR}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00804}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{00804}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{GRXSTSP}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00805}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{00805}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{GRXFSIZ}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00806}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{00806}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{DIEPTXF0\_HNPTXFSIZ}};   }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00807}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{00807}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{HNPTXSTS}};             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00808}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a577856159d58c037352ee10609b2a99c}{00808}}   uint32\_t Reserved30[2];             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00809}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{00809}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{GCCFG}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00810}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{00810}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{CID}};                  }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00811}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac226c147958185ec01572f0bfbc5325c}{00811}}   uint32\_t  Reserved5[3];             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00812}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_acaf5563a43c7dd8ba9b982df9581acaa}{00812}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_acaf5563a43c7dd8ba9b982df9581acaa}{GHWCFG3}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00813}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1442a75374a2a4ca1c3d07293c780523}{00813}}   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1442a75374a2a4ca1c3d07293c780523}{Reserved6}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00814}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a5b7c9cb9dbd528e59d39bd7e72ca6fe9}{00814}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a5b7c9cb9dbd528e59d39bd7e72ca6fe9}{GLPMCFG}};              }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00815}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aaf6add1d290d57eade9a6ce32d927005}{00815}}   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aaf6add1d290d57eade9a6ce32d927005}{Reserved7}};                }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00816}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ae1f4aabfcdebfaf2cdaf05a96dc0fcb7}{00816}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ae1f4aabfcdebfaf2cdaf05a96dc0fcb7}{GDFIFOCFG}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00817}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aa9537ba8db767ddd1f0a4891d04a787c}{00817}}   uint32\_t  Reserved43[40];           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00818}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{00818}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{HPTXFSIZ}};             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00819}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a2b783e516da93a95c56adf3e52dcbe62}{00819}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPTXF[0x0F];        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00820}00820 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\_OTG\_GlobalTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00821}00821 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00822}00822 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00826}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{00826}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00827}00827 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00828}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{00828}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{DCFG}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00829}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{00829}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{DCTL}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00830}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{00830}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{DSTS}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00831}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00831}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00832}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{00832}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{DIEPMSK}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00833}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{00833}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{DOEPMSK}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00834}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{00834}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{DAINT}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00835}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{00835}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{DAINTMSK}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00836}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{00836}}   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{Reserved20}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00837}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{00837}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{Reserved9}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00838}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{00838}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{DVBUSDIS}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00839}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{00839}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{DVBUSPULSE}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00840}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{00840}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{DTHRCTL}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00841}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{00841}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{DIEPEMPMSK}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00842}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{00842}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{DEACHINT}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00843}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{00843}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{DEACHMSK}};        }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00844}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{00844}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{Reserved40}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00845}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{00845}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{DINEP1MSK}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00846}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8b1e044bd34b12074334270cfd18c931}{00846}}   uint32\_t  Reserved44[15];      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00847}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{00847}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{DOUTEP1MSK}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00848}00848 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\_OTG\_DeviceTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00849}00849 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00850}00850 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00854}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{00854}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00855}00855 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00856}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a840b32fa57faa544c3000ae1d08564c7}{00856}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a840b32fa57faa544c3000ae1d08564c7}{DIEPCTL}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00857}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{00857}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00858}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a65f69561c1cefe00ce608b7a3c2d8af5}{00858}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a65f69561c1cefe00ce608b7a3c2d8af5}{DIEPINT}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00859}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00859}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00860}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a19cf1f1798a062c2a19afe9224e3f938}{00860}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a19cf1f1798a062c2a19afe9224e3f938}{DIEPTSIZ}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00861}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a05fcc63652e936e715223e4423069959}{00861}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a05fcc63652e936e715223e4423069959}{DIEPDMA}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00862}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a44135a03aa87fb60abd479a09f71343d}{00862}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a44135a03aa87fb60abd479a09f71343d}{DTXFSTS}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00863}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a716e172ed03ae049eb501ad83207b4ed}{00863}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a716e172ed03ae049eb501ad83207b4ed}{Reserved18}};             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00864}00864 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\_OTG\_INEndpointTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00865}00865 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00866}00866 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00870}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{00870}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00871}00871 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00872}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a905a2b4ece4882eb67c710e0db10e960}{00872}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a905a2b4ece4882eb67c710e0db10e960}{DOEPCTL}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00873}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{00873}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00874}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_affd2c6f534c8f2c252f3a93d0cd04ea2}{00874}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_affd2c6f534c8f2c252f3a93d0cd04ea2}{DOEPINT}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00875}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00875}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00876}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a35b668314acbac2580b98caf8b9c5c10}{00876}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a35b668314acbac2580b98caf8b9c5c10}{DOEPTSIZ}};      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00877}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78a4f036f29e552acad6a442fbb69420}{00877}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78a4f036f29e552acad6a442fbb69420}{DOEPDMA}};       }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00878}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78fbe0aab076cfbf9df51dd6f67eaf82}{00878}}   uint32\_t Reserved18[2];      }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00879}00879 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\_OTG\_OUTEndpointTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00880}00880 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00881}00881 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00885}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{00885}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00886}00886 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00887}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{00887}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{HCFG}};             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00888}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{00888}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{HFIR}};             }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00889}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{00889}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{HFNUM}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00890}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{00890}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{Reserved40C}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00891}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{00891}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{HPTXSTS}};          }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00892}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{00892}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{HAINT}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00893}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{00893}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{HAINTMSK}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00894}00894 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\_OTG\_HostTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00895}00895 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00899}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{00899}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00900}00900 \{}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00901}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{00901}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{HCCHAR}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00902}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{00902}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{HCSPLT}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00903}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{00903}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{HCINT}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00904}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{00904}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{HCINTMSK}};         }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00905}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{00905}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{HCTSIZ}};           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00906}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{00906}}   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{HCDMA}};            }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00907}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae930d94b6a3272fed7c42c1a02929924}{00907}}   uint32\_t Reserved[2];           }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00908}00908 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\_OTG\_HostChannelTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00919}\mbox{\hyperlink{group___peripheral__memory__map_ga8f6d2f2cfd1a621b4ff5d35544ec9f6f}{00919}} \textcolor{preprocessor}{\#define RAMITCM\_BASE           0x00000000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00920}\mbox{\hyperlink{group___peripheral__memory__map_ga2154d7b7ccb4f2647df165fbd056c130}{00920}} \textcolor{preprocessor}{\#define FLASHITCM\_BASE         0x00200000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00921}\mbox{\hyperlink{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}{00921}} \textcolor{preprocessor}{\#define FLASHAXI\_BASE          0x08000000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00922}\mbox{\hyperlink{group___peripheral__memory__map_ga6882288e66a83d0050e0abcd999c893e}{00922}} \textcolor{preprocessor}{\#define RAMDTCM\_BASE           0x20000000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00923}\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{00923}} \textcolor{preprocessor}{\#define PERIPH\_BASE            0x40000000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00924}\mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{00924}} \textcolor{preprocessor}{\#define BKPSRAM\_BASE           0x40024000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00925}\mbox{\hyperlink{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}{00925}} \textcolor{preprocessor}{\#define QSPI\_BASE              0x90000000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00926}\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{00926}} \textcolor{preprocessor}{\#define FMC\_R\_BASE             0xA0000000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00927}\mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{00927}} \textcolor{preprocessor}{\#define QSPI\_R\_BASE            0xA0001000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00928}\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{00928}} \textcolor{preprocessor}{\#define SRAM1\_BASE             0x20010000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00929}\mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{00929}} \textcolor{preprocessor}{\#define SRAM2\_BASE             0x2003C000UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00930}\mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{00930}} \textcolor{preprocessor}{\#define FLASH\_END              0x0807FFFFUL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00931}\mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{00931}} \textcolor{preprocessor}{\#define FLASH\_OTP\_BASE         0x1FF07800UL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00932}\mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{00932}} \textcolor{preprocessor}{\#define FLASH\_OTP\_END          0x1FF07A0FUL }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00934}00934 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00935}00935 \textcolor{preprocessor}{\#define FLASH\_BASE     FLASHAXI\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00936}00936 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00938}\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{00938}} \textcolor{preprocessor}{\#define APB1PERIPH\_BASE        PERIPH\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00939}\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{00939}} \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00940}\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{00940}} \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00941}00941 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x10000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00942}00942 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00944}\mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{00944}} \textcolor{preprocessor}{\#define TIM2\_BASE             (APB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00945}\mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{00945}} \textcolor{preprocessor}{\#define TIM3\_BASE             (APB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00946}\mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{00946}} \textcolor{preprocessor}{\#define TIM4\_BASE             (APB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00947}\mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{00947}} \textcolor{preprocessor}{\#define TIM5\_BASE             (APB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00948}\mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{00948}} \textcolor{preprocessor}{\#define TIM6\_BASE             (APB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00949}\mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{00949}} \textcolor{preprocessor}{\#define TIM7\_BASE             (APB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00950}\mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{00950}} \textcolor{preprocessor}{\#define TIM12\_BASE            (APB1PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00951}\mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{00951}} \textcolor{preprocessor}{\#define TIM13\_BASE            (APB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00952}\mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{00952}} \textcolor{preprocessor}{\#define TIM14\_BASE            (APB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00953}\mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{00953}} \textcolor{preprocessor}{\#define LPTIM1\_BASE           (APB1PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00954}\mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{00954}} \textcolor{preprocessor}{\#define RTC\_BASE              (APB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00955}\mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{00955}} \textcolor{preprocessor}{\#define WWDG\_BASE             (APB1PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00956}\mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{00956}} \textcolor{preprocessor}{\#define IWDG\_BASE             (APB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00957}\mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{00957}} \textcolor{preprocessor}{\#define SPI2\_BASE             (APB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00958}\mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{00958}} \textcolor{preprocessor}{\#define SPI3\_BASE             (APB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00959}\mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{00959}} \textcolor{preprocessor}{\#define USART2\_BASE           (APB1PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00960}\mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{00960}} \textcolor{preprocessor}{\#define USART3\_BASE           (APB1PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00961}\mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{00961}} \textcolor{preprocessor}{\#define UART4\_BASE            (APB1PERIPH\_BASE + 0x4C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00962}\mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{00962}} \textcolor{preprocessor}{\#define UART5\_BASE            (APB1PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00963}\mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{00963}} \textcolor{preprocessor}{\#define I2C1\_BASE             (APB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00964}\mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{00964}} \textcolor{preprocessor}{\#define I2C2\_BASE             (APB1PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00965}\mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{00965}} \textcolor{preprocessor}{\#define I2C3\_BASE             (APB1PERIPH\_BASE + 0x5C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00966}\mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{00966}} \textcolor{preprocessor}{\#define CAN1\_BASE             (APB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00967}\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{00967}} \textcolor{preprocessor}{\#define PWR\_BASE              (APB1PERIPH\_BASE + 0x7000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00968}\mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{00968}} \textcolor{preprocessor}{\#define DAC\_BASE              (APB1PERIPH\_BASE + 0x7400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00969}\mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{00969}} \textcolor{preprocessor}{\#define UART7\_BASE            (APB1PERIPH\_BASE + 0x7800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00970}00970 \textcolor{preprocessor}{\#define UART8\_BASE            (APB1PERIPH\_BASE + 0x7C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00971}00971 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00973}\mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{00973}} \textcolor{preprocessor}{\#define TIM1\_BASE             (APB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00974}\mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{00974}} \textcolor{preprocessor}{\#define TIM8\_BASE             (APB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00975}\mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{00975}} \textcolor{preprocessor}{\#define USART1\_BASE           (APB2PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00976}\mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{00976}} \textcolor{preprocessor}{\#define USART6\_BASE           (APB2PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00977}\mbox{\hyperlink{group___peripheral__memory__map_ga8cf4fba4e003a1d2b8b3c6c75e7aa8e4}{00977}} \textcolor{preprocessor}{\#define SDMMC2\_BASE           (APB2PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00978}\mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{00978}} \textcolor{preprocessor}{\#define ADC1\_BASE             (APB2PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00979}\mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{00979}} \textcolor{preprocessor}{\#define ADC2\_BASE             (APB2PERIPH\_BASE + 0x2100UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00980}\mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{00980}} \textcolor{preprocessor}{\#define ADC3\_BASE             (APB2PERIPH\_BASE + 0x2200UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00981}\mbox{\hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{00981}} \textcolor{preprocessor}{\#define ADC\_BASE              (APB2PERIPH\_BASE + 0x2300UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00982}\mbox{\hyperlink{group___peripheral__memory__map_ga8129623b8d7bc74a5f707729439590c4}{00982}} \textcolor{preprocessor}{\#define SDMMC1\_BASE           (APB2PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00983}\mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{00983}} \textcolor{preprocessor}{\#define SPI1\_BASE             (APB2PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00984}\mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{00984}} \textcolor{preprocessor}{\#define SPI4\_BASE             (APB2PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00985}\mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{00985}} \textcolor{preprocessor}{\#define SYSCFG\_BASE           (APB2PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00986}\mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{00986}} \textcolor{preprocessor}{\#define EXTI\_BASE             (APB2PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00987}\mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{00987}} \textcolor{preprocessor}{\#define TIM9\_BASE             (APB2PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00988}\mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{00988}} \textcolor{preprocessor}{\#define TIM10\_BASE            (APB2PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00989}\mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{00989}} \textcolor{preprocessor}{\#define TIM11\_BASE            (APB2PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00990}\mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{00990}} \textcolor{preprocessor}{\#define SPI5\_BASE             (APB2PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00991}\mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{00991}} \textcolor{preprocessor}{\#define SAI1\_BASE             (APB2PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00992}\mbox{\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{00992}} \textcolor{preprocessor}{\#define SAI2\_BASE             (APB2PERIPH\_BASE + 0x5C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00993}\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{00993}} \textcolor{preprocessor}{\#define SAI1\_Block\_A\_BASE     (SAI1\_BASE + 0x004UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00994}\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{00994}} \textcolor{preprocessor}{\#define SAI1\_Block\_B\_BASE     (SAI1\_BASE + 0x024UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00995}\mbox{\hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{00995}} \textcolor{preprocessor}{\#define SAI2\_Block\_A\_BASE     (SAI2\_BASE + 0x004UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00996}00996 \textcolor{preprocessor}{\#define SAI2\_Block\_B\_BASE     (SAI2\_BASE + 0x024UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00998}\mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{00998}} \textcolor{preprocessor}{\#define GPIOA\_BASE            (AHB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l00999}\mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{00999}} \textcolor{preprocessor}{\#define GPIOB\_BASE            (AHB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01000}\mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{01000}} \textcolor{preprocessor}{\#define GPIOC\_BASE            (AHB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01001}\mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{01001}} \textcolor{preprocessor}{\#define GPIOD\_BASE            (AHB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01002}\mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{01002}} \textcolor{preprocessor}{\#define GPIOE\_BASE            (AHB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01003}\mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{01003}} \textcolor{preprocessor}{\#define GPIOF\_BASE            (AHB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01004}\mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{01004}} \textcolor{preprocessor}{\#define GPIOG\_BASE            (AHB1PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01005}\mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{01005}} \textcolor{preprocessor}{\#define GPIOH\_BASE            (AHB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01006}\mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{01006}} \textcolor{preprocessor}{\#define GPIOI\_BASE            (AHB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01007}\mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{01007}} \textcolor{preprocessor}{\#define CRC\_BASE              (AHB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01008}\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{01008}} \textcolor{preprocessor}{\#define RCC\_BASE              (AHB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01009}\mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{01009}} \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (AHB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01010}\mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{01010}} \textcolor{preprocessor}{\#define UID\_BASE              0x1FF07A10UL                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01011}\mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{01011}} \textcolor{preprocessor}{\#define FLASHSIZE\_BASE        0x1FF07A22UL                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01012}\mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{01012}} \textcolor{preprocessor}{\#define PACKAGE\_BASE          0x1FF07BF0UL                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01013}01013 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01014}\mbox{\hyperlink{group___peripheral__memory__map_ga82ee4266c05a8b5a8bf1e8e46b383c44}{01014}} \textcolor{preprocessor}{\#define PACKAGESIZE\_BASE      PACKAGE\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01015}01015 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01016}\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{01016}} \textcolor{preprocessor}{\#define DMA1\_BASE             (AHB1PERIPH\_BASE + 0x6000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01017}\mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{01017}} \textcolor{preprocessor}{\#define DMA1\_Stream0\_BASE     (DMA1\_BASE + 0x010UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01018}\mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{01018}} \textcolor{preprocessor}{\#define DMA1\_Stream1\_BASE     (DMA1\_BASE + 0x028UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01019}\mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{01019}} \textcolor{preprocessor}{\#define DMA1\_Stream2\_BASE     (DMA1\_BASE + 0x040UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01020}\mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{01020}} \textcolor{preprocessor}{\#define DMA1\_Stream3\_BASE     (DMA1\_BASE + 0x058UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01021}\mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{01021}} \textcolor{preprocessor}{\#define DMA1\_Stream4\_BASE     (DMA1\_BASE + 0x070UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01022}\mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{01022}} \textcolor{preprocessor}{\#define DMA1\_Stream5\_BASE     (DMA1\_BASE + 0x088UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01023}\mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{01023}} \textcolor{preprocessor}{\#define DMA1\_Stream6\_BASE     (DMA1\_BASE + 0x0A0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01024}\mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{01024}} \textcolor{preprocessor}{\#define DMA1\_Stream7\_BASE     (DMA1\_BASE + 0x0B8UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01025}\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{01025}} \textcolor{preprocessor}{\#define DMA2\_BASE             (AHB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01026}\mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{01026}} \textcolor{preprocessor}{\#define DMA2\_Stream0\_BASE     (DMA2\_BASE + 0x010UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01027}\mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{01027}} \textcolor{preprocessor}{\#define DMA2\_Stream1\_BASE     (DMA2\_BASE + 0x028UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01028}\mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{01028}} \textcolor{preprocessor}{\#define DMA2\_Stream2\_BASE     (DMA2\_BASE + 0x040UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01029}\mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{01029}} \textcolor{preprocessor}{\#define DMA2\_Stream3\_BASE     (DMA2\_BASE + 0x058UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01030}\mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{01030}} \textcolor{preprocessor}{\#define DMA2\_Stream4\_BASE     (DMA2\_BASE + 0x070UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01031}\mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{01031}} \textcolor{preprocessor}{\#define DMA2\_Stream5\_BASE     (DMA2\_BASE + 0x088UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01032}\mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{01032}} \textcolor{preprocessor}{\#define DMA2\_Stream6\_BASE     (DMA2\_BASE + 0x0A0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01033}01033 \textcolor{preprocessor}{\#define DMA2\_Stream7\_BASE     (DMA2\_BASE + 0x0B8UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01035}01035 \textcolor{preprocessor}{\#define RNG\_BASE              (AHB2PERIPH\_BASE + 0x60800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01037}\mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{01037}} \textcolor{preprocessor}{\#define FMC\_Bank1\_R\_BASE      (FMC\_R\_BASE + 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01038}\mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{01038}} \textcolor{preprocessor}{\#define FMC\_Bank1E\_R\_BASE     (FMC\_R\_BASE + 0x0104UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01039}\mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{01039}} \textcolor{preprocessor}{\#define FMC\_Bank3\_R\_BASE      (FMC\_R\_BASE + 0x0080UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01040}\mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{01040}} \textcolor{preprocessor}{\#define FMC\_Bank5\_6\_R\_BASE    (FMC\_R\_BASE + 0x0140UL)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01041}01041 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01042}01042 \textcolor{comment}{/* Debug MCU registers base address */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01043}01043 \textcolor{preprocessor}{\#define DBGMCU\_BASE           0xE0042000UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01044}01044 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01046}\mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{01046}} \textcolor{preprocessor}{\#define USB\_OTG\_HS\_PERIPH\_BASE               0x40040000UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01047}\mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{01047}} \textcolor{preprocessor}{\#define USB\_OTG\_FS\_PERIPH\_BASE               0x50000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01048}01048 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01049}\mbox{\hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{01049}} \textcolor{preprocessor}{\#define USB\_OTG\_GLOBAL\_BASE                  0x0000UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01050}\mbox{\hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{01050}} \textcolor{preprocessor}{\#define USB\_OTG\_DEVICE\_BASE                  0x0800UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01051}\mbox{\hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{01051}} \textcolor{preprocessor}{\#define USB\_OTG\_IN\_ENDPOINT\_BASE             0x0900UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01052}\mbox{\hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{01052}} \textcolor{preprocessor}{\#define USB\_OTG\_OUT\_ENDPOINT\_BASE            0x0B00UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01053}\mbox{\hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{01053}} \textcolor{preprocessor}{\#define USB\_OTG\_EP\_REG\_SIZE                  0x0020UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01054}\mbox{\hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{01054}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_BASE                    0x0400UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01055}\mbox{\hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{01055}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_PORT\_BASE               0x0440UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01056}\mbox{\hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{01056}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_BASE            0x0500UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01057}\mbox{\hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{01057}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_SIZE            0x0020UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01058}\mbox{\hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{01058}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_BASE                 0x0E00UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01059}\mbox{\hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{01059}} \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_BASE                    0x1000UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01060}\mbox{\hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{01060}} \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_SIZE                    0x1000UL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01061}01061 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01069}\mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{01069}} \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01070}\mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{01070}} \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01071}\mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{01071}} \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01072}\mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{01072}} \textcolor{preprocessor}{\#define TIM5                ((TIM\_TypeDef *) TIM5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01073}\mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{01073}} \textcolor{preprocessor}{\#define TIM6                ((TIM\_TypeDef *) TIM6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01074}\mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{01074}} \textcolor{preprocessor}{\#define TIM7                ((TIM\_TypeDef *) TIM7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01075}\mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{01075}} \textcolor{preprocessor}{\#define TIM12               ((TIM\_TypeDef *) TIM12\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01076}\mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{01076}} \textcolor{preprocessor}{\#define TIM13               ((TIM\_TypeDef *) TIM13\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01077}\mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{01077}} \textcolor{preprocessor}{\#define TIM14               ((TIM\_TypeDef *) TIM14\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01078}\mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{01078}} \textcolor{preprocessor}{\#define LPTIM1              ((LPTIM\_TypeDef *) LPTIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01079}\mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{01079}} \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01080}\mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{01080}} \textcolor{preprocessor}{\#define WWDG                ((WWDG\_TypeDef *) WWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01081}\mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{01081}} \textcolor{preprocessor}{\#define IWDG                ((IWDG\_TypeDef *) IWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01082}\mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{01082}} \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01083}\mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{01083}} \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01084}\mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{01084}} \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01085}\mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{01085}} \textcolor{preprocessor}{\#define USART3              ((USART\_TypeDef *) USART3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01086}\mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{01086}} \textcolor{preprocessor}{\#define UART4               ((USART\_TypeDef *) UART4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01087}\mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{01087}} \textcolor{preprocessor}{\#define UART5               ((USART\_TypeDef *) UART5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01088}\mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{01088}} \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01089}\mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{01089}} \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01090}\mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{01090}} \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01091}\mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{01091}} \textcolor{preprocessor}{\#define CAN1                ((CAN\_TypeDef *) CAN1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01092}\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{01092}} \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01093}\mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{01093}} \textcolor{preprocessor}{\#define DAC1                ((DAC\_TypeDef *) DAC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01094}\mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{01094}} \textcolor{preprocessor}{\#define DAC                 ((DAC\_TypeDef *) DAC\_BASE) }\textcolor{comment}{/* Kept for legacy purpose */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01095}\mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{01095}} \textcolor{preprocessor}{\#define UART7               ((USART\_TypeDef *) UART7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01096}\mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{01096}} \textcolor{preprocessor}{\#define UART8               ((USART\_TypeDef *) UART8\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01097}\mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{01097}} \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01098}\mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{01098}} \textcolor{preprocessor}{\#define TIM8                ((TIM\_TypeDef *) TIM8\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01099}\mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{01099}} \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01100}\mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{01100}} \textcolor{preprocessor}{\#define USART6              ((USART\_TypeDef *) USART6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01101}\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{01101}} \textcolor{preprocessor}{\#define ADC                 ((ADC\_Common\_TypeDef *) ADC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01102}\mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{01102}} \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01103}\mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{01103}} \textcolor{preprocessor}{\#define ADC2                ((ADC\_TypeDef *) ADC2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01104}\mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{01104}} \textcolor{preprocessor}{\#define ADC3                ((ADC\_TypeDef *) ADC3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01105}\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{01105}} \textcolor{preprocessor}{\#define ADC123\_COMMON       ((ADC\_Common\_TypeDef *) ADC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01106}\mbox{\hyperlink{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65}{01106}} \textcolor{preprocessor}{\#define SDMMC1              ((SDMMC\_TypeDef *) SDMMC1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01107}\mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{01107}} \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01108}\mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{01108}} \textcolor{preprocessor}{\#define SPI4                ((SPI\_TypeDef *) SPI4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01109}\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{01109}} \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01110}\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{01110}} \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01111}\mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{01111}} \textcolor{preprocessor}{\#define TIM9                ((TIM\_TypeDef *) TIM9\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01112}\mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{01112}} \textcolor{preprocessor}{\#define TIM10               ((TIM\_TypeDef *) TIM10\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01113}\mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{01113}} \textcolor{preprocessor}{\#define TIM11               ((TIM\_TypeDef *) TIM11\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01114}\mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{01114}} \textcolor{preprocessor}{\#define SPI5                ((SPI\_TypeDef *) SPI5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01115}\mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{01115}} \textcolor{preprocessor}{\#define SAI1                ((SAI\_TypeDef *) SAI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01116}\mbox{\hyperlink{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}{01116}} \textcolor{preprocessor}{\#define SAI2                ((SAI\_TypeDef *) SAI2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01117}\mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{01117}} \textcolor{preprocessor}{\#define SAI1\_Block\_A        ((SAI\_Block\_TypeDef *)SAI1\_Block\_A\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01118}\mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{01118}} \textcolor{preprocessor}{\#define SAI1\_Block\_B        ((SAI\_Block\_TypeDef *)SAI1\_Block\_B\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01119}\mbox{\hyperlink{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}{01119}} \textcolor{preprocessor}{\#define SAI2\_Block\_A        ((SAI\_Block\_TypeDef *)SAI2\_Block\_A\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01120}\mbox{\hyperlink{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}{01120}} \textcolor{preprocessor}{\#define SAI2\_Block\_B        ((SAI\_Block\_TypeDef *)SAI2\_Block\_B\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01121}\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{01121}} \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01122}\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{01122}} \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01123}\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{01123}} \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01124}\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{01124}} \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01125}\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{01125}} \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01126}\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{01126}} \textcolor{preprocessor}{\#define GPIOF               ((GPIO\_TypeDef *) GPIOF\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01127}\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{01127}} \textcolor{preprocessor}{\#define GPIOG               ((GPIO\_TypeDef *) GPIOG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01128}\mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{01128}} \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_TypeDef *) GPIOH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01129}\mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{01129}} \textcolor{preprocessor}{\#define GPIOI               ((GPIO\_TypeDef *) GPIOI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01130}\mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{01130}} \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01131}\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{01131}} \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01132}\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{01132}} \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01133}\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{01133}} \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01134}\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{01134}} \textcolor{preprocessor}{\#define DMA1\_Stream0        ((DMA\_Stream\_TypeDef *) DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01135}\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{01135}} \textcolor{preprocessor}{\#define DMA1\_Stream1        ((DMA\_Stream\_TypeDef *) DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01136}\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{01136}} \textcolor{preprocessor}{\#define DMA1\_Stream2        ((DMA\_Stream\_TypeDef *) DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01137}\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{01137}} \textcolor{preprocessor}{\#define DMA1\_Stream3        ((DMA\_Stream\_TypeDef *) DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01138}\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{01138}} \textcolor{preprocessor}{\#define DMA1\_Stream4        ((DMA\_Stream\_TypeDef *) DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01139}\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{01139}} \textcolor{preprocessor}{\#define DMA1\_Stream5        ((DMA\_Stream\_TypeDef *) DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01140}\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{01140}} \textcolor{preprocessor}{\#define DMA1\_Stream6        ((DMA\_Stream\_TypeDef *) DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01141}\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{01141}} \textcolor{preprocessor}{\#define DMA1\_Stream7        ((DMA\_Stream\_TypeDef *) DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01142}\mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{01142}} \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01143}\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{01143}} \textcolor{preprocessor}{\#define DMA2\_Stream0        ((DMA\_Stream\_TypeDef *) DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01144}\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{01144}} \textcolor{preprocessor}{\#define DMA2\_Stream1        ((DMA\_Stream\_TypeDef *) DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01145}\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{01145}} \textcolor{preprocessor}{\#define DMA2\_Stream2        ((DMA\_Stream\_TypeDef *) DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01146}\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{01146}} \textcolor{preprocessor}{\#define DMA2\_Stream3        ((DMA\_Stream\_TypeDef *) DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01147}\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{01147}} \textcolor{preprocessor}{\#define DMA2\_Stream4        ((DMA\_Stream\_TypeDef *) DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01148}\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{01148}} \textcolor{preprocessor}{\#define DMA2\_Stream5        ((DMA\_Stream\_TypeDef *) DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01149}\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{01149}} \textcolor{preprocessor}{\#define DMA2\_Stream6        ((DMA\_Stream\_TypeDef *) DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01150}\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{01150}} \textcolor{preprocessor}{\#define DMA2\_Stream7        ((DMA\_Stream\_TypeDef *) DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01151}\mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{01151}} \textcolor{preprocessor}{\#define RNG                 ((RNG\_TypeDef *) RNG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01152}\mbox{\hyperlink{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}{01152}} \textcolor{preprocessor}{\#define FMC\_Bank1           ((FMC\_Bank1\_TypeDef *) FMC\_Bank1\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01153}\mbox{\hyperlink{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}{01153}} \textcolor{preprocessor}{\#define FMC\_Bank1E          ((FMC\_Bank1E\_TypeDef *) FMC\_Bank1E\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01154}\mbox{\hyperlink{group___peripheral__declaration_ga208aba2ade94120efe3b94348e980890}{01154}} \textcolor{preprocessor}{\#define FMC\_Bank3           ((FMC\_Bank3\_TypeDef *) FMC\_Bank3\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01155}\mbox{\hyperlink{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}{01155}} \textcolor{preprocessor}{\#define FMC\_Bank5\_6         ((FMC\_Bank5\_6\_TypeDef *) FMC\_Bank5\_6\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01156}\mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{01156}} \textcolor{preprocessor}{\#define QUADSPI             ((QUADSPI\_TypeDef *) QSPI\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01157}\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{01157}} \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01158}\mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{01158}} \textcolor{preprocessor}{\#define USB\_OTG\_FS          ((USB\_OTG\_GlobalTypeDef *) USB\_OTG\_FS\_PERIPH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01159}\mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{01159}} \textcolor{preprocessor}{\#define USB\_OTG\_HS          ((USB\_OTG\_GlobalTypeDef *) USB\_OTG\_HS\_PERIPH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01160}\mbox{\hyperlink{group___peripheral__declaration_gac1879a9084422d36023d989557d8f051}{01160}} \textcolor{preprocessor}{\#define SDMMC2              ((SDMMC\_TypeDef *) SDMMC2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01161}01161 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01174}01174 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01175}01175 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01176}01176 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01177}01177 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01178}01178 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01179}01179 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01180}01180 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01181}01181 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01182}01182 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165dafd58fd0fc65877e3a04d37a2f95}{01183}} \textcolor{preprocessor}{\#define VREFINT\_CAL\_ADDR\_CMSIS                   ((uint16\_t*) (0x1FF07A2A))     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e4d8c8c1e9dc3da978a99c216a9b58}{01184}} \textcolor{preprocessor}{\#define TEMPSENSOR\_CAL1\_ADDR\_CMSIS               ((uint16\_t*) (0x1FF07A2C))     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed986d82ea5e40d8a6e334b971e6165}{01185}} \textcolor{preprocessor}{\#define TEMPSENSOR\_CAL2\_ADDR\_CMSIS               ((uint16\_t*) (0x1FF07A2E))     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01187}01187 \textcolor{comment}{/********************  Bit definition for ADC\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c2e0f2c5f57df27447e2c4055d1a3b}{01188}} \textcolor{preprocessor}{\#define ADC\_SR\_AWD\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{01189}} \textcolor{preprocessor}{\#define ADC\_SR\_AWD\_Msk            (0x1UL << ADC\_SR\_AWD\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{01190}} \textcolor{preprocessor}{\#define ADC\_SR\_AWD                ADC\_SR\_AWD\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a468d077f5722ce97ae2d5d907b6fc5}{01191}} \textcolor{preprocessor}{\#define ADC\_SR\_EOC\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370d791b736d2b691df00221dbd3041a}{01192}} \textcolor{preprocessor}{\#define ADC\_SR\_EOC\_Msk            (0x1UL << ADC\_SR\_EOC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{01193}} \textcolor{preprocessor}{\#define ADC\_SR\_EOC                ADC\_SR\_EOC\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ea3ec6ba328fe2eb3d57cc061fcf6}{01194}} \textcolor{preprocessor}{\#define ADC\_SR\_JEOC\_Pos           (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5d245721d37e76b53660c9d2094000}{01195}} \textcolor{preprocessor}{\#define ADC\_SR\_JEOC\_Msk           (0x1UL << ADC\_SR\_JEOC\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{01196}} \textcolor{preprocessor}{\#define ADC\_SR\_JEOC               ADC\_SR\_JEOC\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b7ea4bf6dc5c2b0406d52f5c728716}{01197}} \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{01198}} \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT\_Msk          (0x1UL << ADC\_SR\_JSTRT\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{01199}} \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT              ADC\_SR\_JSTRT\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a6327becffbd34525a0960e7be990e}{01200}} \textcolor{preprocessor}{\#define ADC\_SR\_STRT\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{01201}} \textcolor{preprocessor}{\#define ADC\_SR\_STRT\_Msk           (0x1UL << ADC\_SR\_STRT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{01202}} \textcolor{preprocessor}{\#define ADC\_SR\_STRT               ADC\_SR\_STRT\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c7432adead5e587179e4c67713f193}{01203}} \textcolor{preprocessor}{\#define ADC\_SR\_OVR\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f963f57c46a01cd982b88b3a71574eb}{01204}} \textcolor{preprocessor}{\#define ADC\_SR\_OVR\_Msk            (0x1UL << ADC\_SR\_OVR\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{01205}} \textcolor{preprocessor}{\#define ADC\_SR\_OVR                ADC\_SR\_OVR\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01207}01207 \textcolor{comment}{/*******************  Bit definition for ADC\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{01208}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{01209}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_Msk         (0x1FUL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{01210}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH             ADC\_CR1\_AWDCH\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{01211}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_0           (0x01UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{01212}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_1           (0x02UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{01213}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_2           (0x04UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{01214}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_3           (0x08UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{01215}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_4           (0x10UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14738c525ee769e8971601f631ef594}{01216}} \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb8db4061b4ebb927dbf6bef84e9ae0}{01217}} \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE\_Msk         (0x1UL << ADC\_CR1\_EOCIE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{01218}} \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE             ADC\_CR1\_EOCIE\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553aa50487015ce07880bd3c62887698}{01219}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{01220}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE\_Msk         (0x1UL << ADC\_CR1\_AWDIE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{01221}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE             ADC\_CR1\_AWDIE\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89dc37165238a2b3a31bad4bf2241b12}{01222}} \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c41e259f643939c71619ce4f743554a}{01223}} \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE\_Msk        (0x1UL << ADC\_CR1\_JEOCIE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{01224}} \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE            ADC\_CR1\_JEOCIE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcc7aec82792bc0439ebf0eaa871d5c}{01225}} \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{01226}} \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN\_Msk          (0x1UL << ADC\_CR1\_SCAN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{01227}} \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN              ADC\_CR1\_SCAN\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc219fd4025d88bd77dfb2824e4a42b}{01228}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{01229}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL\_Msk        (0x1UL << ADC\_CR1\_AWDSGL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{01230}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL            ADC\_CR1\_AWDSGL\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65ab808d9f67501a3e032f6e093baa7}{01231}} \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{01232}} \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO\_Msk         (0x1UL << ADC\_CR1\_JAUTO\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{01233}} \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO             ADC\_CR1\_JAUTO\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394271f323587db3ea21731046b69004}{01234}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN\_Pos        (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{01235}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN\_Msk        (0x1UL << ADC\_CR1\_DISCEN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{01236}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN            ADC\_CR1\_DISCEN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e2019ed8fe62389fe06843f9bbc265}{01237}} \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{01238}} \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN\_Msk       (0x1UL << ADC\_CR1\_JDISCEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{01239}} \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN           ADC\_CR1\_JDISCEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{01240}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_Pos       (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{01241}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_Msk       (0x7UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{01242}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM           ADC\_CR1\_DISCNUM\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{01243}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_0         (0x1UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{01244}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_1         (0x2UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{01245}} \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_2         (0x4UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb5899a747da3e5013ad44934b5c7d}{01246}} \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN\_Pos        (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{01247}} \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN\_Msk        (0x1UL << ADC\_CR1\_JAWDEN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{01248}} \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN            ADC\_CR1\_JAWDEN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4078327f9219b87d0627ad53f27e25a}{01249}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN\_Pos         (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{01250}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN\_Msk         (0x1UL << ADC\_CR1\_AWDEN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{01251}} \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN             ADC\_CR1\_AWDEN\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7156287b4fc60bc71114529b7b868}{01252}} \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_Pos           (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645a309568931b9f783dbca969ff487}{01253}} \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_Msk           (0x3UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{01254}} \textcolor{preprocessor}{\#define ADC\_CR1\_RES               ADC\_CR1\_RES\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{01255}} \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_0             (0x1UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{01256}} \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_1             (0x2UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c72d6e0c41f98ea9b378d8455de2f13}{01257}} \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE\_Pos         (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4ec8e732a43f37a4568049593aa146}{01258}} \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE\_Msk         (0x1UL << ADC\_CR1\_OVRIE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{01259}} \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE             ADC\_CR1\_OVRIE\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01261}01261 \textcolor{comment}{/*******************  Bit definition for ADC\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234ecbd845e8f7b48fab4b3f1e12e788}{01262}} \textcolor{preprocessor}{\#define ADC\_CR2\_ADON\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{01263}} \textcolor{preprocessor}{\#define ADC\_CR2\_ADON\_Msk          (0x1UL << ADC\_CR2\_ADON\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{01264}} \textcolor{preprocessor}{\#define ADC\_CR2\_ADON              ADC\_CR2\_ADON\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4401869d89774c7f187aa72c3f9fae2}{01265}} \textcolor{preprocessor}{\#define ADC\_CR2\_CONT\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{01266}} \textcolor{preprocessor}{\#define ADC\_CR2\_CONT\_Msk          (0x1UL << ADC\_CR2\_CONT\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{01267}} \textcolor{preprocessor}{\#define ADC\_CR2\_CONT              ADC\_CR2\_CONT\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8edaebc5ec9c7cf465e7810189052ffd}{01268}} \textcolor{preprocessor}{\#define ADC\_CR2\_DMA\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{01269}} \textcolor{preprocessor}{\#define ADC\_CR2\_DMA\_Msk           (0x1UL << ADC\_CR2\_DMA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{01270}} \textcolor{preprocessor}{\#define ADC\_CR2\_DMA               ADC\_CR2\_DMA\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e88283dda37ac8153f8f2d5aa8fd4b}{01271}} \textcolor{preprocessor}{\#define ADC\_CR2\_DDS\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fbc51781aa1e2cb18d72ac67e748fe}{01272}} \textcolor{preprocessor}{\#define ADC\_CR2\_DDS\_Msk           (0x1UL << ADC\_CR2\_DDS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{01273}} \textcolor{preprocessor}{\#define ADC\_CR2\_DDS               ADC\_CR2\_DDS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375e2be253b645381365c90ae8c4cb1f}{01274}} \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee54d4669ca3fd1c2e760cbe1a0dcbd}{01275}} \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS\_Msk          (0x1UL << ADC\_CR2\_EOCS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{01276}} \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS              ADC\_CR2\_EOCS\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6422927e869ce87e289e796dcf0067c2}{01277}} \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{01278}} \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN\_Msk         (0x1UL << ADC\_CR2\_ALIGN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{01279}} \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN             ADC\_CR2\_ALIGN\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{01280}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{01281}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_Msk       (0xFUL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{01282}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL           ADC\_CR2\_JEXTSEL\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{01283}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_0         (0x1UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{01284}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_1         (0x2UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{01285}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_2         (0x4UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{01286}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_3         (0x8UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf91b9e9943eb12821746a1fe4a68988}{01287}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444a034ccfbea8f0a0a1b3a40abb600}{01288}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_Msk        (0x3UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{01289}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN            ADC\_CR2\_JEXTEN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{01290}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_0          (0x1UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{01291}} \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_1          (0x2UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5de0a53e5697dcb16759a12c47c7a4}{01292}} \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{01293}} \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART\_Msk      (0x1UL << ADC\_CR2\_JSWSTART\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{01294}} \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART          ADC\_CR2\_JSWSTART\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{01295}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{01296}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_Msk        (0xFUL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{01297}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL            ADC\_CR2\_EXTSEL\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{01298}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_0          (0x1UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{01299}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_1          (0x2UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{01300}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_2          (0x4UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{01301}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_3          (0x8UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902a845718958f3db26c7d56e9c3a286}{01302}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_Pos         (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97138f7c2e3ecbb31756679589c9b62}{01303}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_Msk         (0x3UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{01304}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN             ADC\_CR2\_EXTEN\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{01305}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_0           (0x1UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{01306}} \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_1           (0x2UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78afe48fe6fdadf00d3c37cfed860a7}{01307}} \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART\_Pos       (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{01308}} \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART\_Msk       (0x1UL << ADC\_CR2\_SWSTART\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{01309}} \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART           ADC\_CR2\_SWSTART\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01311}01311 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3f858e16869682edb4fd672167f9e}{01312}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{01313}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_Msk       (0x7UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{01314}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10           ADC\_SMPR1\_SMP10\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{01315}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_0         (0x1UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{01316}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_1         (0x2UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{01317}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_2         (0x4UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{01318}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{01319}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_Msk       (0x7UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{01320}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11           ADC\_SMPR1\_SMP11\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{01321}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_0         (0x1UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{01322}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_1         (0x2UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{01323}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_2         (0x4UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6169f9cd1e9c488526140dcbf464c2}{01324}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{01325}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_Msk       (0x7UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{01326}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12           ADC\_SMPR1\_SMP12\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{01327}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_0         (0x1UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{01328}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_1         (0x2UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{01329}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_2         (0x4UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093533a0a301bae03822d9f8bfc7597}{01330}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{01331}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_Msk       (0x7UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{01332}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13           ADC\_SMPR1\_SMP13\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{01333}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_0         (0x1UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{01334}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_1         (0x2UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{01335}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_2         (0x4UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da550ca91822740c151e660e6725475}{01336}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{01337}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_Msk       (0x7UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{01338}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14           ADC\_SMPR1\_SMP14\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{01339}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_0         (0x1UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{01340}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_1         (0x2UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{01341}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_2         (0x4UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9dac15edbf7dbc2fa521e57cd0929}{01342}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_Pos       (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{01343}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_Msk       (0x7UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{01344}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15           ADC\_SMPR1\_SMP15\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{01345}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_0         (0x1UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{01346}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_1         (0x2UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{01347}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_2         (0x4UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299a50233bbf403f796758fbce28a27}{01348}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_Pos       (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{01349}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_Msk       (0x7UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{01350}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16           ADC\_SMPR1\_SMP16\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{01351}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_0         (0x1UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{01352}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_1         (0x2UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{01353}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_2         (0x4UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0af7a5db877331daa8770222909d4d}{01354}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_Pos       (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{01355}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_Msk       (0x7UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{01356}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17           ADC\_SMPR1\_SMP17\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{01357}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_0         (0x1UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{01358}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_1         (0x2UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{01359}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_2         (0x4UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d49003824f10f93348569e720865899}{01360}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_Pos       (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c670627d1f5c73fae79914ba1f04475}{01361}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_Msk       (0x7UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{01362}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18           ADC\_SMPR1\_SMP18\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{01363}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_0         (0x1UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{01364}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_1         (0x2UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{01365}} \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_2         (0x4UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01367}01367 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8509ff53fa9599b3e2756b0029701a12}{01368}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{01369}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_Msk        (0x7UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{01370}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0            ADC\_SMPR2\_SMP0\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{01371}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_0          (0x1UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{01372}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_1          (0x2UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{01373}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_2          (0x4UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{01374}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{01375}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_Msk        (0x7UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{01376}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1            ADC\_SMPR2\_SMP1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{01377}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_0          (0x1UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{01378}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_1          (0x2UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{01379}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_2          (0x4UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3716b7531126383d5f4f26c55b17a0}{01380}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{01381}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_Msk        (0x7UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{01382}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2            ADC\_SMPR2\_SMP2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{01383}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_0          (0x1UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{01384}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_1          (0x2UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{01385}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_2          (0x4UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bbf950a5d9f629a48b7f9faebbcc55}{01386}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{01387}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_Msk        (0x7UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{01388}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3            ADC\_SMPR2\_SMP3\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{01389}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_0          (0x1UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{01390}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_1          (0x2UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{01391}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_2          (0x4UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fe44c9dc72211b7255b4355462f680}{01392}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{01393}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_Msk        (0x7UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{01394}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4            ADC\_SMPR2\_SMP4\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{01395}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_0          (0x1UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{01396}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_1          (0x2UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{01397}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_2          (0x4UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd88f74dea228c26eeb5bcbd9513012}{01398}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_Pos        (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{01399}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_Msk        (0x7UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{01400}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5            ADC\_SMPR2\_SMP5\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{01401}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_0          (0x1UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{01402}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_1          (0x2UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{01403}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_2          (0x4UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ad6181795d9407c499d6c5d87c7056}{01404}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_Pos        (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{01405}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_Msk        (0x7UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{01406}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6            ADC\_SMPR2\_SMP6\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{01407}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_0          (0x1UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{01408}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_1          (0x2UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{01409}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_2          (0x4UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb68d22ee2b8a9a6238d08b3c5f0417c}{01410}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_Pos        (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{01411}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_Msk        (0x7UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{01412}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7            ADC\_SMPR2\_SMP7\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{01413}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_0          (0x1UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{01414}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_1          (0x2UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{01415}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_2          (0x4UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45620208290dbe572341227dd291c5d}{01416}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{01417}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_Msk        (0x7UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{01418}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8            ADC\_SMPR2\_SMP8\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{01419}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_0          (0x1UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{01420}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_1          (0x2UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{01421}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_2          (0x4UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39bc8143f781965172d5e6e023529abc}{01422}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_Pos        (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{01423}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_Msk        (0x7UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{01424}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9            ADC\_SMPR2\_SMP9\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{01425}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_0          (0x1UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{01426}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_1          (0x2UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{01427}} \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_2          (0x4UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01429}01429 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593196324c441869e2b7629db926aafd}{01430}} \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{01431}} \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1\_Msk    (0xFFFUL << ADC\_JOFR1\_JOFFSET1\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{01432}} \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1        ADC\_JOFR1\_JOFFSET1\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01434}01434 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0dc116f3623901fdda1e743838334}{01435}} \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{01436}} \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2\_Msk    (0xFFFUL << ADC\_JOFR2\_JOFFSET2\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{01437}} \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2        ADC\_JOFR2\_JOFFSET2\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01439}01439 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad339e95766c1c4dd3ec3ef2fa5856f8b}{01440}} \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{01441}} \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3\_Msk    (0xFFFUL << ADC\_JOFR3\_JOFFSET3\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{01442}} \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3        ADC\_JOFR3\_JOFFSET3\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01444}01444 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb1f1ccebbb9c41f3b6bae1f8c587618}{01445}} \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{01446}} \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4\_Msk    (0xFFFUL << ADC\_JOFR4\_JOFFSET4\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{01447}} \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4        ADC\_JOFR4\_JOFFSET4\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01449}01449 \textcolor{comment}{/*******************  Bit definition for ADC\_HTR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a635538ea4e4daa6b302e0d2d5c0932}{01450}} \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{01451}} \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Msk            (0xFFFUL << ADC\_HTR\_HT\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{01452}} \textcolor{preprocessor}{\#define ADC\_HTR\_HT                ADC\_HTR\_HT\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01454}01454 \textcolor{comment}{/*******************  Bit definition for ADC\_LTR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309e0c5c17cfe008132dbc95924ba0cd}{01455}} \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{01456}} \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Msk            (0xFFFUL << ADC\_LTR\_LT\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{01457}} \textcolor{preprocessor}{\#define ADC\_LTR\_LT                ADC\_LTR\_LT\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01459}01459 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{01460}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{01461}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_Msk         (0x1FUL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{01462}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13             ADC\_SQR1\_SQ13\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{01463}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_0           (0x01UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{01464}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_1           (0x02UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{01465}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_2           (0x04UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{01466}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_3           (0x08UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{01467}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_4           (0x10UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{01468}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{01469}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_Msk         (0x1FUL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{01470}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14             ADC\_SQR1\_SQ14\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{01471}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_0           (0x01UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{01472}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_1           (0x02UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{01473}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_2           (0x04UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{01474}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_3           (0x08UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{01475}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_4           (0x10UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{01476}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{01477}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_Msk         (0x1FUL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{01478}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15             ADC\_SQR1\_SQ15\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{01479}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_0           (0x01UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{01480}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_1           (0x02UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{01481}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_2           (0x04UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{01482}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_3           (0x08UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{01483}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_4           (0x10UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{01484}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_Pos         (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{01485}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_Msk         (0x1FUL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{01486}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16             ADC\_SQR1\_SQ16\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{01487}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_0           (0x01UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{01488}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_1           (0x02UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{01489}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_2           (0x04UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{01490}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_3           (0x08UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{01491}} \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_4           (0x10UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{01492}} \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Pos            (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{01493}} \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Msk            (0xFUL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{01494}} \textcolor{preprocessor}{\#define ADC\_SQR1\_L                ADC\_SQR1\_L\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{01495}} \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_0              (0x1UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{01496}} \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_1              (0x2UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{01497}} \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_2              (0x4UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{01498}} \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_3              (0x8UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01500}01500 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{01501}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{01502}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Msk          (0x1FUL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{01503}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7              ADC\_SQR2\_SQ7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{01504}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_0            (0x01UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{01505}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_1            (0x02UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{01506}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_2            (0x04UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{01507}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_3            (0x08UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{01508}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_4            (0x10UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{01509}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{01510}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Msk          (0x1FUL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{01511}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8              ADC\_SQR2\_SQ8\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{01512}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_0            (0x01UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{01513}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_1            (0x02UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{01514}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_2            (0x04UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{01515}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_3            (0x08UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{01516}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_4            (0x10UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{01517}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{01518}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Msk          (0x1FUL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{01519}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9              ADC\_SQR2\_SQ9\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{01520}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_0            (0x01UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{01521}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_1            (0x02UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{01522}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_2            (0x04UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{01523}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_3            (0x08UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{01524}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_4            (0x10UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{01525}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_Pos         (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{01526}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_Msk         (0x1FUL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{01527}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10             ADC\_SQR2\_SQ10\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{01528}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_0           (0x01UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{01529}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_1           (0x02UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{01530}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_2           (0x04UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{01531}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_3           (0x08UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{01532}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_4           (0x10UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{01533}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{01534}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_Msk         (0x1FUL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{01535}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11             ADC\_SQR2\_SQ11\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{01536}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_0           (0x01UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{01537}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_1           (0x02UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{01538}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_2           (0x04UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{01539}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_3           (0x08UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{01540}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_4           (0x10UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{01541}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_Pos         (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{01542}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_Msk         (0x1FUL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{01543}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12             ADC\_SQR2\_SQ12\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{01544}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_0           (0x01UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{01545}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_1           (0x02UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{01546}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_2           (0x04UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{01547}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_3           (0x08UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{01548}} \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_4           (0x10UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01550}01550 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{01551}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{01552}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_Msk          (0x1FUL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{01553}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1              ADC\_SQR3\_SQ1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{01554}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_0            (0x01UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{01555}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_1            (0x02UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{01556}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_2            (0x04UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{01557}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_3            (0x08UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{01558}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_4            (0x10UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{01559}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{01560}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_Msk          (0x1FUL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{01561}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2              ADC\_SQR3\_SQ2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{01562}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_0            (0x01UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{01563}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_1            (0x02UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{01564}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_2            (0x04UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{01565}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_3            (0x08UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{01566}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_4            (0x10UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{01567}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{01568}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_Msk          (0x1FUL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{01569}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3              ADC\_SQR3\_SQ3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{01570}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_0            (0x01UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{01571}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_1            (0x02UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{01572}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_2            (0x04UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{01573}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_3            (0x08UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{01574}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_4            (0x10UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{01575}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_Pos          (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{01576}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_Msk          (0x1FUL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{01577}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4              ADC\_SQR3\_SQ4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{01578}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_0            (0x01UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{01579}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_1            (0x02UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{01580}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_2            (0x04UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{01581}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_3            (0x08UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{01582}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_4            (0x10UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{01583}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_Pos          (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{01584}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_Msk          (0x1FUL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{01585}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5              ADC\_SQR3\_SQ5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{01586}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_0            (0x01UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{01587}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_1            (0x02UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{01588}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_2            (0x04UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{01589}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_3            (0x08UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{01590}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_4            (0x10UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{01591}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_Pos          (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{01592}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_Msk          (0x1FUL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{01593}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6              ADC\_SQR3\_SQ6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{01594}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_0            (0x01UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{01595}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_1            (0x02UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{01596}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_2            (0x04UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{01597}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_3            (0x08UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{01598}} \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_4            (0x10UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01600}01600 \textcolor{comment}{/*******************  Bit definition for ADC\_JSQR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{01601}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{01602}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Msk         (0x1FUL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{01603}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1             ADC\_JSQR\_JSQ1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{01604}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_0           (0x01UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{01605}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_1           (0x02UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{01606}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_2           (0x04UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{01607}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_3           (0x08UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{01608}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_4           (0x10UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{01609}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{01610}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Msk         (0x1FUL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{01611}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2             ADC\_JSQR\_JSQ2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{01612}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_0           (0x01UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{01613}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_1           (0x02UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{01614}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_2           (0x04UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{01615}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_3           (0x08UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{01616}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_4           (0x10UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{01617}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{01618}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Msk         (0x1FUL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{01619}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3             ADC\_JSQR\_JSQ3\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{01620}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_0           (0x01UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{01621}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_1           (0x02UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{01622}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_2           (0x04UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{01623}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_3           (0x08UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{01624}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_4           (0x10UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{01625}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Pos         (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{01626}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Msk         (0x1FUL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{01627}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4             ADC\_JSQR\_JSQ4\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{01628}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_0           (0x01UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{01629}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_1           (0x02UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{01630}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_2           (0x04UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{01631}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_3           (0x08UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{01632}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_4           (0x10UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{01633}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{01634}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Msk           (0x3UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{01635}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JL               ADC\_JSQR\_JL\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{01636}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_0             (0x1UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{01637}} \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_1             (0x2UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01639}01639 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{01640}} \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA            ((uint16\_t)0xFFFFU)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01642}01642 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{01643}} \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA            ((uint16\_t)0xFFFFU)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01645}01645 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{01646}} \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA            ((uint16\_t)0xFFFFU)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01648}01648 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{01649}} \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA            ((uint16\_t)0xFFFFU)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01651}01651 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{01652}} \textcolor{preprocessor}{\#define ADC\_DR\_DATA\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{01653}} \textcolor{preprocessor}{\#define ADC\_DR\_DATA\_Msk           (0xFFFFUL << ADC\_DR\_DATA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{01654}} \textcolor{preprocessor}{\#define ADC\_DR\_DATA               ADC\_DR\_DATA\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6fdf317d06706f2a57b4aca8334eb37}{01655}} \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{01656}} \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA\_Msk       (0xFFFFUL << ADC\_DR\_ADC2DATA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{01657}} \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA           ADC\_DR\_ADC2DATA\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01659}01659 \textcolor{comment}{/*******************  Bit definition for ADC\_CSR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf05dcdb9f298564bf23c2c012e0471}{01660}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1dc3f69bc55d0dc278a8cfe172200}{01661}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_Msk          (0x1UL << ADC\_CSR\_AWD1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{01662}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1              ADC\_CSR\_AWD1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193522f6fdf87c39545d2697f3650547}{01663}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaca4cc88bbeca3aee454610c500d2fc}{01664}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1\_Msk          (0x1UL << ADC\_CSR\_EOC1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{01665}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1              ADC\_CSR\_EOC1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff4c4fa606c1a8c035b453d95da53fd}{01666}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954441bd559cdbe9da94c7ff0172c859}{01667}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1\_Msk         (0x1UL << ADC\_CSR\_JEOC1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{01668}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1             ADC\_CSR\_JEOC1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa094512686f5c37d85ec4c41b9fe1d21}{01669}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0c41a114f966849054e2e43ee9b115}{01670}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1\_Msk        (0x1UL << ADC\_CSR\_JSTRT1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{01671}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1            ADC\_CSR\_JSTRT1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186066448c230ab12a99cd67a22aaea5}{01672}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9691131e58b26068e792ad4b458bd6}{01673}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1\_Msk         (0x1UL << ADC\_CSR\_STRT1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{01674}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1             ADC\_CSR\_STRT1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e77ef740b6a1dccec74746261be4f1}{01675}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab0daf58c1ac552862c36465fc864cc}{01676}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1\_Msk          (0x1UL << ADC\_CSR\_OVR1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}{01677}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1              ADC\_CSR\_OVR1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f64205df755a2aef86ebb9f9cbe912f}{01678}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07d606cd2ac81d17e0a9cf425261d33}{01679}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_Msk          (0x1UL << ADC\_CSR\_AWD2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{01680}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2              ADC\_CSR\_AWD2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c366fb2cc8fe08c701b8b8f5babe5f8}{01681}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC2\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50d5f274525ebcca937eac9f52d2d1}{01682}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC2\_Msk          (0x1UL << ADC\_CSR\_EOC2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{01683}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC2              ADC\_CSR\_EOC2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5615f8b2030741d5188cb255da51a409}{01684}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC2\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a92cfaa1c1cf45b621a52cdea84dfb4}{01685}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC2\_Msk         (0x1UL << ADC\_CSR\_JEOC2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{01686}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC2             ADC\_CSR\_JEOC2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7624f0eb95cc1a44180577d68273a13}{01687}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT2\_Pos        (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f6fcf838fd219679c57c9b87eba1444}{01688}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT2\_Msk        (0x1UL << ADC\_CSR\_JSTRT2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{01689}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT2            ADC\_CSR\_JSTRT2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06d7d8b3b81c9fca7b92449c039a859}{01690}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT2\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae765e2672e081170cb86dc14096b2c9d}{01691}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT2\_Msk         (0x1UL << ADC\_CSR\_STRT2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{01692}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT2             ADC\_CSR\_STRT2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad98b43be125be93ecac83e636b9b30}{01693}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR2\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592e0a5440edb75e0af2cbb8f8e9f4ca}{01694}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR2\_Msk          (0x1UL << ADC\_CSR\_OVR2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b0e80da58202660466f6916c0bbb9da}{01695}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR2              ADC\_CSR\_OVR2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc0cb58fe0e65bf12a871cd5b4f5a3a}{01696}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab466d762c126698b9be1d851411e13b9}{01697}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_Msk          (0x1UL << ADC\_CSR\_AWD3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{01698}} \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3              ADC\_CSR\_AWD3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e2ab7d373bb1befc8891719de8c437}{01699}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC3\_Pos          (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e83ffa1ec72fe00ab4b9c889a5acd}{01700}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC3\_Msk          (0x1UL << ADC\_CSR\_EOC3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{01701}} \textcolor{preprocessor}{\#define ADC\_CSR\_EOC3              ADC\_CSR\_EOC3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8c14892467a1d198b169c3c0bb78}{01702}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC3\_Pos         (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e83374e0184b6a6ba6f3216d0d2ecc}{01703}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC3\_Msk         (0x1UL << ADC\_CSR\_JEOC3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{01704}} \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC3             ADC\_CSR\_JEOC3\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e64575250e915936cf02785b3068c95}{01705}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT3\_Pos        (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa137f40aeea09749a280b436c560a8e6}{01706}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT3\_Msk        (0x1UL << ADC\_CSR\_JSTRT3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{01707}} \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT3            ADC\_CSR\_JSTRT3\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f2699ef95e89fb1803e46d4670ce1f2}{01708}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT3\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774dbbb3929e4d525c6fce448459a711}{01709}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT3\_Msk         (0x1UL << ADC\_CSR\_STRT3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{01710}} \textcolor{preprocessor}{\#define ADC\_CSR\_STRT3             ADC\_CSR\_STRT3\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46fd70aefec77d01f6fba4d19d677b6}{01711}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR3\_Pos          (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6f4ccc5a845954e07699858b868c9b}{01712}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR3\_Msk          (0x1UL << ADC\_CSR\_OVR3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76495b35a2bc7fc5f1b51ab1ee92384}{01713}} \textcolor{preprocessor}{\#define ADC\_CSR\_OVR3              ADC\_CSR\_OVR3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01715}01715 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{01716}} \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR1                       ADC\_CSR\_OVR1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}{01717}} \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR2                       ADC\_CSR\_OVR2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}{01718}} \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR3                       ADC\_CSR\_OVR3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01719}01719 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01720}01720 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01721}01721 \textcolor{comment}{/*******************  Bit definition for ADC\_CCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{01722}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535eaa79d3a77403b2e0981641f10f81}{01723}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_Msk         (0x1FUL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{01724}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI             ADC\_CCR\_MULTI\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{01725}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_0           (0x01UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{01726}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_1           (0x02UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{01727}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_2           (0x04UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{01728}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_3           (0x08UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{01729}} \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_4           (0x10UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{01730}} \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{01731}} \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Msk         (0xFUL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{01732}} \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY             ADC\_CCR\_DELAY\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{01733}} \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_0           (0x1UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{01734}} \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_1           (0x2UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{01735}} \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_2           (0x4UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{01736}} \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_3           (0x8UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c6d297e452d728c075a6f9b953d0a5}{01737}} \textcolor{preprocessor}{\#define ADC\_CCR\_DDS\_Pos           (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41720d885d32a33cb04782a2a2a74f9}{01738}} \textcolor{preprocessor}{\#define ADC\_CCR\_DDS\_Msk           (0x1UL << ADC\_CCR\_DDS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{01739}} \textcolor{preprocessor}{\#define ADC\_CCR\_DDS               ADC\_CCR\_DDS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdf117dd6f678b5d2121253b4e452c6}{01740}} \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_Pos           (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7933afb88d395724816248ec8fa9b76}{01741}} \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_Msk           (0x3UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{01742}} \textcolor{preprocessor}{\#define ADC\_CCR\_DMA               ADC\_CCR\_DMA\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{01743}} \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_0             (0x1UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{01744}} \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_1             (0x2UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceea99dc2287c360b275732f9862bca}{01745}} \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2458ab94917987a44a275e1ed886e825}{01746}} \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_Msk        (0x3UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{01747}} \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE            ADC\_CCR\_ADCPRE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{01748}} \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_0          (0x1UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{01749}} \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_1          (0x2UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ece9c9847db39ff9782d07ed5104bbf}{01750}} \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d86d837c7c40d14882728116a3722b}{01751}} \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE\_Msk         (0x1UL << ADC\_CCR\_VBATE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{01752}} \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE             ADC\_CCR\_VBATE\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9741df391649af046f8310352ca3b3be}{01753}} \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE\_Pos       (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a3df0d33a0c78197ad8c161c22a7a}{01754}} \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE\_Msk       (0x1UL << ADC\_CCR\_TSVREFE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{01755}} \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE           ADC\_CCR\_TSVREFE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01757}01757 \textcolor{comment}{/*******************  Bit definition for ADC\_CDR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14929dd3fe8ae466d2ad41c395ca2c1}{01758}} \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c80caea7b29ec5b2b863e84288cf1}{01759}} \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1\_Msk         (0xFFFFUL << ADC\_CDR\_DATA1\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{01760}} \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1             ADC\_CDR\_DATA1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab562b2adbf577b621d81758fa806e5fc}{01761}} \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8ac90ba8958b4d858c24e2896f7733}{01762}} \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2\_Msk         (0xFFFFUL << ADC\_CDR\_DATA2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{01763}} \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2             ADC\_CDR\_DATA2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01765}01765 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588fd6c0f172ca0e7683bb54034564fe}{01766}} \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST         ADC\_CDR\_DATA1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad582026e4b62991d8281b51494902a33}{01767}} \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV         ADC\_CDR\_DATA2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01768}01768 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01769}01769 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01770}01770 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01771}01771 \textcolor{comment}{/*                         Controller Area Network                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01772}01772 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01773}01773 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01775}01775 \textcolor{comment}{/*******************  Bit definition for CAN\_MCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{01776}} \textcolor{preprocessor}{\#define CAN\_MCR\_INRQ\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{01777}} \textcolor{preprocessor}{\#define CAN\_MCR\_INRQ\_Msk       (0x1UL << CAN\_MCR\_INRQ\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{01778}} \textcolor{preprocessor}{\#define CAN\_MCR\_INRQ           CAN\_MCR\_INRQ\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60009c948dbdf525fb2fc932d988c245}{01779}} \textcolor{preprocessor}{\#define CAN\_MCR\_SLEEP\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{01780}} \textcolor{preprocessor}{\#define CAN\_MCR\_SLEEP\_Msk      (0x1UL << CAN\_MCR\_SLEEP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{01781}} \textcolor{preprocessor}{\#define CAN\_MCR\_SLEEP          CAN\_MCR\_SLEEP\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80233affcdda60458e98647fe1416f85}{01782}} \textcolor{preprocessor}{\#define CAN\_MCR\_TXFP\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{01783}} \textcolor{preprocessor}{\#define CAN\_MCR\_TXFP\_Msk       (0x1UL << CAN\_MCR\_TXFP\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{01784}} \textcolor{preprocessor}{\#define CAN\_MCR\_TXFP           CAN\_MCR\_TXFP\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf728107056b7bc1dbab277967ad255bc}{01785}} \textcolor{preprocessor}{\#define CAN\_MCR\_RFLM\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{01786}} \textcolor{preprocessor}{\#define CAN\_MCR\_RFLM\_Msk       (0x1UL << CAN\_MCR\_RFLM\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{01787}} \textcolor{preprocessor}{\#define CAN\_MCR\_RFLM           CAN\_MCR\_RFLM\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15d8c6ceddacbfdcfe732d9bcb0cd50}{01788}} \textcolor{preprocessor}{\#define CAN\_MCR\_NART\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{01789}} \textcolor{preprocessor}{\#define CAN\_MCR\_NART\_Msk       (0x1UL << CAN\_MCR\_NART\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{01790}} \textcolor{preprocessor}{\#define CAN\_MCR\_NART           CAN\_MCR\_NART\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga191178a51ef5243b2ecf547aeb1d5eb9}{01791}} \textcolor{preprocessor}{\#define CAN\_MCR\_AWUM\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{01792}} \textcolor{preprocessor}{\#define CAN\_MCR\_AWUM\_Msk       (0x1UL << CAN\_MCR\_AWUM\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{01793}} \textcolor{preprocessor}{\#define CAN\_MCR\_AWUM           CAN\_MCR\_AWUM\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc28c00c9766a53c2ba8c0d42feba92}{01794}} \textcolor{preprocessor}{\#define CAN\_MCR\_ABOM\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{01795}} \textcolor{preprocessor}{\#define CAN\_MCR\_ABOM\_Msk       (0x1UL << CAN\_MCR\_ABOM\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{01796}} \textcolor{preprocessor}{\#define CAN\_MCR\_ABOM           CAN\_MCR\_ABOM\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b15e96f1e4a0203c3974949c2e54a2}{01797}} \textcolor{preprocessor}{\#define CAN\_MCR\_TTCM\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{01798}} \textcolor{preprocessor}{\#define CAN\_MCR\_TTCM\_Msk       (0x1UL << CAN\_MCR\_TTCM\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{01799}} \textcolor{preprocessor}{\#define CAN\_MCR\_TTCM           CAN\_MCR\_TTCM\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21598a34f72464c29fccedd71b51d519}{01800}} \textcolor{preprocessor}{\#define CAN\_MCR\_RESET\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{01801}} \textcolor{preprocessor}{\#define CAN\_MCR\_RESET\_Msk      (0x1UL << CAN\_MCR\_RESET\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{01802}} \textcolor{preprocessor}{\#define CAN\_MCR\_RESET          CAN\_MCR\_RESET\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01804}01804 \textcolor{comment}{/*******************  Bit definition for CAN\_MSR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a392cb8353ef23ff078a068ad8cdf9}{01805}} \textcolor{preprocessor}{\#define CAN\_MSR\_INAK\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{01806}} \textcolor{preprocessor}{\#define CAN\_MSR\_INAK\_Msk       (0x1UL << CAN\_MSR\_INAK\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{01807}} \textcolor{preprocessor}{\#define CAN\_MSR\_INAK           CAN\_MSR\_INAK\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c0590f11b2b5fb894a60a9700567c}{01808}} \textcolor{preprocessor}{\#define CAN\_MSR\_SLAK\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{01809}} \textcolor{preprocessor}{\#define CAN\_MSR\_SLAK\_Msk       (0x1UL << CAN\_MSR\_SLAK\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{01810}} \textcolor{preprocessor}{\#define CAN\_MSR\_SLAK           CAN\_MSR\_SLAK\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8b9d234d0cd377443d4cc21ccd663}{01811}} \textcolor{preprocessor}{\#define CAN\_MSR\_ERRI\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{01812}} \textcolor{preprocessor}{\#define CAN\_MSR\_ERRI\_Msk       (0x1UL << CAN\_MSR\_ERRI\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{01813}} \textcolor{preprocessor}{\#define CAN\_MSR\_ERRI           CAN\_MSR\_ERRI\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953a3a5616c5bff5392ff196772915d7}{01814}} \textcolor{preprocessor}{\#define CAN\_MSR\_WKUI\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{01815}} \textcolor{preprocessor}{\#define CAN\_MSR\_WKUI\_Msk       (0x1UL << CAN\_MSR\_WKUI\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{01816}} \textcolor{preprocessor}{\#define CAN\_MSR\_WKUI           CAN\_MSR\_WKUI\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5030b442fd7a20eb18897625d8d68078}{01817}} \textcolor{preprocessor}{\#define CAN\_MSR\_SLAKI\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{01818}} \textcolor{preprocessor}{\#define CAN\_MSR\_SLAKI\_Msk      (0x1UL << CAN\_MSR\_SLAKI\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{01819}} \textcolor{preprocessor}{\#define CAN\_MSR\_SLAKI          CAN\_MSR\_SLAKI\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3d01c4e4a870b78aca2a679d1936095}{01820}} \textcolor{preprocessor}{\#define CAN\_MSR\_TXM\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{01821}} \textcolor{preprocessor}{\#define CAN\_MSR\_TXM\_Msk        (0x1UL << CAN\_MSR\_TXM\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{01822}} \textcolor{preprocessor}{\#define CAN\_MSR\_TXM            CAN\_MSR\_TXM\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e954c04ec46d198ac7e9b88f46e9a93}{01823}} \textcolor{preprocessor}{\#define CAN\_MSR\_RXM\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{01824}} \textcolor{preprocessor}{\#define CAN\_MSR\_RXM\_Msk        (0x1UL << CAN\_MSR\_RXM\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{01825}} \textcolor{preprocessor}{\#define CAN\_MSR\_RXM            CAN\_MSR\_RXM\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ede877266831078649ab791547ba3e}{01826}} \textcolor{preprocessor}{\#define CAN\_MSR\_SAMP\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{01827}} \textcolor{preprocessor}{\#define CAN\_MSR\_SAMP\_Msk       (0x1UL << CAN\_MSR\_SAMP\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{01828}} \textcolor{preprocessor}{\#define CAN\_MSR\_SAMP           CAN\_MSR\_SAMP\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4c2abade47710dcb184a0f406eaf85}{01829}} \textcolor{preprocessor}{\#define CAN\_MSR\_RX\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{01830}} \textcolor{preprocessor}{\#define CAN\_MSR\_RX\_Msk         (0x1UL << CAN\_MSR\_RX\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{01831}} \textcolor{preprocessor}{\#define CAN\_MSR\_RX             CAN\_MSR\_RX\_Msk                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01833}01833 \textcolor{comment}{/*******************  Bit definition for CAN\_TSR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31d05fd93767905fa9bde4b5d6143d4}{01834}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{01835}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP0\_Msk      (0x1UL << CAN\_TSR\_RQCP0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{01836}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP0          CAN\_TSR\_RQCP0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83553d6d8a8baa6d29b9df2e97689281}{01837}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK0\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{01838}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK0\_Msk      (0x1UL << CAN\_TSR\_TXOK0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{01839}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK0          CAN\_TSR\_TXOK0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b96c96a75628fa3b50f792e68b2b27}{01840}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST0\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{01841}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST0\_Msk      (0x1UL << CAN\_TSR\_ALST0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{01842}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST0          CAN\_TSR\_ALST0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52966440e5d87a89726c19d62645a27c}{01843}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR0\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{01844}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR0\_Msk      (0x1UL << CAN\_TSR\_TERR0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{01845}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR0          CAN\_TSR\_TERR0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56679e8aea1650e19f2baf79b35be24f}{01846}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ0\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{01847}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ0\_Msk      (0x1UL << CAN\_TSR\_ABRQ0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{01848}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ0          CAN\_TSR\_ABRQ0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd31c6bc75f595b504cc521280752259}{01849}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP1\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{01850}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP1\_Msk      (0x1UL << CAN\_TSR\_RQCP1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{01851}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP1          CAN\_TSR\_RQCP1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf7c2bb1371409780b6aa677d30505d}{01852}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK1\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{01853}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK1\_Msk      (0x1UL << CAN\_TSR\_TXOK1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{01854}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK1          CAN\_TSR\_TXOK1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3647d7d831be09723b38baaf9011fe0}{01855}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST1\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{01856}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST1\_Msk      (0x1UL << CAN\_TSR\_ALST1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{01857}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST1          CAN\_TSR\_ALST1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c91415cb60af76367c9c03ddb9d1791}{01858}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR1\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{01859}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR1\_Msk      (0x1UL << CAN\_TSR\_TERR1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{01860}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR1          CAN\_TSR\_TERR1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2254de573340c2b341cecb12bb6ead4e}{01861}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ1\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{01862}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ1\_Msk      (0x1UL << CAN\_TSR\_ABRQ1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{01863}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ1          CAN\_TSR\_ABRQ1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32ff69b06375749e0a00c17c010f1fe}{01864}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP2\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{01865}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP2\_Msk      (0x1UL << CAN\_TSR\_RQCP2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{01866}} \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP2          CAN\_TSR\_RQCP2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1c09375222011c0dba1bdb1cf56fd2}{01867}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK2\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{01868}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK2\_Msk      (0x1UL << CAN\_TSR\_TXOK2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{01869}} \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK2          CAN\_TSR\_TXOK2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435fe7e72dd93d43d2a3f1bd89a89c44}{01870}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST2\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{01871}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST2\_Msk      (0x1UL << CAN\_TSR\_ALST2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{01872}} \textcolor{preprocessor}{\#define CAN\_TSR\_ALST2          CAN\_TSR\_ALST2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b204977a683ed30b391720352e3260}{01873}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR2\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{01874}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR2\_Msk      (0x1UL << CAN\_TSR\_TERR2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{01875}} \textcolor{preprocessor}{\#define CAN\_TSR\_TERR2          CAN\_TSR\_TERR2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad0f8e1da30d1f2b0c6713ae0cc2793}{01876}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ2\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{01877}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ2\_Msk      (0x1UL << CAN\_TSR\_ABRQ2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{01878}} \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ2          CAN\_TSR\_ABRQ2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca63bcf7a21cf13d7fcd42d49ee2a59f}{01879}} \textcolor{preprocessor}{\#define CAN\_TSR\_CODE\_Pos       (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{01880}} \textcolor{preprocessor}{\#define CAN\_TSR\_CODE\_Msk       (0x3UL << CAN\_TSR\_CODE\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{01881}} \textcolor{preprocessor}{\#define CAN\_TSR\_CODE           CAN\_TSR\_CODE\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4348cbdeed004189582a35db2ff12d74}{01883}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME\_Pos        (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{01884}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME\_Msk        (0x7UL << CAN\_TSR\_TME\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{01885}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME            CAN\_TSR\_TME\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b566e4628d2f032e393c1b86748f2c}{01886}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME0\_Pos       (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{01887}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME0\_Msk       (0x1UL << CAN\_TSR\_TME0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{01888}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME0           CAN\_TSR\_TME0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799e75ed3dad61e73e34781df0f87f2}{01889}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME1\_Pos       (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{01890}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME1\_Msk       (0x1UL << CAN\_TSR\_TME1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{01891}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME1           CAN\_TSR\_TME1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1884d523a48ffedf27bb137b34ac6c78}{01892}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME2\_Pos       (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{01893}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME2\_Msk       (0x1UL << CAN\_TSR\_TME2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{01894}} \textcolor{preprocessor}{\#define CAN\_TSR\_TME2           CAN\_TSR\_TME2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702291f34c1368501b753d7af3d553fe}{01896}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW\_Pos        (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{01897}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW\_Msk        (0x7UL << CAN\_TSR\_LOW\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{01898}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW            CAN\_TSR\_LOW\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4490d8d7d5ccfdf3200cf4be7d6641}{01899}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW0\_Pos       (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{01900}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW0\_Msk       (0x1UL << CAN\_TSR\_LOW0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{01901}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW0           CAN\_TSR\_LOW0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb85fb2c45304df1a329b7d2320c511}{01902}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW1\_Pos       (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{01903}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW1\_Msk       (0x1UL << CAN\_TSR\_LOW1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{01904}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW1           CAN\_TSR\_LOW1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822557268b20255c2be98727a357202}{01905}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW2\_Pos       (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{01906}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW2\_Msk       (0x1UL << CAN\_TSR\_LOW2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{01907}} \textcolor{preprocessor}{\#define CAN\_TSR\_LOW2           CAN\_TSR\_LOW2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01909}01909 \textcolor{comment}{/*******************  Bit definition for CAN\_RF0R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab868d2c9f9b9e52d7d3b3e8227b8e862}{01910}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FMP0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{01911}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FMP0\_Msk      (0x3UL << CAN\_RF0R\_FMP0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{01912}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FMP0          CAN\_RF0R\_FMP0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab168d7bfdd89ac5e7654804ff6c16d3}{01913}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FULL0\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{01914}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FULL0\_Msk     (0x1UL << CAN\_RF0R\_FULL0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{01915}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FULL0         CAN\_RF0R\_FULL0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0aad54077e9896ec6f7599d126e54e1}{01916}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FOVR0\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{01917}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FOVR0\_Msk     (0x1UL << CAN\_RF0R\_FOVR0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{01918}} \textcolor{preprocessor}{\#define CAN\_RF0R\_FOVR0         CAN\_RF0R\_FOVR0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e432559ee49ae55397f529f199ad0}{01919}} \textcolor{preprocessor}{\#define CAN\_RF0R\_RFOM0\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{01920}} \textcolor{preprocessor}{\#define CAN\_RF0R\_RFOM0\_Msk     (0x1UL << CAN\_RF0R\_RFOM0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{01921}} \textcolor{preprocessor}{\#define CAN\_RF0R\_RFOM0         CAN\_RF0R\_RFOM0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01923}01923 \textcolor{comment}{/*******************  Bit definition for CAN\_RF1R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fcf8bdc5087d5ff6d55c5206b346f3}{01924}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FMP1\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{01925}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FMP1\_Msk      (0x3UL << CAN\_RF1R\_FMP1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{01926}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FMP1          CAN\_RF1R\_FMP1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6bab0544e01fcd1bcf0487139f729e}{01927}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FULL1\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{01928}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FULL1\_Msk     (0x1UL << CAN\_RF1R\_FULL1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{01929}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FULL1         CAN\_RF1R\_FULL1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9faad05fc13813a198405bb5f064fb05}{01930}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FOVR1\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{01931}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FOVR1\_Msk     (0x1UL << CAN\_RF1R\_FOVR1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{01932}} \textcolor{preprocessor}{\#define CAN\_RF1R\_FOVR1         CAN\_RF1R\_FOVR1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e95cc6d93830acc8669871fff26939}{01933}} \textcolor{preprocessor}{\#define CAN\_RF1R\_RFOM1\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{01934}} \textcolor{preprocessor}{\#define CAN\_RF1R\_RFOM1\_Msk     (0x1UL << CAN\_RF1R\_RFOM1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{01935}} \textcolor{preprocessor}{\#define CAN\_RF1R\_RFOM1         CAN\_RF1R\_RFOM1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01937}01937 \textcolor{comment}{/********************  Bit definition for CAN\_IER register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8fc846d9892de7b30d31bdf6b54edb}{01938}} \textcolor{preprocessor}{\#define CAN\_IER\_TMEIE\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{01939}} \textcolor{preprocessor}{\#define CAN\_IER\_TMEIE\_Msk      (0x1UL << CAN\_IER\_TMEIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{01940}} \textcolor{preprocessor}{\#define CAN\_IER\_TMEIE          CAN\_IER\_TMEIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3325defd7e318b63baa1f78b50394280}{01941}} \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE0\_Pos     (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{01942}} \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE0\_Msk     (0x1UL << CAN\_IER\_FMPIE0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{01943}} \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE0         CAN\_IER\_FMPIE0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411ce03315531b3f90698b7e9224b93a}{01944}} \textcolor{preprocessor}{\#define CAN\_IER\_FFIE0\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{01945}} \textcolor{preprocessor}{\#define CAN\_IER\_FFIE0\_Msk      (0x1UL << CAN\_IER\_FFIE0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{01946}} \textcolor{preprocessor}{\#define CAN\_IER\_FFIE0          CAN\_IER\_FFIE0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cded06b69c3ab261928a1b48ece5f9}{01947}} \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE0\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{01948}} \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE0\_Msk     (0x1UL << CAN\_IER\_FOVIE0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{01949}} \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE0         CAN\_IER\_FOVIE0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b904e14bd25a2d2e155364c2ebb5c7e}{01950}} \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE1\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{01951}} \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE1\_Msk     (0x1UL << CAN\_IER\_FMPIE1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{01952}} \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE1         CAN\_IER\_FMPIE1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0c5e16c335ad2459a1726d123b8f720}{01953}} \textcolor{preprocessor}{\#define CAN\_IER\_FFIE1\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{01954}} \textcolor{preprocessor}{\#define CAN\_IER\_FFIE1\_Msk      (0x1UL << CAN\_IER\_FFIE1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{01955}} \textcolor{preprocessor}{\#define CAN\_IER\_FFIE1          CAN\_IER\_FFIE1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga210db948ed64aa24bc8176041966f934}{01956}} \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE1\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{01957}} \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE1\_Msk     (0x1UL << CAN\_IER\_FOVIE1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{01958}} \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE1         CAN\_IER\_FOVIE1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed2cabb36a1f1b250a8d344896b1c9c}{01959}} \textcolor{preprocessor}{\#define CAN\_IER\_EWGIE\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{01960}} \textcolor{preprocessor}{\#define CAN\_IER\_EWGIE\_Msk      (0x1UL << CAN\_IER\_EWGIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{01961}} \textcolor{preprocessor}{\#define CAN\_IER\_EWGIE          CAN\_IER\_EWGIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f52eb0782253e0623c7bdd27823743}{01962}} \textcolor{preprocessor}{\#define CAN\_IER\_EPVIE\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{01963}} \textcolor{preprocessor}{\#define CAN\_IER\_EPVIE\_Msk      (0x1UL << CAN\_IER\_EPVIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{01964}} \textcolor{preprocessor}{\#define CAN\_IER\_EPVIE          CAN\_IER\_EPVIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa110152ba07d311efc4c513a0e39eb4}{01965}} \textcolor{preprocessor}{\#define CAN\_IER\_BOFIE\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{01966}} \textcolor{preprocessor}{\#define CAN\_IER\_BOFIE\_Msk      (0x1UL << CAN\_IER\_BOFIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{01967}} \textcolor{preprocessor}{\#define CAN\_IER\_BOFIE          CAN\_IER\_BOFIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccd7e2e333c2dae013674b5bac0ecbc}{01968}} \textcolor{preprocessor}{\#define CAN\_IER\_LECIE\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{01969}} \textcolor{preprocessor}{\#define CAN\_IER\_LECIE\_Msk      (0x1UL << CAN\_IER\_LECIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{01970}} \textcolor{preprocessor}{\#define CAN\_IER\_LECIE          CAN\_IER\_LECIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a98a5d7ea27cfd207b83364fb3b8e2}{01971}} \textcolor{preprocessor}{\#define CAN\_IER\_ERRIE\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{01972}} \textcolor{preprocessor}{\#define CAN\_IER\_ERRIE\_Msk      (0x1UL << CAN\_IER\_ERRIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{01973}} \textcolor{preprocessor}{\#define CAN\_IER\_ERRIE          CAN\_IER\_ERRIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf233f7c7c686ed81c4bc295143eb3a4b}{01974}} \textcolor{preprocessor}{\#define CAN\_IER\_WKUIE\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{01975}} \textcolor{preprocessor}{\#define CAN\_IER\_WKUIE\_Msk      (0x1UL << CAN\_IER\_WKUIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{01976}} \textcolor{preprocessor}{\#define CAN\_IER\_WKUIE          CAN\_IER\_WKUIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7b49f18204d00911b39f940b63e0f3}{01977}} \textcolor{preprocessor}{\#define CAN\_IER\_SLKIE\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{01978}} \textcolor{preprocessor}{\#define CAN\_IER\_SLKIE\_Msk      (0x1UL << CAN\_IER\_SLKIE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{01979}} \textcolor{preprocessor}{\#define CAN\_IER\_SLKIE          CAN\_IER\_SLKIE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01981}01981 \textcolor{comment}{/********************  Bit definition for CAN\_ESR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecadeaf7d9cadf19529cab6314ccc5e6}{01982}} \textcolor{preprocessor}{\#define CAN\_ESR\_EWGF\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{01983}} \textcolor{preprocessor}{\#define CAN\_ESR\_EWGF\_Msk       (0x1UL << CAN\_ESR\_EWGF\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{01984}} \textcolor{preprocessor}{\#define CAN\_ESR\_EWGF           CAN\_ESR\_EWGF\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c53494946cb6ee312e947da2e4329b6}{01985}} \textcolor{preprocessor}{\#define CAN\_ESR\_EPVF\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{01986}} \textcolor{preprocessor}{\#define CAN\_ESR\_EPVF\_Msk       (0x1UL << CAN\_ESR\_EPVF\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{01987}} \textcolor{preprocessor}{\#define CAN\_ESR\_EPVF           CAN\_ESR\_EPVF\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe022d4e68fb0eca8278904fcfe3c783}{01988}} \textcolor{preprocessor}{\#define CAN\_ESR\_BOFF\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{01989}} \textcolor{preprocessor}{\#define CAN\_ESR\_BOFF\_Msk       (0x1UL << CAN\_ESR\_BOFF\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{01990}} \textcolor{preprocessor}{\#define CAN\_ESR\_BOFF           CAN\_ESR\_BOFF\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2dfedaf48ce2f4787afd43cad691bf}{01992}} \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{01993}} \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_Msk        (0x7UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{01994}} \textcolor{preprocessor}{\#define CAN\_ESR\_LEC            CAN\_ESR\_LEC\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{01995}} \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_0          (0x1UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{01996}} \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_1          (0x2UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{01997}} \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_2          (0x4UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l01999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fde56e8a41fc98f69d84636121a361}{01999}} \textcolor{preprocessor}{\#define CAN\_ESR\_TEC\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{02000}} \textcolor{preprocessor}{\#define CAN\_ESR\_TEC\_Msk        (0xFFUL << CAN\_ESR\_TEC\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{02001}} \textcolor{preprocessor}{\#define CAN\_ESR\_TEC            CAN\_ESR\_TEC\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804f28bce21721cd4e9fcabf772f0f9d}{02002}} \textcolor{preprocessor}{\#define CAN\_ESR\_REC\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{02003}} \textcolor{preprocessor}{\#define CAN\_ESR\_REC\_Msk        (0xFFUL << CAN\_ESR\_REC\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{02004}} \textcolor{preprocessor}{\#define CAN\_ESR\_REC            CAN\_ESR\_REC\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02006}02006 \textcolor{comment}{/*******************  Bit definition for CAN\_BTR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a0f2dc6767c5297f2f3475fdea8bef}{02007}} \textcolor{preprocessor}{\#define CAN\_BTR\_BRP\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{02008}} \textcolor{preprocessor}{\#define CAN\_BTR\_BRP\_Msk        (0x3FFUL << CAN\_BTR\_BRP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{02009}} \textcolor{preprocessor}{\#define CAN\_BTR\_BRP            CAN\_BTR\_BRP\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e3a010662ce93bd9e67f340bd2646}{02010}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{02011}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_Msk        (0xFUL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{02012}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS1            CAN\_BTR\_TS1\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164ffd2240a76982894ce41143a12d82}{02013}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_0          (0x1UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4365204ebb29eb5595027a4ee9c5f0d}{02014}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_1          (0x2UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43dc43f11ee173cf07f77aa6e41f1275}{02015}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_2          (0x4UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5cd639329fe3eef8cde846247a4be9}{02016}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_3          (0x8UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e236530969bf1f520e8e0dd7b7e79}{02017}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{02018}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_Msk        (0x7UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{02019}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS2            CAN\_BTR\_TS2\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee307fe50e8d3cfdc9513da803808880}{02020}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_0          (0x1UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33265730e1d25198d9fb4347bdce8019}{02021}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_1          (0x2UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4720d91283fc1fc74c1f0baaa8a3da}{02022}} \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_2          (0x4UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc4270d185b17bd0ce09ebb14c30121}{02023}} \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{02024}} \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_Msk        (0x3UL << CAN\_BTR\_SJW\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{02025}} \textcolor{preprocessor}{\#define CAN\_BTR\_SJW            CAN\_BTR\_SJW\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae9e8258ef5c241733f6d58eb2a4e4}{02026}} \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_0          (0x1UL << CAN\_BTR\_SJW\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8178f0abe0f854f4503ded1ad1adb531}{02027}} \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_1          (0x2UL << CAN\_BTR\_SJW\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6dac3caae5bf3f69716d7417e920d7}{02028}} \textcolor{preprocessor}{\#define CAN\_BTR\_LBKM\_Pos       (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{02029}} \textcolor{preprocessor}{\#define CAN\_BTR\_LBKM\_Msk       (0x1UL << CAN\_BTR\_LBKM\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{02030}} \textcolor{preprocessor}{\#define CAN\_BTR\_LBKM           CAN\_BTR\_LBKM\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac19407ed54b60ae709840db37855a0a4}{02031}} \textcolor{preprocessor}{\#define CAN\_BTR\_SILM\_Pos       (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{02032}} \textcolor{preprocessor}{\#define CAN\_BTR\_SILM\_Msk       (0x1UL << CAN\_BTR\_SILM\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02033}02033 \textcolor{preprocessor}{\#define CAN\_BTR\_SILM           CAN\_BTR\_SILM\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02036}02036 \textcolor{comment}{/******************  Bit definition for CAN\_TI0R register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255ce6dd558937c9b33efa43d01b7029}{02037}} \textcolor{preprocessor}{\#define CAN\_TI0R\_TXRQ\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{02038}} \textcolor{preprocessor}{\#define CAN\_TI0R\_TXRQ\_Msk      (0x1UL << CAN\_TI0R\_TXRQ\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{02039}} \textcolor{preprocessor}{\#define CAN\_TI0R\_TXRQ          CAN\_TI0R\_TXRQ\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b5217c83959ca007cb09ba59f1c182}{02040}} \textcolor{preprocessor}{\#define CAN\_TI0R\_RTR\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{02041}} \textcolor{preprocessor}{\#define CAN\_TI0R\_RTR\_Msk       (0x1UL << CAN\_TI0R\_RTR\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{02042}} \textcolor{preprocessor}{\#define CAN\_TI0R\_RTR           CAN\_TI0R\_RTR\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b3ea5dc6c4d2f6d3925debfc2ba267}{02043}} \textcolor{preprocessor}{\#define CAN\_TI0R\_IDE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{02044}} \textcolor{preprocessor}{\#define CAN\_TI0R\_IDE\_Msk       (0x1UL << CAN\_TI0R\_IDE\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{02045}} \textcolor{preprocessor}{\#define CAN\_TI0R\_IDE           CAN\_TI0R\_IDE\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e738c64e396face3bbc9c5011e6b0e}{02046}} \textcolor{preprocessor}{\#define CAN\_TI0R\_EXID\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{02047}} \textcolor{preprocessor}{\#define CAN\_TI0R\_EXID\_Msk      (0x3FFFFUL << CAN\_TI0R\_EXID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{02048}} \textcolor{preprocessor}{\#define CAN\_TI0R\_EXID          CAN\_TI0R\_EXID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e827ddbaa36f5651329cc61375221f}{02049}} \textcolor{preprocessor}{\#define CAN\_TI0R\_STID\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{02050}} \textcolor{preprocessor}{\#define CAN\_TI0R\_STID\_Msk      (0x7FFUL << CAN\_TI0R\_STID\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{02051}} \textcolor{preprocessor}{\#define CAN\_TI0R\_STID          CAN\_TI0R\_STID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02053}02053 \textcolor{comment}{/******************  Bit definition for CAN\_TDT0R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba7824b92498610f685f712c1075702}{02054}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_DLC\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{02055}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_DLC\_Msk      (0xFUL << CAN\_TDT0R\_DLC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{02056}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_DLC          CAN\_TDT0R\_DLC\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac770efaeca5e93c9dbde1fa508ab79aa}{02057}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_TGT\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{02058}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_TGT\_Msk      (0x1UL << CAN\_TDT0R\_TGT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{02059}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_TGT          CAN\_TDT0R\_TGT\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ffd9f8d93bb7f96dfc8f2b202986ec5}{02060}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_TIME\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{02061}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_TIME\_Msk     (0xFFFFUL << CAN\_TDT0R\_TIME\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{02062}} \textcolor{preprocessor}{\#define CAN\_TDT0R\_TIME         CAN\_TDT0R\_TIME\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02064}02064 \textcolor{comment}{/******************  Bit definition for CAN\_TDL0R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dfd1e20e5283d40302140066d527d3}{02065}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA0\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{02066}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA0\_Msk    (0xFFUL << CAN\_TDL0R\_DATA0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{02067}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA0        CAN\_TDL0R\_DATA0\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebdc896d4816e5d5eee1c1700c7fb25}{02068}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA1\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{02069}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA1\_Msk    (0xFFUL << CAN\_TDL0R\_DATA1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{02070}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA1        CAN\_TDL0R\_DATA1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46a5808e83c8ce1c6c2da8c3ee2898d}{02071}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA2\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{02072}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA2\_Msk    (0xFFUL << CAN\_TDL0R\_DATA2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{02073}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA2        CAN\_TDL0R\_DATA2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d8189fd904326f4be09972047fda59}{02074}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA3\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{02075}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA3\_Msk    (0xFFUL << CAN\_TDL0R\_DATA3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{02076}} \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA3        CAN\_TDL0R\_DATA3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02078}02078 \textcolor{comment}{/******************  Bit definition for CAN\_TDH0R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67239c62f07e5a4d0f348f9595d4fb0e}{02079}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA4\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{02080}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA4\_Msk    (0xFFUL << CAN\_TDH0R\_DATA4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{02081}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA4        CAN\_TDH0R\_DATA4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac19fa11ce4c6d4c00690d453a3b42354}{02082}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA5\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{02083}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA5\_Msk    (0xFFUL << CAN\_TDH0R\_DATA5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{02084}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA5        CAN\_TDH0R\_DATA5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b1609d2ed4f6b59e9b175e022123b5}{02085}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA6\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{02086}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA6\_Msk    (0xFFUL << CAN\_TDH0R\_DATA6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{02087}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA6        CAN\_TDH0R\_DATA6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed76c2a3e8d2946eeed952bb2ff20e94}{02088}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA7\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{02089}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA7\_Msk    (0xFFUL << CAN\_TDH0R\_DATA7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{02090}} \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA7        CAN\_TDH0R\_DATA7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02092}02092 \textcolor{comment}{/*******************  Bit definition for CAN\_TI1R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab1e199d262fd92f1702125a8e8f5b49}{02093}} \textcolor{preprocessor}{\#define CAN\_TI1R\_TXRQ\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{02094}} \textcolor{preprocessor}{\#define CAN\_TI1R\_TXRQ\_Msk      (0x1UL << CAN\_TI1R\_TXRQ\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{02095}} \textcolor{preprocessor}{\#define CAN\_TI1R\_TXRQ          CAN\_TI1R\_TXRQ\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a4cc56a2487c645c3b318bfba5e8ca}{02096}} \textcolor{preprocessor}{\#define CAN\_TI1R\_RTR\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{02097}} \textcolor{preprocessor}{\#define CAN\_TI1R\_RTR\_Msk       (0x1UL << CAN\_TI1R\_RTR\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{02098}} \textcolor{preprocessor}{\#define CAN\_TI1R\_RTR           CAN\_TI1R\_RTR\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga176b1ffea4ad6af7a07044e30d9a210e}{02099}} \textcolor{preprocessor}{\#define CAN\_TI1R\_IDE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{02100}} \textcolor{preprocessor}{\#define CAN\_TI1R\_IDE\_Msk       (0x1UL << CAN\_TI1R\_IDE\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{02101}} \textcolor{preprocessor}{\#define CAN\_TI1R\_IDE           CAN\_TI1R\_IDE\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab927997e1cb30013ce0c58a974a1ea55}{02102}} \textcolor{preprocessor}{\#define CAN\_TI1R\_EXID\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{02103}} \textcolor{preprocessor}{\#define CAN\_TI1R\_EXID\_Msk      (0x3FFFFUL << CAN\_TI1R\_EXID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{02104}} \textcolor{preprocessor}{\#define CAN\_TI1R\_EXID          CAN\_TI1R\_EXID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5e1691eb28536f2773609a195e4cbf}{02105}} \textcolor{preprocessor}{\#define CAN\_TI1R\_STID\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{02106}} \textcolor{preprocessor}{\#define CAN\_TI1R\_STID\_Msk      (0x7FFUL << CAN\_TI1R\_STID\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{02107}} \textcolor{preprocessor}{\#define CAN\_TI1R\_STID          CAN\_TI1R\_STID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02109}02109 \textcolor{comment}{/*******************  Bit definition for CAN\_TDT1R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b088fcd5a224ff04b87ca90fe4ad93a}{02110}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_DLC\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{02111}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_DLC\_Msk      (0xFUL << CAN\_TDT1R\_DLC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{02112}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_DLC          CAN\_TDT1R\_DLC\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17aa4d8323302bc493c93d38be34b60}{02113}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_TGT\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{02114}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_TGT\_Msk      (0x1UL << CAN\_TDT1R\_TGT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{02115}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_TGT          CAN\_TDT1R\_TGT\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37df5b75c3aedc37c37f308d32b178b6}{02116}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_TIME\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{02117}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_TIME\_Msk     (0xFFFFUL << CAN\_TDT1R\_TIME\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{02118}} \textcolor{preprocessor}{\#define CAN\_TDT1R\_TIME         CAN\_TDT1R\_TIME\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02120}02120 \textcolor{comment}{/*******************  Bit definition for CAN\_TDL1R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a9794992e11c29ba12088b41a9215cd}{02121}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA0\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{02122}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA0\_Msk    (0xFFUL << CAN\_TDL1R\_DATA0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{02123}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA0        CAN\_TDL1R\_DATA0\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15870798808b9bf8e3b389d99f8205bd}{02124}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA1\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{02125}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA1\_Msk    (0xFFUL << CAN\_TDL1R\_DATA1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{02126}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA1        CAN\_TDL1R\_DATA1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822b0dd09688ddb0241506b3657d3e76}{02127}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA2\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{02128}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA2\_Msk    (0xFFUL << CAN\_TDL1R\_DATA2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{02129}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA2        CAN\_TDL1R\_DATA2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26002007d5645d59e1de29fecb91c906}{02130}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA3\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{02131}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA3\_Msk    (0xFFUL << CAN\_TDL1R\_DATA3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{02132}} \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA3        CAN\_TDL1R\_DATA3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02134}02134 \textcolor{comment}{/*******************  Bit definition for CAN\_TDH1R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acd3f2aaf9f8a62bc486733feb4fba8}{02135}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA4\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{02136}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA4\_Msk    (0xFFUL << CAN\_TDH1R\_DATA4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{02137}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA4        CAN\_TDH1R\_DATA4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2050d91710f0b977d984e164067f9f}{02138}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA5\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{02139}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA5\_Msk    (0xFFUL << CAN\_TDH1R\_DATA5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{02140}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA5        CAN\_TDH1R\_DATA5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3a0e5d886a7db9accd6e2d1316174f}{02141}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA6\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{02142}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA6\_Msk    (0xFFUL << CAN\_TDH1R\_DATA6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{02143}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA6        CAN\_TDH1R\_DATA6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01db20e595c85191c3abd91a1f74717}{02144}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA7\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{02145}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA7\_Msk    (0xFFUL << CAN\_TDH1R\_DATA7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{02146}} \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA7        CAN\_TDH1R\_DATA7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02148}02148 \textcolor{comment}{/*******************  Bit definition for CAN\_TI2R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa18e2cbbb88117b1b6272c0c1ffea4}{02149}} \textcolor{preprocessor}{\#define CAN\_TI2R\_TXRQ\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{02150}} \textcolor{preprocessor}{\#define CAN\_TI2R\_TXRQ\_Msk      (0x1UL << CAN\_TI2R\_TXRQ\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{02151}} \textcolor{preprocessor}{\#define CAN\_TI2R\_TXRQ          CAN\_TI2R\_TXRQ\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8d95e007f7ca50f787eac4e08aa1e}{02152}} \textcolor{preprocessor}{\#define CAN\_TI2R\_RTR\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{02153}} \textcolor{preprocessor}{\#define CAN\_TI2R\_RTR\_Msk       (0x1UL << CAN\_TI2R\_RTR\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{02154}} \textcolor{preprocessor}{\#define CAN\_TI2R\_RTR           CAN\_TI2R\_RTR\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade77331f4ecfa76912b1a1b439583b61}{02155}} \textcolor{preprocessor}{\#define CAN\_TI2R\_IDE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{02156}} \textcolor{preprocessor}{\#define CAN\_TI2R\_IDE\_Msk       (0x1UL << CAN\_TI2R\_IDE\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{02157}} \textcolor{preprocessor}{\#define CAN\_TI2R\_IDE           CAN\_TI2R\_IDE\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd2af643048de0df22426f9066d19223}{02158}} \textcolor{preprocessor}{\#define CAN\_TI2R\_EXID\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{02159}} \textcolor{preprocessor}{\#define CAN\_TI2R\_EXID\_Msk      (0x3FFFFUL << CAN\_TI2R\_EXID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{02160}} \textcolor{preprocessor}{\#define CAN\_TI2R\_EXID          CAN\_TI2R\_EXID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa5a1ec336dd0151f1027aa25379708}{02161}} \textcolor{preprocessor}{\#define CAN\_TI2R\_STID\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{02162}} \textcolor{preprocessor}{\#define CAN\_TI2R\_STID\_Msk      (0x7FFUL << CAN\_TI2R\_STID\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{02163}} \textcolor{preprocessor}{\#define CAN\_TI2R\_STID          CAN\_TI2R\_STID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02165}02165 \textcolor{comment}{/*******************  Bit definition for CAN\_TDT2R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45143135ab0f9c01d85cca11d7949b26}{02166}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_DLC\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{02167}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_DLC\_Msk      (0xFUL << CAN\_TDT2R\_DLC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{02168}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_DLC          CAN\_TDT2R\_DLC\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e5a3e9a2526007920e8a255b7e1c3a}{02169}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_TGT\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{02170}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_TGT\_Msk      (0x1UL << CAN\_TDT2R\_TGT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{02171}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_TGT          CAN\_TDT2R\_TGT\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceba646b9f79f648862f0ec8cf1e6a85}{02172}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_TIME\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{02173}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_TIME\_Msk     (0xFFFFUL << CAN\_TDT2R\_TIME\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{02174}} \textcolor{preprocessor}{\#define CAN\_TDT2R\_TIME         CAN\_TDT2R\_TIME\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02176}02176 \textcolor{comment}{/*******************  Bit definition for CAN\_TDL2R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9d0286857aaf4744cae03ce9379b74}{02177}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA0\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{02178}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA0\_Msk    (0xFFUL << CAN\_TDL2R\_DATA0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{02179}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA0        CAN\_TDL2R\_DATA0\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e2da210f0a94f67e20d4c6179034c6}{02180}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA1\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{02181}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA1\_Msk    (0xFFUL << CAN\_TDL2R\_DATA1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{02182}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA1        CAN\_TDL2R\_DATA1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7a1f37d86fae4a8efd1beb1322a4de}{02183}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA2\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{02184}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA2\_Msk    (0xFFUL << CAN\_TDL2R\_DATA2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{02185}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA2        CAN\_TDL2R\_DATA2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b77eb2ec1d44ecd49eae21f5d238a32}{02186}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA3\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{02187}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA3\_Msk    (0xFFUL << CAN\_TDL2R\_DATA3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{02188}} \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA3        CAN\_TDL2R\_DATA3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02190}02190 \textcolor{comment}{/*******************  Bit definition for CAN\_TDH2R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61800b82cf4fd9229d91e7f9e3ac7158}{02191}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA4\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{02192}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA4\_Msk    (0xFFUL << CAN\_TDH2R\_DATA4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{02193}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA4        CAN\_TDH2R\_DATA4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd401f60132154e0d004d262ba48e862}{02194}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA5\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{02195}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA5\_Msk    (0xFFUL << CAN\_TDH2R\_DATA5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{02196}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA5        CAN\_TDH2R\_DATA5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf512e0c618635a2b56048d1712930843}{02197}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA6\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{02198}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA6\_Msk    (0xFFUL << CAN\_TDH2R\_DATA6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{02199}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA6        CAN\_TDH2R\_DATA6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57346e5378ab4dbab77f4f84d5a1e780}{02200}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA7\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{02201}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA7\_Msk    (0xFFUL << CAN\_TDH2R\_DATA7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{02202}} \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA7        CAN\_TDH2R\_DATA7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02204}02204 \textcolor{comment}{/*******************  Bit definition for CAN\_RI0R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1534235598ebdacd295d6e248ca1732f}{02205}} \textcolor{preprocessor}{\#define CAN\_RI0R\_RTR\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{02206}} \textcolor{preprocessor}{\#define CAN\_RI0R\_RTR\_Msk       (0x1UL << CAN\_RI0R\_RTR\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{02207}} \textcolor{preprocessor}{\#define CAN\_RI0R\_RTR           CAN\_RI0R\_RTR\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f9c6a0d27ac2f4c05fa3d0f6aab88b}{02208}} \textcolor{preprocessor}{\#define CAN\_RI0R\_IDE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{02209}} \textcolor{preprocessor}{\#define CAN\_RI0R\_IDE\_Msk       (0x1UL << CAN\_RI0R\_IDE\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{02210}} \textcolor{preprocessor}{\#define CAN\_RI0R\_IDE           CAN\_RI0R\_IDE\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782a6732674fa4ee7b2581709d2a45b7}{02211}} \textcolor{preprocessor}{\#define CAN\_RI0R\_EXID\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{02212}} \textcolor{preprocessor}{\#define CAN\_RI0R\_EXID\_Msk      (0x3FFFFUL << CAN\_RI0R\_EXID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{02213}} \textcolor{preprocessor}{\#define CAN\_RI0R\_EXID          CAN\_RI0R\_EXID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72774c622ac99f08cc1f7e2814be168}{02214}} \textcolor{preprocessor}{\#define CAN\_RI0R\_STID\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{02215}} \textcolor{preprocessor}{\#define CAN\_RI0R\_STID\_Msk      (0x7FFUL << CAN\_RI0R\_STID\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{02216}} \textcolor{preprocessor}{\#define CAN\_RI0R\_STID          CAN\_RI0R\_STID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02218}02218 \textcolor{comment}{/*******************  Bit definition for CAN\_RDT0R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb714f10d7dba636a67e79c0473dbf9}{02219}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_DLC\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{02220}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_DLC\_Msk      (0xFUL << CAN\_RDT0R\_DLC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{02221}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_DLC          CAN\_RDT0R\_DLC\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6076b1e14b5a81a0a25e4e8973a28477}{02222}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_FMI\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{02223}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_FMI\_Msk      (0xFFUL << CAN\_RDT0R\_FMI\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{02224}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_FMI          CAN\_RDT0R\_FMI\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d89e7d66e3f4c953cbaeb271a30ada}{02225}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_TIME\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{02226}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_TIME\_Msk     (0xFFFFUL << CAN\_RDT0R\_TIME\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{02227}} \textcolor{preprocessor}{\#define CAN\_RDT0R\_TIME         CAN\_RDT0R\_TIME\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02229}02229 \textcolor{comment}{/*******************  Bit definition for CAN\_RDL0R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7172931b3e1d8cf3daba5edfdd42c4}{02230}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA0\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{02231}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA0\_Msk    (0xFFUL << CAN\_RDL0R\_DATA0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{02232}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA0        CAN\_RDL0R\_DATA0\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab942d411c058da0f504d49adabdf7f11}{02233}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA1\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{02234}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA1\_Msk    (0xFFUL << CAN\_RDL0R\_DATA1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{02235}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA1        CAN\_RDL0R\_DATA1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0336c208a9884936f3527688c349de}{02236}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA2\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{02237}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA2\_Msk    (0xFFUL << CAN\_RDL0R\_DATA2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{02238}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA2        CAN\_RDL0R\_DATA2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga839a3d98930a4ab823b30dc7ac805e9a}{02239}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA3\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{02240}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA3\_Msk    (0xFFUL << CAN\_RDL0R\_DATA3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{02241}} \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA3        CAN\_RDL0R\_DATA3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02243}02243 \textcolor{comment}{/*******************  Bit definition for CAN\_RDH0R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb8238c1f77ff904290afdc572b31bc}{02244}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA4\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{02245}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA4\_Msk    (0xFFUL << CAN\_RDH0R\_DATA4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{02246}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA4        CAN\_RDH0R\_DATA4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeef959f9d8913e402c9a08f964da52f}{02247}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA5\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{02248}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA5\_Msk    (0xFFUL << CAN\_RDH0R\_DATA5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{02249}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA5        CAN\_RDH0R\_DATA5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e54ca30453b2103004ca2b87da2e052}{02250}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA6\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{02251}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA6\_Msk    (0xFFUL << CAN\_RDH0R\_DATA6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{02252}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA6        CAN\_RDH0R\_DATA6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga676e501253a8d78d74a13f9dbc87d222}{02253}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA7\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{02254}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA7\_Msk    (0xFFUL << CAN\_RDH0R\_DATA7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{02255}} \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA7        CAN\_RDH0R\_DATA7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02257}02257 \textcolor{comment}{/*******************  Bit definition for CAN\_RI1R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726ed3ef9d26e53ea346a23731e0e967}{02258}} \textcolor{preprocessor}{\#define CAN\_RI1R\_RTR\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{02259}} \textcolor{preprocessor}{\#define CAN\_RI1R\_RTR\_Msk       (0x1UL << CAN\_RI1R\_RTR\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{02260}} \textcolor{preprocessor}{\#define CAN\_RI1R\_RTR           CAN\_RI1R\_RTR\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0367ce97761605b4cdc45b529f791417}{02261}} \textcolor{preprocessor}{\#define CAN\_RI1R\_IDE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{02262}} \textcolor{preprocessor}{\#define CAN\_RI1R\_IDE\_Msk       (0x1UL << CAN\_RI1R\_IDE\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{02263}} \textcolor{preprocessor}{\#define CAN\_RI1R\_IDE           CAN\_RI1R\_IDE\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd36dce59fa984a072c332c0fae7a29a}{02264}} \textcolor{preprocessor}{\#define CAN\_RI1R\_EXID\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{02265}} \textcolor{preprocessor}{\#define CAN\_RI1R\_EXID\_Msk      (0x3FFFFUL << CAN\_RI1R\_EXID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{02266}} \textcolor{preprocessor}{\#define CAN\_RI1R\_EXID          CAN\_RI1R\_EXID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7488f084446b0c0907a5f4851f48d38c}{02267}} \textcolor{preprocessor}{\#define CAN\_RI1R\_STID\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{02268}} \textcolor{preprocessor}{\#define CAN\_RI1R\_STID\_Msk      (0x7FFUL << CAN\_RI1R\_STID\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{02269}} \textcolor{preprocessor}{\#define CAN\_RI1R\_STID          CAN\_RI1R\_STID\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02271}02271 \textcolor{comment}{/*******************  Bit definition for CAN\_RDT1R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e0b7a55b05caab1a213c35742696a6}{02272}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_DLC\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{02273}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_DLC\_Msk      (0xFUL << CAN\_RDT1R\_DLC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{02274}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_DLC          CAN\_RDT1R\_DLC\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga683fd9390aff2459ef66760d02f7f654}{02275}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_FMI\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{02276}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_FMI\_Msk      (0xFFUL << CAN\_RDT1R\_FMI\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{02277}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_FMI          CAN\_RDT1R\_FMI\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a2fdfc1f548be70a30752803fea6a27}{02278}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_TIME\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{02279}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_TIME\_Msk     (0xFFFFUL << CAN\_RDT1R\_TIME\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{02280}} \textcolor{preprocessor}{\#define CAN\_RDT1R\_TIME         CAN\_RDT1R\_TIME\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02282}02282 \textcolor{comment}{/*******************  Bit definition for CAN\_RDL1R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c0ebcd26923922b646df3064f4d5ad}{02283}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA0\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{02284}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA0\_Msk    (0xFFUL << CAN\_RDL1R\_DATA0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{02285}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA0        CAN\_RDL1R\_DATA0\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac291bf56ea60efcd3123d4c89fcc00fb}{02286}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA1\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{02287}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA1\_Msk    (0xFFUL << CAN\_RDL1R\_DATA1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{02288}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA1        CAN\_RDL1R\_DATA1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1bee2b3aac2261c4f9c5aa92550bc}{02289}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA2\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{02290}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA2\_Msk    (0xFFUL << CAN\_RDL1R\_DATA2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{02291}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA2        CAN\_RDL1R\_DATA2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f201d587103efa2fc6da443415d7127}{02292}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA3\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{02293}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA3\_Msk    (0xFFUL << CAN\_RDL1R\_DATA3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{02294}} \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA3        CAN\_RDL1R\_DATA3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02296}02296 \textcolor{comment}{/*******************  Bit definition for CAN\_RDH1R register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e5ea8ab1e1cf135a10b2dbc69932f2}{02297}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA4\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{02298}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA4\_Msk    (0xFFUL << CAN\_RDH1R\_DATA4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{02299}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA4        CAN\_RDH1R\_DATA4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb82a6a71a2687b303c54a5c3aca105}{02300}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA5\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{02301}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA5\_Msk    (0xFFUL << CAN\_RDH1R\_DATA5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{02302}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA5        CAN\_RDH1R\_DATA5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab2ec9fa28c3b6f72ed102d5d255e875}{02303}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA6\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{02304}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA6\_Msk    (0xFFUL << CAN\_RDH1R\_DATA6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{02305}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA6        CAN\_RDH1R\_DATA6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga021f76c67a2d07b56c4e10cd56cc416a}{02306}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA7\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{02307}} \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA7\_Msk    (0xFFUL << CAN\_RDH1R\_DATA7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02308}02308 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA7        CAN\_RDH1R\_DATA7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02311}02311 \textcolor{comment}{/*******************  Bit definition for CAN\_FMR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{02312}} \textcolor{preprocessor}{\#define CAN\_FMR\_FINIT          ((uint8\_t)0x01U)                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02314}02314 \textcolor{comment}{/*******************  Bit definition for CAN\_FM1R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa97dffd3da7f8927e2168a6dce9d8312}{02315}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{02316}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM\_Msk       (0x3FFFUL << CAN\_FM1R\_FBM\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{02317}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM           CAN\_FM1R\_FBM\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47e86b4f2e3c77569cfe84fbcb8806b}{02318}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{02319}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM0\_Msk      (0x1UL << CAN\_FM1R\_FBM0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{02320}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM0          CAN\_FM1R\_FBM0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b3a50f8a5df07e09f78d165ae0ebb0}{02321}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{02322}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM1\_Msk      (0x1UL << CAN\_FM1R\_FBM1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{02323}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM1          CAN\_FM1R\_FBM1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9893bef42453161269747598ec908d49}{02324}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{02325}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM2\_Msk      (0x1UL << CAN\_FM1R\_FBM2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{02326}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM2          CAN\_FM1R\_FBM2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612d9e0e776abfcdbc2b24a964d6ab6e}{02327}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{02328}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM3\_Msk      (0x1UL << CAN\_FM1R\_FBM3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{02329}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM3          CAN\_FM1R\_FBM3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb58de50d9b0a1508617d885f052d7a6}{02330}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{02331}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM4\_Msk      (0x1UL << CAN\_FM1R\_FBM4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{02332}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM4          CAN\_FM1R\_FBM4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8f80f23a5ab8f322c9b4b441a8d768}{02333}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{02334}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM5\_Msk      (0x1UL << CAN\_FM1R\_FBM5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{02335}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM5          CAN\_FM1R\_FBM5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a556397deec72a65aec5ec5600e16f}{02336}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{02337}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM6\_Msk      (0x1UL << CAN\_FM1R\_FBM6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{02338}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM6          CAN\_FM1R\_FBM6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d58da6b63e9ebe66d43e438f0df884}{02339}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{02340}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM7\_Msk      (0x1UL << CAN\_FM1R\_FBM7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{02341}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM7          CAN\_FM1R\_FBM7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b41b013fad0569137363aa33b5fd8e}{02342}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{02343}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM8\_Msk      (0x1UL << CAN\_FM1R\_FBM8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{02344}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM8          CAN\_FM1R\_FBM8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae891964bdca74710cfb7a1587b9c75a2}{02345}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{02346}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM9\_Msk      (0x1UL << CAN\_FM1R\_FBM9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{02347}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM9          CAN\_FM1R\_FBM9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4c4d40f98e3c5e6116b323184afca0a}{02348}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{02349}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM10\_Msk     (0x1UL << CAN\_FM1R\_FBM10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{02350}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM10         CAN\_FM1R\_FBM10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8310bf4c9b121dad00152f0d9e0aaf3d}{02351}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{02352}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM11\_Msk     (0x1UL << CAN\_FM1R\_FBM11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{02353}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM11         CAN\_FM1R\_FBM11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1c28f5a8c8f6e7c1203c3268307e7d}{02354}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{02355}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM12\_Msk     (0x1UL << CAN\_FM1R\_FBM12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{02356}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM12         CAN\_FM1R\_FBM12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510dd73a783e59a7d85c00d8190c89db}{02357}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{02358}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM13\_Msk     (0x1UL << CAN\_FM1R\_FBM13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{02359}} \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM13         CAN\_FM1R\_FBM13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02361}02361 \textcolor{comment}{/*******************  Bit definition for CAN\_FS1R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2ff6f825375b0d42b92e7446a4e39c}{02362}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{02363}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC\_Msk       (0x3FFFUL << CAN\_FS1R\_FSC\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{02364}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC           CAN\_FS1R\_FSC\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975c66c5f2d56c2ba83d022200c37958}{02365}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{02366}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC0\_Msk      (0x1UL << CAN\_FS1R\_FSC0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{02367}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC0          CAN\_FS1R\_FSC0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642ead0693a426283dce755b276cc60b}{02368}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{02369}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC1\_Msk      (0x1UL << CAN\_FS1R\_FSC1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{02370}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC1          CAN\_FS1R\_FSC1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7026c45f4a48271ab35dd5e090c4568c}{02371}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{02372}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC2\_Msk      (0x1UL << CAN\_FS1R\_FSC2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{02373}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC2          CAN\_FS1R\_FSC2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262b5fb400ad83240758a8e0033bb98}{02374}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{02375}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC3\_Msk      (0x1UL << CAN\_FS1R\_FSC3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{02376}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC3          CAN\_FS1R\_FSC3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba967abdc8c83c0d6e4590c691c16c1c}{02377}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{02378}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC4\_Msk      (0x1UL << CAN\_FS1R\_FSC4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{02379}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC4          CAN\_FS1R\_FSC4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a409ade293eec6d218a684042312d3}{02380}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{02381}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC5\_Msk      (0x1UL << CAN\_FS1R\_FSC5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{02382}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC5          CAN\_FS1R\_FSC5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cf40d32e952d3fddc0cdc49ef695b5}{02383}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{02384}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC6\_Msk      (0x1UL << CAN\_FS1R\_FSC6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{02385}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC6          CAN\_FS1R\_FSC6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8936fed15d6db3d7d1079851f2cf3679}{02386}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{02387}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC7\_Msk      (0x1UL << CAN\_FS1R\_FSC7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{02388}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC7          CAN\_FS1R\_FSC7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed8e8f6dee42172cd578e1abab937b8b}{02389}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{02390}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC8\_Msk      (0x1UL << CAN\_FS1R\_FSC8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{02391}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC8          CAN\_FS1R\_FSC8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d172244d6448c45cb6be5d36474a4e1}{02392}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{02393}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC9\_Msk      (0x1UL << CAN\_FS1R\_FSC9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{02394}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC9          CAN\_FS1R\_FSC9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba757c59e5d37c1acdbed8af1ab90b4}{02395}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{02396}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC10\_Msk     (0x1UL << CAN\_FS1R\_FSC10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{02397}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC10         CAN\_FS1R\_FSC10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2dd37596f667cdfd2771f05b413633e}{02398}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{02399}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC11\_Msk     (0x1UL << CAN\_FS1R\_FSC11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{02400}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC11         CAN\_FS1R\_FSC11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84011d0e3b79daa5ce4c9a076e774bca}{02401}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{02402}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC12\_Msk     (0x1UL << CAN\_FS1R\_FSC12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{02403}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC12         CAN\_FS1R\_FSC12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5c2f04599975dff25a01253f0ed0db}{02404}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{02405}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC13\_Msk     (0x1UL << CAN\_FS1R\_FSC13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{02406}} \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC13         CAN\_FS1R\_FSC13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02408}02408 \textcolor{comment}{/******************  Bit definition for CAN\_FFA1R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a13781d7e62a0c62344a9e3d32c31b}{02409}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{02410}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA\_Msk      (0x3FFFUL << CAN\_FFA1R\_FFA\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{02411}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA          CAN\_FFA1R\_FFA\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e673e4b99624b2b674c1a0cb814af7d}{02412}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA0\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{02413}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA0\_Msk     (0x1UL << CAN\_FFA1R\_FFA0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{02414}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA0         CAN\_FFA1R\_FFA0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce5ceec640174f6e6c06aafc980bb82}{02415}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA1\_Pos     (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{02416}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA1\_Msk     (0x1UL << CAN\_FFA1R\_FFA1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{02417}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA1         CAN\_FFA1R\_FFA1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a54c1f4d9f576917d36df988c7cce0}{02418}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA2\_Pos     (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{02419}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA2\_Msk     (0x1UL << CAN\_FFA1R\_FFA2\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{02420}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA2         CAN\_FFA1R\_FFA2\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57037066dc96ae3ac826b462ab6916ac}{02421}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA3\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{02422}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA3\_Msk     (0x1UL << CAN\_FFA1R\_FFA3\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{02423}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA3         CAN\_FFA1R\_FFA3\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b604f0eea6a02bb71611b830ff32c2}{02424}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA4\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{02425}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA4\_Msk     (0x1UL << CAN\_FFA1R\_FFA4\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{02426}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA4         CAN\_FFA1R\_FFA4\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacfe37b33ceac03e2abad22e7bbce28}{02427}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA5\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{02428}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA5\_Msk     (0x1UL << CAN\_FFA1R\_FFA5\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{02429}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA5         CAN\_FFA1R\_FFA5\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165fe8139c6eb2b3971def9579d1d497}{02430}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA6\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{02431}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA6\_Msk     (0x1UL << CAN\_FFA1R\_FFA6\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{02432}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA6         CAN\_FFA1R\_FFA6\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f1bf154b1ffb5f5e1f7bb5d8b0a300}{02433}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA7\_Pos     (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{02434}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA7\_Msk     (0x1UL << CAN\_FFA1R\_FFA7\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{02435}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA7         CAN\_FFA1R\_FFA7\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9092a75173fa128b0d1fb7616df2cd07}{02436}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA8\_Pos     (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{02437}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA8\_Msk     (0x1UL << CAN\_FFA1R\_FFA8\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{02438}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA8         CAN\_FFA1R\_FFA8\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26f182a322fb252ccb2c4e573677ad7}{02439}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA9\_Pos     (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{02440}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA9\_Msk     (0x1UL << CAN\_FFA1R\_FFA9\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{02441}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA9         CAN\_FFA1R\_FFA9\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1221d604b06bcee9432d1438ddd2f1}{02442}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA10\_Pos    (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{02443}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA10\_Msk    (0x1UL << CAN\_FFA1R\_FFA10\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{02444}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA10        CAN\_FFA1R\_FFA10\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4435daea27c23de8ac235d2dc6ce988d}{02445}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA11\_Pos    (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{02446}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA11\_Msk    (0x1UL << CAN\_FFA1R\_FFA11\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{02447}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA11        CAN\_FFA1R\_FFA11\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088625981d2bbc9e281ad21fb592022d}{02448}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA12\_Pos    (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{02449}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA12\_Msk    (0x1UL << CAN\_FFA1R\_FFA12\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{02450}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA12        CAN\_FFA1R\_FFA12\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89646cfa2e98d87000f27e4bd22e0d48}{02451}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA13\_Pos    (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{02452}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA13\_Msk    (0x1UL << CAN\_FFA1R\_FFA13\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{02453}} \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA13        CAN\_FFA1R\_FFA13\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02455}02455 \textcolor{comment}{/*******************  Bit definition for CAN\_FA1R register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e8eff485fa16ae0d289eacce72bd56}{02456}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{02457}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT\_Msk      (0x3FFFUL << CAN\_FA1R\_FACT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{02458}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT          CAN\_FA1R\_FACT\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be3d2c02fe8f070f95f234191482b86}{02459}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT0\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{02460}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT0\_Msk     (0x1UL << CAN\_FA1R\_FACT0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{02461}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT0         CAN\_FA1R\_FACT0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6506d842c27928a8647942fbdb0602}{02462}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT1\_Pos     (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{02463}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT1\_Msk     (0x1UL << CAN\_FA1R\_FACT1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{02464}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT1         CAN\_FA1R\_FACT1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac70ad8a114259387ba6eb4bf21a2c13}{02465}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT2\_Pos     (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{02466}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT2\_Msk     (0x1UL << CAN\_FA1R\_FACT2\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{02467}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT2         CAN\_FA1R\_FACT2\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93067be654983f42daf67ab9da3fbc3}{02468}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT3\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{02469}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT3\_Msk     (0x1UL << CAN\_FA1R\_FACT3\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{02470}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT3         CAN\_FA1R\_FACT3\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3f42141b00002a6db3db68ecd9909d}{02471}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT4\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{02472}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT4\_Msk     (0x1UL << CAN\_FA1R\_FACT4\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{02473}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT4         CAN\_FA1R\_FACT4\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf840e6f2d239bf5fc59c6f3454c2d122}{02474}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT5\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{02475}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT5\_Msk     (0x1UL << CAN\_FA1R\_FACT5\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{02476}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT5         CAN\_FA1R\_FACT5\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390f38386d4c2a6940d7dfe88bc4ab70}{02477}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT6\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{02478}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT6\_Msk     (0x1UL << CAN\_FA1R\_FACT6\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{02479}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT6         CAN\_FA1R\_FACT6\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade2b7e97d515badec6d07154c8fdec2e}{02480}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT7\_Pos     (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{02481}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT7\_Msk     (0x1UL << CAN\_FA1R\_FACT7\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{02482}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT7         CAN\_FA1R\_FACT7\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34978a6e1dbc7ff9a62d577d0473308}{02483}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT8\_Pos     (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{02484}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT8\_Msk     (0x1UL << CAN\_FA1R\_FACT8\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{02485}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT8         CAN\_FA1R\_FACT8\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9a79b3e73c5343df683cb08e213e1}{02486}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT9\_Pos     (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{02487}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT9\_Msk     (0x1UL << CAN\_FA1R\_FACT9\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{02488}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT9         CAN\_FA1R\_FACT9\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga095e0af1331f6dbf70921399cb9d5930}{02489}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT10\_Pos    (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{02490}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT10\_Msk    (0x1UL << CAN\_FA1R\_FACT10\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{02491}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT10        CAN\_FA1R\_FACT10\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd79b5d1d4a66c46c60190ff3e356419}{02492}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT11\_Pos    (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{02493}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT11\_Msk    (0x1UL << CAN\_FA1R\_FACT11\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{02494}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT11        CAN\_FA1R\_FACT11\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec82f6225d96fddd6fdb40033aa54d8}{02495}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT12\_Pos    (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{02496}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT12\_Msk    (0x1UL << CAN\_FA1R\_FACT12\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{02497}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT12        CAN\_FA1R\_FACT12\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6056bd9c2a6de9289b06bbcd0eab4599}{02498}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT13\_Pos    (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{02499}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT13\_Msk    (0x1UL << CAN\_FA1R\_FACT13\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{02500}} \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT13        CAN\_FA1R\_FACT13\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02502}02502 \textcolor{comment}{/*******************  Bit definition for CAN\_F0R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c98aba7c4d97ff22da1127911917846}{02503}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{02504}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB0\_Msk       (0x1UL << CAN\_F0R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{02505}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB0           CAN\_F0R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa503478584d6bd0535d29df9839816a0}{02506}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{02507}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB1\_Msk       (0x1UL << CAN\_F0R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{02508}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB1           CAN\_F0R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30edb71ea81cfa7a3e881e2692093d70}{02509}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{02510}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB2\_Msk       (0x1UL << CAN\_F0R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{02511}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB2           CAN\_F0R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3365da181d4986260f3f1d0adfe2337a}{02512}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{02513}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB3\_Msk       (0x1UL << CAN\_F0R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{02514}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB3           CAN\_F0R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5732df35cf88b47553b239d79818d29f}{02515}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{02516}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB4\_Msk       (0x1UL << CAN\_F0R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{02517}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB4           CAN\_F0R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef90325b70b6dbc93a5468d6571ae60}{02518}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{02519}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB5\_Msk       (0x1UL << CAN\_F0R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{02520}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB5           CAN\_F0R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c06570c4e947c9f58d0fa0ec81490b}{02521}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{02522}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB6\_Msk       (0x1UL << CAN\_F0R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{02523}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB6           CAN\_F0R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c4bdfb75f490af25c59c8feabf2be0}{02524}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{02525}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB7\_Msk       (0x1UL << CAN\_F0R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{02526}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB7           CAN\_F0R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ba4e35ff552a0750f809d3749a5861}{02527}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{02528}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB8\_Msk       (0x1UL << CAN\_F0R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{02529}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB8           CAN\_F0R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea4ec2d33b8ef0f635bfac9654be0551}{02530}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{02531}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB9\_Msk       (0x1UL << CAN\_F0R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{02532}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB9           CAN\_F0R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df4d89fa55adb9f8984b482e8b84598}{02533}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{02534}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB10\_Msk      (0x1UL << CAN\_F0R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{02535}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB10          CAN\_F0R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c39129e454b5f9ea84e7ff296d977b}{02536}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{02537}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB11\_Msk      (0x1UL << CAN\_F0R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{02538}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB11          CAN\_F0R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83390adff1d103861b00e3a6a7ff4eb2}{02539}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{02540}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB12\_Msk      (0x1UL << CAN\_F0R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{02541}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB12          CAN\_F0R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb3bc6c8af39e8e548d35945c4b4ec0}{02542}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{02543}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB13\_Msk      (0x1UL << CAN\_F0R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{02544}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB13          CAN\_F0R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0802c1f18214f151a01a44be1669efac}{02545}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{02546}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB14\_Msk      (0x1UL << CAN\_F0R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{02547}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB14          CAN\_F0R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa270d9f780ab40ae9dc1a3650d4bd8d5}{02548}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{02549}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB15\_Msk      (0x1UL << CAN\_F0R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{02550}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB15          CAN\_F0R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ff7c8fd59e93239bfc6b509e3698ce}{02551}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{02552}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB16\_Msk      (0x1UL << CAN\_F0R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{02553}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB16          CAN\_F0R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga594b502afc2b215e7b712f53a14bc5bc}{02554}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{02555}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB17\_Msk      (0x1UL << CAN\_F0R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{02556}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB17          CAN\_F0R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf097e8cb0757c526b83c45390ffa4b26}{02557}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{02558}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB18\_Msk      (0x1UL << CAN\_F0R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{02559}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB18          CAN\_F0R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467f1f2d0208a355d18cdd375eef9aed}{02560}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{02561}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB19\_Msk      (0x1UL << CAN\_F0R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{02562}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB19          CAN\_F0R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdb169bfcc229d44b6f2cbd39327458}{02563}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{02564}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB20\_Msk      (0x1UL << CAN\_F0R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{02565}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB20          CAN\_F0R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e0fc7eadce21f8851416d9cecbdb22}{02566}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{02567}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB21\_Msk      (0x1UL << CAN\_F0R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{02568}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB21          CAN\_F0R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb02ba4a871b3e83ba9ffddc0aa283da}{02569}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{02570}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB22\_Msk      (0x1UL << CAN\_F0R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{02571}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB22          CAN\_F0R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fab79aa6648f9590bb08efd5ad74f4}{02572}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{02573}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB23\_Msk      (0x1UL << CAN\_F0R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{02574}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB23          CAN\_F0R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b36c39c67b88f41d78466dabf1fc68}{02575}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{02576}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB24\_Msk      (0x1UL << CAN\_F0R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{02577}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB24          CAN\_F0R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f93a785540423f910b0fbba693c50c}{02578}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{02579}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB25\_Msk      (0x1UL << CAN\_F0R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{02580}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB25          CAN\_F0R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7f7ef5b97b2df3a159a4f5d0c62485}{02581}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{02582}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB26\_Msk      (0x1UL << CAN\_F0R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{02583}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB26          CAN\_F0R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080266e7390127c1e4efa9bf8a1d3894}{02584}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{02585}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB27\_Msk      (0x1UL << CAN\_F0R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{02586}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB27          CAN\_F0R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga828088c9ccc3e6f4a3b16fe6cf527a58}{02587}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{02588}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB28\_Msk      (0x1UL << CAN\_F0R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{02589}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB28          CAN\_F0R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9440886e48f1f2f9c8737120f2458c}{02590}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{02591}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB29\_Msk      (0x1UL << CAN\_F0R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{02592}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB29          CAN\_F0R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fcf33bc1f1bcea9c87040747e2aa6ad}{02593}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{02594}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB30\_Msk      (0x1UL << CAN\_F0R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{02595}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB30          CAN\_F0R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c57e8d1ef05bc7b1c23812904b290f3}{02596}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{02597}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB31\_Msk      (0x1UL << CAN\_F0R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{02598}} \textcolor{preprocessor}{\#define CAN\_F0R1\_FB31          CAN\_F0R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02600}02600 \textcolor{comment}{/*******************  Bit definition for CAN\_F1R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eb131cdda754065a82c251b02d26ec}{02601}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{02602}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB0\_Msk       (0x1UL << CAN\_F1R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{02603}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB0           CAN\_F1R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aecffb61aa34f1bfd36d4230fbf1e87}{02604}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{02605}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB1\_Msk       (0x1UL << CAN\_F1R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{02606}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB1           CAN\_F1R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4d64e1f9cacf34eb857db24e2aaed7}{02607}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{02608}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB2\_Msk       (0x1UL << CAN\_F1R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{02609}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB2           CAN\_F1R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b163a4031c8c84fd3b1691a0310ffa}{02610}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{02611}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB3\_Msk       (0x1UL << CAN\_F1R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{02612}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB3           CAN\_F1R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfea6ec572e4c78a63141351020434f3}{02613}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{02614}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB4\_Msk       (0x1UL << CAN\_F1R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{02615}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB4           CAN\_F1R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07413947413c933237227a8f37ac6728}{02616}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{02617}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB5\_Msk       (0x1UL << CAN\_F1R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{02618}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB5           CAN\_F1R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0428081f736b6a2888514dccd2af1f28}{02619}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{02620}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB6\_Msk       (0x1UL << CAN\_F1R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{02621}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB6           CAN\_F1R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7fad2e9157b6680041f1a4ff200af4}{02622}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{02623}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB7\_Msk       (0x1UL << CAN\_F1R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{02624}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB7           CAN\_F1R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72753a76f8413d0a00ace38793d7ec9a}{02625}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{02626}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB8\_Msk       (0x1UL << CAN\_F1R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{02627}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB8           CAN\_F1R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f45f8de5ab075f633d21443c8b2226}{02628}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{02629}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB9\_Msk       (0x1UL << CAN\_F1R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{02630}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB9           CAN\_F1R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf483657f1c8087691588ad2b4e8aa007}{02631}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{02632}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB10\_Msk      (0x1UL << CAN\_F1R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{02633}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB10          CAN\_F1R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ebfb27d5d594fdb472d31751a25092}{02634}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{02635}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB11\_Msk      (0x1UL << CAN\_F1R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{02636}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB11          CAN\_F1R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f87b433c7752b209f54f04ecb3f2e40}{02637}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{02638}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB12\_Msk      (0x1UL << CAN\_F1R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{02639}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB12          CAN\_F1R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf14a236c390185aa76b3223e2ab573}{02640}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{02641}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB13\_Msk      (0x1UL << CAN\_F1R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{02642}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB13          CAN\_F1R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ab6b1478e95f89a920b63c1fe83b3}{02643}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{02644}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB14\_Msk      (0x1UL << CAN\_F1R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{02645}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB14          CAN\_F1R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8dc185faf155706578f28896e413294}{02646}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{02647}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB15\_Msk      (0x1UL << CAN\_F1R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{02648}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB15          CAN\_F1R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e9dd89c5bb2dbfb38154cf3d0f52f19}{02649}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{02650}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB16\_Msk      (0x1UL << CAN\_F1R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{02651}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB16          CAN\_F1R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9816f741200a82b429a0ea6e18d4f481}{02652}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{02653}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB17\_Msk      (0x1UL << CAN\_F1R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{02654}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB17          CAN\_F1R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67138d3787bf67035e1eb1d7420b999}{02655}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{02656}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB18\_Msk      (0x1UL << CAN\_F1R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{02657}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB18          CAN\_F1R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac725ea9b9e3b26ac347f66ccc4ddfae4}{02658}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{02659}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB19\_Msk      (0x1UL << CAN\_F1R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{02660}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB19          CAN\_F1R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba0bf91f16395564def3f873084dc0b}{02661}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{02662}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB20\_Msk      (0x1UL << CAN\_F1R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{02663}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB20          CAN\_F1R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a40175f3f3d5fdb28dc172aa7a1595}{02664}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{02665}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB21\_Msk      (0x1UL << CAN\_F1R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{02666}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB21          CAN\_F1R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069b7dc2e0e3e0ab6445a2bf2bfc3bed}{02667}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{02668}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB22\_Msk      (0x1UL << CAN\_F1R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{02669}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB22          CAN\_F1R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1be33c0c1d5b547f65b90e763ac7bbd}{02670}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{02671}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB23\_Msk      (0x1UL << CAN\_F1R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{02672}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB23          CAN\_F1R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf527d0f7d4dfa543c7961d56909885}{02673}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{02674}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB24\_Msk      (0x1UL << CAN\_F1R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{02675}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB24          CAN\_F1R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c5577c558a7f155db47732b868711c}{02676}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{02677}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB25\_Msk      (0x1UL << CAN\_F1R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{02678}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB25          CAN\_F1R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc17673e3a875235664981d3ca221a}{02679}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{02680}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB26\_Msk      (0x1UL << CAN\_F1R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{02681}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB26          CAN\_F1R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db09a50ddde24f79862191ca42bc451}{02682}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{02683}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB27\_Msk      (0x1UL << CAN\_F1R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{02684}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB27          CAN\_F1R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fe7f80eac137fc59498aaf1a4cda5}{02685}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{02686}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB28\_Msk      (0x1UL << CAN\_F1R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{02687}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB28          CAN\_F1R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f300d424e7cd192b6af1f81cc2019}{02688}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{02689}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB29\_Msk      (0x1UL << CAN\_F1R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{02690}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB29          CAN\_F1R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd3f33af971def89d8e3ca8abd8f63}{02691}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{02692}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB30\_Msk      (0x1UL << CAN\_F1R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{02693}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB30          CAN\_F1R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e42f6407392d9744b324a3b9bca2ab8}{02694}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{02695}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB31\_Msk      (0x1UL << CAN\_F1R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{02696}} \textcolor{preprocessor}{\#define CAN\_F1R1\_FB31          CAN\_F1R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02698}02698 \textcolor{comment}{/*******************  Bit definition for CAN\_F2R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d22e35b14dc0fd47606ec3e9f5433f0}{02699}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{02700}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB0\_Msk       (0x1UL << CAN\_F2R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{02701}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB0           CAN\_F2R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bde9b889c0e03d67ce1432aecbd75ce}{02702}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{02703}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB1\_Msk       (0x1UL << CAN\_F2R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{02704}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB1           CAN\_F2R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd928df24722f7ac8cc22de452ab4b}{02705}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{02706}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB2\_Msk       (0x1UL << CAN\_F2R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{02707}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB2           CAN\_F2R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca191ad3d0d9a8452f6dd9e8465695e5}{02708}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{02709}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB3\_Msk       (0x1UL << CAN\_F2R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{02710}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB3           CAN\_F2R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc3a2fcc279f4d100b4bf0a3e56c027d}{02711}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{02712}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB4\_Msk       (0x1UL << CAN\_F2R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{02713}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB4           CAN\_F2R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2706c0511eea92c7c23717696e2039ef}{02714}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{02715}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB5\_Msk       (0x1UL << CAN\_F2R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{02716}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB5           CAN\_F2R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f556ca64f9a621435b46e87266ceed}{02717}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{02718}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB6\_Msk       (0x1UL << CAN\_F2R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{02719}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB6           CAN\_F2R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417d9fb1cd03584958223984f973ae45}{02720}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{02721}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB7\_Msk       (0x1UL << CAN\_F2R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{02722}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB7           CAN\_F2R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecf568bb243c39cb4b591e10ee4c264}{02723}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{02724}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB8\_Msk       (0x1UL << CAN\_F2R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{02725}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB8           CAN\_F2R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb6429e869387e036a72125c767616a2}{02726}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{02727}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB9\_Msk       (0x1UL << CAN\_F2R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{02728}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB9           CAN\_F2R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb1104df1f5ea9a52bad81c16a10f93}{02729}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{02730}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB10\_Msk      (0x1UL << CAN\_F2R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{02731}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB10          CAN\_F2R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8284e29a6acceb7cc51554bb5c1f4e9}{02732}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{02733}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB11\_Msk      (0x1UL << CAN\_F2R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{02734}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB11          CAN\_F2R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd6d7c8fed17e8a960cdea12e9937c}{02735}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{02736}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB12\_Msk      (0x1UL << CAN\_F2R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{02737}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB12          CAN\_F2R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859f236a687e19660de99278b9f5639e}{02738}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{02739}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB13\_Msk      (0x1UL << CAN\_F2R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{02740}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB13          CAN\_F2R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719777f190551358a8e55b4551246985}{02741}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{02742}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB14\_Msk      (0x1UL << CAN\_F2R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{02743}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB14          CAN\_F2R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fe8abfa46f0bd92db7f7a8c67f89b5}{02744}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{02745}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB15\_Msk      (0x1UL << CAN\_F2R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{02746}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB15          CAN\_F2R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b5440836903f347ea7693c40da4a01}{02747}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{02748}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB16\_Msk      (0x1UL << CAN\_F2R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{02749}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB16          CAN\_F2R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a962747d2c8ba69f77cccef2add0bf9}{02750}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{02751}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB17\_Msk      (0x1UL << CAN\_F2R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{02752}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB17          CAN\_F2R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c37fe14d32d847ebb6880849d71e11}{02753}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{02754}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB18\_Msk      (0x1UL << CAN\_F2R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{02755}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB18          CAN\_F2R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab020e6235fe4c66882df3b253b4898ef}{02756}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{02757}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB19\_Msk      (0x1UL << CAN\_F2R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{02758}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB19          CAN\_F2R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32775644499bea180ed6be905e3ac7bc}{02759}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{02760}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB20\_Msk      (0x1UL << CAN\_F2R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{02761}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB20          CAN\_F2R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb4b573d828f2498db857114f0b554f}{02762}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{02763}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB21\_Msk      (0x1UL << CAN\_F2R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{02764}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB21          CAN\_F2R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed5841ad79cc5cf7e76cc3315b65497}{02765}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{02766}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB22\_Msk      (0x1UL << CAN\_F2R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{02767}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB22          CAN\_F2R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ced515beee7bd23f0d93610bab275b}{02768}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{02769}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB23\_Msk      (0x1UL << CAN\_F2R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{02770}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB23          CAN\_F2R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe33b16774b21585c3661fbe2d9123cd}{02771}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{02772}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB24\_Msk      (0x1UL << CAN\_F2R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{02773}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB24          CAN\_F2R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ce415708ca6b0de210d624e9a5f606}{02774}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{02775}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB25\_Msk      (0x1UL << CAN\_F2R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{02776}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB25          CAN\_F2R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110456643d2876e34dd02e537d9c0453}{02777}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{02778}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB26\_Msk      (0x1UL << CAN\_F2R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{02779}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB26          CAN\_F2R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bfbbc6638ac01d28fe719942ed800cd}{02780}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{02781}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB27\_Msk      (0x1UL << CAN\_F2R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{02782}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB27          CAN\_F2R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782f72de6bdfb681a0790934b38ff480}{02783}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{02784}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB28\_Msk      (0x1UL << CAN\_F2R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{02785}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB28          CAN\_F2R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb04ee516341a536f69fb6c4b87f8b9}{02786}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{02787}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB29\_Msk      (0x1UL << CAN\_F2R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{02788}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB29          CAN\_F2R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb8ecceb7be34c41af7c161d223689a8}{02789}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{02790}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB30\_Msk      (0x1UL << CAN\_F2R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{02791}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB30          CAN\_F2R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22488fb69df08c9ffc310f3ab575d02}{02792}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{02793}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB31\_Msk      (0x1UL << CAN\_F2R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{02794}} \textcolor{preprocessor}{\#define CAN\_F2R1\_FB31          CAN\_F2R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02796}02796 \textcolor{comment}{/*******************  Bit definition for CAN\_F3R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5a0c988cb0f7bded01fd1c5bcd9bb}{02797}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{02798}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB0\_Msk       (0x1UL << CAN\_F3R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{02799}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB0           CAN\_F3R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e569040031dc2b17a3923d02c7b0a}{02800}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{02801}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB1\_Msk       (0x1UL << CAN\_F3R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{02802}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB1           CAN\_F3R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183cdb0180529bd94bc2dfd3a2169316}{02803}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{02804}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB2\_Msk       (0x1UL << CAN\_F3R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{02805}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB2           CAN\_F3R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264110432e8f853262985289f403cf69}{02806}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{02807}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB3\_Msk       (0x1UL << CAN\_F3R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{02808}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB3           CAN\_F3R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686b1dae4008be31598e02f433f4d6c}{02809}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{02810}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB4\_Msk       (0x1UL << CAN\_F3R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{02811}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB4           CAN\_F3R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b58c76fcd660c939b781c7e82a8b81}{02812}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{02813}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB5\_Msk       (0x1UL << CAN\_F3R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{02814}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB5           CAN\_F3R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c71ff110c18c45c1111ff2ec255da30}{02815}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{02816}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB6\_Msk       (0x1UL << CAN\_F3R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{02817}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB6           CAN\_F3R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e1076d0bccc07adfcfdd9b10ef70d49}{02818}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{02819}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB7\_Msk       (0x1UL << CAN\_F3R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{02820}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB7           CAN\_F3R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ec42fffa4e19dd6841adeb7c581bbe}{02821}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{02822}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB8\_Msk       (0x1UL << CAN\_F3R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{02823}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB8           CAN\_F3R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a409b79ae2582691f8998c525f259fc}{02824}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{02825}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB9\_Msk       (0x1UL << CAN\_F3R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{02826}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB9           CAN\_F3R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bff557fd63b73e4490b972bb5ac946}{02827}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{02828}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB10\_Msk      (0x1UL << CAN\_F3R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{02829}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB10          CAN\_F3R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f0a4a347f318e110ce2139acb78b13}{02830}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{02831}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB11\_Msk      (0x1UL << CAN\_F3R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{02832}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB11          CAN\_F3R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d38f5393492a54b470fa2b985cec67}{02833}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{02834}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB12\_Msk      (0x1UL << CAN\_F3R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{02835}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB12          CAN\_F3R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1ceb6b25d05652aba0ef3a04caf40}{02836}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{02837}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB13\_Msk      (0x1UL << CAN\_F3R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{02838}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB13          CAN\_F3R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2792beb7bfcf3e2ca26e092bb4ed2d50}{02839}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{02840}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB14\_Msk      (0x1UL << CAN\_F3R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{02841}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB14          CAN\_F3R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7087ca402b574d4cce164525a75942c1}{02842}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{02843}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB15\_Msk      (0x1UL << CAN\_F3R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{02844}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB15          CAN\_F3R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69cf5d074fb4b4a823b2f2071b5a391d}{02845}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{02846}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB16\_Msk      (0x1UL << CAN\_F3R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{02847}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB16          CAN\_F3R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadccd15d0bba8530373bb5beafd51ccff}{02848}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{02849}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB17\_Msk      (0x1UL << CAN\_F3R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{02850}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB17          CAN\_F3R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga667df86ec3ab1ef7d9a90d3e69a97ef7}{02851}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{02852}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB18\_Msk      (0x1UL << CAN\_F3R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{02853}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB18          CAN\_F3R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e23acb5ecf6e18637060239a690c034}{02854}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{02855}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB19\_Msk      (0x1UL << CAN\_F3R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{02856}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB19          CAN\_F3R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81dbe7a19466ef9c89804d77b695a8a}{02857}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{02858}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB20\_Msk      (0x1UL << CAN\_F3R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{02859}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB20          CAN\_F3R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504f3a0b162d61b85df522610ce39ef7}{02860}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{02861}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB21\_Msk      (0x1UL << CAN\_F3R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{02862}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB21          CAN\_F3R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga802dd3b3cb24cf29fef5a437d611f374}{02863}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{02864}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB22\_Msk      (0x1UL << CAN\_F3R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{02865}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB22          CAN\_F3R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b4c505b76333edc055ec8185ce9cca3}{02866}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{02867}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB23\_Msk      (0x1UL << CAN\_F3R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{02868}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB23          CAN\_F3R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72365189f731236a0347f2577b26ad1}{02869}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{02870}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB24\_Msk      (0x1UL << CAN\_F3R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{02871}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB24          CAN\_F3R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7eb5954b6b37e1c895c7e5379b9ed89}{02872}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{02873}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB25\_Msk      (0x1UL << CAN\_F3R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{02874}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB25          CAN\_F3R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa963a783c31dfb619f95c5f36fbbbfbb}{02875}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{02876}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB26\_Msk      (0x1UL << CAN\_F3R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{02877}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB26          CAN\_F3R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402faf6e5640540970f69b796fec57bc}{02878}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{02879}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB27\_Msk      (0x1UL << CAN\_F3R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{02880}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB27          CAN\_F3R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25fde9cd308c5fde521c6c649112109}{02881}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{02882}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB28\_Msk      (0x1UL << CAN\_F3R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{02883}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB28          CAN\_F3R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98ffdf9966c92a5cbbcb23ad6c36b1a}{02884}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{02885}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB29\_Msk      (0x1UL << CAN\_F3R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{02886}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB29          CAN\_F3R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6f8058f778d1ec69794aa937d96337}{02887}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{02888}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB30\_Msk      (0x1UL << CAN\_F3R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{02889}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB30          CAN\_F3R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45325d0fb96d86f848601a582e47a5d}{02890}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{02891}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB31\_Msk      (0x1UL << CAN\_F3R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{02892}} \textcolor{preprocessor}{\#define CAN\_F3R1\_FB31          CAN\_F3R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02894}02894 \textcolor{comment}{/*******************  Bit definition for CAN\_F4R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5573bdc4becbeaab63e285f60bb316c6}{02895}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{02896}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB0\_Msk       (0x1UL << CAN\_F4R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{02897}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB0           CAN\_F4R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279a547f6c7143c59c912d85973493d1}{02898}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{02899}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB1\_Msk       (0x1UL << CAN\_F4R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{02900}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB1           CAN\_F4R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735647331c284d403b4917ff3b213ce}{02901}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{02902}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB2\_Msk       (0x1UL << CAN\_F4R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{02903}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB2           CAN\_F4R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac731872ee45a7e0569871bfb02c6b6e9}{02904}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{02905}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB3\_Msk       (0x1UL << CAN\_F4R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{02906}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB3           CAN\_F4R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f4894ca5438e060ea17fcb6d0d2f9b}{02907}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{02908}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB4\_Msk       (0x1UL << CAN\_F4R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{02909}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB4           CAN\_F4R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3eff06bd3294a077a43d55419ecbfbb}{02910}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{02911}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB5\_Msk       (0x1UL << CAN\_F4R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{02912}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB5           CAN\_F4R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea2a7ac1148da335845a257f1dde33e}{02913}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{02914}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB6\_Msk       (0x1UL << CAN\_F4R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{02915}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB6           CAN\_F4R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c8a70e48e55e45b8d3322a344bfa45}{02916}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{02917}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB7\_Msk       (0x1UL << CAN\_F4R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{02918}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB7           CAN\_F4R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4e861543c2dd0e3bfbd34fd6e97927f}{02919}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{02920}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB8\_Msk       (0x1UL << CAN\_F4R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{02921}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB8           CAN\_F4R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe495bcc370cfd21bdf1b6e751aa23a}{02922}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{02923}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB9\_Msk       (0x1UL << CAN\_F4R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{02924}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB9           CAN\_F4R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34153173f76d8b1aacbdd013a733fdd2}{02925}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{02926}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB10\_Msk      (0x1UL << CAN\_F4R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{02927}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB10          CAN\_F4R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8adba35f6ed518c3d762d8c791cfb85}{02928}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{02929}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB11\_Msk      (0x1UL << CAN\_F4R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{02930}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB11          CAN\_F4R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa308445d00347d34a263c82c0b5cc5a}{02931}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{02932}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB12\_Msk      (0x1UL << CAN\_F4R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{02933}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB12          CAN\_F4R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6329ecd1b3904d370e9db06936fd0f5}{02934}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{02935}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB13\_Msk      (0x1UL << CAN\_F4R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{02936}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB13          CAN\_F4R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e223d1503fe560272d3851eef5850e0}{02937}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{02938}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB14\_Msk      (0x1UL << CAN\_F4R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{02939}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB14          CAN\_F4R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801c05f9333d89c49f62aca3b77152c1}{02940}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{02941}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB15\_Msk      (0x1UL << CAN\_F4R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{02942}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB15          CAN\_F4R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9961594daf8302213f375760ba658031}{02943}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{02944}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB16\_Msk      (0x1UL << CAN\_F4R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{02945}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB16          CAN\_F4R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f6c8b0cd3bedcb4d900b936cb1206}{02946}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{02947}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB17\_Msk      (0x1UL << CAN\_F4R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{02948}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB17          CAN\_F4R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga618cffe573cd6ccff53130f3beb6bfcb}{02949}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{02950}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB18\_Msk      (0x1UL << CAN\_F4R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{02951}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB18          CAN\_F4R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe302668b9837570409f0e5dafca0480}{02952}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{02953}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB19\_Msk      (0x1UL << CAN\_F4R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{02954}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB19          CAN\_F4R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b7d0c5f497cf6c9bc7e7fa16eccfd9}{02955}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{02956}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB20\_Msk      (0x1UL << CAN\_F4R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{02957}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB20          CAN\_F4R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec476098d3c0d9c6025f6a2bd35a7f9b}{02958}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{02959}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB21\_Msk      (0x1UL << CAN\_F4R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{02960}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB21          CAN\_F4R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5edc6ee520a4896e71f9613676f744}{02961}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{02962}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB22\_Msk      (0x1UL << CAN\_F4R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{02963}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB22          CAN\_F4R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9a14d13a2ce6fb41594c8ebc9d1a62}{02964}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{02965}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB23\_Msk      (0x1UL << CAN\_F4R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{02966}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB23          CAN\_F4R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5666249f8189bddecf0c24687fb8e1a}{02967}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{02968}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB24\_Msk      (0x1UL << CAN\_F4R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{02969}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB24          CAN\_F4R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aedd4cfb249867dc58b58f6f4cbedbb}{02970}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{02971}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB25\_Msk      (0x1UL << CAN\_F4R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{02972}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB25          CAN\_F4R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e69fe695c9a2aa5f7ebf5f8674022bd}{02973}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{02974}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB26\_Msk      (0x1UL << CAN\_F4R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{02975}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB26          CAN\_F4R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89e6768b343f3cf2702266b2832ecdc}{02976}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{02977}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB27\_Msk      (0x1UL << CAN\_F4R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{02978}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB27          CAN\_F4R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a31d8ddb814f830f830b8831821bc4}{02979}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{02980}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB28\_Msk      (0x1UL << CAN\_F4R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{02981}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB28          CAN\_F4R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fcd8e8ee759e498a068f300ebd67923}{02982}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{02983}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB29\_Msk      (0x1UL << CAN\_F4R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{02984}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB29          CAN\_F4R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905946914d80198f6e0ecc939097904d}{02985}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{02986}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB30\_Msk      (0x1UL << CAN\_F4R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{02987}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB30          CAN\_F4R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788952bedbeb5ee6a7aff15180cdd85}{02988}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{02989}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB31\_Msk      (0x1UL << CAN\_F4R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{02990}} \textcolor{preprocessor}{\#define CAN\_F4R1\_FB31          CAN\_F4R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02992}02992 \textcolor{comment}{/*******************  Bit definition for CAN\_F5R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d79dff94ff5fac00e5f6a357e44f85e}{02993}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{02994}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB0\_Msk       (0x1UL << CAN\_F5R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{02995}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB0           CAN\_F5R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8d5c8f4366ceabcfe2f90c570bb475}{02996}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{02997}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB1\_Msk       (0x1UL << CAN\_F5R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{02998}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB1           CAN\_F5R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l02999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b23df31b5f7c3556c2702e20c923d6}{02999}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{03000}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB2\_Msk       (0x1UL << CAN\_F5R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{03001}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB2           CAN\_F5R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca05592268e423c5ebe595aa0b66bab}{03002}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{03003}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB3\_Msk       (0x1UL << CAN\_F5R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{03004}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB3           CAN\_F5R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9a7e1161697ffdc810058033c3c915}{03005}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{03006}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB4\_Msk       (0x1UL << CAN\_F5R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{03007}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB4           CAN\_F5R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703402af1cdf92f4711ced3fc67c1ca}{03008}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{03009}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB5\_Msk       (0x1UL << CAN\_F5R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{03010}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB5           CAN\_F5R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256f07a9ee561dfc60a6a3f75d9802e9}{03011}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{03012}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB6\_Msk       (0x1UL << CAN\_F5R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{03013}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB6           CAN\_F5R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5bf9e5ed786525dbe37eda02710a47}{03014}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{03015}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB7\_Msk       (0x1UL << CAN\_F5R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{03016}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB7           CAN\_F5R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f9ec2683178e836dabd60294ed4b5}{03017}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{03018}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB8\_Msk       (0x1UL << CAN\_F5R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{03019}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB8           CAN\_F5R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefafeaebf2f2d7db4ec1c34ab58b7d0d}{03020}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{03021}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB9\_Msk       (0x1UL << CAN\_F5R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{03022}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB9           CAN\_F5R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d808208c09dd6604510d037d65d804a}{03023}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{03024}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB10\_Msk      (0x1UL << CAN\_F5R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{03025}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB10          CAN\_F5R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551f14a24c6f6dabb131b9e817a013e}{03026}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{03027}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB11\_Msk      (0x1UL << CAN\_F5R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{03028}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB11          CAN\_F5R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27662a1518dfbd5d0217709864fc8c}{03029}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{03030}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB12\_Msk      (0x1UL << CAN\_F5R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{03031}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB12          CAN\_F5R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b7acc6d79a2decd37c40676d6a2aa7}{03032}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{03033}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB13\_Msk      (0x1UL << CAN\_F5R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{03034}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB13          CAN\_F5R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ae18d19c8de2e1d7700aa436fbf0bb}{03035}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{03036}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB14\_Msk      (0x1UL << CAN\_F5R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{03037}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB14          CAN\_F5R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb993ec1c88ae403c53a086db275ac2}{03038}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{03039}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB15\_Msk      (0x1UL << CAN\_F5R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{03040}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB15          CAN\_F5R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092e685d17984f38bb1a88432ffc54ee}{03041}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{03042}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB16\_Msk      (0x1UL << CAN\_F5R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{03043}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB16          CAN\_F5R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d98dee909d969dc96f564795027e2}{03044}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{03045}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB17\_Msk      (0x1UL << CAN\_F5R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{03046}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB17          CAN\_F5R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52662c9e857187de4de1d65d6951bc7a}{03047}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{03048}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB18\_Msk      (0x1UL << CAN\_F5R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{03049}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB18          CAN\_F5R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0a5a14d7c4b76f8e6682dd9ef5956f}{03050}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{03051}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB19\_Msk      (0x1UL << CAN\_F5R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{03052}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB19          CAN\_F5R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab743a0f6dd5ac3c4bac9a036b29081ef}{03053}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{03054}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB20\_Msk      (0x1UL << CAN\_F5R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{03055}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB20          CAN\_F5R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe48131ff33f7f9fbc7714c3d8c7bfeb}{03056}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{03057}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB21\_Msk      (0x1UL << CAN\_F5R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{03058}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB21          CAN\_F5R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bab79ebaba0ef928bdd3a1e63402e}{03059}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{03060}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB22\_Msk      (0x1UL << CAN\_F5R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{03061}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB22          CAN\_F5R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d068ed5f42588a3cd264fdeaed117}{03062}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{03063}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB23\_Msk      (0x1UL << CAN\_F5R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{03064}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB23          CAN\_F5R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e981a2d5ffc5c12b41ee861e7bf776}{03065}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{03066}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB24\_Msk      (0x1UL << CAN\_F5R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{03067}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB24          CAN\_F5R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37c511b19288ec9ba0732c9aff018656}{03068}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{03069}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB25\_Msk      (0x1UL << CAN\_F5R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{03070}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB25          CAN\_F5R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24657fe7c1ff00ab6b3a5750ba99bd7}{03071}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{03072}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB26\_Msk      (0x1UL << CAN\_F5R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{03073}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB26          CAN\_F5R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840bed18d4fe71ed9e31e9df74daa351}{03074}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{03075}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB27\_Msk      (0x1UL << CAN\_F5R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{03076}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB27          CAN\_F5R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b688950a4a528471aa72a2fb4ee35b}{03077}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{03078}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB28\_Msk      (0x1UL << CAN\_F5R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{03079}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB28          CAN\_F5R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd871efe11f26d251caa7bd258791e5b}{03080}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{03081}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB29\_Msk      (0x1UL << CAN\_F5R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{03082}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB29          CAN\_F5R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f1a63c02db020d08a6337a5c35c72c}{03083}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{03084}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB30\_Msk      (0x1UL << CAN\_F5R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{03085}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB30          CAN\_F5R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ac5fc7a98ea52047846b17abbf45f6}{03086}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{03087}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB31\_Msk      (0x1UL << CAN\_F5R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{03088}} \textcolor{preprocessor}{\#define CAN\_F5R1\_FB31          CAN\_F5R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03090}03090 \textcolor{comment}{/*******************  Bit definition for CAN\_F6R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a05745a737f85b835db1099ff6e7263}{03091}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{03092}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB0\_Msk       (0x1UL << CAN\_F6R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{03093}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB0           CAN\_F6R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9c5707374ef1577ec2a5c7dec11322}{03094}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{03095}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB1\_Msk       (0x1UL << CAN\_F6R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{03096}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB1           CAN\_F6R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7015e00f7ebf7b7727c89dd1e4d39aa6}{03097}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{03098}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB2\_Msk       (0x1UL << CAN\_F6R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{03099}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB2           CAN\_F6R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97c920c1437c8ac5df50b171f4aee5f}{03100}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{03101}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB3\_Msk       (0x1UL << CAN\_F6R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{03102}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB3           CAN\_F6R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d7ff307582eac29ccb7608880ff227d}{03103}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{03104}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB4\_Msk       (0x1UL << CAN\_F6R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{03105}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB4           CAN\_F6R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3202c6c2ba274ba1a5920c47b2141d}{03106}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{03107}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB5\_Msk       (0x1UL << CAN\_F6R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{03108}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB5           CAN\_F6R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e24b0fe81f24078bdd007cbe832c07}{03109}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{03110}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB6\_Msk       (0x1UL << CAN\_F6R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{03111}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB6           CAN\_F6R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2438dd17101c15d44b533cf1904f2fc}{03112}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{03113}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB7\_Msk       (0x1UL << CAN\_F6R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{03114}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB7           CAN\_F6R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32fdb53fc39d6a2e09fcbbafb6d2ec81}{03115}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{03116}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB8\_Msk       (0x1UL << CAN\_F6R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{03117}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB8           CAN\_F6R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad128a04f722f5190105f598e2b6ac8}{03118}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{03119}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB9\_Msk       (0x1UL << CAN\_F6R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{03120}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB9           CAN\_F6R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bca6dcb49673694c6ac968da048d79}{03121}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{03122}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB10\_Msk      (0x1UL << CAN\_F6R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{03123}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB10          CAN\_F6R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf750a53eaea8fac3215da663a4d1fbd7}{03124}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{03125}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB11\_Msk      (0x1UL << CAN\_F6R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{03126}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB11          CAN\_F6R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe4fd95f7cac5eda54ed4260e350d8e}{03127}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{03128}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB12\_Msk      (0x1UL << CAN\_F6R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{03129}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB12          CAN\_F6R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0854e19abe416754a29c04869c5dd57b}{03130}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{03131}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB13\_Msk      (0x1UL << CAN\_F6R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{03132}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB13          CAN\_F6R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cb4f011cdc5345ffd410b209ae38ef}{03133}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{03134}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB14\_Msk      (0x1UL << CAN\_F6R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{03135}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB14          CAN\_F6R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a55b3fc85269d073d5cda9c98e2e1ef}{03136}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{03137}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB15\_Msk      (0x1UL << CAN\_F6R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{03138}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB15          CAN\_F6R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3df4af8b5925814763b952a9c6f328}{03139}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{03140}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB16\_Msk      (0x1UL << CAN\_F6R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{03141}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB16          CAN\_F6R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c2447a18f72f6dd8d73e51d72ca71f}{03142}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{03143}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB17\_Msk      (0x1UL << CAN\_F6R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{03144}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB17          CAN\_F6R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3aa83c6161527cef489d960584af040}{03145}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{03146}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB18\_Msk      (0x1UL << CAN\_F6R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{03147}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB18          CAN\_F6R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a4e2993cf15d28b3ff030793d110a6}{03148}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{03149}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB19\_Msk      (0x1UL << CAN\_F6R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{03150}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB19          CAN\_F6R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9841eeaf6951092200c67ee2e1d8959d}{03151}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{03152}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB20\_Msk      (0x1UL << CAN\_F6R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{03153}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB20          CAN\_F6R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6fa85c2d4ef60e08f9cc04e5531c48}{03154}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{03155}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB21\_Msk      (0x1UL << CAN\_F6R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{03156}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB21          CAN\_F6R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fbd8ee1cf6970c9065f5afa0a7f3d8}{03157}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{03158}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB22\_Msk      (0x1UL << CAN\_F6R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{03159}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB22          CAN\_F6R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12596b4ab04f15a4de2a08772365def}{03160}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{03161}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB23\_Msk      (0x1UL << CAN\_F6R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{03162}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB23          CAN\_F6R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa75de907e614398eb71f98ebcd4f9e}{03163}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{03164}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB24\_Msk      (0x1UL << CAN\_F6R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{03165}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB24          CAN\_F6R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc2b7e2fbf01700501b1d5fb0ed54d6}{03166}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{03167}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB25\_Msk      (0x1UL << CAN\_F6R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{03168}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB25          CAN\_F6R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a7a5394639689f077cd23a1bc2a2c3}{03169}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{03170}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB26\_Msk      (0x1UL << CAN\_F6R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{03171}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB26          CAN\_F6R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193993f46c36ffb52f560dd38e2f2b14}{03172}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{03173}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB27\_Msk      (0x1UL << CAN\_F6R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{03174}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB27          CAN\_F6R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2064cf4f9bff8a3880b2b3f80225de4f}{03175}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{03176}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB28\_Msk      (0x1UL << CAN\_F6R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{03177}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB28          CAN\_F6R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8ac47a8b593b2d941f2df07adc8f65}{03178}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{03179}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB29\_Msk      (0x1UL << CAN\_F6R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{03180}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB29          CAN\_F6R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208a9734e163cf973b02b3e7a8d9271a}{03181}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{03182}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB30\_Msk      (0x1UL << CAN\_F6R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{03183}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB30          CAN\_F6R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76a4f2683f6acc00c48fadadcc75f877}{03184}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{03185}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB31\_Msk      (0x1UL << CAN\_F6R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{03186}} \textcolor{preprocessor}{\#define CAN\_F6R1\_FB31          CAN\_F6R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03188}03188 \textcolor{comment}{/*******************  Bit definition for CAN\_F7R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07592cc9f142c86800624b80ac659191}{03189}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{03190}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB0\_Msk       (0x1UL << CAN\_F7R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{03191}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB0           CAN\_F7R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab323a7481c5d75df36e9e2b25c7e6e32}{03192}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{03193}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB1\_Msk       (0x1UL << CAN\_F7R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{03194}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB1           CAN\_F7R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b06796d92491cd5111bad5c6c380190}{03195}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{03196}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB2\_Msk       (0x1UL << CAN\_F7R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{03197}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB2           CAN\_F7R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548972b3e8900613c72d584ac0550d81}{03198}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{03199}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB3\_Msk       (0x1UL << CAN\_F7R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{03200}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB3           CAN\_F7R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428d061d3d6cd26401f09a0a9d888582}{03201}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{03202}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB4\_Msk       (0x1UL << CAN\_F7R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{03203}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB4           CAN\_F7R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f21f5d42dc175f69e397d8a021ec17}{03204}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{03205}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB5\_Msk       (0x1UL << CAN\_F7R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{03206}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB5           CAN\_F7R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf5d52b07d0fb670d7b754f293193b2}{03207}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{03208}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB6\_Msk       (0x1UL << CAN\_F7R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{03209}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB6           CAN\_F7R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85318a4750085acc0f67eaf5d748f0b0}{03210}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{03211}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB7\_Msk       (0x1UL << CAN\_F7R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{03212}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB7           CAN\_F7R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3977b859e97377959d730d66dba4cea}{03213}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{03214}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB8\_Msk       (0x1UL << CAN\_F7R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{03215}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB8           CAN\_F7R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaaf940b9f64ff8cf14a1ccb1f01353}{03216}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{03217}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB9\_Msk       (0x1UL << CAN\_F7R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{03218}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB9           CAN\_F7R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e458cf6d5da73505414aa25098d9282}{03219}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{03220}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB10\_Msk      (0x1UL << CAN\_F7R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{03221}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB10          CAN\_F7R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c05b416f990eebb80363c022661be43}{03222}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{03223}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB11\_Msk      (0x1UL << CAN\_F7R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{03224}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB11          CAN\_F7R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae496f5c9c04aa8d161b380cfc46c1a89}{03225}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{03226}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB12\_Msk      (0x1UL << CAN\_F7R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{03227}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB12          CAN\_F7R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0706b04b0ddfa96c5ab1120d8973c8fd}{03228}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{03229}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB13\_Msk      (0x1UL << CAN\_F7R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{03230}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB13          CAN\_F7R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9cd9b7f8196e5831e7a68cc063eabb}{03231}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{03232}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB14\_Msk      (0x1UL << CAN\_F7R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{03233}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB14          CAN\_F7R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5c4ef28847f4fa0d27a781b0b8a986}{03234}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{03235}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB15\_Msk      (0x1UL << CAN\_F7R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{03236}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB15          CAN\_F7R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d07c069c5aca9e42f268ab32a062c75}{03237}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{03238}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB16\_Msk      (0x1UL << CAN\_F7R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{03239}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB16          CAN\_F7R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648db438e1aef7f7b35396757e7c7b52}{03240}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{03241}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB17\_Msk      (0x1UL << CAN\_F7R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{03242}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB17          CAN\_F7R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56090225bc33669e07141a1243cec88}{03243}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{03244}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB18\_Msk      (0x1UL << CAN\_F7R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{03245}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB18          CAN\_F7R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab1b958322e9e8924570497657ef396}{03246}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{03247}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB19\_Msk      (0x1UL << CAN\_F7R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{03248}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB19          CAN\_F7R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638a9090ca2ae17ea3d000deca166de3}{03249}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{03250}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB20\_Msk      (0x1UL << CAN\_F7R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{03251}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB20          CAN\_F7R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf70e06346fa4c3754533c7743bd04f}{03252}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{03253}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB21\_Msk      (0x1UL << CAN\_F7R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{03254}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB21          CAN\_F7R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcea76ba56f67ee953e46d4a2730b36a}{03255}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{03256}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB22\_Msk      (0x1UL << CAN\_F7R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{03257}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB22          CAN\_F7R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4853c3d121f3c2d11833d11b395e0038}{03258}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{03259}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB23\_Msk      (0x1UL << CAN\_F7R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{03260}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB23          CAN\_F7R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2567b1837c81aba2759686438547cc}{03261}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{03262}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB24\_Msk      (0x1UL << CAN\_F7R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{03263}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB24          CAN\_F7R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5867f7e9cb965e6a3768f6bb02f080e}{03264}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{03265}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB25\_Msk      (0x1UL << CAN\_F7R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{03266}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB25          CAN\_F7R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb741309bad1c9aef3ede7c187c05a92}{03267}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{03268}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB26\_Msk      (0x1UL << CAN\_F7R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{03269}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB26          CAN\_F7R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae02d56cf4acb7e92586c65c2da805d}{03270}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{03271}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB27\_Msk      (0x1UL << CAN\_F7R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{03272}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB27          CAN\_F7R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab06f238fd2c787b94e9022a874f0e4f7}{03273}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{03274}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB28\_Msk      (0x1UL << CAN\_F7R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{03275}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB28          CAN\_F7R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec347619871661fb58366eb358f0d3c8}{03276}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{03277}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB29\_Msk      (0x1UL << CAN\_F7R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{03278}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB29          CAN\_F7R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920c885a992444b856bc4df2862f44ae}{03279}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{03280}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB30\_Msk      (0x1UL << CAN\_F7R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{03281}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB30          CAN\_F7R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099ccfbf473ed4897db9b4d16ac3c150}{03282}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{03283}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB31\_Msk      (0x1UL << CAN\_F7R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{03284}} \textcolor{preprocessor}{\#define CAN\_F7R1\_FB31          CAN\_F7R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03286}03286 \textcolor{comment}{/*******************  Bit definition for CAN\_F8R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e21006790f44d0394235edb9533fe9f}{03287}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{03288}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB0\_Msk       (0x1UL << CAN\_F8R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{03289}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB0           CAN\_F8R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab537c0b3bf184ffb31d73312facd8d44}{03290}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{03291}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB1\_Msk       (0x1UL << CAN\_F8R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{03292}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB1           CAN\_F8R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d30a98a695d270dbff8e07b9079e5d8}{03293}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{03294}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB2\_Msk       (0x1UL << CAN\_F8R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{03295}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB2           CAN\_F8R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1894d0455f9488198430c70db97c865}{03296}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{03297}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB3\_Msk       (0x1UL << CAN\_F8R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{03298}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB3           CAN\_F8R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0ded25fe64917e6868d95b1d468771}{03299}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{03300}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB4\_Msk       (0x1UL << CAN\_F8R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{03301}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB4           CAN\_F8R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5792df4298b71222586c057d8c783ed2}{03302}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{03303}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB5\_Msk       (0x1UL << CAN\_F8R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{03304}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB5           CAN\_F8R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d2bdc498bb762e71c06682ddcffcd0}{03305}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{03306}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB6\_Msk       (0x1UL << CAN\_F8R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{03307}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB6           CAN\_F8R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a3d24b2ddf64251f6257500549eb78}{03308}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{03309}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB7\_Msk       (0x1UL << CAN\_F8R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{03310}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB7           CAN\_F8R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc32c5836d51b1c7aa00509af2f84335}{03311}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{03312}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB8\_Msk       (0x1UL << CAN\_F8R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{03313}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB8           CAN\_F8R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e709811995d99e00d150e9bc96fa27}{03314}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{03315}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB9\_Msk       (0x1UL << CAN\_F8R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{03316}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB9           CAN\_F8R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d988713272210141906dbbf7c86e9a}{03317}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{03318}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB10\_Msk      (0x1UL << CAN\_F8R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{03319}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB10          CAN\_F8R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1a8d858999311a306e931621b57f21}{03320}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{03321}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB11\_Msk      (0x1UL << CAN\_F8R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{03322}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB11          CAN\_F8R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dee94be5857587a290a91b8e69ebd75}{03323}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{03324}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB12\_Msk      (0x1UL << CAN\_F8R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{03325}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB12          CAN\_F8R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa36fb31c4e4460571555e84cb306cf0}{03326}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{03327}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB13\_Msk      (0x1UL << CAN\_F8R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{03328}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB13          CAN\_F8R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c42fee1e932aebc586aa5cfa634be5}{03329}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{03330}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB14\_Msk      (0x1UL << CAN\_F8R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{03331}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB14          CAN\_F8R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b62ff2f6a779932be13dfa2eba51c8c}{03332}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{03333}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB15\_Msk      (0x1UL << CAN\_F8R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{03334}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB15          CAN\_F8R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6b2bfaa28bb99475c1ffe09c55bedb}{03335}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{03336}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB16\_Msk      (0x1UL << CAN\_F8R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{03337}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB16          CAN\_F8R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e73d311df6235cbf5fc02a800628db}{03338}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{03339}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB17\_Msk      (0x1UL << CAN\_F8R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{03340}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB17          CAN\_F8R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59f6130156da5081b0eee3acb154374}{03341}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{03342}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB18\_Msk      (0x1UL << CAN\_F8R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{03343}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB18          CAN\_F8R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe27087a9da8f3202a319dbaf07b6d6}{03344}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{03345}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB19\_Msk      (0x1UL << CAN\_F8R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{03346}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB19          CAN\_F8R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55046c532cef29a6df857a821d8d9750}{03347}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{03348}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB20\_Msk      (0x1UL << CAN\_F8R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{03349}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB20          CAN\_F8R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef11cb2b0be6f8a07ca34699c89a7098}{03350}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{03351}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB21\_Msk      (0x1UL << CAN\_F8R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{03352}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB21          CAN\_F8R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d6b1387dd6af3f5f6ad71dc57738bb}{03353}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{03354}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB22\_Msk      (0x1UL << CAN\_F8R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{03355}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB22          CAN\_F8R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928556e1ce80afd85bc49deca2f1dc2a}{03356}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{03357}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB23\_Msk      (0x1UL << CAN\_F8R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{03358}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB23          CAN\_F8R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6287f1cbffc6c85b5a8c540bdd238dd1}{03359}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{03360}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB24\_Msk      (0x1UL << CAN\_F8R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{03361}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB24          CAN\_F8R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b42664c93972b8ceef0bb224465868a}{03362}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{03363}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB25\_Msk      (0x1UL << CAN\_F8R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{03364}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB25          CAN\_F8R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4046289146213969c12a1a9c88756853}{03365}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{03366}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB26\_Msk      (0x1UL << CAN\_F8R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{03367}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB26          CAN\_F8R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f7d4b16bb82b31e2fb4879e64a7632}{03368}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{03369}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB27\_Msk      (0x1UL << CAN\_F8R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{03370}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB27          CAN\_F8R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d24f22e4e970b13528482d65e0bcd21}{03371}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{03372}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB28\_Msk      (0x1UL << CAN\_F8R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{03373}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB28          CAN\_F8R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270dce4d4b698b43b0f9eed16a95b336}{03374}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{03375}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB29\_Msk      (0x1UL << CAN\_F8R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{03376}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB29          CAN\_F8R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac7d47b043f02ea1fe15f4ed1ea69ea}{03377}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{03378}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB30\_Msk      (0x1UL << CAN\_F8R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{03379}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB30          CAN\_F8R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f280f7adb7d1b1f1a2fd964496d382}{03380}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{03381}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB31\_Msk      (0x1UL << CAN\_F8R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{03382}} \textcolor{preprocessor}{\#define CAN\_F8R1\_FB31          CAN\_F8R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03384}03384 \textcolor{comment}{/*******************  Bit definition for CAN\_F9R1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e408d4dcf2104036587654b320ef837}{03385}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{03386}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB0\_Msk       (0x1UL << CAN\_F9R1\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{03387}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB0           CAN\_F9R1\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b2c5ddbad8e4d30df6bae1553ae95f}{03388}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{03389}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB1\_Msk       (0x1UL << CAN\_F9R1\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{03390}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB1           CAN\_F9R1\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdac08de057f74084b0df1bdd49ffaa4}{03391}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{03392}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB2\_Msk       (0x1UL << CAN\_F9R1\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{03393}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB2           CAN\_F9R1\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693575c5b64ad798658952694e636204}{03394}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{03395}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB3\_Msk       (0x1UL << CAN\_F9R1\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{03396}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB3           CAN\_F9R1\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726f4f35552287c718dce9b5c46baba1}{03397}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{03398}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB4\_Msk       (0x1UL << CAN\_F9R1\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{03399}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB4           CAN\_F9R1\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6064e11830367708fa478a64d6134471}{03400}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{03401}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB5\_Msk       (0x1UL << CAN\_F9R1\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{03402}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB5           CAN\_F9R1\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48d9cd13e58139129678537b2a46a54}{03403}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{03404}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB6\_Msk       (0x1UL << CAN\_F9R1\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{03405}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB6           CAN\_F9R1\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c12d5c48b26fa65b51d8978f372d235}{03406}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{03407}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB7\_Msk       (0x1UL << CAN\_F9R1\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{03408}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB7           CAN\_F9R1\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fce8e9c5098084f4b4e9fffe064627c}{03409}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{03410}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB8\_Msk       (0x1UL << CAN\_F9R1\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{03411}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB8           CAN\_F9R1\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9d0da640c988023228da572b39189f}{03412}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{03413}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB9\_Msk       (0x1UL << CAN\_F9R1\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{03414}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB9           CAN\_F9R1\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c3bfb429d3dcb4dc665af752e569b}{03415}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{03416}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB10\_Msk      (0x1UL << CAN\_F9R1\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{03417}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB10          CAN\_F9R1\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8154705ae1b389be82edd66ab25b9f81}{03418}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{03419}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB11\_Msk      (0x1UL << CAN\_F9R1\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{03420}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB11          CAN\_F9R1\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae584c59edb1f026fe49dc993eb084dd3}{03421}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{03422}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB12\_Msk      (0x1UL << CAN\_F9R1\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{03423}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB12          CAN\_F9R1\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8bce562ccc80042ac70f70fc9c0bc35}{03424}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{03425}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB13\_Msk      (0x1UL << CAN\_F9R1\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{03426}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB13          CAN\_F9R1\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6618206f24c69189d2e432bd4efc0651}{03427}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{03428}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB14\_Msk      (0x1UL << CAN\_F9R1\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{03429}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB14          CAN\_F9R1\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8557da5e6de53987fbd0a185596107}{03430}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{03431}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB15\_Msk      (0x1UL << CAN\_F9R1\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{03432}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB15          CAN\_F9R1\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe418890b1a83c8846daace95b47edf9}{03433}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{03434}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB16\_Msk      (0x1UL << CAN\_F9R1\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{03435}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB16          CAN\_F9R1\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c61d64fef04b48caeba748a9a22aa6}{03436}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{03437}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB17\_Msk      (0x1UL << CAN\_F9R1\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{03438}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB17          CAN\_F9R1\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35916c6399028aaf16c864a1b37f191e}{03439}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{03440}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB18\_Msk      (0x1UL << CAN\_F9R1\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{03441}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB18          CAN\_F9R1\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa5760e3a9d5b2ae2596c1a203ac772a}{03442}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{03443}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB19\_Msk      (0x1UL << CAN\_F9R1\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{03444}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB19          CAN\_F9R1\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e961ee93fb85b21e152e98eb2d69e08}{03445}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{03446}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB20\_Msk      (0x1UL << CAN\_F9R1\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{03447}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB20          CAN\_F9R1\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf1cb9ca8fd641443fbddc3b66dd953}{03448}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{03449}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB21\_Msk      (0x1UL << CAN\_F9R1\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{03450}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB21          CAN\_F9R1\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad975dfcf3d01716533fb54d8b61787c2}{03451}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{03452}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB22\_Msk      (0x1UL << CAN\_F9R1\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{03453}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB22          CAN\_F9R1\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad49102a5c0f38207584062f8303da2f5}{03454}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{03455}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB23\_Msk      (0x1UL << CAN\_F9R1\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{03456}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB23          CAN\_F9R1\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac621c869012858627036bd298ced7e8f}{03457}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{03458}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB24\_Msk      (0x1UL << CAN\_F9R1\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{03459}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB24          CAN\_F9R1\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb66980120bd88fc4a472a87ea672e4}{03460}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{03461}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB25\_Msk      (0x1UL << CAN\_F9R1\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{03462}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB25          CAN\_F9R1\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2aaac573ee7915936b4c68ab36fc5a}{03463}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{03464}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB26\_Msk      (0x1UL << CAN\_F9R1\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{03465}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB26          CAN\_F9R1\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c420c0a498d9f93ae7b78d10c90171}{03466}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{03467}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB27\_Msk      (0x1UL << CAN\_F9R1\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{03468}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB27          CAN\_F9R1\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5d9b745f7bd053a3843faf405b7eb1}{03469}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{03470}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB28\_Msk      (0x1UL << CAN\_F9R1\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{03471}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB28          CAN\_F9R1\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8fc29302b5a2404550b37a1e62c0f11}{03472}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{03473}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB29\_Msk      (0x1UL << CAN\_F9R1\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{03474}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB29          CAN\_F9R1\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4d21090abcdafb53a216c6507cbf57}{03475}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{03476}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB30\_Msk      (0x1UL << CAN\_F9R1\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{03477}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB30          CAN\_F9R1\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c781d400959fec8e3f8636b97c6227c}{03478}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{03479}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB31\_Msk      (0x1UL << CAN\_F9R1\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{03480}} \textcolor{preprocessor}{\#define CAN\_F9R1\_FB31          CAN\_F9R1\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03482}03482 \textcolor{comment}{/*******************  Bit definition for CAN\_F10R1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b8639dd16a3b599266e6a777fb604d}{03483}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{03484}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB0\_Msk      (0x1UL << CAN\_F10R1\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{03485}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB0          CAN\_F10R1\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61d255693dabbb9177ad7a611aac5958}{03486}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{03487}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB1\_Msk      (0x1UL << CAN\_F10R1\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{03488}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB1          CAN\_F10R1\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e899e29234df6b50a1866c607823ca8}{03489}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{03490}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB2\_Msk      (0x1UL << CAN\_F10R1\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{03491}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB2          CAN\_F10R1\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6414ba4791274ad1dedeae302deb8c}{03492}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{03493}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB3\_Msk      (0x1UL << CAN\_F10R1\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{03494}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB3          CAN\_F10R1\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1468d4f971fefa12ac2373e9059fcc4}{03495}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{03496}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB4\_Msk      (0x1UL << CAN\_F10R1\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{03497}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB4          CAN\_F10R1\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5059f789c76d31ef43d2933a6794ebef}{03498}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{03499}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB5\_Msk      (0x1UL << CAN\_F10R1\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{03500}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB5          CAN\_F10R1\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9f5e78c2fbffbca7976837c901ae11}{03501}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{03502}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB6\_Msk      (0x1UL << CAN\_F10R1\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{03503}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB6          CAN\_F10R1\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3456bf703efc85fb20bc9ccae394e575}{03504}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{03505}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB7\_Msk      (0x1UL << CAN\_F10R1\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{03506}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB7          CAN\_F10R1\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77280ec33da757f550aa90612a3e45c}{03507}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{03508}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB8\_Msk      (0x1UL << CAN\_F10R1\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{03509}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB8          CAN\_F10R1\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5340c5e8483f2ab61e51f7f4b0d6a78a}{03510}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{03511}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB9\_Msk      (0x1UL << CAN\_F10R1\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{03512}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB9          CAN\_F10R1\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a16b6466cddacc04e9200bea868510}{03513}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{03514}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB10\_Msk     (0x1UL << CAN\_F10R1\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{03515}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB10         CAN\_F10R1\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77878bda5d61d09fa0b3ea54a208c889}{03516}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{03517}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB11\_Msk     (0x1UL << CAN\_F10R1\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{03518}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB11         CAN\_F10R1\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb667a50ca9535347b011c47aa7f7f8a}{03519}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{03520}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB12\_Msk     (0x1UL << CAN\_F10R1\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{03521}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB12         CAN\_F10R1\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf29dbf589e4978181256649c864076da}{03522}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{03523}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB13\_Msk     (0x1UL << CAN\_F10R1\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{03524}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB13         CAN\_F10R1\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1630e20424cfa65e81a05cce2c1f7337}{03525}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{03526}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB14\_Msk     (0x1UL << CAN\_F10R1\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{03527}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB14         CAN\_F10R1\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1651020c3774aaad2dcda820e38a4b61}{03528}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{03529}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB15\_Msk     (0x1UL << CAN\_F10R1\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{03530}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB15         CAN\_F10R1\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18243430f119e7ed075890d0c4ee9bd}{03531}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{03532}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB16\_Msk     (0x1UL << CAN\_F10R1\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{03533}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB16         CAN\_F10R1\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5b824a1aa2f34e1c413feffd1503fd}{03534}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{03535}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB17\_Msk     (0x1UL << CAN\_F10R1\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{03536}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB17         CAN\_F10R1\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca233f5cf20e9ec03df3088fdf56f06}{03537}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{03538}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB18\_Msk     (0x1UL << CAN\_F10R1\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{03539}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB18         CAN\_F10R1\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6910b732b7855530c3a345d1b027a7f4}{03540}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{03541}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB19\_Msk     (0x1UL << CAN\_F10R1\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{03542}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB19         CAN\_F10R1\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55c921e020738e5610d97fe033855c7}{03543}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{03544}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB20\_Msk     (0x1UL << CAN\_F10R1\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{03545}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB20         CAN\_F10R1\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga971d242e49fe7359b6e741466d305411}{03546}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{03547}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB21\_Msk     (0x1UL << CAN\_F10R1\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{03548}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB21         CAN\_F10R1\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf28c54456414ccbb9b51ce644d47601}{03549}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{03550}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB22\_Msk     (0x1UL << CAN\_F10R1\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{03551}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB22         CAN\_F10R1\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb7b8a937732924faef5a13b6d691c}{03552}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{03553}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB23\_Msk     (0x1UL << CAN\_F10R1\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{03554}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB23         CAN\_F10R1\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3774098d002351e5997edddd0c0ce5d0}{03555}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{03556}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB24\_Msk     (0x1UL << CAN\_F10R1\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{03557}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB24         CAN\_F10R1\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91439fb8d069e77aeb88065b1c685f89}{03558}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{03559}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB25\_Msk     (0x1UL << CAN\_F10R1\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{03560}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB25         CAN\_F10R1\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed8963dfbdac3df92f96632e9f8973a9}{03561}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{03562}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB26\_Msk     (0x1UL << CAN\_F10R1\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{03563}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB26         CAN\_F10R1\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacffecbefab44f2d80330ff6b3316404}{03564}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{03565}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB27\_Msk     (0x1UL << CAN\_F10R1\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{03566}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB27         CAN\_F10R1\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8670b0f5b08f2106aed385abe471988}{03567}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{03568}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB28\_Msk     (0x1UL << CAN\_F10R1\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{03569}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB28         CAN\_F10R1\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d24136b51470d74e9e0416110e608}{03570}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{03571}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB29\_Msk     (0x1UL << CAN\_F10R1\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{03572}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB29         CAN\_F10R1\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf8efcf620782b10885d84e0ebd370}{03573}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{03574}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB30\_Msk     (0x1UL << CAN\_F10R1\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{03575}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB30         CAN\_F10R1\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486a9b2d165733097746c0e075332056}{03576}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{03577}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB31\_Msk     (0x1UL << CAN\_F10R1\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{03578}} \textcolor{preprocessor}{\#define CAN\_F10R1\_FB31         CAN\_F10R1\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03580}03580 \textcolor{comment}{/*******************  Bit definition for CAN\_F11R1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad825b1610c2deb52c7e2a14d4ffb33ae}{03581}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{03582}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB0\_Msk      (0x1UL << CAN\_F11R1\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{03583}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB0          CAN\_F11R1\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786a94d3ab775de9da9195130b1b76bb}{03584}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{03585}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB1\_Msk      (0x1UL << CAN\_F11R1\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{03586}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB1          CAN\_F11R1\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b59aee05e1add366c493e4ccd2637c5}{03587}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{03588}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB2\_Msk      (0x1UL << CAN\_F11R1\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{03589}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB2          CAN\_F11R1\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db6817cdb088212132aebd6b1e6fadb}{03590}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{03591}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB3\_Msk      (0x1UL << CAN\_F11R1\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{03592}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB3          CAN\_F11R1\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa798693295399620c2a62defb02ad5}{03593}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{03594}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB4\_Msk      (0x1UL << CAN\_F11R1\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{03595}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB4          CAN\_F11R1\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf95e8d5586045005c6fc0dbb9d42017}{03596}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{03597}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB5\_Msk      (0x1UL << CAN\_F11R1\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{03598}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB5          CAN\_F11R1\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33946da5363485ee484a5fd3b977068d}{03599}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{03600}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB6\_Msk      (0x1UL << CAN\_F11R1\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{03601}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB6          CAN\_F11R1\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390e032609e5d44f7dd0c7e9d2f5ee16}{03602}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{03603}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB7\_Msk      (0x1UL << CAN\_F11R1\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{03604}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB7          CAN\_F11R1\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73563f8f0592450f6c15ad9d91495e62}{03605}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{03606}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB8\_Msk      (0x1UL << CAN\_F11R1\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{03607}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB8          CAN\_F11R1\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01de290d95f18b06e6aed12bb01cbe88}{03608}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{03609}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB9\_Msk      (0x1UL << CAN\_F11R1\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{03610}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB9          CAN\_F11R1\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccf16da47b6e8c9a396eaca7ae390d7}{03611}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{03612}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB10\_Msk     (0x1UL << CAN\_F11R1\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{03613}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB10         CAN\_F11R1\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b2fe2b66aa2708feafdf1b5fac1a5d}{03614}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{03615}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB11\_Msk     (0x1UL << CAN\_F11R1\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{03616}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB11         CAN\_F11R1\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8638152a30201e227efb08a7239a9a1}{03617}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{03618}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB12\_Msk     (0x1UL << CAN\_F11R1\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{03619}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB12         CAN\_F11R1\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4ada853a29ea4b6975619939ad6aeb}{03620}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{03621}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB13\_Msk     (0x1UL << CAN\_F11R1\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{03622}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB13         CAN\_F11R1\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623aadd0e75b5b15052e0ee6db31b9e8}{03623}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{03624}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB14\_Msk     (0x1UL << CAN\_F11R1\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{03625}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB14         CAN\_F11R1\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2162c84a2aee3dc40f2822bbf8967b5d}{03626}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{03627}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB15\_Msk     (0x1UL << CAN\_F11R1\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{03628}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB15         CAN\_F11R1\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2464caefce933de15008f8e10a0229a}{03629}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{03630}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB16\_Msk     (0x1UL << CAN\_F11R1\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{03631}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB16         CAN\_F11R1\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59287ed65d1bab31859947cf1c0e520}{03632}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{03633}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB17\_Msk     (0x1UL << CAN\_F11R1\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{03634}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB17         CAN\_F11R1\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd205d1cabe770ac20592d94a9a59a02}{03635}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{03636}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB18\_Msk     (0x1UL << CAN\_F11R1\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{03637}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB18         CAN\_F11R1\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdda7d2445b53f67f690c62be9246090}{03638}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{03639}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB19\_Msk     (0x1UL << CAN\_F11R1\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{03640}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB19         CAN\_F11R1\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc43b832b438ebbad185e628f43c46c}{03641}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{03642}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB20\_Msk     (0x1UL << CAN\_F11R1\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{03643}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB20         CAN\_F11R1\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a5d20941e9430ed2d0a146328ac31}{03644}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{03645}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB21\_Msk     (0x1UL << CAN\_F11R1\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{03646}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB21         CAN\_F11R1\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2af39e6af45c497fc6f8f9e21892aff}{03647}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{03648}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB22\_Msk     (0x1UL << CAN\_F11R1\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{03649}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB22         CAN\_F11R1\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413238cb6d5869b63b343f15b589a7d0}{03650}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{03651}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB23\_Msk     (0x1UL << CAN\_F11R1\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{03652}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB23         CAN\_F11R1\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72a9af5034ed0aedfb37bf45717785f}{03653}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{03654}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB24\_Msk     (0x1UL << CAN\_F11R1\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{03655}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB24         CAN\_F11R1\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3375fdb7a20bb2603e470ceefb5ea811}{03656}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{03657}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB25\_Msk     (0x1UL << CAN\_F11R1\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{03658}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB25         CAN\_F11R1\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga856a5c13143c62e9fe351bc40419273a}{03659}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{03660}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB26\_Msk     (0x1UL << CAN\_F11R1\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{03661}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB26         CAN\_F11R1\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc7863389837d8c6e58d46c87543339}{03662}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{03663}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB27\_Msk     (0x1UL << CAN\_F11R1\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{03664}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB27         CAN\_F11R1\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6146861f9546873f507b6ec159010caf}{03665}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{03666}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB28\_Msk     (0x1UL << CAN\_F11R1\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{03667}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB28         CAN\_F11R1\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14db22bec110547f85af0a1d37723bdc}{03668}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{03669}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB29\_Msk     (0x1UL << CAN\_F11R1\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{03670}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB29         CAN\_F11R1\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed80cbf06c649fa59a60cc19bffb3ca5}{03671}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{03672}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB30\_Msk     (0x1UL << CAN\_F11R1\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{03673}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB30         CAN\_F11R1\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac933da1992c44dc61bea38e44c376f01}{03674}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{03675}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB31\_Msk     (0x1UL << CAN\_F11R1\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{03676}} \textcolor{preprocessor}{\#define CAN\_F11R1\_FB31         CAN\_F11R1\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03678}03678 \textcolor{comment}{/*******************  Bit definition for CAN\_F12R1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f295f2367e770b2d0a6c376512bf73a}{03679}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{03680}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB0\_Msk      (0x1UL << CAN\_F12R1\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{03681}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB0          CAN\_F12R1\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17093a08b107416231f3d9028b7e161d}{03682}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{03683}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB1\_Msk      (0x1UL << CAN\_F12R1\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{03684}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB1          CAN\_F12R1\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9311ab17c937d6e57b9e2e5ae93494b4}{03685}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{03686}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB2\_Msk      (0x1UL << CAN\_F12R1\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{03687}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB2          CAN\_F12R1\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8158fab7bc36d56b1202e637d45e0ee9}{03688}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{03689}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB3\_Msk      (0x1UL << CAN\_F12R1\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{03690}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB3          CAN\_F12R1\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db6bf56bfc0ceb513363931e2f032dc}{03691}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{03692}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB4\_Msk      (0x1UL << CAN\_F12R1\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{03693}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB4          CAN\_F12R1\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2298551f803cc3ee122b170a68369c63}{03694}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{03695}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB5\_Msk      (0x1UL << CAN\_F12R1\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{03696}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB5          CAN\_F12R1\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2183cc81753585bdca7ca731db48f6ae}{03697}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{03698}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB6\_Msk      (0x1UL << CAN\_F12R1\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{03699}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB6          CAN\_F12R1\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f008c792182223c7f2ed45c5cec3461}{03700}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{03701}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB7\_Msk      (0x1UL << CAN\_F12R1\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{03702}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB7          CAN\_F12R1\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb125f5efb6b0daae3758f92a2aadcbb}{03703}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{03704}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB8\_Msk      (0x1UL << CAN\_F12R1\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{03705}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB8          CAN\_F12R1\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5573719f28f6259a0c06f933691797}{03706}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{03707}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB9\_Msk      (0x1UL << CAN\_F12R1\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{03708}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB9          CAN\_F12R1\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae32861a7d09171945a044611c0799be5}{03709}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{03710}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB10\_Msk     (0x1UL << CAN\_F12R1\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{03711}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB10         CAN\_F12R1\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038226b9a5057333b93511a33a628df5}{03712}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{03713}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB11\_Msk     (0x1UL << CAN\_F12R1\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{03714}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB11         CAN\_F12R1\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aa1cdae5ac88b5dfb35f4e7fa1efa6}{03715}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{03716}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB12\_Msk     (0x1UL << CAN\_F12R1\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{03717}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB12         CAN\_F12R1\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4705c5fa21a51b511e077c3812068f53}{03718}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{03719}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB13\_Msk     (0x1UL << CAN\_F12R1\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{03720}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB13         CAN\_F12R1\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabece220b17e1d4e3d305e083f7a8cdf6}{03721}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{03722}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB14\_Msk     (0x1UL << CAN\_F12R1\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{03723}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB14         CAN\_F12R1\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd867683a9a1ea022cfa4211a5079d0}{03724}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{03725}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB15\_Msk     (0x1UL << CAN\_F12R1\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{03726}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB15         CAN\_F12R1\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab018f535eba98e6869cb39a15b6b27d6}{03727}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{03728}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB16\_Msk     (0x1UL << CAN\_F12R1\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{03729}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB16         CAN\_F12R1\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518951f7f8d5f8a22f7782ea13a2ac0c}{03730}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{03731}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB17\_Msk     (0x1UL << CAN\_F12R1\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{03732}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB17         CAN\_F12R1\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f6af451262400037581950b32da4b8}{03733}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{03734}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB18\_Msk     (0x1UL << CAN\_F12R1\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{03735}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB18         CAN\_F12R1\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9e3a6b9cf0673647bd9adfeadb887c}{03736}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{03737}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB19\_Msk     (0x1UL << CAN\_F12R1\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{03738}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB19         CAN\_F12R1\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a25348307ed3392337ad2a40bdfe73a}{03739}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{03740}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB20\_Msk     (0x1UL << CAN\_F12R1\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{03741}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB20         CAN\_F12R1\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752faf78fd8e420905118261b231241c}{03742}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{03743}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB21\_Msk     (0x1UL << CAN\_F12R1\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{03744}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB21         CAN\_F12R1\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3238cf7161e4270d40115f5b61431a22}{03745}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{03746}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB22\_Msk     (0x1UL << CAN\_F12R1\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{03747}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB22         CAN\_F12R1\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7d9b502598ae8cc04847d5cf9c0b52}{03748}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{03749}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB23\_Msk     (0x1UL << CAN\_F12R1\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{03750}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB23         CAN\_F12R1\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9e2a2787690c33948183acf3e600fd}{03751}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{03752}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB24\_Msk     (0x1UL << CAN\_F12R1\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{03753}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB24         CAN\_F12R1\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae772d3a7da965bbd759aa2ffceeb3ae4}{03754}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{03755}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB25\_Msk     (0x1UL << CAN\_F12R1\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{03756}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB25         CAN\_F12R1\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48905689b327cf537df7a4e7f12ed097}{03757}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{03758}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB26\_Msk     (0x1UL << CAN\_F12R1\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{03759}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB26         CAN\_F12R1\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece06032650d7777a44ada0b8cc4a85b}{03760}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{03761}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB27\_Msk     (0x1UL << CAN\_F12R1\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{03762}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB27         CAN\_F12R1\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe5041f598b90c619dfa60edee91ced}{03763}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{03764}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB28\_Msk     (0x1UL << CAN\_F12R1\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{03765}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB28         CAN\_F12R1\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f3ef59e719e677cd850e299d9961a5}{03766}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{03767}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB29\_Msk     (0x1UL << CAN\_F12R1\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{03768}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB29         CAN\_F12R1\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704718cb8d28fcbdb546e660b109e73}{03769}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{03770}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB30\_Msk     (0x1UL << CAN\_F12R1\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{03771}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB30         CAN\_F12R1\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b666278c8cbde1fda669c22af52c2ab}{03772}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{03773}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB31\_Msk     (0x1UL << CAN\_F12R1\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{03774}} \textcolor{preprocessor}{\#define CAN\_F12R1\_FB31         CAN\_F12R1\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03776}03776 \textcolor{comment}{/*******************  Bit definition for CAN\_F13R1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ab98a53a5893c727ea9957188ee26a}{03777}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{03778}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB0\_Msk      (0x1UL << CAN\_F13R1\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{03779}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB0          CAN\_F13R1\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f9a2ceccf6229be57bb4145d593543}{03780}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{03781}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB1\_Msk      (0x1UL << CAN\_F13R1\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{03782}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB1          CAN\_F13R1\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6613018ad3a9b1086f63172d3fa5322}{03783}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{03784}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB2\_Msk      (0x1UL << CAN\_F13R1\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{03785}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB2          CAN\_F13R1\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38212e081d0a3d8b9b5384f034a5407a}{03786}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{03787}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB3\_Msk      (0x1UL << CAN\_F13R1\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{03788}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB3          CAN\_F13R1\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdcbf72e68c8d4c217a3cc35c9a6a19d}{03789}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{03790}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB4\_Msk      (0x1UL << CAN\_F13R1\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{03791}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB4          CAN\_F13R1\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6317c62241dd862ad43be5bd0ce74696}{03792}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{03793}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB5\_Msk      (0x1UL << CAN\_F13R1\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{03794}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB5          CAN\_F13R1\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097998c68e6f03b713fe2eae37670c72}{03795}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{03796}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB6\_Msk      (0x1UL << CAN\_F13R1\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{03797}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB6          CAN\_F13R1\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30d6f9e145dbaf24c55480181072280}{03798}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{03799}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB7\_Msk      (0x1UL << CAN\_F13R1\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{03800}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB7          CAN\_F13R1\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8cb9dd079a3116919ec1e48f3267b7}{03801}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{03802}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB8\_Msk      (0x1UL << CAN\_F13R1\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{03803}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB8          CAN\_F13R1\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd53ccc27879017d3a67b404b6cc2e8e}{03804}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{03805}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB9\_Msk      (0x1UL << CAN\_F13R1\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{03806}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB9          CAN\_F13R1\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a6f5d5b2e92245427b68c7961e76c6}{03807}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{03808}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB10\_Msk     (0x1UL << CAN\_F13R1\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{03809}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB10         CAN\_F13R1\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f5353506ab2189b95cc97232c4fae4}{03810}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{03811}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB11\_Msk     (0x1UL << CAN\_F13R1\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{03812}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB11         CAN\_F13R1\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2be27cb238beb59c18bdb3b874f96e}{03813}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{03814}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB12\_Msk     (0x1UL << CAN\_F13R1\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{03815}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB12         CAN\_F13R1\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3512eefb28504e6db269b9cd68202e}{03816}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{03817}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB13\_Msk     (0x1UL << CAN\_F13R1\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{03818}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB13         CAN\_F13R1\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac817b1dbf5b97572d61f4cb97ac35395}{03819}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{03820}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB14\_Msk     (0x1UL << CAN\_F13R1\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{03821}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB14         CAN\_F13R1\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba2fba83e1654499f506bfe603b877a6}{03822}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{03823}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB15\_Msk     (0x1UL << CAN\_F13R1\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{03824}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB15         CAN\_F13R1\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cdea57e0dff6ff19f5cc60f4307e25c}{03825}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{03826}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB16\_Msk     (0x1UL << CAN\_F13R1\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{03827}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB16         CAN\_F13R1\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa862da872daa901ad2449731d9218b4d}{03828}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{03829}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB17\_Msk     (0x1UL << CAN\_F13R1\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{03830}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB17         CAN\_F13R1\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f93c38f644d676c7241d539765e044a}{03831}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{03832}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB18\_Msk     (0x1UL << CAN\_F13R1\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{03833}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB18         CAN\_F13R1\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962217baf4c2af30fc495a0eb0b51879}{03834}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{03835}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB19\_Msk     (0x1UL << CAN\_F13R1\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{03836}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB19         CAN\_F13R1\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c0363bcb1ee7fa09ecf22f6b94ed2a}{03837}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{03838}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB20\_Msk     (0x1UL << CAN\_F13R1\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{03839}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB20         CAN\_F13R1\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556fb1d9d20383d707a69806152d2571}{03840}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{03841}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB21\_Msk     (0x1UL << CAN\_F13R1\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{03842}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB21         CAN\_F13R1\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec41136c74e99a37d9aca5c92ac9a93c}{03843}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{03844}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB22\_Msk     (0x1UL << CAN\_F13R1\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{03845}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB22         CAN\_F13R1\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7686cf2ffa6e927845c1064994c8d392}{03846}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{03847}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB23\_Msk     (0x1UL << CAN\_F13R1\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{03848}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB23         CAN\_F13R1\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03f0061f54b4b410c91e61836225912}{03849}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{03850}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB24\_Msk     (0x1UL << CAN\_F13R1\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{03851}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB24         CAN\_F13R1\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9fea689cdeac8918508a183517d0db}{03852}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{03853}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB25\_Msk     (0x1UL << CAN\_F13R1\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{03854}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB25         CAN\_F13R1\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb77bfba6b6a7db4562bce8bb35316b}{03855}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{03856}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB26\_Msk     (0x1UL << CAN\_F13R1\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{03857}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB26         CAN\_F13R1\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb78e36a1d8975246d7437b4b3d8c0aa}{03858}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{03859}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB27\_Msk     (0x1UL << CAN\_F13R1\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{03860}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB27         CAN\_F13R1\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab2ee1db50c027b505177c9b65af835}{03861}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{03862}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB28\_Msk     (0x1UL << CAN\_F13R1\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{03863}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB28         CAN\_F13R1\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eed6320b23de2023e8c8ddeb7efaa1b}{03864}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{03865}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB29\_Msk     (0x1UL << CAN\_F13R1\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{03866}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB29         CAN\_F13R1\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ba01c60b4b90ff0c58dab1c7e8bc6a}{03867}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{03868}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB30\_Msk     (0x1UL << CAN\_F13R1\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{03869}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB30         CAN\_F13R1\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0459499e89cee6ff87bb40d6b6a0d7}{03870}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{03871}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB31\_Msk     (0x1UL << CAN\_F13R1\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{03872}} \textcolor{preprocessor}{\#define CAN\_F13R1\_FB31         CAN\_F13R1\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03874}03874 \textcolor{comment}{/*******************  Bit definition for CAN\_F0R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f183a8e746831c98ca9cdb8eabe867b}{03875}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{03876}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB0\_Msk       (0x1UL << CAN\_F0R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{03877}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB0           CAN\_F0R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e70a04e0d25e9e87d225a66110b5a26}{03878}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{03879}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB1\_Msk       (0x1UL << CAN\_F0R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{03880}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB1           CAN\_F0R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d2b4b2c0ce324d0b1356c60cf63257}{03881}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{03882}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB2\_Msk       (0x1UL << CAN\_F0R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{03883}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB2           CAN\_F0R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65a92a16e022fd160904677f2aa2232}{03884}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{03885}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB3\_Msk       (0x1UL << CAN\_F0R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{03886}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB3           CAN\_F0R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c12a03bd031d6e0f15091903bebca4}{03887}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{03888}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB4\_Msk       (0x1UL << CAN\_F0R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{03889}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB4           CAN\_F0R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4adcc243dd4cd40a7221755e583c91}{03890}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{03891}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB5\_Msk       (0x1UL << CAN\_F0R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{03892}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB5           CAN\_F0R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf319616807592f75d1a61ee9d8607265}{03893}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{03894}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB6\_Msk       (0x1UL << CAN\_F0R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{03895}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB6           CAN\_F0R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e7fb85c2a88f84eb38d43bf730a11c1}{03896}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{03897}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB7\_Msk       (0x1UL << CAN\_F0R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{03898}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB7           CAN\_F0R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfb2cfa716e20ca94c9461d0c75dc1f}{03899}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{03900}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB8\_Msk       (0x1UL << CAN\_F0R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{03901}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB8           CAN\_F0R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf66c4a2200af005c5035aca282158e29}{03902}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{03903}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB9\_Msk       (0x1UL << CAN\_F0R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{03904}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB9           CAN\_F0R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228d943d2ac8c3e3ca52bcc68bdd0b71}{03905}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{03906}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB10\_Msk      (0x1UL << CAN\_F0R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{03907}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB10          CAN\_F0R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef610b498994f7ba1842966f9390548c}{03908}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{03909}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB11\_Msk      (0x1UL << CAN\_F0R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{03910}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB11          CAN\_F0R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7158038c6c98cd727869fa152286ac06}{03911}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{03912}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB12\_Msk      (0x1UL << CAN\_F0R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{03913}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB12          CAN\_F0R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0430b63b617ae1318cbb17291a67035}{03914}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{03915}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB13\_Msk      (0x1UL << CAN\_F0R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{03916}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB13          CAN\_F0R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f653bbe8993cfe6546ea2947fe85837}{03917}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{03918}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB14\_Msk      (0x1UL << CAN\_F0R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{03919}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB14          CAN\_F0R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07875079d9eb2ea959eeec1f42e8e469}{03920}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{03921}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB15\_Msk      (0x1UL << CAN\_F0R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{03922}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB15          CAN\_F0R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b900606b53808ce9dbe518513e55}{03923}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{03924}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB16\_Msk      (0x1UL << CAN\_F0R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{03925}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB16          CAN\_F0R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2272ba668cd632f30d77814bc8e465}{03926}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{03927}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB17\_Msk      (0x1UL << CAN\_F0R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{03928}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB17          CAN\_F0R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72df4766cb512aa607194c64484d9fb}{03929}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{03930}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB18\_Msk      (0x1UL << CAN\_F0R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{03931}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB18          CAN\_F0R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935ebc3c9dd606d36290e38c265ef7dc}{03932}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{03933}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB19\_Msk      (0x1UL << CAN\_F0R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{03934}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB19          CAN\_F0R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392416946fa28a09ba37f510aa39ee2f}{03935}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{03936}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB20\_Msk      (0x1UL << CAN\_F0R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{03937}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB20          CAN\_F0R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ccf85d70f580674fcce170c086071}{03938}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{03939}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB21\_Msk      (0x1UL << CAN\_F0R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{03940}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB21          CAN\_F0R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de0dedff4a0a111022b7f750c52d8a9}{03941}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{03942}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB22\_Msk      (0x1UL << CAN\_F0R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{03943}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB22          CAN\_F0R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46768113fa95f91e263d6a4b62cffdd3}{03944}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{03945}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB23\_Msk      (0x1UL << CAN\_F0R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{03946}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB23          CAN\_F0R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c235ae356a2cce22c4c3a46099e3395}{03947}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{03948}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB24\_Msk      (0x1UL << CAN\_F0R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{03949}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB24          CAN\_F0R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc439d9206a0fe829811ba950c98cbb7}{03950}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{03951}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB25\_Msk      (0x1UL << CAN\_F0R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{03952}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB25          CAN\_F0R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3102f1fa9437f6fcd9fa4a51074a837d}{03953}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{03954}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB26\_Msk      (0x1UL << CAN\_F0R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{03955}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB26          CAN\_F0R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf09a3ca077d2274a12ecbf0f8d0aab6}{03956}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{03957}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB27\_Msk      (0x1UL << CAN\_F0R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{03958}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB27          CAN\_F0R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c21de25c1da4b3a3c5715e6212c1e9}{03959}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{03960}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB28\_Msk      (0x1UL << CAN\_F0R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{03961}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB28          CAN\_F0R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168f5225f2ca892513f4d58e7c348c58}{03962}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{03963}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB29\_Msk      (0x1UL << CAN\_F0R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{03964}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB29          CAN\_F0R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac273be775b429ef41f46885be62c040d}{03965}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{03966}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB30\_Msk      (0x1UL << CAN\_F0R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{03967}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB30          CAN\_F0R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa39384b9da02ee18353528a10b08920}{03968}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{03969}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB31\_Msk      (0x1UL << CAN\_F0R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{03970}} \textcolor{preprocessor}{\#define CAN\_F0R2\_FB31          CAN\_F0R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03972}03972 \textcolor{comment}{/*******************  Bit definition for CAN\_F1R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dec2c89cd678f3fd1fa90ba991c77c8}{03973}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{03974}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB0\_Msk       (0x1UL << CAN\_F1R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{03975}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB0           CAN\_F1R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6841efe21767654ecaee1bb96755970}{03976}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{03977}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB1\_Msk       (0x1UL << CAN\_F1R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{03978}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB1           CAN\_F1R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622010c50665f9ae395641902d1834d4}{03979}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{03980}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB2\_Msk       (0x1UL << CAN\_F1R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{03981}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB2           CAN\_F1R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e392fb487c7c70667c53e868bd8ec7}{03982}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{03983}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB3\_Msk       (0x1UL << CAN\_F1R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{03984}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB3           CAN\_F1R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937b036cc35761691dae4719da547038}{03985}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{03986}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB4\_Msk       (0x1UL << CAN\_F1R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{03987}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB4           CAN\_F1R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9021382fb04157c3a4ea991a1a0d654}{03988}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{03989}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB5\_Msk       (0x1UL << CAN\_F1R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{03990}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB5           CAN\_F1R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282ffe71282dcacb6bd4a49da646a7ae}{03991}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{03992}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB6\_Msk       (0x1UL << CAN\_F1R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{03993}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB6           CAN\_F1R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ffa785ed1b4ab61dfcb4e5d203ec57}{03994}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{03995}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB7\_Msk       (0x1UL << CAN\_F1R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{03996}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB7           CAN\_F1R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83f47b48b80736f5526b826a9150e32a}{03997}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{03998}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB8\_Msk       (0x1UL << CAN\_F1R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l03999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{03999}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB8           CAN\_F1R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5018a74c3736b3246b93e642100f1d9}{04000}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{04001}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB9\_Msk       (0x1UL << CAN\_F1R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{04002}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB9           CAN\_F1R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282afc9cf64def8be2dfe7cab903113}{04003}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{04004}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB10\_Msk      (0x1UL << CAN\_F1R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{04005}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB10          CAN\_F1R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796f12ffae3a26f7e0211f55db51da75}{04006}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{04007}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB11\_Msk      (0x1UL << CAN\_F1R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{04008}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB11          CAN\_F1R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4000100330d542f8d6375d4ccd450d6d}{04009}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{04010}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB12\_Msk      (0x1UL << CAN\_F1R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{04011}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB12          CAN\_F1R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc9998290934d01441ce5d05b335868}{04012}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{04013}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB13\_Msk      (0x1UL << CAN\_F1R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{04014}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB13          CAN\_F1R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412671533d237ac1b2abce675e53e41e}{04015}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{04016}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB14\_Msk      (0x1UL << CAN\_F1R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{04017}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB14          CAN\_F1R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2face19f24a4459fc7aff4ca49fcb300}{04018}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{04019}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB15\_Msk      (0x1UL << CAN\_F1R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{04020}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB15          CAN\_F1R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e63a8d7f11fab2b9970eb9402164a1}{04021}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{04022}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB16\_Msk      (0x1UL << CAN\_F1R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{04023}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB16          CAN\_F1R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5972a3d5d5b18772e834e3f56e6d3b1}{04024}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{04025}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB17\_Msk      (0x1UL << CAN\_F1R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{04026}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB17          CAN\_F1R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5916963935ba1112457ff7f497a3105}{04027}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{04028}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB18\_Msk      (0x1UL << CAN\_F1R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{04029}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB18          CAN\_F1R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925a99e3a206a826cc1abf0bd4adb42f}{04030}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{04031}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB19\_Msk      (0x1UL << CAN\_F1R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{04032}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB19          CAN\_F1R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe55799241f27062746e57409e2e9f4}{04033}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{04034}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB20\_Msk      (0x1UL << CAN\_F1R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{04035}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB20          CAN\_F1R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa97c392ee8e456dd9ffd6498590c11}{04036}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{04037}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB21\_Msk      (0x1UL << CAN\_F1R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{04038}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB21          CAN\_F1R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b363bcf4905731e758e1353c58bde}{04039}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{04040}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB22\_Msk      (0x1UL << CAN\_F1R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{04041}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB22          CAN\_F1R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166035cac78d72360b8019ede0ec3bf7}{04042}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{04043}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB23\_Msk      (0x1UL << CAN\_F1R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{04044}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB23          CAN\_F1R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b63bc70f339f5773288cb786e9c4459}{04045}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{04046}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB24\_Msk      (0x1UL << CAN\_F1R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{04047}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB24          CAN\_F1R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bd608220a283001eb3e0739c4b9971}{04048}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{04049}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB25\_Msk      (0x1UL << CAN\_F1R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{04050}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB25          CAN\_F1R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244707ad262266c922ff70945babc147}{04051}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{04052}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB26\_Msk      (0x1UL << CAN\_F1R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{04053}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB26          CAN\_F1R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee8ad67d0accf75e5808747e189153}{04054}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{04055}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB27\_Msk      (0x1UL << CAN\_F1R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{04056}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB27          CAN\_F1R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c98f10f41c0d71c4d462d4d12dfa66}{04057}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{04058}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB28\_Msk      (0x1UL << CAN\_F1R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{04059}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB28          CAN\_F1R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae336a2f0d44c4ca3a991014f28c2bdff}{04060}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{04061}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB29\_Msk      (0x1UL << CAN\_F1R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{04062}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB29          CAN\_F1R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461e28c08af3e31dacf1b1cd7b8ffcc4}{04063}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{04064}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB30\_Msk      (0x1UL << CAN\_F1R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{04065}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB30          CAN\_F1R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23be59ff4543be1a357b9bc235ac6e}{04066}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{04067}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB31\_Msk      (0x1UL << CAN\_F1R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{04068}} \textcolor{preprocessor}{\#define CAN\_F1R2\_FB31          CAN\_F1R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04070}04070 \textcolor{comment}{/*******************  Bit definition for CAN\_F2R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63fb260c0953b77b1c331f22f38ba67}{04071}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{04072}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB0\_Msk       (0x1UL << CAN\_F2R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{04073}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB0           CAN\_F2R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f29d00c90b617c2336012358753e59}{04074}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{04075}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB1\_Msk       (0x1UL << CAN\_F2R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{04076}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB1           CAN\_F2R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac519efc7774827b8a0acf9c6d84d6e}{04077}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{04078}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB2\_Msk       (0x1UL << CAN\_F2R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{04079}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB2           CAN\_F2R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace335e7b5360756df41deae31f2abe97}{04080}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{04081}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB3\_Msk       (0x1UL << CAN\_F2R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{04082}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB3           CAN\_F2R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ff06cee35fcd839c589a9354debd14}{04083}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{04084}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB4\_Msk       (0x1UL << CAN\_F2R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{04085}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB4           CAN\_F2R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff548790426c82595b210472f7962e60}{04086}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{04087}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB5\_Msk       (0x1UL << CAN\_F2R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{04088}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB5           CAN\_F2R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d334bdd60f7c353f3be0e0f43ab068}{04089}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{04090}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB6\_Msk       (0x1UL << CAN\_F2R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{04091}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB6           CAN\_F2R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1f47aa543e3b89fd13f489408ca8a4}{04092}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{04093}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB7\_Msk       (0x1UL << CAN\_F2R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{04094}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB7           CAN\_F2R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3338bc9837ac1f00d007a2ae6d79f27f}{04095}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{04096}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB8\_Msk       (0x1UL << CAN\_F2R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{04097}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB8           CAN\_F2R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c4389614bb6ca7bd50b0a72d6e6dd90}{04098}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{04099}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB9\_Msk       (0x1UL << CAN\_F2R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{04100}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB9           CAN\_F2R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd8ddf4d48ae6b4b8375791a9fe081}{04101}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{04102}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB10\_Msk      (0x1UL << CAN\_F2R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{04103}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB10          CAN\_F2R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d108467a53b2dd5992d6bde9ed771e}{04104}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{04105}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB11\_Msk      (0x1UL << CAN\_F2R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{04106}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB11          CAN\_F2R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831b9df6d417ca891d10d42826a7412d}{04107}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{04108}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB12\_Msk      (0x1UL << CAN\_F2R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{04109}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB12          CAN\_F2R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a22208eb5078a7bfc81c4d9425d3768}{04110}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{04111}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB13\_Msk      (0x1UL << CAN\_F2R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{04112}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB13          CAN\_F2R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa084d675b30eec4c52eda4e06ef7e79}{04113}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{04114}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB14\_Msk      (0x1UL << CAN\_F2R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{04115}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB14          CAN\_F2R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956077f7bdb372a7bf0c608b13c8f7f8}{04116}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{04117}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB15\_Msk      (0x1UL << CAN\_F2R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{04118}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB15          CAN\_F2R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb245f4a5552692ce95229e29c99b1d}{04119}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{04120}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB16\_Msk      (0x1UL << CAN\_F2R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{04121}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB16          CAN\_F2R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7149f9b6d387983aa9cfddda59c1ac}{04122}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{04123}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB17\_Msk      (0x1UL << CAN\_F2R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{04124}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB17          CAN\_F2R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d39926ab846913f9cc5a077ab2451a}{04125}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{04126}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB18\_Msk      (0x1UL << CAN\_F2R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{04127}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB18          CAN\_F2R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711201f0da7b487c7111c4e587f84d12}{04128}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{04129}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB19\_Msk      (0x1UL << CAN\_F2R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{04130}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB19          CAN\_F2R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2664848f3b5f6f02d916a85c2995377e}{04131}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{04132}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB20\_Msk      (0x1UL << CAN\_F2R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{04133}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB20          CAN\_F2R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803f8529db84971c2b5c425cf5ece37b}{04134}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{04135}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB21\_Msk      (0x1UL << CAN\_F2R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{04136}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB21          CAN\_F2R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007e6dcd0caab8184192fb9780535e88}{04137}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{04138}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB22\_Msk      (0x1UL << CAN\_F2R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{04139}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB22          CAN\_F2R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed215ff7fa7ffdb6fe61431c3634a53}{04140}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{04141}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB23\_Msk      (0x1UL << CAN\_F2R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{04142}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB23          CAN\_F2R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838adce88b9370f7a2559bbb2ce268ce}{04143}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{04144}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB24\_Msk      (0x1UL << CAN\_F2R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{04145}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB24          CAN\_F2R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93be5f2dee61eb1a67711f9037864725}{04146}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{04147}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB25\_Msk      (0x1UL << CAN\_F2R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{04148}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB25          CAN\_F2R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2487dff59abf0a4aff74d5a8e5bf85}{04149}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{04150}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB26\_Msk      (0x1UL << CAN\_F2R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{04151}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB26          CAN\_F2R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7470e371f95c91d7222c919e63d3c92f}{04152}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{04153}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB27\_Msk      (0x1UL << CAN\_F2R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{04154}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB27          CAN\_F2R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7bc089024482b8555fc44374c3ff5bc}{04155}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{04156}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB28\_Msk      (0x1UL << CAN\_F2R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{04157}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB28          CAN\_F2R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76e0f99ff3d94336ea5da68bcd0761a}{04158}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{04159}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB29\_Msk      (0x1UL << CAN\_F2R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{04160}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB29          CAN\_F2R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dcafb2960be76467f3aa3f5e11c9cd}{04161}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{04162}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB30\_Msk      (0x1UL << CAN\_F2R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{04163}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB30          CAN\_F2R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2628938146647cf456f8800cc4c6cc}{04164}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{04165}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB31\_Msk      (0x1UL << CAN\_F2R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{04166}} \textcolor{preprocessor}{\#define CAN\_F2R2\_FB31          CAN\_F2R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04168}04168 \textcolor{comment}{/*******************  Bit definition for CAN\_F3R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e56069f9e4901fdf5d593117c00f56c}{04169}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{04170}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB0\_Msk       (0x1UL << CAN\_F3R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{04171}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB0           CAN\_F3R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bcdd4d126db81bcece2a81de89c904}{04172}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{04173}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB1\_Msk       (0x1UL << CAN\_F3R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{04174}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB1           CAN\_F3R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2560be72957af6d4f7449908671d8b46}{04175}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{04176}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB2\_Msk       (0x1UL << CAN\_F3R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{04177}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB2           CAN\_F3R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda68247678b28226021fdfad9efab7a}{04178}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{04179}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB3\_Msk       (0x1UL << CAN\_F3R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{04180}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB3           CAN\_F3R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8222da6dc5c339fc0b0f189a25cc49}{04181}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{04182}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB4\_Msk       (0x1UL << CAN\_F3R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{04183}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB4           CAN\_F3R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736898b14b121dec11e82b5aefe05c}{04184}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{04185}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB5\_Msk       (0x1UL << CAN\_F3R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{04186}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB5           CAN\_F3R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e7b32a226938156cb9f39271523da5}{04187}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{04188}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB6\_Msk       (0x1UL << CAN\_F3R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{04189}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB6           CAN\_F3R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117333279671f33e6cb91c69434711e}{04190}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{04191}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB7\_Msk       (0x1UL << CAN\_F3R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{04192}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB7           CAN\_F3R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927026c4212e401f403b68ed66b2c1c3}{04193}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{04194}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB8\_Msk       (0x1UL << CAN\_F3R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{04195}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB8           CAN\_F3R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931d7f76fa1e6a1a49faaf5338829448}{04196}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{04197}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB9\_Msk       (0x1UL << CAN\_F3R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{04198}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB9           CAN\_F3R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8ef622ab70278942e2dff25afb0ed6}{04199}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{04200}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB10\_Msk      (0x1UL << CAN\_F3R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{04201}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB10          CAN\_F3R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab55d83e6190c4b159baffae431a1}{04202}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{04203}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB11\_Msk      (0x1UL << CAN\_F3R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{04204}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB11          CAN\_F3R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae836a910f4fa7d303000f82a1eef47ab}{04205}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{04206}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB12\_Msk      (0x1UL << CAN\_F3R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{04207}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB12          CAN\_F3R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a1b5f346de27041c6dcf3d30239664}{04208}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{04209}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB13\_Msk      (0x1UL << CAN\_F3R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{04210}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB13          CAN\_F3R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4239e4164239d1ec1f6fa7e378f245}{04211}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{04212}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB14\_Msk      (0x1UL << CAN\_F3R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{04213}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB14          CAN\_F3R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abb9b1be5c5538b70b95c29f5f8feb0}{04214}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{04215}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB15\_Msk      (0x1UL << CAN\_F3R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{04216}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB15          CAN\_F3R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ee39cb4edc55608b96077047dc790a}{04217}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{04218}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB16\_Msk      (0x1UL << CAN\_F3R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{04219}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB16          CAN\_F3R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe35a463b0df8233fd2c252d9e476671}{04220}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{04221}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB17\_Msk      (0x1UL << CAN\_F3R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{04222}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB17          CAN\_F3R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa713ee3afe34a389483703fe9f8246da}{04223}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{04224}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB18\_Msk      (0x1UL << CAN\_F3R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{04225}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB18          CAN\_F3R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79eb2b7440516e0a76367dc2fa83bad5}{04226}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{04227}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB19\_Msk      (0x1UL << CAN\_F3R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{04228}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB19          CAN\_F3R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464afddcd2bbd06df0bb2ee572a9cfd4}{04229}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{04230}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB20\_Msk      (0x1UL << CAN\_F3R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{04231}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB20          CAN\_F3R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8770034c4717ac38141892bd84b23079}{04232}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{04233}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB21\_Msk      (0x1UL << CAN\_F3R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{04234}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB21          CAN\_F3R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga033a69b00a00cef04f5526c727bad275}{04235}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{04236}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB22\_Msk      (0x1UL << CAN\_F3R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{04237}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB22          CAN\_F3R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03beb9a7aeb8179ceed1d97083e28bbd}{04238}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{04239}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB23\_Msk      (0x1UL << CAN\_F3R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{04240}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB23          CAN\_F3R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7099835a0d2250cc0cbd274f7f4390ff}{04241}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{04242}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB24\_Msk      (0x1UL << CAN\_F3R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{04243}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB24          CAN\_F3R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02382c65073c2552fc97fae6cf64b23}{04244}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{04245}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB25\_Msk      (0x1UL << CAN\_F3R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{04246}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB25          CAN\_F3R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cce1ce749c1341320ab27c5ccaf9c7}{04247}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{04248}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB26\_Msk      (0x1UL << CAN\_F3R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{04249}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB26          CAN\_F3R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bda0fbf28a49b2b7513f6d6810d9979}{04250}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{04251}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB27\_Msk      (0x1UL << CAN\_F3R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{04252}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB27          CAN\_F3R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77eba2b30abdf4a2a9b5ecb3f8616519}{04253}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{04254}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB28\_Msk      (0x1UL << CAN\_F3R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{04255}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB28          CAN\_F3R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cecf28681a17397c201f6ee9dc450f}{04256}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{04257}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB29\_Msk      (0x1UL << CAN\_F3R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{04258}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB29          CAN\_F3R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0238173e08b65c4ddffb5f300616bbd5}{04259}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{04260}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB30\_Msk      (0x1UL << CAN\_F3R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{04261}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB30          CAN\_F3R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda1d6cbc1ba76b6fbf6b69d5b805969}{04262}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{04263}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB31\_Msk      (0x1UL << CAN\_F3R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{04264}} \textcolor{preprocessor}{\#define CAN\_F3R2\_FB31          CAN\_F3R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04266}04266 \textcolor{comment}{/*******************  Bit definition for CAN\_F4R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1419ddd39b1b989b7bd57df584d40e93}{04267}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{04268}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB0\_Msk       (0x1UL << CAN\_F4R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{04269}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB0           CAN\_F4R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960af74ce166416ac55bc7c945adaec8}{04270}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{04271}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB1\_Msk       (0x1UL << CAN\_F4R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{04272}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB1           CAN\_F4R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9fe6bf1b80f4cc053b9e9f8bddb224}{04273}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{04274}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB2\_Msk       (0x1UL << CAN\_F4R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{04275}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB2           CAN\_F4R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bfbead828bc1a65eee77e210a82107}{04276}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{04277}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB3\_Msk       (0x1UL << CAN\_F4R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{04278}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB3           CAN\_F4R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bb4ceedefb72e55d9b84543e1e7996}{04279}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{04280}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB4\_Msk       (0x1UL << CAN\_F4R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{04281}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB4           CAN\_F4R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b468294e8df41868bf3c06bdf481bd}{04282}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{04283}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB5\_Msk       (0x1UL << CAN\_F4R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{04284}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB5           CAN\_F4R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad305c1f3555c0dc3ccdf8da5bc775504}{04285}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{04286}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB6\_Msk       (0x1UL << CAN\_F4R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{04287}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB6           CAN\_F4R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a2c4a85e2ced48f8e8c14e28e8a527}{04288}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{04289}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB7\_Msk       (0x1UL << CAN\_F4R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{04290}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB7           CAN\_F4R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e0dd86f16cceefbb63044d48a7f4ae}{04291}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{04292}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB8\_Msk       (0x1UL << CAN\_F4R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{04293}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB8           CAN\_F4R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6bc30c3c453102c6ff321a9b74ff94}{04294}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{04295}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB9\_Msk       (0x1UL << CAN\_F4R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{04296}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB9           CAN\_F4R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30c085eaa270c21b83fb471ae334e59f}{04297}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{04298}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB10\_Msk      (0x1UL << CAN\_F4R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{04299}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB10          CAN\_F4R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a4b0466c13c7c8259301cd2f23cc8de}{04300}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{04301}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB11\_Msk      (0x1UL << CAN\_F4R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{04302}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB11          CAN\_F4R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e89e50734d1ff90c8246f14bcb4d83a}{04303}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{04304}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB12\_Msk      (0x1UL << CAN\_F4R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{04305}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB12          CAN\_F4R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7394fbd307de3a0701d41b984658940}{04306}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{04307}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB13\_Msk      (0x1UL << CAN\_F4R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{04308}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB13          CAN\_F4R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf4b945f92674309ef9535166dc473}{04309}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{04310}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB14\_Msk      (0x1UL << CAN\_F4R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{04311}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB14          CAN\_F4R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc517c539daa4ed10cd59739b5eac588}{04312}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{04313}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB15\_Msk      (0x1UL << CAN\_F4R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{04314}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB15          CAN\_F4R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f7127ca82dc78b93a37e7cf80a5ceb8}{04315}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{04316}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB16\_Msk      (0x1UL << CAN\_F4R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{04317}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB16          CAN\_F4R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0189abc764580a8777fff47521d38303}{04318}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{04319}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB17\_Msk      (0x1UL << CAN\_F4R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{04320}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB17          CAN\_F4R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6a2d9360b2d898f9f52098f68ea290}{04321}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{04322}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB18\_Msk      (0x1UL << CAN\_F4R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{04323}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB18          CAN\_F4R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610320557b86dc3210d49af3a2ff476b}{04324}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{04325}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB19\_Msk      (0x1UL << CAN\_F4R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{04326}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB19          CAN\_F4R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e34091813fe910437c7f4b07f4a15}{04327}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{04328}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB20\_Msk      (0x1UL << CAN\_F4R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{04329}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB20          CAN\_F4R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b436d0a50503f95b84d596659fb1a4}{04330}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{04331}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB21\_Msk      (0x1UL << CAN\_F4R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{04332}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB21          CAN\_F4R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2906d67400ef4a87ffb17a1f26d6ae7b}{04333}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{04334}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB22\_Msk      (0x1UL << CAN\_F4R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{04335}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB22          CAN\_F4R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b071adef809e00edf9cb9d891d6d44}{04336}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{04337}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB23\_Msk      (0x1UL << CAN\_F4R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{04338}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB23          CAN\_F4R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4e3d58f6f15b8c756e0bb38be4cc4}{04339}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{04340}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB24\_Msk      (0x1UL << CAN\_F4R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{04341}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB24          CAN\_F4R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d61b349c5bca004c6af7eaaee0a05}{04342}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{04343}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB25\_Msk      (0x1UL << CAN\_F4R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{04344}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB25          CAN\_F4R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad5b4c8debdf28b0c25c49b678ea058}{04345}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{04346}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB26\_Msk      (0x1UL << CAN\_F4R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{04347}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB26          CAN\_F4R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf248d9dc1f65a0536fa18819437aea}{04348}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{04349}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB27\_Msk      (0x1UL << CAN\_F4R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{04350}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB27          CAN\_F4R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380250b4976a40ee70fbe9f86f566de1}{04351}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{04352}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB28\_Msk      (0x1UL << CAN\_F4R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{04353}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB28          CAN\_F4R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98aa4a050c05406a714f4046fc7e7461}{04354}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{04355}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB29\_Msk      (0x1UL << CAN\_F4R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{04356}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB29          CAN\_F4R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c597a7985c16b24ef4cca5c0a14e60b}{04357}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{04358}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB30\_Msk      (0x1UL << CAN\_F4R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{04359}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB30          CAN\_F4R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43fc86c148a9c62cf94e0c4b1827b4ad}{04360}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{04361}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB31\_Msk      (0x1UL << CAN\_F4R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{04362}} \textcolor{preprocessor}{\#define CAN\_F4R2\_FB31          CAN\_F4R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04364}04364 \textcolor{comment}{/*******************  Bit definition for CAN\_F5R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ac96e599e5acbc734ad3ae742ba942}{04365}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{04366}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB0\_Msk       (0x1UL << CAN\_F5R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{04367}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB0           CAN\_F5R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76834e934a1e6431cc7d604747050e1}{04368}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{04369}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB1\_Msk       (0x1UL << CAN\_F5R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{04370}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB1           CAN\_F5R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8245d1c94d1b1b37f88fbb8361d0995}{04371}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{04372}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB2\_Msk       (0x1UL << CAN\_F5R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{04373}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB2           CAN\_F5R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e88ec5a445a1a06d1106bb8d306ef6}{04374}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{04375}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB3\_Msk       (0x1UL << CAN\_F5R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{04376}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB3           CAN\_F5R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4516eaeaa55e303db71ed3ae9babff88}{04377}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{04378}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB4\_Msk       (0x1UL << CAN\_F5R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{04379}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB4           CAN\_F5R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4cd2ba17430db1908a126f95f8b3811}{04380}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{04381}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB5\_Msk       (0x1UL << CAN\_F5R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{04382}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB5           CAN\_F5R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c07be713f85a6784c934880b47fac6}{04383}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{04384}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB6\_Msk       (0x1UL << CAN\_F5R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{04385}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB6           CAN\_F5R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0853bd11144bb38e99488b1bb31899a}{04386}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{04387}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB7\_Msk       (0x1UL << CAN\_F5R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{04388}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB7           CAN\_F5R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafef8fdd804993ad8b9cbce7223f888c8}{04389}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{04390}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB8\_Msk       (0x1UL << CAN\_F5R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{04391}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB8           CAN\_F5R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eed4d57ced26b73f1b76bdfbabfe980}{04392}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{04393}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB9\_Msk       (0x1UL << CAN\_F5R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{04394}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB9           CAN\_F5R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3f52dc2809f93b4bc777b1ef062556}{04395}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{04396}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB10\_Msk      (0x1UL << CAN\_F5R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{04397}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB10          CAN\_F5R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998e4248e08394cf031b6d25a909a654}{04398}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{04399}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB11\_Msk      (0x1UL << CAN\_F5R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{04400}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB11          CAN\_F5R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf1445ca1ebcf7eed420cf412e07f05}{04401}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{04402}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB12\_Msk      (0x1UL << CAN\_F5R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{04403}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB12          CAN\_F5R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ab623333a37c66175f1b9b239cce27}{04404}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{04405}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB13\_Msk      (0x1UL << CAN\_F5R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{04406}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB13          CAN\_F5R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019a3a59115f5994ef92a14ea8373bef}{04407}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{04408}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB14\_Msk      (0x1UL << CAN\_F5R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{04409}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB14          CAN\_F5R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dac6309c6bf54e66e6fdae4771190ad}{04410}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{04411}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB15\_Msk      (0x1UL << CAN\_F5R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{04412}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB15          CAN\_F5R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6cb58d414c1819c65d080328db8044}{04413}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{04414}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB16\_Msk      (0x1UL << CAN\_F5R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{04415}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB16          CAN\_F5R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c8011137b67c4ad3a51b1139a3e0ed}{04416}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{04417}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB17\_Msk      (0x1UL << CAN\_F5R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{04418}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB17          CAN\_F5R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dcca6b4fa2e2cf12ffe3af72a1b679}{04419}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{04420}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB18\_Msk      (0x1UL << CAN\_F5R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{04421}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB18          CAN\_F5R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60046c4ebf351deeaf74223758d53675}{04422}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{04423}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB19\_Msk      (0x1UL << CAN\_F5R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{04424}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB19          CAN\_F5R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ae858c989b3736de3373c42fac5775}{04425}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{04426}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB20\_Msk      (0x1UL << CAN\_F5R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{04427}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB20          CAN\_F5R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb635f8a3ff310a99ae6ef459d681ac6}{04428}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{04429}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB21\_Msk      (0x1UL << CAN\_F5R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{04430}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB21          CAN\_F5R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684958cea52e6120dcdc40a55c1442e2}{04431}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{04432}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB22\_Msk      (0x1UL << CAN\_F5R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{04433}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB22          CAN\_F5R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ecdc64db223884f8a2a539045a52a2}{04434}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{04435}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB23\_Msk      (0x1UL << CAN\_F5R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{04436}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB23          CAN\_F5R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98edeba8a885855d8ab39e4da3b2a23}{04437}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{04438}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB24\_Msk      (0x1UL << CAN\_F5R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{04439}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB24          CAN\_F5R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a4842fb46f7a105bbd49413c6eee911}{04440}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{04441}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB25\_Msk      (0x1UL << CAN\_F5R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{04442}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB25          CAN\_F5R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7170d32e10c78e3fc54d039496f53506}{04443}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{04444}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB26\_Msk      (0x1UL << CAN\_F5R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{04445}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB26          CAN\_F5R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36212c15d8fb9e6fd90221aa199ce898}{04446}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{04447}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB27\_Msk      (0x1UL << CAN\_F5R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{04448}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB27          CAN\_F5R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe87106ef6da9830afb1aa98c5e65823}{04449}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{04450}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB28\_Msk      (0x1UL << CAN\_F5R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{04451}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB28          CAN\_F5R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96aac0fb32c68c6803fa56115592c4d}{04452}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{04453}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB29\_Msk      (0x1UL << CAN\_F5R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{04454}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB29          CAN\_F5R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e488b1f7932407cda7b439bf69df464}{04455}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{04456}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB30\_Msk      (0x1UL << CAN\_F5R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{04457}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB30          CAN\_F5R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb423f7f26c55460925e1d1a7e5a073d}{04458}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{04459}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB31\_Msk      (0x1UL << CAN\_F5R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{04460}} \textcolor{preprocessor}{\#define CAN\_F5R2\_FB31          CAN\_F5R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04462}04462 \textcolor{comment}{/*******************  Bit definition for CAN\_F6R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cc3ea8010fbf026315233056de5b0d}{04463}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{04464}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB0\_Msk       (0x1UL << CAN\_F6R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{04465}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB0           CAN\_F6R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ea3c021bd5598a314a2dc310b2c242}{04466}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{04467}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB1\_Msk       (0x1UL << CAN\_F6R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{04468}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB1           CAN\_F6R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb418d7998996d8fbbbe6a7f9f81a6d3}{04469}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{04470}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB2\_Msk       (0x1UL << CAN\_F6R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{04471}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB2           CAN\_F6R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a70af83c83018fdb987a9121ef6bba7}{04472}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{04473}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB3\_Msk       (0x1UL << CAN\_F6R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{04474}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB3           CAN\_F6R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff0bb055714dfce4422592cc05805c2}{04475}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{04476}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB4\_Msk       (0x1UL << CAN\_F6R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{04477}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB4           CAN\_F6R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69724e09645446cfec63ef3720f3424e}{04478}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{04479}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB5\_Msk       (0x1UL << CAN\_F6R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{04480}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB5           CAN\_F6R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee5f9332b40105e0594c546910a2e2}{04481}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{04482}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB6\_Msk       (0x1UL << CAN\_F6R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{04483}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB6           CAN\_F6R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ca498cfaea259d91ac4f15692a3bcc}{04484}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{04485}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB7\_Msk       (0x1UL << CAN\_F6R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{04486}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB7           CAN\_F6R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8b7c262d5a1e51c7cd479cf7a47719}{04487}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{04488}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB8\_Msk       (0x1UL << CAN\_F6R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{04489}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB8           CAN\_F6R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2541190f9817b863fcaea7925a9ab152}{04490}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{04491}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB9\_Msk       (0x1UL << CAN\_F6R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{04492}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB9           CAN\_F6R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681ae7ccefdd04ea0b9fac2b6d8ce2c7}{04493}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{04494}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB10\_Msk      (0x1UL << CAN\_F6R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{04495}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB10          CAN\_F6R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a088bdcb4c43b019ccc2916cefc597c}{04496}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{04497}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB11\_Msk      (0x1UL << CAN\_F6R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{04498}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB11          CAN\_F6R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1041051f130d6cccb3b866a899bbd865}{04499}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{04500}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB12\_Msk      (0x1UL << CAN\_F6R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{04501}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB12          CAN\_F6R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408b8462d783790125f047604eb7201}{04502}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{04503}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB13\_Msk      (0x1UL << CAN\_F6R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{04504}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB13          CAN\_F6R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116e5b298af1faddc25c9a2be1c0f2bf}{04505}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{04506}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB14\_Msk      (0x1UL << CAN\_F6R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{04507}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB14          CAN\_F6R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87bd58b70908b22b5fd39b0a62a95a3}{04508}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{04509}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB15\_Msk      (0x1UL << CAN\_F6R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{04510}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB15          CAN\_F6R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2636cde6a4bc3ba023bc4c0fe5de75b4}{04511}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{04512}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB16\_Msk      (0x1UL << CAN\_F6R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{04513}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB16          CAN\_F6R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93f20ff2225a03f65492b6e5d499ddb}{04514}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{04515}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB17\_Msk      (0x1UL << CAN\_F6R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{04516}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB17          CAN\_F6R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362d1f3ea3b3bfb78fc3ccb70b813de0}{04517}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{04518}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB18\_Msk      (0x1UL << CAN\_F6R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{04519}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB18          CAN\_F6R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a05fd66da3b0a785893d7e4ae4c38ec}{04520}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{04521}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB19\_Msk      (0x1UL << CAN\_F6R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{04522}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB19          CAN\_F6R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126bec7490158480e1c8011828bc900b}{04523}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{04524}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB20\_Msk      (0x1UL << CAN\_F6R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{04525}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB20          CAN\_F6R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003e56f189cb2d03ceb4d86ebbfb1a96}{04526}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{04527}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB21\_Msk      (0x1UL << CAN\_F6R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{04528}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB21          CAN\_F6R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178f147b77209ef59f0d73059ff40734}{04529}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{04530}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB22\_Msk      (0x1UL << CAN\_F6R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{04531}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB22          CAN\_F6R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga252f65a784a6e484323ecbb340a06540}{04532}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{04533}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB23\_Msk      (0x1UL << CAN\_F6R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{04534}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB23          CAN\_F6R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e75f6bf8e5658bb7539704812be0267}{04535}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{04536}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB24\_Msk      (0x1UL << CAN\_F6R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{04537}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB24          CAN\_F6R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10f8f8e4e72fae0d0b8f910c1fe96d9}{04538}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{04539}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB25\_Msk      (0x1UL << CAN\_F6R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{04540}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB25          CAN\_F6R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga266f93b0c8f656140718c98f2c93d0bd}{04541}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{04542}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB26\_Msk      (0x1UL << CAN\_F6R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{04543}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB26          CAN\_F6R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef9ca5e08378882d65e1f754e8b197c}{04544}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{04545}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB27\_Msk      (0x1UL << CAN\_F6R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{04546}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB27          CAN\_F6R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea647666f32db62170873fb233f9eeda}{04547}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{04548}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB28\_Msk      (0x1UL << CAN\_F6R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{04549}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB28          CAN\_F6R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68de26372621969702f54818909e3d45}{04550}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{04551}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB29\_Msk      (0x1UL << CAN\_F6R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{04552}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB29          CAN\_F6R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e57f1bffaa844b03cdb0743f9b78c2b}{04553}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{04554}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB30\_Msk      (0x1UL << CAN\_F6R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{04555}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB30          CAN\_F6R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245979ba9e0a5c2d545fae929eb99892}{04556}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{04557}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB31\_Msk      (0x1UL << CAN\_F6R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{04558}} \textcolor{preprocessor}{\#define CAN\_F6R2\_FB31          CAN\_F6R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04560}04560 \textcolor{comment}{/*******************  Bit definition for CAN\_F7R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f4317b3af8e10a0d4b70433d705208f}{04561}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{04562}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB0\_Msk       (0x1UL << CAN\_F7R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{04563}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB0           CAN\_F7R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c69591a6d5b2f86f6e57027640dd73}{04564}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{04565}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB1\_Msk       (0x1UL << CAN\_F7R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{04566}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB1           CAN\_F7R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c5dc8630c3f5d987bdbd9000dbde85}{04567}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{04568}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB2\_Msk       (0x1UL << CAN\_F7R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{04569}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB2           CAN\_F7R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e2b7893638f3661915edb722d2adde}{04570}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{04571}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB3\_Msk       (0x1UL << CAN\_F7R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{04572}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB3           CAN\_F7R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f96b4a3fa62b12e2529a91b67f1f4c}{04573}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{04574}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB4\_Msk       (0x1UL << CAN\_F7R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{04575}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB4           CAN\_F7R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga996bd937bc577755b88acdaee8493640}{04576}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{04577}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB5\_Msk       (0x1UL << CAN\_F7R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{04578}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB5           CAN\_F7R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcf07c4563ff3e099d9d88926d135d5}{04579}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{04580}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB6\_Msk       (0x1UL << CAN\_F7R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{04581}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB6           CAN\_F7R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe34ced987191e7acda093c4b726148d}{04582}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{04583}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB7\_Msk       (0x1UL << CAN\_F7R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{04584}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB7           CAN\_F7R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5cd0875fa5ecc52ab306eb47020388}{04585}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{04586}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB8\_Msk       (0x1UL << CAN\_F7R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{04587}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB8           CAN\_F7R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07c159d533af5bd5d2a6733db52e400}{04588}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{04589}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB9\_Msk       (0x1UL << CAN\_F7R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{04590}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB9           CAN\_F7R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc252c24c4748c4596a5fbd9bcff7b1}{04591}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{04592}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB10\_Msk      (0x1UL << CAN\_F7R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{04593}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB10          CAN\_F7R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f3c2bf58159e154369752dae336477}{04594}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{04595}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB11\_Msk      (0x1UL << CAN\_F7R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{04596}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB11          CAN\_F7R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f505ec544d393c5f905b294bce4401}{04597}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{04598}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB12\_Msk      (0x1UL << CAN\_F7R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{04599}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB12          CAN\_F7R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30df90b8299022e421c729f7088cf11}{04600}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{04601}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB13\_Msk      (0x1UL << CAN\_F7R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{04602}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB13          CAN\_F7R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8eb41c28b8059b9d0f25f05341cff65}{04603}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{04604}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB14\_Msk      (0x1UL << CAN\_F7R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{04605}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB14          CAN\_F7R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ab5a2d62ff7650618d15f893046efa}{04606}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{04607}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB15\_Msk      (0x1UL << CAN\_F7R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{04608}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB15          CAN\_F7R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6874b4f61096d8e2f21efddb07831}{04609}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{04610}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB16\_Msk      (0x1UL << CAN\_F7R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{04611}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB16          CAN\_F7R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9070f003ab14a0a9e619c82acc6d357f}{04612}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{04613}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB17\_Msk      (0x1UL << CAN\_F7R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{04614}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB17          CAN\_F7R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69277e05f3cfeb8c75d9b008c7db5d37}{04615}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{04616}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB18\_Msk      (0x1UL << CAN\_F7R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{04617}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB18          CAN\_F7R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6251821d862bf793711e13753c7ae5a}{04618}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{04619}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB19\_Msk      (0x1UL << CAN\_F7R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{04620}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB19          CAN\_F7R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb34c2b052df01aa362473d670d42ed0}{04621}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{04622}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB20\_Msk      (0x1UL << CAN\_F7R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{04623}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB20          CAN\_F7R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d955eb8acf2decac2bd58e6746fd407}{04624}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{04625}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB21\_Msk      (0x1UL << CAN\_F7R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{04626}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB21          CAN\_F7R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade58525a8af1d2246aea9a8f494dc3a7}{04627}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{04628}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB22\_Msk      (0x1UL << CAN\_F7R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{04629}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB22          CAN\_F7R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07aee43f61765d654ba4f1a965c3d15}{04630}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{04631}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB23\_Msk      (0x1UL << CAN\_F7R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{04632}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB23          CAN\_F7R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed455c42e4814928236cee53101a2863}{04633}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{04634}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB24\_Msk      (0x1UL << CAN\_F7R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{04635}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB24          CAN\_F7R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebdd728474eecad67ed5816c533f575b}{04636}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{04637}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB25\_Msk      (0x1UL << CAN\_F7R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{04638}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB25          CAN\_F7R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cc77bf1d501625c5e639909e29c118}{04639}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{04640}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB26\_Msk      (0x1UL << CAN\_F7R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{04641}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB26          CAN\_F7R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61a9597fe302aa59b1bf6944f69aad}{04642}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{04643}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB27\_Msk      (0x1UL << CAN\_F7R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{04644}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB27          CAN\_F7R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317154057e36bcfb50408ffa8c106559}{04645}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{04646}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB28\_Msk      (0x1UL << CAN\_F7R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{04647}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB28          CAN\_F7R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed2a1e8330f343d50d3ead9b7426715}{04648}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{04649}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB29\_Msk      (0x1UL << CAN\_F7R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{04650}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB29          CAN\_F7R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60296ad3c0c0597363499038128c431}{04651}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{04652}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB30\_Msk      (0x1UL << CAN\_F7R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{04653}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB30          CAN\_F7R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8852c12eaf0286767bf738087f5774}{04654}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{04655}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB31\_Msk      (0x1UL << CAN\_F7R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{04656}} \textcolor{preprocessor}{\#define CAN\_F7R2\_FB31          CAN\_F7R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04658}04658 \textcolor{comment}{/*******************  Bit definition for CAN\_F8R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga272fec3946dc588a9c312573c358a162}{04659}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{04660}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB0\_Msk       (0x1UL << CAN\_F8R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{04661}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB0           CAN\_F8R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5a712e64c1b04b7114f562f2605e87}{04662}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{04663}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB1\_Msk       (0x1UL << CAN\_F8R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{04664}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB1           CAN\_F8R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cead607181f44f52c174e67034ea71}{04665}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{04666}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB2\_Msk       (0x1UL << CAN\_F8R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{04667}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB2           CAN\_F8R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a97e11174175e038a5e49de693d81}{04668}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{04669}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB3\_Msk       (0x1UL << CAN\_F8R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{04670}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB3           CAN\_F8R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ad27ee47d20cf06c110a7a921f6bb1}{04671}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{04672}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB4\_Msk       (0x1UL << CAN\_F8R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{04673}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB4           CAN\_F8R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102d50c9df36acfccfadb2129cc7e933}{04674}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{04675}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB5\_Msk       (0x1UL << CAN\_F8R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{04676}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB5           CAN\_F8R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5650f6465760671e23d1ba17e7d1a9fb}{04677}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{04678}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB6\_Msk       (0x1UL << CAN\_F8R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{04679}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB6           CAN\_F8R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6913723330621f154c8c69d67fc8eabf}{04680}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{04681}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB7\_Msk       (0x1UL << CAN\_F8R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{04682}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB7           CAN\_F8R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6f7d79c9bcd9461cca14ea772df10e}{04683}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{04684}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB8\_Msk       (0x1UL << CAN\_F8R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{04685}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB8           CAN\_F8R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9ccf2f0df421c8136a57c0c60a28bd9}{04686}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{04687}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB9\_Msk       (0x1UL << CAN\_F8R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{04688}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB9           CAN\_F8R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9536c00d19421f818bf61a281ca53852}{04689}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{04690}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB10\_Msk      (0x1UL << CAN\_F8R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{04691}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB10          CAN\_F8R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8b3acb216b4a20646195872c91cc3}{04692}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{04693}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB11\_Msk      (0x1UL << CAN\_F8R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{04694}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB11          CAN\_F8R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35aa0762c3b9e705075fb629b92f3d52}{04695}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{04696}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB12\_Msk      (0x1UL << CAN\_F8R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{04697}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB12          CAN\_F8R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af605c2d87e6f02f3bfee167a40b818}{04698}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{04699}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB13\_Msk      (0x1UL << CAN\_F8R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{04700}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB13          CAN\_F8R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e8448ddc34d6068dad3607d6485056}{04701}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{04702}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB14\_Msk      (0x1UL << CAN\_F8R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{04703}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB14          CAN\_F8R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f802cc15926cffb97f3a6bc7642501d}{04704}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{04705}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB15\_Msk      (0x1UL << CAN\_F8R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{04706}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB15          CAN\_F8R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7064892926519c2643608a52959b7d19}{04707}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{04708}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB16\_Msk      (0x1UL << CAN\_F8R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{04709}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB16          CAN\_F8R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b91a4fcae3e6ffb8acace86ba3106a}{04710}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{04711}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB17\_Msk      (0x1UL << CAN\_F8R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{04712}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB17          CAN\_F8R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49483e1f9418b80826fb30374977b711}{04713}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{04714}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB18\_Msk      (0x1UL << CAN\_F8R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{04715}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB18          CAN\_F8R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0718c73bddee55cbf8c17f5e5393982}{04716}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{04717}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB19\_Msk      (0x1UL << CAN\_F8R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{04718}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB19          CAN\_F8R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8ae876dd909a399bd06bca0e991f9d}{04719}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{04720}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB20\_Msk      (0x1UL << CAN\_F8R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{04721}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB20          CAN\_F8R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36935ee8104559d55726f7a19ccc510e}{04722}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{04723}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB21\_Msk      (0x1UL << CAN\_F8R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{04724}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB21          CAN\_F8R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad26f6f6f8960a65ceac0a9ffb52c075}{04725}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{04726}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB22\_Msk      (0x1UL << CAN\_F8R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{04727}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB22          CAN\_F8R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a23988caae50f093de7fd6ee0442fa}{04728}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{04729}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB23\_Msk      (0x1UL << CAN\_F8R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{04730}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB23          CAN\_F8R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3064ef4c61853f56528fb7649e723d4f}{04731}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{04732}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB24\_Msk      (0x1UL << CAN\_F8R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{04733}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB24          CAN\_F8R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a918c2c68e3e3a6ed3208377e7eb11c}{04734}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{04735}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB25\_Msk      (0x1UL << CAN\_F8R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{04736}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB25          CAN\_F8R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a749b77630a78e7ab323f7f7fcd1930}{04737}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{04738}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB26\_Msk      (0x1UL << CAN\_F8R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{04739}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB26          CAN\_F8R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdc04f6f8ebf42d24d0ea4ad895205e}{04740}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{04741}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB27\_Msk      (0x1UL << CAN\_F8R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{04742}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB27          CAN\_F8R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1387b35a958f97ce27f663dfe35c06}{04743}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{04744}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB28\_Msk      (0x1UL << CAN\_F8R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{04745}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB28          CAN\_F8R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e2428c8fa737c1779f3536d97bff1}{04746}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{04747}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB29\_Msk      (0x1UL << CAN\_F8R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{04748}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB29          CAN\_F8R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae383ae7f7183c4fe7ce61ffb0e90b8aa}{04749}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{04750}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB30\_Msk      (0x1UL << CAN\_F8R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{04751}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB30          CAN\_F8R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45effc10b4b4f084d64ee099dee2537d}{04752}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{04753}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB31\_Msk      (0x1UL << CAN\_F8R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{04754}} \textcolor{preprocessor}{\#define CAN\_F8R2\_FB31          CAN\_F8R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04756}04756 \textcolor{comment}{/*******************  Bit definition for CAN\_F9R2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fb77883884a56d1b3e9d2029007d02}{04757}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{04758}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB0\_Msk       (0x1UL << CAN\_F9R2\_FB0\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{04759}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB0           CAN\_F9R2\_FB0\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b8c8d47bf8d4009b79c69e629106d8}{04760}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB1\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{04761}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB1\_Msk       (0x1UL << CAN\_F9R2\_FB1\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{04762}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB1           CAN\_F9R2\_FB1\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e5b680c042a6052bfd32e8ae58b221}{04763}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB2\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{04764}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB2\_Msk       (0x1UL << CAN\_F9R2\_FB2\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{04765}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB2           CAN\_F9R2\_FB2\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c3e1cc66212316557b21298d3852b22}{04766}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB3\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{04767}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB3\_Msk       (0x1UL << CAN\_F9R2\_FB3\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{04768}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB3           CAN\_F9R2\_FB3\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1f6b4960d803c1e388f0f6a7525736}{04769}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{04770}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB4\_Msk       (0x1UL << CAN\_F9R2\_FB4\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{04771}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB4           CAN\_F9R2\_FB4\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9555447cbcc79096f5ae9e132455e2c6}{04772}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB5\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{04773}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB5\_Msk       (0x1UL << CAN\_F9R2\_FB5\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{04774}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB5           CAN\_F9R2\_FB5\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0961df6b41382621852dc673c9101f39}{04775}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB6\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{04776}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB6\_Msk       (0x1UL << CAN\_F9R2\_FB6\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{04777}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB6           CAN\_F9R2\_FB6\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7b07d1129f4ea3727306744500577a}{04778}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB7\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{04779}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB7\_Msk       (0x1UL << CAN\_F9R2\_FB7\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{04780}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB7           CAN\_F9R2\_FB7\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff37f998935141f0cb7203a5b74baeea}{04781}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB8\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{04782}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB8\_Msk       (0x1UL << CAN\_F9R2\_FB8\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{04783}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB8           CAN\_F9R2\_FB8\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232ef1a0d6455d0f6afe6ae0f7c5a911}{04784}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB9\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{04785}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB9\_Msk       (0x1UL << CAN\_F9R2\_FB9\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{04786}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB9           CAN\_F9R2\_FB9\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91dd86a4bf1da1e33c7b56503eebbd52}{04787}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB10\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{04788}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB10\_Msk      (0x1UL << CAN\_F9R2\_FB10\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{04789}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB10          CAN\_F9R2\_FB10\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae624263208ca55d8690f216d3a4dfb78}{04790}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB11\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{04791}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB11\_Msk      (0x1UL << CAN\_F9R2\_FB11\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{04792}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB11          CAN\_F9R2\_FB11\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6860cb0d3b72432d7e35b0ade6a3d05}{04793}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB12\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{04794}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB12\_Msk      (0x1UL << CAN\_F9R2\_FB12\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{04795}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB12          CAN\_F9R2\_FB12\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5031b931df96b65727ccbb5298e678c1}{04796}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB13\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{04797}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB13\_Msk      (0x1UL << CAN\_F9R2\_FB13\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{04798}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB13          CAN\_F9R2\_FB13\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f67bd4804724913a1ace948970d584}{04799}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB14\_Pos      (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{04800}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB14\_Msk      (0x1UL << CAN\_F9R2\_FB14\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{04801}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB14          CAN\_F9R2\_FB14\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a42974dfe7527cbb7e2db8d402393b}{04802}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB15\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{04803}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB15\_Msk      (0x1UL << CAN\_F9R2\_FB15\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{04804}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB15          CAN\_F9R2\_FB15\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2ba5f0426b80b58ec6842414929185}{04805}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB16\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{04806}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB16\_Msk      (0x1UL << CAN\_F9R2\_FB16\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{04807}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB16          CAN\_F9R2\_FB16\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3fde8ece69886d20cd8e258f981645}{04808}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB17\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{04809}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB17\_Msk      (0x1UL << CAN\_F9R2\_FB17\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{04810}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB17          CAN\_F9R2\_FB17\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17263ecd2c5f80d8c32b697f375bff23}{04811}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB18\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{04812}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB18\_Msk      (0x1UL << CAN\_F9R2\_FB18\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{04813}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB18          CAN\_F9R2\_FB18\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19083a2e70e921dcb5e560c236c19b97}{04814}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB19\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{04815}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB19\_Msk      (0x1UL << CAN\_F9R2\_FB19\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{04816}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB19          CAN\_F9R2\_FB19\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd8dc4d422b78b03a7190665e89fc7d}{04817}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB20\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{04818}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB20\_Msk      (0x1UL << CAN\_F9R2\_FB20\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{04819}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB20          CAN\_F9R2\_FB20\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee45801f88c81aa88d1dcb0cb13da8d}{04820}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB21\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{04821}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB21\_Msk      (0x1UL << CAN\_F9R2\_FB21\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{04822}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB21          CAN\_F9R2\_FB21\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a828c3ecaa65b06ed7262618009f645}{04823}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB22\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{04824}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB22\_Msk      (0x1UL << CAN\_F9R2\_FB22\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{04825}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB22          CAN\_F9R2\_FB22\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77e06fc859440775bed41060185f84d}{04826}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB23\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{04827}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB23\_Msk      (0x1UL << CAN\_F9R2\_FB23\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{04828}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB23          CAN\_F9R2\_FB23\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3da3cb77f9bab0b9688ee8ac1ead87}{04829}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB24\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{04830}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB24\_Msk      (0x1UL << CAN\_F9R2\_FB24\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{04831}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB24          CAN\_F9R2\_FB24\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784ec53e7bab49da60d9ede528c85b17}{04832}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB25\_Pos      (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{04833}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB25\_Msk      (0x1UL << CAN\_F9R2\_FB25\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{04834}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB25          CAN\_F9R2\_FB25\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4802401202cdadbd984547f05b09fd1b}{04835}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB26\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{04836}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB26\_Msk      (0x1UL << CAN\_F9R2\_FB26\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{04837}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB26          CAN\_F9R2\_FB26\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f56af8f8de74632465471450552f8d5}{04838}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB27\_Pos      (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{04839}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB27\_Msk      (0x1UL << CAN\_F9R2\_FB27\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{04840}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB27          CAN\_F9R2\_FB27\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d14753760fee8b7edf9c281f43bfa}{04841}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB28\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{04842}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB28\_Msk      (0x1UL << CAN\_F9R2\_FB28\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{04843}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB28          CAN\_F9R2\_FB28\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9834ba7e7b11eff8cca5d8ad9845f03}{04844}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB29\_Pos      (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{04845}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB29\_Msk      (0x1UL << CAN\_F9R2\_FB29\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{04846}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB29          CAN\_F9R2\_FB29\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1765e9fda5089f19109be26e678e6e2d}{04847}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB30\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{04848}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB30\_Msk      (0x1UL << CAN\_F9R2\_FB30\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{04849}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB30          CAN\_F9R2\_FB30\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a4af2c6e972bfd49080723c0ac48}{04850}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB31\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{04851}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB31\_Msk      (0x1UL << CAN\_F9R2\_FB31\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{04852}} \textcolor{preprocessor}{\#define CAN\_F9R2\_FB31          CAN\_F9R2\_FB31\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04854}04854 \textcolor{comment}{/*******************  Bit definition for CAN\_F10R2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067cb17fa931fc8ec805a317221d553f}{04855}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{04856}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB0\_Msk      (0x1UL << CAN\_F10R2\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{04857}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB0          CAN\_F10R2\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742179253216598663252628f54678a8}{04858}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{04859}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB1\_Msk      (0x1UL << CAN\_F10R2\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{04860}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB1          CAN\_F10R2\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36eff8cda50911988d0a0d6d36d8c267}{04861}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{04862}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB2\_Msk      (0x1UL << CAN\_F10R2\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{04863}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB2          CAN\_F10R2\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61032600bc3bbd5751c1883555311ae}{04864}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{04865}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB3\_Msk      (0x1UL << CAN\_F10R2\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{04866}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB3          CAN\_F10R2\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bde5e4239f61759d51e0eda6b788e7e}{04867}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{04868}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB4\_Msk      (0x1UL << CAN\_F10R2\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{04869}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB4          CAN\_F10R2\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd558b92af16682b2ebd3b573a1a07b}{04870}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{04871}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB5\_Msk      (0x1UL << CAN\_F10R2\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{04872}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB5          CAN\_F10R2\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7351a6a4b667479d490e6146b8cd9b41}{04873}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{04874}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB6\_Msk      (0x1UL << CAN\_F10R2\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{04875}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB6          CAN\_F10R2\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061fd86dd7cab205318a1b63c443c0f9}{04876}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{04877}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB7\_Msk      (0x1UL << CAN\_F10R2\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{04878}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB7          CAN\_F10R2\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba127731d0de563aabf8397b0011ac}{04879}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{04880}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB8\_Msk      (0x1UL << CAN\_F10R2\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{04881}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB8          CAN\_F10R2\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d043efe65c029bd4849d543b3d5b9c4}{04882}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{04883}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB9\_Msk      (0x1UL << CAN\_F10R2\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{04884}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB9          CAN\_F10R2\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e968d8513a58a5be0ce2cbce6cd7642}{04885}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{04886}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB10\_Msk     (0x1UL << CAN\_F10R2\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{04887}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB10         CAN\_F10R2\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb10c3617ae2bd30b86196797e26ecba}{04888}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{04889}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB11\_Msk     (0x1UL << CAN\_F10R2\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{04890}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB11         CAN\_F10R2\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedb8df9e02ae3bbe23bba2d1afb8e2e}{04891}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{04892}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB12\_Msk     (0x1UL << CAN\_F10R2\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{04893}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB12         CAN\_F10R2\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec06c12b62b4aa0ee4391e6e663ced3}{04894}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{04895}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB13\_Msk     (0x1UL << CAN\_F10R2\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{04896}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB13         CAN\_F10R2\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50210bdcea0f100cf7bb58790cdace47}{04897}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{04898}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB14\_Msk     (0x1UL << CAN\_F10R2\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{04899}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB14         CAN\_F10R2\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe557c8dc9f510fed958662e88e3e7a}{04900}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{04901}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB15\_Msk     (0x1UL << CAN\_F10R2\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{04902}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB15         CAN\_F10R2\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18123a344ee82992f3a7af5e7f901fa}{04903}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{04904}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB16\_Msk     (0x1UL << CAN\_F10R2\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{04905}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB16         CAN\_F10R2\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae29a19824d47f5c97c8ccbd6f6b663}{04906}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{04907}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB17\_Msk     (0x1UL << CAN\_F10R2\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{04908}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB17         CAN\_F10R2\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05d35a5ccbe652b9d4c5d8ac19a3188}{04909}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{04910}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB18\_Msk     (0x1UL << CAN\_F10R2\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{04911}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB18         CAN\_F10R2\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8425c341a53e4648190d86ea2c452fa7}{04912}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{04913}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB19\_Msk     (0x1UL << CAN\_F10R2\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{04914}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB19         CAN\_F10R2\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22b16751fb337af287331048cfcae91}{04915}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{04916}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB20\_Msk     (0x1UL << CAN\_F10R2\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{04917}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB20         CAN\_F10R2\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f49963bc7d859f4d79f5f9f55649013}{04918}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{04919}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB21\_Msk     (0x1UL << CAN\_F10R2\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{04920}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB21         CAN\_F10R2\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb17a1d300b8ffde0b9ef278aead2bbc}{04921}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{04922}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB22\_Msk     (0x1UL << CAN\_F10R2\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{04923}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB22         CAN\_F10R2\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d1af80d3c1e3fa6474ccf0509abf83}{04924}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{04925}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB23\_Msk     (0x1UL << CAN\_F10R2\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{04926}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB23         CAN\_F10R2\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869fa5f46955a937b321cdc30d0c08b1}{04927}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{04928}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB24\_Msk     (0x1UL << CAN\_F10R2\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{04929}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB24         CAN\_F10R2\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc7dc1019cca26cba0b729119ba43b1}{04930}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{04931}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB25\_Msk     (0x1UL << CAN\_F10R2\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{04932}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB25         CAN\_F10R2\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc3ae2b65d3e4aca044242f0f8b4a29}{04933}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{04934}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB26\_Msk     (0x1UL << CAN\_F10R2\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{04935}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB26         CAN\_F10R2\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa23672b58bce5c01c0964f8588e5bd}{04936}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{04937}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB27\_Msk     (0x1UL << CAN\_F10R2\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{04938}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB27         CAN\_F10R2\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b2954975958605274276c9ae1ea7a6}{04939}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{04940}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB28\_Msk     (0x1UL << CAN\_F10R2\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{04941}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB28         CAN\_F10R2\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382e8caf7bca3cea6323f83220c5f04c}{04942}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{04943}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB29\_Msk     (0x1UL << CAN\_F10R2\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{04944}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB29         CAN\_F10R2\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20abbd298e588db3094637ad1b76b0fb}{04945}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{04946}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB30\_Msk     (0x1UL << CAN\_F10R2\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{04947}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB30         CAN\_F10R2\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0d5f4f54822978cc2fb6d8e46d532f}{04948}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{04949}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB31\_Msk     (0x1UL << CAN\_F10R2\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{04950}} \textcolor{preprocessor}{\#define CAN\_F10R2\_FB31         CAN\_F10R2\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04952}04952 \textcolor{comment}{/*******************  Bit definition for CAN\_F11R2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70c5d7ca84956020778f4467b9e66ba}{04953}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{04954}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB0\_Msk      (0x1UL << CAN\_F11R2\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{04955}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB0          CAN\_F11R2\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa225421da3627c8bf8e836c516c36ff9}{04956}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{04957}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB1\_Msk      (0x1UL << CAN\_F11R2\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{04958}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB1          CAN\_F11R2\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70986cdccec7c3a2997094e5a026ea7d}{04959}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{04960}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB2\_Msk      (0x1UL << CAN\_F11R2\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{04961}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB2          CAN\_F11R2\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4404f58525379b7462074c1f4d94abc}{04962}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{04963}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB3\_Msk      (0x1UL << CAN\_F11R2\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{04964}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB3          CAN\_F11R2\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a62db93a855fc670d041db3f95f7ce}{04965}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{04966}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB4\_Msk      (0x1UL << CAN\_F11R2\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{04967}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB4          CAN\_F11R2\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24cd2b60689ccae14ae3254487a564b9}{04968}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{04969}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB5\_Msk      (0x1UL << CAN\_F11R2\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{04970}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB5          CAN\_F11R2\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595220fc83b10a19867b00b7bc58221f}{04971}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{04972}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB6\_Msk      (0x1UL << CAN\_F11R2\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{04973}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB6          CAN\_F11R2\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196fb045bc38774e8d3b9c18345f799e}{04974}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{04975}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB7\_Msk      (0x1UL << CAN\_F11R2\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{04976}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB7          CAN\_F11R2\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ab78b385a77559abd1bc055656fa5a}{04977}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{04978}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB8\_Msk      (0x1UL << CAN\_F11R2\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{04979}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB8          CAN\_F11R2\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818a9cf4d1a1ebfc566869487c5ede4e}{04980}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{04981}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB9\_Msk      (0x1UL << CAN\_F11R2\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{04982}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB9          CAN\_F11R2\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cda459a8f36d3ebc3b572df16998ad2}{04983}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{04984}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB10\_Msk     (0x1UL << CAN\_F11R2\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{04985}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB10         CAN\_F11R2\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aed466e0487ccf8da142590ea6a0c9}{04986}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{04987}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB11\_Msk     (0x1UL << CAN\_F11R2\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{04988}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB11         CAN\_F11R2\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f6c874f151de08d9e16f7f25e69519}{04989}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{04990}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB12\_Msk     (0x1UL << CAN\_F11R2\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{04991}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB12         CAN\_F11R2\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466d8e9611e69bfd911aeab18a24f790}{04992}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{04993}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB13\_Msk     (0x1UL << CAN\_F11R2\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{04994}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB13         CAN\_F11R2\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06aa722740f4a12a01fcec5930b44e4e}{04995}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{04996}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB14\_Msk     (0x1UL << CAN\_F11R2\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{04997}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB14         CAN\_F11R2\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084133f89fd1b056a0001b496010b9e}{04998}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l04999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{04999}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB15\_Msk     (0x1UL << CAN\_F11R2\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{05000}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB15         CAN\_F11R2\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c28a61b0bd631ca5fe08c4aa30f9567}{05001}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{05002}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB16\_Msk     (0x1UL << CAN\_F11R2\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{05003}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB16         CAN\_F11R2\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a696446a3ba4010fe43d401efc22b8}{05004}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{05005}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB17\_Msk     (0x1UL << CAN\_F11R2\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{05006}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB17         CAN\_F11R2\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87528786c246818857315a7728117d16}{05007}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{05008}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB18\_Msk     (0x1UL << CAN\_F11R2\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{05009}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB18         CAN\_F11R2\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb57ae932a28d7bae3af99c7cc73d6f0}{05010}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{05011}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB19\_Msk     (0x1UL << CAN\_F11R2\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{05012}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB19         CAN\_F11R2\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77f12ec2cab52d721629fe0ae73c093}{05013}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{05014}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB20\_Msk     (0x1UL << CAN\_F11R2\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{05015}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB20         CAN\_F11R2\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc3adfab5e37044e4b71efcd3e045c3}{05016}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{05017}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB21\_Msk     (0x1UL << CAN\_F11R2\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{05018}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB21         CAN\_F11R2\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb18cb42280379ea211f97dda828964}{05019}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{05020}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB22\_Msk     (0x1UL << CAN\_F11R2\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{05021}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB22         CAN\_F11R2\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56baa11c41451f4e27adb7df35046d74}{05022}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{05023}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB23\_Msk     (0x1UL << CAN\_F11R2\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{05024}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB23         CAN\_F11R2\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09624fe67ae7144c103e70325bb4bbd9}{05025}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{05026}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB24\_Msk     (0x1UL << CAN\_F11R2\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{05027}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB24         CAN\_F11R2\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeeb62a3987c1ad5b7bd6ed7424c4a1b}{05028}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{05029}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB25\_Msk     (0x1UL << CAN\_F11R2\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{05030}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB25         CAN\_F11R2\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50568c5112b9d364a4a1a6a7d668ba2}{05031}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{05032}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB26\_Msk     (0x1UL << CAN\_F11R2\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{05033}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB26         CAN\_F11R2\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc07b263056b681c3834e366c8cb060e}{05034}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{05035}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB27\_Msk     (0x1UL << CAN\_F11R2\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{05036}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB27         CAN\_F11R2\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70db281007bc66b283e8bb8f0dc05af4}{05037}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{05038}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB28\_Msk     (0x1UL << CAN\_F11R2\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{05039}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB28         CAN\_F11R2\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111f04007588ff775bbd03d30f7e1bb7}{05040}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{05041}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB29\_Msk     (0x1UL << CAN\_F11R2\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{05042}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB29         CAN\_F11R2\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537283f338bc941c2749698732cba679}{05043}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{05044}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB30\_Msk     (0x1UL << CAN\_F11R2\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{05045}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB30         CAN\_F11R2\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7120051826cab6e84712aafd60e7f0e}{05046}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{05047}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB31\_Msk     (0x1UL << CAN\_F11R2\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{05048}} \textcolor{preprocessor}{\#define CAN\_F11R2\_FB31         CAN\_F11R2\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05050}05050 \textcolor{comment}{/*******************  Bit definition for CAN\_F12R2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761234dc8a340812052ad359ca15346e}{05051}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{05052}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB0\_Msk      (0x1UL << CAN\_F12R2\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{05053}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB0          CAN\_F12R2\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30aeb440ddfed5b394b5d2a24e3ae6a9}{05054}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{05055}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB1\_Msk      (0x1UL << CAN\_F12R2\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{05056}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB1          CAN\_F12R2\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453ef335bb8ebc552ac07085c3c1787b}{05057}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{05058}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB2\_Msk      (0x1UL << CAN\_F12R2\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{05059}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB2          CAN\_F12R2\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac55989758901512f579aef6dc250d5}{05060}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{05061}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB3\_Msk      (0x1UL << CAN\_F12R2\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{05062}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB3          CAN\_F12R2\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0582dd4f64bdf4f05d1049191cd0ead5}{05063}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{05064}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB4\_Msk      (0x1UL << CAN\_F12R2\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{05065}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB4          CAN\_F12R2\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ff5f436b22533d9c3d008b3b5ad936}{05066}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{05067}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB5\_Msk      (0x1UL << CAN\_F12R2\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{05068}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB5          CAN\_F12R2\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f48821b5d51b30776a550c461e9f39e}{05069}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{05070}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB6\_Msk      (0x1UL << CAN\_F12R2\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{05071}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB6          CAN\_F12R2\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bda5bd0a94bb8f667f350b5d1bd575}{05072}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{05073}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB7\_Msk      (0x1UL << CAN\_F12R2\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{05074}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB7          CAN\_F12R2\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c35633aeeaa4b60f618d6b59d5450d1}{05075}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{05076}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB8\_Msk      (0x1UL << CAN\_F12R2\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{05077}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB8          CAN\_F12R2\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab378df5d0ef5f7b73f9cc93d9deb28d}{05078}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{05079}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB9\_Msk      (0x1UL << CAN\_F12R2\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{05080}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB9          CAN\_F12R2\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3a83fdb8ed55330b72d88624d3eeca}{05081}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{05082}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB10\_Msk     (0x1UL << CAN\_F12R2\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{05083}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB10         CAN\_F12R2\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506fa1356769f671cc4ac661aca30df}{05084}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{05085}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB11\_Msk     (0x1UL << CAN\_F12R2\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{05086}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB11         CAN\_F12R2\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842fb02b43bc973392d1befc14475398}{05087}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{05088}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB12\_Msk     (0x1UL << CAN\_F12R2\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{05089}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB12         CAN\_F12R2\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584c1f14c88da55dfb8846e31b6fad4f}{05090}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{05091}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB13\_Msk     (0x1UL << CAN\_F12R2\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{05092}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB13         CAN\_F12R2\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bffabf961f45cd68a0cafcc4be3e4}{05093}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{05094}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB14\_Msk     (0x1UL << CAN\_F12R2\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{05095}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB14         CAN\_F12R2\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0f51aaeeb7e039aa521f88a20bacd6}{05096}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{05097}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB15\_Msk     (0x1UL << CAN\_F12R2\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{05098}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB15         CAN\_F12R2\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ccd7431b78532fed1e1b219cc5f}{05099}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{05100}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB16\_Msk     (0x1UL << CAN\_F12R2\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{05101}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB16         CAN\_F12R2\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4b026306377b126988db6f40b925b}{05102}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{05103}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB17\_Msk     (0x1UL << CAN\_F12R2\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{05104}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB17         CAN\_F12R2\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9aaf58c37cc1c397c235b6f3359a8e}{05105}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{05106}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB18\_Msk     (0x1UL << CAN\_F12R2\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{05107}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB18         CAN\_F12R2\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b87a32833eb49ae6e9d6016b23f1a77}{05108}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{05109}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB19\_Msk     (0x1UL << CAN\_F12R2\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{05110}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB19         CAN\_F12R2\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9723713bf9c96c6e2a843cc4c8851512}{05111}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{05112}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB20\_Msk     (0x1UL << CAN\_F12R2\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{05113}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB20         CAN\_F12R2\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7ede0dcef51b6f58598345d03231b2}{05114}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{05115}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB21\_Msk     (0x1UL << CAN\_F12R2\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{05116}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB21         CAN\_F12R2\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda2d00458700d6f0d9bc992032c143a}{05117}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{05118}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB22\_Msk     (0x1UL << CAN\_F12R2\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{05119}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB22         CAN\_F12R2\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0bf90c297ea4e534fa8dc777f84308}{05120}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{05121}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB23\_Msk     (0x1UL << CAN\_F12R2\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{05122}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB23         CAN\_F12R2\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d42baff6206f76c15caec946f2e163f}{05123}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{05124}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB24\_Msk     (0x1UL << CAN\_F12R2\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{05125}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB24         CAN\_F12R2\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf89410be942af8dd01a4a82d2419ebc}{05126}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{05127}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB25\_Msk     (0x1UL << CAN\_F12R2\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{05128}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB25         CAN\_F12R2\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099dae9dd45974395166a31031a7a9a4}{05129}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{05130}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB26\_Msk     (0x1UL << CAN\_F12R2\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{05131}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB26         CAN\_F12R2\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed6233846959dbe830448c085f9895d}{05132}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{05133}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB27\_Msk     (0x1UL << CAN\_F12R2\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{05134}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB27         CAN\_F12R2\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa74afb06c20c7d6fdfadd641e55047}{05135}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{05136}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB28\_Msk     (0x1UL << CAN\_F12R2\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{05137}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB28         CAN\_F12R2\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97a557450fc2f40af9032f9e6c123}{05138}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{05139}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB29\_Msk     (0x1UL << CAN\_F12R2\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{05140}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB29         CAN\_F12R2\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87899a68fb53be2c0c66183254f8e74c}{05141}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{05142}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB30\_Msk     (0x1UL << CAN\_F12R2\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{05143}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB30         CAN\_F12R2\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6180d0787f865b2a5da3c308dc9df3ee}{05144}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{05145}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB31\_Msk     (0x1UL << CAN\_F12R2\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{05146}} \textcolor{preprocessor}{\#define CAN\_F12R2\_FB31         CAN\_F12R2\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05148}05148 \textcolor{comment}{/*******************  Bit definition for CAN\_F13R2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65fd29198dc6498a41e5fc67ab0092c}{05149}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB0\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{05150}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB0\_Msk      (0x1UL << CAN\_F13R2\_FB0\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{05151}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB0          CAN\_F13R2\_FB0\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b45587e81d3899b99a4292ef37ea94}{05152}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB1\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{05153}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB1\_Msk      (0x1UL << CAN\_F13R2\_FB1\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{05154}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB1          CAN\_F13R2\_FB1\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16867534ce37ae3319f3e8a5cf087cb8}{05155}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB2\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{05156}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB2\_Msk      (0x1UL << CAN\_F13R2\_FB2\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{05157}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB2          CAN\_F13R2\_FB2\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed05bb756f656fb754091e64b176bd78}{05158}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB3\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{05159}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB3\_Msk      (0x1UL << CAN\_F13R2\_FB3\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{05160}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB3          CAN\_F13R2\_FB3\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44666780046b34e5f5b14ba31f39cefc}{05161}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB4\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{05162}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB4\_Msk      (0x1UL << CAN\_F13R2\_FB4\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{05163}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB4          CAN\_F13R2\_FB4\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84e2ee25ea5266c9ebc55eb15b232ce}{05164}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB5\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{05165}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB5\_Msk      (0x1UL << CAN\_F13R2\_FB5\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{05166}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB5          CAN\_F13R2\_FB5\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf66b4b2eff656482af6adcf8afc007b}{05167}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB6\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{05168}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB6\_Msk      (0x1UL << CAN\_F13R2\_FB6\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{05169}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB6          CAN\_F13R2\_FB6\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa23426711b2a872dc4c34147415f101c}{05170}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB7\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{05171}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB7\_Msk      (0x1UL << CAN\_F13R2\_FB7\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{05172}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB7          CAN\_F13R2\_FB7\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3559eca84f9b7d1f99f2a7aee2e4393c}{05173}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB8\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{05174}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB8\_Msk      (0x1UL << CAN\_F13R2\_FB8\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{05175}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB8          CAN\_F13R2\_FB8\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c54a85b5280816543e0e415fbc96d09}{05176}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB9\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{05177}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB9\_Msk      (0x1UL << CAN\_F13R2\_FB9\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{05178}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB9          CAN\_F13R2\_FB9\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9c5a2239ce7d523894181eacd0a52e}{05179}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB10\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{05180}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB10\_Msk     (0x1UL << CAN\_F13R2\_FB10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{05181}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB10         CAN\_F13R2\_FB10\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9228d8f828f658636990f7cd5896ccf4}{05182}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB11\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{05183}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB11\_Msk     (0x1UL << CAN\_F13R2\_FB11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{05184}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB11         CAN\_F13R2\_FB11\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae031e0a0fe7facb0d7d56c7efd3aa2ea}{05185}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB12\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{05186}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB12\_Msk     (0x1UL << CAN\_F13R2\_FB12\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{05187}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB12         CAN\_F13R2\_FB12\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bd52b9aa672bbd50a4a60f2e01c2d1}{05188}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB13\_Pos     (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{05189}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB13\_Msk     (0x1UL << CAN\_F13R2\_FB13\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{05190}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB13         CAN\_F13R2\_FB13\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32e372353ed3e56c1aad445b2616c58}{05191}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB14\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{05192}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB14\_Msk     (0x1UL << CAN\_F13R2\_FB14\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{05193}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB14         CAN\_F13R2\_FB14\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6696be0087357ad560cf24aa616021}{05194}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB15\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{05195}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB15\_Msk     (0x1UL << CAN\_F13R2\_FB15\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{05196}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB15         CAN\_F13R2\_FB15\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eca0eb5bea5956eeb4ab174c366f75}{05197}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB16\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{05198}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB16\_Msk     (0x1UL << CAN\_F13R2\_FB16\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{05199}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB16         CAN\_F13R2\_FB16\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db0458a7ddad624a4fe50458f06ebe7}{05200}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB17\_Pos     (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{05201}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB17\_Msk     (0x1UL << CAN\_F13R2\_FB17\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{05202}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB17         CAN\_F13R2\_FB17\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041ea608c1e920eca8e6b12027331761}{05203}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB18\_Pos     (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{05204}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB18\_Msk     (0x1UL << CAN\_F13R2\_FB18\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{05205}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB18         CAN\_F13R2\_FB18\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e96e3beea2a3c1bffb610cebf01012}{05206}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB19\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{05207}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB19\_Msk     (0x1UL << CAN\_F13R2\_FB19\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{05208}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB19         CAN\_F13R2\_FB19\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79bef1cef0cab3783a6351067a28670}{05209}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB20\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{05210}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB20\_Msk     (0x1UL << CAN\_F13R2\_FB20\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{05211}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB20         CAN\_F13R2\_FB20\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c135cf4d4773022ff4a284d13672082}{05212}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB21\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{05213}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB21\_Msk     (0x1UL << CAN\_F13R2\_FB21\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{05214}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB21         CAN\_F13R2\_FB21\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06db7af2bea27dea18c2c36b0ff73afa}{05215}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB22\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{05216}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB22\_Msk     (0x1UL << CAN\_F13R2\_FB22\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{05217}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB22         CAN\_F13R2\_FB22\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb354c4f61952c7a85f0ef302163b0e9}{05218}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB23\_Pos     (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{05219}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB23\_Msk     (0x1UL << CAN\_F13R2\_FB23\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{05220}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB23         CAN\_F13R2\_FB23\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b46be4b9570584370ce39342df1d8c5}{05221}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB24\_Pos     (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{05222}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB24\_Msk     (0x1UL << CAN\_F13R2\_FB24\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{05223}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB24         CAN\_F13R2\_FB24\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1923954a761ac8ae84432354317806}{05224}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB25\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{05225}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB25\_Msk     (0x1UL << CAN\_F13R2\_FB25\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{05226}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB25         CAN\_F13R2\_FB25\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b86a7f094043e077a15a6b36cab7fe}{05227}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB26\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{05228}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB26\_Msk     (0x1UL << CAN\_F13R2\_FB26\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{05229}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB26         CAN\_F13R2\_FB26\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7f1c6169d847c9acf1cc737ecf4e6f}{05230}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB27\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{05231}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB27\_Msk     (0x1UL << CAN\_F13R2\_FB27\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{05232}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB27         CAN\_F13R2\_FB27\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a19687e787196f324bf380130defc4}{05233}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB28\_Pos     (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{05234}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB28\_Msk     (0x1UL << CAN\_F13R2\_FB28\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{05235}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB28         CAN\_F13R2\_FB28\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229421e0e7697e0210ab0281c949f45}{05236}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB29\_Pos     (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{05237}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB29\_Msk     (0x1UL << CAN\_F13R2\_FB29\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{05238}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB29         CAN\_F13R2\_FB29\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f10ded80a4a78d7cf92f8b6f3ed078}{05239}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB30\_Pos     (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{05240}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB30\_Msk     (0x1UL << CAN\_F13R2\_FB30\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{05241}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB30         CAN\_F13R2\_FB30\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af7dbbe2d835ab3d050971ac07a0ea3}{05242}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB31\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{05243}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB31\_Msk     (0x1UL << CAN\_F13R2\_FB31\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{05244}} \textcolor{preprocessor}{\#define CAN\_F13R2\_FB31         CAN\_F13R2\_FB31\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05247}05247 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05248}05248 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05249}05249 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05250}05250 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05251}05251 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05252}05252 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deebcf1cf5fae1957476154502b1fb5}{05253}} \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{05254}} \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Msk            (0xFFFFFFFFUL << CRC\_DR\_DR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{05255}} \textcolor{preprocessor}{\#define CRC\_DR\_DR                CRC\_DR\_DR\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05257}05257 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63759809b1cd1cfdf46d92becc60f85}{05258}} \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{05259}} \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Msk          (0xFFUL << CRC\_IDR\_IDR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{05260}} \textcolor{preprocessor}{\#define CRC\_IDR\_IDR              CRC\_IDR\_IDR\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05262}05262 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a12ab5306d6320069e08e63cd9a56f1}{05263}} \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{05264}} \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Msk         (0x1UL << CRC\_CR\_RESET\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{05265}} \textcolor{preprocessor}{\#define CRC\_CR\_RESET             CRC\_CR\_RESET\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29fa2eebbf573932af772c709cf89841}{05266}} \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{05267}} \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Msk      (0x3UL << CRC\_CR\_POLYSIZE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a490e24d6d3775e71cf03e347ff03}{05268}} \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE          CRC\_CR\_POLYSIZE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684388729236be158fa8d084003d92ce}{05269}} \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_0        (0x1UL << CRC\_CR\_POLYSIZE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d58bc44bffc8aac3da25e6f7287e5}{05270}} \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_1        (0x2UL << CRC\_CR\_POLYSIZE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ec504b3e14150346370aa1c1c691a8}{05271}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Pos        (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{05272}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Msk        (0x3UL << CRC\_CR\_REV\_IN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{05273}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN            CRC\_CR\_REV\_IN\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{05274}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_0          (0x1UL << CRC\_CR\_REV\_IN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{05275}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_1          (0x2UL << CRC\_CR\_REV\_IN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea775e87da619d420bfde9d7eb54e22}{05276}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{05277}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Msk       (0x1UL << CRC\_CR\_REV\_OUT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72fcad54fe50ab75d2895d6e155f7}{05278}} \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT           CRC\_CR\_REV\_OUT\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05280}05280 \textcolor{comment}{/*******************  Bit definition for CRC\_INIT register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d94ab2c2c2e91e49d8a1bed2c64f070}{05281}} \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{05282}} \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Msk        (0xFFFFFFFFUL << CRC\_INIT\_INIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{05283}} \textcolor{preprocessor}{\#define CRC\_INIT\_INIT            CRC\_INIT\_INIT\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05285}05285 \textcolor{comment}{/*******************  Bit definition for CRC\_POL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ff396de342974b7bd130abce1ae5d0}{05286}} \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{05287}} \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Msk          (0xFFFFFFFFUL << CRC\_POL\_POL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{05288}} \textcolor{preprocessor}{\#define CRC\_POL\_POL              CRC\_POL\_POL\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05291}05291 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05292}05292 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05293}05293 \textcolor{comment}{/*                      Digital to Analog Converter                           */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05294}05294 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05295}05295 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05296}05296 \textcolor{comment}{/********************  Bit definition for DAC\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7663eb8440e12383fc88241acbfc99cf}{05297}} \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{05298}} \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Msk              (0x1UL << DAC\_CR\_EN1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{05299}} \textcolor{preprocessor}{\#define DAC\_CR\_EN1                  DAC\_CR\_EN1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f43af44fba93c50bf4765608ec6d902}{05300}} \textcolor{preprocessor}{\#define DAC\_CR\_BOFF1\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{05301}} \textcolor{preprocessor}{\#define DAC\_CR\_BOFF1\_Msk            (0x1UL << DAC\_CR\_BOFF1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{05302}} \textcolor{preprocessor}{\#define DAC\_CR\_BOFF1                DAC\_CR\_BOFF1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef4ab719505604c7a41e31c27fd05dd}{05303}} \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{05304}} \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Msk             (0x1UL << DAC\_CR\_TEN1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{05305}} \textcolor{preprocessor}{\#define DAC\_CR\_TEN1                 DAC\_CR\_TEN1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{05306}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Pos            (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{05307}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Msk            (0x7UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{05308}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1                DAC\_CR\_TSEL1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{05309}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_0              (0x1UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{05310}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_1              (0x2UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{05311}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_2              (0x4UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a0202d6e3295400dc21b2088d333e1}{05312}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{05313}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Msk            (0x3UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{05314}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1                DAC\_CR\_WAVE1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{05315}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_0              (0x1UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{05316}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_1              (0x2UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{05317}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{05318}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Msk            (0xFUL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{05319}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1                DAC\_CR\_MAMP1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{05320}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_0              (0x1UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{05321}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_1              (0x2UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{05322}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_2              (0x4UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{05323}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_3              (0x8UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1caf9621895f2a99c4b33a0908247b6}{05324}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Pos           (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{05325}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Msk           (0x1UL << DAC\_CR\_DMAEN1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{05326}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1               DAC\_CR\_DMAEN1\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a11a25b89aa18648594cb72bf3918bf}{05327}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{05328}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE1\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{05329}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1            DAC\_CR\_DMAUDRIE1\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2dbea8c55239069a24139f398785af4}{05330}} \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{05331}} \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Msk              (0x1UL << DAC\_CR\_EN2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{05332}} \textcolor{preprocessor}{\#define DAC\_CR\_EN2                  DAC\_CR\_EN2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb3eb9eaa48220ba7cac6204c4637b75}{05333}} \textcolor{preprocessor}{\#define DAC\_CR\_BOFF2\_Pos            (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{05334}} \textcolor{preprocessor}{\#define DAC\_CR\_BOFF2\_Msk            (0x1UL << DAC\_CR\_BOFF2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{05335}} \textcolor{preprocessor}{\#define DAC\_CR\_BOFF2                DAC\_CR\_BOFF2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ef8fa2150330a16a2b19f17caa051e}{05336}} \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Pos             (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{05337}} \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Msk             (0x1UL << DAC\_CR\_TEN2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{05338}} \textcolor{preprocessor}{\#define DAC\_CR\_TEN2                 DAC\_CR\_TEN2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{05339}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Pos            (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{05340}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Msk            (0x7UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{05341}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2                DAC\_CR\_TSEL2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{05342}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_0              (0x1UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{05343}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_1              (0x2UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{05344}} \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_2              (0x4UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7795c9de47dc6747045ee7e2e6fb8ba9}{05345}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Pos            (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{05346}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Msk            (0x3UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{05347}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2                DAC\_CR\_WAVE2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{05348}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_0              (0x1UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{05349}} \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_1              (0x2UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{05350}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Pos            (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{05351}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Msk            (0xFUL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{05352}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2                DAC\_CR\_MAMP2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{05353}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_0              (0x1UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{05354}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_1              (0x2UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{05355}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_2              (0x4UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{05356}} \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_3              (0x8UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264e3d328584463c5164a7cca726cabb}{05357}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Pos           (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{05358}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Msk           (0x1UL << DAC\_CR\_DMAEN2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{05359}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2               DAC\_CR\_DMAEN2\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bf1e308092f2ef72387eb0fc5a8412}{05360}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Pos        (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{05361}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE2\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{05362}} \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2            DAC\_CR\_DMAUDRIE2\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05364}05364 \textcolor{comment}{/*****************  Bit definition for DAC\_SWTRIGR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{05365}} \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{05366}} \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG1\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{05367}} \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1         DAC\_SWTRIGR\_SWTRIG1\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb85dac71ddd76ce877fad49a47634b5}{05368}} \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Pos     (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{05369}} \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG2\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{05370}} \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2         DAC\_SWTRIGR\_SWTRIG2\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05372}05372 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3250ec13530e0e363f0ab92c149774f}{05373}} \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{05374}} \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12R1\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{05375}} \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR        DAC\_DHR12R1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05377}05377 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1dcdc73fc338b3548cddcf84fb0c951}{05378}} \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{05379}} \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12L1\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{05380}} \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR        DAC\_DHR12L1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05382}05382 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b874c02d121c755a1d4523f2e39134e}{05383}} \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{05384}} \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8R1\_DACC1DHR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{05385}} \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR         DAC\_DHR8R1\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05387}05387 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd13752ec5bc912023c608426e47908e}{05388}} \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{05389}} \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12R2\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{05390}} \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR        DAC\_DHR12R2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05392}05392 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe559f6278c4abd3b5db6277e82925b}{05393}} \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Pos    (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{05394}} \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12L2\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{05395}} \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR        DAC\_DHR12L2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05397}05397 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8082de99f7eef453237a409763718b}{05398}} \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{05399}} \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8R2\_DACC2DHR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{05400}} \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR         DAC\_DHR8R2\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05402}05402 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12RD register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1a7b56cdc34694e1aa032be202e79d}{05403}} \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{05404}} \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{05405}} \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR        DAC\_DHR12RD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae522220c8b02ab4bcf82f122a45997d3}{05406}} \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{05407}} \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{05408}} \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR        DAC\_DHR12RD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05410}05410 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12LD register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{05411}} \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{05412}} \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{05413}} \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR        DAC\_DHR12LD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1db665f01f9d179045057d0e857da0}{05414}} \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Pos    (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{05415}} \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{05416}} \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR        DAC\_DHR12LD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05418}05418 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8RD register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac004fb7fdc93225fb835b27e39229a57}{05419}} \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{05420}} \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC1DHR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{05421}} \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR         DAC\_DHR8RD\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf849d0278349997f891d987def91224}{05422}} \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Pos     (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{05423}} \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC2DHR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{05424}} \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR         DAC\_DHR8RD\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05426}05426 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacef98a0af264fa6b23a187e74d7c82d}{05427}} \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{05428}} \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Msk       (0xFFFUL << DAC\_DOR1\_DACC1DOR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{05429}} \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR           DAC\_DOR1\_DACC1DOR\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05431}05431 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aa70d42a524b2dd911326fa65630f1}{05432}} \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{05433}} \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Msk       (0xFFFUL << DAC\_DOR2\_DACC2DOR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{05434}} \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR           DAC\_DOR2\_DACC2DOR\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05436}05436 \textcolor{comment}{/********************  Bit definition for DAC\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeeefee596334ca7c00e9dfa12cfdd83}{05437}} \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{05438}} \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Msk          (0x1UL << DAC\_SR\_DMAUDR1\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{05439}} \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1              DAC\_SR\_DMAUDR1\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa918fd0130e9edc2b4a21ff4ba17aa5e}{05440}} \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Pos          (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{05441}} \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Msk          (0x1UL << DAC\_SR\_DMAUDR2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{05442}} \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2              DAC\_SR\_DMAUDR2\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05445}05445 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05446}05446 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05447}05447 \textcolor{comment}{/*                                 Debug MCU                                  */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05448}05448 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05449}05449 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05450}05450 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05451}05451 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05452}05452 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05453}05453 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05454}05454 \textcolor{comment}{/*                             DMA Controller                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05455}05455 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05456}05456 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05457}05457 \textcolor{comment}{/********************  Bits definition for DMA\_SxCR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fe8c72b18021aec9a18b68b9df324c}{05458}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_Pos       (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c7e607fbf7db7b5515bacbb9070346}{05459}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_Msk       (0xFUL << DMA\_SxCR\_CHSEL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{05460}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL           DMA\_SxCR\_CHSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}{05461}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_0         (0x1UL << DMA\_SxCR\_CHSEL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}{05462}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_1         (0x2UL << DMA\_SxCR\_CHSEL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}{05463}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_2         (0x4UL << DMA\_SxCR\_CHSEL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2faf9a4bb13079f49c72ea10ffdfce59}{05464}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_3         (0x8UL << DMA\_SxCR\_CHSEL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bf6407dc86ae23902425ed20d90421}{05465}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Pos      (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{05466}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Msk      (0x3UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{05467}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST          DMA\_SxCR\_MBURST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{05468}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_0        (0x1UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{05469}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_1        (0x2UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596bbd1719434d9b94dc57641788484e}{05470}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{05471}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Msk      (0x3UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{05472}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST          DMA\_SxCR\_PBURST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{05473}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_0        (0x1UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{05474}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_1        (0x2UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae631c89765d8c92dde7eece6b28c58}{05475}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Pos          (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{05476}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Msk          (0x1UL << DMA\_SxCR\_CT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{05477}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CT              DMA\_SxCR\_CT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74a7510babe49319a47e4fccaceba7}{05478}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Pos         (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{05479}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Msk         (0x1UL << DMA\_SxCR\_DBM\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{05480}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM             DMA\_SxCR\_DBM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0df2c0e1e3fa3614d74ee91cefa8173}{05481}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{05482}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Msk          (0x3UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{05483}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL              DMA\_SxCR\_PL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{05484}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_0            (0x1UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{05485}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_1            (0x2UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2c688c88288e3f899e47c4d11ca4fa}{05486}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Pos      (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{05487}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Msk      (0x1UL << DMA\_SxCR\_PINCOS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{05488}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS          DMA\_SxCR\_PINCOS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55693651f2994a1c09f7b47455638a6a}{05489}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Pos       (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{05490}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Msk       (0x3UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{05491}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE           DMA\_SxCR\_MSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{05492}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_0         (0x1UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{05493}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_1         (0x2UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56479851c087f5fe7ea9656862ad35e1}{05494}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{05495}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Msk       (0x3UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{05496}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE           DMA\_SxCR\_PSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{05497}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_0         (0x1UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{05498}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_1         (0x2UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d90925c956a5196f58cf3fc89aa56f}{05499}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{05500}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Msk        (0x1UL << DMA\_SxCR\_MINC\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{05501}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC            DMA\_SxCR\_MINC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2a2143daf87c92d37da6503762f7c5}{05502}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{05503}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Msk        (0x1UL << DMA\_SxCR\_PINC\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{05504}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC            DMA\_SxCR\_PINC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34774d3e38a7f910c9eb723208457a83}{05505}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{05506}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Msk        (0x1UL << DMA\_SxCR\_CIRC\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{05507}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC            DMA\_SxCR\_CIRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8302200753a3788a5b45462513a84b6b}{05508}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{05509}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Msk         (0x3UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{05510}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR             DMA\_SxCR\_DIR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{05511}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_0           (0x1UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{05512}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_1           (0x2UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b6e1601b8fe4d4315dabeb21d87871}{05513}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{05514}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Msk      (0x1UL << DMA\_SxCR\_PFCTRL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{05515}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL          DMA\_SxCR\_PFCTRL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d5934cc3988e035dcb1bf40f6e755a}{05516}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{05517}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Msk        (0x1UL << DMA\_SxCR\_TCIE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{05518}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE            DMA\_SxCR\_TCIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed0223ba349ffb6e55d16415be0a92e}{05519}} \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{05520}} \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Msk        (0x1UL << DMA\_SxCR\_HTIE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{05521}} \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE            DMA\_SxCR\_HTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3416da006a6a698c8f95f91e0b9b4b5f}{05522}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Pos        (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{05523}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Msk        (0x1UL << DMA\_SxCR\_TEIE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{05524}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE            DMA\_SxCR\_TEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d77b99e19ffb0ce8533726db577011}{05525}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{05526}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Msk       (0x1UL << DMA\_SxCR\_DMEIE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{05527}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE           DMA\_SxCR\_DMEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae3e4666ee54b89bca73e5ce40032a8}{05528}} \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{05529}} \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Msk          (0x1UL << DMA\_SxCR\_EN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{05530}} \textcolor{preprocessor}{\#define DMA\_SxCR\_EN              DMA\_SxCR\_EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05531}05531 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05532}05532 \textcolor{comment}{/********************  Bits definition for DMA\_SxCNDTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{05533}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{05534}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_Msk            (0xFFFFUL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{05535}} \textcolor{preprocessor}{\#define DMA\_SxNDT                DMA\_SxNDT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{05536}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_0              (0x0001UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{05537}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_1              (0x0002UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{05538}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_2              (0x0004UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{05539}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_3              (0x0008UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{05540}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_4              (0x0010UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{05541}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_5              (0x0020UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{05542}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_6              (0x0040UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{05543}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_7              (0x0080UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{05544}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_8              (0x0100UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{05545}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_9              (0x0200UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{05546}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_10             (0x0400UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{05547}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_11             (0x0800UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{05548}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_12             (0x1000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{05549}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_13             (0x2000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{05550}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_14             (0x4000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{05551}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_15             (0x8000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05553}05553 \textcolor{comment}{/********************  Bits definition for DMA\_SxFCR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b0f3097f54eff7dd2d43bb1c31f736}{05554}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{05555}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Msk       (0x1UL << DMA\_SxFCR\_FEIE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{05556}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE           DMA\_SxFCR\_FEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6719968db5f4e50b30015434339db896}{05557}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Pos         (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{05558}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Msk         (0x7UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{05559}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS             DMA\_SxFCR\_FS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{05560}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_0           (0x1UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{05561}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_1           (0x2UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{05562}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_2           (0x4UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562b4b1bcd309931c42bfe7793044e91}{05563}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{05564}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Msk      (0x1UL << DMA\_SxFCR\_DMDIS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{05565}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS          DMA\_SxFCR\_DMDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6876e8621d30962774d2b72dbc720ec}{05566}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{05567}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Msk        (0x3UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{05568}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH            DMA\_SxFCR\_FTH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{05569}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_0          (0x1UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{05570}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_1          (0x2UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05572}05572 \textcolor{comment}{/********************  Bits definition for DMA\_LISR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1917ec61d4f0b063c4d63c94d00f104c}{05573}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Pos       (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{05574}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Msk       (0x1UL << DMA\_LISR\_TCIF3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{05575}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3           DMA\_LISR\_TCIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc365b9d116f7bf0fb0bdb4a36b025f0}{05576}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Pos       (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{05577}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Msk       (0x1UL << DMA\_LISR\_HTIF3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{05578}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3           DMA\_LISR\_HTIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb3514f45c12c124807ea04b5e5206d}{05579}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Pos       (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{05580}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Msk       (0x1UL << DMA\_LISR\_TEIF3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{05581}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3           DMA\_LISR\_TEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f039fe3193408bc81d812149996ea9f}{05582}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{05583}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Msk      (0x1UL << DMA\_LISR\_DMEIF3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{05584}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3          DMA\_LISR\_DMEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4ae0196dace02aceafe1fe77b6e6d7}{05585}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Pos       (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{05586}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Msk       (0x1UL << DMA\_LISR\_FEIF3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{05587}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3           DMA\_LISR\_FEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d0716b2ad4127572e8b69fb92652f19}{05588}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Pos       (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{05589}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Msk       (0x1UL << DMA\_LISR\_TCIF2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{05590}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2           DMA\_LISR\_TCIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2700c5fdeaa7186a38c920f5ec85ea49}{05591}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Pos       (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{05592}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Msk       (0x1UL << DMA\_LISR\_HTIF2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{05593}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2           DMA\_LISR\_HTIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01bf79870cef24f0875200fba8ab778}{05594}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Pos       (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{05595}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Msk       (0x1UL << DMA\_LISR\_TEIF2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{05596}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2           DMA\_LISR\_TEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad852ffba4cb1b34e1cc77ba3f5075c03}{05597}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{05598}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Msk      (0x1UL << DMA\_LISR\_DMEIF2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{05599}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2          DMA\_LISR\_DMEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53433f2c39d945b72231cff33c0b6ccb}{05600}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{05601}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Msk       (0x1UL << DMA\_LISR\_FEIF2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{05602}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2           DMA\_LISR\_FEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03abe37d6a707015bd502285aa4ab71c}{05603}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{05604}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Msk       (0x1UL << DMA\_LISR\_TCIF1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{05605}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1           DMA\_LISR\_TCIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7637307de891e63bc8ca8cb7750f4}{05606}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{05607}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Msk       (0x1UL << DMA\_LISR\_HTIF1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{05608}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1           DMA\_LISR\_HTIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7b142424b2a4901007ea232482931}{05609}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{05610}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Msk       (0x1UL << DMA\_LISR\_TEIF1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{05611}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1           DMA\_LISR\_TEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863200d27b1112aa53312c17b3130fb9}{05612}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{05613}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Msk      (0x1UL << DMA\_LISR\_DMEIF1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{05614}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1          DMA\_LISR\_DMEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8b90ddc0ba4459e396755e1fcc156f}{05615}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{05616}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Msk       (0x1UL << DMA\_LISR\_FEIF1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{05617}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1           DMA\_LISR\_FEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca6a950eb06d3526feab88473965afe}{05618}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{05619}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Msk       (0x1UL << DMA\_LISR\_TCIF0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{05620}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0           DMA\_LISR\_TCIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e84488e6b41b533d99b63e3a08008da}{05621}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{05622}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Msk       (0x1UL << DMA\_LISR\_HTIF0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{05623}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0           DMA\_LISR\_HTIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ce7d8c40ff5bece107011e99d86e16}{05624}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{05625}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Msk       (0x1UL << DMA\_LISR\_TEIF0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{05626}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0           DMA\_LISR\_TEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143abdc2acba3fb3ff2e3bc76f8cbf9d}{05627}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{05628}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Msk      (0x1UL << DMA\_LISR\_DMEIF0\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{05629}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0          DMA\_LISR\_DMEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b4469def09a256f7ce049de364650a}{05630}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{05631}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Msk       (0x1UL << DMA\_LISR\_FEIF0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{05632}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0           DMA\_LISR\_FEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05633}05633 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05634}05634 \textcolor{comment}{/********************  Bits definition for DMA\_HISR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de32d4d0c47fc9ee420f6f94e02f275}{05635}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Pos       (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{05636}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Msk       (0x1UL << DMA\_HISR\_TCIF7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{05637}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7           DMA\_HISR\_TCIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1b08aa592736655c679f9f57275ecd}{05638}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Pos       (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{05639}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Msk       (0x1UL << DMA\_HISR\_HTIF7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{05640}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7           DMA\_HISR\_HTIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7912fe43718644df70d92495a2fe8}{05641}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Pos       (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{05642}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Msk       (0x1UL << DMA\_HISR\_TEIF7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{05643}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7           DMA\_HISR\_TEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3c0b6526917df4addd70f13f7b9417}{05644}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{05645}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Msk      (0x1UL << DMA\_HISR\_DMEIF7\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{05646}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7          DMA\_HISR\_DMEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419c7042fb7439840a04e5fd445731d2}{05647}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Pos       (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{05648}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Msk       (0x1UL << DMA\_HISR\_FEIF7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{05649}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7           DMA\_HISR\_FEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ca1e8f590dcd64fae7d0aab508111}{05650}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Pos       (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{05651}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Msk       (0x1UL << DMA\_HISR\_TCIF6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{05652}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6           DMA\_HISR\_TCIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27460df561ea71167eb046d7993a3763}{05653}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Pos       (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{05654}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Msk       (0x1UL << DMA\_HISR\_HTIF6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{05655}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6           DMA\_HISR\_HTIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a1443bc4b15ef4c44d26611688b2d4}{05656}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Pos       (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{05657}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Msk       (0x1UL << DMA\_HISR\_TEIF6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{05658}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6           DMA\_HISR\_TEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94b5e23736cdcfd2980ed8339ea346c}{05659}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{05660}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Msk      (0x1UL << DMA\_HISR\_DMEIF6\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{05661}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6          DMA\_HISR\_DMEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e631133a8a3dbcdad903d73cccb160}{05662}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{05663}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Msk       (0x1UL << DMA\_HISR\_FEIF6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{05664}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6           DMA\_HISR\_FEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9ec95df27557b62d73eb337ef879433}{05665}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{05666}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Msk       (0x1UL << DMA\_HISR\_TCIF5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{05667}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5           DMA\_HISR\_TCIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922891bcfc085c0d080ce473b8515655}{05668}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{05669}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Msk       (0x1UL << DMA\_HISR\_HTIF5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{05670}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5           DMA\_HISR\_HTIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e505b2a29cc145b957dd8ea1c9c63f}{05671}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{05672}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Msk       (0x1UL << DMA\_HISR\_TEIF5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{05673}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5           DMA\_HISR\_TEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327eb55ab7770ef13a50436627bc5edf}{05674}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{05675}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Msk      (0x1UL << DMA\_HISR\_DMEIF5\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{05676}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5          DMA\_HISR\_DMEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d536ac56c423089622de3d22968843}{05677}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{05678}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Msk       (0x1UL << DMA\_HISR\_FEIF5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{05679}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5           DMA\_HISR\_FEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b35dac75c8a374912b8e99af926c97}{05680}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{05681}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Msk       (0x1UL << DMA\_HISR\_TCIF4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{05682}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4           DMA\_HISR\_TCIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39dc71e13779a10a6855de4801528a2}{05683}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{05684}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Msk       (0x1UL << DMA\_HISR\_HTIF4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{05685}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4           DMA\_HISR\_HTIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792ee749e2d12f4aa0cf3daca6b35057}{05686}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{05687}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Msk       (0x1UL << DMA\_HISR\_TEIF4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{05688}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4           DMA\_HISR\_TEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c83f6ccfd101de6926df1d9112fb4a}{05689}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{05690}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Msk      (0x1UL << DMA\_HISR\_DMEIF4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{05691}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4          DMA\_HISR\_DMEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7e45dd9031bcf619e6ca233a56a2db}{05692}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{05693}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Msk       (0x1UL << DMA\_HISR\_FEIF4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{05694}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4           DMA\_HISR\_FEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05695}05695 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05696}05696 \textcolor{comment}{/********************  Bits definition for DMA\_LIFCR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2297c4815dff938a02b0af13da8c42cd}{05697}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{05698}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF3\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{05699}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3         DMA\_LIFCR\_CTCIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879918dd49c563c83d9b0baf39f608c8}{05700}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{05701}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF3\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{05702}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3         DMA\_LIFCR\_CHTIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200a4cd37d937325c0f891cd99b879a5}{05703}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{05704}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF3\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{05705}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3         DMA\_LIFCR\_CTEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5766d430a30ebb01d926b73c4838ee7}{05706}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{05707}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF3\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{05708}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3        DMA\_LIFCR\_CDMEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce98c26903f04095ebeb872ab8599e2}{05709}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{05710}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF3\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{05711}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3         DMA\_LIFCR\_CFEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80de3a47390cdc24fdbb7a1c101d52df}{05712}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{05713}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{05714}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2         DMA\_LIFCR\_CTCIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54fe74158bbf9ebfc8905b256c16b1aa}{05715}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{05716}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{05717}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2         DMA\_LIFCR\_CHTIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4b3f5d3bbfba08a7716e8e14c7c7b2}{05718}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{05719}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{05720}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2         DMA\_LIFCR\_CTEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc5081ac74c4a7cd7b9294d8be92251}{05721}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Pos    (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{05722}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{05723}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2        DMA\_LIFCR\_CDMEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf455eeb40c690897a63399e06b980a}{05724}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{05725}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{05726}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2         DMA\_LIFCR\_CFEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2be6c298222759f49d71995f225a9c8}{05727}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{05728}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{05729}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1         DMA\_LIFCR\_CTCIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cceed053af9c55ee130b9cac3dfa40f}{05730}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{05731}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{05732}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1         DMA\_LIFCR\_CHTIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5563a90f78b2aa62d4cc65fd2ea2e8}{05733}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Pos     (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{05734}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{05735}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1         DMA\_LIFCR\_CTEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3844824818f2a180921ec71e10165}{05736}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{05737}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF1\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{05738}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1        DMA\_LIFCR\_CDMEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7449839b8ccb071b0297c04b3f308374}{05739}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{05740}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{05741}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1         DMA\_LIFCR\_CFEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee1c266c0c7d8ae75506988c24f197a}{05742}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{05743}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF0\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{05744}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0         DMA\_LIFCR\_CTCIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4745b0ea4d34ffb750b377de2865dee}{05745}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{05746}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF0\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{05747}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0         DMA\_LIFCR\_CHTIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20301e14197382e7e5f532fe6d3c21f}{05748}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{05749}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF0\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{05750}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0         DMA\_LIFCR\_CTEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9328d47385259284470fe88126f161c1}{05751}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Pos    (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{05752}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF0\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{05753}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0        DMA\_LIFCR\_CDMEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89140d2a2a82950d5cbd470e264fb525}{05754}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{05755}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF0\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{05756}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0         DMA\_LIFCR\_CFEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05757}05757 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05758}05758 \textcolor{comment}{/********************  Bits definition for DMA\_HIFCR  register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d3e6cfd2eef1e3d12e677af584447e}{05759}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Pos     (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{05760}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF7\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{05761}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7         DMA\_HIFCR\_CTCIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6f40f4c574d22ec8527d8c27e78b58}{05762}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Pos     (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{05763}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF7\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{05764}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7         DMA\_HIFCR\_CHTIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae9da1fff2402f645b428368a4aea14}{05765}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Pos     (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{05766}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF7\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{05767}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7         DMA\_HIFCR\_CTEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4cf4a690ee458370ce8482e3a9b1b9}{05768}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Pos    (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{05769}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF7\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{05770}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7        DMA\_HIFCR\_CDMEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913da2290fb4ba8484a69b34e71840c7}{05771}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Pos     (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{05772}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF7\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{05773}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7         DMA\_HIFCR\_CFEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194f6a4be6fd796e114fb77ea2f15220}{05774}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Pos     (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{05775}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF6\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{05776}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6         DMA\_HIFCR\_CTCIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4768327967dc957b842d2433d2cc5c2}{05777}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Pos     (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{05778}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF6\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{05779}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6         DMA\_HIFCR\_CHTIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f6b1fd4902396d59d0d9865bd329e}{05780}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Pos     (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{05781}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF6\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{05782}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6         DMA\_HIFCR\_CTEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a658f3e303a31be475cb1ea9957dc2e}{05783}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Pos    (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{05784}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF6\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{05785}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6        DMA\_HIFCR\_CDMEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbdd122358aad1b832dcc0a7a4405af}{05786}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Pos     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{05787}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF6\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{05788}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6         DMA\_HIFCR\_CFEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ab5fecba1f2673c14bc21e9052dc9}{05789}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Pos     (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{05790}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF5\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{05791}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5         DMA\_HIFCR\_CTCIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5d41d4856f8ff464ce01e96e9f6e3f}{05792}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Pos     (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{05793}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF5\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{05794}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5         DMA\_HIFCR\_CHTIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42493eb990d42aa17c178842ecef08bd}{05795}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Pos     (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{05796}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF5\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{05797}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5         DMA\_HIFCR\_CTEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f259d0788bd3ae21521c574d0d1a00b}{05798}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Pos    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{05799}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF5\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{05800}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5        DMA\_HIFCR\_CDMEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dbe00935c13e0ef57c08970f711a6a}{05801}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{05802}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF5\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{05803}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5         DMA\_HIFCR\_CFEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf0336605023f5db079294ebe4ea822}{05804}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{05805}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF4\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{05806}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4         DMA\_HIFCR\_CTCIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3415c8fd19bcb513fc96363d287784a4}{05807}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{05808}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF4\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{05809}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4         DMA\_HIFCR\_CHTIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d1ac1b86e7505eceef920910bd930e2}{05810}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{05811}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF4\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{05812}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4         DMA\_HIFCR\_CTEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e500de4458c78f26aa483d8f61ee7}{05813}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Pos    (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{05814}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF4\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{05815}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4        DMA\_HIFCR\_CDMEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348534b63d5c5d29a3fdd8b080866566}{05816}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{05817}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF4\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{05818}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4         DMA\_HIFCR\_CFEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05819}05819 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05820}05820 \textcolor{comment}{/******************  Bit definition for DMA\_SxPAR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323024ac58e46cdcb78e207f1749775c}{05821}} \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{05822}} \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Msk         (0xFFFFFFFFUL << DMA\_SxPAR\_PA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ea0d30f566ad469a7794e088b93ecf}{05823}} \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA             DMA\_SxPAR\_PA\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05825}05825 \textcolor{comment}{/******************  Bit definition for DMA\_SxM0AR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade05cbad452eb0b6e0a2627ff70c0145}{05826}} \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{05827}} \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Msk       (0xFFFFFFFFUL << DMA\_SxM0AR\_M0A\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87688b73616d4ff9503421a820f1cf}{05828}} \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A           DMA\_SxM0AR\_M0A\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05830}05830 \textcolor{comment}{/******************  Bit definition for DMA\_SxM1AR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61888c070a3873c9fb8ee1486772e3a}{05831}} \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{05832}} \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Msk       (0xFFFFFFFFUL << DMA\_SxM1AR\_M1A\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{05833}} \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A           DMA\_SxM1AR\_M1A\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05836}05836 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05837}05837 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05838}05838 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05839}05839 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05840}05840 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05841}05841 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4702ca255bab973cffa5dd240594a7a3}{05842}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{05843}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0\_Msk          (0x1UL << EXTI\_IMR\_MR0\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{05844}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0              EXTI\_IMR\_MR0\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eb2217e842fa69573590793a1e6b38}{05845}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{05846}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1\_Msk          (0x1UL << EXTI\_IMR\_MR1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{05847}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1              EXTI\_IMR\_MR1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58855e17d769f246e7422b3f875c85a2}{05848}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{05849}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2\_Msk          (0x1UL << EXTI\_IMR\_MR2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{05850}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2              EXTI\_IMR\_MR2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b0d4c04570bfe939843d7cb5bf15f6}{05851}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{05852}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3\_Msk          (0x1UL << EXTI\_IMR\_MR3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{05853}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3              EXTI\_IMR\_MR3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18a7ef85db4597309170659c7ff1e6c}{05854}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{05855}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4\_Msk          (0x1UL << EXTI\_IMR\_MR4\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{05856}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4              EXTI\_IMR\_MR4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f6ecdcfdf234180e99e7d9c02affc7}{05857}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{05858}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5\_Msk          (0x1UL << EXTI\_IMR\_MR5\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{05859}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5              EXTI\_IMR\_MR5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc6874ec52a6b876dd48842a28d219ba}{05860}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{05861}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6\_Msk          (0x1UL << EXTI\_IMR\_MR6\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{05862}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6              EXTI\_IMR\_MR6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b52dd9408a254ec3ba436ede0e42fa}{05863}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{05864}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7\_Msk          (0x1UL << EXTI\_IMR\_MR7\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{05865}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7              EXTI\_IMR\_MR7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ad8042623ea52664eb00b43e35dcb7}{05866}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{05867}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8\_Msk          (0x1UL << EXTI\_IMR\_MR8\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{05868}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8              EXTI\_IMR\_MR8\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9b5e7500420b3ce5a2b711ed73fa50}{05869}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{05870}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9\_Msk          (0x1UL << EXTI\_IMR\_MR9\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{05871}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9              EXTI\_IMR\_MR9\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8a8f8245716f96dde7049e27435f9a}{05872}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{05873}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10\_Msk         (0x1UL << EXTI\_IMR\_MR10\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{05874}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10             EXTI\_IMR\_MR10\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cc04d8d5116420b5b63c2f7c6b98e3}{05875}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{05876}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11\_Msk         (0x1UL << EXTI\_IMR\_MR11\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{05877}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11             EXTI\_IMR\_MR11\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd5fe4e39d5ff13ad5d3a051ffd2b73}{05878}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{05879}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12\_Msk         (0x1UL << EXTI\_IMR\_MR12\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{05880}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12             EXTI\_IMR\_MR12\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658584854eb1f7c9ad43934e5cb9f2a}{05881}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13\_Pos         (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{05882}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13\_Msk         (0x1UL << EXTI\_IMR\_MR13\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{05883}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13             EXTI\_IMR\_MR13\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cb292831097d4790e00b89987cf5bb}{05884}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14\_Pos         (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{05885}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14\_Msk         (0x1UL << EXTI\_IMR\_MR14\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{05886}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14             EXTI\_IMR\_MR14\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e87a9c94dd2cdf7ea1851c2af7727b}{05887}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15\_Pos         (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{05888}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15\_Msk         (0x1UL << EXTI\_IMR\_MR15\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{05889}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15             EXTI\_IMR\_MR15\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc8dc837cd6326f1fb7fae42e56ef74}{05890}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{05891}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16\_Msk         (0x1UL << EXTI\_IMR\_MR16\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{05892}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16             EXTI\_IMR\_MR16\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc90bbbbc4137c8af29df2fc0162ae5}{05893}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17\_Pos         (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{05894}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17\_Msk         (0x1UL << EXTI\_IMR\_MR17\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{05895}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17             EXTI\_IMR\_MR17\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9084142db0eac80226038ced74846aa8}{05896}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18\_Pos         (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{05897}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18\_Msk         (0x1UL << EXTI\_IMR\_MR18\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{05898}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18             EXTI\_IMR\_MR18\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d1beae3a87cd1515fd1104bb2e0ac5}{05899}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19\_Pos         (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{05900}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19\_Msk         (0x1UL << EXTI\_IMR\_MR19\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{05901}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19             EXTI\_IMR\_MR19\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a252b7afd91a453cd613fca4792aed}{05902}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{05903}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20\_Msk         (0x1UL << EXTI\_IMR\_MR20\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{05904}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20             EXTI\_IMR\_MR20\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777cbe130041b394e728de96fac11175}{05905}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{05906}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21\_Msk         (0x1UL << EXTI\_IMR\_MR21\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{05907}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21             EXTI\_IMR\_MR21\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83efcf05bd49c293779334f366a3e342}{05908}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{05909}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22\_Msk         (0x1UL << EXTI\_IMR\_MR22\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{05910}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22             EXTI\_IMR\_MR22\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2973f034a994068aa3e9ba20bc3e95c8}{05911}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR23\_Pos         (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208224c30cd771d0e35d28e6584ac9a5}{05912}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR23\_Msk         (0x1UL << EXTI\_IMR\_MR23\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad03e0ffe4e9aba719518244adfd7a96}{05913}} \textcolor{preprocessor}{\#define EXTI\_IMR\_MR23             EXTI\_IMR\_MR23\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05915}05915 \textcolor{comment}{/* Reference Defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae43e6abdba2e7d7b7eaa07b268f288b3}{05916}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM0                        EXTI\_IMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1498c6a9cb8eb9842b83a2e91b3c290d}{05917}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM1                        EXTI\_IMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10013221a5de01374bb63623ca68d5a5}{05918}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM2                        EXTI\_IMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e8e899926ae962ae34dc9d143fd09}{05919}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM3                        EXTI\_IMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad3c244ed0a107b5c4f96470a914348}{05920}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM4                        EXTI\_IMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91070bca3731cbe48e7bc97de97631a5}{05921}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM5                        EXTI\_IMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab55682980062f57cdb981aa649fbf3}{05922}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM6                        EXTI\_IMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ee214b24d450efe0c52d0b1dae0f4}{05923}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM7                        EXTI\_IMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc41defd6bd026adde49d44ad1e8a5c4}{05924}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM8                        EXTI\_IMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a43b1d5d7f5dabbc44b03bdab7a6c3e}{05925}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM9                        EXTI\_IMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e31c6dd167542dc8660c7dd6f31e0e9}{05926}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM10                       EXTI\_IMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441a9f074c104d67a7629467724f3a0}{05927}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM11                       EXTI\_IMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab736b78d54e4ae9b5f1ee0bebbda1e4d}{05928}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM12                       EXTI\_IMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b835eee91599273c334d6bed80bdaca}{05929}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM13                       EXTI\_IMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933e1e28d08958b9800cbfbea953b9e6}{05930}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM14                       EXTI\_IMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ac63565a42896a10eb5b56d45df7f1}{05931}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM15                       EXTI\_IMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e28d73aacdcc55491fe44c2e840398}{05932}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM16                       EXTI\_IMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db46755679e595721057e90574b1434}{05933}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM17                       EXTI\_IMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0a2063e564c44ba51733e0fcf25745}{05934}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM18                       EXTI\_IMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc8bc70fd30f54311218abe6c52c21c}{05935}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM19                       EXTI\_IMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec4f917392fcd3b64bfae4d17fe1808}{05936}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM20                       EXTI\_IMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9539fd6427a262f7cdbd42cd68a10eca}{05937}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM21                       EXTI\_IMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cb948001efcf6d1cf4968160f3aa5}{05938}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM22                       EXTI\_IMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf008e923f14d37d5fefc433384184e12}{05939}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM23                       EXTI\_IMR\_MR23}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05940}05940 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe01103a449e5f81a25c733a3c1a03c}{05941}} \textcolor{preprocessor}{\#define EXTI\_IMR\_IM\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{05942}} \textcolor{preprocessor}{\#define EXTI\_IMR\_IM\_Msk           (0xFFFFFFUL << EXTI\_IMR\_IM\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{05943}} \textcolor{preprocessor}{\#define EXTI\_IMR\_IM               EXTI\_IMR\_IM\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05945}05945 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10ad3eba24a4fadc9e58e9b81c17494}{05946}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{05947}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0\_Msk          (0x1UL << EXTI\_EMR\_MR0\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{05948}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0              EXTI\_EMR\_MR0\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2891b4a57f827defecd2ebb2cac457b}{05949}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{05950}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1\_Msk          (0x1UL << EXTI\_EMR\_MR1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{05951}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1              EXTI\_EMR\_MR1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e8782d37f1f13cc30d86c2c3a02576}{05952}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{05953}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2\_Msk          (0x1UL << EXTI\_EMR\_MR2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{05954}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2              EXTI\_EMR\_MR2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac760511bc46050ceb4ece479ead54b}{05955}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{05956}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3\_Msk          (0x1UL << EXTI\_EMR\_MR3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{05957}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3              EXTI\_EMR\_MR3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a337713821f1ea29a953eee7a2a6d2f}{05958}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{05959}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4\_Msk          (0x1UL << EXTI\_EMR\_MR4\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{05960}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4              EXTI\_EMR\_MR4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7760224986ab31fc06f5d84aa3b7f}{05961}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{05962}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5\_Msk          (0x1UL << EXTI\_EMR\_MR5\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{05963}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5              EXTI\_EMR\_MR5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3210ae740c584799c07b1e7995e4252}{05964}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{05965}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6\_Msk          (0x1UL << EXTI\_EMR\_MR6\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{05966}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6              EXTI\_EMR\_MR6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafbf203c2dae41123f2eaf6565bb2f4}{05967}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{05968}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7\_Msk          (0x1UL << EXTI\_EMR\_MR7\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{05969}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7              EXTI\_EMR\_MR7\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3349563ae0947ec6c441fe912fb0ede}{05970}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{05971}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8\_Msk          (0x1UL << EXTI\_EMR\_MR8\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{05972}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8              EXTI\_EMR\_MR8\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42d64759efd55a329c207a31c7e3033}{05973}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{05974}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9\_Msk          (0x1UL << EXTI\_EMR\_MR9\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{05975}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9              EXTI\_EMR\_MR9\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead96297678ea28e56765731de3f8511}{05976}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{05977}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10\_Msk         (0x1UL << EXTI\_EMR\_MR10\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{05978}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10             EXTI\_EMR\_MR10\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744443e18392efb9d31ceeabc2ba9786}{05979}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{05980}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11\_Msk         (0x1UL << EXTI\_EMR\_MR11\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{05981}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11             EXTI\_EMR\_MR11\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf200c3d4abdc44356ff3bfc66c136e}{05982}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{05983}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12\_Msk         (0x1UL << EXTI\_EMR\_MR12\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{05984}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12             EXTI\_EMR\_MR12\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf17cbe9663809770d498fe8d28a6e5}{05985}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13\_Pos         (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{05986}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13\_Msk         (0x1UL << EXTI\_EMR\_MR13\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{05987}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13             EXTI\_EMR\_MR13\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0dd6f7d71f00964f930cba3e7fc9d14}{05988}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14\_Pos         (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{05989}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14\_Msk         (0x1UL << EXTI\_EMR\_MR14\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{05990}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14             EXTI\_EMR\_MR14\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee0004caa46c2946bb05305cd93baa1}{05991}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15\_Pos         (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{05992}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15\_Msk         (0x1UL << EXTI\_EMR\_MR15\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{05993}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15             EXTI\_EMR\_MR15\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b3657ea27bac2cfe0676dfa893157}{05994}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{05995}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16\_Msk         (0x1UL << EXTI\_EMR\_MR16\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{05996}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16             EXTI\_EMR\_MR16\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad853ef0d4af0ed5b68581464a067e1ab}{05997}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17\_Pos         (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{05998}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17\_Msk         (0x1UL << EXTI\_EMR\_MR17\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l05999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{05999}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17             EXTI\_EMR\_MR17\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edb364e6ab767686e3c40b177489f00}{06000}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18\_Pos         (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{06001}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18\_Msk         (0x1UL << EXTI\_EMR\_MR18\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{06002}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18             EXTI\_EMR\_MR18\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f832c2588cb200a51d52c5dc8c8a}{06003}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19\_Pos         (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{06004}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19\_Msk         (0x1UL << EXTI\_EMR\_MR19\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{06005}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19             EXTI\_EMR\_MR19\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67b8f9a15a25b5d2bc93d72082652bd}{06006}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{06007}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20\_Msk         (0x1UL << EXTI\_EMR\_MR20\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{06008}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20             EXTI\_EMR\_MR20\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a62823a85e5c8543646c7c6b273e2f}{06009}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{06010}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21\_Msk         (0x1UL << EXTI\_EMR\_MR21\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{06011}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21             EXTI\_EMR\_MR21\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52ca7f79c4b6092d6e2b781f0355bd8}{06012}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{06013}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22\_Msk         (0x1UL << EXTI\_EMR\_MR22\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{06014}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22             EXTI\_EMR\_MR22\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d08797081d9cb9ecead99371a645bc3}{06015}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR23\_Pos         (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdea5a531978f3bf6b7de4472bd54e6}{06016}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR23\_Msk         (0x1UL << EXTI\_EMR\_MR23\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08ac6b29d8a15fc593950600753b8ee}{06017}} \textcolor{preprocessor}{\#define EXTI\_EMR\_MR23             EXTI\_EMR\_MR23\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06019}06019 \textcolor{comment}{/* Reference Defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf972d7547ed83843150667c301a9d348}{06020}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM0                        EXTI\_EMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07843e6ff5b4ddd02bcf6c66a08cac93}{06021}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM1                        EXTI\_EMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c31569533b3b6d76f99da69b4d168}{06022}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM2                        EXTI\_EMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2bd51b6a0981492a29436ef2b53344}{06023}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM3                        EXTI\_EMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3f176db76b4eb2cc1400f76afc967a}{06024}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM4                        EXTI\_EMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0210d29dceb5682d01786b6fcf47fe}{06025}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM5                        EXTI\_EMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c05702eec349cbbcce9b7bc825e2fd8}{06026}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM6                        EXTI\_EMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04b9ef7548fb0564beae69739bdea72}{06027}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM7                        EXTI\_EMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af57b60f4623e5a65011519dd707991}{06028}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM8                        EXTI\_EMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3757f0da147b7bb49719cb69096b5bc7}{06029}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM9                        EXTI\_EMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad548185c3c99b69f3eaec50067999112}{06030}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM10                       EXTI\_EMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d0782c45b8b0951c8bbb5e7037a52b}{06031}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM11                       EXTI\_EMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9eaec30663289e66b9d9b40682910f}{06032}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM12                       EXTI\_EMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fc88afc4ba8231f4368527cc983d50}{06033}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM13                       EXTI\_EMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3c10c55ef88bb255f899d0d0939c98}{06034}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM14                       EXTI\_EMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3690bd10db8f6505368f84d1d360d83}{06035}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM15                       EXTI\_EMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadea424b2e5e1e8733e5f8ba76b16c6c}{06036}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM16                       EXTI\_EMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f640eaa67ff0f9e3e849fdc65f7f34e}{06037}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM17                       EXTI\_EMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7162c4422ad98bec692f15dda4e011eb}{06038}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM18                       EXTI\_EMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96076632bf23a1dfb53cfada4008d7b3}{06039}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM19                       EXTI\_EMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a88ab99418d93b7277f19736c14c6c2}{06040}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM20                       EXTI\_EMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17512ecb4d8572e8b73ab1a427fd500}{06041}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM21                       EXTI\_EMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b9e9ec368a547f58ab7f6359c58bdf}{06042}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM22                       EXTI\_EMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91695431bc9d35db5f1771358c22ddbe}{06043}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM23                       EXTI\_EMR\_MR23}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06044}06044 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06045}06045 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06046}06046 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa359160d5aba50c4aff40330fd99d426}{06047}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{06048}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0\_Msk         (0x1UL << EXTI\_RTSR\_TR0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{06049}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0             EXTI\_RTSR\_TR0\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099233be3061fa5c0e44cbf3e20b6394}{06050}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{06051}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1\_Msk         (0x1UL << EXTI\_RTSR\_TR1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{06052}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1             EXTI\_RTSR\_TR1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b2187bec09d19b2b79382c25ff3b4b}{06053}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{06054}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2\_Msk         (0x1UL << EXTI\_RTSR\_TR2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{06055}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2             EXTI\_RTSR\_TR2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae95954e4c5e25f225d3cad0e2b2362}{06056}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3\_Pos         (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{06057}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3\_Msk         (0x1UL << EXTI\_RTSR\_TR3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{06058}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3             EXTI\_RTSR\_TR3\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa95865d62fde25381efad4f0c38cd8bd}{06059}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{06060}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4\_Msk         (0x1UL << EXTI\_RTSR\_TR4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{06061}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4             EXTI\_RTSR\_TR4\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29eade4e6218042bad165fd8cb162662}{06062}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{06063}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5\_Msk         (0x1UL << EXTI\_RTSR\_TR5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{06064}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5             EXTI\_RTSR\_TR5\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5fd949f067c605127932367ba4dad5}{06065}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{06066}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6\_Msk         (0x1UL << EXTI\_RTSR\_TR6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{06067}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6             EXTI\_RTSR\_TR6\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f320ed539b225c1e4f50e3cfb43100}{06068}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7\_Pos         (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{06069}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7\_Msk         (0x1UL << EXTI\_RTSR\_TR7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{06070}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7             EXTI\_RTSR\_TR7\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bcf9229eced0f5101842fd9585e40}{06071}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{06072}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8\_Msk         (0x1UL << EXTI\_RTSR\_TR8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{06073}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8             EXTI\_RTSR\_TR8\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3c856ba7076de4742cea9494d2d97b}{06074}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{06075}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9\_Msk         (0x1UL << EXTI\_RTSR\_TR9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{06076}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9             EXTI\_RTSR\_TR9\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19c55236009d4d88273be1fe6d17b69}{06077}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{06078}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10\_Msk        (0x1UL << EXTI\_RTSR\_TR10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{06079}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10            EXTI\_RTSR\_TR10\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f11477d08556852c4cf210f75d11920}{06080}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11\_Pos        (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{06081}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11\_Msk        (0x1UL << EXTI\_RTSR\_TR11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{06082}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11            EXTI\_RTSR\_TR11\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b0314682ff50f85bd8d5570fb6935a}{06083}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{06084}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12\_Msk        (0x1UL << EXTI\_RTSR\_TR12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{06085}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12            EXTI\_RTSR\_TR12\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20176d8fa4181b22a833e1598e96b153}{06086}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{06087}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13\_Msk        (0x1UL << EXTI\_RTSR\_TR13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{06088}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13            EXTI\_RTSR\_TR13\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e76cfdc7657907d423ba90dcac7bc90}{06089}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14\_Pos        (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{06090}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14\_Msk        (0x1UL << EXTI\_RTSR\_TR14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{06091}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14            EXTI\_RTSR\_TR14\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62a698b0b47384cd72f49ebb9f17f4c}{06092}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15\_Pos        (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{06093}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15\_Msk        (0x1UL << EXTI\_RTSR\_TR15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{06094}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15            EXTI\_RTSR\_TR15\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c280314b145321c6a62ce2764d1fd59}{06095}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{06096}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16\_Msk        (0x1UL << EXTI\_RTSR\_TR16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{06097}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16            EXTI\_RTSR\_TR16\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47fa1d5d96ea124413c3b81b9c10f75f}{06098}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17\_Pos        (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{06099}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17\_Msk        (0x1UL << EXTI\_RTSR\_TR17\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{06100}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17            EXTI\_RTSR\_TR17\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49afa76eab5b3a7d5e5640fced73047c}{06101}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18\_Pos        (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{06102}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18\_Msk        (0x1UL << EXTI\_RTSR\_TR18\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{06103}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18            EXTI\_RTSR\_TR18\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9bfa9cb8df10ec1e3c2dd50235231c}{06104}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19\_Pos        (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{06105}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19\_Msk        (0x1UL << EXTI\_RTSR\_TR19\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{06106}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19            EXTI\_RTSR\_TR19\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825c9ea20abb9a733bc90b94440fbc63}{06107}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{06108}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20\_Msk        (0x1UL << EXTI\_RTSR\_TR20\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}{06109}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20            EXTI\_RTSR\_TR20\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a92f33d68f20f61d92563404305ba35}{06110}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21\_Pos        (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{06111}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21\_Msk        (0x1UL << EXTI\_RTSR\_TR21\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}{06112}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21            EXTI\_RTSR\_TR21\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b6c8e3b151388284c11fad135c06f3}{06113}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22\_Pos        (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{06114}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22\_Msk        (0x1UL << EXTI\_RTSR\_TR22\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}{06115}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22            EXTI\_RTSR\_TR22\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973571d8aac7ce8e83496f282e6b269d}{06116}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR23\_Pos        (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2422fa93b18c0ca7473de258dffe39}{06117}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR23\_Msk        (0x1UL << EXTI\_RTSR\_TR23\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11744e9be9f49d12b8c315ef54efda91}{06118}} \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR23            EXTI\_RTSR\_TR23\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06120}06120 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a92993932aa377be10ff0376f600b9f}{06121}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{06122}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0\_Msk         (0x1UL << EXTI\_FTSR\_TR0\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{06123}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0             EXTI\_FTSR\_TR0\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf26d85ea048d7c483094a9eebaa7aba}{06124}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{06125}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1\_Msk         (0x1UL << EXTI\_FTSR\_TR1\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{06126}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1             EXTI\_FTSR\_TR1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e560479e3bcf114aca570bd170079}{06127}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{06128}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2\_Msk         (0x1UL << EXTI\_FTSR\_TR2\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{06129}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2             EXTI\_FTSR\_TR2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7f91925c2ac9c267480ed6b9fc1a04}{06130}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3\_Pos         (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{06131}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3\_Msk         (0x1UL << EXTI\_FTSR\_TR3\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{06132}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3             EXTI\_FTSR\_TR3\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa295a76e5ee487856be1dde365373f5d}{06133}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{06134}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4\_Msk         (0x1UL << EXTI\_FTSR\_TR4\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{06135}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4             EXTI\_FTSR\_TR4\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3affd9eee854acf6d5e1d820421532}{06136}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{06137}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5\_Msk         (0x1UL << EXTI\_FTSR\_TR5\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{06138}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5             EXTI\_FTSR\_TR5\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5995bc6ec7301b6623c8014fd9db711}{06139}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{06140}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6\_Msk         (0x1UL << EXTI\_FTSR\_TR6\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{06141}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6             EXTI\_FTSR\_TR6\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf100b4a2a76bcfdc3f7d0da8d39cc8b1}{06142}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7\_Pos         (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{06143}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7\_Msk         (0x1UL << EXTI\_FTSR\_TR7\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{06144}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7             EXTI\_FTSR\_TR7\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1e5c22b9a7b2b53fbcc3d50a7ac80a}{06145}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{06146}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8\_Msk         (0x1UL << EXTI\_FTSR\_TR8\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{06147}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8             EXTI\_FTSR\_TR8\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165ac2e2e46e32debc7efd99e258e608}{06148}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{06149}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9\_Msk         (0x1UL << EXTI\_FTSR\_TR9\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{06150}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9             EXTI\_FTSR\_TR9\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0592581c7bd1ea908087aa319528fdae}{06151}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{06152}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10\_Msk        (0x1UL << EXTI\_FTSR\_TR10\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{06153}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10            EXTI\_FTSR\_TR10\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ce99e8292f13831e1c8eaa79dc3554}{06154}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11\_Pos        (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{06155}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11\_Msk        (0x1UL << EXTI\_FTSR\_TR11\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{06156}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11            EXTI\_FTSR\_TR11\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f1f39d43c981697a040fc94abbbfc1}{06157}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{06158}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12\_Msk        (0x1UL << EXTI\_FTSR\_TR12\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{06159}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12            EXTI\_FTSR\_TR12\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd86158859c108fbe911aff6498eb15b}{06160}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{06161}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13\_Msk        (0x1UL << EXTI\_FTSR\_TR13\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{06162}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13            EXTI\_FTSR\_TR13\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9b96b99f65602a7d5285d62b8c0ac}{06163}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14\_Pos        (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{06164}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14\_Msk        (0x1UL << EXTI\_FTSR\_TR14\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{06165}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14            EXTI\_FTSR\_TR14\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3ca20b1ac9fdf5794fe609a3fe333}{06166}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15\_Pos        (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{06167}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15\_Msk        (0x1UL << EXTI\_FTSR\_TR15\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{06168}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15            EXTI\_FTSR\_TR15\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b123b9f8f09d0d1fcb29f846279ce21}{06169}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{06170}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16\_Msk        (0x1UL << EXTI\_FTSR\_TR16\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{06171}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16            EXTI\_FTSR\_TR16\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5a7f78ce681c3f1b7afbaf3471d1f4}{06172}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17\_Pos        (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{06173}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17\_Msk        (0x1UL << EXTI\_FTSR\_TR17\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{06174}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17            EXTI\_FTSR\_TR17\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a49bf16fd86f2e5f0c0cd439be375f}{06175}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18\_Pos        (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{06176}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18\_Msk        (0x1UL << EXTI\_FTSR\_TR18\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{06177}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18            EXTI\_FTSR\_TR18\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf317413191ad372394192996edebfcb3}{06178}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19\_Pos        (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{06179}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19\_Msk        (0x1UL << EXTI\_FTSR\_TR19\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{06180}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19            EXTI\_FTSR\_TR19\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159e0d936264a23e36e44430355412c3}{06181}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{06182}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20\_Msk        (0x1UL << EXTI\_FTSR\_TR20\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}{06183}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20            EXTI\_FTSR\_TR20\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53324986eef8e0f233b9d7c7650f88f8}{06184}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21\_Pos        (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{06185}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21\_Msk        (0x1UL << EXTI\_FTSR\_TR21\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}{06186}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21            EXTI\_FTSR\_TR21\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf272ea16ee6c30f486255e71179f34d}{06187}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22\_Pos        (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{06188}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22\_Msk        (0x1UL << EXTI\_FTSR\_TR22\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}{06189}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22            EXTI\_FTSR\_TR22\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b137027490fd16bbc723586c2756bc}{06190}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR23\_Pos        (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5916c49b756e29dbfa308171376fe8ef}{06191}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR23\_Msk        (0x1UL << EXTI\_FTSR\_TR23\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b61d843ead0dd9d2d7f5fdce934726c}{06192}} \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR23            EXTI\_FTSR\_TR23\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06194}06194 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfabfaaaf3453afad037f2b4ee959d}{06195}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{06196}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0\_Msk     (0x1UL << EXTI\_SWIER\_SWIER0\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{06197}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0         EXTI\_SWIER\_SWIER0\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7afd1d1f63c7a76bae06e5c5d86e96}{06198}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1\_Pos     (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{06199}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1\_Msk     (0x1UL << EXTI\_SWIER\_SWIER1\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{06200}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1         EXTI\_SWIER\_SWIER1\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc778d2738c9f6b76c560c98c0995c6}{06201}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2\_Pos     (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{06202}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2\_Msk     (0x1UL << EXTI\_SWIER\_SWIER2\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{06203}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2         EXTI\_SWIER\_SWIER2\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaadaa259d663aebd65a50639e1907e5c}{06204}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3\_Pos     (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{06205}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3\_Msk     (0x1UL << EXTI\_SWIER\_SWIER3\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{06206}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3         EXTI\_SWIER\_SWIER3\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c17eacb283557123595fb08107d9f5}{06207}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4\_Pos     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{06208}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4\_Msk     (0x1UL << EXTI\_SWIER\_SWIER4\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{06209}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4         EXTI\_SWIER\_SWIER4\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626a1b735d1a60ffd3490c307dce91e5}{06210}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{06211}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5\_Msk     (0x1UL << EXTI\_SWIER\_SWIER5\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{06212}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5         EXTI\_SWIER\_SWIER5\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5de035fe3b407ebd937d15b85bb8a6}{06213}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{06214}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6\_Msk     (0x1UL << EXTI\_SWIER\_SWIER6\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{06215}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6         EXTI\_SWIER\_SWIER6\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9dd65850bb89ff5205240324494035}{06216}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7\_Pos     (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{06217}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7\_Msk     (0x1UL << EXTI\_SWIER\_SWIER7\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{06218}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7         EXTI\_SWIER\_SWIER7\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606f473204836b050515446b252877c5}{06219}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8\_Pos     (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{06220}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8\_Msk     (0x1UL << EXTI\_SWIER\_SWIER8\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{06221}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8         EXTI\_SWIER\_SWIER8\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f6e0def3861e207f4affc4f9755d4}{06222}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9\_Pos     (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{06223}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9\_Msk     (0x1UL << EXTI\_SWIER\_SWIER9\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{06224}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9         EXTI\_SWIER\_SWIER9\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b7316b4b5dde162c9acd4e1d1a441}{06225}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10\_Pos    (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{06226}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10\_Msk    (0x1UL << EXTI\_SWIER\_SWIER10\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{06227}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10        EXTI\_SWIER\_SWIER10\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37276792859bdf50b5bc358b78d4fbbd}{06228}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11\_Pos    (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{06229}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11\_Msk    (0x1UL << EXTI\_SWIER\_SWIER11\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{06230}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11        EXTI\_SWIER\_SWIER11\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28ccd43920facdbbb974c9e37c40961}{06231}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12\_Pos    (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{06232}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12\_Msk    (0x1UL << EXTI\_SWIER\_SWIER12\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{06233}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12        EXTI\_SWIER\_SWIER12\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73603dbe0418523c2c83957265e7e65d}{06234}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13\_Pos    (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{06235}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13\_Msk    (0x1UL << EXTI\_SWIER\_SWIER13\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{06236}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13        EXTI\_SWIER\_SWIER13\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295bced15121047e453c21f0b32c4de}{06237}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14\_Pos    (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{06238}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14\_Msk    (0x1UL << EXTI\_SWIER\_SWIER14\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{06239}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14        EXTI\_SWIER\_SWIER14\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3550ed355b125e7e32503596d47d3b}{06240}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15\_Pos    (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{06241}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15\_Msk    (0x1UL << EXTI\_SWIER\_SWIER15\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{06242}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15        EXTI\_SWIER\_SWIER15\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2a375858bd09f73db412291d9672c5}{06243}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{06244}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16\_Msk    (0x1UL << EXTI\_SWIER\_SWIER16\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{06245}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16        EXTI\_SWIER\_SWIER16\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0e994273bfe6b3bdf630b68c673ce7}{06246}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17\_Pos    (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{06247}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17\_Msk    (0x1UL << EXTI\_SWIER\_SWIER17\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{06248}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17        EXTI\_SWIER\_SWIER17\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf33aa36748aefb6e66d4c2094a94518}{06249}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18\_Pos    (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{06250}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18\_Msk    (0x1UL << EXTI\_SWIER\_SWIER18\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{06251}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18        EXTI\_SWIER\_SWIER18\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87df3a3d69a14c70b19e1d69c00a7c6}{06252}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19\_Pos    (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{06253}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19\_Msk    (0x1UL << EXTI\_SWIER\_SWIER19\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{06254}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19        EXTI\_SWIER\_SWIER19\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a016281fe0bb15bc0ca4ba9b11f97f}{06255}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20\_Pos    (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{06256}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20\_Msk    (0x1UL << EXTI\_SWIER\_SWIER20\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}{06257}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20        EXTI\_SWIER\_SWIER20\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34163f6b2b814470372c81f5591efc8a}{06258}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21\_Pos    (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{06259}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21\_Msk    (0x1UL << EXTI\_SWIER\_SWIER21\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}{06260}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21        EXTI\_SWIER\_SWIER21\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedc6a73eb5e640541c1b13a822a315a}{06261}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22\_Pos    (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{06262}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22\_Msk    (0x1UL << EXTI\_SWIER\_SWIER22\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}{06263}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22        EXTI\_SWIER\_SWIER22\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18da750dfc2776f12ef6725cb0d22007}{06264}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER23\_Pos    (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623b271f65c26ea7d803f89cbf007057}{06265}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER23\_Msk    (0x1UL << EXTI\_SWIER\_SWIER23\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0d9fe21d5923032c4c8f49b15e5456}{06266}} \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER23        EXTI\_SWIER\_SWIER23\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06268}06268 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67b1832b8c6ebd37c07d774bf7b79c8}{06269}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR0\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{06270}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR0\_Msk           (0x1UL << EXTI\_PR\_PR0\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{06271}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR0               EXTI\_PR\_PR0\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7adebcc32984cb835d47179d34206eb}{06272}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR1\_Pos           (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{06273}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR1\_Msk           (0x1UL << EXTI\_PR\_PR1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{06274}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR1               EXTI\_PR\_PR1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa65f5976eeb883b977b391e3fbb690}{06275}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR2\_Pos           (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{06276}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR2\_Msk           (0x1UL << EXTI\_PR\_PR2\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{06277}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR2               EXTI\_PR\_PR2\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad56d3f9d10fd4c75bf4ba756e3778ea0}{06278}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR3\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{06279}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR3\_Msk           (0x1UL << EXTI\_PR\_PR3\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{06280}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR3               EXTI\_PR\_PR3\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58443521d982443a49db3fb2c273f5e4}{06281}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR4\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{06282}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR4\_Msk           (0x1UL << EXTI\_PR\_PR4\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{06283}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR4               EXTI\_PR\_PR4\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab011cd54f79dd8093ed093c53f9a69f5}{06284}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR5\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{06285}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR5\_Msk           (0x1UL << EXTI\_PR\_PR5\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{06286}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR5               EXTI\_PR\_PR5\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348bfafc8c5751e74b93c27f2ddce116}{06287}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR6\_Pos           (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{06288}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR6\_Msk           (0x1UL << EXTI\_PR\_PR6\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{06289}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR6               EXTI\_PR\_PR6\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fd7463743a65921d47e3e888e22fbf}{06290}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR7\_Pos           (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{06291}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR7\_Msk           (0x1UL << EXTI\_PR\_PR7\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{06292}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR7               EXTI\_PR\_PR7\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e264ce486fde316beef4d01b07377d}{06293}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR8\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{06294}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR8\_Msk           (0x1UL << EXTI\_PR\_PR8\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{06295}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR8               EXTI\_PR\_PR8\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74df770efeeac2a51b21229994b265e8}{06296}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR9\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{06297}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR9\_Msk           (0x1UL << EXTI\_PR\_PR9\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{06298}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR9               EXTI\_PR\_PR9\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f38ede7f65d599654716b9c70119997}{06299}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR10\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{06300}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR10\_Msk          (0x1UL << EXTI\_PR\_PR10\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{06301}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR10              EXTI\_PR\_PR10\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b7515b407f5831dc120540379ab0ee}{06302}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR11\_Pos          (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{06303}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR11\_Msk          (0x1UL << EXTI\_PR\_PR11\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{06304}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR11              EXTI\_PR\_PR11\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe319cbf2bf25f1854993b7e9a88c02e}{06305}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR12\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{06306}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR12\_Msk          (0x1UL << EXTI\_PR\_PR12\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{06307}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR12              EXTI\_PR\_PR12\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c6b6143b3874744573c9ab8f30f65}{06308}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR13\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{06309}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR13\_Msk          (0x1UL << EXTI\_PR\_PR13\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{06310}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR13              EXTI\_PR\_PR13\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52a67e5e44c06a2e40c3d4c721b345}{06311}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR14\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{06312}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR14\_Msk          (0x1UL << EXTI\_PR\_PR14\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{06313}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR14              EXTI\_PR\_PR14\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d396fd4e0a34ebb0d44d2eb53daa753}{06314}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR15\_Pos          (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{06315}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR15\_Msk          (0x1UL << EXTI\_PR\_PR15\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{06316}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR15              EXTI\_PR\_PR15\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810ea68a9e4297e245dacdfe77855a}{06317}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR16\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{06318}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR16\_Msk          (0x1UL << EXTI\_PR\_PR16\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{06319}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR16              EXTI\_PR\_PR16\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c42d3340997c553862f81db64944af9}{06320}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR17\_Pos          (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{06321}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR17\_Msk          (0x1UL << EXTI\_PR\_PR17\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{06322}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR17              EXTI\_PR\_PR17\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cfa57b6c19a9a31eb05adfbb24399a}{06323}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR18\_Pos          (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{06324}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR18\_Msk          (0x1UL << EXTI\_PR\_PR18\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{06325}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR18              EXTI\_PR\_PR18\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a38e5f6a0896bb0c6c2f3e32a5d51f8}{06326}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR19\_Pos          (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{06327}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR19\_Msk          (0x1UL << EXTI\_PR\_PR19\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{06328}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR19              EXTI\_PR\_PR19\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d5ef04e855f2eb705305eba6cf00b9}{06329}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR20\_Pos          (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{06330}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR20\_Msk          (0x1UL << EXTI\_PR\_PR20\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}{06331}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR20              EXTI\_PR\_PR20\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad693094b03aec71eeca641ef0739d950}{06332}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR21\_Pos          (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{06333}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR21\_Msk          (0x1UL << EXTI\_PR\_PR21\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}{06334}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR21              EXTI\_PR\_PR21\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d26bbce3e69e8c80b67e81db99cc2ff}{06335}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR22\_Pos          (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{06336}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR22\_Msk          (0x1UL << EXTI\_PR\_PR22\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}{06337}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR22              EXTI\_PR\_PR22\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9228eed7e42b5a449441d93eef467689}{06338}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR23\_Pos          (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2cb99d6839ee555c917dd7e34a9cb7}{06339}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR23\_Msk          (0x1UL << EXTI\_PR\_PR23\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2845a72f30844d1b0e32e1ba843cc7}{06340}} \textcolor{preprocessor}{\#define EXTI\_PR\_PR23              EXTI\_PR\_PR23\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06342}06342 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06343}06343 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06344}06344 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06345}06345 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06346}06346 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06347}06347 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06348}06348 \textcolor{comment}{* @brief FLASH Total Sectors Number}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06349}06349 \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d83bdaa00f69521aa42e3f2f2f8db2}{06350}} \textcolor{preprocessor}{\#define FLASH\_SECTOR\_TOTAL  8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06351}06351 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06352}06352 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{06353}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{06354}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Msk         (0xFUL << FLASH\_ACR\_LATENCY\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{06355}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY             FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{06356}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS         0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{06357}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS         0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{06358}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS         0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{06359}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS         0x00000003U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{06360}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS         0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{06361}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS         0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{06362}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS         0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{06363}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS         0x00000007U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f8078f5374cc3f5a03d32d820166d1}{06364}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_8WS         0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1eb3fa1ed22b5eaf27127dbc595c94}{06365}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_9WS         0x00000009U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfa58b7a1ceac2a54a01c35183c606f}{06366}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_10WS        0x0000000AU}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090b61ac30c669a4aa444e6ac8b1840d}{06367}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_11WS        0x0000000BU}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab15fcf83d62d874c46a2693f2436e14e}{06368}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_12WS        0x0000000CU}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69dcbabace32e958f918bf10aaf3460}{06369}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_13WS        0x0000000DU}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4fe4205ceb9511137d1649849d3761}{06370}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_14WS        0x0000000EU}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91adfcf84aadad50a0127d2865353683}{06371}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_15WS        0x0000000FU}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1b922e6400999bfabcde78d1c6f59b}{06372}} \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{06373}} \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Msk          (0x1UL << FLASH\_ACR\_PRFTEN\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}{06374}} \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN              FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ccbcb8346959772809e542a94e40c6}{06375}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ARTEN\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e457d79b2843caff38001f7f9f4709}{06376}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ARTEN\_Msk           (0x1UL << FLASH\_ACR\_ARTEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a24264f2371dad617505fc2c38ffeb}{06377}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ARTEN               FLASH\_ACR\_ARTEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46c0181ed8f6a30045ff5df59cfd9cfa}{06378}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ARTRST\_Pos          (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1120feafc88c25edf799a7aa66a7258d}{06379}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ARTRST\_Msk          (0x1UL << FLASH\_ACR\_ARTRST\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0051abc7a24e46567873784befa6d61d}{06380}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ARTRST              FLASH\_ACR\_ARTRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06381}06381 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06382}06382 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2013e875c4c210b820e502feea6c9fb1}{06383}} \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{06384}} \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Msk              (0x1UL << FLASH\_SR\_EOP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{06385}} \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                  FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66326a667d2cae284b5cfcc54074c286}{06386}} \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{06387}} \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Msk            (0x1UL << FLASH\_SR\_OPERR\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572ae889294e816eb130362cdb6193b2}{06388}} \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR                FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace591108151f52fd0f18273c00403b80}{06389}} \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{06390}} \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Msk           (0x1UL << FLASH\_SR\_WRPERR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{06391}} \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR               FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{06392}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{06393}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Msk           (0x1UL << FLASH\_SR\_PGAERR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}{06394}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR               FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07140ebffc87a7d5c0e006e9753bc12}{06395}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR\_Pos           (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caf6ab98ec1dd59205297dcf582c945}{06396}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR\_Msk           (0x1UL << FLASH\_SR\_PGPERR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}{06397}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR               FLASH\_SR\_PGPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf6043563af71737063fad3bd0c20cf}{06398}} \textcolor{preprocessor}{\#define FLASH\_SR\_ERSERR\_Pos           (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5919394e36db3ae516ee2c53697f54}{06399}} \textcolor{preprocessor}{\#define FLASH\_SR\_ERSERR\_Msk           (0x1UL << FLASH\_SR\_ERSERR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa6aada39a58ff064e62efb26baba36}{06400}} \textcolor{preprocessor}{\#define FLASH\_SR\_ERSERR               FLASH\_SR\_ERSERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9df04f2a8711d3a14d2ce54c732a7}{06401}} \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{06402}} \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Msk            (0x1UL << FLASH\_SR\_RDERR\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaee278396daaec501ff5a98bb68bd01}{06403}} \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR                FLASH\_SR\_RDERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fff488dcd0ba14694a05d8c061441e0}{06404}} \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{06405}} \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Msk              (0x1UL << FLASH\_SR\_BSY\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{06406}} \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                  FLASH\_SR\_BSY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06407}06407 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06408}06408 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{06409}} \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{06410}} \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Msk               (0x1UL << FLASH\_CR\_PG\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{06411}} \textcolor{preprocessor}{\#define FLASH\_CR\_PG                   FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8aa46dd6b3ec7eac3981210966235e}{06412}} \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Pos              (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{06413}} \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Msk              (0x1UL << FLASH\_CR\_SER\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}{06414}} \textcolor{preprocessor}{\#define FLASH\_CR\_SER                  FLASH\_CR\_SER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{06415}} \textcolor{preprocessor}{\#define FLASH\_CR\_MER\_Pos              (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{06416}} \textcolor{preprocessor}{\#define FLASH\_CR\_MER\_Msk              (0x1UL << FLASH\_CR\_MER\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{06417}} \textcolor{preprocessor}{\#define FLASH\_CR\_MER                  FLASH\_CR\_MER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{06418}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Pos              (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{06419}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Msk              (0xFUL << FLASH\_CR\_SNB\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}{06420}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB                  FLASH\_CR\_SNB\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{06421}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_0                0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{06422}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_1                0x00000010U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{06423}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_2                0x00000020U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{06424}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_3                0x00000040U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0242af989594850be999d37750caa5c5}{06425}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{06426}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Msk            (0x3UL << FLASH\_CR\_PSIZE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}{06427}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE                FLASH\_CR\_PSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{06428}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_0              (0x1UL << FLASH\_CR\_PSIZE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{06429}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_1              (0x2UL << FLASH\_CR\_PSIZE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7925df36a4d15838d8cb457f671e7532}{06430}} \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Pos             (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{06431}} \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Msk             (0x1UL << FLASH\_CR\_STRT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{06432}} \textcolor{preprocessor}{\#define FLASH\_CR\_STRT                 FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162a7fa45cb85ba0df0942a2519478}{06433}} \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Pos            (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{06434}} \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Msk            (0x1UL << FLASH\_CR\_EOPIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{06435}} \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab075c4eeff509cfe0f34040c29edfb05}{06436}} \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Pos            (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{06437}} \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Msk            (0x1UL << FLASH\_CR\_ERRIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{06438}} \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE                FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4f2684cfc9c4407e626767bf0434aa}{06439}} \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE\_Pos          (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd3a080e6c25fb66b1521928a00c855}{06440}} \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE\_Msk          (0x1UL << FLASH\_CR\_RDERRIE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f54ae022dd6410180073c659c7807d}{06441}} \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE              FLASH\_CR\_RDERRIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74509adc6db3db66803966b25423cae}{06442}} \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Pos             (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{06443}} \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Msk             (0x1UL << FLASH\_CR\_LOCK\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{06444}} \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                 FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06445}06445 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06446}06446 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf12a3ac81fbc65a12d83ed398b6ef28}{06447}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{06448}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Msk       (0x1UL << FLASH\_OPTCR\_OPTLOCK\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}{06449}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK           FLASH\_OPTCR\_OPTLOCK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a4a90f9f76098cdca63d9931bc79d7}{06450}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93699ed3b5dc9bb83833f2bf1610b11}{06451}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT\_Msk       (0x1UL << FLASH\_OPTCR\_OPTSTRT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}{06452}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT           FLASH\_OPTCR\_OPTSTRT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b8edfc20be3140e72411130fd9c2c}{06453}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb4145b4e60c9aba5a41b52ca7de42}{06454}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_Msk       (0x3UL << FLASH\_OPTCR\_BOR\_LEV\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}{06455}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV           FLASH\_OPTCR\_BOR\_LEV\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}{06456}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_0         (0x1UL << FLASH\_OPTCR\_BOR\_LEV\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}{06457}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_1         (0x2UL << FLASH\_OPTCR\_BOR\_LEV\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7b60ec1e39071b4a8a13cb3fdff444}{06458}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WWDG\_SW\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga685f31646f4a06ed7e4504ac4c9e11d2}{06459}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WWDG\_SW\_Msk       (0x1UL << FLASH\_OPTCR\_WWDG\_SW\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81ad6fa206d4f9c40d760c7a9a15717}{06460}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WWDG\_SW           FLASH\_OPTCR\_WWDG\_SW\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ea87b5713661a22bc6c7e782020431}{06461}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_SW\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga856636407dc6239f67ffe986293a8dd7}{06462}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_SW\_Msk       (0x1UL << FLASH\_OPTCR\_IWDG\_SW\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83f732b451386e03e6fcfbf7b94f0841}{06463}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_SW           FLASH\_OPTCR\_IWDG\_SW\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df94d9b6c39215d53adeb12124ffe2a}{06464}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203b0fae4100b7cb942d38ab22459793}{06465}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP\_Msk     (0x1UL << FLASH\_OPTCR\_nRST\_STOP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}{06466}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP         FLASH\_OPTCR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1240d379a33450a4a5fd676f13cd4db2}{06467}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY\_Pos    (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3e4e48e88b93407109e671e8aaf0e}{06468}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY\_Msk    (0x1UL << FLASH\_OPTCR\_nRST\_STDBY\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}{06469}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY        FLASH\_OPTCR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{06470}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc4c590daea652ce57f3a44a6a67d84}{06471}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_Msk           (0xFFUL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a}{06472}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP               FLASH\_OPTCR\_RDP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{06473}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_0             (0x01UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{06474}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_1             (0x02UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{06475}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_2             (0x04UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{06476}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_3             (0x08UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{06477}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_4             (0x10UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{06478}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_5             (0x20UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{06479}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_6             (0x40UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{06480}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_7             (0x80UL << FLASH\_OPTCR\_RDP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb898dd74f16687db438fac87e762e40}{06481}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aa677769879cad328db0ee92829df}{06482}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_Msk          (0xFFUL << FLASH\_OPTCR\_nWRP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1}{06483}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP              FLASH\_OPTCR\_nWRP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}{06484}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_0            0x00010000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}{06485}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_1            0x00020000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}{06486}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_2            0x00040000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}{06487}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_3            0x00080000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}{06488}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_4            0x00100000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}{06489}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_5            0x00200000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}{06490}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_6            0x00400000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}{06491}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_7            0x00800000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fcd71bd6e19e1cfdd83c53a585ae081}{06492}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_STDBY\_Pos    (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa63d74140786fee07c9b0f1e31c902}{06493}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_STDBY\_Msk    (0x1UL << FLASH\_OPTCR\_IWDG\_STDBY\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae36f4a89a8a3ede771a472782d63ea06}{06494}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_STDBY        FLASH\_OPTCR\_IWDG\_STDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488b13c168299a4412e3f72f4022301b}{06495}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_STOP\_Pos     (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4930af3578c74e390b533cc6ebdc1480}{06496}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_STOP\_Msk     (0x1UL << FLASH\_OPTCR\_IWDG\_STOP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d476fd36c13eb96217bc19fdd64957}{06497}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_IWDG\_STOP         FLASH\_OPTCR\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06498}06498 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06499}06499 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR1 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cb29cbd3f84b2099a85f6e5e1cc562}{06500}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_BOOT\_ADD0\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3663447d3f6208047863899cbc5e7923}{06501}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_BOOT\_ADD0\_Msk    (0xFFFFUL << FLASH\_OPTCR1\_BOOT\_ADD0\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1aaa1265bd01ad6a1cdcaa59b1a9a09}{06502}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_BOOT\_ADD0        FLASH\_OPTCR1\_BOOT\_ADD0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7aebce818db451259ece86079f1c7dd}{06503}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_BOOT\_ADD1\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42ffc68724f24cc94644fb4bc9bd7f54}{06504}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_BOOT\_ADD1\_Msk    (0xFFFFUL << FLASH\_OPTCR1\_BOOT\_ADD1\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9a0ccbb30fe68f0e91e61c74b8cc4d1}{06505}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_BOOT\_ADD1        FLASH\_OPTCR1\_BOOT\_ADD1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06506}06506 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06507}06507 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR2 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de638aa14d6d6fd469d3b2b1f7ef622}{06508}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba605b013e41244e2f464e688b0abe5}{06509}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_Msk        (0xFFUL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a62e7c4c2e531badba7c4569da6779}{06510}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP            FLASH\_OPTCR2\_PCROP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636aa00652ff5069dfba7e7e1fc26bb0}{06511}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_0          (0x01UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb801158b560a7cd8b93701e521c129c}{06512}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_1          (0x02UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70797f1c5132b3d4db775bd50d866d2}{06513}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_2          (0x04UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4747972ca38b61a3498a3d926ec2970b}{06514}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_3          (0x08UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa491aa306d3e4cb085861aaadc6d5557}{06515}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_4          (0x10UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga056f859a0f928d862e224fd56fa823a9}{06516}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_5          (0x20UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36446634e0be7df6d3cfcc8cbec33b08}{06517}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_6          (0x40UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeeb850b75c757990a0b75273702144f}{06518}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_7          (0x80UL << FLASH\_OPTCR2\_PCROP\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622dce5fdbb28f46b4d684498024741d}{06519}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_RDP\_Pos    (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5870cd251685b1310c1f9c2389dfcbfa}{06520}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_RDP\_Msk    (0x1UL << FLASH\_OPTCR2\_PCROP\_RDP\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f9fa617057c392cdee24ad05c20952}{06521}} \textcolor{preprocessor}{\#define FLASH\_OPTCR2\_PCROP\_RDP        FLASH\_OPTCR2\_PCROP\_RDP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06522}06522 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06523}06523 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06524}06524 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06525}06525 \textcolor{comment}{/*                          Flexible Memory Controller                        */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06526}06526 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06527}06527 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06528}06528 \textcolor{comment}{/******************  Bit definition for FMC\_BCR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab8ba7d053a4bca4b4918c09ada0f07}{06529}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MBKEN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6b1e9a8f5a4ca804aaef43ccd4c4dc}{06530}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MBKEN\_Msk         (0x1UL << FMC\_BCR1\_MBKEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8071c51a621c27198498af06ea0adf15}{06531}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MBKEN             FMC\_BCR1\_MBKEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5ebed1eb335b84a503472e7d9d6057}{06532}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MUXEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e38b82480f3835ea42a42e609b7bd8}{06533}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MUXEN\_Msk         (0x1UL << FMC\_BCR1\_MUXEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264e6e4d5724db35b934f697b0a0cbba}{06534}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MUXEN             FMC\_BCR1\_MUXEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213232f0ba01f0fadaf1fb4a71f5ae48}{06535}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga816927d7872ebbaeeec91efd4fc78d69}{06536}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_Msk          (0x3UL << FMC\_BCR1\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead0f00cdc16a6c8d50d5b9e51d5e38}{06537}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP              FMC\_BCR1\_MTYP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12b651b6fec1d5cc19a41f15f373302}{06538}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_0            (0x1UL << FMC\_BCR1\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ac66a7011c2ef381a9512dedab49c2}{06539}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_1            (0x2UL << FMC\_BCR1\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992bffce9adef82ae775e764201a5536}{06540}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abe485579fd26879f6ccbf2a52302de}{06541}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_Msk          (0x3UL << FMC\_BCR1\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf441da43ab55821ee7274c2eff4951}{06542}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID              FMC\_BCR1\_MWID\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b20787ab0e36d2b42a1645a87f2614}{06543}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_0            (0x1UL << FMC\_BCR1\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e257468b72dc62f66a67133b9d7b2a}{06544}} \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_1            (0x2UL << FMC\_BCR1\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa000e939d0f7a388902546864bf36d56}{06545}} \textcolor{preprocessor}{\#define FMC\_BCR1\_FACCEN\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b09b7a4001f93de3a172956d1e0cc63}{06546}} \textcolor{preprocessor}{\#define FMC\_BCR1\_FACCEN\_Msk        (0x1UL << FMC\_BCR1\_FACCEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2399e833b0d207fafa5ba6d9dfb5e0}{06547}} \textcolor{preprocessor}{\#define FMC\_BCR1\_FACCEN            FMC\_BCR1\_FACCEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0466c88879626ea63e43b16b7f8ea7}{06548}} \textcolor{preprocessor}{\#define FMC\_BCR1\_BURSTEN\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabba264784410528f5ea264e8573dddcb}{06549}} \textcolor{preprocessor}{\#define FMC\_BCR1\_BURSTEN\_Msk       (0x1UL << FMC\_BCR1\_BURSTEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eddbefa7bf439fb39ef0d9a2debac76}{06550}} \textcolor{preprocessor}{\#define FMC\_BCR1\_BURSTEN           FMC\_BCR1\_BURSTEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be95971b438956d35abca7424d5b75b}{06551}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITPOL\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54962dc497f2c51a1dc3ffa7e12b48ed}{06552}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITPOL\_Msk       (0x1UL << FMC\_BCR1\_WAITPOL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884394e393c0b7719ee4297989690956}{06553}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITPOL           FMC\_BCR1\_WAITPOL\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45c867d9f3a047e00a540dae22906ab}{06554}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WRAPMOD\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdb6ae1b160154d2800fec088789536}{06555}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WRAPMOD\_Msk       (0x1UL << FMC\_BCR1\_WRAPMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4887574d60a2d62134710aafea506486}{06556}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WRAPMOD           FMC\_BCR1\_WRAPMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb65d4d48d3d946bb6cf9e7bdfaa156d}{06557}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITCFG\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300ff27720b15b8f4c6573259ddbe1b0}{06558}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITCFG\_Msk       (0x1UL << FMC\_BCR1\_WAITCFG\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3965a2c338566154c6fe79c5d07989}{06559}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITCFG           FMC\_BCR1\_WAITCFG\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a11d7609cb04ec0760a9f67c077ee3}{06560}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WREN\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc3c3ed8d41e29b12231fedffdb6c55}{06561}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WREN\_Msk          (0x1UL << FMC\_BCR1\_WREN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d44d438efe1c501fe1705b8c24674a}{06562}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WREN              FMC\_BCR1\_WREN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e7f6585c4614dfd1c0f57ec10c0ed}{06563}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITEN\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab640de34fee1da765abbdcab7e7e9510}{06564}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITEN\_Msk        (0x1UL << FMC\_BCR1\_WAITEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4203a3390f8eb0fc6064f7fc23c22b98}{06565}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITEN            FMC\_BCR1\_WAITEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998ca904835fbef34107fd64d0f377d5}{06566}} \textcolor{preprocessor}{\#define FMC\_BCR1\_EXTMOD\_Pos        (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce72680fa014f635a9d1ef2a517e1c4}{06567}} \textcolor{preprocessor}{\#define FMC\_BCR1\_EXTMOD\_Msk        (0x1UL << FMC\_BCR1\_EXTMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1fcf43df17e45825939c7839de4f8d}{06568}} \textcolor{preprocessor}{\#define FMC\_BCR1\_EXTMOD            FMC\_BCR1\_EXTMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4e1bf275dfc75805decaec7da38eba}{06569}} \textcolor{preprocessor}{\#define FMC\_BCR1\_ASYNCWAIT\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9d68e7901dafdb9179c619239390a}{06570}} \textcolor{preprocessor}{\#define FMC\_BCR1\_ASYNCWAIT\_Msk     (0x1UL << FMC\_BCR1\_ASYNCWAIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19306ae46c68880f1e10ad7e973a329f}{06571}} \textcolor{preprocessor}{\#define FMC\_BCR1\_ASYNCWAIT         FMC\_BCR1\_ASYNCWAIT\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5b34df1383c8ba84c71b4bde9238ac}{06572}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ad94baad3418fa5faca68ab871bb02}{06573}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_Msk        (0x7UL << FMC\_BCR1\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac648a5eb8b02da6f44559de903bcef5f}{06574}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE            FMC\_BCR1\_CPSIZE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa921858a5afbd90ac9aaa3f95b2c4159}{06575}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_0          (0x1UL << FMC\_BCR1\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bdb91c832146adf7b3c7acc8abecab6}{06576}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_1          (0x2UL << FMC\_BCR1\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4ea9a1656dcb26a06522f183763a55c}{06577}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_2          (0x4UL << FMC\_BCR1\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7712906986509d79ef6f1dd5b47f4a}{06578}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CBURSTRW\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0e8ffa06f87a01c3bd10be8058304f}{06579}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CBURSTRW\_Msk      (0x1UL << FMC\_BCR1\_CBURSTRW\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cedbd16af9eadf6b20ff39bc5bfcc87}{06580}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CBURSTRW          FMC\_BCR1\_CBURSTRW\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d9aba9e8ab80646da11764e8afd90e}{06581}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae873484b8a524889aa32c553d5e72f8a}{06582}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Msk        (0x1UL << FMC\_BCR1\_CCLKEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{06583}} \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN            FMC\_BCR1\_CCLKEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71e21bd0d62df4b250dc2c41340e4cb}{06584}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473707832ee86b97812bab3044bb37cb}{06585}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS\_Msk         (0x1UL << FMC\_BCR1\_WFDIS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9126627358994c4a4957d22187bb173d}{06586}} \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS             FMC\_BCR1\_WFDIS\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06588}06588 \textcolor{comment}{/******************  Bit definition for FMC\_BCR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa052f6b0961fe97d45b90af86eb8b637}{06589}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MBKEN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370df2226ca74b52d5cc1a9990f233d2}{06590}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MBKEN\_Msk         (0x1UL << FMC\_BCR2\_MBKEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga806ffcbb7df09854fadaa6359937abc7}{06591}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MBKEN             FMC\_BCR2\_MBKEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cfe6b7cc7e8d5d6092ebc5d150dbde8}{06592}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MUXEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c6c92e36775ec50957b670cc57bc85}{06593}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MUXEN\_Msk         (0x1UL << FMC\_BCR2\_MUXEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec63981e041671ea66929db82b8249b8}{06594}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MUXEN             FMC\_BCR2\_MUXEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbf4f30b569a257d1b6e1363cd62944}{06595}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea1f97f57680632fbea3e79dbf13c610}{06596}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_Msk          (0x3UL << FMC\_BCR2\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88084314578cf2ff414628ede49de766}{06597}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP              FMC\_BCR2\_MTYP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f4d78a02f70ac0fac1e86afa0b1ff8}{06598}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_0            (0x1UL << FMC\_BCR2\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0270700f81c52bd3db35beb2257f4db}{06599}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_1            (0x2UL << FMC\_BCR2\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2319c91f9c6421a6d5940a00d00db95c}{06600}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fd33b0b4708f769107d6a89c42b0a0}{06601}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_Msk          (0x3UL << FMC\_BCR2\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a8b2a704d52ff724800026e9f91286}{06602}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID              FMC\_BCR2\_MWID\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14065f0a50b4ef296979b37e4a935a25}{06603}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_0            (0x1UL << FMC\_BCR2\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8481092d5dc21f3074a05589e80db5ab}{06604}} \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_1            (0x2UL << FMC\_BCR2\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad565541d7ac766bb5e7895eda6252036}{06605}} \textcolor{preprocessor}{\#define FMC\_BCR2\_FACCEN\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcf204b33b322b3c3c2ae6c88d5bd8c}{06606}} \textcolor{preprocessor}{\#define FMC\_BCR2\_FACCEN\_Msk        (0x1UL << FMC\_BCR2\_FACCEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7f4b003caeab1bc64558f6be54fd9f}{06607}} \textcolor{preprocessor}{\#define FMC\_BCR2\_FACCEN            FMC\_BCR2\_FACCEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga463d8802f47cf8e8b90ee0428596b18b}{06608}} \textcolor{preprocessor}{\#define FMC\_BCR2\_BURSTEN\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9038ef034f31b54447739c215b938361}{06609}} \textcolor{preprocessor}{\#define FMC\_BCR2\_BURSTEN\_Msk       (0x1UL << FMC\_BCR2\_BURSTEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0660c58f9d930249478ca408e61a89b8}{06610}} \textcolor{preprocessor}{\#define FMC\_BCR2\_BURSTEN           FMC\_BCR2\_BURSTEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51d39641eca32323878d0503669eb4b}{06611}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITPOL\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0226b930fb819aed7fa5bb06062da3bb}{06612}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITPOL\_Msk       (0x1UL << FMC\_BCR2\_WAITPOL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00b7b8a4f2f955127be17323d645b53}{06613}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITPOL           FMC\_BCR2\_WAITPOL\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ca527f3e750f1278a4c12d0909b1aa}{06614}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WRAPMOD\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7b0afa40ade5616ecbc16bcf0a899c}{06615}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WRAPMOD\_Msk       (0x1UL << FMC\_BCR2\_WRAPMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f1f2f62004b807bc3069ce6fb4a9e7}{06616}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WRAPMOD           FMC\_BCR2\_WRAPMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad821bf10421791b5c5f51171ba64c155}{06617}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITCFG\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga444329d1c7a3ffcf2525bb4895961cfa}{06618}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITCFG\_Msk       (0x1UL << FMC\_BCR2\_WAITCFG\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e8b6114c93f1cf1965b0f819feffc9}{06619}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITCFG           FMC\_BCR2\_WAITCFG\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf660bea7ecc5447c703119d9b0ee78d7}{06620}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WREN\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cab79811a1f393e722211e84db493b}{06621}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WREN\_Msk          (0x1UL << FMC\_BCR2\_WREN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c7a9a40f277a54aad2e082e790d795}{06622}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WREN              FMC\_BCR2\_WREN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981acb431dcfdf60fb2ee4b6dbf0ed0}{06623}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITEN\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad364c8aa697816897ffa5c4b0a504ba8}{06624}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITEN\_Msk        (0x1UL << FMC\_BCR2\_WAITEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7581e32000958dfc6c79b2f4f408c4b}{06625}} \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITEN            FMC\_BCR2\_WAITEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc9cb6db2649bdb7cd94208682d2a1}{06626}} \textcolor{preprocessor}{\#define FMC\_BCR2\_EXTMOD\_Pos        (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc765c7e2fdbc11f4d20339ec8a5dedd}{06627}} \textcolor{preprocessor}{\#define FMC\_BCR2\_EXTMOD\_Msk        (0x1UL << FMC\_BCR2\_EXTMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45954b41bab797d2e476f29ac8a266cb}{06628}} \textcolor{preprocessor}{\#define FMC\_BCR2\_EXTMOD            FMC\_BCR2\_EXTMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a09821d7e846e765739aebf57b40d4c}{06629}} \textcolor{preprocessor}{\#define FMC\_BCR2\_ASYNCWAIT\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga839a83d5d72579123a29a59403c730f1}{06630}} \textcolor{preprocessor}{\#define FMC\_BCR2\_ASYNCWAIT\_Msk     (0x1UL << FMC\_BCR2\_ASYNCWAIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9197133e4621db082f725c685291790b}{06631}} \textcolor{preprocessor}{\#define FMC\_BCR2\_ASYNCWAIT         FMC\_BCR2\_ASYNCWAIT\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1069debe06ae7509b86ba8e991c0f41}{06632}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ca9bf442af403ab4066f1bc08521f0}{06633}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_Msk        (0x7UL << FMC\_BCR2\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98c8d6fde9f61eb2a3c1c0ddfe55ee32}{06634}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE            FMC\_BCR2\_CPSIZE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a0d4a9730cea0e181e69c75843397c}{06635}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_0          (0x1UL << FMC\_BCR2\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6061ac41e2ab3b3dc25b82159f760e2}{06636}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_1          (0x2UL << FMC\_BCR2\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d53936eefe3b7d83c4fa9546326a75f}{06637}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_2          (0x4UL << FMC\_BCR2\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09fa95380f4e37f9b26b31f6c7dd63b}{06638}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CBURSTRW\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef4e07f69a8d2c56505eabc1cf4757b}{06639}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CBURSTRW\_Msk      (0x1UL << FMC\_BCR2\_CBURSTRW\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b82c6919935d04c4c9767e150e69b2}{06640}} \textcolor{preprocessor}{\#define FMC\_BCR2\_CBURSTRW          FMC\_BCR2\_CBURSTRW\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06642}06642 \textcolor{comment}{/******************  Bit definition for FMC\_BCR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b4f7d14c1c6734738f9a71ddd5c04ed}{06643}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MBKEN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa766e1c37e91d09bf4ad94d6190c36}{06644}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MBKEN\_Msk         (0x1UL << FMC\_BCR3\_MBKEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39d746796860729b8450895c15dbd1f}{06645}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MBKEN             FMC\_BCR3\_MBKEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af4f5400610851d3f1281ae99c237ac}{06646}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MUXEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53cec77bb480a2f5657ce18a083d47d}{06647}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MUXEN\_Msk         (0x1UL << FMC\_BCR3\_MUXEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60c25b0762169d8c04f46cd1d6dbd5b0}{06648}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MUXEN             FMC\_BCR3\_MUXEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06e2edd76c8eee825d72e0ad780f7d7}{06649}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e82f35a5226f85fc177626b451b2fea}{06650}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_Msk          (0x3UL << FMC\_BCR3\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc0d07c2ad888c8d6bd055af2606ac0}{06651}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP              FMC\_BCR3\_MTYP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c33fb83a655f54b1b4efd2bcfd79261}{06652}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_0            (0x1UL << FMC\_BCR3\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b9621adfe4a689d7cddfce37b85904}{06653}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_1            (0x2UL << FMC\_BCR3\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac334c310b0a758c416ae8b4bf6acfd7c}{06654}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3134e17087694363211a1f8360d01e8b}{06655}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_Msk          (0x3UL << FMC\_BCR3\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f15d87e56d26ccbc51372e17f7adb2b}{06656}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID              FMC\_BCR3\_MWID\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c1db3faf4f829d6c622ba3b7749695}{06657}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_0            (0x1UL << FMC\_BCR3\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b2d6e169df228db7cfcfd8b4218e8}{06658}} \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_1            (0x2UL << FMC\_BCR3\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6812033ef5ee7a6215f3068ac2e18004}{06659}} \textcolor{preprocessor}{\#define FMC\_BCR3\_FACCEN\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717516d0b091afeced2cd79f5593ca6c}{06660}} \textcolor{preprocessor}{\#define FMC\_BCR3\_FACCEN\_Msk        (0x1UL << FMC\_BCR3\_FACCEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f32d231117767911be359eac4c0fb12}{06661}} \textcolor{preprocessor}{\#define FMC\_BCR3\_FACCEN            FMC\_BCR3\_FACCEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b01b348279d8513a3f126783106285}{06662}} \textcolor{preprocessor}{\#define FMC\_BCR3\_BURSTEN\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda7ad7c0dfc6f807326a1a64f792273}{06663}} \textcolor{preprocessor}{\#define FMC\_BCR3\_BURSTEN\_Msk       (0x1UL << FMC\_BCR3\_BURSTEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5914fb00e14f35e4325c3dd4b08d2e5}{06664}} \textcolor{preprocessor}{\#define FMC\_BCR3\_BURSTEN           FMC\_BCR3\_BURSTEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9d5734f5e7e3fae81ccb324ec1cdb4}{06665}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITPOL\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f71c558c27339e913b38a4a2dd679df}{06666}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITPOL\_Msk       (0x1UL << FMC\_BCR3\_WAITPOL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84113bc1c81eee0d8cf6f7ffab072384}{06667}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITPOL           FMC\_BCR3\_WAITPOL\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0950191ef9056c6c3796077dd7af1bcc}{06668}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WRAPMOD\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd8b763d0091ea8039a8ae48834225dd}{06669}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WRAPMOD\_Msk       (0x1UL << FMC\_BCR3\_WRAPMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790d309d632b1f387e66455210e18a67}{06670}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WRAPMOD           FMC\_BCR3\_WRAPMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d24cf8f26c9ac4bbcf14017fce666}{06671}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITCFG\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac733efc2466cdfad76386a90c7364103}{06672}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITCFG\_Msk       (0x1UL << FMC\_BCR3\_WAITCFG\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80825cd2cadfe3e1da7c830ea5f99ca8}{06673}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITCFG           FMC\_BCR3\_WAITCFG\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3601086af31aecafcd117c573a082403}{06674}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WREN\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9714aa02964a7559dc3410a7c405a5ec}{06675}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WREN\_Msk          (0x1UL << FMC\_BCR3\_WREN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2ab7b6cd958a686a95e6b0b1c932a0}{06676}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WREN              FMC\_BCR3\_WREN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e5c651da6bf2cf98fc310295331b37}{06677}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITEN\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6a33883aa7a329f4e6e0022518237c}{06678}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITEN\_Msk        (0x1UL << FMC\_BCR3\_WAITEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ce6546f9c8f4a3f6a1c33b7ab2255e}{06679}} \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITEN            FMC\_BCR3\_WAITEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e4ce2f32a4b89fedf0fa4e8a352cc9}{06680}} \textcolor{preprocessor}{\#define FMC\_BCR3\_EXTMOD\_Pos        (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdbce644791f6df0aaacb0a1f62c2428}{06681}} \textcolor{preprocessor}{\#define FMC\_BCR3\_EXTMOD\_Msk        (0x1UL << FMC\_BCR3\_EXTMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1926f28a527467e4d85950f0ca2f2a}{06682}} \textcolor{preprocessor}{\#define FMC\_BCR3\_EXTMOD            FMC\_BCR3\_EXTMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12b95138fd884e4dda554faecd60bf4}{06683}} \textcolor{preprocessor}{\#define FMC\_BCR3\_ASYNCWAIT\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe012e966e2beae6946235e272385dd7}{06684}} \textcolor{preprocessor}{\#define FMC\_BCR3\_ASYNCWAIT\_Msk     (0x1UL << FMC\_BCR3\_ASYNCWAIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fdcc517814b476365c64db8cb45bfd2}{06685}} \textcolor{preprocessor}{\#define FMC\_BCR3\_ASYNCWAIT         FMC\_BCR3\_ASYNCWAIT\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b2dcfce188d4acf2038a338ada9b16}{06686}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd0052f2c26b5c95e4a76a910c77e7}{06687}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_Msk        (0x7UL << FMC\_BCR3\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8419f54c67fcd5042ec11ba9767853d}{06688}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE            FMC\_BCR3\_CPSIZE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ae4673f3bf101435bac76e2fa15fd}{06689}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_0          (0x1UL << FMC\_BCR3\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d1ed38769e510229ca48b2722f4b89}{06690}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_1          (0x2UL << FMC\_BCR3\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae9f2a09e3c6d21aecc6944d0bec252}{06691}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_2          (0x4UL << FMC\_BCR3\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d3e8e3071ae98abd331ea059dc4f31}{06692}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CBURSTRW\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68eff76c39d5fc6c297d6465bbe977e9}{06693}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CBURSTRW\_Msk      (0x1UL << FMC\_BCR3\_CBURSTRW\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4ce97eaf324f9b363eb2bb4f5b5602}{06694}} \textcolor{preprocessor}{\#define FMC\_BCR3\_CBURSTRW          FMC\_BCR3\_CBURSTRW\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06696}06696 \textcolor{comment}{/******************  Bit definition for FMC\_BCR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adfb05a3de2f4d42e63db5a71cb6257}{06697}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MBKEN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60ae14cc86f20d27770a3c1aba5b446c}{06698}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MBKEN\_Msk         (0x1UL << FMC\_BCR4\_MBKEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ad796447c52db3b9193a690038e2f7}{06699}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MBKEN             FMC\_BCR4\_MBKEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc543f57c8d3f50c34918569baf1a37}{06700}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MUXEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaacb43a0806e98cd6425181031e1d3a}{06701}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MUXEN\_Msk         (0x1UL << FMC\_BCR4\_MUXEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ceedfbf48f262b3482b6863332ca5c}{06702}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MUXEN             FMC\_BCR4\_MUXEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24d18c0f34afa9dc0be705590c61baf}{06703}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4a3fbc2f6b2c1f64945b5811201470}{06704}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_Msk          (0x3UL << FMC\_BCR4\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1745ef965ec0db57264010bac40b3415}{06705}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP              FMC\_BCR4\_MTYP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759aef002f31cb4b9ec9db3a28c054b8}{06706}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_0            (0x1UL << FMC\_BCR4\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690f6aa1cbb10b87608dfa73fb6135f4}{06707}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_1            (0x2UL << FMC\_BCR4\_MTYP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f716ad5b5a571c83df908ddd542aff}{06708}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfe22da0da9ea67019628d5f482ae60}{06709}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_Msk          (0x3UL << FMC\_BCR4\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e81cf8e7970d3b698eca66739af5291}{06710}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID              FMC\_BCR4\_MWID\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7492174606ffc0e378c4fceb8667af76}{06711}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_0            (0x1UL << FMC\_BCR4\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32b6c086de72953d5e16b8e95f490cf}{06712}} \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_1            (0x2UL << FMC\_BCR4\_MWID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c3d7c64319b2b38557058c792252a3}{06713}} \textcolor{preprocessor}{\#define FMC\_BCR4\_FACCEN\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5073b3a0bdef2ce59f83eefd82630eb}{06714}} \textcolor{preprocessor}{\#define FMC\_BCR4\_FACCEN\_Msk        (0x1UL << FMC\_BCR4\_FACCEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cabf54dcea0c372acfa2456a3fe7433}{06715}} \textcolor{preprocessor}{\#define FMC\_BCR4\_FACCEN            FMC\_BCR4\_FACCEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d5078bf17cc6a42573ee233f46b1e3}{06716}} \textcolor{preprocessor}{\#define FMC\_BCR4\_BURSTEN\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9e292863265cb931d12e16294516ba}{06717}} \textcolor{preprocessor}{\#define FMC\_BCR4\_BURSTEN\_Msk       (0x1UL << FMC\_BCR4\_BURSTEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5788405af508617c9c67538a55f1d4b}{06718}} \textcolor{preprocessor}{\#define FMC\_BCR4\_BURSTEN           FMC\_BCR4\_BURSTEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0241e50389e43f4ba744f99ba495675b}{06719}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITPOL\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab327659f60ed1ed3fadcc7502ca2c986}{06720}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITPOL\_Msk       (0x1UL << FMC\_BCR4\_WAITPOL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389f90894f2114db51ada6f1453fc7c}{06721}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITPOL           FMC\_BCR4\_WAITPOL\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362d69becad6dde01b2c2cb6e636c45f}{06722}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WRAPMOD\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b25ee84f24139d4e719f7ebc80ddbf}{06723}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WRAPMOD\_Msk       (0x1UL << FMC\_BCR4\_WRAPMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fac3462b0bf8e1dd062b51d0133a612}{06724}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WRAPMOD           FMC\_BCR4\_WRAPMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b133501d8794575b24a74cc16c2d0ac}{06725}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITCFG\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d20d3ca73faac5df877d73864e0be66}{06726}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITCFG\_Msk       (0x1UL << FMC\_BCR4\_WAITCFG\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5519509b1c92cd3c1ba9b24c9e3f49}{06727}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITCFG           FMC\_BCR4\_WAITCFG\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796954f734c58ca504e5b91be5c7fd3d}{06728}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WREN\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06fa2ca0f1e297c22736da7d4bf735b9}{06729}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WREN\_Msk          (0x1UL << FMC\_BCR4\_WREN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac531aace49ec704708376206618c9cf}{06730}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WREN              FMC\_BCR4\_WREN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45002126db42617822add4b226872104}{06731}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITEN\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87af340f4133d20d67cc849d6c558a08}{06732}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITEN\_Msk        (0x1UL << FMC\_BCR4\_WAITEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac19337dcefac10fff1cfd20370d5926f}{06733}} \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITEN            FMC\_BCR4\_WAITEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fef3284e94ac7da83579f8b725b26a6}{06734}} \textcolor{preprocessor}{\#define FMC\_BCR4\_EXTMOD\_Pos        (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac25e3b5747350b7fee06a60390799b2}{06735}} \textcolor{preprocessor}{\#define FMC\_BCR4\_EXTMOD\_Msk        (0x1UL << FMC\_BCR4\_EXTMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73378d89d5aa4eec05f80c4f2e6bb034}{06736}} \textcolor{preprocessor}{\#define FMC\_BCR4\_EXTMOD            FMC\_BCR4\_EXTMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2b1597af19697e6082bbbeb37741912}{06737}} \textcolor{preprocessor}{\#define FMC\_BCR4\_ASYNCWAIT\_Pos     (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459190ff7d847639036aeec4646f252}{06738}} \textcolor{preprocessor}{\#define FMC\_BCR4\_ASYNCWAIT\_Msk     (0x1UL << FMC\_BCR4\_ASYNCWAIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72cfd40e2baf32f1d1f3d3752838c}{06739}} \textcolor{preprocessor}{\#define FMC\_BCR4\_ASYNCWAIT         FMC\_BCR4\_ASYNCWAIT\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1543c78af40f70876a910944bc1825}{06740}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga528ac08c9b7b2c7e46e07223ec36d90d}{06741}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_Msk        (0x7UL << FMC\_BCR4\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2e69637cbcaec510e79349fce22298}{06742}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE            FMC\_BCR4\_CPSIZE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b32a30eaf0294b6d65b8fda2277c740}{06743}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_0          (0x1UL << FMC\_BCR4\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba2315c65d1d6d8a3de2385d1ec34049}{06744}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_1          (0x2UL << FMC\_BCR4\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ee93670c56f6dc44663c474b6cade0}{06745}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_2          (0x4UL << FMC\_BCR4\_CPSIZE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1721f21263b4b5fd180405216132bfcf}{06746}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CBURSTRW\_Pos      (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1143f694de0681c4a6b7fb17062039c}{06747}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CBURSTRW\_Msk      (0x1UL << FMC\_BCR4\_CBURSTRW\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a497ad2155cac57ed092c8aa67c4e0}{06748}} \textcolor{preprocessor}{\#define FMC\_BCR4\_CBURSTRW          FMC\_BCR4\_CBURSTRW\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06750}06750 \textcolor{comment}{/******************  Bit definition for FMC\_BTR1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8561b012e0e7cb62858c6892d60246}{06751}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c7b9396e0881a666df9e49f7539d14}{06752}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_Msk        (0xFUL << FMC\_BTR1\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac737a3394b76cf01d47fd5a8dba8f4}{06753}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET            FMC\_BTR1\_ADDSET\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd6d846985a1ae7ae4e643b9ee580c4}{06754}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_0          (0x1UL << FMC\_BTR1\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c32823c1dbebb25d799bb7fb04d0856}{06755}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_1          (0x2UL << FMC\_BTR1\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7885e3cd0a003fa0f266228b527e72}{06756}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_2          (0x4UL << FMC\_BTR1\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83f8adf39b8b9d6f4337244ff09ac7a4}{06757}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_3          (0x8UL << FMC\_BTR1\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a2ed87e91bb85b86b0a09cf3c259de}{06758}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aeb23076319682b56944fff273d7a56}{06759}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_Msk        (0xFUL << FMC\_BTR1\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b33d3b88bcfd0dd50ba7566bcab9318}{06760}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD            FMC\_BTR1\_ADDHLD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196502714af9ca07f041bb80b85ba61a}{06761}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_0          (0x1UL << FMC\_BTR1\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4bf5e7d0c13c95de20cfdb37c7b9a6}{06762}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_1          (0x2UL << FMC\_BTR1\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e6001a6f9458edd9028efd9956b6c5}{06763}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_2          (0x4UL << FMC\_BTR1\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2765e2c91cbe1e41a2661084ca7449c}{06764}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_3          (0x8UL << FMC\_BTR1\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacf32b91bfd7822a6c1b6ff4ca17bdc}{06765}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e76acff1027581c9cfe1ee86d26ac93}{06766}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_Msk        (0xFFUL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c22e7aec32f718bea7da389e50eab8}{06767}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST            FMC\_BTR1\_DATAST\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09124e2f839d078c563ce7a3863a6133}{06768}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_0          (0x01UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a930c14f6bda2fe78b8655dfffed9a9}{06769}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_1          (0x02UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1597c4219828a4023155835717f272}{06770}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_2          (0x04UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2719fb553d33be08d0d5b23df20354ae}{06771}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_3          (0x08UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bd6d73f04c3f036f423acf18aa374c}{06772}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_4          (0x10UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825313a10a35a96dc03341565fde7e2b}{06773}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_5          (0x20UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87e5a2e939bc6a1b71baa91227c0c3f}{06774}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_6          (0x40UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec132b451b59b5e610f2a994d7165d23}{06775}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_7          (0x80UL << FMC\_BTR1\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da82962fb40a544f3ffc70d3db9c4bd}{06776}} \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1842371c6b2f291ab15b3a4a8a13d32a}{06777}} \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_Msk       (0xFUL << FMC\_BTR1\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade675816da03adc6cfabac0690a9f059}{06778}} \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN           FMC\_BTR1\_BUSTURN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9f26032c770700c3cd8c9235503c2b}{06779}} \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_0         (0x1UL << FMC\_BTR1\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa859ea7083d6c9b60942c7a47a750ce3}{06780}} \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_1         (0x2UL << FMC\_BTR1\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf539d3c70a03578add08306cc775ce67}{06781}} \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_2         (0x4UL << FMC\_BTR1\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad661fcadae7dc48456b8eb87b12b18f6}{06782}} \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_3         (0x8UL << FMC\_BTR1\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5b44117bbf7b621b5372ad66f6c7f2}{06783}} \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65985bb395744f33a712455bae556302}{06784}} \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_Msk        (0xFUL << FMC\_BTR1\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2da3afe5989bb714b10d6b5a608e8a1}{06785}} \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV            FMC\_BTR1\_CLKDIV\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaada61cc64860e50f75878e3619dbd7}{06786}} \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_0          (0x1UL << FMC\_BTR1\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3e188cd0a44b2b3b2e6c4df19d2597}{06787}} \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_1          (0x2UL << FMC\_BTR1\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0fe91a99bce820b72272ab3824d5b}{06788}} \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_2          (0x4UL << FMC\_BTR1\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7088fb780e320a53e7368cc3ef9101a0}{06789}} \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_3          (0x8UL << FMC\_BTR1\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b816b8cf4b3cf96f31e6970024dd2db}{06790}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918a620b908f19fcdd2564a953a4ed1}{06791}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_Msk        (0xFUL << FMC\_BTR1\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1ae8893f0067cacc02959eefb1e2b3}{06792}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT            FMC\_BTR1\_DATLAT\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934e38a07f1b60f782836f2d79a25ff6}{06793}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_0          (0x1UL << FMC\_BTR1\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c351995abef549d57f430fce5b28a4}{06794}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_1          (0x2UL << FMC\_BTR1\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0081dd107cf6e2e0872ecfde3bd86971}{06795}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_2          (0x4UL << FMC\_BTR1\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0861684e3b5690ff4d92e77ddb74298a}{06796}} \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_3          (0x8UL << FMC\_BTR1\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga986ec79c15d862e2e0cdc4c1ebb08839}{06797}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_Pos        (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae581675fb18d0f7c631db8732e9a4d50}{06798}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_Msk        (0x3UL << FMC\_BTR1\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3e702e7dcb3f1ee4fc608734d85829}{06799}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD            FMC\_BTR1\_ACCMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8687303ecd6dc67a4424b88dc9b36c}{06800}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_0          (0x1UL << FMC\_BTR1\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e013d6f821fcb9347285c1f8e86537}{06801}} \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_1          (0x2UL << FMC\_BTR1\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06803}06803 \textcolor{comment}{/******************  Bit definition for FMC\_BTR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5569776aca6768fc2d5a020c61dbac}{06804}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864b8817954747209bd3a123658db45a}{06805}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_Msk        (0xFUL << FMC\_BTR2\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e0bc22bf5310764b9c66c46cff1447}{06806}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET            FMC\_BTR2\_ADDSET\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf166b9942ff2e91d10d9e719ee867c}{06807}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_0          (0x1UL << FMC\_BTR2\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569a91b0d4ad2cc39a5e0d7987721f82}{06808}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_1          (0x2UL << FMC\_BTR2\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef979e3cb8f13cb7ff08862c0d4406ec}{06809}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_2          (0x4UL << FMC\_BTR2\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac677dd11a5ee8c010da1f9c532654494}{06810}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_3          (0x8UL << FMC\_BTR2\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110d9911714d9006a7be83d4044f0b86}{06811}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga297dbc7fac7606195398f7d34ab8635b}{06812}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_Msk        (0xFUL << FMC\_BTR2\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fd0241b2ef17601153dada5038ee99}{06813}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD            FMC\_BTR2\_ADDHLD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648e6bbfa87b81ba39d87bf699fd70b5}{06814}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_0          (0x1UL << FMC\_BTR2\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2bac4ba37ff410e0ea0c6fe201b51d}{06815}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_1          (0x2UL << FMC\_BTR2\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b99aec121b5eed8153dce41346c9585}{06816}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_2          (0x4UL << FMC\_BTR2\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9dd0e62c405769a751793b2c461da79}{06817}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_3          (0x8UL << FMC\_BTR2\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41c9a262d49395cd02fad2b473207a4}{06818}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3b56fe947b7c8cf83c8b1d2962157f}{06819}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_Msk        (0xFFUL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27534dbc827d054d7b9ebf630fe6fc78}{06820}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST            FMC\_BTR2\_DATAST\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6791bc6820080d2aa4aff09f88cd9e8}{06821}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_0          (0x01UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf2f9849f2ca631411dd56d1236bde39}{06822}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_1          (0x02UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba9abc5ddbfb0675956894857640f02}{06823}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_2          (0x04UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e4f53c62ffef2a20a0a698fbf516dd}{06824}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_3          (0x08UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834ba9086d68b3f257b82fcf85c91b9d}{06825}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_4          (0x10UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga170101250c9fac14f515e7ffe4c193e8}{06826}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_5          (0x20UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02dc888e7306d116367e2d05d249aa8a}{06827}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_6          (0x40UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f6d2e653f4d80f4973c4fd089162fb8}{06828}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_7          (0x80UL << FMC\_BTR2\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220a759264d06476d8795541074089a6}{06829}} \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70cdeffa5d11b88047f3c52d218ac475}{06830}} \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_Msk       (0xFUL << FMC\_BTR2\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cff70bddfd20cec5d58b45e2b4af3f}{06831}} \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN           FMC\_BTR2\_BUSTURN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b2373a2ac5150ca92566fd4663fb17}{06832}} \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_0         (0x1UL << FMC\_BTR2\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9ba31a0cbdd1f0d45827d1907b09d1}{06833}} \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_1         (0x2UL << FMC\_BTR2\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1feaa074d6084fc01be49acf452dfe0d}{06834}} \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_2         (0x4UL << FMC\_BTR2\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb1c8fcaefdd8f69c1901053d19af0a}{06835}} \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_3         (0x8UL << FMC\_BTR2\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19994b7fca8c80f2290ec1fa3987e667}{06836}} \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610d629439cc2fb262a51bca33e97ea9}{06837}} \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_Msk        (0xFUL << FMC\_BTR2\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d74edf5c61b00ac07d850d24ce4c9ef}{06838}} \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV            FMC\_BTR2\_CLKDIV\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467850507ba1ba43e0bbd5eae3a20cb7}{06839}} \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_0          (0x1UL << FMC\_BTR2\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50c2190aedfd888dbd27fe80f1a0bb7}{06840}} \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_1          (0x2UL << FMC\_BTR2\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f42b5e2443e130f4124942d41584b7}{06841}} \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_2          (0x4UL << FMC\_BTR2\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc576c55519b43674c2c472d733ad344}{06842}} \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_3          (0x8UL << FMC\_BTR2\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebd9f8ab4de647d3a5a52979bbe47ef}{06843}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e44e0396a34ab66699e8ec662cd0cfa}{06844}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_Msk        (0xFUL << FMC\_BTR2\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0355107fc1832bc960e156c5afe2f766}{06845}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT            FMC\_BTR2\_DATLAT\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369d2e19d2029600a1695642dbce7d00}{06846}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_0          (0x1UL << FMC\_BTR2\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7426b93d1a4566059e68bab5082c06a0}{06847}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_1          (0x2UL << FMC\_BTR2\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27032c266e70f14e546dc80f1e46d5ae}{06848}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_2          (0x4UL << FMC\_BTR2\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10980a3ac7b947ed567ff0344bc2ce77}{06849}} \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_3          (0x8UL << FMC\_BTR2\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f0e79195526514efa0aeff35948b44}{06850}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_Pos        (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cef4debb7e348ac04106fc15a647e3}{06851}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_Msk        (0x3UL << FMC\_BTR2\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed2da062ce6a8bfe5c47b6c784a40c3}{06852}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD            FMC\_BTR2\_ACCMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c19588b5c7f26483e3b901fe80f4b6}{06853}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_0          (0x1UL << FMC\_BTR2\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a4c3f98ccb3926fdafabb4d30f6a19}{06854}} \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_1          (0x2UL << FMC\_BTR2\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06856}06856 \textcolor{comment}{/*******************  Bit definition for FMC\_BTR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0733c2910207a494f75317dc7e0f83f}{06857}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa01744b089226dba2e48f9c347a92c4e}{06858}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_Msk        (0xFUL << FMC\_BTR3\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf883dc5451e34cf2fb8ef75242df7bbb}{06859}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET            FMC\_BTR3\_ADDSET\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878893c51b403dadb68c037150c17e3b}{06860}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_0          (0x1UL << FMC\_BTR3\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafabb2a522db48bb9561fb41bd9decbe5}{06861}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_1          (0x2UL << FMC\_BTR3\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2eb5e75c8dc85ca6df7c2725f8ee646}{06862}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_2          (0x4UL << FMC\_BTR3\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7451e5ccb98dcaa25b84bd103fcafbdf}{06863}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_3          (0x8UL << FMC\_BTR3\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c45a7b74e6dcebc9612b3f752b9d65}{06864}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga374bd31a561297bcd3206800b5f449f7}{06865}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_Msk        (0xFUL << FMC\_BTR3\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13d284b94b4ce24b3c189b124687701}{06866}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD            FMC\_BTR3\_ADDHLD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7275593374d450468b22c26cbea33dd8}{06867}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_0          (0x1UL << FMC\_BTR3\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b15c2b321e23ae1bab84214d89d0d1}{06868}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_1          (0x2UL << FMC\_BTR3\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac533b044ab3dee01ed536aa82f6aaadf}{06869}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_2          (0x4UL << FMC\_BTR3\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c89199355afc1021de738a3552c667}{06870}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_3          (0x8UL << FMC\_BTR3\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23860465493cae8a436352eb9212a93c}{06871}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad632cfed3e1c42cfe42944b5dd6218f8}{06872}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_Msk        (0xFFUL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0f293d07778448b0c61d5e9be0202}{06873}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST            FMC\_BTR3\_DATAST\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8994d8f35206861c9e1f9e9f02fdff88}{06874}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_0          (0x01UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1072203836262f4cdd03bc11137c153}{06875}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_1          (0x02UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60ba03006fda62b2feec57f4b5ec01cf}{06876}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_2          (0x04UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf0a198e1becb9374637106906b2318}{06877}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_3          (0x08UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11addba81f5f3ebcc752cca5b37e5f43}{06878}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_4          (0x10UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81587c348381afb8016436ff3c6c89}{06879}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_5          (0x20UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b2eadb6176218455a8571947a6dbab}{06880}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_6          (0x40UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b57a2fef89eb414a980a20b277cd898}{06881}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_7          (0x80UL << FMC\_BTR3\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f3fe5997177c0cbeca4f81561b68d2}{06882}} \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83a96c0f4d925db8be65df751235db5}{06883}} \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_Msk       (0xFUL << FMC\_BTR3\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb173b413055cd84eb663ab9c4cbddac}{06884}} \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN           FMC\_BTR3\_BUSTURN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf394f96c4714904f336dc8b69aa9361a}{06885}} \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_0         (0x1UL << FMC\_BTR3\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7aeec494880f6235b03c8a53e31ea7}{06886}} \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_1         (0x2UL << FMC\_BTR3\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b290ff1291eafcc948d63b312383d}{06887}} \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_2         (0x4UL << FMC\_BTR3\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993a07fde2bd0e0657b997a1beb9797e}{06888}} \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_3         (0x8UL << FMC\_BTR3\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0def86b36190df1f87f81464f380037b}{06889}} \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga230019ce08cdb7569b618106d2d53e3f}{06890}} \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_Msk        (0xFUL << FMC\_BTR3\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8880e40c16250ff5d6231e3cf26a8359}{06891}} \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV            FMC\_BTR3\_CLKDIV\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b951f740d53cd638425686a926c1939}{06892}} \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_0          (0x1UL << FMC\_BTR3\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ef82290df5fa2ac7236f6140c12433}{06893}} \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_1          (0x2UL << FMC\_BTR3\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf375e6c97d573e8ce28d522a188696c0}{06894}} \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_2          (0x4UL << FMC\_BTR3\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga563fd4382f10a7dbc4d8dbb52aef0fc7}{06895}} \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_3          (0x8UL << FMC\_BTR3\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1b3727258f535b51265d5981a7ab77}{06896}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5899f3019cc575ad519113db8a36cd5}{06897}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_Msk        (0xFUL << FMC\_BTR3\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc5faa5298c568280967a0a780542d5}{06898}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT            FMC\_BTR3\_DATLAT\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfdcb176f7b4b62fed7ca801f1f06ca0}{06899}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_0          (0x1UL << FMC\_BTR3\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5af57431f7f2e50e82fe5da6186c00}{06900}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_1          (0x2UL << FMC\_BTR3\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4cef2108f0d5e3cdf6161bc9ff2373}{06901}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_2          (0x4UL << FMC\_BTR3\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac22de62ca6e30344d0b60e6d267d545d}{06902}} \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_3          (0x8UL << FMC\_BTR3\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga604c718854ae37b954d81f072107bc18}{06903}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_Pos        (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b02615a4ce2d346b2cdec033605670}{06904}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_Msk        (0x3UL << FMC\_BTR3\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6596d1c7c7b619ed9a201325048bec}{06905}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD            FMC\_BTR3\_ACCMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3414a5ddfde98948f469605b50cad957}{06906}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_0          (0x1UL << FMC\_BTR3\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c59c3baf4b1e44a18ed5bb8276d146d}{06907}} \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_1          (0x2UL << FMC\_BTR3\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06909}06909 \textcolor{comment}{/******************  Bit definition for FMC\_BTR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a06e8155f9dbbe643c4c2fc26230939}{06910}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbda3ec1c340deef91e1d5c3f86ffa18}{06911}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_Msk        (0xFUL << FMC\_BTR4\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f6a7dcb09be943435981372ec07652c}{06912}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET            FMC\_BTR4\_ADDSET\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b9d92d9c84eff0b9aa954b2b7d86bc}{06913}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_0          (0x1UL << FMC\_BTR4\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7897a1c260f4d187867990db088cd714}{06914}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_1          (0x2UL << FMC\_BTR4\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6fa8795183ad31d3bad28feb5371892}{06915}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_2          (0x4UL << FMC\_BTR4\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949afa5dae261f1077a7250d7de41b94}{06916}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_3          (0x8UL << FMC\_BTR4\_ADDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f5ff8ce127b006e79aa20c89fcd9b4}{06917}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga010e794091f865de765bdf06b61b9e6e}{06918}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_Msk        (0xFUL << FMC\_BTR4\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0aecf09e72a59b2b91d585db0752edc}{06919}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD            FMC\_BTR4\_ADDHLD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166760cb0d6545c52545c485e5e4c19b}{06920}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_0          (0x1UL << FMC\_BTR4\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92879435bc55db0ddf1f4a6a895212fb}{06921}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_1          (0x2UL << FMC\_BTR4\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0381eb493864976d60571886179a1702}{06922}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_2          (0x4UL << FMC\_BTR4\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7afc2a7787808dd051ef4dc3d88018}{06923}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_3          (0x8UL << FMC\_BTR4\_ADDHLD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fb65ff7d2dac2bab86a7a164f346dd}{06924}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7f9a34b502f59367f103940fe65fc6}{06925}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_Msk        (0xFFUL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae597b084698f4daaa14f171448991b51}{06926}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST            FMC\_BTR4\_DATAST\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f614a345a4e59aeec79911a50769d9}{06927}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_0          (0x01UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd46de610d8efc6daf684da4103e35}{06928}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_1          (0x02UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4efb367cee486feb4e77b75c86ded2}{06929}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_2          (0x04UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246f1254227733d6257ac363723ef7d4}{06930}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_3          (0x08UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1a89ec85b87dc189d04ed9bb043656}{06931}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_4          (0x10UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc98efda67fa7281c6a80c61aaad4fa}{06932}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_5          (0x20UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5898126a58c9e854c0c04cd02871660b}{06933}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_6          (0x40UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae05ac86c85ec4a92d9da0256de5e7f1}{06934}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_7          (0x80UL << FMC\_BTR4\_DATAST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34216d7e4f7b0117b2cc31e7ebbbd7c8}{06935}} \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba71ef5f8f0644de99bd03fc390243d}{06936}} \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_Msk       (0xFUL << FMC\_BTR4\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc02d1bf398c8efc3663d83020ec8636}{06937}} \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN           FMC\_BTR4\_BUSTURN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga862f3f68269dcb1a69c19435f9793738}{06938}} \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_0         (0x1UL << FMC\_BTR4\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8cc562455d1045498067cafffa78b}{06939}} \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_1         (0x2UL << FMC\_BTR4\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c5ab4ead3178167707a95944cd8f1d}{06940}} \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_2         (0x4UL << FMC\_BTR4\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701be470bd79e84b612e3b71581103da}{06941}} \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_3         (0x8UL << FMC\_BTR4\_BUSTURN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730d2fa40b4103c1cb3df4a7ba66c694}{06942}} \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dfd9cc94b0ed727fbb7dcd76ae593c3}{06943}} \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_Msk        (0xFUL << FMC\_BTR4\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeeb07cb66dc35eadc0f6d07cc737aca}{06944}} \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV            FMC\_BTR4\_CLKDIV\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c7a1606692d81c0788523921d7acea}{06945}} \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_0          (0x1UL << FMC\_BTR4\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad989406cce64b4f56f81d5a6b8318e51}{06946}} \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_1          (0x2UL << FMC\_BTR4\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a189165717e95ea50113b753c872eb7}{06947}} \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_2          (0x4UL << FMC\_BTR4\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f73d1a9393d9445ef6633faaa9f26}{06948}} \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_3          (0x8UL << FMC\_BTR4\_CLKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d567a556eda2b9a49900a1bad6ffdf4}{06949}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e829b7c0975f753aa174130e86b379a}{06950}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_Msk        (0xFUL << FMC\_BTR4\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b468274c9c3a00ce4a487332a21945}{06951}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT            FMC\_BTR4\_DATLAT\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2ab289037bb5bb69e026760543ba5b}{06952}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_0          (0x1UL << FMC\_BTR4\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a5af564e30b9cf139c7b11662cc341}{06953}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_1          (0x2UL << FMC\_BTR4\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13dc9e989664dfea7d3d6642f926c79}{06954}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_2          (0x4UL << FMC\_BTR4\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41195ebebd77ccff516bf89a71df8010}{06955}} \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_3          (0x8UL << FMC\_BTR4\_DATLAT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac045f551754be9dd9c2edb9381c38ab0}{06956}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_Pos        (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cdd69685855b9fe6fe3f429b5c0588}{06957}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_Msk        (0x3UL << FMC\_BTR4\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60882215cd4103a0b861df1556da39b0}{06958}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD            FMC\_BTR4\_ACCMOD\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c8b3542dc89a1aaf8b2d73ff581c1f}{06959}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_0          (0x1UL << FMC\_BTR4\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0634983355087d96242118bf93a4fe56}{06960}} \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_1          (0x2UL << FMC\_BTR4\_ACCMOD\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06962}06962 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91353cb5d7a25aa6731c07a66584b74e}{06963}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e60c2bb22dacb7dfeb2a2cdff50537}{06964}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_Msk       (0xFUL << FMC\_BWTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ee6be13eb7427108d8909ea346b997}{06965}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET           FMC\_BWTR1\_ADDSET\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296847dc6799c4881b76e9f90f77faf3}{06966}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_0         (0x1UL << FMC\_BWTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57d01f1f0efdea572b7fb75924d688e}{06967}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_1         (0x2UL << FMC\_BWTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836076a13cd1fda3eb51ff58ac0a7e7b}{06968}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_2         (0x4UL << FMC\_BWTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c609c3128b51d1d29823c3ddc62034}{06969}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_3         (0x8UL << FMC\_BWTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a8344e3ddf226b5613f4b777e1095e}{06970}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8354c6f3ee200dc6c9f22ce2cce397}{06971}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_Msk       (0xFUL << FMC\_BWTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db445e8735da6962cb5415944e689f2}{06972}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD           FMC\_BWTR1\_ADDHLD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7c5d09bc0c1027bd72e69bc61968d8}{06973}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_0         (0x1UL << FMC\_BWTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9acbe7de2ada9d09c8931d2d0d855c2}{06974}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_1         (0x2UL << FMC\_BWTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087a60d3023d66c5efe92162f4037fcf}{06975}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_2         (0x4UL << FMC\_BWTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a9fb334868b1a0b21dd1478c843cdbe}{06976}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_3         (0x8UL << FMC\_BWTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9e343d436bb974eabe79e165d1372c}{06977}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeec04dbe1a05e056c7301ada1bac312}{06978}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_Msk       (0xFFUL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f07b208e73fc8b9b16aa1e13279e6c3}{06979}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST           FMC\_BWTR1\_DATAST\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0660f620af4d2b3bfa4c14fcf88e3d}{06980}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_0         (0x01UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b7aadba3f225502c5d01db9b40d5a2}{06981}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_1         (0x02UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga938b5b8d8100a6e3e582b41ef621aaf4}{06982}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_2         (0x04UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f204dbe0d9e7248659ec7ffc2bb23a0}{06983}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_3         (0x08UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a72dcf70ca2a6ee576a3a8c829838}{06984}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_4         (0x10UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ef38af34437ee0b0729c09173e55aa}{06985}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_5         (0x20UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga448c382780df345fb3b278631f37fcee}{06986}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_6         (0x40UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00fb436ac5f86422984c1d4adf807b}{06987}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_7         (0x80UL << FMC\_BWTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155239c6574221c6fbb99fe2cd7a644a}{06988}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f49ef13f68e89968b8df6703184f6f}{06989}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_Msk      (0xFUL << FMC\_BWTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3555b65222e5a678ae5d98df86c08781}{06990}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN          FMC\_BWTR1\_BUSTURN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd76d174ac3879f3c1a6ca0fe10cbc0c}{06991}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_0        (0x1UL << FMC\_BWTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209f9cfb7e62531de567c93558d4e67}{06992}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_1        (0x2UL << FMC\_BWTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13c16fba259251c0610942d7c291cb5}{06993}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_2        (0x4UL << FMC\_BWTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890022ca98ae33900705dc18e14e62cb}{06994}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_3        (0x8UL << FMC\_BWTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f673a0d21e200650721eca12c72d4a}{06995}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_Pos       (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8e869f0a7763c3989fa2833c43c3dc}{06996}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_Msk       (0x3UL << FMC\_BWTR1\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a6ce7a26a219939f901de7788b4c37}{06997}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD           FMC\_BWTR1\_ACCMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc04d80a5319d0831faa6875a648b3a6}{06998}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_0         (0x1UL << FMC\_BWTR1\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l06999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55eb0571c0c113cb91e76fe24ee0c46d}{06999}} \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_1         (0x2UL << FMC\_BWTR1\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07001}07001 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa510ec84ecf22d185809b309a2c04625}{07002}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13abf5faa94329bcab94ed8ddb80b2f1}{07003}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_Msk       (0xFUL << FMC\_BWTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c989facbec0d010aee2bb2d25d0931}{07004}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET           FMC\_BWTR2\_ADDSET\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658490e3efd32fe20117def27430895}{07005}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_0         (0x1UL << FMC\_BWTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d85cd7636604b1d4829b327e0bf7f41}{07006}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_1         (0x2UL << FMC\_BWTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67947d02b94c8479c4fae8b26df8516}{07007}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_2         (0x4UL << FMC\_BWTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270800bb01955df76d8fb9fd39e57f4f}{07008}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_3         (0x8UL << FMC\_BWTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c7fcd76c6a6cb656973ca31173f55c}{07009}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43cfb01ea58b9ce1bea20e211bad2b4b}{07010}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_Msk       (0xFUL << FMC\_BWTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2522def70a5af1931b5fbedd0f3dfe68}{07011}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD           FMC\_BWTR2\_ADDHLD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390f3cfa5bcccc987fba36dfc1284726}{07012}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_0         (0x1UL << FMC\_BWTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89dd157ea0c3f3fe11d7c4fcf0f9e557}{07013}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_1         (0x2UL << FMC\_BWTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc782b05523254607a7761fbcb1aaf4}{07014}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_2         (0x4UL << FMC\_BWTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f49f54fd81dde177b3963feb4f1c58}{07015}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_3         (0x8UL << FMC\_BWTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fae6102f497218f9d4179dd114ff319}{07016}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26879df9dce0264be3873af47803aa59}{07017}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_Msk       (0xFFUL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dad27dcbc23fd54f2665085667bc16e}{07018}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST           FMC\_BWTR2\_DATAST\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbfa62c60394f3d32bb949103a1c6}{07019}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_0         (0x01UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a01bed4761486248222304a96d2245}{07020}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_1         (0x02UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b500004e583a878ccaef37a4903a5b}{07021}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_2         (0x04UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac173224cc48622ec2ee1461e5d7045f0}{07022}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_3         (0x08UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250509f9b98e9c5395d0c2581832d59e}{07023}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_4         (0x10UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4953849bf1cdadc377de91e03ae2110}{07024}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_5         (0x20UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd071a8e1fc0b2b13afb20721b7694a}{07025}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_6         (0x40UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b30777b1751b95075b3b15f5900d0a}{07026}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_7         (0x80UL << FMC\_BWTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d8dbd0d1a5801c62b5c6e974b07637}{07027}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3aff8d54fabffa51062c4bb04bb5e9}{07028}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_Msk      (0xFUL << FMC\_BWTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46c0b228563e3e9ab5ca1ec3cacd27e5}{07029}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN          FMC\_BWTR2\_BUSTURN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48959e363b9a091557dd2f96d189214e}{07030}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_0        (0x1UL << FMC\_BWTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa202cbf445b6963d3f45b56e733bd01f}{07031}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_1        (0x2UL << FMC\_BWTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d27bd5b059c0da008d441dc34671063}{07032}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_2        (0x4UL << FMC\_BWTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9bc8ca38b8e23fa1dc30dcebdf1888}{07033}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_3        (0x8UL << FMC\_BWTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f827e125db70f9102fed2611c59c95}{07034}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_Pos       (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b2e82b52b0f6fc303e9409cb50227e}{07035}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_Msk       (0x3UL << FMC\_BWTR2\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607bd882e1c677030cf50c361c10c7ea}{07036}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD           FMC\_BWTR2\_ACCMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdd0234395a9fbe3531702f18431139}{07037}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_0         (0x1UL << FMC\_BWTR2\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff10b5f910fe4fc837a53b7d1dd126b8}{07038}} \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_1         (0x2UL << FMC\_BWTR2\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07040}07040 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR3 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f9278f8ecc4af74e3d05f256576f3d}{07041}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300bcb2700fbd0931921c318de7f478f}{07042}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_Msk       (0xFUL << FMC\_BWTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fb8aff4bd707b831c1b619c02e476dc}{07043}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET           FMC\_BWTR3\_ADDSET\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20263b2c7deae196db232f8aeb74ae95}{07044}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_0         (0x1UL << FMC\_BWTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97e53f3ffb5cccda1077815e464902c}{07045}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_1         (0x2UL << FMC\_BWTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33de0c909afd743f9810757a6101714}{07046}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_2         (0x4UL << FMC\_BWTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa007e4ce5a739825a7db7226403f03df}{07047}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_3         (0x8UL << FMC\_BWTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e853a3b255b9ebd4f1e84bdb33a272}{07048}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f662a1f33cd8d5300afc341ee0461d2}{07049}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_Msk       (0xFUL << FMC\_BWTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32bfc08b7df7161d015e1259a6983328}{07050}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD           FMC\_BWTR3\_ADDHLD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38bf34a3aafc775d2f94f00b92bda6f}{07051}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_0         (0x1UL << FMC\_BWTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832302a5e997487798eb35bbf3f22485}{07052}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_1         (0x2UL << FMC\_BWTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253623b3b0b18664948fa9a269301e04}{07053}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_2         (0x4UL << FMC\_BWTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada9657b519ad60a4eadb2489e53d1a2}{07054}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_3         (0x8UL << FMC\_BWTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeddedbe1c95f63a83f60a8b7ca6c874f}{07055}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19b95aa30b93cdd4fa17ddea8d5974}{07056}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_Msk       (0xFFUL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5643c07731862878499699422bb09841}{07057}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST           FMC\_BWTR3\_DATAST\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f85f6d6b83563522ea4952c981e2143}{07058}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_0         (0x01UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c9266ebd0ca77b1848f3444e62e204}{07059}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_1         (0x02UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac843635cf8fcdb589b9fb8fb0d889d3b}{07060}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_2         (0x04UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c8d6918ee7771256a0c870092d501c}{07061}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_3         (0x08UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b210ff765a5ef34e7115627e87fa25f}{07062}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_4         (0x10UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04d455b065af323b57a853351a8e888}{07063}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_5         (0x20UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf70e7a01b324687176f155efc4a132}{07064}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_6         (0x40UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga534ab93c129bf34898df47767a3e6786}{07065}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_7         (0x80UL << FMC\_BWTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec6e9adee68d43a88f1b970fa13368c}{07066}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8ea456dc6b620fc40fcdab1620149a}{07067}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_Msk      (0xFUL << FMC\_BWTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f110a5c919c8278516fdea5a4c4c9}{07068}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN          FMC\_BWTR3\_BUSTURN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3775e4af04d5e6cf036f4411c1aa445}{07069}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_0        (0x1UL << FMC\_BWTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a5483679f2e4e7e4b4de8fd9b405a1f}{07070}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_1        (0x2UL << FMC\_BWTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c055b4ab59224d8025f770ec5cfd354}{07071}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_2        (0x4UL << FMC\_BWTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19350608aba793798e4f8e9c9ee56958}{07072}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_3        (0x8UL << FMC\_BWTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483f3a0cb5967bca722b8b6c372d8bbb}{07073}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_Pos       (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33d3edd1f416b527223775ef7feb79a}{07074}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_Msk       (0x3UL << FMC\_BWTR3\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29556bba5b57a25104de74433d8cd31}{07075}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD           FMC\_BWTR3\_ACCMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c38bd5b89f343173f346818797c2f79}{07076}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_0         (0x1UL << FMC\_BWTR3\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c8db26db7d90abeecdfb0c77d79d41}{07077}} \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_1         (0x2UL << FMC\_BWTR3\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07079}07079 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR4 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fc024f7a0371beb0a137eb3b49bfc4}{07080}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58c5d0865327a988149afdf3cfb6e20}{07081}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_Msk       (0xFUL << FMC\_BWTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390cf4f37c5bafb4e743a01c710af1b1}{07082}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET           FMC\_BWTR4\_ADDSET\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc3264b5ea2e11299f2569eecee4327}{07083}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_0         (0x1UL << FMC\_BWTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e54a786be68357abcae452e8afdfe}{07084}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_1         (0x2UL << FMC\_BWTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2aae31f8762343215341b617965662}{07085}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_2         (0x4UL << FMC\_BWTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e28b6f73b25bf66a17f3efca072de7}{07086}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_3         (0x8UL << FMC\_BWTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e842e735c5e90ef39729e9c7f9edc77}{07087}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87654c7829997c3c7511e7e46b6fc9a9}{07088}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_Msk       (0xFUL << FMC\_BWTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac198aa0afd198bbbae52dd50e3189a9b}{07089}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD           FMC\_BWTR4\_ADDHLD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf6e86eb33414e12d8eb61eeacf4263}{07090}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_0         (0x1UL << FMC\_BWTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0949fb769f0a457cc5af56453813e762}{07091}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_1         (0x2UL << FMC\_BWTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2071f9faa234c8ff2e1899fa4ec3f2a}{07092}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_2         (0x4UL << FMC\_BWTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c369ff80eea251235205f50c59e813}{07093}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_3         (0x8UL << FMC\_BWTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac363fca0f624b93e28fdedef3f04fe30}{07094}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7dfef54f952c260e629558a95af4674}{07095}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_Msk       (0xFFUL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf78968be594198df5647329adee376}{07096}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST           FMC\_BWTR4\_DATAST\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada54773af3f61974e625eb1ed40cdb7e}{07097}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_0         (0x01UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a03f950e92075ab637f49acee774f15}{07098}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_1         (0x02UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a798f35db2ec8e12c9a38a9f0d69d36}{07099}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_2         (0x04UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369df63d563123bfee4d576e2a8deeef}{07100}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_3         (0x08UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12855f7b537bf8a3733483a6e2391aa}{07101}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_4         (0x10UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937da979bee4bf94331e17af4d40af08}{07102}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_5         (0x20UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2bc0ce7ae7b0e7bad3ad51a6329dcea}{07103}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_6         (0x40UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf507c451d9270c21dd48d06e92d58338}{07104}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_7         (0x80UL << FMC\_BWTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ff841a619954b54444501013679f96}{07105}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44ff2b1cb0366493462a1e4c37e5dc4}{07106}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_Msk      (0xFUL << FMC\_BWTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1ec62f5da62ae6f3b92a82a0db1357}{07107}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN          FMC\_BWTR4\_BUSTURN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920c101c28f3d4aa9b6e1b3cb122ef21}{07108}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_0        (0x1UL << FMC\_BWTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac374498ba0e082abf00fd24e933a29}{07109}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_1        (0x2UL << FMC\_BWTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae810af31ed3caeaa940cdcafd1e633}{07110}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_2        (0x4UL << FMC\_BWTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1319ab33674e3f18897a5f571073fdc}{07111}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_3        (0x8UL << FMC\_BWTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa96fbbb51165e053060597ff4bb1bbd0}{07112}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_Pos       (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20f2efd30061ae5b3b570dca6436646}{07113}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_Msk       (0x3UL << FMC\_BWTR4\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc0b23a5bd025762fcdd24ba1a9b4e2}{07114}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD           FMC\_BWTR4\_ACCMOD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd888351f34fdb4cec7dd273aff9236}{07115}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_0         (0x1UL << FMC\_BWTR4\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239cacbb75a015082b850d7395f94355}{07116}} \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_1         (0x2UL << FMC\_BWTR4\_ACCMOD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07118}07118 \textcolor{comment}{/******************  Bit definition for FMC\_PCR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1ae7821563018686cb1bd93ca0806c}{07119}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6524a8e5c52b642ce3cc64a065b47dc8}{07120}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN\_Msk        (0x1UL << FMC\_PCR\_PWAITEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b226dd185159177700c050eaebd89c}{07121}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN            FMC\_PCR\_PWAITEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae38b1b286d340f500ea1557b2f3e0e}{07122}} \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1}{07123}} \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN\_Msk          (0x1UL << FMC\_PCR\_PBKEN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4062c4c6a263064cc1f042bde7f86ecc}{07124}} \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN              FMC\_PCR\_PBKEN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52faaeb8ac0e2eb19070ab401c90768}{07125}} \textcolor{preprocessor}{\#define FMC\_PCR\_PTYP\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea882e39f83a7f1e3f8740f89bec836d}{07126}} \textcolor{preprocessor}{\#define FMC\_PCR\_PTYP\_Msk           (0x1UL << FMC\_PCR\_PTYP\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d40acee4f143a939766ca5060dabbc5}{07127}} \textcolor{preprocessor}{\#define FMC\_PCR\_PTYP               FMC\_PCR\_PTYP\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a2aa2a0d2cdd635e4d1b49ac378b04}{07128}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f8516c0c1dd88ad5be2365d6b1ebf2}{07129}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_Msk           (0x3UL << FMC\_PCR\_PWID\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0267dc43fe73bd853d831334f7703cca}{07130}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWID               FMC\_PCR\_PWID\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98a640f2d438d41cbcc23928b4da3a7}{07131}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_0             (0x1UL << FMC\_PCR\_PWID\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b52de31fd35b8dc7f4221716af7c409}{07132}} \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_1             (0x2UL << FMC\_PCR\_PWID\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7daa4e8c978f1120b3e4914d5531c995}{07133}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7955fad2fa1c4c00b94f80e6c776a}{07134}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN\_Msk          (0x1UL << FMC\_PCR\_ECCEN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{07135}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN              FMC\_PCR\_ECCEN\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af6578a6b5ed0d0808ef50b6da6334}{07136}} \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec9f44bbc7379819bbf357df58ef2b}{07137}} \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_Msk           (0xFUL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac351e99858e39068f5648922532b3b83}{07138}} \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR               FMC\_PCR\_TCLR\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dfb2bfc148ac53966ba85e1f9f3df5}{07139}} \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_0             (0x1UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cd5294f9a446254bca9d4180242c60}{07140}} \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_1             (0x2UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ddcbb186ef456e1483ed5c4569034a8}{07141}} \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_2             (0x4UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13215b798f1f2fa9810f33332cee48af}{07142}} \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_3             (0x8UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da70cd6989ab65f6581bb09a4cb4770}{07143}} \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef10f40acb0bffeb3f0c54acda23c499}{07144}} \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_Msk            (0xFUL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43de633621aabb2082fe473ca03ade77}{07145}} \textcolor{preprocessor}{\#define FMC\_PCR\_TAR                FMC\_PCR\_TAR\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21b100c7beac8f93e8b71390d7911fc}{07146}} \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_0              (0x1UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8005a8fc79fbc6223bdbfbe2a757b35e}{07147}} \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_1              (0x2UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c4750f3b5a9ea6390d88d0d0484415}{07148}} \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_2              (0x4UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9b704d6cc46440bcfd15ca17fe68e17}{07149}} \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_3              (0x8UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf6f52d06717844f7e445380875a7361}{07150}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_Pos          (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3015d6c2d2cc60c524ac5be7b7fb441}{07151}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_Msk          (0x7UL << FMC\_PCR\_ECCPS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9728603378fb317f3bf09bccf54bfd93}{07152}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS              FMC\_PCR\_ECCPS\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9fc3b26f39a0e2c37dba42f640de40}{07153}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_0            (0x1UL << FMC\_PCR\_ECCPS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef871b2203dbd43703a386813525df8}{07154}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_1            (0x2UL << FMC\_PCR\_ECCPS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ac9de3e357eb07f3d7984f52240b30}{07155}} \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_2            (0x4UL << FMC\_PCR\_ECCPS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07157}07157 \textcolor{comment}{/*******************  Bit definition for FMC\_SR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa830d98aa46b30d4bcd55ea2bfb445c}{07158}} \textcolor{preprocessor}{\#define FMC\_SR\_IRS\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e6c61b137e7d9878c4b22abc3eb805}{07159}} \textcolor{preprocessor}{\#define FMC\_SR\_IRS\_Msk             (0x1UL << FMC\_SR\_IRS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aebba9887843a75f0d74a1aadfaec5c}{07160}} \textcolor{preprocessor}{\#define FMC\_SR\_IRS                 FMC\_SR\_IRS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd738743618443b8cabc8b072e4b757}{07161}} \textcolor{preprocessor}{\#define FMC\_SR\_ILS\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177393f7f319fc17add811a45ead7fe}{07162}} \textcolor{preprocessor}{\#define FMC\_SR\_ILS\_Msk             (0x1UL << FMC\_SR\_ILS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e176fe54bfbadddf0d5a1c604717c2}{07163}} \textcolor{preprocessor}{\#define FMC\_SR\_ILS                 FMC\_SR\_ILS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a2258b777057ae69f40cb1fee541ea}{07164}} \textcolor{preprocessor}{\#define FMC\_SR\_IFS\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41aed2dfec2e67254335ebeef38319ed}{07165}} \textcolor{preprocessor}{\#define FMC\_SR\_IFS\_Msk             (0x1UL << FMC\_SR\_IFS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b08396fc575bea43e7cdcf5f1c2e46}{07166}} \textcolor{preprocessor}{\#define FMC\_SR\_IFS                 FMC\_SR\_IFS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47fd3c63dad23f1e1cd6cc17edb65f8a}{07167}} \textcolor{preprocessor}{\#define FMC\_SR\_IREN\_Pos            (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e32b88997e3f631759f08b5edd8fba}{07168}} \textcolor{preprocessor}{\#define FMC\_SR\_IREN\_Msk            (0x1UL << FMC\_SR\_IREN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aaa1d8af3b7c74a2d35ef2516a7de31}{07169}} \textcolor{preprocessor}{\#define FMC\_SR\_IREN                FMC\_SR\_IREN\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeffa981fe2d06b6cc44773b1a24f7dc}{07170}} \textcolor{preprocessor}{\#define FMC\_SR\_ILEN\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13081bdd4409f571590495c5adabcecd}{07171}} \textcolor{preprocessor}{\#define FMC\_SR\_ILEN\_Msk            (0x1UL << FMC\_SR\_ILEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4249519a136c06341a8b3573aa3cc74d}{07172}} \textcolor{preprocessor}{\#define FMC\_SR\_ILEN                FMC\_SR\_ILEN\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35490a111a28865e0bc68598684edaf}{07173}} \textcolor{preprocessor}{\#define FMC\_SR\_IFEN\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b14d3c29013e670d3b06e33140794}{07174}} \textcolor{preprocessor}{\#define FMC\_SR\_IFEN\_Msk            (0x1UL << FMC\_SR\_IFEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eb6a944e89ae29d338c46aa444ff1c}{07175}} \textcolor{preprocessor}{\#define FMC\_SR\_IFEN                FMC\_SR\_IFEN\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cecdd902ac77edca866550ff3f6f91}{07176}} \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT\_Pos           (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e6611e05db6d8c5aa4c7d316b90046}{07177}} \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT\_Msk           (0x1UL << FMC\_SR\_FEMPT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ff4285fb3cb9a2ea538348090006e0}{07178}} \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT               FMC\_SR\_FEMPT\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07180}07180 \textcolor{comment}{/******************  Bit definition for FMC\_PMEM register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6767c9fa07861c5671d39f9dbf82ff42}{07181}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a20fee6cc879a3727bf462fb74d062}{07182}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_Msk       (0xFFUL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d099886d3c0cab9ba568a925b21ab1}{07183}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3           FMC\_PMEM\_MEMSET3\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729b643a0fb3aa409bb1c2370418fefa}{07184}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_0         (0x01UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e09f48c11bdb292ec5f4e336ca440da}{07185}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_1         (0x02UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39ad48654c27e03c354213fc6da5da3}{07186}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_2         (0x04UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9c1ff86ab796dcbe6d418b002b7962}{07187}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_3         (0x08UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a8e33df15ab86d12159c101e3fc630}{07188}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_4         (0x10UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619030690b0c71befec45048827405ee}{07189}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_5         (0x20UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab632c12108bd46ac050885a28fdc3d8a}{07190}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_6         (0x40UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c9ca46b774944cd023d1c3b1f98a33}{07191}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET3\_7         (0x80UL << FMC\_PMEM\_MEMSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a54f53c28d173b3415544e8738bbf8}{07192}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4179a07b48086f956ce061fb12e4416b}{07193}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_Msk      (0xFFUL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8164db8d561197a6e10080d2a05789f8}{07194}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3          FMC\_PMEM\_MEMWAIT3\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74f3db66bf8505f77421d14aad825be}{07195}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_0        (0x01UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74941f1a6b6dffb41e68336752ac328}{07196}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_1        (0x02UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2c1c65694f59caff6ac4d0beee65f3}{07197}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_2        (0x04UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f15740478e45475c6b66f238fd0025b}{07198}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_3        (0x08UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1ac320a896e69d5a8f230bc72dc0a3}{07199}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_4        (0x10UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac961f8e14261d2d2d92a808584d17bc2}{07200}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_5        (0x20UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea3c471138a2220ba25b32a62cb06cc0}{07201}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_6        (0x40UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb7be447a60edb76b93aa6bb81533bd}{07202}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT3\_7        (0x80UL << FMC\_PMEM\_MEMWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f80e8e84e9ca14a8ed78d43a1bc05dc}{07203}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82ae71b7f5642a0bf40b8a20bf27a96}{07204}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_Msk      (0xFFUL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db0d93417ac828457de29dad5d9a5fe}{07205}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3          FMC\_PMEM\_MEMHOLD3\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72670e225811d85436afeaf2ac56f2fd}{07206}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_0        (0x01UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0dda2b3a0ebe0ec5ec233044c6e2c37}{07207}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_1        (0x02UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8769b55a7f282a501267cbce8c395083}{07208}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_2        (0x04UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5270735e330aab0d79ac901f824c6270}{07209}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_3        (0x08UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec18166106fc0b204efcedae8aa9fad3}{07210}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_4        (0x10UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f95d64e64a26dd6c32b77cd2d677c0}{07211}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_5        (0x20UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60061782faee2540565c7848bc15ead8}{07212}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_6        (0x40UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2f2044923d6524d2928fae6e949545}{07213}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD3\_7        (0x80UL << FMC\_PMEM\_MEMHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0f1a0c811ea07272bea71838e86439}{07214}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_Pos       (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a91fab8b865881a14422afca5cd7119}{07215}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_Msk       (0xFFUL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcdb18c3601dc34eb84e1afbdda1907}{07216}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3           FMC\_PMEM\_MEMHIZ3\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab619738457852b9e4aff28e6fe3f9a}{07217}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_0         (0x01UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f1f30de5dc086c01d2e4032c3c1a15}{07218}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_1         (0x02UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5f5d206caf11b6ab920fd1e273c026}{07219}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_2         (0x04UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fbd3066dd6e61a89adeeb1fb446e18}{07220}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_3         (0x08UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f943c662476192c078bd552660f9dc}{07221}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_4         (0x10UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad488dbd37ad140905c8fb143bd6810bb}{07222}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_5         (0x20UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae09c0b696b2631004be66a5d721d4f}{07223}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_6         (0x40UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0970eb89ef446ff41e037b9bc9aeba2}{07224}} \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ3\_7         (0x80UL << FMC\_PMEM\_MEMHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07226}07226 \textcolor{comment}{/******************  Bit definition for FMC\_PATT register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226b8667ba617901e62cc74fd1b64c7a}{07227}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe5af81f9ddb39312d39af13e53c3e46}{07228}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_Msk       (0xFFUL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5e80c64bf8b5b0f59b030848224ddd}{07229}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3           FMC\_PATT\_ATTSET3\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a87a75ac7822a3477119eba0700b63}{07230}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_0         (0x01UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56335a618e0fd74f28e586fb1ba21e76}{07231}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_1         (0x02UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35044094732fd9fd6c2c995504a5363}{07232}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_2         (0x04UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75fa66551808dfdef465856972c663d3}{07233}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_3         (0x08UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe229a0b3bb6ad06b8e3eda595f2c61}{07234}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_4         (0x10UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eed15ffed325d7a3e9c876fcecbd8ef}{07235}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_5         (0x20UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga549eaa0ea61c5f60dcd50d8e19796011}{07236}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_6         (0x40UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2723b345018dad24f45cd0c7f3b446d0}{07237}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET3\_7         (0x80UL << FMC\_PATT\_ATTSET3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a9cd52aa184f2d7286f53c17b7cf5}{07238}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485043a4fac5cf8540cd900e3e6a7e11}{07239}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_Msk      (0xFFUL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13030c185f92a4e7083d6ca85675fe95}{07240}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3          FMC\_PATT\_ATTWAIT3\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aa1e889c8f2b922cfdd6181fc02b22}{07241}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_0        (0x01UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916b680b9a3856a97750aae373860e6}{07242}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_1        (0x02UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600050a7cfa36c9af74d638fce64d076}{07243}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_2        (0x04UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8bbb3c8d8616e53029de706b9a34a5}{07244}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_3        (0x08UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e27861c8b748735e6277eb9dda9ff20}{07245}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_4        (0x10UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b214e065cc13557d8ab7508e87b040f}{07246}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_5        (0x20UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3851bf42c4e96dc31aa374a6a17475a}{07247}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_6        (0x40UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4f9deca72ae01a90623f36081e577}{07248}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT3\_7        (0x80UL << FMC\_PATT\_ATTWAIT3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27e7ca37947a666e67be94a86d79b74}{07249}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6f5868496d3b8f9956e5db9019c6bf}{07250}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_Msk      (0xFFUL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854da6cec81bcbc1d63adf6e55f5f3dd}{07251}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3          FMC\_PATT\_ATTHOLD3\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga438b83de8bffb950c6095284bef03045}{07252}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_0        (0x01UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a585061000baa94f377acb6b5616f71}{07253}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_1        (0x02UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aff4a1f8e0eca9b77b5c031a06d35b1}{07254}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_2        (0x04UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6580a88ae0dd71f1c814f7e39091bccc}{07255}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_3        (0x08UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c532f3f9bd0669424b40f9c7bbcf682}{07256}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_4        (0x10UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9399cf993f568a94d60a78d6ed98c7a1}{07257}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_5        (0x20UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd6963cb420b288e39a78962d12551ca}{07258}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_6        (0x40UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga528b5770d8fc82e4071af47e7a11f091}{07259}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD3\_7        (0x80UL << FMC\_PATT\_ATTHOLD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdc8188a16ef0a41fb280534d9515e}{07260}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_Pos       (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf18db97dc0c852d6477d23a23316e28}{07261}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_Msk       (0xFFUL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f481cc52f18c5f4edcce5e46682fae7}{07262}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3           FMC\_PATT\_ATTHIZ3\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c565524f44c51242cbfaa7e7c407f1c}{07263}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_0         (0x01UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec856157b422a9fdf83e6118688a724d}{07264}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_1         (0x02UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf0fa5c83a77e10d28ee58403f966a4}{07265}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_2         (0x04UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903559caf7439a11426a4cad9e28878b}{07266}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_3         (0x08UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0938545314535fb69ce21bd26419ab}{07267}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_4         (0x10UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333c76b217ebc75b3c034279e2f4d43d}{07268}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_5         (0x20UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b55cd74c41e9855c3544d24d5844da8}{07269}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_6         (0x40UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0e98af56903fe525f69f9733283b4c}{07270}} \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ3\_7         (0x80UL << FMC\_PATT\_ATTHIZ3\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07272}07272 \textcolor{comment}{/******************  Bit definition for FMC\_ECCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abf6d9bc9b787aa4f9e2b2c826580f6}{07273}} \textcolor{preprocessor}{\#define FMC\_ECCR\_ECC3\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bc3803def78ee6f73e3d7fc8cd1a6c}{07274}} \textcolor{preprocessor}{\#define FMC\_ECCR\_ECC3\_Msk          (0xFFFFFFFFUL << FMC\_ECCR\_ECC3\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf84fb17ae63419e5c9321d5f2cde0ded}{07275}} \textcolor{preprocessor}{\#define FMC\_ECCR\_ECC3              FMC\_ECCR\_ECC3\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07277}07277 \textcolor{comment}{/******************  Bit definition for FMC\_SDCR1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28653848b7e2fb1dbacb196ef0ce905a}{07278}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cac35cd7fb86bbb767ab816fd5842b8}{07279}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_Msk           (0x3UL << FMC\_SDCR1\_NC\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeb21e821732533aaae6604ff44098e}{07280}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC               FMC\_SDCR1\_NC\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77ce176bb5e50cefc098079a97d8d5}{07281}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_0             (0x1UL << FMC\_SDCR1\_NC\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34dcfde54fd9a2be2c0273ce33b48ea}{07282}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_1             (0x2UL << FMC\_SDCR1\_NC\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d8da1c06822384bc5064d21878374c}{07283}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_Pos           (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bac687c10e4b09464fd1ace14178f0}{07284}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_Msk           (0x3UL << FMC\_SDCR1\_NR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ba0a387944cfabbe55a7423bb236e1}{07285}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR               FMC\_SDCR1\_NR\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42647032ded6e7d7ed7d497e26983fd2}{07286}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_0             (0x1UL << FMC\_SDCR1\_NR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c94c1ad102bcb4a5a1304baf47c190b}{07287}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_1             (0x2UL << FMC\_SDCR1\_NR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066189ff29fdbc133b402bec705a15a6}{07288}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09040edf18aa9fd2739da6819562e93c}{07289}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_Msk         (0x3UL << FMC\_SDCR1\_MWID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bb45a38d71be0faba70883a40ed456}{07290}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID             FMC\_SDCR1\_MWID\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ece1d444304cb8ca5184b3e00c40aaf}{07291}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_0           (0x1UL << FMC\_SDCR1\_MWID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f08d41e53e7cb8d7e3a64b44c9dfc9f}{07292}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_1           (0x2UL << FMC\_SDCR1\_MWID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ecd16ca9e868e15c892810ec1171a2d}{07293}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NB\_Pos           (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3288b0dcc118f52415a4e76f2119e8eb}{07294}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NB\_Msk           (0x1UL << FMC\_SDCR1\_NB\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4880d6d6e02e44a16dae8020fb1fd5b1}{07295}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_NB               FMC\_SDCR1\_NB\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga388008989b382565d4d344fcbc6975da}{07296}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7cceb23034776967d95b30227678a06}{07297}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_Msk          (0x3UL << FMC\_SDCR1\_CAS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde0761dd55b3f9abbd0b9a9c4397362}{07298}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS              FMC\_SDCR1\_CAS\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9287c6c1e6e668b192ddb5cc52d877}{07299}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_0            (0x1UL << FMC\_SDCR1\_CAS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc709516fcca82dccba70b916bea936}{07300}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_1            (0x2UL << FMC\_SDCR1\_CAS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d73a5877ea243c68946a860e9f50ff8}{07301}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_WP\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab7f05990a9c3971169c03b71e2167b}{07302}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_WP\_Msk           (0x1UL << FMC\_SDCR1\_WP\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff88cdf28fdd800474bd01ecc68fa5e}{07303}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_WP               FMC\_SDCR1\_WP\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cac65c283ac96cbe9f9a11ba9559cb0}{07304}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240444c728384c5d725418f94363512a}{07305}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_Msk        (0x3UL << FMC\_SDCR1\_SDCLK\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d22db08969e3e4c2f5026ba7d909fc4}{07306}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK            FMC\_SDCR1\_SDCLK\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1438cad23e58ed57fc58e8c567ddb09a}{07307}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_0          (0x1UL << FMC\_SDCR1\_SDCLK\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabafbe1377c6a11ab01f45958abf0a391}{07308}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_1          (0x2UL << FMC\_SDCR1\_SDCLK\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1db477978562c7dc0668253ac1abde6}{07309}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RBURST\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60e4d246207e85da31475ac33313a99}{07310}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RBURST\_Msk       (0x1UL << FMC\_SDCR1\_RBURST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334057f73f228afd64d153cd8f1ac262}{07311}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RBURST           FMC\_SDCR1\_RBURST\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab534bda204aec3e657f8cdf4aecdb9a2}{07312}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880424898e87bed97ac01419dffc2e6a}{07313}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_Msk        (0x3UL << FMC\_SDCR1\_RPIPE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbd27dae5f45c02cdc1b27d2838d767}{07314}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE            FMC\_SDCR1\_RPIPE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30757c25f6c892dad5bd70b8fda36ec6}{07315}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_0          (0x1UL << FMC\_SDCR1\_RPIPE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab382ba7323cfed86e4bdd97b61a65245}{07316}} \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_1          (0x2UL << FMC\_SDCR1\_RPIPE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07318}07318 \textcolor{comment}{/******************  Bit definition for FMC\_SDCR2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e7ebff1c59adb4119f1adb31aaae68}{07319}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429fbaa96d5e83cd69c2c013f949549a}{07320}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_Msk           (0x3UL << FMC\_SDCR2\_NC\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0982eb0da5e6394745a0bba1ec6ab2}{07321}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC               FMC\_SDCR2\_NC\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04cb11d5d348b79a55b24f43907d7123}{07322}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_0             (0x1UL << FMC\_SDCR2\_NC\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84cda239ab3a083f42ac688db9dace08}{07323}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_1             (0x2UL << FMC\_SDCR2\_NC\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd28cc290ba865aa0a7e14b85b8fada4}{07324}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_Pos           (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a7d715dd88b284de899cf3a0fe431}{07325}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_Msk           (0x3UL << FMC\_SDCR2\_NR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5721d733e1a90dd7f4da4e192d3b293e}{07326}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR               FMC\_SDCR2\_NR\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b66a00e4ca6f82e3dc696299512a5e}{07327}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_0             (0x1UL << FMC\_SDCR2\_NR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77079a4b136d6464a4864348f6ed8e5}{07328}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_1             (0x2UL << FMC\_SDCR2\_NR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a7f77a0ab86ee90c3c2efd7babc922}{07329}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cddefba274dc1ecda99ad4a61ef749}{07330}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_Msk         (0x3UL << FMC\_SDCR2\_MWID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f865acf3fb16992b8fb3b4875e52c72}{07331}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID             FMC\_SDCR2\_MWID\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2624ab2f7e3a574d2e1bb68001b19749}{07332}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_0           (0x1UL << FMC\_SDCR2\_MWID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e16efaa9e4b7b585968f4ca7d46d4}{07333}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_1           (0x2UL << FMC\_SDCR2\_MWID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae100bdae8a9dd6adf80013d0714ba5b3}{07334}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NB\_Pos           (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef2db3047c3f171737bed7a160962ae}{07335}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NB\_Msk           (0x1UL << FMC\_SDCR2\_NB\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b213d7d47df2e3d7d860de93249d25}{07336}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_NB               FMC\_SDCR2\_NB\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f45de53333c35e86567f57dd27bdc9e}{07337}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9327c2722eb7427bdbd5455da1463a}{07338}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_Msk          (0x3UL << FMC\_SDCR2\_CAS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc67e86f49b5e5bc252db77c219bfad4}{07339}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS              FMC\_SDCR2\_CAS\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d268650f96863b222913c88368eb56}{07340}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_0            (0x1UL << FMC\_SDCR2\_CAS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2a62112efb48cae7a39f38bf643d1c}{07341}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_1            (0x2UL << FMC\_SDCR2\_CAS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d9d4a4ece1a1ac6b9ff4819332bf65d}{07342}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_WP\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0eb53afc8ba7ca4636e63c91b58f16}{07343}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_WP\_Msk           (0x1UL << FMC\_SDCR2\_WP\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6676a3d4b2f3096a95928a40bbf48e6f}{07344}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_WP               FMC\_SDCR2\_WP\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff2fcdcc5d9468e70bd30c2480660fe}{07345}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14414381488cee3b1f18b8ed0a0db99c}{07346}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_Msk        (0x3UL << FMC\_SDCR2\_SDCLK\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d10ae3adcfdd26e732c039e238b90da}{07347}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK            FMC\_SDCR2\_SDCLK\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3744cbf66fea30d6a5e66022c57917}{07348}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_0          (0x1UL << FMC\_SDCR2\_SDCLK\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4624250c37f3b77ed7787845622b0c}{07349}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_1          (0x2UL << FMC\_SDCR2\_SDCLK\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ed4f0e9c97e6756765fa757cf12ae2}{07350}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RBURST\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa78da9bd6991db201367406fdbae93}{07351}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RBURST\_Msk       (0x1UL << FMC\_SDCR2\_RBURST\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c2a2e6358beff4912f952dc1bc4557}{07352}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RBURST           FMC\_SDCR2\_RBURST\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132034fd2fe0ffe9aa0a28cb2befa48}{07353}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga959e30ac818660adeddccff2215274a8}{07354}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_Msk        (0x3UL << FMC\_SDCR2\_RPIPE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb23a935989b8683e9a8ab246082e5b}{07355}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE            FMC\_SDCR2\_RPIPE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6333b0bf43ef34d8864ab34ea2d42c0}{07356}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_0          (0x1UL << FMC\_SDCR2\_RPIPE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade33cd62a438bd16d13aadfdb11327a7}{07357}} \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_1          (0x2UL << FMC\_SDCR2\_RPIPE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07359}07359 \textcolor{comment}{/******************  Bit definition for FMC\_SDTR1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564d79d1e48138a3415aa5062bcd1b6b}{07360}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95df54708ddbbdd1cfa22214b63e87fc}{07361}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_Msk         (0xFUL << FMC\_SDTR1\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb6ebfa7b3b1a412aa1f9f623655b4a8}{07362}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD             FMC\_SDTR1\_TMRD\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a65bd1df8c53a5b3d0bb81a1aed6b9}{07363}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_0           (0x1UL << FMC\_SDTR1\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ac9cc8898890e53fe81f45bbc75a1f4}{07364}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_1           (0x2UL << FMC\_SDTR1\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f1a5b22dcab38cecf96f6d48d67e06}{07365}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_2           (0x4UL << FMC\_SDTR1\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a18e29b2caa3109ca6190316b353a71}{07366}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_3           (0x8UL << FMC\_SDTR1\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6cc0f05478c4c4b0b3faffd33ec6d8}{07367}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5daf0e5f3099f875a52ea5078479bf}{07368}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_Msk         (0xFUL << FMC\_SDTR1\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47630734e66766d09fcab1e568a2db95}{07369}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR             FMC\_SDTR1\_TXSR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ecc928d02b0fd223264b969da9c1f5}{07370}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_0           (0x1UL << FMC\_SDTR1\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47a110321def54269a5bae3db0583b5}{07371}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_1           (0x2UL << FMC\_SDTR1\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5da5e97cdd11996cd9285c9189cf5bb}{07372}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_2           (0x4UL << FMC\_SDTR1\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521d56904fcb04ba8a4d06786575afc5}{07373}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_3           (0x8UL << FMC\_SDTR1\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae546be91aa380817edf5600fc8b8b696}{07374}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d1c2efca069178730e1aa0aa7fe3e4}{07375}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_Msk         (0xFUL << FMC\_SDTR1\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48919a6cbb4b2a2e943c710a23a4bd43}{07376}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS             FMC\_SDTR1\_TRAS\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc313caf5f3afe6c6ed4eed48cd00991}{07377}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_0           (0x1UL << FMC\_SDTR1\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ee04f77f426a046d9c724d36a3fc2}{07378}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_1           (0x2UL << FMC\_SDTR1\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ee3ebfe67ee4a9432c178c19ee326}{07379}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_2           (0x4UL << FMC\_SDTR1\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c8a3febfdda6e8bf856649097983f0}{07380}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_3           (0x8UL << FMC\_SDTR1\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeec6a4430bb44009476e5b4ef4e8f1c}{07381}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39ab449dc6bed87514fca16d1abf3be}{07382}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_Msk          (0xFUL << FMC\_SDTR1\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0123ad7b93374bbc08987a4143bcd3}{07383}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC              FMC\_SDTR1\_TRC\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ae2a22e786b7416d484fc234d86b10}{07384}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_0            (0x1UL << FMC\_SDTR1\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3130dc62df22338b4a181932ecba52}{07385}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_1            (0x2UL << FMC\_SDTR1\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61770b59be337ac150b6a6dda30d0928}{07386}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_2            (0x4UL << FMC\_SDTR1\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a70a8dbb5650fd6686fb2c6a13aa4bb}{07387}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f60819f9b4a3efb0346fd7a497c18dc}{07388}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_Msk          (0xFUL << FMC\_SDTR1\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb44a3c894f28dd39c934ec90ba56ac}{07389}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR              FMC\_SDTR1\_TWR\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a2cb5d74a8a0b6d9ef2bb3a8ac781f}{07390}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_0            (0x1UL << FMC\_SDTR1\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d356f656fbc88753fe637caebe37}{07391}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_1            (0x2UL << FMC\_SDTR1\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad443346f5bb1b7ddf47471fecbaec2c1}{07392}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_2            (0x4UL << FMC\_SDTR1\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5937db65bb16c973a8a9a97fd67c76}{07393}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_Pos          (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f0cbff29881d48bc3c1af8a3c790c5}{07394}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_Msk          (0xFUL << FMC\_SDTR1\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3982d998c6d3fae9db38ff73c6ad2c}{07395}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP              FMC\_SDTR1\_TRP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8581d15fe4e560a014896c764019cba}{07396}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_0            (0x1UL << FMC\_SDTR1\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d6e564ff6dcde17c36d1c14f1460e2}{07397}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_1            (0x2UL << FMC\_SDTR1\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7295928b5b8f8bbbde3871fc42fbacd4}{07398}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_2            (0x4UL << FMC\_SDTR1\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa264455fe0e24525aec435236fc502a1}{07399}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00d48dfcc5877017f8c653216687c6a}{07400}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_Msk         (0xFUL << FMC\_SDTR1\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70da38dd9906e2f4c20e3c029a40f28}{07401}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD             FMC\_SDTR1\_TRCD\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee29cd619ba23cb0652169968711f3c1}{07402}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_0           (0x1UL << FMC\_SDTR1\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259e4554f155c465dc00b1f644132be7}{07403}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_1           (0x2UL << FMC\_SDTR1\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3507aff00a50ada81d1e34c56b60340c}{07404}} \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_2           (0x4UL << FMC\_SDTR1\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07406}07406 \textcolor{comment}{/******************  Bit definition for FMC\_SDTR2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6e10626ac21b5ee2bb22550e5c3e8f}{07407}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf959b177ffec5fecae01df211aafa139}{07408}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_Msk         (0xFUL << FMC\_SDTR2\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcb04798f181d45a5feb2dee5efa326}{07409}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD             FMC\_SDTR2\_TMRD\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393c00740e38c011ec5474f34cc28faf}{07410}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_0           (0x1UL << FMC\_SDTR2\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga676938ed1cdf5e9fdc48097282779362}{07411}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_1           (0x2UL << FMC\_SDTR2\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0b7233ba3dcaeae3927d9f700a47f5}{07412}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_2           (0x4UL << FMC\_SDTR2\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaceaee2b72f3945ded886fa7050c6267}{07413}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_3           (0x8UL << FMC\_SDTR2\_TMRD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bd1f1a32fcce907e93e199bdee93dc}{07414}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e70db7c34419f3cdcc5fca145ebbb3}{07415}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_Msk         (0xFUL << FMC\_SDTR2\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7005c4b941100b2ae35bf3ed9e90dac1}{07416}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR             FMC\_SDTR2\_TXSR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37364fdcf558b6db14293c1d9a155b35}{07417}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_0           (0x1UL << FMC\_SDTR2\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c2d2d781a3e721509e14bd3d955625b}{07418}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_1           (0x2UL << FMC\_SDTR2\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333459bc23f9a2b6c3e6392914d6cfbd}{07419}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_2           (0x4UL << FMC\_SDTR2\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1eb72ec423c9ef57606a0caff36963a}{07420}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_3           (0x8UL << FMC\_SDTR2\_TXSR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec34e02ab20dcae731f431e70783784e}{07421}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8227a10df8aa47bc9f7410053b5dc404}{07422}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_Msk         (0xFUL << FMC\_SDTR2\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ec97481c061ce0fb57b5650e236c2c}{07423}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS             FMC\_SDTR2\_TRAS\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25c115354ca524d0e54863910d955f7e}{07424}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_0           (0x1UL << FMC\_SDTR2\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8be8d2631508ffa660f2a18160eec14}{07425}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_1           (0x2UL << FMC\_SDTR2\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807a56b8f7805e6030a91a33033f01c4}{07426}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_2           (0x4UL << FMC\_SDTR2\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0e239772b03c1c099300b4ff35614e}{07427}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_3           (0x8UL << FMC\_SDTR2\_TRAS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7f55b3b2b933310a37a66b33186967}{07428}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c85c0cbdaa1e6e6788a15c62235198}{07429}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_Msk          (0xFUL << FMC\_SDTR2\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga971ae41a2beb317513258a4540b2919d}{07430}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC              FMC\_SDTR2\_TRC\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638d26afde1f082a0b9ac2620cd3e719}{07431}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_0            (0x1UL << FMC\_SDTR2\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110a611c1b3b6f19ba938b3608722618}{07432}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_1            (0x2UL << FMC\_SDTR2\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39e70a22e12291dfd597ab670302dcf}{07433}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_2            (0x4UL << FMC\_SDTR2\_TRC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07dac3669e3016b30456cb654d29536f}{07434}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf512a31be8847a28800effde3fc553df}{07435}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_Msk          (0xFUL << FMC\_SDTR2\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae356412f329f41bfff202e63d4bd7}{07436}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR              FMC\_SDTR2\_TWR\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80441ef137e696c0bc86810ebc3a9591}{07437}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_0            (0x1UL << FMC\_SDTR2\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca7e3d279d6e2e7c8916732569cc320}{07438}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_1            (0x2UL << FMC\_SDTR2\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d06b1b22b19b119573251be53f71d9}{07439}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_2            (0x4UL << FMC\_SDTR2\_TWR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b8f22669d8577d459d86cb23bd5327}{07440}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_Pos          (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36712d58bb63e1f36eedcb89b6516688}{07441}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_Msk          (0xFUL << FMC\_SDTR2\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1c956f8c94cb9cba9c1f557da586b8}{07442}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP              FMC\_SDTR2\_TRP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21507a52ac22d6140456663d010228e1}{07443}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_0            (0x1UL << FMC\_SDTR2\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c3377be5aef1b63835494e087d888c}{07444}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_1            (0x2UL << FMC\_SDTR2\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c8388e19ae4a72c129f8e833bdfd76}{07445}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_2            (0x4UL << FMC\_SDTR2\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465258e8c252c80d8ca5113581cb71ee}{07446}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4e8da70156583be558616b4661fb4d}{07447}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_Msk         (0xFUL << FMC\_SDTR2\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1654c57366fa4fc8837bf3af09f383}{07448}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD             FMC\_SDTR2\_TRCD\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04835087694f81fb7cd48ee9c92662d6}{07449}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_0           (0x1UL << FMC\_SDTR2\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae998d2cd523e6beee400d63cab203a45}{07450}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_1           (0x2UL << FMC\_SDTR2\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d37d3e8661d7e4531eadb21e3d8d9c}{07451}} \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_2           (0x4UL << FMC\_SDTR2\_TRCD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07453}07453 \textcolor{comment}{/******************  Bit definition for FMC\_SDCMR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9814db1b521e66139393b3a53fca6f}{07454}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e50b82ab0b4e8971b0de44bfe495c2d}{07455}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_Msk         (0x7UL << FMC\_SDCMR\_MODE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b461484a0933d1a4986e421e5d526f}{07456}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE             FMC\_SDCMR\_MODE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d3ec6d41090e91f8fa0e51cf8661ed6}{07457}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_0           (0x1UL << FMC\_SDCMR\_MODE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6b9bcd474c6c4d2191a0cd769a8c25}{07458}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_1           (0x2UL << FMC\_SDCMR\_MODE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a48f0ad4ac8ab284d36d50cbe905c6d}{07459}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_2           (0x4UL << FMC\_SDCMR\_MODE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165940b7bfcf4f8ca552f69f3fe87881}{07460}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2\_Pos         (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21398960dd4468d2cd14fbe9e37a1e34}{07461}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2\_Msk         (0x1UL << FMC\_SDCMR\_CTB2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87be0a3520cec2885d2fc16589b97ba0}{07462}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2             FMC\_SDCMR\_CTB2\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd045031413e2a50f7439caee009813}{07463}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57075124ff0be7f4efe456f0db2c698d}{07464}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1\_Msk         (0x1UL << FMC\_SDCMR\_CTB1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5ca0bd4982c8354c021b53ef8e65e9}{07465}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1             FMC\_SDCMR\_CTB1\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec58da17fd13c9ac14223d51803b9bb}{07466}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52da3c11b6bbc01418947543bb7c8f2}{07467}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_Msk         (0xFUL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaeb56b5aa330ef73e41e266d097563a}{07468}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS             FMC\_SDCMR\_NRFS\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7774d6dc5ef85052d769d37508c8491a}{07469}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_0           (0x1UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749af2383a457a11b43f5edbb599ac88}{07470}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_1           (0x2UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ece2d58060d8ffdd97b6d34cab58f}{07471}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_2           (0x4UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d9be7436176323dbb83df4cee39a2b}{07472}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_3           (0x8UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d38e79e4fb3d46eb4e989d3898521b9}{07473}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a586056dc2ebcf8e221579d54c9e10}{07474}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD\_Msk          (0x1FFFUL << FMC\_SDCMR\_MRD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d24d604092db07d03256b149437920}{07475}} \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD              FMC\_SDCMR\_MRD\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07477}07477 \textcolor{comment}{/******************  Bit definition for FMC\_SDRTR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183fa782d4cb617a365028ead501dc46}{07478}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71eddf482575aaec1b497d210cc7fb66}{07479}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE\_Msk          (0x1UL << FMC\_SDRTR\_CRE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81edf1f7343fe344297dd376cd46fc22}{07480}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE              FMC\_SDRTR\_CRE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a35b0430898592dfc5332e97d0cf55}{07481}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga137efdcddac4a9d4211f4651302e183d}{07482}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT\_Msk        (0x1FFFUL << FMC\_SDRTR\_COUNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481bad1d54c3eae0b2581c867b5e0e68}{07483}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT            FMC\_SDRTR\_COUNT\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ec340caceeb8a339f3e6af5c5ccb3c}{07484}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE\_Pos         (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41416b22b7862474c6329f341e2d0121}{07485}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE\_Msk         (0x1UL << FMC\_SDRTR\_REIE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0a57affeb0e260988e4c2b4f732e19}{07486}} \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE             FMC\_SDRTR\_REIE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07488}07488 \textcolor{comment}{/******************  Bit definition for FMC\_SDSR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cde916fdd4e2f00fd1e036a14dc957a}{07489}} \textcolor{preprocessor}{\#define FMC\_SDSR\_RE\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad364eda547d02fb1bee42f28d1c0e3fe}{07490}} \textcolor{preprocessor}{\#define FMC\_SDSR\_RE\_Msk            (0x1UL << FMC\_SDSR\_RE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6122b8dc3cac5ac09342b843b36ae36d}{07491}} \textcolor{preprocessor}{\#define FMC\_SDSR\_RE                FMC\_SDSR\_RE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82808c330b814f146dd525f364d04b4}{07492}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf539a69f72059885009336fdd49836a9}{07493}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_Msk        (0x3UL << FMC\_SDSR\_MODES1\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258c6e1bc24052baac9319394072e929}{07494}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1            FMC\_SDSR\_MODES1\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfebd747cc0903d32a7e34e498ae665}{07495}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_0          (0x1UL << FMC\_SDSR\_MODES1\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fd27fa69758aa02dec28e01b79ffc2e}{07496}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_1          (0x2UL << FMC\_SDSR\_MODES1\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a88a2b509a30a1e256928adbf32f53}{07497}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8706a156995bf96899c16e86629be68}{07498}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_Msk        (0x3UL << FMC\_SDSR\_MODES2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c0603a55b13a06b5100bd9bf970238}{07499}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2            FMC\_SDSR\_MODES2\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac465d213b069576f0723fa1f2284e6}{07500}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_0          (0x1UL << FMC\_SDSR\_MODES2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54f34b5663ef3b2574b9315d17512cc}{07501}} \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_1          (0x2UL << FMC\_SDSR\_MODES2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18db3ce98dd96129ef50bc0fcd7d7175}{07502}} \textcolor{preprocessor}{\#define FMC\_SDSR\_BUSY\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c1852b363d4ff63b81ec8ad990d76b}{07503}} \textcolor{preprocessor}{\#define FMC\_SDSR\_BUSY\_Msk          (0x1UL << FMC\_SDSR\_BUSY\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1fac2c6ca51889b974cae07f51839b}{07504}} \textcolor{preprocessor}{\#define FMC\_SDSR\_BUSY              FMC\_SDSR\_BUSY\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07506}07506 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07507}07507 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07508}07508 \textcolor{comment}{/*                            General Purpose I/O                             */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07509}07509 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07510}07510 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07511}07511 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{07512}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{07513}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_Msk            (0x3UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{07514}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0                GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{07515}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_0              (0x1UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{07516}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_1              (0x2UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{07517}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_Pos            (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{07518}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_Msk            (0x3UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{07519}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1                GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{07520}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_0              (0x1UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{07521}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_1              (0x2UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{07522}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{07523}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_Msk            (0x3UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{07524}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2                GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{07525}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_0              (0x1UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{07526}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_1              (0x2UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{07527}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{07528}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_Msk            (0x3UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{07529}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3                GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{07530}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_0              (0x1UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{07531}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_1              (0x2UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{07532}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{07533}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_Msk            (0x3UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{07534}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4                GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{07535}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_0              (0x1UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{07536}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_1              (0x2UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{07537}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_Pos            (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{07538}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_Msk            (0x3UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{07539}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5                GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{07540}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_0              (0x1UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{07541}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_1              (0x2UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{07542}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_Pos            (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{07543}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_Msk            (0x3UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{07544}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6                GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{07545}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_0              (0x1UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{07546}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_1              (0x2UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{07547}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_Pos            (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{07548}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_Msk            (0x3UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{07549}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7                GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{07550}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_0              (0x1UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{07551}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_1              (0x2UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{07552}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_Pos            (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{07553}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_Msk            (0x3UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{07554}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8                GPIO\_MODER\_MODER8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{07555}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_0              (0x1UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{07556}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_1              (0x2UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{07557}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_Pos            (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{07558}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_Msk            (0x3UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{07559}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9                GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{07560}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_0              (0x1UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{07561}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_1              (0x2UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{07562}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{07563}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_Msk           (0x3UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{07564}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10               GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{07565}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_0             (0x1UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{07566}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_1             (0x2UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{07567}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_Pos           (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{07568}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_Msk           (0x3UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{07569}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11               GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{07570}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_0             (0x1UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{07571}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_1             (0x2UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{07572}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_Pos           (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{07573}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_Msk           (0x3UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{07574}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12               GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{07575}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_0             (0x1UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{07576}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_1             (0x2UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{07577}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_Pos           (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{07578}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_Msk           (0x3UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{07579}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13               GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{07580}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_0             (0x1UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{07581}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_1             (0x2UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{07582}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_Pos           (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{07583}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_Msk           (0x3UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{07584}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14               GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{07585}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_0             (0x1UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{07586}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_1             (0x2UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{07587}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_Pos           (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{07588}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_Msk           (0x3UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{07589}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15               GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{07590}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_0             (0x1UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{07591}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_1             (0x2UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07593}07593 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d59a7c3218b146d61516cabb81588d1}{07594}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Pos              (0U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{07595}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Msk              (0x1UL << GPIO\_OTYPER\_OT0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aebd85688999595239036bd63eac4a3}{07596}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0                  GPIO\_OTYPER\_OT0\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592defc7541ea5c2463d0a5c9566a337}{07597}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Pos              (1U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{07598}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Msk              (0x1UL << GPIO\_OTYPER\_OT1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2e6db60417e319c9a8de701ab4d93d}{07599}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1                  GPIO\_OTYPER\_OT1\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{07600}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Pos              (2U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{07601}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Msk              (0x1UL << GPIO\_OTYPER\_OT2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478c1782217eec4b8d09fcc930a55c1}{07602}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2                  GPIO\_OTYPER\_OT2\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad678ac2b9b55a718f1e81237ee4a5b30}{07603}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Pos              (3U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{07604}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Msk              (0x1UL << GPIO\_OTYPER\_OT3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbd557435c2173e390b534cc6a893b}{07605}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3                  GPIO\_OTYPER\_OT3\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9104ccbb9f57282217df7a4af2fa149}{07606}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Pos              (4U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{07607}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Msk              (0x1UL << GPIO\_OTYPER\_OT4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd72ae7a6ef61cb01d7b31e7ac3f02f}{07608}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4                  GPIO\_OTYPER\_OT4\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd8be7000a751ac97b432e6f8febcd}{07609}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Pos              (5U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{07610}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Msk              (0x1UL << GPIO\_OTYPER\_OT5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa602db904a1c4ac0bfe2f57e044f03}{07611}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5                  GPIO\_OTYPER\_OT5\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5673f4acd1ca97723538455ce2ad8fa5}{07612}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Pos              (6U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{07613}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Msk              (0x1UL << GPIO\_OTYPER\_OT6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872f2008be45e90a2663c31f5e3858ee}{07614}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6                  GPIO\_OTYPER\_OT6\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5567f31bc7165b0a55e42a392306faf5}{07615}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Pos              (7U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{07616}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Msk              (0x1UL << GPIO\_OTYPER\_OT7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac22a8999bf349459af4bd58fe319d03}{07617}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7                  GPIO\_OTYPER\_OT7\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df4811f95aae5d25c63d1e6645914e4}{07618}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Pos              (8U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{07619}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Msk              (0x1UL << GPIO\_OTYPER\_OT8\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b89d7c4cc8986895b4e4cbc8455f912}{07620}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8                  GPIO\_OTYPER\_OT8\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a517c02253d8081d006ba12b939ddb7}{07621}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Pos              (9U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{07622}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Msk              (0x1UL << GPIO\_OTYPER\_OT9\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53d4f666ee3410123ab941ee29fc886}{07623}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9                  GPIO\_OTYPER\_OT9\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae2d866e0737d3b40919d877a321dbe}{07624}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Pos             (10U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{07625}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Msk             (0x1UL << GPIO\_OTYPER\_OT10\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc9516ce236e7d3429066b16a7dfa9a}{07626}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10                 GPIO\_OTYPER\_OT10\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72764b8f1eaca4407ddce7f3313d045d}{07627}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Pos             (11U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{07628}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Msk             (0x1UL << GPIO\_OTYPER\_OT11\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d842d0b79b54cd990a819197a0ecc6f}{07629}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11                 GPIO\_OTYPER\_OT11\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{07630}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Pos             (12U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{07631}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Msk             (0x1UL << GPIO\_OTYPER\_OT12\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab821f1edc7c879a34e51d85be89927}{07632}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12                 GPIO\_OTYPER\_OT12\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fc93b49714517d14b95c51496f4dde}{07633}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Pos             (13U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{07634}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Msk             (0x1UL << GPIO\_OTYPER\_OT13\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f78f6726211e6183ec7fcd3a40d2a8}{07635}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13                 GPIO\_OTYPER\_OT13\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed656d73e74d6e4dc451d61cdd4529f9}{07636}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Pos             (14U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{07637}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Msk             (0x1UL << GPIO\_OTYPER\_OT14\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1323319e1db0678046b6f77c45bfee8b}{07638}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14                 GPIO\_OTYPER\_OT14\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{07639}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Pos             (15U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{07640}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Msk             (0x1UL << GPIO\_OTYPER\_OT15\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c309a7ab680e01fcb7d001ea0a98c70}{07641}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15                 GPIO\_OTYPER\_OT15\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07642}07642 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07643}07643 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}{07644}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_0                 GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}{07645}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_1                 GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}{07646}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_2                 GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}{07647}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_3                 GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}{07648}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_4                 GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}{07649}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_5                 GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}{07650}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_6                 GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}{07651}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_7                 GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}{07652}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_8                 GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}{07653}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_9                 GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}{07654}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_10                GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}{07655}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_11                GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}{07656}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_12                GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}{07657}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_13                GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}{07658}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_14                GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}{07659}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_15                GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07660}07660 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07661}07661 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd5b89a112e3dc1e63a1e311ed1c7ed}{07662}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR0\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99cb61cdaa26f0afb480358f1b8abb}{07663}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR0\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR0\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9ea9cbddae4c885b8dd682d3964e}{07664}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR0           GPIO\_OSPEEDR\_OSPEEDR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c333e59b15dbb1626188a593c69be6}{07665}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR0\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR0\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33d0e8954f223763a717be4bfda61c6}{07666}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR0\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR0\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8abb23fcdceb60d79667cb1e265c7e}{07667}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR1\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0174516d0f29df04c11061a4524337e}{07668}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR1\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR1\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de81aeec77153374d887e1b20308af7}{07669}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR1           GPIO\_OSPEEDR\_OSPEEDR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce8d609fb04613ac3b1001036cb8b96}{07670}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR1\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR1\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad590e4202b9ebb7b4dc6e09eae08b7e2}{07671}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR1\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR1\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6707ed4b7fae055a78b579130b03d2a8}{07672}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR2\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa659a5e4db1c2fe0a8731241373122}{07673}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR2\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR2\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38aa771d2afdacfff48d2b0aab908795}{07674}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR2           GPIO\_OSPEEDR\_OSPEEDR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4545caca1ebf16671fda1af72c33421}{07675}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR2\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR2\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf60aafefadd8ca2d301b872da219e4}{07676}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR2\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR2\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad759a3079c1c7af3410c0f305dfea608}{07677}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR3\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ad1b671251e4e4793ebd499bc25d3}{07678}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR3\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR3\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f4d37d7f0762618b5df0af29bb2547}{07679}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR3           GPIO\_OSPEEDR\_OSPEEDR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf58614d8866fd704ec9e4795ab182ba}{07680}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR3\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR3\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a11cb6c7a3566535e372ddc4f6f61}{07681}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR3\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR3\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741995a4fc1ecb5219cbc1a4329bb359}{07682}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR4\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e149664b22af6849ee53e8c7dd828c}{07683}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR4\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR4\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004e014931c7fa3214c30feb5ba7cc4d}{07684}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR4           GPIO\_OSPEEDR\_OSPEEDR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67281f129f5a76484a16fa95f6885be0}{07685}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR4\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR4\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf053fe6cdc9c1c20159ea5ef2f30ea5}{07686}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR4\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR4\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf472d9350df55c7096194f6e158bd014}{07687}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR5\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2ddf9bf246451b057f73b356f3caea}{07688}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR5\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR5\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e87af6d2bdf0f3dd290e73499a4c32}{07689}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR5           GPIO\_OSPEEDR\_OSPEEDR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec7bbb4c5f40f3747875636a2605a4b}{07690}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR5\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR5\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aedf6f63df6c7c658d0f6588f8cc4b0}{07691}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR5\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR5\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga189075080af2989418651859ddcd5caa}{07692}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR6\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26455d1b7e9b0dd798755a2005149c8d}{07693}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR6\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR6\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e4a8e2c14a24af3c558f02ce130e43}{07694}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR6           GPIO\_OSPEEDR\_OSPEEDR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a1b076822f7b3d78523b19d802bdfd}{07695}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR6\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR6\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d5c406c7cafa2f439a94a6c1d659ac}{07696}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR6\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR6\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28aefc11fd4fae1614e34b563ed8e23d}{07697}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR7\_Pos       (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa321c7a3b240b327111fc9c0cef7e37b}{07698}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR7\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR7\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42cc5594e72376689a7314340fdd74a9}{07699}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR7           GPIO\_OSPEEDR\_OSPEEDR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe25c683b88b197dd9228b2ffa26bcd}{07700}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR7\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR7\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1355fc1ce2896093d1ef140ebc27f295}{07701}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR7\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR7\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b8c77a7deef2074cfaeaa1b6d236e3}{07702}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR8\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6692664776fd8a4d2222ffb890d04592}{07703}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR8\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR8\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906dbc0dea8772cf965d9544fd6b5720}{07704}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR8           GPIO\_OSPEEDR\_OSPEEDR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd51c866c2dbb155cc0adbbcc0a80a2}{07705}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR8\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR8\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b2e87f85ef7c455009292155183f86}{07706}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR8\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR8\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ddc891aabd994d2fbed50d240d882}{07707}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR9\_Pos       (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13876cc5bde08c8380fd3ac73a103d81}{07708}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR9\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEEDR9\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a0da5c7c37df19c99bae12daaa2028}{07709}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR9           GPIO\_OSPEEDR\_OSPEEDR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a0a1a6e43e8ec4b287ca05b12e620c}{07710}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR9\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEEDR9\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf792700ca60a66748e2f747dc3e486a7}{07711}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR9\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEEDR9\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20be74c295bb16c56a8e1a88d15bdee8}{07712}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR10\_Pos      (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07091f437a3cb824e9de124e17398c84}{07713}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR10\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEEDR10\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2266bf952b6af91ae1a367e2d3cdfe3d}{07714}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR10          GPIO\_OSPEEDR\_OSPEEDR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9d216080b225051fcad35a56e9efd}{07715}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR10\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEEDR10\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf2516db49bfdce84e57f06c3640f3}{07716}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR10\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEEDR10\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504b5115ad160c17c5b253d763fce10}{07717}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR11\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf839b4b37b993fd87890d5fc1158a451}{07718}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR11\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEEDR11\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f96ea166af8ac93a982bc80e1cc7753}{07719}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR11          GPIO\_OSPEEDR\_OSPEEDR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab458cbe032c9f97543b6a7e0e269c37e}{07720}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR11\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEEDR11\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c523b82e98f3e8fa7fa815b8ac1acb}{07721}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR11\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEEDR11\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c134bbee8423e4409b0ca009bcdcac4}{07722}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR12\_Pos      (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8193e997c7128b854ae5b89dc6923f2}{07723}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR12\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEEDR12\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3e318126674c9add061c63428f4854}{07724}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR12          GPIO\_OSPEEDR\_OSPEEDR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cd66090764f3078c98af46e027050c}{07725}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR12\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEEDR12\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37c734ffcbaf2ed7d59a915e807be16}{07726}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR12\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEEDR12\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b1c7ccc38e727ab437e579ec880dd9}{07727}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR13\_Pos      (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e2deb29b8b72c7dcb2b9e72c804088}{07728}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR13\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEEDR13\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa294292eebb5594d4744fd2edc5bc6}{07729}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR13          GPIO\_OSPEEDR\_OSPEEDR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2eaf8f9861c939db6c38409d7aadbd6}{07730}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR13\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEEDR13\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae953b52cc0f8a54d5f528f3216c793}{07731}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR13\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEEDR13\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f867b563b18b73af837cfb56ad74ea}{07732}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR14\_Pos      (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e55ade8781c9282c5f003b88f64454}{07733}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR14\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEEDR14\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104a6b2321177184103db31e91299e36}{07734}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR14          GPIO\_OSPEEDR\_OSPEEDR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0aa874ce3e83515deb520ab242851f6}{07735}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR14\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEEDR14\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c348d5cabedac86f6d70aa00c3352ea}{07736}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR14\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEEDR14\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6d2969fda6c97f9f5769ad35db02329}{07737}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR15\_Pos      (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga437b5a7e48ac3e63ea0574179c9cc447}{07738}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR15\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEEDR15\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab61e45546f737df1008b9c7d3f8ba2ec}{07739}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR15          GPIO\_OSPEEDR\_OSPEEDR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e0e73830208b2c068f11fcc56a302e}{07740}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR15\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEEDR15\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8324dacb10556d4cef99309a72d5da7}{07741}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEEDR15\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEEDR15\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07743}07743 \textcolor{comment}{/* legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61d0ba5102bbae8f47e34034758f2753}{07744}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_Pos      GPIO\_OSPEEDR\_OSPEEDR0\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8413610931459d7cb1087e3fdbe33f}{07745}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_Msk      GPIO\_OSPEEDR\_OSPEEDR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}{07746}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0          GPIO\_OSPEEDR\_OSPEEDR0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}{07747}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_0        GPIO\_OSPEEDR\_OSPEEDR0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}{07748}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_1        GPIO\_OSPEEDR\_OSPEEDR0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4f6c7fc2322475c82de511e4a9c1b}{07749}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_Pos      GPIO\_OSPEEDR\_OSPEEDR1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ef2c614df7085aeaa76a7d8a91ebaf}{07750}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_Msk      GPIO\_OSPEEDR\_OSPEEDR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}{07751}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1          GPIO\_OSPEEDR\_OSPEEDR1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}{07752}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_0        GPIO\_OSPEEDR\_OSPEEDR1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}{07753}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_1        GPIO\_OSPEEDR\_OSPEEDR1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1de8adcc0cdf73b6859f1d7b00f7a9}{07754}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_Pos      GPIO\_OSPEEDR\_OSPEEDR2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9639c937fe270385436963674febeee}{07755}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_Msk      GPIO\_OSPEEDR\_OSPEEDR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}{07756}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2          GPIO\_OSPEEDR\_OSPEEDR2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}{07757}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_0        GPIO\_OSPEEDR\_OSPEEDR2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}{07758}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_1        GPIO\_OSPEEDR\_OSPEEDR2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b9f481767d3da58c7726f3de876bca}{07759}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_Pos      GPIO\_OSPEEDR\_OSPEEDR3\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6e9eecac357c03d52cc72aa01e10d4}{07760}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_Msk      GPIO\_OSPEEDR\_OSPEEDR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}{07761}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3          GPIO\_OSPEEDR\_OSPEEDR3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}{07762}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_0        GPIO\_OSPEEDR\_OSPEEDR3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}{07763}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_1        GPIO\_OSPEEDR\_OSPEEDR3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b4817c90dbb1aaa3dbdb4e0069e0013}{07764}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_Pos      GPIO\_OSPEEDR\_OSPEEDR4\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae009b66120ef19c285a8ac84e4b96f37}{07765}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_Msk      GPIO\_OSPEEDR\_OSPEEDR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}{07766}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4          GPIO\_OSPEEDR\_OSPEEDR4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}{07767}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_0        GPIO\_OSPEEDR\_OSPEEDR4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}{07768}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_1        GPIO\_OSPEEDR\_OSPEEDR4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaab1aadf1f6372574b1fc62b356612ac}{07769}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_Pos      GPIO\_OSPEEDR\_OSPEEDR5\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a4ccb3d62a700c2b28e585fca72c4c}{07770}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_Msk      GPIO\_OSPEEDR\_OSPEEDR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}{07771}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5          GPIO\_OSPEEDR\_OSPEEDR5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}{07772}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_0        GPIO\_OSPEEDR\_OSPEEDR5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}{07773}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_1        GPIO\_OSPEEDR\_OSPEEDR5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13980517ef7ac4a0400636606418f2dd}{07774}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_Pos      GPIO\_OSPEEDR\_OSPEEDR6\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5e49776871edcf205518d8d0c292eb}{07775}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_Msk      GPIO\_OSPEEDR\_OSPEEDR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}{07776}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6          GPIO\_OSPEEDR\_OSPEEDR6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}{07777}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_0        GPIO\_OSPEEDR\_OSPEEDR6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}{07778}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_1        GPIO\_OSPEEDR\_OSPEEDR6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3eff928d50cbdc2137e800b297f5402}{07779}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_Pos      GPIO\_OSPEEDR\_OSPEEDR7\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff83db91beba36ac297546319a815e5}{07780}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_Msk      GPIO\_OSPEEDR\_OSPEEDR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}{07781}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7          GPIO\_OSPEEDR\_OSPEEDR7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}{07782}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_0        GPIO\_OSPEEDR\_OSPEEDR7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}{07783}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_1        GPIO\_OSPEEDR\_OSPEEDR7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea33fa5037cf785abb889c7976de93a}{07784}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_Pos      GPIO\_OSPEEDR\_OSPEEDR8\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ce10d2a3cda6110e927ef5fa22380}{07785}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_Msk      GPIO\_OSPEEDR\_OSPEEDR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}{07786}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8          GPIO\_OSPEEDR\_OSPEEDR8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}{07787}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_0        GPIO\_OSPEEDR\_OSPEEDR8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}{07788}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_1        GPIO\_OSPEEDR\_OSPEEDR8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940af8d007923a709482fbbd02fbd327}{07789}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_Pos      GPIO\_OSPEEDR\_OSPEEDR9\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bd0cf5e82b2b1f15aaa0e59e1bbbf2}{07790}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_Msk      GPIO\_OSPEEDR\_OSPEEDR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}{07791}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9          GPIO\_OSPEEDR\_OSPEEDR9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}{07792}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_0        GPIO\_OSPEEDR\_OSPEEDR9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}{07793}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_1        GPIO\_OSPEEDR\_OSPEEDR9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515e0925fc8e58d22398e7940c577def}{07794}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_Pos     GPIO\_OSPEEDR\_OSPEEDR10\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379adae0cd740edb05cb06fda19f3fb3}{07795}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_Msk     GPIO\_OSPEEDR\_OSPEEDR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}{07796}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10         GPIO\_OSPEEDR\_OSPEEDR10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}{07797}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_0       GPIO\_OSPEEDR\_OSPEEDR10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}{07798}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_1       GPIO\_OSPEEDR\_OSPEEDR10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88290499a0ff53a4c36f75f5f8c1f5f}{07799}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_Pos     GPIO\_OSPEEDR\_OSPEEDR11\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19398ce65682764813bbc2cb88bc163}{07800}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_Msk     GPIO\_OSPEEDR\_OSPEEDR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}{07801}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11         GPIO\_OSPEEDR\_OSPEEDR11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}{07802}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_0       GPIO\_OSPEEDR\_OSPEEDR11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}{07803}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_1       GPIO\_OSPEEDR\_OSPEEDR11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b34d70554e795ad9e2ddd28793db68}{07804}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_Pos     GPIO\_OSPEEDR\_OSPEEDR12\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64078c9442a5e849554fd89e9770d5ee}{07805}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_Msk     GPIO\_OSPEEDR\_OSPEEDR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}{07806}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12         GPIO\_OSPEEDR\_OSPEEDR12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}{07807}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_0       GPIO\_OSPEEDR\_OSPEEDR12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}{07808}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_1       GPIO\_OSPEEDR\_OSPEEDR12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3d1dbe36de14a5323114b2a1e7e3c9}{07809}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_Pos     GPIO\_OSPEEDR\_OSPEEDR13\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga437879befcd8df08cd29c63d0b0aed8f}{07810}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_Msk     GPIO\_OSPEEDR\_OSPEEDR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}{07811}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13         GPIO\_OSPEEDR\_OSPEEDR13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}{07812}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_0       GPIO\_OSPEEDR\_OSPEEDR13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}{07813}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_1       GPIO\_OSPEEDR\_OSPEEDR13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e48fee73ac19881b2da3d1d1cb58d36}{07814}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_Pos     GPIO\_OSPEEDR\_OSPEEDR14\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ccfff85363309d7d999065a1ebfafc}{07815}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_Msk     GPIO\_OSPEEDR\_OSPEEDR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}{07816}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14         GPIO\_OSPEEDR\_OSPEEDR14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}{07817}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_0       GPIO\_OSPEEDR\_OSPEEDR14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}{07818}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_1       GPIO\_OSPEEDR\_OSPEEDR14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7682cc338665363cc6a749f5b9babff}{07819}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_Pos     GPIO\_OSPEEDR\_OSPEEDR15\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab61eae70fcee622a57e9aa5852f848b}{07820}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_Msk     GPIO\_OSPEEDR\_OSPEEDR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}{07821}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15         GPIO\_OSPEEDR\_OSPEEDR15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}{07822}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_0       GPIO\_OSPEEDR\_OSPEEDR15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}{07823}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_1       GPIO\_OSPEEDR\_OSPEEDR15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07824}07824 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07825}07825 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7360a9a0d19a8db5dc8b4a04a1609257}{07826}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb01551efcb3ad1b1e755da93167eac5}{07827}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR0\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}{07828}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0                GPIO\_PUPDR\_PUPDR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}{07829}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_0              (0x1UL << GPIO\_PUPDR\_PUPDR0\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}{07830}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_1              (0x2UL << GPIO\_PUPDR\_PUPDR0\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e526cb1ae3217eaa0607328f088cf27}{07831}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_Pos            (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe88d4645ceb71ec8a26b329d021e41}{07832}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR1\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}{07833}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1                GPIO\_PUPDR\_PUPDR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}{07834}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_0              (0x1UL << GPIO\_PUPDR\_PUPDR1\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}{07835}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_1              (0x2UL << GPIO\_PUPDR\_PUPDR1\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3214946a72e7c18bb59ab52fa2a12d5}{07836}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae23b8431c20a5d525d5201b25c35783}{07837}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}{07838}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2                GPIO\_PUPDR\_PUPDR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}{07839}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_0              (0x1UL << GPIO\_PUPDR\_PUPDR2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}{07840}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_1              (0x2UL << GPIO\_PUPDR\_PUPDR2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc9ce9192287fcf335f66136c79dc86}{07841}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403a661b8ff6c3e96373107bd4d3f638}{07842}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR3\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}{07843}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3                GPIO\_PUPDR\_PUPDR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}{07844}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_0              (0x1UL << GPIO\_PUPDR\_PUPDR3\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}{07845}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_1              (0x2UL << GPIO\_PUPDR\_PUPDR3\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9184c1960e5e7295c6ba7b48ab3b5195}{07846}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81478ef271cd93f7d2a9bb9b6f676502}{07847}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR4\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}{07848}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4                GPIO\_PUPDR\_PUPDR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}{07849}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_0              (0x1UL << GPIO\_PUPDR\_PUPDR4\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}{07850}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_1              (0x2UL << GPIO\_PUPDR\_PUPDR4\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3fd0c5c32576d822ecde4ef5ad72c8}{07851}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_Pos            (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0944d79af9a53030939a732c03bff434}{07852}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR5\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}{07853}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5                GPIO\_PUPDR\_PUPDR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}{07854}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_0              (0x1UL << GPIO\_PUPDR\_PUPDR5\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}{07855}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_1              (0x2UL << GPIO\_PUPDR\_PUPDR5\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb2d0f930f2d4adaed881db2e3f859f}{07856}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_Pos            (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff349c9d9641fd4ff6c96a4ed39c377d}{07857}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR6\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}{07858}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6                GPIO\_PUPDR\_PUPDR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}{07859}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_0              (0x1UL << GPIO\_PUPDR\_PUPDR6\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}{07860}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_1              (0x2UL << GPIO\_PUPDR\_PUPDR6\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762c3d8983cc08008e7735d1514ee0d}{07861}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_Pos            (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5ab27eceaadf3e3fe5c234f9ab07f0}{07862}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR7\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}{07863}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7                GPIO\_PUPDR\_PUPDR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}{07864}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_0              (0x1UL << GPIO\_PUPDR\_PUPDR7\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}{07865}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_1              (0x2UL << GPIO\_PUPDR\_PUPDR7\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e534cabce2251611e459911ab35530f}{07866}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_Pos            (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb779534ca337c5ffcd104edb9498c59}{07867}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR8\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}{07868}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8                GPIO\_PUPDR\_PUPDR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}{07869}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_0              (0x1UL << GPIO\_PUPDR\_PUPDR8\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}{07870}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_1              (0x2UL << GPIO\_PUPDR\_PUPDR8\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744ee2b7091e4056fd4130963d20a30b}{07871}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_Pos            (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e07660ed6d05c4c6e3d9ca4b53c19}{07872}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_Msk            (0x3UL << GPIO\_PUPDR\_PUPDR9\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}{07873}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9                GPIO\_PUPDR\_PUPDR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}{07874}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_0              (0x1UL << GPIO\_PUPDR\_PUPDR9\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}{07875}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_1              (0x2UL << GPIO\_PUPDR\_PUPDR9\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27af51166bee432e2ba289f6064b6b3}{07876}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad588e530ee6e5166fd35e9d43b295287}{07877}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_Msk           (0x3UL << GPIO\_PUPDR\_PUPDR10\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}{07878}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10               GPIO\_PUPDR\_PUPDR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}{07879}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_0             (0x1UL << GPIO\_PUPDR\_PUPDR10\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}{07880}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_1             (0x2UL << GPIO\_PUPDR\_PUPDR10\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89977869d8af107f60f4734787695d57}{07881}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_Pos           (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00eeaff07aa3953cc3a0628a899bcc5}{07882}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_Msk           (0x3UL << GPIO\_PUPDR\_PUPDR11\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}{07883}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11               GPIO\_PUPDR\_PUPDR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}{07884}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_0             (0x1UL << GPIO\_PUPDR\_PUPDR11\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}{07885}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_1             (0x2UL << GPIO\_PUPDR\_PUPDR11\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7d4855887e46dda4bb8533067c8afe}{07886}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_Pos           (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62c65d49ff368d3af4d63d22d73b93b}{07887}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_Msk           (0x3UL << GPIO\_PUPDR\_PUPDR12\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}{07888}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12               GPIO\_PUPDR\_PUPDR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}{07889}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_0             (0x1UL << GPIO\_PUPDR\_PUPDR12\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}{07890}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_1             (0x2UL << GPIO\_PUPDR\_PUPDR12\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5e670b61d115901dd7eacdd504b3fd}{07891}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_Pos           (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6594a39f94b19dc5c37ed4b8356c62a6}{07892}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_Msk           (0x3UL << GPIO\_PUPDR\_PUPDR13\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}{07893}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13               GPIO\_PUPDR\_PUPDR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}{07894}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_0             (0x1UL << GPIO\_PUPDR\_PUPDR13\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}{07895}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_1             (0x2UL << GPIO\_PUPDR\_PUPDR13\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1ff494eda0d5b0eeb371367bb641a1}{07896}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_Pos           (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87e440c08acd4837c821d82ff02c9b6}{07897}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_Msk           (0x3UL << GPIO\_PUPDR\_PUPDR14\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}{07898}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14               GPIO\_PUPDR\_PUPDR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}{07899}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_0             (0x1UL << GPIO\_PUPDR\_PUPDR14\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}{07900}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_1             (0x2UL << GPIO\_PUPDR\_PUPDR14\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1999b6dc0d4e1d19f47c1cb7f55173ba}{07901}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_Pos           (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69922e19cb85abfd0cad889a0d4c08e1}{07902}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_Msk           (0x3UL << GPIO\_PUPDR\_PUPDR15\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}{07903}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15               GPIO\_PUPDR\_PUPDR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}{07904}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_0             (0x1UL << GPIO\_PUPDR\_PUPDR15\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}{07905}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_1             (0x2UL << GPIO\_PUPDR\_PUPDR15\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07907}07907 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1069cfa20fb4680057c8f9b91826ebe1}{07908}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Pos                 (0U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{07909}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Msk                 (0x1UL << GPIO\_IDR\_ID0\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64aa379a4bcfe84ae33383d689373096}{07910}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0                     GPIO\_IDR\_ID0\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38320698cffb50138c8438a860030cb9}{07911}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Pos                 (1U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{07912}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Msk                 (0x1UL << GPIO\_IDR\_ID1\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e44bbc1d39579b027765f259dc897ea}{07913}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1                     GPIO\_IDR\_ID1\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1720532896734b3e5ffaccd76834fdef}{07914}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Pos                 (2U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{07915}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Msk                 (0x1UL << GPIO\_IDR\_ID2\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b06b287f35a0b048d8f5fbe4a06a9c}{07916}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2                     GPIO\_IDR\_ID2\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ea4291861a56bb8901653b2c148ccd}{07917}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Pos                 (3U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{07918}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Msk                 (0x1UL << GPIO\_IDR\_ID3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c3adefa4cafaf0455139b4e80b70eb}{07919}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3                     GPIO\_IDR\_ID3\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{07920}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Pos                 (4U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{07921}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Msk                 (0x1UL << GPIO\_IDR\_ID4\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7454dab87916ca6076b287a21c2e4cd7}{07922}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4                     GPIO\_IDR\_ID4\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45f4603706510827aa92d39fd4bb45}{07923}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Pos                 (5U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{07924}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Msk                 (0x1UL << GPIO\_IDR\_ID5\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbfa2ff564030d912ce8f327850a3bf}{07925}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5                     GPIO\_IDR\_ID5\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd6ccece5d47d40c929af5cf9973203}{07926}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Pos                 (6U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{07927}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Msk                 (0x1UL << GPIO\_IDR\_ID6\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac933b9235cae5f9fccbd2fc41f9a2dc4}{07928}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6                     GPIO\_IDR\_ID6\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23669c60b1baa1d95dac788cff2a0eb8}{07929}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Pos                 (7U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{07930}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Msk                 (0x1UL << GPIO\_IDR\_ID7\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ce75fcb48ac0db30f99ba312e8538a}{07931}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7                     GPIO\_IDR\_ID7\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{07932}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Pos                 (8U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{07933}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Msk                 (0x1UL << GPIO\_IDR\_ID8\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa193633720d142ceca6c6b27c4e87f02}{07934}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8                     GPIO\_IDR\_ID8\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{07935}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Pos                 (9U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{07936}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Msk                 (0x1UL << GPIO\_IDR\_ID9\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888325b6581f9ae181f3e4fe904b0c44}{07937}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9                     GPIO\_IDR\_ID9\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6842601dbe73734e8058a6858fa7078}{07938}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Pos                (10U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{07939}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Msk                (0x1UL << GPIO\_IDR\_ID10\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd53d2742d0ace30b835bd0f44f5ebf}{07940}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10                    GPIO\_IDR\_ID10\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117cc21fe4de69983c2444c7f8587687}{07941}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Pos                (11U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{07942}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Msk                (0x1UL << GPIO\_IDR\_ID11\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5e087b267f95733cc4328522b7890d}{07943}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11                    GPIO\_IDR\_ID11\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{07944}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Pos                (12U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{07945}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Msk                (0x1UL << GPIO\_IDR\_ID12\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33564d1679db8201389f806595d000d9}{07946}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12                    GPIO\_IDR\_ID12\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada649f077b81777a8ba7ae97160e9fe4}{07947}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Pos                (13U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{07948}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Msk                (0x1UL << GPIO\_IDR\_ID13\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82e0ce0fca46443e3cbaf887a3a35713}{07949}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13                    GPIO\_IDR\_ID13\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0921a37817bff3c30f5e4c019b6a4084}{07950}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Pos                (14U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{07951}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Msk                (0x1UL << GPIO\_IDR\_ID14\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac716fc8a3853431b69697ea5ee0aa8d2}{07952}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14                    GPIO\_IDR\_ID14\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631021cf3bab4864fdc505ceee8a6c4f}{07953}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Pos                (15U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{07954}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Msk                (0x1UL << GPIO\_IDR\_ID15\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c80e97c41b8143cf299c078459ea4}{07955}} \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15                    GPIO\_IDR\_ID15\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07956}07956 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07957}07957 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{07958}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_0                   GPIO\_IDR\_ID0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{07959}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_1                   GPIO\_IDR\_ID1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{07960}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_2                   GPIO\_IDR\_ID2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{07961}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_3                   GPIO\_IDR\_ID3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{07962}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_4                   GPIO\_IDR\_ID4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{07963}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_5                   GPIO\_IDR\_ID5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{07964}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_6                   GPIO\_IDR\_ID6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{07965}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_7                   GPIO\_IDR\_ID7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{07966}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_8                   GPIO\_IDR\_ID8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{07967}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_9                   GPIO\_IDR\_ID9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{07968}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_10                  GPIO\_IDR\_ID10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{07969}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_11                  GPIO\_IDR\_ID11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{07970}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_12                  GPIO\_IDR\_ID12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{07971}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_13                  GPIO\_IDR\_ID13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{07972}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_14                  GPIO\_IDR\_ID14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{07973}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_15                  GPIO\_IDR\_ID15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07974}07974 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07975}07975 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6bff88e55b2428269c90ebde121d31}{07976}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Pos                 (0U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{07977}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Msk                 (0x1UL << GPIO\_ODR\_OD0\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7937b0a505e771361804a211c7656f}{07978}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0                     GPIO\_ODR\_OD0\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dfdab58aa53c6790eb545f50f92722}{07979}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Pos                 (1U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{07980}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Msk                 (0x1UL << GPIO\_ODR\_OD1\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104dff849ee2c6a0b58777a336912583}{07981}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1                     GPIO\_ODR\_OD1\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea388b190f9040a9657d9b395471596}{07982}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Pos                 (2U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{07983}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Msk                 (0x1UL << GPIO\_ODR\_OD2\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3ff4b6fa52aac52991053b26d8dd80}{07984}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2                     GPIO\_ODR\_OD2\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4ae35ae856330bc937251fd9ccf01c}{07985}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Pos                 (3U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{07986}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Msk                 (0x1UL << GPIO\_ODR\_OD3\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5790d50582befba7f91037df94b159}{07987}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3                     GPIO\_ODR\_OD3\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0a70767add938306339ea3f3c8df5}{07988}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Pos                 (4U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{07989}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Msk                 (0x1UL << GPIO\_ODR\_OD4\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd275e221a79cf7a3ac0c98ee15af3c5}{07990}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4                     GPIO\_ODR\_OD4\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7f2c3690272b52bde0c22223d39dff}{07991}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Pos                 (5U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{07992}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Msk                 (0x1UL << GPIO\_ODR\_OD5\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4046ad484b858f3c49eb0449f45e3af5}{07993}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5                     GPIO\_ODR\_OD5\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{07994}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Pos                 (6U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{07995}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Msk                 (0x1UL << GPIO\_ODR\_OD6\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34550e0c5098cf24a2ab86e2ecc67c14}{07996}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6                     GPIO\_ODR\_OD6\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bf70d7723a8e809a7ec2baba5583b1}{07997}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Pos                 (7U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{07998}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Msk                 (0x1UL << GPIO\_ODR\_OD7\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l07999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7559603648f95b76d128f0a637675c}{07999}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7                     GPIO\_ODR\_OD7\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{08000}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Pos                 (8U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{08001}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Msk                 (0x1UL << GPIO\_ODR\_OD8\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a61ea7de95ccdcb674e8b972969a1f}{08002}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8                     GPIO\_ODR\_OD8\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{08003}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Pos                 (9U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{08004}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Msk                 (0x1UL << GPIO\_ODR\_OD9\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bfdb1e3526890736b0c1238adda99c}{08005}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9                     GPIO\_ODR\_OD9\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f67a9087ba57c2144a8a19d597bf5}{08006}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Pos                (10U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{08007}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Msk                (0x1UL << GPIO\_ODR\_OD10\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6ba137db2753434a1253e111ff6a2}{08008}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10                    GPIO\_ODR\_OD10\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6824376eb5f7f0185580a780d5ecf}{08009}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Pos                (11U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{08010}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Msk                (0x1UL << GPIO\_ODR\_OD11\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7e487eb914e276c92534eab7b1efdc}{08011}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11                    GPIO\_ODR\_OD11\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3eca32e4b8eca5b984c371fc118c44}{08012}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Pos                (12U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{08013}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Msk                (0x1UL << GPIO\_ODR\_OD12\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42a77f0ced79d51a5952d929a7e0528}{08014}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12                    GPIO\_ODR\_OD12\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29598cda6568737ee82992f76d07c45c}{08015}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Pos                (13U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{08016}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Msk                (0x1UL << GPIO\_ODR\_OD13\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582584ba2995b3b9993728b02a98f2c1}{08017}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13                    GPIO\_ODR\_OD13\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd02d3bb351676e31027d8bad0c8eb70}{08018}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Pos                (14U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{08019}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Msk                (0x1UL << GPIO\_ODR\_OD14\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2ec83ded91512630244d2d1e1c300b}{08020}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14                    GPIO\_ODR\_OD14\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{08021}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Pos                (15U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{08022}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Msk                (0x1UL << GPIO\_ODR\_OD15\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e411f3d6f91e5218dc9ca1b6739f053}{08023}} \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15                    GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08024}08024 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08025}08025 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{08026}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_0                   GPIO\_ODR\_OD0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{08027}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_1                   GPIO\_ODR\_OD1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{08028}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_2                   GPIO\_ODR\_OD2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{08029}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_3                   GPIO\_ODR\_OD3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{08030}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_4                   GPIO\_ODR\_OD4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{08031}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_5                   GPIO\_ODR\_OD5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{08032}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_6                   GPIO\_ODR\_OD6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{08033}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_7                   GPIO\_ODR\_OD7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{08034}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_8                   GPIO\_ODR\_OD8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{08035}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_9                   GPIO\_ODR\_OD9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{08036}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_10                  GPIO\_ODR\_OD10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{08037}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_11                  GPIO\_ODR\_OD11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{08038}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_12                  GPIO\_ODR\_OD12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{08039}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_13                  GPIO\_ODR\_OD13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{08040}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_14                  GPIO\_ODR\_OD14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{08041}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_15                  GPIO\_ODR\_OD15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08042}08042 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08043}08043 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409d8650af1aa0e1958cc1ed2f96acda}{08044}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Pos                (0U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{08045}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Msk                (0x1UL << GPIO\_BSRR\_BS0\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{08046}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0                    GPIO\_BSRR\_BS0\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7457f610b20ffdd73c97d90724ed4d4e}{08047}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Pos                (1U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{08048}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Msk                (0x1UL << GPIO\_BSRR\_BS1\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{08049}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1                    GPIO\_BSRR\_BS1\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1acce0c96a515284b6f8bd12b8436}{08050}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Pos                (2U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{08051}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Msk                (0x1UL << GPIO\_BSRR\_BS2\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{08052}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2                    GPIO\_BSRR\_BS2\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0837604e1baac4b8b86fc3e660b17ad}{08053}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Pos                (3U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{08054}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Msk                (0x1UL << GPIO\_BSRR\_BS3\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{08055}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3                    GPIO\_BSRR\_BS3\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae421b6676ce8b2865cbb6e15fc45d495}{08056}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Pos                (4U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{08057}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Msk                (0x1UL << GPIO\_BSRR\_BS4\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{08058}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4                    GPIO\_BSRR\_BS4\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686100d76807920229b49d233cbd96d}{08059}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Pos                (5U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{08060}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Msk                (0x1UL << GPIO\_BSRR\_BS5\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{08061}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5                    GPIO\_BSRR\_BS5\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f4268de41bba2e411879d3fa900af7}{08062}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Pos                (6U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{08063}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Msk                (0x1UL << GPIO\_BSRR\_BS6\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{08064}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6                    GPIO\_BSRR\_BS6\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1dd4ddac06be768bb7727bcb657081}{08065}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Pos                (7U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{08066}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Msk                (0x1UL << GPIO\_BSRR\_BS7\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{08067}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7                    GPIO\_BSRR\_BS7\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{08068}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Pos                (8U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{08069}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Msk                (0x1UL << GPIO\_BSRR\_BS8\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{08070}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8                    GPIO\_BSRR\_BS8\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab415c303400428fa585419e57aa2513d}{08071}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Pos                (9U)                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{08072}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Msk                (0x1UL << GPIO\_BSRR\_BS9\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{08073}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9                    GPIO\_BSRR\_BS9\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85195c9fb5642687151366b0f363441}{08074}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Pos               (10U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{08075}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Msk               (0x1UL << GPIO\_BSRR\_BS10\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{08076}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10                   GPIO\_BSRR\_BS10\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{08077}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Pos               (11U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{08078}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Msk               (0x1UL << GPIO\_BSRR\_BS11\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{08079}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11                   GPIO\_BSRR\_BS11\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302c8e25dd2711d37262b73865f3c19}{08080}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Pos               (12U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{08081}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Msk               (0x1UL << GPIO\_BSRR\_BS12\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{08082}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12                   GPIO\_BSRR\_BS12\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe11d923932261f904c089da78e7ebc}{08083}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Pos               (13U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{08084}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Msk               (0x1UL << GPIO\_BSRR\_BS13\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{08085}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13                   GPIO\_BSRR\_BS13\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c86de2a9b2e7394040a65bf114131bc}{08086}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Pos               (14U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{08087}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Msk               (0x1UL << GPIO\_BSRR\_BS14\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{08088}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14                   GPIO\_BSRR\_BS14\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93dccdbf7e8ef41da1b847975cf0eac}{08089}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Pos               (15U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{08090}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Msk               (0x1UL << GPIO\_BSRR\_BS15\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{08091}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15                   GPIO\_BSRR\_BS15\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e4440bb44a4ab919e9a0171af788b}{08092}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Pos                (16U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{08093}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Msk                (0x1UL << GPIO\_BSRR\_BR0\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{08094}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0                    GPIO\_BSRR\_BR0\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075d239db694cea8f30c70534ddf7be9}{08095}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Pos                (17U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{08096}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Msk                (0x1UL << GPIO\_BSRR\_BR1\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{08097}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1                    GPIO\_BSRR\_BR1\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5825e38ef02071bf0d888ab636d241}{08098}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Pos                (18U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{08099}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Msk                (0x1UL << GPIO\_BSRR\_BR2\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{08100}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2                    GPIO\_BSRR\_BR2\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef6b53609ca5d188a6916d8574d6030}{08101}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Pos                (19U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{08102}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Msk                (0x1UL << GPIO\_BSRR\_BR3\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{08103}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3                    GPIO\_BSRR\_BR3\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{08104}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Pos                (20U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{08105}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Msk                (0x1UL << GPIO\_BSRR\_BR4\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{08106}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4                    GPIO\_BSRR\_BR4\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565b7acd495e70be1b68204ef2910db}{08107}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Pos                (21U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{08108}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Msk                (0x1UL << GPIO\_BSRR\_BR5\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{08109}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5                    GPIO\_BSRR\_BR5\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce8dd4c2ed3764a234fc40ad192ae03}{08110}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Pos                (22U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{08111}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Msk                (0x1UL << GPIO\_BSRR\_BR6\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{08112}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6                    GPIO\_BSRR\_BR6\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e114c3d131dbb2abc05837b9c20fff}{08113}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Pos                (23U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{08114}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Msk                (0x1UL << GPIO\_BSRR\_BR7\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{08115}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7                    GPIO\_BSRR\_BR7\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{08116}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Pos                (24U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{08117}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Msk                (0x1UL << GPIO\_BSRR\_BR8\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{08118}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8                    GPIO\_BSRR\_BR8\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d98b977fc86581e566299bd363176d}{08119}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Pos                (25U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{08120}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Msk                (0x1UL << GPIO\_BSRR\_BR9\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{08121}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9                    GPIO\_BSRR\_BR9\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{08122}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Pos               (26U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{08123}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Msk               (0x1UL << GPIO\_BSRR\_BR10\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{08124}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10                   GPIO\_BSRR\_BR10\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b421b338b145649e8937806472a59c6}{08125}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Pos               (27U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{08126}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Msk               (0x1UL << GPIO\_BSRR\_BR11\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{08127}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11                   GPIO\_BSRR\_BR11\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f141572b1c065dcabbc7ddfe4092f2}{08128}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Pos               (28U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{08129}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Msk               (0x1UL << GPIO\_BSRR\_BR12\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{08130}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12                   GPIO\_BSRR\_BR12\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a07a77a4bb0457b13abfee48ed3e39}{08131}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Pos               (29U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{08132}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Msk               (0x1UL << GPIO\_BSRR\_BR13\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{08133}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13                   GPIO\_BSRR\_BR13\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{08134}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Pos               (30U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{08135}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Msk               (0x1UL << GPIO\_BSRR\_BR14\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{08136}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14                   GPIO\_BSRR\_BR14\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d885f9a72889c6f1070b6da4d4d782}{08137}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Pos               (31U)                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{08138}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Msk               (0x1UL << GPIO\_BSRR\_BR15\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{08139}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15                   GPIO\_BSRR\_BR15\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08140}08140 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08141}08141 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}{08142}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_0                   GPIO\_BSRR\_BS0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}{08143}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_1                   GPIO\_BSRR\_BS1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}{08144}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_2                   GPIO\_BSRR\_BS2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}{08145}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_3                   GPIO\_BSRR\_BS3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}{08146}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_4                   GPIO\_BSRR\_BS4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}{08147}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_5                   GPIO\_BSRR\_BS5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}{08148}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_6                   GPIO\_BSRR\_BS6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}{08149}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_7                   GPIO\_BSRR\_BS7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}{08150}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_8                   GPIO\_BSRR\_BS8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}{08151}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_9                   GPIO\_BSRR\_BS9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}{08152}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_10                  GPIO\_BSRR\_BS10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}{08153}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_11                  GPIO\_BSRR\_BS11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}{08154}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_12                  GPIO\_BSRR\_BS12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}{08155}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_13                  GPIO\_BSRR\_BS13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}{08156}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_14                  GPIO\_BSRR\_BS14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}{08157}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_15                  GPIO\_BSRR\_BS15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}{08158}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_0                   GPIO\_BSRR\_BR0}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}{08159}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_1                   GPIO\_BSRR\_BR1}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}{08160}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_2                   GPIO\_BSRR\_BR2}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}{08161}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_3                   GPIO\_BSRR\_BR3}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}{08162}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_4                   GPIO\_BSRR\_BR4}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}{08163}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_5                   GPIO\_BSRR\_BR5}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}{08164}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_6                   GPIO\_BSRR\_BR6}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}{08165}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_7                   GPIO\_BSRR\_BR7}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}{08166}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_8                   GPIO\_BSRR\_BR8}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}{08167}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_9                   GPIO\_BSRR\_BR9}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}{08168}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_10                  GPIO\_BSRR\_BR10}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}{08169}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_11                  GPIO\_BSRR\_BR11}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}{08170}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_12                  GPIO\_BSRR\_BR12}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}{08171}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_13                  GPIO\_BSRR\_BR13}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}{08172}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_14                  GPIO\_BSRR\_BR14}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}{08173}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_15                  GPIO\_BSRR\_BR15}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08174}08174 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08175}08175 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{08176}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{08177}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Msk               (0x1UL << GPIO\_LCKR\_LCK0\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{08178}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                   GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94100a3d7d43a5b8718aea76e31279a7}{08179}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Pos               (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{08180}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Msk               (0x1UL << GPIO\_LCKR\_LCK1\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{08181}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                   GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d48b0834c3898e74309980020f88a3}{08182}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Pos               (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{08183}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Msk               (0x1UL << GPIO\_LCKR\_LCK2\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{08184}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                   GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{08185}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Pos               (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{08186}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Msk               (0x1UL << GPIO\_LCKR\_LCK3\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{08187}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                   GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd29e0757ed2bc8e3935d17960b68df}{08188}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Pos               (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{08189}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Msk               (0x1UL << GPIO\_LCKR\_LCK4\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{08190}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                   GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f73a37145ff6709a20081d329900c2}{08191}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Pos               (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{08192}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Msk               (0x1UL << GPIO\_LCKR\_LCK5\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{08193}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                   GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456193c04a296b05ad87aa0f8e51c144}{08194}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Pos               (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{08195}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Msk               (0x1UL << GPIO\_LCKR\_LCK6\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{08196}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                   GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c741b163a1b1e23b05432f866544f4}{08197}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Pos               (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{08198}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Msk               (0x1UL << GPIO\_LCKR\_LCK7\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{08199}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                   GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a02f2ef3023a1c82f04391fcb79859}{08200}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Pos               (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{08201}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Msk               (0x1UL << GPIO\_LCKR\_LCK8\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{08202}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                   GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821f9dc79420f84e79fe2697addf1d42}{08203}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Pos               (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{08204}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Msk               (0x1UL << GPIO\_LCKR\_LCK9\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{08205}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                   GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb57953118508685e74055da9d6348}{08206}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Pos              (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{08207}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Msk              (0x1UL << GPIO\_LCKR\_LCK10\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{08208}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                  GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a19305a39f7bd02815a39c998c34216}{08209}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Pos              (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{08210}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Msk              (0x1UL << GPIO\_LCKR\_LCK11\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{08211}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                  GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e8901ea395cd0a1b56c4118670fa0e}{08212}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Pos              (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{08213}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Msk              (0x1UL << GPIO\_LCKR\_LCK12\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{08214}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                  GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd0ccab863e23880863f0d431fdee11}{08215}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Pos              (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{08216}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Msk              (0x1UL << GPIO\_LCKR\_LCK13\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{08217}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                  GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{08218}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Pos              (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{08219}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Msk              (0x1UL << GPIO\_LCKR\_LCK14\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{08220}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                  GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{08221}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Pos              (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{08222}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Msk              (0x1UL << GPIO\_LCKR\_LCK15\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{08223}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                  GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40eb2db1c2df544774f41995d029565d}{08224}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Pos               (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{08225}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Msk               (0x1UL << GPIO\_LCKR\_LCKK\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{08226}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                   GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08227}08227 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08228}08228 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRL register *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a08707ee30f01bdd1efafc67e0501ef}{08229}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f315a9807c36a14ec498f6348168345}{08230}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_Msk              (0xFUL << GPIO\_AFRL\_AFRL0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4af89daf61c25562733d281e9acde3d}{08231}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0                  GPIO\_AFRL\_AFRL0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f152d808e8aa43362b108b1160c128}{08232}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_0                (0x1UL << GPIO\_AFRL\_AFRL0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd77c2da1b416d80c239a024c8e4ef61}{08233}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_1                (0x2UL << GPIO\_AFRL\_AFRL0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693446d17258b95fafb2685a5fe868ab}{08234}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_2                (0x4UL << GPIO\_AFRL\_AFRL0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17d2fbadcaab82ce79836839278642c}{08235}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_3                (0x8UL << GPIO\_AFRL\_AFRL0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa11ac7e5ebe7fec303261744d7a5d5eb}{08236}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5b659d9fb907a21c2d3afe5fb19f10}{08237}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_Msk              (0xFUL << GPIO\_AFRL\_AFRL1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122cbed720d27776f0cfa6dab1fbc84c}{08238}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1                  GPIO\_AFRL\_AFRL1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2f94b9a8f50f296dd0a20b110b2e93}{08239}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_0                (0x1UL << GPIO\_AFRL\_AFRL1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee437f14787a7bc240b13469f8d02}{08240}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_1                (0x2UL << GPIO\_AFRL\_AFRL1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9d92f139b6f523c8ece0582caa9205}{08241}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_2                (0x4UL << GPIO\_AFRL\_AFRL1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385ae9713490b8a47c63fb3f1d92eecf}{08242}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_3                (0x8UL << GPIO\_AFRL\_AFRL1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee3e8ef4e031b8f1c0b3add9eb5ff58}{08243}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7636c00ff48f6ecebeea4564326e210}{08244}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_Msk              (0xFUL << GPIO\_AFRL\_AFRL2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda8ce333741832561e1e3e76abcee7a}{08245}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2                  GPIO\_AFRL\_AFRL2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae4ecfdc6739da7658d5618f949b4f0}{08246}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_0                (0x1UL << GPIO\_AFRL\_AFRL2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6105e47f03d5c714f52753c721848e2}{08247}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_1                (0x2UL << GPIO\_AFRL\_AFRL2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d392ca99cf444404f329d5419febb1d}{08248}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_2                (0x4UL << GPIO\_AFRL\_AFRL2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08baef06281ebf48156f43cd6727bd7f}{08249}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_3                (0x8UL << GPIO\_AFRL\_AFRL2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049f2b7b5749dc78225c8bffea4c58c6}{08250}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_Pos              (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76cba0d408062489c28df042dcd30210}{08251}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_Msk              (0xFUL << GPIO\_AFRL\_AFRL3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee969704e28b7b0159838a8aec5f1e65}{08252}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3                  GPIO\_AFRL\_AFRL3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95865001c230cb9d6794a1a8faa53464}{08253}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_0                (0x1UL << GPIO\_AFRL\_AFRL3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8669f979e8cde27c80e8b33fb5cc4f96}{08254}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_1                (0x2UL << GPIO\_AFRL\_AFRL3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3}{08255}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_2                (0x4UL << GPIO\_AFRL\_AFRL3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14278231a30cffd346762047a69f4cc2}{08256}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_3                (0x8UL << GPIO\_AFRL\_AFRL3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa684ff62ae936c92975017481357135c}{08257}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d16b4d7f2c4dd126fc8f6c94b47bd92}{08258}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_Msk              (0xFUL << GPIO\_AFRL\_AFRL4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac862d4f115fd881871356418943a4446}{08259}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4                  GPIO\_AFRL\_AFRL4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138d6628f63ceff1b9340fe143e4309}{08260}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_0                (0x1UL << GPIO\_AFRL\_AFRL4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa691f7acdc66a2d79e128264a7bd1a63}{08261}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_1                (0x2UL << GPIO\_AFRL\_AFRL4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2c314441cd3d4841bdb1e3d5de9db5}{08262}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_2                (0x4UL << GPIO\_AFRL\_AFRL4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab260848c23e7b1ea2777f0e4a40fc1}{08263}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_3                (0x8UL << GPIO\_AFRL\_AFRL4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11932e0b26f199e6faad435ba04ccc75}{08264}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_Pos              (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afa964b91f1fe6945b482897e1b0d82}{08265}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_Msk              (0xFUL << GPIO\_AFRL\_AFRL5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481f4065077c16365632e6a647cdcb4e}{08266}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5                  GPIO\_AFRL\_AFRL5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe45d3ec4c0a71d968112e7a65b5510d}{08267}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_0                (0x1UL << GPIO\_AFRL\_AFRL5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6372195804d3e61723030fb0d9a2268f}{08268}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_1                (0x2UL << GPIO\_AFRL\_AFRL5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf383c494976eda7fad4006b937a6f359}{08269}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_2                (0x4UL << GPIO\_AFRL\_AFRL5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dfdf9aa650eb4d3c06c6f7a4e79e44}{08270}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_3                (0x8UL << GPIO\_AFRL\_AFRL5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62db2506b54f3833e4115da9a3a8b1cb}{08271}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_Pos              (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga329563a3d4a838301576e55ba129a60d}{08272}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_Msk              (0xFUL << GPIO\_AFRL\_AFRL6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87a55d05f6d16cbfbce6e04a2c6888e}{08273}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6                  GPIO\_AFRL\_AFRL6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94adf1532fc4188a926ba7d366cc13e}{08274}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_0                (0x1UL << GPIO\_AFRL\_AFRL6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5289d6b05cf1ed7959b89dfb4e64a0}{08275}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_1                (0x2UL << GPIO\_AFRL\_AFRL6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8dff68b61d57bf6cbe6f22d76c5629}{08276}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_2                (0x4UL << GPIO\_AFRL\_AFRL6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05b72714d2577958fa5c2b5e871d223}{08277}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_3                (0x8UL << GPIO\_AFRL\_AFRL6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga479171221ab43ca7a172a2a877feedf8}{08278}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_Pos              (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268f85d9983cfb7bdcdd92040ab8b2f7}{08279}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_Msk              (0xFUL << GPIO\_AFRL\_AFRL7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a41237468859702de7ea91dad62ed8}{08280}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7                  GPIO\_AFRL\_AFRL7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292b5b0e56572245d5c5d72fcdada9fa}{08281}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_0                (0x1UL << GPIO\_AFRL\_AFRL7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5348d823ed82075ed48b74a36c9db2}{08282}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_1                (0x2UL << GPIO\_AFRL\_AFRL7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28527531ac7958b1de74f0883a53334}{08283}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_2                (0x4UL << GPIO\_AFRL\_AFRL7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adb4a490f9b5c323dba6e591f4131f6}{08284}} \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_3                (0x8UL << GPIO\_AFRL\_AFRL7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08286}08286 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRH register *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f59b36424dd67c72b6fe1ab4bfaf6fa}{08287}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ce41fe5d385ec28bb04dcc7a40f946}{08288}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_Msk              (0xFUL << GPIO\_AFRH\_AFRH0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5bb516e3b29af807cf4772787dfd0d}{08289}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0                  GPIO\_AFRH\_AFRH0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696d2e7fbb6ae2b172f64f9edd5af9b0}{08290}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_0                (0x1UL << GPIO\_AFRH\_AFRH0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e5f36c2bf8a8977d72621d93876b0b}{08291}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_1                (0x2UL << GPIO\_AFRH\_AFRH0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d8eb06b294389ac37efc69291182ec}{08292}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_2                (0x4UL << GPIO\_AFRH\_AFRH0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177428d840116200ec8e3645cfffbc7}{08293}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_3                (0x8UL << GPIO\_AFRH\_AFRH0\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a73816fedda13781d94b4ec94dbea}{08294}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312de282238e1fe17c1a1c44e0bf56f}{08295}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_Msk              (0xFUL << GPIO\_AFRH\_AFRH1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ca2458aef597ebfcd1eb6b83035acd}{08296}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1                  GPIO\_AFRH\_AFRH1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5050213115941df4d89f1803ff3dce18}{08297}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_0                (0x1UL << GPIO\_AFRH\_AFRH1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413c97129e63fb91bdf0ac8220d9db00}{08298}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_1                (0x2UL << GPIO\_AFRH\_AFRH1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b89ccc6c477c0cd8ff857285df07d84}{08299}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_2                (0x4UL << GPIO\_AFRH\_AFRH1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ead68cbb1f4aadad0789e8d2bd32e4}{08300}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_3                (0x8UL << GPIO\_AFRH\_AFRH1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334c47191fdc5913408ad1e9dd624b8f}{08301}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5135a001e76392c0b606c76ef665fe}{08302}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_Msk              (0xFUL << GPIO\_AFRH\_AFRH2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc39c907cd02befde4b7681b2fa070b}{08303}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2                  GPIO\_AFRH\_AFRH2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc474910f7c3867c687e3d642dc7f86}{08304}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_0                (0x1UL << GPIO\_AFRH\_AFRH2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6284f87ff50100a6c3e2cb496be1388a}{08305}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_1                (0x2UL << GPIO\_AFRH\_AFRH2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa444f8755f374e202cb437a9f202f635}{08306}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_2                (0x4UL << GPIO\_AFRH\_AFRH2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b23ce670e6b5a0e87f28d1baa673a2}{08307}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_3                (0x8UL << GPIO\_AFRH\_AFRH2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3eee26f24e4561a326456626e05b54f}{08308}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_Pos              (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104c8bf9e1c968cad76a228785ed9c4e}{08309}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_Msk              (0xFUL << GPIO\_AFRH\_AFRH3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7043cbf3ca044ba36d59a8844c50552b}{08310}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3                  GPIO\_AFRH\_AFRH3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0bca51b2c5a8635202590ed61842ab}{08311}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_0                (0x1UL << GPIO\_AFRH\_AFRH3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace0ca814ed3617d6f520ded8bc05cf3e}{08312}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_1                (0x2UL << GPIO\_AFRH\_AFRH3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e22f1d39a67e130c29ba1d30d8b0740}{08313}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_2                (0x4UL << GPIO\_AFRH\_AFRH3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d6db61365e1172a8e5d895cbc16f59}{08314}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_3                (0x8UL << GPIO\_AFRH\_AFRH3\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77fa5d6d6cfdedc5f32ef4a4556ccc07}{08315}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b80f05acb0194c873ad020d2796ed4}{08316}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_Msk              (0xFUL << GPIO\_AFRH\_AFRH4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae24d162b9e5a99064a81ba6a8d01d8}{08317}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4                  GPIO\_AFRH\_AFRH4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee18ebc3ee54fcf4b049c722aaabd664}{08318}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_0                (0x1UL << GPIO\_AFRH\_AFRH4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd4ef3f6843069e21c3474025f9ad452}{08319}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_1                (0x2UL << GPIO\_AFRH\_AFRH4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d973c410f46a567dd05719fc60e8b9}{08320}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_2                (0x4UL << GPIO\_AFRH\_AFRH4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef19c9e546b1d7130244a824a129a86d}{08321}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_3                (0x8UL << GPIO\_AFRH\_AFRH4\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2084c6c32b6ff8de68ad325f2cdf484e}{08322}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_Pos              (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe0ed08fe7fe25ee03a39b6e319fbd1}{08323}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_Msk              (0xFUL << GPIO\_AFRH\_AFRH5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b1d2c7b5ed5804798660a3e86214c4}{08324}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5                  GPIO\_AFRH\_AFRH5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaccf0f28c6792dcea352d16295a3370e}{08325}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_0                (0x1UL << GPIO\_AFRH\_AFRH5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8de41b0dd5fdb53556acbd27eaffef}{08326}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_1                (0x2UL << GPIO\_AFRH\_AFRH5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3ee9f02ed784d1f9eafd306c7770b}{08327}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_2                (0x4UL << GPIO\_AFRH\_AFRH5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca724f908dbf5ae10fe4721c4bb9a63}{08328}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_3                (0x8UL << GPIO\_AFRH\_AFRH5\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f339362580373c25045650d9e17a57}{08329}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_Pos              (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4298c4f07553fceb14ea59fdd7d453f6}{08330}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_Msk              (0xFUL << GPIO\_AFRH\_AFRH6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c388b4718d2257b4af362bec67a74a}{08331}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6                  GPIO\_AFRH\_AFRH6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bfcdbe201c0d10d6c604a7a77ef2c0}{08332}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_0                (0x1UL << GPIO\_AFRH\_AFRH6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c262cd0c09affb4b7a8d7fe40cb8737}{08333}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_1                (0x2UL << GPIO\_AFRH\_AFRH6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37c5f9c67bf086d5d2adf5e894476103}{08334}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_2                (0x4UL << GPIO\_AFRH\_AFRH6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f0639cf752be23c3d72c7218a1e179}{08335}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_3                (0x8UL << GPIO\_AFRH\_AFRH6\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211a1d51741283e0ed93781dcd6a0a81}{08336}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_Pos              (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042ad530db56232aa7f0116154e55e07}{08337}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_Msk              (0xFUL << GPIO\_AFRH\_AFRH7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770397420d63cb6e8317ae401e6b2977}{08338}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7                  GPIO\_AFRH\_AFRH7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5323b47a92dc55d60b67a8d36049b07}{08339}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_0                (0x1UL << GPIO\_AFRH\_AFRH7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga133a9bf6920bdf13fbeda9e02c88bab4}{08340}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_1                (0x2UL << GPIO\_AFRH\_AFRH7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20fc99964f4f634664e4498869d1ec4}{08341}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_2                (0x4UL << GPIO\_AFRH\_AFRH7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6c924c6c54448656df6acfa66b9aae}{08342}} \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_3                (0x8UL << GPIO\_AFRH\_AFRH7\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08345}08345 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08346}08346 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08347}08347 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface (I2C)              */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08348}08348 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08349}08349 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08350}08350 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954738eae12426137b23733f12c7c14}{08351}} \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{08352}} \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Msk               (0x1UL << I2C\_CR1\_PE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{08353}} \textcolor{preprocessor}{\#define I2C\_CR1\_PE                   I2C\_CR1\_PE\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5709c819485012d8a25da27532ca5682}{08354}} \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{08355}} \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Msk             (0x1UL << I2C\_CR1\_TXIE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{08356}} \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE                 I2C\_CR1\_TXIE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c11e015740a9c541983171469cf858}{08357}} \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{08358}} \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Msk             (0x1UL << I2C\_CR1\_RXIE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{08359}} \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE                 I2C\_CR1\_RXIE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a96e487d4a9ece218e3ebbb805a0491}{08360}} \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{08361}} \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Msk           (0x1UL << I2C\_CR1\_ADDRIE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275e85befdb3d7ea7b5eb402cec574ec}{08362}} \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE               I2C\_CR1\_ADDRIE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658618a45a681d786f458a90e292d3e9}{08363}} \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{08364}} \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Msk           (0x1UL << I2C\_CR1\_NACKIE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{08365}} \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE               I2C\_CR1\_NACKIE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d523fe80ade14583f592b7c210ba77}{08366}} \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{08367}} \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Msk           (0x1UL << I2C\_CR1\_STOPIE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{08368}} \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE               I2C\_CR1\_STOPIE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0630dea37366c87269b46e58b7a32b}{08369}} \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Pos             (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{08370}} \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Msk             (0x1UL << I2C\_CR1\_TCIE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{08371}} \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE                 I2C\_CR1\_TCIE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d50d5bde73807289d1e0995cf78fd5d}{08372}} \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{08373}} \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Msk            (0x1UL << I2C\_CR1\_ERRIE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e971012a02f9dad47a1629c6f5d956}{08374}} \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE                I2C\_CR1\_ERRIE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e1d618bee79c5c11437517409ce1ab}{08375}} \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{08376}} \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Msk              (0xFUL << I2C\_CR1\_DNF\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ee714428013b4a48aba608f6922bd6}{08377}} \textcolor{preprocessor}{\#define I2C\_CR1\_DNF                  I2C\_CR1\_DNF\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ac4fd3b4e54f94b3060b72df13b168}{08378}} \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Pos           (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{08379}} \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Msk           (0x1UL << I2C\_CR1\_ANFOFF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{08380}} \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF               I2C\_CR1\_ANFOFF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98f66350195b4d9e12028a92418d0bf}{08381}} \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{08382}} \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Msk          (0x1UL << I2C\_CR1\_TXDMAEN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da363db8ccde4108cf707cf86170650}{08383}} \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN              I2C\_CR1\_TXDMAEN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ff6658fd793e162a156b2517c2181}{08384}} \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Pos          (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{08385}} \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Msk          (0x1UL << I2C\_CR1\_RXDMAEN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a60efaeebfb879bec280f46beb30ea}{08386}} \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN              I2C\_CR1\_RXDMAEN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d1ada16ff415341e018fcb28ae3a5f}{08387}} \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{08388}} \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Msk              (0x1UL << I2C\_CR1\_SBC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973b09b232a3f758409353fd6ed765a2}{08389}} \textcolor{preprocessor}{\#define I2C\_CR1\_SBC                  I2C\_CR1\_SBC\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{08390}} \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Pos        (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{08391}} \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Msk        (0x1UL << I2C\_CR1\_NOSTRETCH\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{08392}} \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH            I2C\_CR1\_NOSTRETCH\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab724dbc59e49c500bf7ae1d5aae10e2a}{08393}} \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Pos             (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{08394}} \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Msk             (0x1UL << I2C\_CR1\_GCEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28d4f433e501e727c91097dccc4616c}{08395}} \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN                 I2C\_CR1\_GCEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c36c967ddfe1c5e9b0adfa943703eab}{08396}} \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{08397}} \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Msk           (0x1UL << I2C\_CR1\_SMBHEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca44767df3368d7f0a9a17c20c55d27b}{08398}} \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN               I2C\_CR1\_SMBHEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a423076644a3c84a2850d3e1c8bb9}{08399}} \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Pos           (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{08400}} \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Msk           (0x1UL << I2C\_CR1\_SMBDEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656e66b079528ed6d5c282010e51a263}{08401}} \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN               I2C\_CR1\_SMBDEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ac4b2a3abdba26286c5a097d25055d}{08402}} \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Pos          (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{08403}} \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Msk          (0x1UL << I2C\_CR1\_ALERTEN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{08404}} \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN              I2C\_CR1\_ALERTEN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51dc1b71239d8c29a557adcbe01e9d8a}{08405}} \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Pos            (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{08406}} \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Msk            (0x1UL << I2C\_CR1\_PECEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393649f17391feae45fa0db955b3fdf5}{08407}} \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN                I2C\_CR1\_PECEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08410}08410 \textcolor{comment}{/******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345042d0c459945eeb995572d09d7eb8}{08411}} \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{08412}} \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Msk             (0x3FFUL << I2C\_CR2\_SADD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{08413}} \textcolor{preprocessor}{\#define I2C\_CR2\_SADD                 I2C\_CR2\_SADD\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163b3a97f88712d6315c82a9bf90bb9a}{08414}} \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Pos           (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{08415}} \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Msk           (0x1UL << I2C\_CR2\_RD\_WRN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{08416}} \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN               I2C\_CR2\_RD\_WRN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6727029dc8d7d75240f89ad9b6f20efa}{08417}} \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{08418}} \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Msk            (0x1UL << I2C\_CR2\_ADD10\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5454de5709c0e68a0068f9f5d39e5674}{08419}} \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10                I2C\_CR2\_ADD10\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fa6bb2f4f0e8abdec315854b82fadf}{08420}} \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{08421}} \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Msk          (0x1UL << I2C\_CR2\_HEAD10R\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0f12e6fb297c2c29bee5504e54377}{08422}} \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R              I2C\_CR2\_HEAD10R\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2275a40bdbf9fb2d79479145dac82b40}{08423}} \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{08424}} \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Msk            (0x1UL << I2C\_CR2\_START\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{08425}} \textcolor{preprocessor}{\#define I2C\_CR2\_START                I2C\_CR2\_START\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281936f6a82953273129d4b49c3fa18b}{08426}} \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Pos             (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{08427}} \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Msk             (0x1UL << I2C\_CR2\_STOP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{08428}} \textcolor{preprocessor}{\#define I2C\_CR2\_STOP                 I2C\_CR2\_STOP\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa111bdbf7119c6016d079f11e056e2b3}{08429}} \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Pos             (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{08430}} \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Msk             (0x1UL << I2C\_CR2\_NACK\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{08431}} \textcolor{preprocessor}{\#define I2C\_CR2\_NACK                 I2C\_CR2\_NACK\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543bf3506a45a9d3bd2f07a7381a27d0}{08432}} \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{08433}} \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Msk           (0xFFUL << I2C\_CR2\_NBYTES\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a58895a897ccc34a8cbbe36b412b69}{08434}} \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES               I2C\_CR2\_NBYTES\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d609383e8211f61b5156c96fc893fde}{08435}} \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Pos           (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{08436}} \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Msk           (0x1UL << I2C\_CR2\_RELOAD\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a796045451013c964ef8b12ca6c9bb}{08437}} \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD               I2C\_CR2\_RELOAD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a52e70fef6b2511cf4abf851f3de35}{08438}} \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Pos          (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{08439}} \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Msk          (0x1UL << I2C\_CR2\_AUTOEND\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf789c74e217ec8967bcabc156a6c54}{08440}} \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND              I2C\_CR2\_AUTOEND\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64def9753ec76fce7f32c36cff0fc8a}{08441}} \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Pos          (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{08442}} \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Msk          (0x1UL << I2C\_CR2\_PECBYTE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{08443}} \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE              I2C\_CR2\_PECBYTE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08445}08445 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f23a5d38cdfb657316843f2eb593779}{08446}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{08447}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Msk             (0x3FFUL << I2C\_OAR1\_OA1\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb954a9a0e3e3898574643b6d725a70f}{08448}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1                 I2C\_OAR1\_OA1\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fb64dd60dc481c8f08653bbb1cf0a}{08449}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{08450}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Msk         (0x1UL << I2C\_OAR1\_OA1MODE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd56eaa7593073d586caef6f90ef09}{08451}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE             I2C\_OAR1\_OA1MODE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8494e091aa7d42612bd6405080b591}{08452}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Pos           (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{08453}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Msk           (0x1UL << I2C\_OAR1\_OA1EN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bb2ec380e9f35b474eaf148cefc552}{08454}} \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN               I2C\_OAR1\_OA1EN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08456}08456 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e2cc2537de174ba963e10465839429}{08457}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{08458}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Msk             (0x7FUL << I2C\_OAR2\_OA2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4627c5a89a3cbe9546321418f8cb9da2}{08459}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2                 I2C\_OAR2\_OA2\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174c52a1a52ea230c1df9deaaeb225a6}{08460}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{08461}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Msk          (0x7UL << I2C\_OAR2\_OA2MSK\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{08462}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK              I2C\_OAR2\_OA2MSK\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{08463}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2NOMASK           0x00000000U                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d97d3acf2bd80942e357f3f475b014}{08464}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{08465}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK01\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{08466}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01           I2C\_OAR2\_OA2MASK01\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b324eb77eca7f482335a4c487baea2}{08467}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{08468}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK02\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748987767694ba4841a91d4c20384b4c}{08469}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02           I2C\_OAR2\_OA2MASK02\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376675c38ba759a190b4622f07f28ca}{08470}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{08471}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK03\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad175519e75a05674e5b8c7f8ef939473}{08472}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03           I2C\_OAR2\_OA2MASK03\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710efe1da20e12551125232f7bec0692}{08473}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{08474}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK04\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{08475}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04           I2C\_OAR2\_OA2MASK04\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f6ac5e62c1d502500e70539bdac9e}{08476}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{08477}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Msk       (0x5UL << I2C\_OAR2\_OA2MASK05\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964d46311d97ccf1ff4a8120184eed81}{08478}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05           I2C\_OAR2\_OA2MASK05\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5}{08479}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{08480}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK06\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{08481}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06           I2C\_OAR2\_OA2MASK06\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5df2a98928a3a49e21b16e2ab38a0}{08482}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{08483}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Msk       (0x7UL << I2C\_OAR2\_OA2MASK07\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8555f5c7312e5f17f74a7f1371ade84c}{08484}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07           I2C\_OAR2\_OA2MASK07\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ad64522f818be53e2296d7935b3aa4}{08485}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Pos           (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{08486}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Msk           (0x1UL << I2C\_OAR2\_OA2EN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{08487}} \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN               I2C\_OAR2\_OA2EN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08489}08489 \textcolor{comment}{/*******************  Bit definition for I2C\_TIMINGR register *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e63a7bc531a8a74283dd0db04d82f8}{08490}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{08491}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLL\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d52eba6adbdaa16094d8241aeb2b20}{08492}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL             I2C\_TIMINGR\_SCLL\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76876f2b0ee371ae51c7edaf49b7908e}{08493}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{08494}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLH\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb185e660b02392b3faac65bae0c8df}{08495}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH             I2C\_TIMINGR\_SCLH\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb99d8fff5aaa5694f8f73dd80ca911}{08496}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Pos       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{08497}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Msk       (0xFUL << I2C\_TIMINGR\_SDADEL\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f8fd2508d3b30a732c759443b306e6}{08498}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL           I2C\_TIMINGR\_SDADEL\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161f0eb0b81cabc49a410634c104269e}{08499}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Pos       (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{08500}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Msk       (0xFUL << I2C\_TIMINGR\_SCLDEL\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{08501}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL           I2C\_TIMINGR\_SCLDEL\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1331841a70ef826b762e9d96df38703b}{08502}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Pos        (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{08503}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Msk        (0xFUL << I2C\_TIMINGR\_PRESC\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfdc434959893555b392e7f07bfff7}{08504}} \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC            I2C\_TIMINGR\_PRESC\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08506}08506 \textcolor{comment}{/******************* Bit definition for I2C\_TIMEOUTR register *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8106d20526ae7331a81e6f55befd4b}{08507}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{08508}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTA\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a924e7fc2b71c82158224870f9d453}{08509}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA        I2C\_TIMEOUTR\_TIMEOUTA\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ce8be1057bbab05b36f95f9f1f3e93}{08510}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{08511}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Msk       (0x1UL << I2C\_TIMEOUTR\_TIDLE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f7b6650f592e9ddc482648a1ea91f2}{08512}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE           I2C\_TIMEOUTR\_TIDLE\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff5f73dc497548fc6d1f007a092e2a7}{08513}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Pos    (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{08514}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Msk    (0x1UL << I2C\_TIMEOUTR\_TIMOUTEN\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d81bce8d2faf7acbef9a38510a8542}{08515}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN        I2C\_TIMEOUTR\_TIMOUTEN\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7f58db7b232337697e4eb77a6c3506}{08516}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Pos    (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{08517}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTB\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5defcd355ce513e94e5f040b2dad75a6}{08518}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB        I2C\_TIMEOUTR\_TIMEOUTB\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcfb74e08645d90f4cd0a9794443ab6d}{08519}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Pos      (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{08520}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Msk      (0x1UL << I2C\_TIMEOUTR\_TEXTEN\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95aa3d29b8e59de06a45d15d03f721af}{08521}} \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN          I2C\_TIMEOUTR\_TEXTEN\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08523}08523 \textcolor{comment}{/******************  Bit definition for I2C\_ISR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0009385c4ff0c3e9959b870b9e7ace8}{08524}} \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{08525}} \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Msk              (0x1UL << I2C\_ISR\_TXE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfec198395c0f88454a86bacff60351}{08526}} \textcolor{preprocessor}{\#define I2C\_ISR\_TXE                  I2C\_ISR\_TXE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d68fcf5699e9efac110d08866c1c05}{08527}} \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{08528}} \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Msk             (0x1UL << I2C\_ISR\_TXIS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa848ab3d120a27401203329941c9dcb5}{08529}} \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS                 I2C\_ISR\_TXIS\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0670926d93f117848dd6d0ba0305b3}{08530}} \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{08531}} \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Msk             (0x1UL << I2C\_ISR\_RXNE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{08532}} \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE                 I2C\_ISR\_RXNE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70d48ac9eb5511d487beea822c90ff0}{08533}} \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Pos             (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{08534}} \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Msk             (0x1UL << I2C\_ISR\_ADDR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{08535}} \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR                 I2C\_ISR\_ADDR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2cb2a1182484457c4f36df7689fa2d}{08536}} \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{08537}} \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Msk            (0x1UL << I2C\_ISR\_NACKF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fb99c13292fc510cfe85bf45ac6b77}{08538}} \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF                I2C\_ISR\_NACKF\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7fecaffd6b9412766724e78b6f5636f}{08539}} \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{08540}} \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Msk            (0x1UL << I2C\_ISR\_STOPF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24dee623aba3059485449f8ce7d061b7}{08541}} \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF                I2C\_ISR\_STOPF\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbc14227b3e6166444fb20b688ca88d}{08542}} \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Pos               (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{08543}} \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Msk               (0x1UL << I2C\_ISR\_TC\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47bed557caa744aa763e1a8d0eba04d}{08544}} \textcolor{preprocessor}{\#define I2C\_ISR\_TC                   I2C\_ISR\_TC\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449c7f963e50ef2197ba6b4368d1ce5f}{08545}} \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Pos              (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{08546}} \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Msk              (0x1UL << I2C\_ISR\_TCR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76008be670a9a4829aaf3753c79b3bbd}{08547}} \textcolor{preprocessor}{\#define I2C\_ISR\_TCR                  I2C\_ISR\_TCR\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6bc21622903130514a30c1d379491}{08548}} \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{08549}} \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Msk             (0x1UL << I2C\_ISR\_BERR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd0d8fdc41303a1c31fc7466301be07}{08550}} \textcolor{preprocessor}{\#define I2C\_ISR\_BERR                 I2C\_ISR\_BERR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265ab05a2e4da2a90a67c45951d5bcf5}{08551}} \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Pos             (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{08552}} \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Msk             (0x1UL << I2C\_ISR\_ARLO\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae33fec99aa351621ba6b483fbead3}{08553}} \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO                 I2C\_ISR\_ARLO\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee97d76c661455b9abbe4e722d9659e}{08554}} \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Pos              (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{08555}} \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Msk              (0x1UL << I2C\_ISR\_OVR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5976110d93d2f36f50c4c6467510914}{08556}} \textcolor{preprocessor}{\#define I2C\_ISR\_OVR                  I2C\_ISR\_OVR\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf07263f18f4aa830949c0c08ec8d79}{08557}} \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Pos           (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{08558}} \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Msk           (0x1UL << I2C\_ISR\_PECERR\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d42968194fb42f9cc9bb2c2806281}{08559}} \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR               I2C\_ISR\_PECERR\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d9983842806eee20110d73be4c9671}{08560}} \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{08561}} \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Msk          (0x1UL << I2C\_ISR\_TIMEOUT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc8ce165c42d0d719c45e58a82f574}{08562}} \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT              I2C\_ISR\_TIMEOUT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2a6c5a1a734ffd4721225862ce4216}{08563}} \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{08564}} \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Msk            (0x1UL << I2C\_ISR\_ALERT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6c779bca999450c595fc797a1fdeec}{08565}} \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT                I2C\_ISR\_ALERT\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985490b4fc13a6741e2a56f4cb0a8dc6}{08566}} \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Pos             (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{08567}} \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Msk             (0x1UL << I2C\_ISR\_BUSY\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ba21dc10ca08a2063a1c4672ffb886}{08568}} \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY                 I2C\_ISR\_BUSY\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993072971fbd0407698aca55c6d22ad7}{08569}} \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{08570}} \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Msk              (0x1UL << I2C\_ISR\_DIR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4890d7deb94106f946b28a7309e22aa}{08571}} \textcolor{preprocessor}{\#define I2C\_ISR\_DIR                  I2C\_ISR\_DIR\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276e6692440e4c8afeafc013e56fa2bb}{08572}} \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Pos          (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{08573}} \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Msk          (0x7FUL << I2C\_ISR\_ADDCODE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a7e2c1d8777251352f51197e4c80}{08574}} \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE              I2C\_ISR\_ADDCODE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08576}08576 \textcolor{comment}{/******************  Bit definition for I2C\_ICR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab129239058f702e7f5d09e908818fce2}{08577}} \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{08578}} \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Msk           (0x1UL << I2C\_ICR\_ADDRCF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46e27edee02106eec30ede46a143e92}{08579}} \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF               I2C\_ICR\_ADDRCF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee92451db537602ee8e474003979350c}{08580}} \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{08581}} \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Msk           (0x1UL << I2C\_ICR\_NACKCF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68515e7c5c0796da616c92943a17472}{08582}} \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF               I2C\_ICR\_NACKCF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga843a4a9e565f4cfdfd2e493f2077b4e1}{08583}} \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{08584}} \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Msk           (0x1UL << I2C\_ICR\_STOPCF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe59e51ed40569ab397e2cf9da3a347f}{08585}} \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF               I2C\_ICR\_STOPCF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0852a41941609bf61e426d49e0918e5b}{08586}} \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{08587}} \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Msk           (0x1UL << I2C\_ICR\_BERRCF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64f0841ce0f5d234a72b968705c416}{08588}} \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF               I2C\_ICR\_BERRCF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118063279b7e54a6842bf411c15019a4}{08589}} \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{08590}} \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Msk           (0x1UL << I2C\_ICR\_ARLOCF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8765152bfd75d343a06e3b696805d}{08591}} \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF               I2C\_ICR\_ARLOCF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8}{08592}} \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Pos            (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{08593}} \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Msk            (0x1UL << I2C\_ICR\_OVRCF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{08594}} \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF                I2C\_ICR\_OVRCF\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa003c1a5e54eb65f3e95c8337657f8fb}{08595}} \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{08596}} \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Msk            (0x1UL << I2C\_ICR\_PECCF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{08597}} \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF                I2C\_ICR\_PECCF\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6838048cdfcde822e12ab95b17396c3}{08598}} \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{08599}} \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Msk         (0x1UL << I2C\_ICR\_TIMOUTCF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76993c176007a7353a33b53e7d3136}{08600}} \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF             I2C\_ICR\_TIMOUTCF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fc03c41ac87ab9194dcbc24a9a0cc6}{08601}} \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{08602}} \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Msk          (0x1UL << I2C\_ICR\_ALERTCF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{08603}} \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF              I2C\_ICR\_ALERTCF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08605}08605 \textcolor{comment}{/******************  Bit definition for I2C\_PECR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5158d6e1bd0cd0436d01bacda80c52eb}{08606}} \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{08607}} \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Msk             (0xFFUL << I2C\_PECR\_PEC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a300f7bcd680b82263f4059f67a89}{08608}} \textcolor{preprocessor}{\#define I2C\_PECR\_PEC                 I2C\_PECR\_PEC\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08610}08610 \textcolor{comment}{/******************  Bit definition for I2C\_RXDR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea8788580dee5f72df6ced4f43314a}{08611}} \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{08612}} \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Msk          (0xFFUL << I2C\_RXDR\_RXDATA\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8527f0da080debfb9cb25c02deaff}{08613}} \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA              I2C\_RXDR\_RXDATA\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08615}08615 \textcolor{comment}{/******************  Bit definition for I2C\_TXDR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77ec5257c4f0f54f2836ca6bcfd0943}{08616}} \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{08617}} \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Msk          (0xFFUL << I2C\_TXDR\_TXDATA\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6081e174c22df812fca8f244c0671787}{08618}} \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA              I2C\_TXDR\_TXDATA\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08621}08621 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08622}08622 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08623}08623 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08624}08624 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08625}08625 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08626}08626 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d1982414442435695ce911fc91b3c}{08627}} \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{08628}} \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Msk      (0xFFFFUL << IWDG\_KR\_KEY\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{08629}} \textcolor{preprocessor}{\#define IWDG\_KR\_KEY          IWDG\_KR\_KEY\_Msk                                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08631}08631 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{08632}} \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{08633}} \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Msk       (0x7UL << IWDG\_PR\_PR\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{08634}} \textcolor{preprocessor}{\#define IWDG\_PR\_PR           IWDG\_PR\_PR\_Msk                                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{08635}} \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_0         (0x1UL << IWDG\_PR\_PR\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{08636}} \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_1         (0x2UL << IWDG\_PR\_PR\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{08637}} \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_2         (0x4UL << IWDG\_PR\_PR\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08639}08639 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57519650f213ae6a72cf9983d64b8618}{08640}} \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{08641}} \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Msk      (0xFFFUL << IWDG\_RLR\_RL\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{08642}} \textcolor{preprocessor}{\#define IWDG\_RLR\_RL          IWDG\_RLR\_RL\_Msk                                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08644}08644 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8174d249dcd092b42f36a09e5e04def1}{08645}} \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{08646}} \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Msk      (0x1UL << IWDG\_SR\_PVU\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{08647}} \textcolor{preprocessor}{\#define IWDG\_SR\_PVU          IWDG\_SR\_PVU\_Msk                                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{08648}} \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{08649}} \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Msk      (0x1UL << IWDG\_SR\_RVU\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{08650}} \textcolor{preprocessor}{\#define IWDG\_SR\_RVU          IWDG\_SR\_RVU\_Msk                                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa2fb81a2cb62943ad2ef07503f40e}{08651}} \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{08652}} \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Msk      (0x1UL << IWDG\_SR\_WVU\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba26878a5ce95ea1889629b73f4c7ad5}{08653}} \textcolor{preprocessor}{\#define IWDG\_SR\_WVU          IWDG\_SR\_WVU\_Msk                                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08655}08655 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501905060a7f7c4c8a7735b679eecee8}{08656}} \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{08657}} \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Msk    (0xFFFUL << IWDG\_WINR\_WIN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{08658}} \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN        IWDG\_WINR\_WIN\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08661}08661 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08662}08662 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08663}08663 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08664}08664 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08665}08665 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08666}08666 \textcolor{comment}{/********************  Bit definition for PWR\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542d4b7700aa9e84875286787e4e1701}{08667}} \textcolor{preprocessor}{\#define PWR\_CR1\_LPDS\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124869d8ec9bf38fd3aa929beb48049e}{08668}} \textcolor{preprocessor}{\#define PWR\_CR1\_LPDS\_Msk        (0x1UL << PWR\_CR1\_LPDS\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{08669}} \textcolor{preprocessor}{\#define PWR\_CR1\_LPDS            PWR\_CR1\_LPDS\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29322c1d5c011a788ecdd239f0a5ea12}{08670}} \textcolor{preprocessor}{\#define PWR\_CR1\_PDDS\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e10fc8c8fac2c0b3fe3f1081b48106}{08671}} \textcolor{preprocessor}{\#define PWR\_CR1\_PDDS\_Msk        (0x1UL << PWR\_CR1\_PDDS\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bf6fefe34d7c942240a31e404dd764}{08672}} \textcolor{preprocessor}{\#define PWR\_CR1\_PDDS            PWR\_CR1\_PDDS\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1acc001b75274e60aeb363180cba55}{08673}} \textcolor{preprocessor}{\#define PWR\_CR1\_CSBF\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7615520b8d65b630e9795bda08753f}{08674}} \textcolor{preprocessor}{\#define PWR\_CR1\_CSBF\_Msk        (0x1UL << PWR\_CR1\_CSBF\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb29e1cf0e35e40dec161156921ebda4}{08675}} \textcolor{preprocessor}{\#define PWR\_CR1\_CSBF            PWR\_CR1\_CSBF\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b217dc5c65786ebb319dbec4dcddd8c}{08676}} \textcolor{preprocessor}{\#define PWR\_CR1\_PVDE\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff9faf87007089b89e410bd9bbddf449}{08677}} \textcolor{preprocessor}{\#define PWR\_CR1\_PVDE\_Msk        (0x1UL << PWR\_CR1\_PVDE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1941f1f21a820b12a72299a33d60328d}{08678}} \textcolor{preprocessor}{\#define PWR\_CR1\_PVDE            PWR\_CR1\_PVDE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d4a0715c318c4306d5d3fd6ca6431a}{08679}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990f01821092730f0ec5e22a477bdc61}{08680}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_Msk         (0x7UL << PWR\_CR1\_PLS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8de82702acc1034f6061ed9d70ec67f}{08681}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS             PWR\_CR1\_PLS\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6b117e018ab6879f4e02e9d12d76f}{08682}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_0           (0x1UL << PWR\_CR1\_PLS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad217f83d25650741fbfc3ed0c1cf59fa}{08683}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_1           (0x2UL << PWR\_CR1\_PLS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08684}08684 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_2           (0x4UL << PWR\_CR1\_PLS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f90ed5fb8f7820030d4af6dd328e878}{08687}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV0        0x00000000U                                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62a1dffaa493c6248b66d2987d64193}{08688}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV1\_Pos    (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85ea7277228a0c6ec25ec373cca005c}{08689}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV1\_Msk    (0x1UL << PWR\_CR1\_PLS\_LEV1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c408bce8836b7af46141cddcd6f20ac}{08690}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV1        PWR\_CR1\_PLS\_LEV1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae251fdb4bc6fc810b043e2349ef33276}{08691}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV2\_Pos    (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d940b5745c485e0217acd4d1cfebf}{08692}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV2\_Msk    (0x1UL << PWR\_CR1\_PLS\_LEV2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ecef9c0e7ba8ce56e16245bc71e08f}{08693}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV2        PWR\_CR1\_PLS\_LEV2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3f7df7784dfe42773329a7c52865a4}{08694}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV3\_Pos    (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad776f453b3ed0633ba3da3df64eab7dc}{08695}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV3\_Msk    (0x3UL << PWR\_CR1\_PLS\_LEV3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582890057e060cbf8a55109adf7e0de1}{08696}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV3        PWR\_CR1\_PLS\_LEV3\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ef645c48ad0f592c8cba3bfbe5012c}{08697}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV4\_Pos    (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2594e823cd7a53e1f8283a16594f1f53}{08698}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV4\_Msk    (0x1UL << PWR\_CR1\_PLS\_LEV4\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cd20cdf94731917fce93dfd4edbd779}{08699}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV4        PWR\_CR1\_PLS\_LEV4\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c678129b2bcd828a280ed8be85b5ed}{08700}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV5\_Pos    (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75aa5964c1b4c9cda7f8efefcef46141}{08701}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV5\_Msk    (0x5UL << PWR\_CR1\_PLS\_LEV5\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62a1df94e4815553b9f4d7a0ba8d38d}{08702}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV5        PWR\_CR1\_PLS\_LEV5\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a92834a1c736a42a0094d658758f923}{08703}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV6\_Pos    (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad16972f5923036dd070e5aed43bc7b}{08704}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV6\_Msk    (0x3UL << PWR\_CR1\_PLS\_LEV6\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb05102ebd0b1df9e1224e4dfa4f56f}{08705}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV6        PWR\_CR1\_PLS\_LEV6\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60830e4df9802b98916842dbc33afdc}{08706}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV7\_Pos    (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eca502939612a28bd9028050db6a709}{08707}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV7\_Msk    (0x7UL << PWR\_CR1\_PLS\_LEV7\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86012781b7d18d72e37caf8995cbe06}{08708}} \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV7        PWR\_CR1\_PLS\_LEV7\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b070d9d7df497c35ed02b9d2899e15}{08709}} \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{08710}} \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Msk         (0x1UL << PWR\_CR1\_DBP\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{08711}} \textcolor{preprocessor}{\#define PWR\_CR1\_DBP             PWR\_CR1\_DBP\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4064f08d7d49fb21263bd2914bdb60e1}{08712}} \textcolor{preprocessor}{\#define PWR\_CR1\_FPDS\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5d9c30c7310ffee7ee5b9b3d4cd14c}{08713}} \textcolor{preprocessor}{\#define PWR\_CR1\_FPDS\_Msk        (0x1UL << PWR\_CR1\_FPDS\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c7e0a09cbe9b8effd90818a2ee5241}{08714}} \textcolor{preprocessor}{\#define PWR\_CR1\_FPDS            PWR\_CR1\_FPDS\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad358e371c8b498b1434cecdb5097c2b3}{08715}} \textcolor{preprocessor}{\#define PWR\_CR1\_LPUDS\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6448479cc5b346ef99022d9c27599e}{08716}} \textcolor{preprocessor}{\#define PWR\_CR1\_LPUDS\_Msk       (0x1UL << PWR\_CR1\_LPUDS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c513409a6f2017167955cb73c42654c}{08717}} \textcolor{preprocessor}{\#define PWR\_CR1\_LPUDS           PWR\_CR1\_LPUDS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0702bfb00f728b795326cd5b6f8dcd8}{08718}} \textcolor{preprocessor}{\#define PWR\_CR1\_MRUDS\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d450f319d3eef35524cfc2e298bd60f}{08719}} \textcolor{preprocessor}{\#define PWR\_CR1\_MRUDS\_Msk       (0x1UL << PWR\_CR1\_MRUDS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2d9c42baced6964f88a2f5b82efb0a}{08720}} \textcolor{preprocessor}{\#define PWR\_CR1\_MRUDS           PWR\_CR1\_MRUDS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24651feb60872332126a3ab4a5739a6}{08721}} \textcolor{preprocessor}{\#define PWR\_CR1\_ADCDC1\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4b270b6cd04e4cf2e4558d6fad1e75}{08722}} \textcolor{preprocessor}{\#define PWR\_CR1\_ADCDC1\_Msk      (0x1UL << PWR\_CR1\_ADCDC1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09aa924e1c43a278eed96fd2f4d5e428}{08723}} \textcolor{preprocessor}{\#define PWR\_CR1\_ADCDC1          PWR\_CR1\_ADCDC1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815b101423533a1ae4985005a2bf2dd3}{08724}} \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_Pos         (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfbe64c96ed67690ff013965877df4d}{08725}} \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_Msk         (0x3UL << PWR\_CR1\_VOS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0de060b7b7fbbb12926c28cf5252c61}{08726}} \textcolor{preprocessor}{\#define PWR\_CR1\_VOS             PWR\_CR1\_VOS\_Msk                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{08727}} \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_0           (0x1UL << PWR\_CR1\_VOS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc72946b4e421a4279cd7340f3135db}{08728}} \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_1           (0x2UL << PWR\_CR1\_VOS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9659cc4e2eaef602c85a2956fb10d7d1}{08729}} \textcolor{preprocessor}{\#define PWR\_CR1\_ODEN\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241a055d4662b56a8dea39c7dd4498bb}{08730}} \textcolor{preprocessor}{\#define PWR\_CR1\_ODEN\_Msk        (0x1UL << PWR\_CR1\_ODEN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{08731}} \textcolor{preprocessor}{\#define PWR\_CR1\_ODEN            PWR\_CR1\_ODEN\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a46844ac055b567f2dd55d3cfee7d16}{08732}} \textcolor{preprocessor}{\#define PWR\_CR1\_ODSWEN\_Pos      (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5631fd1b35c68646779357bc4b84886e}{08733}} \textcolor{preprocessor}{\#define PWR\_CR1\_ODSWEN\_Msk      (0x1UL << PWR\_CR1\_ODSWEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{08734}} \textcolor{preprocessor}{\#define PWR\_CR1\_ODSWEN          PWR\_CR1\_ODSWEN\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59ba92b6d0aae9f45f13b98e8d5654}{08735}} \textcolor{preprocessor}{\#define PWR\_CR1\_UDEN\_Pos        (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06fdefdefed75c5bc730580f8607ac}{08736}} \textcolor{preprocessor}{\#define PWR\_CR1\_UDEN\_Msk        (0x3UL << PWR\_CR1\_UDEN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{08737}} \textcolor{preprocessor}{\#define PWR\_CR1\_UDEN            PWR\_CR1\_UDEN\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac76012c4608e51434c30be35de75d559}{08738}} \textcolor{preprocessor}{\#define PWR\_CR1\_UDEN\_0          (0x1UL << PWR\_CR1\_UDEN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5396a56da5646b0c4c0965417b915272}{08739}} \textcolor{preprocessor}{\#define PWR\_CR1\_UDEN\_1          (0x2UL << PWR\_CR1\_UDEN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08741}08741 \textcolor{comment}{/*******************  Bit definition for PWR\_CSR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7783759085d0eab88439df0a002bfded}{08742}} \textcolor{preprocessor}{\#define PWR\_CSR1\_WUIF\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72eeec23196f57a73b1c06f86e8c8661}{08743}} \textcolor{preprocessor}{\#define PWR\_CSR1\_WUIF\_Msk       (0x1UL << PWR\_CSR1\_WUIF\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadb3674bdab2b1251940a0df086f51f}{08744}} \textcolor{preprocessor}{\#define PWR\_CSR1\_WUIF           PWR\_CSR1\_WUIF\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac56a507b41dbb4c626929634bd0b86c1}{08745}} \textcolor{preprocessor}{\#define PWR\_CSR1\_SBF\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c78303078c3539587f67abfd2b54e2}{08746}} \textcolor{preprocessor}{\#define PWR\_CSR1\_SBF\_Msk        (0x1UL << PWR\_CSR1\_SBF\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab880a9892c2b1a88de26232503c8f94f}{08747}} \textcolor{preprocessor}{\#define PWR\_CSR1\_SBF            PWR\_CSR1\_SBF\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad451051600806dcc7c8c076db07d392d}{08748}} \textcolor{preprocessor}{\#define PWR\_CSR1\_PVDO\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae394992cc1ae0f736edaecfc1f6d7f92}{08749}} \textcolor{preprocessor}{\#define PWR\_CSR1\_PVDO\_Msk       (0x1UL << PWR\_CSR1\_PVDO\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a5812547f32576265e00802de3d0}{08750}} \textcolor{preprocessor}{\#define PWR\_CSR1\_PVDO           PWR\_CSR1\_PVDO\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a305866371816bf6664df603a08597}{08751}} \textcolor{preprocessor}{\#define PWR\_CSR1\_BRR\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga298ed32c34c09a72d391fa020fbd4425}{08752}} \textcolor{preprocessor}{\#define PWR\_CSR1\_BRR\_Msk        (0x1UL << PWR\_CSR1\_BRR\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917228a807ef4ab126e5b185fd2bd169}{08753}} \textcolor{preprocessor}{\#define PWR\_CSR1\_BRR            PWR\_CSR1\_BRR\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241bde015aa61e53c09f6b26cc0376ee}{08754}} \textcolor{preprocessor}{\#define PWR\_CSR1\_EIWUP\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9b5e3aaee9a6542306c15fcf17256c}{08755}} \textcolor{preprocessor}{\#define PWR\_CSR1\_EIWUP\_Msk      (0x1UL << PWR\_CSR1\_EIWUP\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334af2fb57636b3d8cf484a91ae77062}{08756}} \textcolor{preprocessor}{\#define PWR\_CSR1\_EIWUP          PWR\_CSR1\_EIWUP\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac791d3beaf0ce11cc02aa3d1bfcf6e67}{08757}} \textcolor{preprocessor}{\#define PWR\_CSR1\_BRE\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17c3cb9c75645342860dcc15212fb78}{08758}} \textcolor{preprocessor}{\#define PWR\_CSR1\_BRE\_Msk        (0x1UL << PWR\_CSR1\_BRE\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab542e8a04e110cf664c3f944bc90ef68}{08759}} \textcolor{preprocessor}{\#define PWR\_CSR1\_BRE            PWR\_CSR1\_BRE\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858441539a31e4019a34627c53a5f513}{08760}} \textcolor{preprocessor}{\#define PWR\_CSR1\_VOSRDY\_Pos     (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b44ea711a61ce38477fccaab82f44c}{08761}} \textcolor{preprocessor}{\#define PWR\_CSR1\_VOSRDY\_Msk     (0x1UL << PWR\_CSR1\_VOSRDY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6257579bf96da986e5491d2621470e}{08762}} \textcolor{preprocessor}{\#define PWR\_CSR1\_VOSRDY         PWR\_CSR1\_VOSRDY\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0664cbb127f354989a687bc56c3f3c01}{08763}} \textcolor{preprocessor}{\#define PWR\_CSR1\_ODRDY\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga176efa30ccfb294eacc34b6fa9124d57}{08764}} \textcolor{preprocessor}{\#define PWR\_CSR1\_ODRDY\_Msk      (0x1UL << PWR\_CSR1\_ODRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b7be10191e6bc802d4162c62dc8468}{08765}} \textcolor{preprocessor}{\#define PWR\_CSR1\_ODRDY          PWR\_CSR1\_ODRDY\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423436dc6a8a490ee719d52e8aeecf72}{08766}} \textcolor{preprocessor}{\#define PWR\_CSR1\_ODSWRDY\_Pos    (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3075cbcf1a57345a46a7637510e0ee6}{08767}} \textcolor{preprocessor}{\#define PWR\_CSR1\_ODSWRDY\_Msk    (0x1UL << PWR\_CSR1\_ODSWRDY\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a09d4af8e3a928f7ff8a681c936a0a}{08768}} \textcolor{preprocessor}{\#define PWR\_CSR1\_ODSWRDY        PWR\_CSR1\_ODSWRDY\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c242c2b383a371a884ef6c745ad3c6e}{08769}} \textcolor{preprocessor}{\#define PWR\_CSR1\_UDRDY\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad200fce64bc19c45c5ac1fdfcb9d606a}{08770}} \textcolor{preprocessor}{\#define PWR\_CSR1\_UDRDY\_Msk      (0x3UL << PWR\_CSR1\_UDRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ab041a43cb6409a0fad59c5d0df631}{08771}} \textcolor{preprocessor}{\#define PWR\_CSR1\_UDRDY          PWR\_CSR1\_UDRDY\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08774}08774 \textcolor{comment}{/********************  Bit definition for PWR\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8ed1c1c009484087b05f03b598a90e}{08775}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF1\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf877da1c166ff30b0aade6fdb026}{08776}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF1\_Msk      (0x1UL << PWR\_CR2\_CWUPF1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad272332ffd4ed62a49df5c10caeb170c}{08777}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF1          PWR\_CR2\_CWUPF1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a8ed7cfa4624672e2216c2446b8a78}{08778}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF2\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4f3be83b985ca22fd9fa596ceb7636}{08779}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF2\_Msk      (0x1UL << PWR\_CR2\_CWUPF2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e88d49d50b8be3d86b240186534ee6f}{08780}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF2          PWR\_CR2\_CWUPF2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga667a970a83d8447f29f4eb7f6b85f896}{08781}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF3\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc333f8b6f9f766affe034b5349a0c1}{08782}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF3\_Msk      (0x1UL << PWR\_CR2\_CWUPF3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fac69d2ae9c6d834ddcfed21cf84e78}{08783}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF3          PWR\_CR2\_CWUPF3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2dca56c2673bfa6cea0e8e0de84879}{08784}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF4\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9304721c7d2e1fd0002c419a8e74ad}{08785}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF4\_Msk      (0x1UL << PWR\_CR2\_CWUPF4\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbb885287254afe47dfd3c7414f1bc62}{08786}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF4          PWR\_CR2\_CWUPF4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e1f262d303198b21be03608178e9e2e}{08787}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF5\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6936bfdc4e30c64ad0ad1ffa6818a4bc}{08788}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF5\_Msk      (0x1UL << PWR\_CR2\_CWUPF5\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59abc46294a5ef071613552a44cafbde}{08789}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF5          PWR\_CR2\_CWUPF5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7bb22980f822acc7aa50a647642651e}{08790}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF6\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657aad83d1686b6c2fa0fa36dc9cb44d}{08791}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF6\_Msk      (0x1UL << PWR\_CR2\_CWUPF6\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b48a1337047378a70239666d09e832}{08792}} \textcolor{preprocessor}{\#define PWR\_CR2\_CWUPF6          PWR\_CR2\_CWUPF6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c38750d49a24c6b0b5f4a9966be9e83}{08793}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP1\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612188c226723c534d11495b95f780ec}{08794}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP1\_Msk       (0x1UL << PWR\_CR2\_WUPP1\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1532f49233320e318a424fe32203b064}{08795}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP1           PWR\_CR2\_WUPP1\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33d2b8fd9129b060baa8f70c47c82ec}{08796}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP2\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed0a8d4c7eb2568e546110a0b3c8131}{08797}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP2\_Msk       (0x1UL << PWR\_CR2\_WUPP2\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698e757c66109dcedd4467fef8fe547b}{08798}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP2           PWR\_CR2\_WUPP2\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271f376a155c24477dbbc3eacce95fe4}{08799}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP3\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7644fd7459ab0b3b19a0773543d99daa}{08800}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP3\_Msk       (0x1UL << PWR\_CR2\_WUPP3\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85b189fb0cb1d7a46e07536e093cc8ce}{08801}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP3           PWR\_CR2\_WUPP3\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703ebb27b066e5978db2ef240a333ae7}{08802}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP4\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4cfc669a6923469b0516e2a8074c409}{08803}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP4\_Msk       (0x1UL << PWR\_CR2\_WUPP4\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf220472f6f0e8d46e1796d48602bdb18}{08804}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP4           PWR\_CR2\_WUPP4\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad00ac65c553f9603fe3ab69886f96c}{08805}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP5\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85859342588e08f93bf1d985c352b554}{08806}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP5\_Msk       (0x1UL << PWR\_CR2\_WUPP5\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df74a55d4a862ebc9ba47ec68a5a818}{08807}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP5           PWR\_CR2\_WUPP5\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181b72336baaf7baef53faa38d9adb32}{08808}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP6\_Pos       (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2c10438fa7725602e492a28692b231}{08809}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP6\_Msk       (0x1UL << PWR\_CR2\_WUPP6\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69a2e96770713aebeee5ec3996386b}{08810}} \textcolor{preprocessor}{\#define PWR\_CR2\_WUPP6           PWR\_CR2\_WUPP6\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08812}08812 \textcolor{comment}{/*******************  Bit definition for PWR\_CSR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684d94dece756f56b04b599d89457b7b}{08813}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF1\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197156cc293441c8be3a4c711b39ef8a}{08814}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF1\_Msk      (0x1UL << PWR\_CSR2\_WUPF1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f6a2abbccc4b65e1b531618927e71a}{08815}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF1          PWR\_CSR2\_WUPF1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3e6cebeaa2c836d4933d84aa2ef83b}{08816}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF2\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c83fc42f8ab07af87216df91517c3e7}{08817}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF2\_Msk      (0x1UL << PWR\_CSR2\_WUPF2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac752e520a530f84556121ae2685f47}{08818}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF2          PWR\_CSR2\_WUPF2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377378995dab2e816ca63d33b710bcdc}{08819}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF3\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96aca5a8cc1c54dc11c1388d84c3378}{08820}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF3\_Msk      (0x1UL << PWR\_CSR2\_WUPF3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa772158df6f3f266a40fc11c91a1f44d}{08821}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF3          PWR\_CSR2\_WUPF3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bd4db467e76225e6416598bd499f38}{08822}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF4\_Pos      (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28eba942ba67544066415db600e01634}{08823}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF4\_Msk      (0x1UL << PWR\_CSR2\_WUPF4\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2db21ff7703a92fcc462a771041a1}{08824}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF4          PWR\_CSR2\_WUPF4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51def2bb0505f2c0b4989c6493e4e1f2}{08825}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF5\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73eb147f430d008f6fab96e85d8af40}{08826}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF5\_Msk      (0x1UL << PWR\_CSR2\_WUPF5\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a1f553a45b09295318eb8db6b51193}{08827}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF5          PWR\_CSR2\_WUPF5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00aaab5cc34ebef7ba7bc706bca8a32f}{08828}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF6\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7579dda928ec687b3664e3ccd9cae7eb}{08829}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF6\_Msk      (0x1UL << PWR\_CSR2\_WUPF6\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978383d85db8be197da1892b223b67ab}{08830}} \textcolor{preprocessor}{\#define PWR\_CSR2\_WUPF6          PWR\_CSR2\_WUPF6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41a36d2220c123c591f65189f62920e}{08831}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP1\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2729884c881a9cf2eca59bbaf342f1a}{08832}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP1\_Msk      (0x1UL << PWR\_CSR2\_EWUP1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880b5a87187790660ad881a7d655d3c2}{08833}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP1          PWR\_CSR2\_EWUP1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73eab8628afdb76abd41e1d9b5209d51}{08834}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP2\_Pos      (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c18f934c5e5d864bcaa1599ab83f9c8}{08835}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP2\_Msk      (0x1UL << PWR\_CSR2\_EWUP2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff300e908d03514860d64564c8238071}{08836}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP2          PWR\_CSR2\_EWUP2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b2ba8d9f8a05de4eb78d8a6a40a77b}{08837}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP3\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac565e79648c84bbb38d33761d95aa78a}{08838}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP3\_Msk      (0x1UL << PWR\_CSR2\_EWUP3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6c71dbb90a6d9686d26e6acdff7bb}{08839}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP3          PWR\_CSR2\_EWUP3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad987243e0e6335c047be251e5adecb30}{08840}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP4\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86aa32d8f33c91e875ffa1c4a28cd0}{08841}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP4\_Msk      (0x1UL << PWR\_CSR2\_EWUP4\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75748b27a1d912938c41e41f1d08d01c}{08842}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP4          PWR\_CSR2\_EWUP4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b868494f21b51412aed9a13dbba419b}{08843}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP5\_Pos      (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ea07db2c51e07cf48063099b5a8925}{08844}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP5\_Msk      (0x1UL << PWR\_CSR2\_EWUP5\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8a9594c8cfd34d5c8329d64e55273}{08845}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP5          PWR\_CSR2\_EWUP5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e63abd6e14dd20b11108198de887d2}{08846}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP6\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5146651ac6fc7a43e68d93aa93b30241}{08847}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP6\_Msk      (0x1UL << PWR\_CSR2\_EWUP6\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb014af72197cbc8e28fb4b46819827b}{08848}} \textcolor{preprocessor}{\#define PWR\_CSR2\_EWUP6          PWR\_CSR2\_EWUP6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08850}08850 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08851}08851 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08852}08852 \textcolor{comment}{/*                                    QUADSPI                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08853}08853 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08854}08854 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08855}08855 \textcolor{comment}{/*****************  Bit definition for QUADSPI\_CR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4aa80b4905ec26d619b92e48fc854d}{08856}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_EN\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cef7c03db0d2f56c0162e46f6d5b7e}{08857}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_EN\_Msk                (0x1UL << QUADSPI\_CR\_EN\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050f00e199825fdcbf074c6c1f8607e3}{08858}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_EN                    QUADSPI\_CR\_EN\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2251920f156f08110fd839eae45be031}{08859}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_ABORT\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3943d288eb9c96ca27136a6bf897cd7}{08860}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_ABORT\_Msk             (0x1UL << QUADSPI\_CR\_ABORT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099d47035fb63f8793169d7f0eb0ae3}{08861}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_ABORT                 QUADSPI\_CR\_ABORT\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba74bba7eb261b3c66801c676131ad6f}{08862}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_DMAEN\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fec485d7854f604b165a742784c302a}{08863}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_DMAEN\_Msk             (0x1UL << QUADSPI\_CR\_DMAEN\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7806b1bf9954ff72139fd657f193732}{08864}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_DMAEN                 QUADSPI\_CR\_DMAEN\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0cd4d3ed92f2bff76e300eb316b5dee}{08865}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCEN\_Pos              (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b5767d370f90eb6dbbbb4f11599ebc}{08866}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCEN\_Msk              (0x1UL << QUADSPI\_CR\_TCEN\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b50af86c9c97f801efd75f342638a}{08867}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCEN                  QUADSPI\_CR\_TCEN\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d599667cf72d71bf079f16f74996294}{08868}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_SSHIFT\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4750dc0e2b6b04adb40fae6401694a98}{08869}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_SSHIFT\_Msk            (0x1UL << QUADSPI\_CR\_SSHIFT\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac649059660621f63f0fad2475c9054de}{08870}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_SSHIFT                QUADSPI\_CR\_SSHIFT\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad011d794d88c184122e73dd10fc647b6}{08871}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_DFM\_Pos               (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72190b3395b4829c81606842b99268d}{08872}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_DFM\_Msk               (0x1UL << QUADSPI\_CR\_DFM\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d442f814ee278094ea5a7a4c2f24c1b}{08873}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_DFM                   QUADSPI\_CR\_DFM\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9388b6b568504d250a60c26ee1f54e}{08874}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FSEL\_Pos              (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35dc9e719ebc5572f4ff72b60c58f340}{08875}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FSEL\_Msk              (0x1UL << QUADSPI\_CR\_FSEL\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ac5939ec9c764a0aef267fe8f43997f}{08876}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FSEL                  QUADSPI\_CR\_FSEL\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad404b7bd6a6bb81ce11eea0e2ea87b77}{08877}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a4c063ab026506633d7fae01b756b9}{08878}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_Msk            (0x1FUL << QUADSPI\_CR\_FTHRES\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e8164b4758a9259244923b602b3ea}{08879}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES                QUADSPI\_CR\_FTHRES\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b1df0534f06672f13f5217d8b942fda}{08880}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_0              (0x01UL << QUADSPI\_CR\_FTHRES\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6034ffcd965470570df0267a2f36e09}{08881}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_1              (0x02UL << QUADSPI\_CR\_FTHRES\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa9f8b2ddef2989ea14891a945246ed}{08882}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_2              (0x04UL << QUADSPI\_CR\_FTHRES\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e30b2e06ae5bb034aca51d22e62df3}{08883}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_3              (0x08UL << QUADSPI\_CR\_FTHRES\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a2b98b98ad63532056464eace31495}{08884}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_4              (0x10UL << QUADSPI\_CR\_FTHRES\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d6cf3a4073d3427b81fe6fefaa87ab}{08885}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TEIE\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f93e9c1c1c20a032b6fbdff478db62}{08886}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TEIE\_Msk              (0x1UL << QUADSPI\_CR\_TEIE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e8a6f3a65548cd3507bb01e1d505c4}{08887}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TEIE                  QUADSPI\_CR\_TEIE\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb4567c3eb9de1377014633288b88e}{08888}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCIE\_Pos              (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2b833518483dfbfac21a5cba9c38}{08889}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCIE\_Msk              (0x1UL << QUADSPI\_CR\_TCIE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b40d2fa562d560e20c1be773996e9ba}{08890}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCIE                  QUADSPI\_CR\_TCIE\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7418d4689c235ee57122975244060f9}{08891}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTIE\_Pos              (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25c42df9850be004b2a905418247d0ff}{08892}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTIE\_Msk              (0x1UL << QUADSPI\_CR\_FTIE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2045af0479b1dac21baee49c33e8e42f}{08893}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTIE                  QUADSPI\_CR\_FTIE\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae533b752ad19cd488c045eb91f099ebb}{08894}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_SMIE\_Pos              (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8269f74372f54434546644791504dfa}{08895}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_SMIE\_Msk              (0x1UL << QUADSPI\_CR\_SMIE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f95f4be636467b6fde77aa7a5785459}{08896}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_SMIE                  QUADSPI\_CR\_SMIE\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c13464a588f4f851bb0321a25edfa}{08897}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TOIE\_Pos              (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a6933c16c6f2f599eb2400be00449c}{08898}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TOIE\_Msk              (0x1UL << QUADSPI\_CR\_TOIE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24de4f12fa1b925837252613f85e4c94}{08899}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_TOIE                  QUADSPI\_CR\_TOIE\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3106ef55e0687ff0b58e1cfdc1c888b8}{08900}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_APMS\_Pos              (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d5cbc8c43b952d08dd1211406d102e}{08901}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_APMS\_Msk              (0x1UL << QUADSPI\_CR\_APMS\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d623300af29d42d1233140873c43db6}{08902}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_APMS                  QUADSPI\_CR\_APMS\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef62b343fc5f2ea1a52439db51d02af}{08903}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PMM\_Pos               (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f020bd6457b98962d55bd5bf198a944}{08904}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PMM\_Msk               (0x1UL << QUADSPI\_CR\_PMM\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccf439c54bb374d15bb1407e3018e4a}{08905}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PMM                   QUADSPI\_CR\_PMM\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12223b96eff7f01cf7d11066e81863dc}{08906}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62974bf5335f5adb1703e8cd978dbea9}{08907}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_Msk         (0xFFUL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114d302227e035a45dc61fdf1ac1b779}{08908}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER             QUADSPI\_CR\_PRESCALER\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44018ce9b9f5e21ee69d771d4f1a1dcb}{08909}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_0           (0x01UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44960d32d543a6dfe2612a6cf72d8a}{08910}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_1           (0x02UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ee950b5dab1f05c652ffc8b21a9259}{08911}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_2           (0x04UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3126745ce0a2f870d7b09495b29ce91}{08912}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_3           (0x08UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58dfd516bae32b8d19ffd45cc8cbc3d7}{08913}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_4           (0x10UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89cfe4ec270971a61482806696aa360e}{08914}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_5           (0x20UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c11da61bde5a9aab862255d7414716e}{08915}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_6           (0x40UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa0307ff5e7574420b1de28dfb8b8de}{08916}} \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_7           (0x80UL << QUADSPI\_CR\_PRESCALER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08918}08918 \textcolor{comment}{/*****************  Bit definition for QUADSPI\_DCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac418d61b5a68a28febfbcfa3747ddea1}{08919}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CKMODE\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08d28379992cc33a77c8b179eb2ed33}{08920}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CKMODE\_Msk           (0x1UL << QUADSPI\_DCR\_CKMODE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8832f18ae10c2d8d1406182e340561bf}{08921}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CKMODE               QUADSPI\_DCR\_CKMODE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8121dc638582bb0d874f648d584cd2}{08922}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffcf3d688615c78fd05559dc3d3ad03}{08923}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_Msk             (0x7UL << QUADSPI\_DCR\_CSHT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63f0111a0ed3bcdcfabfd618da1909}{08924}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT                 QUADSPI\_DCR\_CSHT\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac912ef20933fcfb0a1618f78d4809a35}{08925}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_0               (0x1UL << QUADSPI\_DCR\_CSHT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6964dc08cfe39a49142c172efec76c62}{08926}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_1               (0x2UL << QUADSPI\_DCR\_CSHT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c3f2d244cf216043f65940860f39ed}{08927}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_2               (0x4UL << QUADSPI\_DCR\_CSHT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6e4e51734616c4532811a8f945ad2b}{08928}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_Pos            (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga368780b3973790e6ed38d4ec1f84d3c5}{08929}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_Msk            (0x1FUL << QUADSPI\_DCR\_FSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf584e24757c37b02f1dd151c03e20561}{08930}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE                QUADSPI\_DCR\_FSIZE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b38c1749d63fbc25b4889e3ee71d7f}{08931}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_0              (0x01UL << QUADSPI\_DCR\_FSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac1753b7e0c6e3f01f76291740dbe50}{08932}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_1              (0x02UL << QUADSPI\_DCR\_FSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0dd3908033d1ce13e014af1717f1daf}{08933}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_2              (0x04UL << QUADSPI\_DCR\_FSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15ab2076eeba0416555a22092c48d14d}{08934}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_3              (0x08UL << QUADSPI\_DCR\_FSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2adca5d3c832804f55b3b6a64a568404}{08935}} \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_4              (0x10UL << QUADSPI\_DCR\_FSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08937}08937 \textcolor{comment}{/******************  Bit definition for QUADSPI\_SR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed448ce0713bd90101c9122a682da51a}{08938}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TEF\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f735f87bc58b45b805955787f44dc48}{08939}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TEF\_Msk               (0x1UL << QUADSPI\_SR\_TEF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cec647b2b62709c4518c4f82eb38b1d}{08940}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TEF                   QUADSPI\_SR\_TEF\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f37bf69fe0c87e0e38a847456a8b462}{08941}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TCF\_Pos               (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf5b7079925037717377eb190962cf3}{08942}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TCF\_Msk               (0x1UL << QUADSPI\_SR\_TCF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c813dad6149701606c0ff42663b64c9}{08943}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TCF                   QUADSPI\_SR\_TCF\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82f87fa2af235ca3c6829ff9327db83}{08944}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FTF\_Pos               (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9c43d86edbd0af2ef0acbbe1ee83d}{08945}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FTF\_Msk               (0x1UL << QUADSPI\_SR\_FTF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96f31e896e12ca3a3f2e836a115bb09}{08946}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FTF                   QUADSPI\_SR\_FTF\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab56e027eb8904a4167f5bdd2b928131a}{08947}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_SMF\_Pos               (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d593adbb4f4147a3a10328128817d6}{08948}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_SMF\_Msk               (0x1UL << QUADSPI\_SR\_SMF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33328be6c9c4f951ba6d04c80ed846a5}{08949}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_SMF                   QUADSPI\_SR\_SMF\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6705486da5a51463ccce8338c502ec51}{08950}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TOF\_Pos               (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c908040b579907946bac113088a3bbf}{08951}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TOF\_Msk               (0x1UL << QUADSPI\_SR\_TOF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76452c78d891392aad440842dc2882f6}{08952}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_TOF                   QUADSPI\_SR\_TOF\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7786097c439ca79aab6f5a9ac4bfbd}{08953}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_BUSY\_Pos              (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade769c50d3921188ecf13db3619bd13d}{08954}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_BUSY\_Msk              (0x1UL << QUADSPI\_SR\_BUSY\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27254c6ca941e4ca5d2f46e5bc7fdf0d}{08955}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_BUSY                  QUADSPI\_SR\_BUSY\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239f0e21dfc058591b82fae2112c43e2}{08956}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340ed2c87acf50c9a031fdd32039caad}{08957}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_Msk            (0x3FUL << QUADSPI\_SR\_FLEVEL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4c03a504a1e187cdac3f993580f050}{08958}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL                QUADSPI\_SR\_FLEVEL\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b543df87964f189007a43b9e40ceff0}{08959}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_0              (0x01UL << QUADSPI\_SR\_FLEVEL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1c98656f98d83a8dcd02de01e31fd4}{08960}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_1              (0x02UL << QUADSPI\_SR\_FLEVEL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0536d647e076719c92d916fc942ccff}{08961}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_2              (0x04UL << QUADSPI\_SR\_FLEVEL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042090b1d941f98c41c9f44f907213d2}{08962}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_3              (0x08UL << QUADSPI\_SR\_FLEVEL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1f36a9447834f08924f5f609f0e483}{08963}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_4              (0x10UL << QUADSPI\_SR\_FLEVEL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43bb0b38eadd7011cec082ac07b9ed45}{08964}} \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_5              (0x20UL << QUADSPI\_SR\_FLEVEL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08966}08966 \textcolor{comment}{/******************  Bit definition for QUADSPI\_FCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99f47ba6f636bb4565bbf3e27870ff4}{08967}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTEF\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63058292a090cdbe5e8549c26a874016}{08968}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTEF\_Msk             (0x1UL << QUADSPI\_FCR\_CTEF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4884ff79878b8b4a9bbf4cab3719b72f}{08969}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTEF                 QUADSPI\_FCR\_CTEF\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfdf17eb37e5519f927c08a7a798991e}{08970}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTCF\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9137481f0934856da91f1c00395970}{08971}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTCF\_Msk             (0x1UL << QUADSPI\_FCR\_CTCF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c6130ef9224cad78ad7c8161782886}{08972}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTCF                 QUADSPI\_FCR\_CTCF\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae648aafacee44ee4ff7c5b3f50f848d7}{08973}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CSMF\_Pos             (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0356f5d6bc4282392be36d2473ab61c9}{08974}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CSMF\_Msk             (0x1UL << QUADSPI\_FCR\_CSMF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4a83d65aa38256bcfa4e88621bc514}{08975}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CSMF                 QUADSPI\_FCR\_CSMF\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30534930ced45ca0ec96028ad9ed7ae8}{08976}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTOF\_Pos             (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf086299045c80044206d34a27e5f20a}{08977}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTOF\_Msk             (0x1UL << QUADSPI\_FCR\_CTOF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6694075780a7586b8a4dcaa97fd86dd}{08978}} \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTOF                 QUADSPI\_FCR\_CTOF\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08980}08980 \textcolor{comment}{/******************  Bit definition for QUADSPI\_DLR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabade7575444d8aee805a4f7a59750f27}{08981}} \textcolor{preprocessor}{\#define QUADSPI\_DLR\_DL\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb22282d2a69a2db801a310ccbbfea3f}{08982}} \textcolor{preprocessor}{\#define QUADSPI\_DLR\_DL\_Msk               (0xFFFFFFFFUL << QUADSPI\_DLR\_DL\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59fb9f95ad0078959c752e92cde27249}{08983}} \textcolor{preprocessor}{\#define QUADSPI\_DLR\_DL                   QUADSPI\_DLR\_DL\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08985}08985 \textcolor{comment}{/******************  Bit definition for QUADSPI\_CCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2db1d07b31f4fb545d8e7c2c9791ff2}{08986}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cefca385410f735408a014b4d2db8f0}{08987}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_Msk      (0xFFUL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ed7a5064224daa407ad9029eb42b28}{08988}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION          QUADSPI\_CCR\_INSTRUCTION\_Msk           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f02ca9ee2de236bf101677c7315f64}{08989}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_0        (0x01UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b93936ee2691606c060068cc1582a2}{08990}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_1        (0x02UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e3da4ebb8dcd8812b16642fef6151d}{08991}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_2        (0x04UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61a0c03ebaa84cfc9a0b09a1694338f2}{08992}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_3        (0x08UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d4bce02550b27b5f077062bda0f49}{08993}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_4        (0x10UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347e33c15c4c8cf9e095742bc1a61b55}{08994}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_5        (0x20UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bfd0ee905a21c2005ddc256e30612e}{08995}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_6        (0x40UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8478c052a513583310db408860a57189}{08996}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_7        (0x80UL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3aecdf1f1d220aa8b4bab90e5c15c0c}{08997}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00234074a8f3c422b37b27c4018637c}{08998}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_Msk            (0x3UL << QUADSPI\_CCR\_IMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l08999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f4596d166dc7ab94d2da7a5dd7539d}{08999}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE                QUADSPI\_CCR\_IMODE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab695f13859f6781ad3e7628bf3a49e}{09000}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_0              (0x1UL << QUADSPI\_CCR\_IMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823ea8041e96d5f07da42bab62eff812}{09001}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_1              (0x2UL << QUADSPI\_CCR\_IMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7245c5167d4021eaec2a6a24fbe2e50f}{09002}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_Pos           (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8933f698cf4d1e2fe6be5c058c92ac}{09003}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_Msk           (0x3UL << QUADSPI\_CCR\_ADMODE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9864b837f30e0a71c01f2e0bdb2aca}{09004}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE               QUADSPI\_CCR\_ADMODE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf621124ab63b71e0eb81bd3f5de5a692}{09005}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_0             (0x1UL << QUADSPI\_CCR\_ADMODE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b17d18d09eaa2d0b3964a8bba2987f}{09006}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_1             (0x2UL << QUADSPI\_CCR\_ADMODE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c560c1b4b48df4137694a3d7b16e985}{09007}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_Pos           (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bb9e881487896c02827b587129cf09}{09008}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_Msk           (0x3UL << QUADSPI\_CCR\_ADSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c1450a577fbd8a23f4eae6bacd19e0e}{09009}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE               QUADSPI\_CCR\_ADSIZE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8bcf22a33048f216cb2f4cb04a804c}{09010}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_0             (0x1UL << QUADSPI\_CCR\_ADSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac494d4650497b178db83a0d2e2f76523}{09011}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_1             (0x2UL << QUADSPI\_CCR\_ADSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab875fb0da93019006b26543bc35e3e}{09012}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_Pos           (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1a75ed248abae68c5c7886f935229b}{09013}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_Msk           (0x3UL << QUADSPI\_CCR\_ABMODE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f909348c71158503ac2c88920a83b47}{09014}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE               QUADSPI\_CCR\_ABMODE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479cace0fc2a6484e4d8972a5f6527f}{09015}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_0             (0x1UL << QUADSPI\_CCR\_ABMODE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5152b4a6f79afebad47e48b3b00164c}{09016}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_1             (0x2UL << QUADSPI\_CCR\_ABMODE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21f4a4ba928859b14f73a71e7c9a6e95}{09017}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a51af71674f5a81bf660f99d7f98}{09018}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_Msk           (0x3UL << QUADSPI\_CCR\_ABSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e06ab4a72b1a656dc5109865c094cd}{09019}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE               QUADSPI\_CCR\_ABSIZE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc04385fd4c11faea9bfc69abdaeffd4}{09020}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_0             (0x1UL << QUADSPI\_CCR\_ABSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9edfe20cd5f17adf58431043c60e8e4d}{09021}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_1             (0x2UL << QUADSPI\_CCR\_ABSIZE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3951d005e9304f86907375ccb265432b}{09022}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_Pos             (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d644c4058a425e82f939b37323005}{09023}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_Msk             (0x1FUL << QUADSPI\_CCR\_DCYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668f5eab7fce95556ef4a5d963b816e5}{09024}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC                 QUADSPI\_CCR\_DCYC\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba2635c69450cc12a504e88d8dbd664}{09025}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_0               (0x01UL << QUADSPI\_CCR\_DCYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0567cffca85f5494bb9ec4e912f4c3}{09026}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_1               (0x02UL << QUADSPI\_CCR\_DCYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a065c845de2a5550f9acc413393a7fe}{09027}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_2               (0x04UL << QUADSPI\_CCR\_DCYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b45be145fa74cec1587c6193aeeae89}{09028}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_3               (0x08UL << QUADSPI\_CCR\_DCYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8544393d35dd78d4f3dcc51c4c1d20e}{09029}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_4               (0x10UL << QUADSPI\_CCR\_DCYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb15a53e5664ec28d15c8b7d15df35c}{09030}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_Pos            (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cd83632f1d5c4e110d5c9bd1702466}{09031}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_Msk            (0x3UL << QUADSPI\_CCR\_DMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c416cd5ebdbcf7ba0a4c909dc83d9b6}{09032}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE                QUADSPI\_CCR\_DMODE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be8dd1cabe88ebfc68fec73a3323fda}{09033}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_0              (0x1UL << QUADSPI\_CCR\_DMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga620fa9db75387cc03044997325b2c291}{09034}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_1              (0x2UL << QUADSPI\_CCR\_DMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4c51655ab27cf8d8c3430de26944ef}{09035}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_Pos            (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3c279c3e9cadbba9b29040eed3bedb}{09036}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_Msk            (0x3UL << QUADSPI\_CCR\_FMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8bc946580d9e262135bec9bd61deef0}{09037}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE                QUADSPI\_CCR\_FMODE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fffb292781550aa45bfa9c7794fd831}{09038}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_0              (0x1UL << QUADSPI\_CCR\_FMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ddd04f00327d4b6110472fc5627d7d0}{09039}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_1              (0x2UL << QUADSPI\_CCR\_FMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6fad9f4152468b3e8e2042559d3efb}{09040}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_SIOO\_Pos             (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2acd179421e6fb0f74dfed3f9bb686}{09041}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_SIOO\_Msk             (0x1UL << QUADSPI\_CCR\_SIOO\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688f887b33af465540dbaf97ee924497}{09042}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_SIOO                 QUADSPI\_CCR\_SIOO\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208cbfa44dac7de361a3a4c675ed7a7e}{09043}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DHHC\_Pos             (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a94be1a5c13bdbb74827a1ed19cfdf}{09044}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DHHC\_Msk             (0x1UL << QUADSPI\_CCR\_DHHC\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb43a53d42e435f766e61dd6dabb73e}{09045}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DHHC                 QUADSPI\_CCR\_DHHC\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b5a773e76bca5624ea07ef133e23a}{09046}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DDRM\_Pos             (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3446a45e544546887305d64341e245}{09047}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DDRM\_Msk             (0x1UL << QUADSPI\_CCR\_DDRM\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884faae87510ac6026871e24a517f3d8}{09048}} \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DDRM                 QUADSPI\_CCR\_DDRM\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09049}09049 \textcolor{comment}{/******************  Bit definition for QUADSPI\_AR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d48725c60a2cbf975d609a9853f09e8}{09050}} \textcolor{preprocessor}{\#define QUADSPI\_AR\_ADDRESS\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0d5af1a1214bb00a732c7213a9e69c}{09051}} \textcolor{preprocessor}{\#define QUADSPI\_AR\_ADDRESS\_Msk           (0xFFFFFFFFUL << QUADSPI\_AR\_ADDRESS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac204c686bdf36b5d6e848467d4ce3d86}{09052}} \textcolor{preprocessor}{\#define QUADSPI\_AR\_ADDRESS               QUADSPI\_AR\_ADDRESS\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09054}09054 \textcolor{comment}{/******************  Bit definition for QUADSPI\_ABR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c3f5dab77feb8d1ebe9ed77d130317}{09055}} \textcolor{preprocessor}{\#define QUADSPI\_ABR\_ALTERNATE\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee28c0dbb70fc72098cc10d75edf6131}{09056}} \textcolor{preprocessor}{\#define QUADSPI\_ABR\_ALTERNATE\_Msk        (0xFFFFFFFFUL << QUADSPI\_ABR\_ALTERNATE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec428dde9b33f356fb630b6944d9ab4}{09057}} \textcolor{preprocessor}{\#define QUADSPI\_ABR\_ALTERNATE            QUADSPI\_ABR\_ALTERNATE\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09059}09059 \textcolor{comment}{/******************  Bit definition for QUADSPI\_DR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ddd87bb24474452267a54e01a3009f}{09060}} \textcolor{preprocessor}{\#define QUADSPI\_DR\_DATA\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47d752f67a4d6a3fabf8c71da0426b}{09061}} \textcolor{preprocessor}{\#define QUADSPI\_DR\_DATA\_Msk              (0xFFFFFFFFUL << QUADSPI\_DR\_DATA\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae10dc21fda848c12e954e5627f73fb1c}{09062}} \textcolor{preprocessor}{\#define QUADSPI\_DR\_DATA                  QUADSPI\_DR\_DATA\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09064}09064 \textcolor{comment}{/******************  Bit definition for QUADSPI\_PSMKR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa21b2669bd0c70f5e8c932fa9ee4ff65}{09065}} \textcolor{preprocessor}{\#define QUADSPI\_PSMKR\_MASK\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7258eb53f55c15e6c90a2b539d4e391d}{09066}} \textcolor{preprocessor}{\#define QUADSPI\_PSMKR\_MASK\_Msk           (0xFFFFFFFFUL << QUADSPI\_PSMKR\_MASK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b390cb9922c1fc26e0c2140f783806}{09067}} \textcolor{preprocessor}{\#define QUADSPI\_PSMKR\_MASK               QUADSPI\_PSMKR\_MASK\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09069}09069 \textcolor{comment}{/******************  Bit definition for QUADSPI\_PSMAR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c51920f068f0fdc6f1b72c49e9d465}{09070}} \textcolor{preprocessor}{\#define QUADSPI\_PSMAR\_MATCH\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20175d341b7f273f0d221424184bd52}{09071}} \textcolor{preprocessor}{\#define QUADSPI\_PSMAR\_MATCH\_Msk          (0xFFFFFFFFUL << QUADSPI\_PSMAR\_MATCH\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539a30463ce63b7e73fdf85292296d1c}{09072}} \textcolor{preprocessor}{\#define QUADSPI\_PSMAR\_MATCH              QUADSPI\_PSMAR\_MATCH\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09074}09074 \textcolor{comment}{/******************  Bit definition for QUADSPI\_PIR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed028e3c1dba726689d8249bd2318a3}{09075}} \textcolor{preprocessor}{\#define QUADSPI\_PIR\_INTERVAL\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec0ecb3086582dca75aebe34c421c0}{09076}} \textcolor{preprocessor}{\#define QUADSPI\_PIR\_INTERVAL\_Msk         (0xFFFFUL << QUADSPI\_PIR\_INTERVAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c199545122e685c22c56c3cb89cb22}{09077}} \textcolor{preprocessor}{\#define QUADSPI\_PIR\_INTERVAL             QUADSPI\_PIR\_INTERVAL\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09079}09079 \textcolor{comment}{/******************  Bit definition for QUADSPI\_LPTR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac891fc743567990b23be011d0b8dd497}{09080}} \textcolor{preprocessor}{\#define QUADSPI\_LPTR\_TIMEOUT\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad959445e1e5968ae309857547f79ba6}{09081}} \textcolor{preprocessor}{\#define QUADSPI\_LPTR\_TIMEOUT\_Msk         (0xFFFFUL << QUADSPI\_LPTR\_TIMEOUT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18ac0dc4be5d70af1fbbfb7443d8c49}{09082}} \textcolor{preprocessor}{\#define QUADSPI\_LPTR\_TIMEOUT             QUADSPI\_LPTR\_TIMEOUT\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09084}09084 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09085}09085 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09086}09086 \textcolor{comment}{/*                         Reset and Clock Control            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09087}09087 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09088}09088 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09089}09089 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24995a185bfa02f4ed0624e1a5921585}{09090}} \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Pos                   (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{09091}} \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Msk                   (0x1UL << RCC\_CR\_HSION\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{09092}} \textcolor{preprocessor}{\#define RCC\_CR\_HSION                       RCC\_CR\_HSION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{09093}} \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Pos                  (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{09094}} \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Msk                  (0x1UL << RCC\_CR\_HSIRDY\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{09095}} \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY                      RCC\_CR\_HSIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{09096}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_Pos                 (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{09097}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_Msk                 (0x1FUL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{09098}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM                     RCC\_CR\_HSITRIM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{09099}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_0                   (0x01UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{09100}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_1                   (0x02UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{09101}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_2                   (0x04UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{09102}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_3                   (0x08UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{09103}} \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_4                   (0x10UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{09104}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_Pos                  (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{09105}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_Msk                  (0xFFUL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{09106}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL                      RCC\_CR\_HSICAL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{09107}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_0                    (0x01UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{09108}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_1                    (0x02UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{09109}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_2                    (0x04UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{09110}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_3                    (0x08UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{09111}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_4                    (0x10UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{09112}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_5                    (0x20UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{09113}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_6                    (0x40UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{09114}} \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_7                    (0x80UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf45a431682229e7131fab4a9df6bb8a}{09115}} \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Pos                   (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{09116}} \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Msk                   (0x1UL << RCC\_CR\_HSEON\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{09117}} \textcolor{preprocessor}{\#define RCC\_CR\_HSEON                       RCC\_CR\_HSEON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{09118}} \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Pos                  (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{09119}} \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Msk                  (0x1UL << RCC\_CR\_HSERDY\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{09120}} \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY                      RCC\_CR\_HSERDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11714ac23d6cbef2f25c8b6c38e07f9}{09121}} \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Pos                  (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{09122}} \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Msk                  (0x1UL << RCC\_CR\_HSEBYP\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{09123}} \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP                      RCC\_CR\_HSEBYP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{09124}} \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Pos                   (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{09125}} \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Msk                   (0x1UL << RCC\_CR\_CSSON\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{09126}} \textcolor{preprocessor}{\#define RCC\_CR\_CSSON                       RCC\_CR\_CSSON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9969597c000e9ed714c2472e019f7df3}{09127}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Pos                   (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{09128}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Msk                   (0x1UL << RCC\_CR\_PLLON\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{09129}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLON                       RCC\_CR\_PLLON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{09130}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Pos                  (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{09131}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Msk                  (0x1UL << RCC\_CR\_PLLRDY\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{09132}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY                      RCC\_CR\_PLLRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0b3e1822ce926499c6912929b96733}{09133}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON\_Pos                (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82caf73e368dd6e0af79ffff40c4c158}{09134}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON\_Msk                (0x1UL << RCC\_CR\_PLLI2SON\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{09135}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON                    RCC\_CR\_PLLI2SON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd54f910af8002a097dd8f827960112}{09136}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY\_Pos               (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac102f1739d82c9f002f6d107e37c6d63}{09137}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY\_Msk               (0x1UL << RCC\_CR\_PLLI2SRDY\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{09138}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY                   RCC\_CR\_PLLI2SRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebd4a4ddb839fb4b59e5a78bf086a9e}{09139}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAION\_Pos                (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24137aca54b5b9f2534e8519230fb88b}{09140}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAION\_Msk                (0x1UL << RCC\_CR\_PLLSAION\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{09141}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAION                    RCC\_CR\_PLLSAION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935d5e01cdc3c55808fcd5a810ec6df6}{09142}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAIRDY\_Pos               (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b937da39c4f364f7d1750f1ac07894}{09143}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAIRDY\_Msk               (0x1UL << RCC\_CR\_PLLSAIRDY\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{09144}} \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAIRDY                   RCC\_CR\_PLLSAIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09145}09145 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09146}09146 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{09147}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{09148}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Msk               (0x3FUL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{09149}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM                   RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{09150}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_0                 (0x01UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{09151}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_1                 (0x02UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{09152}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_2                 (0x04UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{09153}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_3                 (0x08UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{09154}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_4                 (0x10UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{09155}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_5                 (0x20UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{09156}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Pos               (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{09157}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Msk               (0x1FFUL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{09158}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN                   RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{09159}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_0                 (0x001UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{09160}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_1                 (0x002UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{09161}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_2                 (0x004UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{09162}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_3                 (0x008UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{09163}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_4                 (0x010UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{09164}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_5                 (0x020UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{09165}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_6                 (0x040UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{09166}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_7                 (0x080UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{09167}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_8                 (0x100UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{09168}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Pos               (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{09169}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Msk               (0x3UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{09170}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP                   RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{09171}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_0                 (0x1UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{09172}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_1                 (0x2UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{09173}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Pos             (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{09174}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Msk             (0x1UL << RCC\_PLLCFGR\_PLLSRC\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{09175}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC                 RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e65d80de700a9c5f202f1c7c777679}{09176}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{09177}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk         (0x1UL << RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{09178}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE             RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{09179}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI             0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{09180}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Pos               (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{09181}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Msk               (0xFUL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{09182}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ                   RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{09183}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_0                 (0x1UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{09184}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_1                 (0x2UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{09185}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_2                 (0x4UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{09186}} \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_3                 (0x8UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09189}09189 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{09191}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Pos                    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{09192}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Msk                    (0x3UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{09193}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SW                        RCC\_CFGR\_SW\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{09194}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_0                      (0x1UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{09195}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_1                      (0x2UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{09196}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSI                    0x00000000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{09197}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSE                    0x00000001U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09198}09198 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_PLL                    0x00000002U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{09201}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Pos                   (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{09202}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Msk                   (0x3UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{09203}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS                       RCC\_CFGR\_SWS\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{09204}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_0                     (0x1UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{09205}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_1                     (0x2UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{09206}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSI                   0x00000000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{09207}} \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSE                   0x00000004U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09208}09208 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_PLL                   0x00000008U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{09211}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Pos                  (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{09212}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Msk                  (0xFUL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{09213}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE                      RCC\_CFGR\_HPRE\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{09214}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_0                    (0x1UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{09215}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_1                    (0x2UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{09216}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_2                    (0x4UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{09217}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_3                    (0x8UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{09219}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV1                 0x00000000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{09220}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV2                 0x00000080U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{09221}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV4                 0x00000090U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{09222}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV8                 0x000000A0U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{09223}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV16                0x000000B0U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{09224}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV64                0x000000C0U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{09225}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV128               0x000000D0U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{09226}} \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV256               0x000000E0U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09227}09227 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV512               0x000000F0U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{09230}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Pos                 (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{09231}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Msk                 (0x7UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{09232}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1                     RCC\_CFGR\_PPRE1\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{09233}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_0                   (0x1UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{09234}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_1                   (0x2UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{09235}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_2                   (0x4UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{09237}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV1                0x00000000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{09238}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV2                0x00001000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{09239}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV4                0x00001400U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{09240}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV8                0x00001800U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09241}09241 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV16               0x00001C00U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{09244}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Pos                 (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{09245}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Msk                 (0x7UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{09246}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2                     RCC\_CFGR\_PPRE2\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{09247}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_0                   (0x1UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{09248}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_1                   (0x2UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{09249}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_2                   (0x4UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{09251}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV1                0x00000000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{09252}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV2                0x00008000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{09253}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV4                0x0000A000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{09254}} \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV8                0x0000C000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09255}09255 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV16               0x0000E000U                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{09258}} \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Pos                (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850304b36d321ade71b90ca011ee5f74}{09259}} \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Msk                (0x1FUL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{09260}} \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE                    RCC\_CFGR\_RTCPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{09261}} \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_0                  (0x01UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{09262}} \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_1                  (0x02UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{09263}} \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_2                  (0x04UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{09264}} \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_3                  (0x08UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09265}09265 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_4                  (0x10UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44071a1145774e7c5a5ea41cc709c42}{09268}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Pos                  (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b21a49230470856ce978e05fb9c47b}{09269}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Msk                  (0x3UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{09270}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1                      RCC\_CFGR\_MCO1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{09271}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_0                    (0x1UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{09272}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_1                    (0x2UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3345cb612da061eb09e7f41b42409e42}{09274}} \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC\_Pos                (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa5cae9d2b4ddc11fbe5a1858ead900}{09275}} \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC\_Msk                (0x1UL << RCC\_CFGR\_I2SSRC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{09276}} \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC                    RCC\_CFGR\_I2SSRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09277}09277 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12578e7f44e1e03ec5c4fd5987303b1e}{09278}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Pos               (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada571dab4e704e380153b6e901b60ba8}{09279}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Msk               (0x7UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{09280}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE                   RCC\_CFGR\_MCO1PRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{09281}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_0                 (0x1UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{09282}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_1                 (0x2UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{09283}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_2                 (0x4UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ccde3c82ee001935b7cf3d5273923}{09285}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Pos               (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56af08fd6ae55e0047d84c2e5cb44877}{09286}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Msk               (0x7UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{09287}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE                   RCC\_CFGR\_MCO2PRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{09288}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_0                 (0x1UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{09289}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_1                 (0x2UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{09290}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_2                 (0x4UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b28dad6a8c9bd84cf1f659ddb976a8}{09292}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Pos                  (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193bf927828d92f9249975a792c738d5}{09293}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Msk                  (0x3UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{09294}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2                      RCC\_CFGR\_MCO2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{09295}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_0                    (0x1UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{09296}} \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_1                    (0x2UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09298}09298 \textcolor{comment}{/********************  Bit definition for RCC\_CIR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e24ddcd9380a97107db8d483fdd9cb2}{09299}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{09300}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF\_Msk                (0x1UL << RCC\_CIR\_LSIRDYF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{09301}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF                    RCC\_CIR\_LSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2be1b77680f922f877e6d1b56287f3}{09302}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF\_Pos                (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{09303}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF\_Msk                (0x1UL << RCC\_CIR\_LSERDYF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{09304}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF                    RCC\_CIR\_LSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f2d94fb254c9a2fe2c9aadcef7e147}{09305}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF\_Pos                (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{09306}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF\_Msk                (0x1UL << RCC\_CIR\_HSIRDYF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{09307}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF                    RCC\_CIR\_HSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a0fe34b1b1c44c6982a69fa082f6c0}{09308}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF\_Pos                (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{09309}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF\_Msk                (0x1UL << RCC\_CIR\_HSERDYF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{09310}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF                    RCC\_CIR\_HSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be890d102ccff40b4e370d575940af5}{09311}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF\_Pos                (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{09312}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF\_Msk                (0x1UL << RCC\_CIR\_PLLRDYF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{09313}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF                    RCC\_CIR\_PLLRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23921a147e121d49592e590f773f3c6c}{09314}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF\_Pos             (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e88621c6cbc397e6c0872c98f11151}{09315}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF\_Msk             (0x1UL << RCC\_CIR\_PLLI2SRDYF\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}{09316}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF                 RCC\_CIR\_PLLI2SRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb5fbafe3288c1a0df7d06702e30e3b}{09317}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYF\_Pos             (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a5bdac1f1a1b89f2d25dd1f8a98c15}{09318}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYF\_Msk             (0x1UL << RCC\_CIR\_PLLSAIRDYF\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33085822ed319bf2549742043e56f55f}{09319}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYF                 RCC\_CIR\_PLLSAIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82aae1efb70d76f85bcad7ec0632d4c}{09320}} \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF\_Pos                   (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{09321}} \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF\_Msk                   (0x1UL << RCC\_CIR\_CSSF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{09322}} \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF                       RCC\_CIR\_CSSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c2d83db641a456df4a5f67582bff5}{09323}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE\_Pos               (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{09324}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE\_Msk               (0x1UL << RCC\_CIR\_LSIRDYIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{09325}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE                   RCC\_CIR\_LSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eabf777f7d12a95038d5408cd9a3225}{09326}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE\_Pos               (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{09327}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE\_Msk               (0x1UL << RCC\_CIR\_LSERDYIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{09328}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE                   RCC\_CIR\_LSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc61d466aac29f7fbd88b0245d6cf8c1}{09329}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE\_Pos               (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{09330}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE\_Msk               (0x1UL << RCC\_CIR\_HSIRDYIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{09331}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE                   RCC\_CIR\_HSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a258b8f9041e6a3e30a12f371e1e289}{09332}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE\_Pos               (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{09333}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE\_Msk               (0x1UL << RCC\_CIR\_HSERDYIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{09334}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE                   RCC\_CIR\_HSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f619655facb49336e0baf439ef130b}{09335}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE\_Pos               (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{09336}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE\_Msk               (0x1UL << RCC\_CIR\_PLLRDYIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{09337}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE                   RCC\_CIR\_PLLRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69e15926ecae3167dfbc860e784e7f3}{09338}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af4a5b0b017c2dde04fa660950578cc}{09339}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE\_Msk            (0x1UL << RCC\_CIR\_PLLI2SRDYIE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{09340}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE                RCC\_CIR\_PLLI2SRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5104bca32bfc1b8af00fab82a42c6d6}{09341}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYIE\_Pos            (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e01c086ad935de5c043281d530b4a0}{09342}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYIE\_Msk            (0x1UL << RCC\_CIR\_PLLSAIRDYIE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{09343}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYIE                RCC\_CIR\_PLLSAIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1baeac3a2504113deb0a65d46d7314e2}{09344}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC\_Pos                (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{09345}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC\_Msk                (0x1UL << RCC\_CIR\_LSIRDYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{09346}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC                    RCC\_CIR\_LSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f106e06b78f78c5a520faa1b180de2e}{09347}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC\_Pos                (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{09348}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC\_Msk                (0x1UL << RCC\_CIR\_LSERDYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{09349}} \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC                    RCC\_CIR\_LSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ccc89ed1b4d16c5f2804c216c5adc3}{09350}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC\_Pos                (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{09351}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC\_Msk                (0x1UL << RCC\_CIR\_HSIRDYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{09352}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC                    RCC\_CIR\_HSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e713e2755ef1c9210e3b8c8f2c718e}{09353}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC\_Pos                (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{09354}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC\_Msk                (0x1UL << RCC\_CIR\_HSERDYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{09355}} \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC                    RCC\_CIR\_HSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2884b24e49761690cfc68a9929c7b10d}{09356}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC\_Pos                (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{09357}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC\_Msk                (0x1UL << RCC\_CIR\_PLLRDYC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{09358}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC                    RCC\_CIR\_PLLRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca4503c3752588bd3efeea2b5f0c99a}{09359}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC\_Pos             (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a1a17873c5e712e9ed47d92fbc99cd}{09360}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC\_Msk             (0x1UL << RCC\_CIR\_PLLI2SRDYC\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}{09361}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC                 RCC\_CIR\_PLLI2SRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b71c03e209f2a209c96e99f9bcc760}{09362}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYC\_Pos             (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da18c2d39530500edc2e74289ccca43}{09363}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYC\_Msk             (0x1UL << RCC\_CIR\_PLLSAIRDYC\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425b11a624411ace33a1884128175f4f}{09364}} \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYC                 RCC\_CIR\_PLLSAIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7cf29f8c4b46a59751e6fdc44f8153}{09365}} \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC\_Pos                   (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{09366}} \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC\_Msk                   (0x1UL << RCC\_CIR\_CSSC\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{09367}} \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC                       RCC\_CIR\_CSSC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09368}09368 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09369}09369 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a30c30184844a5d3a71f73669375e7}{09370}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca733a89ed0ddeb8c6ad7d4df334baf}{09371}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOARST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{09372}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST              RCC\_AHB1RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3154d462e29e472394d62113b4a3fadc}{09373}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a227671a2b417929ad0959d9e899c8}{09374}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOBRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{09375}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST              RCC\_AHB1RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23de6a59e935f9e205e35aa713204d77}{09376}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f25d081a1bb38f34f8d11fc32bdc7d7}{09377}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOCRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{09378}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST              RCC\_AHB1RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296b1b5d6eaac638fc714115bb8fb79b}{09379}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e4b57d9e0d9c72055b51a222d388f5}{09380}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIODRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337}{09381}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST              RCC\_AHB1RSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9d31d86453dfa221ced7ff4668a4b40}{09382}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2330cc824d6e097fc95f311730778243}{09383}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOERST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184}{09384}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST              RCC\_AHB1RSTR\_GPIOERST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc279604f2a9a7f4bc29702d784cf22c}{09385}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOFRST\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5758110647b39258af5b6c4259a59c0}{09386}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOFRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOFRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00b21dc4408295d374a4970ea5ae751}{09387}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOFRST              RCC\_AHB1RSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b38704ba9c53025641de7d5ed93add4}{09388}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOGRST\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca12c8d01be2d47518003a30d836a68}{09389}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOGRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOGRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50322b0db25b2204aa114c4c29847051}{09390}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOGRST              RCC\_AHB1RSTR\_GPIOGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada3768676df15e5d248404ba29df27ce}{09391}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6853aabc577ec17d0d7f894e520a693}{09392}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOHRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{09393}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST              RCC\_AHB1RSTR\_GPIOHRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf265743558660a1035f0456bede8322}{09394}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOIRST\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771106a6653644a43c7d3d572d70220}{09395}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOIRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOIRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5180658a02a87b501ab3f250593905b}{09396}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOIRST              RCC\_AHB1RSTR\_GPIOIRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ad2c8a4d0fbfd4360afcdce858075}{09397}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Pos            (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{09398}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Msk            (0x1UL << RCC\_AHB1RSTR\_CRCRST\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}{09399}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST                RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577ac0ee66f5e320ea4450234e709a03}{09400}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Pos           (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{09401}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Msk           (0x1UL << RCC\_AHB1RSTR\_DMA1RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{09402}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST               RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e38f17a99cc2e1f91d622f11ac8c89}{09403}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Pos           (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{09404}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Msk           (0x1UL << RCC\_AHB1RSTR\_DMA2RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{09405}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST               RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355532707d1260d362e518e645be8753}{09406}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_OTGHRST\_Pos           (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351abffe0a0e32b6e74378a5e4b82a9e}{09407}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_OTGHRST\_Msk           (0x1UL << RCC\_AHB1RSTR\_OTGHRST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236682929d2641e851f175ab3aa1f520}{09408}} \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_OTGHRST               RCC\_AHB1RSTR\_OTGHRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09409}09409 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09410}09410 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadeefbc7de6773eedfba70fb6cd83890}{09411}} \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{09412}} \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_RNGRST\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace46c6461c8b4ddd78510bc2c529c91b}{09413}} \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST                RCC\_AHB2RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f5fe9c74c695fe79917ce4828d2e24b}{09414}} \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba439d5c37535fc904630d55dd8d204}{09415}} \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST\_Msk          (0x1UL << RCC\_AHB2RSTR\_OTGFSRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a}{09416}} \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST              RCC\_AHB2RSTR\_OTGFSRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09417}09417 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09418}09418 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09419}09419 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff5684e3b2dd8cfa54cd7f676a7c868}{09420}} \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0968f088792a5ad3f40a5dc428832448}{09421}} \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Msk            (0x1UL << RCC\_AHB3RSTR\_FMCRST\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cb6a1a0d4de22b92621b759af3febd}{09422}} \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST                RCC\_AHB3RSTR\_FMCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc11d1ab7a16ca859cc953655fbf7cf1}{09423}} \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_QSPIRST\_Pos           (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98041f2a18e7e7441d43b9c33e609a4}{09424}} \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_QSPIRST\_Msk           (0x1UL << RCC\_AHB3RSTR\_QSPIRST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234abc40ffa9bdac10d20e46feedb697}{09425}} \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_QSPIRST               RCC\_AHB3RSTR\_QSPIRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09426}09426 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09427}09427 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7278dbd9406107fbccefa358501f2c}{09428}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{09429}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM2RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{09430}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST               RCC\_APB1RSTR\_TIM2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28531a8d644672fa950cce78175c3fc0}{09431}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST\_Pos           (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{09432}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM3RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{09433}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST               RCC\_APB1RSTR\_TIM3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfd941245012a7ff32409d3858a0c369}{09434}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST\_Pos           (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{09435}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM4RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{09436}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST               RCC\_APB1RSTR\_TIM4RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5440469b072778617b76dd55faf23}{09437}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{09438}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM5RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{09439}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST               RCC\_APB1RSTR\_TIM5RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f910529f471272ed5218c5067115cc8}{09440}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM6RST\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{09441}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM6RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM6RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}{09442}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM6RST               RCC\_APB1RSTR\_TIM6RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga033243ec3d5cdaa7030b8b38d39e9989}{09443}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM7RST\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af08f1ff685c0027708d909086b748}{09444}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM7RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM7RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b1d355ee76ad9a044ad37f1629e760}{09445}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM7RST               RCC\_APB1RSTR\_TIM7RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5874ca2fef163308e575153b945eaa53}{09446}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM12RST\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91170571df0e2ed7675a5b3091736507}{09447}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM12RST\_Msk          (0x1UL << RCC\_APB1RSTR\_TIM12RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067deb756dd4100c901c6b25229678e4}{09448}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM12RST              RCC\_APB1RSTR\_TIM12RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a9d1c4213a8dc4484ba58f49433806}{09449}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM13RST\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b75cafab3889092a34ddfb502c5d6a}{09450}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM13RST\_Msk          (0x1UL << RCC\_APB1RSTR\_TIM13RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59f66b35bdc0953428eb8c345397a7f}{09451}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM13RST              RCC\_APB1RSTR\_TIM13RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafced8b214c9803f4961f1f4f1324f28f}{09452}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM14RST\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1887a28578dd003746b62f95b48d06a}{09453}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM14RST\_Msk          (0x1UL << RCC\_APB1RSTR\_TIM14RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga773e6d5b419eb2d4b6291c862e04b002}{09454}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM14RST              RCC\_APB1RSTR\_TIM14RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1beacdfb28d05f8a6a5ee00eb981c09}{09455}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_LPTIM1RST\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07dd89df01db3ff353845cfa9cbc1f70}{09456}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_LPTIM1RST\_Msk         (0x1UL << RCC\_APB1RSTR\_LPTIM1RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b977a38a14a40073d7855a5439af69}{09457}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_LPTIM1RST             RCC\_APB1RSTR\_LPTIM1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d96e880c3040ba8dbe155a6129ca69}{09458}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST\_Pos           (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{09459}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST\_Msk           (0x1UL << RCC\_APB1RSTR\_WWDGRST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{09460}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST               RCC\_APB1RSTR\_WWDGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148b63aa15907eac1bd4894a7c157100}{09461}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST\_Pos           (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{09462}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_SPI2RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{09463}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST               RCC\_APB1RSTR\_SPI2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9458442b1f7afb7bb8c858eceb8a7e22}{09464}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST\_Pos           (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0566a08a6cbd33046ff893d7c3b7bf1}{09465}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_SPI3RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}{09466}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST               RCC\_APB1RSTR\_SPI3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ca9ee6dbf794ec18d25721123a1119}{09467}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST\_Pos         (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{09468}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST\_Msk         (0x1UL << RCC\_APB1RSTR\_USART2RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{09469}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST             RCC\_APB1RSTR\_USART2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d88961277f1aaaaa0088ee671319522}{09470}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART3RST\_Pos         (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{09471}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART3RST\_Msk         (0x1UL << RCC\_APB1RSTR\_USART3RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{09472}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART3RST             RCC\_APB1RSTR\_USART3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff8420398d7b2ac7a1845643b0e2010b}{09473}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART4RST\_Pos          (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c84c3ac04f075c4571c4518e9dc6f5d}{09474}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART4RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART4RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0802e99fa9eb9388393af3135ca2cb2b}{09475}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART4RST              RCC\_APB1RSTR\_UART4RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddedfda3a5db9ea42104b43d23a64495}{09476}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART5RST\_Pos          (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaecac95d9e201eb6a3ee127881381b}{09477}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART5RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART5RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e4d54359192c58725e5ece2b539f8ee}{09478}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART5RST              RCC\_APB1RSTR\_UART5RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f6df08a3eae853a3fc8b2d0fcc0882}{09479}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST\_Pos           (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{09480}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C1RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{09481}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST               RCC\_APB1RSTR\_I2C1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c1f07b2b2cc274c0b297d779b936f}{09482}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST\_Pos           (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{09483}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C2RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{09484}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST               RCC\_APB1RSTR\_I2C2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53079edbe7a089db7497d49b242b7e53}{09485}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST\_Pos           (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49214147f146965ef75c3bfa906cd3d9}{09486}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C3RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}{09487}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST               RCC\_APB1RSTR\_I2C3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac1f35767bba5fa2ab823d17dcf9b31}{09488}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN1RST\_Pos           (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91aa2d3e18674c6f02c7112da9a2e30c}{09489}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN1RST\_Msk           (0x1UL << RCC\_APB1RSTR\_CAN1RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242}{09490}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN1RST               RCC\_APB1RSTR\_CAN1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d1ad283fb0cc11c6394cc28e4da4d0}{09491}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST\_Pos            (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{09492}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST\_Msk            (0x1UL << RCC\_APB1RSTR\_PWRRST\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{09493}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST                RCC\_APB1RSTR\_PWRRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0612cbad1c01508c2c3acd8502a16f76}{09494}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_DACRST\_Pos            (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{09495}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_DACRST\_Msk            (0x1UL << RCC\_APB1RSTR\_DACRST\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}{09496}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_DACRST                RCC\_APB1RSTR\_DACRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44e240c444a2fe6778df4b1d2a956e2}{09497}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART7RST\_Pos          (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf9f34aed64c925c46cf460c7ee962d}{09498}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART7RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART7RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8082ea21d27919bf78784f4f5be8734}{09499}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART7RST              RCC\_APB1RSTR\_UART7RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e5cfc6eb9381a73a165c52f41e9d16}{09500}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART8RST\_Pos          (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d746088aa254f2f91a6e6854794d18}{09501}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART8RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART8RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6667dd4c4cd43641139966d6d455d71f}{09502}} \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART8RST              RCC\_APB1RSTR\_UART8RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09503}09503 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09504}09504 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3439757d01e0c351ad8bc0193e3d90e}{09505}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{09506}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM1RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{09507}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST               RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaab98fc817a93527229f575e6b642969}{09508}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Pos           (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{09509}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM8RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa129b34dbaf6c5301f751410ab4668ca}{09510}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST               RCC\_APB2RSTR\_TIM8RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07b0f4aae1366a80486993aa71c6237}{09511}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{09512}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Msk         (0x1UL << RCC\_APB2RSTR\_USART1RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{09513}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST             RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2e760b59afddec0efc53fd80e60bf}{09514}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{09515}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Msk         (0x1UL << RCC\_APB2RSTR\_USART6RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}{09516}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST             RCC\_APB2RSTR\_USART6RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a93835a6ec50e00ea25b74cc314babf}{09517}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDMMC2RST\_Pos         (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga876d29eb355ffccc47aa389594c6adef}{09518}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDMMC2RST\_Msk         (0x1UL << RCC\_APB2RSTR\_SDMMC2RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec575af158c0dd2d2dc4dc9e7b9f3b50}{09519}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDMMC2RST             RCC\_APB2RSTR\_SDMMC2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93c28e2b44e753d961ee83fb829ad0}{09520}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{09521}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST\_Msk            (0x1UL << RCC\_APB2RSTR\_ADCRST\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}{09522}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST                RCC\_APB2RSTR\_ADCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca40d3269573b9513227cac28c14af5}{09523}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDMMC1RST\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5edc70a0b5cf7020f8013eb04a781c}{09524}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDMMC1RST\_Msk         (0x1UL << RCC\_APB2RSTR\_SDMMC1RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0d2fa9b8f4d501d20db3f0cbc6a5a7}{09525}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDMMC1RST             RCC\_APB2RSTR\_SDMMC1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f284f64839f82231c3e375e01105946}{09526}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Pos           (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{09527}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI1RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{09528}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST               RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5175ca9d3c87261aff4040b6094d49a7}{09529}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Pos           (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba823e1afa67e1b5db5faa1094b200c}{09530}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI4RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6029eb5c0288f48ef8de5f88ca7c7e08}{09531}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST               RCC\_APB2RSTR\_SPI4RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613a32917030cbb38e7897bdec0cad47}{09532}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Pos         (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{09533}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Msk         (0x1UL << RCC\_APB2RSTR\_SYSCFGRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{09534}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST             RCC\_APB2RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed9b13161f4dbf0f960abe15c7f9f045}{09535}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71d516052c6afded3292ada76c392a2}{09536}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM9RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}{09537}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST               RCC\_APB2RSTR\_TIM9RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01379fcaf1119cd7a25cdf930fe10458}{09538}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST\_Pos          (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077ef7ed92b0241e49f2ecad1a8bd241}{09539}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST\_Msk          (0x1UL << RCC\_APB2RSTR\_TIM10RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42}{09540}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST              RCC\_APB2RSTR\_TIM10RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1b402b6082b891cf838cc69119b2a1}{09541}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST\_Pos          (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffe8d460fb9abc55ec65d00d39564b3}{09542}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST\_Msk          (0x1UL << RCC\_APB2RSTR\_TIM11RST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}{09543}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST              RCC\_APB2RSTR\_TIM11RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb0c84386772e6cbe70355f94a8372d}{09544}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeac507b2304aa377f4766233c73377b}{09545}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI5RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a739f8154dffb6b14aa3338de8d2cfe}{09546}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST               RCC\_APB2RSTR\_SPI5RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe5ae66390fc5750eaf609b24790ee9}{09547}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Pos           (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09c08b8ccdb047c6864b28af9869854}{09548}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SAI1RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d8a170e7d5198bcb82b35af0e38395}{09549}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST               RCC\_APB2RSTR\_SAI1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d3208857ad2e853bc177dfb537e515}{09550}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI2RST\_Pos           (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca24f222815a04c54aae355be3cc750}{09551}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI2RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SAI2RST\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ecf115a2f640fa631c550d529a7e524}{09552}} \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI2RST               RCC\_APB2RSTR\_SAI2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09553}09553 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09554}09554 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7}{09555}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1610c0bcc3f778000c9ffe4ceaaf7a8}{09556}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOAEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{09557}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN                RCC\_AHB1ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e283561bd4c7f47c8ba5a3affae294a}{09558}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f6e5e212dee1b54f1103aa6c5b63c8}{09559}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOBEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{09560}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN                RCC\_AHB1ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b008be82ceb7ff8fc8b5b89c42d5956}{09561}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN\_Pos            (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8d23a1214b25dca4d0838324371b}{09562}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOCEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{09563}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN                RCC\_AHB1ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c3badb1f83e08ab09719c58d70e1b4}{09564}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN\_Pos            (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da72a3a599290c99b251cf0e40d579a}{09565}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIODEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{09566}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN                RCC\_AHB1ENR\_GPIODEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2313a0beb0ceb64be0c3c2906c9d11c1}{09567}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574a0ff2d711679c81d62a365efe9b25}{09568}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOEEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{09569}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN                RCC\_AHB1ENR\_GPIOEEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086e36c7f473c1290b8b837dbb6cefbd}{09570}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOFEN\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40bd7a86de787e99ecf69881e8d8803}{09571}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOFEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOFEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}{09572}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOFEN                RCC\_AHB1ENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746fd16f381b86d549e73d73977b408d}{09573}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOGEN\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f85f90ddfceebacab190e14cf0de75}{09574}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOGEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOGEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}{09575}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOGEN                RCC\_AHB1ENR\_GPIOGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d856370c08a4704127d615939510e8}{09576}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee11e4e6ddeff9db3ddd22873d1ca8d5}{09577}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOHEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{09578}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN                RCC\_AHB1ENR\_GPIOHEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6afabe8b46415f972a1e54a605decf}{09579}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOIEN\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d542abb9e4477f575afe1066062ce34}{09580}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOIEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOIEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}{09581}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOIEN                RCC\_AHB1ENR\_GPIOIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0c26180146aedeec41861fd765a05c}{09582}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Pos              (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{09583}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Msk              (0x1UL << RCC\_AHB1ENR\_CRCEN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}{09584}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN                  RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6732dcee9b2bf278527a55f9c14d703c}{09585}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_BKPSRAMEN\_Pos          (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67735d069e447a3cbd8b1cf0ac1e69ca}{09586}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_BKPSRAMEN\_Msk          (0x1UL << RCC\_AHB1ENR\_BKPSRAMEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{09587}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_BKPSRAMEN              RCC\_AHB1ENR\_BKPSRAMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c662be1e59bbd227b17fde1283415e}{09588}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DTCMRAMEN\_Pos          (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afff7be3dd404236279e9523a2ad15f}{09589}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DTCMRAMEN\_Msk          (0x1UL << RCC\_AHB1ENR\_DTCMRAMEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a2468b3403338891a8ae47be43a98}{09590}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DTCMRAMEN              RCC\_AHB1ENR\_DTCMRAMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114d8249d989c5ab3feac252e30509e}{09591}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Pos             (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{09592}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Msk             (0x1UL << RCC\_AHB1ENR\_DMA1EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{09593}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN                 RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf754f312ede73c0d5d35e1a08b614f94}{09594}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Pos             (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{09595}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Msk             (0x1UL << RCC\_AHB1ENR\_DMA2EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{09596}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN                 RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0aa66629d449a07dea64c30ca67c5e}{09597}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSEN\_Pos            (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e119c40f74b0caf89d18b8e784d7cd}{09598}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSEN\_Msk            (0x1UL << RCC\_AHB1ENR\_OTGHSEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}{09599}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSEN                RCC\_AHB1ENR\_OTGHSEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073b5e5498b3a169555570dc126d11fb}{09600}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSULPIEN\_Pos        (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162543647ebac3ea7cf992bf229acb56}{09601}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSULPIEN\_Msk        (0x1UL << RCC\_AHB1ENR\_OTGHSULPIEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}{09602}} \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSULPIEN            RCC\_AHB1ENR\_OTGHSULPIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09603}09603 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09604}09604 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf92e60b54c63999846b0e8392131a6c}{09605}} \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{09606}} \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Msk              (0x1UL << RCC\_AHB2ENR\_RNGEN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{09607}} \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN                  RCC\_AHB2ENR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a6b042ea1a1362cba76f697a2b941c}{09608}} \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c92c5e4271a2a493a92fb41fbc7e3fd}{09609}} \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN\_Msk            (0x1UL << RCC\_AHB2ENR\_OTGFSEN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{09610}} \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN                RCC\_AHB2ENR\_OTGFSEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09611}09611 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09612}09612 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad75fec321f30ee3915b93e439f47db70}{09613}} \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092fdcfd514ac903cd960c11ee20c2a9}{09614}} \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Msk              (0x1UL << RCC\_AHB3ENR\_FMCEN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{09615}} \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN                  RCC\_AHB3ENR\_FMCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871c3ff33c1129af2208dd1280ad9192}{09616}} \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_QSPIEN\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4526ab85b9c1248db40b197e5e25c8ca}{09617}} \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_QSPIEN\_Msk             (0x1UL << RCC\_AHB3ENR\_QSPIEN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f25e0d1a24e53f53405dd9b67b84c7}{09618}} \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_QSPIEN                 RCC\_AHB3ENR\_QSPIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09619}09619 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09620}09620 \textcolor{comment}{/********************  Bit definition for RCC\_APB1ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c1e030bdf85faeae65b74850497e29}{09621}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{09622}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM2EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{09623}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN                 RCC\_APB1ENR\_TIM2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512bf591e0527e83b8ae823c42da2f1e}{09624}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{09625}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM3EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{09626}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN                 RCC\_APB1ENR\_TIM3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ced9621c44cd74f36cbfdec22582e}{09627}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{09628}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM4EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{09629}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN                 RCC\_APB1ENR\_TIM4EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9022ea1b9729864c70216a4f04326f22}{09630}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN\_Pos             (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{09631}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM5EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{09632}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN                 RCC\_APB1ENR\_TIM5EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48475ae28539f1a2ce3852fbd7c1e71}{09633}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM6EN\_Pos             (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{09634}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM6EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM6EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{09635}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM6EN                 RCC\_APB1ENR\_TIM6EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3d0403cb8a2a9daa5f789e3547d27d}{09636}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM7EN\_Pos             (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3160c7aa3480db783e4cc7f50ed721}{09637}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM7EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM7EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{09638}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM7EN                 RCC\_APB1ENR\_TIM7EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec84991ddba58f7037cd8113725a26f7}{09639}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM12EN\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca933b42794cadbf3580851e625779e}{09640}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM12EN\_Msk            (0x1UL << RCC\_APB1ENR\_TIM12EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}{09641}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM12EN                RCC\_APB1ENR\_TIM12EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3865266fac7bea00e89cd1c19eb3b39f}{09642}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM13EN\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6f74911cd1852c3a58e969e48013d8}{09643}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM13EN\_Msk            (0x1UL << RCC\_APB1ENR\_TIM13EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}{09644}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM13EN                RCC\_APB1ENR\_TIM13EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3341bca36df7d92a24e7e1355265421c}{09645}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM14EN\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb332ea40285657d968307a8cef8951}{09646}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM14EN\_Msk            (0x1UL << RCC\_APB1ENR\_TIM14EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{09647}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM14EN                RCC\_APB1ENR\_TIM14EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e021d6bb1829a8fdd66d20ddcbe26c}{09648}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_LPTIM1EN\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b2504f9c373fc76eec4addce38ed0a}{09649}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_LPTIM1EN\_Msk           (0x1UL << RCC\_APB1ENR\_LPTIM1EN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{09650}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_LPTIM1EN               RCC\_APB1ENR\_LPTIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75eee4d508fc01be281dcebbb0c25204}{09651}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_RTCEN\_Pos              (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b51c22fecb1d0a40dea335ce556d1d}{09652}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_RTCEN\_Msk              (0x1UL << RCC\_APB1ENR\_RTCEN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef2c573af07c2fe1bad4c3a1182d581}{09653}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_RTCEN                  RCC\_APB1ENR\_RTCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fd18a8801d86093018dfe2ea3b2b4a}{09654}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN\_Pos             (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{09655}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN\_Msk             (0x1UL << RCC\_APB1ENR\_WWDGEN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{09656}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN                 RCC\_APB1ENR\_WWDGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7eb0710266a43edcd813440b159f8e}{09657}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN\_Pos             (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{09658}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN\_Msk             (0x1UL << RCC\_APB1ENR\_SPI2EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{09659}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN                 RCC\_APB1ENR\_SPI2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59915518ddf7e60fc5da8072b3ce6dd9}{09660}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN\_Pos             (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3852cf58a863e5b0133d5bc84bcede3f}{09661}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN\_Msk             (0x1UL << RCC\_APB1ENR\_SPI3EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{09662}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN                 RCC\_APB1ENR\_SPI3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a410d2ae7f9133227d2a35cde9188d6}{09663}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN\_Pos           (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{09664}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN\_Msk           (0x1UL << RCC\_APB1ENR\_USART2EN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{09665}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN               RCC\_APB1ENR\_USART2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bfba28e5987744972af99c83dfd0a68}{09666}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART3EN\_Pos           (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{09667}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART3EN\_Msk           (0x1UL << RCC\_APB1ENR\_USART3EN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{09668}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART3EN               RCC\_APB1ENR\_USART3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad62b6567db40949d10c876718780f6}{09669}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART4EN\_Pos            (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f02158e2eaba91c9cbc6e499aa4471}{09670}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART4EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART4EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{09671}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART4EN                RCC\_APB1ENR\_UART4EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f56067e63f26f0ecb64bdf36be19df}{09672}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART5EN\_Pos            (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01815c1b0ced6d002d1b7590e9b8b15}{09673}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART5EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART5EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{09674}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART5EN                RCC\_APB1ENR\_UART5EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1cab341f8320372dfd95bce3d2d918}{09675}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN\_Pos             (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{09676}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C1EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{09677}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN                 RCC\_APB1ENR\_I2C1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ad0c869b4e644dacba6b170797fcf6}{09678}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN\_Pos             (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{09679}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C2EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{09680}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN                 RCC\_APB1ENR\_I2C2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007431fc8e6cbe66fff71273e9245ad3}{09681}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN\_Pos             (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3287ea960eceb4499698cfc8e4ffbf36}{09682}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C3EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{09683}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN                 RCC\_APB1ENR\_I2C3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a9a8c0f5081081046044070e17d93b}{09684}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN1EN\_Pos             (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf13f0648b09c215dfd69d3ef933b5}{09685}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN1EN\_Msk             (0x1UL << RCC\_APB1ENR\_CAN1EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{09686}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN1EN                 RCC\_APB1ENR\_CAN1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d869630ea19b70ec5c740cc6b37f49c}{09687}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN\_Pos              (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{09688}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN\_Msk              (0x1UL << RCC\_APB1ENR\_PWREN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{09689}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN                  RCC\_APB1ENR\_PWREN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7982505dca41bc51c29dcdcc03eb789}{09690}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_DACEN\_Pos              (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{09691}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_DACEN\_Msk              (0x1UL << RCC\_APB1ENR\_DACEN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{09692}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_DACEN                  RCC\_APB1ENR\_DACEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814be1a2eaf847a70afcc4e995e8bbb3}{09693}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART7EN\_Pos            (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70549c777a1fe4df48afd20ff26cb637}{09694}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART7EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART7EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7a022fda0cc030a4450f16243711eb}{09695}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART7EN                RCC\_APB1ENR\_UART7EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b1db80e9d361f948c4cbb4acd0eb4b}{09696}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART8EN\_Pos            (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8b5e4edbb977b6c701e25469d81fd2}{09697}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART8EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART8EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2f21176461a0d7c96fc6d80bee4b02}{09698}} \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART8EN                RCC\_APB1ENR\_UART8EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09699}09699 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09700}09700 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b330cc86756aa87e3f7466e82eaf64b}{09701}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{09702}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM1EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{09703}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN                 RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddecaa60d969169a1ba2944371b2414}{09704}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{09705}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM8EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{09706}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN                 RCC\_APB2ENR\_TIM8EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{09707}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{09708}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Msk           (0x1UL << RCC\_APB2ENR\_USART1EN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{09709}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN               RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e600f524eab6bd8a909babd0dde5466}{09710}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{09711}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Msk           (0x1UL << RCC\_APB2ENR\_USART6EN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{09712}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN               RCC\_APB2ENR\_USART6EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ef6f10999fee5f62954bbfa616c950}{09713}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDMMC2EN\_Pos           (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fb360813e614d94e2ad639dd7f70cd}{09714}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDMMC2EN\_Msk           (0x1UL << RCC\_APB2ENR\_SDMMC2EN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958947be6534f5e8e3eb904b33188f6}{09715}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDMMC2EN               RCC\_APB2ENR\_SDMMC2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad54999d05c830541de19027fb92c97}{09716}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{09717}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN\_Msk             (0x1UL << RCC\_APB2ENR\_ADC1EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{09718}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN                 RCC\_APB2ENR\_ADC1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0ab86ac5dc8b87216901e91c950cc0}{09719}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC2EN\_Pos             (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e486391860d774ac8613c6848b62de}{09720}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC2EN\_Msk             (0x1UL << RCC\_APB2ENR\_ADC2EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{09721}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC2EN                 RCC\_APB2ENR\_ADC2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fff458c028a5b1d43cd3a5e299121}{09722}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC3EN\_Pos             (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3126f80244d91d2d13c1a40e5f64df0}{09723}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC3EN\_Msk             (0x1UL << RCC\_APB2ENR\_ADC3EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}{09724}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC3EN                 RCC\_APB2ENR\_ADC3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab642a9160a0a432c8eb346997f43bf4e}{09725}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDMMC1EN\_Pos           (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2626485fb8cc6836d78ca2d260b004ac}{09726}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDMMC1EN\_Msk           (0x1UL << RCC\_APB2ENR\_SDMMC1EN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5931f3fbc74823e1071fb07ef1ae6}{09727}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDMMC1EN               RCC\_APB2ENR\_SDMMC1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{09728}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Pos             (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{09729}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI1EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{09730}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN                 RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e46453b402060e3c92a808a05dad6c}{09731}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Pos             (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416e2104fa8eb2d2cb4500e529557a79}{09732}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI4EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{09733}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN                 RCC\_APB2ENR\_SPI4EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e61727e044998a6ebee3dcf48614554}{09734}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Pos           (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{09735}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Msk           (0x1UL << RCC\_APB2ENR\_SYSCFGEN\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{09736}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN               RCC\_APB2ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1023b40804156535a7fd0b0fd17da26}{09737}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN\_Pos             (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7973b960b45268bd0160c1f5f21acf2}{09738}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM9EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{09739}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN                 RCC\_APB2ENR\_TIM9EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595f4318939fac8cef4cfb6a886a0811}{09740}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN\_Pos            (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539dc20498c8b8abdf208bd2b98a46c6}{09741}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN\_Msk            (0x1UL << RCC\_APB2ENR\_TIM10EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{09742}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN                RCC\_APB2ENR\_TIM10EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4175c4afc573a7bdd6fa19faaaf9f735}{09743}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN\_Pos            (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5273bcf1abc8db0bf1617c747bab5ec}{09744}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN\_Msk            (0x1UL << RCC\_APB2ENR\_TIM11EN\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{09745}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN                RCC\_APB2ENR\_TIM11EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866110f063c12154d4da0f2658934253}{09746}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Pos             (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d5a698eff0fcfb8c79d8c013393396}{09747}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI5EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{09748}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN                 RCC\_APB2ENR\_SPI5EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502a0aa1089293a66642df19402f90f5}{09749}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Pos             (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e14d9a33829f5038150d52a8654515}{09750}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Msk             (0x1UL << RCC\_APB2ENR\_SAI1EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{09751}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN                 RCC\_APB2ENR\_SAI1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9195f22cab0c70e7cf3c910e5088fc30}{09752}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI2EN\_Pos             (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e215543b29de828cef45d4a280dc17}{09753}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI2EN\_Msk             (0x1UL << RCC\_APB2ENR\_SAI2EN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7796959448ad30aa9f02a49a24a20c59}{09754}} \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI2EN                 RCC\_APB2ENR\_SAI2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09755}09755 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09756}09756 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacded6b0f52a7b9ef3bde81ce8d4cd657}{09757}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01076ddb6708e4c0ff9d6c4f22fa809}{09758}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOALPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{09759}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN            RCC\_AHB1LPENR\_GPIOALPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1408e65a8ca8d481d713a171adb4a8b9}{09760}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad765dcf02bb5f215ff3a77a63c16f746}{09761}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOBLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{09762}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN            RCC\_AHB1LPENR\_GPIOBLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cd4b8a99bb64ebbcac917ea64ccacc}{09763}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN\_Pos        (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ff370d6adef4823a87bd98c5767a42}{09764}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOCLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{09765}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN            RCC\_AHB1LPENR\_GPIOCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceb2e30709973666017a04023286fb71}{09766}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81052c9334056e60b2b47e12d8ccef}{09767}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIODLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{09768}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN            RCC\_AHB1LPENR\_GPIODLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76748b3f35e4bc4481110d4be1ebdef9}{09769}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379b06aa2db224e0e6e2812e33e5bc88}{09770}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOELPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{09771}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN            RCC\_AHB1LPENR\_GPIOELPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc53d83d3aec2d5c5fb2ae6a97b268}{09772}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOFLPEN\_Pos        (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1d321cff7127cb7bee72a680b40bcaf}{09773}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOFLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOFLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{09774}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOFLPEN            RCC\_AHB1LPENR\_GPIOFLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2050b38f2df4a69119c402d384e5b862}{09775}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOGLPEN\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cbc273b51b62d59dbe58f68a330231}{09776}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOGLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOGLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{09777}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOGLPEN            RCC\_AHB1LPENR\_GPIOGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e54771be85afdd10ad93c3acdef080}{09778}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420182a12449790d9316927e05bab4b}{09779}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOHLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{09780}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN            RCC\_AHB1LPENR\_GPIOHLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6334fbcfede5da166dab8b2e15d69d9}{09781}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOILPEN\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285f894641272c773dac56c0eb5d14cc}{09782}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOILPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOILPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{09783}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOILPEN            RCC\_AHB1LPENR\_GPIOILPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb1b796b4ad84e3dd60b14b958d6f98}{09784}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b177e8246a207541fbce277d4f48ab}{09785}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN\_Msk          (0x1UL << RCC\_AHB1LPENR\_CRCLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}{09786}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN              RCC\_AHB1LPENR\_CRCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7bf03ba0cdf9e7081eeb3ec6458ec0}{09787}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_AXILPEN\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1943a329f03d7088a1190bc6b01b704}{09788}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_AXILPEN\_Msk          (0x1UL << RCC\_AHB1LPENR\_AXILPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{09789}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_AXILPEN              RCC\_AHB1LPENR\_AXILPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b410fb7c23f0ee3f8d100c5a409078}{09790}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN\_Pos        (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7485a44d40e2da16270de53aa8171}{09791}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_FLITFLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{09792}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN            RCC\_AHB1LPENR\_FLITFLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1719fa2c00b2554e679b7bd52e648b3}{09793}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3165c825e9a88a606803cd08a85d9dd9}{09794}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_SRAM1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{09795}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN            RCC\_AHB1LPENR\_SRAM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6f62bdc1eeab17de120a32d3ef25e}{09796}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM2LPEN\_Pos        (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ed7528aecee29c5498e649bb9851eb}{09797}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM2LPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_SRAM2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{09798}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM2LPEN            RCC\_AHB1LPENR\_SRAM2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3100beebfa0db32c2c193e8fbad16cec}{09799}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_BKPSRAMLPEN\_Pos      (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192203e1375323694da43336c59f036e}{09800}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_BKPSRAMLPEN\_Msk      (0x1UL << RCC\_AHB1LPENR\_BKPSRAMLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{09801}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_BKPSRAMLPEN          RCC\_AHB1LPENR\_BKPSRAMLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94a5069796813cd81727846fbdd3bfc}{09802}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DTCMLPEN\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe97a5f5361689693d8bd630407ed06}{09803}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DTCMLPEN\_Msk         (0x1UL << RCC\_AHB1LPENR\_DTCMLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{09804}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DTCMLPEN             RCC\_AHB1LPENR\_DTCMLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014095a10051377b3cbdd6e5392d4625}{09805}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{09806}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Msk         (0x1UL << RCC\_AHB1LPENR\_DMA1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{09807}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN             RCC\_AHB1LPENR\_DMA1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8cac0542554d72d2b230feed936194}{09808}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{09809}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Msk         (0x1UL << RCC\_AHB1LPENR\_DMA2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{09810}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN             RCC\_AHB1LPENR\_DMA2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f86b4c6131db2afce3db43a4b5242c9}{09811}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSLPEN\_Pos        (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf645b65fa1f722e0909ea5768f5e39d1}{09812}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_OTGHSLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{09813}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSLPEN            RCC\_AHB1LPENR\_OTGHSLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7f913b7278276c84700eba1ab154d16}{09814}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSULPILPEN\_Pos    (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9468c1e5269479e8009174e2dbdfd871}{09815}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSULPILPEN\_Msk    (0x1UL << RCC\_AHB1LPENR\_OTGHSULPILPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{09816}} \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSULPILPEN        RCC\_AHB1LPENR\_OTGHSULPILPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09817}09817 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09818}09818 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53ba64643a3daa4220a3515ae089822}{09819}} \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082f00df13212bc37c2528b69330a304}{09820}} \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN\_Msk          (0x1UL << RCC\_AHB2LPENR\_RNGLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{09821}} \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN              RCC\_AHB2LPENR\_RNGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3383a619f30eef365e0f6031aaf2423}{09822}} \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235d86e1b22afa92651c1cb0c31660cd}{09823}} \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN\_Msk        (0x1UL << RCC\_AHB2LPENR\_OTGFSLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{09824}} \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN            RCC\_AHB2LPENR\_OTGFSLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09825}09825 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09826}09826 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d447ee67f1dd8b71e151addd3e247}{09827}} \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ee0b683f83f004f62e4993793428e}{09828}} \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN\_Msk          (0x1UL << RCC\_AHB3LPENR\_FMCLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{09829}} \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN              RCC\_AHB3LPENR\_FMCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8b421b0bb0dd6cc20dec4872f5833}{09830}} \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_QSPILPEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fe8ef150708f2cbfee56a56816f9e0}{09831}} \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_QSPILPEN\_Msk         (0x1UL << RCC\_AHB3LPENR\_QSPILPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{09832}} \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_QSPILPEN             RCC\_AHB3LPENR\_QSPILPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09833}09833 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d7d011a4a85de1091644162d0fea68}{09834}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef88837af2b396c012ec1225a4d8a65}{09835}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{09836}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN             RCC\_APB1LPENR\_TIM2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f72d8c0899d67b6a428e4ed6167630}{09837}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0231e0f1fbb26813e6a67b4e17d2578}{09838}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM3LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{09839}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN             RCC\_APB1LPENR\_TIM3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaff851f048550c86bb301ed2e1dac9d}{09840}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a807ed1ed77d84c24ad990e689b1600}{09841}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM4LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{09842}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN             RCC\_APB1LPENR\_TIM4LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93219e40400c9b6541b633c0412ac43c}{09843}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN\_Pos         (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c7205ba8d0f5e12584ccf932efbc74}{09844}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM5LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{09845}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN             RCC\_APB1LPENR\_TIM5LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3ba67d01b7993c45c0888a25ba77c}{09846}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM6LPEN\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6b200cfb1a2c2d2dd473b4d19213b7}{09847}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM6LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM6LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{09848}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM6LPEN             RCC\_APB1LPENR\_TIM6LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32da6d7364c7a5e303c22098fd748078}{09849}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM7LPEN\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9c974f3ef148d502bb9898a230dd71}{09850}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM7LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM7LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{09851}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM7LPEN             RCC\_APB1LPENR\_TIM7LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5108a41416096f47d46c7fd69e810e50}{09852}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM12LPEN\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9cf962cc29a62ff4cc27ac9984f1d1}{09853}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM12LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_TIM12LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{09854}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM12LPEN            RCC\_APB1LPENR\_TIM12LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d2664523f65db375f5883e6fba692c}{09855}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM13LPEN\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df15d5e47024a72fe127a81d8a2e3cf}{09856}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM13LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_TIM13LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{09857}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM13LPEN            RCC\_APB1LPENR\_TIM13LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a961758cd246c0ef98ffbb703feef88}{09858}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM14LPEN\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e28132e6a8eb793e4e21b4334c56ee7}{09859}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM14LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_TIM14LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{09860}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM14LPEN            RCC\_APB1LPENR\_TIM14LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07afceb4035bc2df0a275f418de2c7f3}{09861}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_LPTIM1LPEN\_Pos       (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320c41cb3ec7e839f0268efd0ebf60d6}{09862}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_LPTIM1LPEN\_Msk       (0x1UL << RCC\_APB1LPENR\_LPTIM1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{09863}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_LPTIM1LPEN           RCC\_APB1LPENR\_LPTIM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464fa5bfbb7178499c7815981c8a44e6}{09864}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_RTCLPEN\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee40e62246a02a12cc5a6b749fcf30b}{09865}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_RTCLPEN\_Msk          (0x1UL << RCC\_APB1LPENR\_RTCLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd9e8da0ca67cb05e903098d4cf1f9d}{09866}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_RTCLPEN              RCC\_APB1LPENR\_RTCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ef3e58ec8ebab942b958e1efc365a2}{09867}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3760635c135839bffebcdce62aa90}{09868}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_WWDGLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{09869}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN             RCC\_APB1LPENR\_WWDGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7bc3dcdc95f9245977cc4de874bb1f}{09870}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN\_Pos         (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9dd21c62e16d73115a855bffc5a98a}{09871}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_SPI2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{09872}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN             RCC\_APB1LPENR\_SPI2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82b15d2ca1965ca72eb372345bb4dc1}{09873}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN\_Pos         (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a00b05657ebd904eb04349ce6625799}{09874}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_SPI3LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{09875}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN             RCC\_APB1LPENR\_SPI3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36666e20226da8c9ddb2cbeb2aef1330}{09876}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN\_Pos       (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffb3fa84a480055b7b9547cc09ed8cb}{09877}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN\_Msk       (0x1UL << RCC\_APB1LPENR\_USART2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{09878}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN           RCC\_APB1LPENR\_USART2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215925022960bd4c07052109c70bc999}{09879}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART3LPEN\_Pos       (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeccde78822839765663f2482e0fd3f2}{09880}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART3LPEN\_Msk       (0x1UL << RCC\_APB1LPENR\_USART3LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{09881}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART3LPEN           RCC\_APB1LPENR\_USART3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a9e913d67a5976a41240ccacbe6e14}{09882}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART4LPEN\_Pos        (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff134f37108abd0d043c9f62eb250bbc}{09883}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART4LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART4LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{09884}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART4LPEN            RCC\_APB1LPENR\_UART4LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9f855673b672b235461f4cc6480beb}{09885}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART5LPEN\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22aca4251bd69be2f39c31e27344975}{09886}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART5LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART5LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{09887}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART5LPEN            RCC\_APB1LPENR\_UART5LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a099cd3cde1ab16cb0a8805d15df425}{09888}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afe0c2a2e36921403357bb10f168790}{09889}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{09890}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN             RCC\_APB1LPENR\_I2C1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede8bc79a31bfe414f4c9bb6829b5804}{09891}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e2c1200c865395531d57931327097d}{09892}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{09893}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN             RCC\_APB1LPENR\_I2C2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb6740257f6c8f1a40b9ce6e5bf498}{09894}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN\_Pos         (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336e724329c3f2adaba3ed13af63de09}{09895}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C3LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{09896}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN             RCC\_APB1LPENR\_I2C3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f780db5faed548d72f11abf461502e6}{09897}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN1LPEN\_Pos         (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b99fe06fe55b8c9df8e192df0caf4fa}{09898}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN1LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_CAN1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{09899}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN1LPEN             RCC\_APB1LPENR\_CAN1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd356139c695e461be99af8aafa297}{09900}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN\_Pos          (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653ef9d97213f971b3ace653a8f7f4f0}{09901}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN\_Msk          (0x1UL << RCC\_APB1LPENR\_PWRLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{09902}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN              RCC\_APB1LPENR\_PWRLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83f868ee37a8885c4ff2e293e4df4f6}{09903}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_DACLPEN\_Pos          (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfaa2f91227a9bdb7c6dcabddb75c7}{09904}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_DACLPEN\_Msk          (0x1UL << RCC\_APB1LPENR\_DACLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{09905}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_DACLPEN              RCC\_APB1LPENR\_DACLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d352d72c897fd2c9befe7616967ef85}{09906}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART7LPEN\_Pos        (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89fddd709c2ccc2a46d010d291ad47b}{09907}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART7LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART7LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{09908}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART7LPEN            RCC\_APB1LPENR\_UART7LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02794488aeb90ce44cb621559127d6bf}{09909}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART8LPEN\_Pos        (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc38b83cbaf5891d60cfa9304c10eb3}{09910}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART8LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART8LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{09911}} \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART8LPEN            RCC\_APB1LPENR\_UART8LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09912}09912 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09913}09913 \textcolor{comment}{/********************  Bit definition for RCC\_APB2LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac0ea3808afc94624b680e8b3749a66}{09914}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{09915}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{09916}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN             RCC\_APB2LPENR\_TIM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04afe23491647fcdf2a0cfeadce36cf0}{09917}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193680b82d9cdcefad8ff2ac9e7ed2da}{09918}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM8LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{09919}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN             RCC\_APB2LPENR\_TIM8LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcb3fc3f4b2e68f667724cdd2e04ce8}{09920}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{09921}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_USART1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{09922}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN           RCC\_APB2LPENR\_USART1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70231e7e2fbbac64535106f4aa48e3f}{09923}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Pos       (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{09924}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_USART6LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{09925}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN           RCC\_APB2LPENR\_USART6LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb07fd8034723647af2d6d77e75c02}{09926}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDMMC2LPEN\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa00787ea8b205ef7c03d662969c50a}{09927}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDMMC2LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_SDMMC2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cfc21f77bd57555ec8cec13582946b}{09928}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDMMC2LPEN           RCC\_APB2LPENR\_SDMMC2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30aac03ac0c319cc528d35e7f459997}{09929}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ac44e1a83643de5be822458c9f42b}{09930}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_ADC1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{09931}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN             RCC\_APB2LPENR\_ADC1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20aaf3952e7679b2535befd5db14781b}{09932}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC2LPEN\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6de7661abce7e5d9b3d9d47938095b0}{09933}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC2LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_ADC2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{09934}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC2LPEN             RCC\_APB2LPENR\_ADC2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287cf6c970a88095bdabcb50dbebd196}{09935}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC3LPEN\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f89563dfe984830b279fe3d358ca27}{09936}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC3LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_ADC3LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{09937}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC3LPEN             RCC\_APB2LPENR\_ADC3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6a9905a980994d5e85054a10899255}{09938}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDMMC1LPEN\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9f5b4635adbd2bed8853f5c6a201d0}{09939}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDMMC1LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_SDMMC1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{09940}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDMMC1LPEN           RCC\_APB2LPENR\_SDMMC1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddb35d5536b1e28be09ba48b0726721}{09941}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{09942}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{09943}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN             RCC\_APB2LPENR\_SPI1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558bdc4fc142a7812608a889590780c2}{09944}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Pos         (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabead3d10b439f6dfcaaec5f78cafd833}{09945}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI4LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{09946}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN             RCC\_APB2LPENR\_SPI4LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb28885c56bf8b04da2633393c5b47}{09947}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN\_Pos       (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d070a25b830752decd55b74a452cda}{09948}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_SYSCFGLPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{09949}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN           RCC\_APB2LPENR\_SYSCFGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae087736e445764bceba754d1d424f8d1}{09950}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d30a083acde66ba393ef2e7e2d3424}{09951}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM9LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{09952}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN             RCC\_APB2LPENR\_TIM9LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74626f4a9c7d80ee37c80c18b76c9af}{09953}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN\_Pos        (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e04154247e0db474da2cc8eccac1f2}{09954}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN\_Msk        (0x1UL << RCC\_APB2LPENR\_TIM10LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{09955}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN            RCC\_APB2LPENR\_TIM10LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc3b8ef34620fa6f4e82cbbf527fc27}{09956}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN\_Pos        (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cabf028115d0694b1bba23610d23da8}{09957}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN\_Msk        (0x1UL << RCC\_APB2LPENR\_TIM11LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{09958}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN            RCC\_APB2LPENR\_TIM11LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0bcc8f1adce7ba1d036f1e80833022}{09959}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0135552913f555553edd5edd303b01c4}{09960}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI5LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{09961}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN             RCC\_APB2LPENR\_SPI5LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca4a2205208eb54fec1cd5667d47e5a}{09962}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbb9699e57539bb9439cff657284df9}{09963}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SAI1LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{09964}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN             RCC\_APB2LPENR\_SAI1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b4ac1408a6991d23a544a46b61de13c}{09965}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI2LPEN\_Pos         (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b7e72153ee0153f78f6e5b5f192317}{09966}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI2LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SAI2LPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{09967}} \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI2LPEN             RCC\_APB2LPENR\_SAI2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09968}09968 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09969}09969 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016de845d59f61611054d27511a3fa68}{09970}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{09971}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Msk                 (0x1UL << RCC\_BDCR\_LSEON\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{09972}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON                     RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{09973}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Pos                (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{09974}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Msk                (0x1UL << RCC\_BDCR\_LSERDY\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{09975}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY                    RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8900b556c097b54266370f197517c2b4}{09976}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Pos                (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{09977}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Msk                (0x1UL << RCC\_BDCR\_LSEBYP\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{09978}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP                    RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{09979}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Pos                (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{09980}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Msk                (0x3UL << RCC\_BDCR\_LSEDRV\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{09981}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV                    RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{09982}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_0                  (0x1UL << RCC\_BDCR\_LSEDRV\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{09983}} \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_1                  (0x2UL << RCC\_BDCR\_LSEDRV\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{09984}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Pos                (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{09985}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Msk                (0x3UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{09986}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL                    RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{09987}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_0                  (0x1UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{09988}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_1                  (0x2UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{09989}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Pos                 (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{09990}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Msk                 (0x1UL << RCC\_BDCR\_RTCEN\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{09991}} \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN                     RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{09992}} \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Pos                 (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{09993}} \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Msk                 (0x1UL << RCC\_BDCR\_BDRST\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{09994}} \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST                     RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09995}09995 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09996}09996 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc156654e34b1b6206760ba8d864c6c8}{09997}} \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{09998}} \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Msk                  (0x1UL << RCC\_CSR\_LSION\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l09999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{09999}} \textcolor{preprocessor}{\#define RCC\_CSR\_LSION                      RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{10000}} \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Pos                 (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{10001}} \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Msk                 (0x1UL << RCC\_CSR\_LSIRDY\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{10002}} \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY                     RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ee308ed96cdb97bc991b34aa95be4}{10003}} \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Pos                   (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{10004}} \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Msk                   (0x1UL << RCC\_CSR\_RMVF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{10005}} \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF                       RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c08aed9f0628271098706c4b46be813}{10006}} \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Pos                (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{10007}} \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Msk                (0x1UL << RCC\_CSR\_BORRSTF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{10008}} \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF                    RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{10009}} \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Pos                (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{10010}} \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Msk                (0x1UL << RCC\_CSR\_PINRSTF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{10011}} \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF                    RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d531dd5cf68eb67b1bce22ceddaac4}{10012}} \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF\_Pos                (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{10013}} \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF\_Msk                (0x1UL << RCC\_CSR\_PORRSTF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{10014}} \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF                    RCC\_CSR\_PORRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{10015}} \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Pos                (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{10016}} \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Msk                (0x1UL << RCC\_CSR\_SFTRSTF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{10017}} \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF                    RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{10018}} \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Pos               (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{10019}} \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Msk               (0x1UL << RCC\_CSR\_IWDGRSTF\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{10020}} \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF                   RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{10021}} \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Pos               (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{10022}} \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Msk               (0x1UL << RCC\_CSR\_WWDGRSTF\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{10023}} \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF                   RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{10024}} \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Pos               (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{10025}} \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Msk               (0x1UL << RCC\_CSR\_LPWRRSTF\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{10026}} \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF                   RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10027}10027 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10028}10028 \textcolor{comment}{/********************  Bit definition for RCC\_SSCGR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dd9dc93a74d66a6cb8241d11fb2bf5}{10029}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4446b54ba7ada897a42e3311b946182}{10030}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER\_Msk               (0x1FFFUL << RCC\_SSCGR\_MODPER\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{10031}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER                   RCC\_SSCGR\_MODPER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dee22588439c5aa7bc9ee69cb89cce9}{10032}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP\_Pos              (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea77ceb4a2430c2d297ac24a7ad9303d}{10033}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP\_Msk              (0x7FFFUL << RCC\_SSCGR\_INCSTEP\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{10034}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP                  RCC\_SSCGR\_INCSTEP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f92667802ad9c8dc1549d65666a03f}{10035}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL\_Pos            (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8dce731d21ecb6c8bcb873023b979b}{10036}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL\_Msk            (0x1UL << RCC\_SSCGR\_SPREADSEL\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{10037}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL                RCC\_SSCGR\_SPREADSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934eed92c2081acbeee062e1932943d}{10038}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN\_Pos               (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77656e179e5741014ea95703f65a4f99}{10039}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN\_Msk               (0x1UL << RCC\_SSCGR\_SSCGEN\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{10040}} \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN                   RCC\_SSCGR\_SSCGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10041}10041 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10042}10042 \textcolor{comment}{/********************  Bit definition for RCC\_PLLI2SCFGR register  ************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{10043}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8781000aaf194d241cee23a637e95e}{10044}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_Msk         (0x1FFUL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{10045}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN             RCC\_PLLI2SCFGR\_PLLI2SN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d}{10046}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_0           (0x001UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00}{10047}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_1           (0x002UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49}{10048}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_2           (0x004UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af}{10049}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_3           (0x008UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743}{10050}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_4           (0x010UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8}{10051}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_5           (0x020UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{10052}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_6           (0x040UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{10053}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_7           (0x080UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a}{10054}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_8           (0x100UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{10055}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac90f01a310bb082d03116716ba3ca2a}{10056}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_Msk         (0xFUL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{10057}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ             RCC\_PLLI2SCFGR\_PLLI2SQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00e8e8971e8964f0de6326323501b43}{10058}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_0           (0x1UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f7d35f943eefa64c93aaea53c129ca}{10059}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_1           (0x2UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a682cfa9545f071364f21be0b58f87}{10060}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_2           (0x4UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9296ea9a977caf0d794104a7e79dc376}{10061}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_3           (0x8UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{10062}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_Pos         (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ab724070f564a647a4a1ef4e46183e}{10063}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_Msk         (0x7UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{10064}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR             RCC\_PLLI2SCFGR\_PLLI2SR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12}{10065}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_0           (0x1UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{10066}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_1           (0x2UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846}{10067}} \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_2           (0x4UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10069}10069 \textcolor{comment}{/********************  Bit definition for RCC\_PLLSAICFGR register  ************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{10070}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa25ac1ec299a9824d5fc8ec03d6203}{10071}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_Msk         (0x1FFUL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{10072}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN             RCC\_PLLSAICFGR\_PLLSAIN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5c1d110c1d2fde7ccd85624fb3a136}{10073}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_0           (0x001UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa688a5654a7b9cb2701bf1ff9bb20b9f}{10074}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_1           (0x002UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2ca33b66272b488ae3f1343cbeb157}{10075}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_2           (0x004UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd473398038240a0ca595036dd802f4}{10076}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_3           (0x008UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f01cb1643b967ccea0c4bdfee8a5d2}{10077}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_4           (0x010UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842f52bbfa627ccdfdb2a8f84ca00384}{10078}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_5           (0x020UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5e107420b55cb461ac7010909c4c8b}{10079}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_6           (0x040UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ced33a990038256b643c0054b118b}{10080}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_7           (0x080UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd342d1148729a6519b7e10823adaa4d}{10081}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_8           (0x100UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{10082}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIP\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769b7b7f758ad5cec015f64d667f1db4}{10083}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIP\_Msk         (0x3UL << RCC\_PLLSAICFGR\_PLLSAIP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{10084}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIP             RCC\_PLLSAICFGR\_PLLSAIP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab849acb888efcde6ee0b6a96a795492b}{10085}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIP\_0           (0x1UL << RCC\_PLLSAICFGR\_PLLSAIP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c0c3a119763beb34e0e2d067a4de3c}{10086}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIP\_1           (0x2UL << RCC\_PLLSAICFGR\_PLLSAIP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{10087}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503caa8213d05a060584ba75598773e9}{10088}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_Msk         (0xFUL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{10089}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ             RCC\_PLLSAICFGR\_PLLSAIQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5043268b4da44b49fad35b7f94c811d}{10090}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_0           (0x1UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a88a20d3ff2d9eedad0f880e84fdb72}{10091}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_1           (0x2UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2faa0ef57b6622fc9f0171b13a51bfc}{10092}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_2           (0x4UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf449fd540823d6bc2b04ba85438f4974}{10093}} \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_3           (0x8UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10095}10095 \textcolor{comment}{/********************  Bit definition for RCC\_DCKCFGR1 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117012d94eaac038aca78b46f176937d}{10096}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93350f812c525ab78fc11f19d0bd893b}{10097}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ\_Msk        (0x1FUL << RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619c2dc93910c8fc0695a7a8d4c0122}{10098}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ            RCC\_DCKCFGR1\_PLLI2SDIVQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga618c8a5ed635d550eb40c24c2ab70796}{10099}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ\_0          (0x01UL << RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga829a5c410e76c62ae87e051234660b2c}{10100}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ\_1          (0x02UL << RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga806c7ef773a5cf837d091d288d2b8a0a}{10101}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ\_2          (0x04UL << RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf300d44bfcca2569175e66841cafec5}{10102}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ\_3          (0x08UL << RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5474be47712be314360899a2138f306}{10103}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLI2SDIVQ\_4          (0x10UL << RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c59c7bf0d0821c446fd45b1e2a4d21}{10105}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364b1b4f641b4dbad63ab7f9530140d2}{10106}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ\_Msk        (0x1FUL << RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd983d14b4cebb74fceca3398da68f6e}{10107}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ            RCC\_DCKCFGR1\_PLLSAIDIVQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25547d899eb80026d55a44f8b1ad406d}{10108}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ\_0          (0x01UL << RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76cfe5d6a600fa5f2c67a32dd31c819}{10109}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ\_1          (0x02UL << RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc1e25167b9ec56519443796e935bbf}{10110}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ\_2          (0x04UL << RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d8b811878ba4afc2419e20cb5d2e92}{10111}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ\_3          (0x08UL << RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f995101a32a9bdf64eea02395824dd}{10112}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_PLLSAIDIVQ\_4          (0x10UL << RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf01310d507efe55aef70d341fba496e8}{10115}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI1SEL\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4824b170cd454a581e91dcfc74ef95a3}{10116}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI1SEL\_Msk           (0x3UL << RCC\_DCKCFGR1\_SAI1SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39267c47746b6cc3581086f9cfc6685c}{10117}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI1SEL               RCC\_DCKCFGR1\_SAI1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ece36510e9b2a797b0e62f35f3fe1b}{10118}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI1SEL\_0             (0x1UL << RCC\_DCKCFGR1\_SAI1SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bddf80c972ba78461b0650b6ee34cc5}{10119}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI1SEL\_1             (0x2UL << RCC\_DCKCFGR1\_SAI1SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fe6994b5dec74f9a37a64ca951a4}{10121}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI2SEL\_Pos           (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3b2efaf33676d37985b187a71c2256}{10122}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI2SEL\_Msk           (0x3UL << RCC\_DCKCFGR1\_SAI2SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7491ac00761981765d7db2eac72a9}{10123}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI2SEL               RCC\_DCKCFGR1\_SAI2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1697f41eb3f753004626e3deddc06f4e}{10124}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI2SEL\_0             (0x1UL << RCC\_DCKCFGR1\_SAI2SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c29fe3af36d92cc0c96ea9fce0f71a}{10125}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_SAI2SEL\_1             (0x2UL << RCC\_DCKCFGR1\_SAI2SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae48acbaa9dbb98e9cad8d563f49b082}{10127}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_TIMPRE\_Pos            (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab9c0e29a100a73262da8ce7f14a5a8}{10128}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_TIMPRE\_Msk            (0x1UL << RCC\_DCKCFGR1\_TIMPRE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423027632ab6cdb73f6e17c72547aba1}{10129}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR1\_TIMPRE                RCC\_DCKCFGR1\_TIMPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10130}10130 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10131}10131 \textcolor{comment}{/********************  Bit definition for RCC\_DCKCFGR2 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566ac838ab9b7dd159f7e3e74bebf55c}{10132}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART1SEL\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db9baaa989c3e1fe8456c1c0643a6f0}{10133}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART1SEL\_Msk         (0x3UL << RCC\_DCKCFGR2\_USART1SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b89ee6e5a276238c46be7622bc6621}{10134}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART1SEL             RCC\_DCKCFGR2\_USART1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39e767cd8969e80d03a8bde9b3f5674}{10135}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART1SEL\_0           (0x1UL << RCC\_DCKCFGR2\_USART1SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd7fec2787e17d8ab0a7825ed13961d}{10136}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART1SEL\_1           (0x2UL << RCC\_DCKCFGR2\_USART1SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78858daac326e708c1c131d01067c4e}{10137}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART2SEL\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3ac4dc1f8d5603c4d3f69a48c19396}{10138}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART2SEL\_Msk         (0x3UL << RCC\_DCKCFGR2\_USART2SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f6dbd8b556cc7531450b793b0a517c6}{10139}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART2SEL             RCC\_DCKCFGR2\_USART2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035fad6759054c3c736f36364af7026b}{10140}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART2SEL\_0           (0x1UL << RCC\_DCKCFGR2\_USART2SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad25c640f5f8ddff851fc26c9bc4984a6}{10141}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART2SEL\_1           (0x2UL << RCC\_DCKCFGR2\_USART2SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483ee615c7d2589ca08b1b28a36a3776}{10142}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART3SEL\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33b1562455e5946e1aba18ee8d5ce49}{10143}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART3SEL\_Msk         (0x3UL << RCC\_DCKCFGR2\_USART3SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad38d0c1a8d2e19d780991882f11ede}{10144}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART3SEL             RCC\_DCKCFGR2\_USART3SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8e7124c0e66be05a5ee49fc7d6ee8d}{10145}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART3SEL\_0           (0x1UL << RCC\_DCKCFGR2\_USART3SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dce73eb2e7985080cc67f4b21e58ad}{10146}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART3SEL\_1           (0x2UL << RCC\_DCKCFGR2\_USART3SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b10224e3f5a66730c2667418a645d9e}{10147}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART4SEL\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29464ac4f8c8f0bf6db1cd65644300f6}{10148}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART4SEL\_Msk          (0x3UL << RCC\_DCKCFGR2\_UART4SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab59ae0b2c4c068a00a97cc47cfa29}{10149}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART4SEL              RCC\_DCKCFGR2\_UART4SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a10b313c60e87a4549730848c3b81e}{10150}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART4SEL\_0            (0x1UL << RCC\_DCKCFGR2\_UART4SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082c41328b9042d6dd2b5633cbc4dcd}{10151}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART4SEL\_1            (0x2UL << RCC\_DCKCFGR2\_UART4SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe8408fa067b57fec6c3d7dcc8c18d1d}{10152}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART5SEL\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348d459d61e32f48b419808cef46b2c5}{10153}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART5SEL\_Msk          (0x3UL << RCC\_DCKCFGR2\_UART5SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135b1ea9734e9c98a4b4c46ae55892be}{10154}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART5SEL              RCC\_DCKCFGR2\_UART5SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0949f29b95ec27c43a348ee3d520debc}{10155}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART5SEL\_0            (0x1UL << RCC\_DCKCFGR2\_UART5SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb032fc770134eab63af20399ad08aa2}{10156}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART5SEL\_1            (0x2UL << RCC\_DCKCFGR2\_UART5SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faa39c0a522d9f88e608b17005b1abe}{10157}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART6SEL\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4195464bfacc44c1e311031ea2799e59}{10158}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART6SEL\_Msk         (0x3UL << RCC\_DCKCFGR2\_USART6SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150008561051f3fa159f4d69dd0f2e54}{10159}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART6SEL             RCC\_DCKCFGR2\_USART6SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba742338e89a08ea4e06fb378a092b5}{10160}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART6SEL\_0           (0x1UL << RCC\_DCKCFGR2\_USART6SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4f0c2a8bb6de3bed24b88bc68c8ea9}{10161}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_USART6SEL\_1           (0x2UL << RCC\_DCKCFGR2\_USART6SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690fe5ab658480d54bb400d97d72384d}{10162}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART7SEL\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f136853010c49c52f62d13e394a9939}{10163}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART7SEL\_Msk          (0x3UL << RCC\_DCKCFGR2\_UART7SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e3960231ff117751346592a24a48b}{10164}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART7SEL              RCC\_DCKCFGR2\_UART7SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac704660db375be76cd9b833ddb7db4a0}{10165}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART7SEL\_0            (0x1UL << RCC\_DCKCFGR2\_UART7SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6f4a05c75c182028e3c4b6bfb92018}{10166}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART7SEL\_1            (0x2UL << RCC\_DCKCFGR2\_UART7SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0790aead27e7e6d4b6697b33b509d49}{10167}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART8SEL\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab2e3d009c9eec8ec4181debf1d195}{10168}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART8SEL\_Msk          (0x3UL << RCC\_DCKCFGR2\_UART8SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1377f96dd88df3089d6baf40fa6c679c}{10169}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART8SEL              RCC\_DCKCFGR2\_UART8SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70475f572824a81deb8c374269b0a865}{10170}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART8SEL\_0            (0x1UL << RCC\_DCKCFGR2\_UART8SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf6a5631af6b4b67c3157a6ba08b991}{10171}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_UART8SEL\_1            (0x2UL << RCC\_DCKCFGR2\_UART8SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae77a243b97a80b4b9f434527b10d94d1}{10172}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C1SEL\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada3507b50731a34b133d7f3d635404a}{10173}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C1SEL\_Msk           (0x3UL << RCC\_DCKCFGR2\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae763b3390d07477e2bbd9879785ce3ba}{10174}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C1SEL               RCC\_DCKCFGR2\_I2C1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df979e472c27a849daca7e0035d416d}{10175}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C1SEL\_0             (0x1UL << RCC\_DCKCFGR2\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c667a74f28fff26ae4fe41020825d70}{10176}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C1SEL\_1             (0x2UL << RCC\_DCKCFGR2\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197da99a081b1bf6c502805ce8729d0}{10177}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C2SEL\_Pos           (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27576b0c5512e68315bd1b51fd03f2f9}{10178}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C2SEL\_Msk           (0x3UL << RCC\_DCKCFGR2\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac413ab74d6faf96664f17d4ab2bcc977}{10179}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C2SEL               RCC\_DCKCFGR2\_I2C2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2d189947980d23e9988c5d6c19964a}{10180}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C2SEL\_0             (0x1UL << RCC\_DCKCFGR2\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f520719b6182c432a98f3b4ee57cfcf}{10181}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C2SEL\_1             (0x2UL << RCC\_DCKCFGR2\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79aa5bde4ad7c3da9886aae25ab7825}{10182}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C3SEL\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad735ad2bedd0f7cc17821d33551b85f5}{10183}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C3SEL\_Msk           (0x3UL << RCC\_DCKCFGR2\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29195373a877da87b5bf0bbe23e6925}{10184}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C3SEL               RCC\_DCKCFGR2\_I2C3SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga912a2daeca1cfceb763c47dfc50ef59c}{10185}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C3SEL\_0             (0x1UL << RCC\_DCKCFGR2\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd360ba20bbfe973cd1df73641ecaf50}{10186}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_I2C3SEL\_1             (0x2UL << RCC\_DCKCFGR2\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f65e896609909d9dfae35fd80569ce}{10187}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_LPTIM1SEL\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f99d465d3c22241e66e42ccca50c8a}{10188}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_LPTIM1SEL\_Msk         (0x3UL << RCC\_DCKCFGR2\_LPTIM1SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{10189}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_LPTIM1SEL             RCC\_DCKCFGR2\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2e6a583ba629648c1ac361c172a84a}{10190}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_LPTIM1SEL\_0           (0x1UL << RCC\_DCKCFGR2\_LPTIM1SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961ad0ca54cc350e91030f49c2d51d2c}{10191}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_LPTIM1SEL\_1           (0x2UL << RCC\_DCKCFGR2\_LPTIM1SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa504cee6fa55cdea9ea411fdc3c5cec0}{10192}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_CK48MSEL\_Pos          (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6861c19141b69a9fb043c14e8e94ba49}{10193}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_CK48MSEL\_Msk          (0x1UL << RCC\_DCKCFGR2\_CK48MSEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{10194}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_CK48MSEL              RCC\_DCKCFGR2\_CK48MSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814bc88ed1e1418c1eb1ea99abff4c3e}{10195}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_SDMMC1SEL\_Pos         (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d4193ddd70a4f98984476470eb621}{10196}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_SDMMC1SEL\_Msk         (0x1UL << RCC\_DCKCFGR2\_SDMMC1SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac425036a0d1c95abc942433675c7ef84}{10197}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_SDMMC1SEL             RCC\_DCKCFGR2\_SDMMC1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2099a754364190a0389588a01be16620}{10198}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_SDMMC2SEL\_Pos         (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931f6560e784a609b25f9838399daf61}{10199}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_SDMMC2SEL\_Msk         (0x1UL << RCC\_DCKCFGR2\_SDMMC2SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88431b53935fdb9158da4bcd452b165e}{10200}} \textcolor{preprocessor}{\#define RCC\_DCKCFGR2\_SDMMC2SEL             RCC\_DCKCFGR2\_SDMMC2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10201}10201 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10202}10202 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10203}10203 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10204}10204 \textcolor{comment}{/*                                    RNG                                     */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10205}10205 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10206}10206 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10207}10207 \textcolor{comment}{/********************  Bits definition for RNG\_CR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2013ef5a17240897df5b7bf00b7b290}{10208}} \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Pos    (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{10209}} \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Msk    (0x1UL << RNG\_CR\_RNGEN\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee81827bb1d78e84e78a74449c8d56a}{10210}} \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN        RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1a529728903ae8659aa26f869f6537}{10211}} \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{10212}} \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Msk       (0x1UL << RNG\_CR\_IE\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27424b682bcee7fff22f92a2dbcea57a}{10213}} \textcolor{preprocessor}{\#define RNG\_CR\_IE           RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10214}10214 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10215}10215 \textcolor{comment}{/********************  Bits definition for RNG\_SR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb7add2587efeea18a208c76d73727}{10216}} \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{10217}} \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Msk     (0x1UL << RNG\_SR\_DRDY\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54434ed74bdb00fd0f13422d3e85a2fc}{10218}} \textcolor{preprocessor}{\#define RNG\_SR\_DRDY         RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164b5050473dff67a5cd6ca400bb5a89}{10219}} \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Pos     (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{10220}} \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Msk     (0x1UL << RNG\_SR\_CECS\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb49d327474c3c61877bb20290f51d0}{10221}} \textcolor{preprocessor}{\#define RNG\_SR\_CECS         RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e0238194c400f9c6ac0b34826e55eb}{10222}} \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Pos     (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{10223}} \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Msk     (0x1UL << RNG\_SR\_SECS\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5562bc13afe295893dc3997a4917fee2}{10224}} \textcolor{preprocessor}{\#define RNG\_SR\_SECS         RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341c152f61c352b96fb0c3c245e3d958}{10225}} \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{10226}} \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Msk     (0x1UL << RNG\_SR\_CEIS\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}{10227}} \textcolor{preprocessor}{\#define RNG\_SR\_CEIS         RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf22f4de968dc9aa29d55760ebdb980}{10228}} \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{10229}} \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Msk     (0x1UL << RNG\_SR\_SEIS\_Pos)                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b0e11930f20484f0d0aca79959d9b2}{10230}} \textcolor{preprocessor}{\#define RNG\_SR\_SEIS         RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10231}10231 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10232}10232 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10233}10233 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10234}10234 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10235}10235 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10236}10236 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10237}10237 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2920dc4e941e569491e856c74f655a73}{10238}} \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Pos                  (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{10239}} \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Msk                  (0x1UL << RTC\_TR\_PM\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{10240}} \textcolor{preprocessor}{\#define RTC\_TR\_PM                      RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{10241}} \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Pos                  (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{10242}} \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Msk                  (0x3UL << RTC\_TR\_HT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{10243}} \textcolor{preprocessor}{\#define RTC\_TR\_HT                      RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{10244}} \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                    (0x1UL << RTC\_TR\_HT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{10245}} \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                    (0x2UL << RTC\_TR\_HT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{10246}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Pos                  (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{10247}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Msk                  (0xFUL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{10248}} \textcolor{preprocessor}{\#define RTC\_TR\_HU                      RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{10249}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                    (0x1UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{10250}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                    (0x2UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{10251}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                    (0x4UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{10252}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                    (0x8UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{10253}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Pos                 (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{10254}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Msk                 (0x7UL << RTC\_TR\_MNT\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{10255}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT                     RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{10256}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                   (0x1UL << RTC\_TR\_MNT\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{10257}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                   (0x2UL << RTC\_TR\_MNT\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{10258}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                   (0x4UL << RTC\_TR\_MNT\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{10259}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Pos                 (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{10260}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Msk                 (0xFUL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{10261}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU                     RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{10262}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                   (0x1UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{10263}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                   (0x2UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{10264}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                   (0x4UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{10265}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                   (0x8UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{10266}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Pos                  (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{10267}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Msk                  (0x7UL << RTC\_TR\_ST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{10268}} \textcolor{preprocessor}{\#define RTC\_TR\_ST                      RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{10269}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                    (0x1UL << RTC\_TR\_ST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{10270}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                    (0x2UL << RTC\_TR\_ST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{10271}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                    (0x4UL << RTC\_TR\_ST\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{10272}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{10273}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Msk                  (0xFUL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{10274}} \textcolor{preprocessor}{\#define RTC\_TR\_SU                      RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{10275}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                    (0x1UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{10276}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                    (0x2UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{10277}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                    (0x4UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{10278}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                    (0x8UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10280}10280 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{10281}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Pos                  (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{10282}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Msk                  (0xFUL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{10283}} \textcolor{preprocessor}{\#define RTC\_DR\_YT                      RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{10284}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                    (0x1UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{10285}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                    (0x2UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{10286}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                    (0x4UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{10287}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                    (0x8UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{10288}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Pos                  (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{10289}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Msk                  (0xFUL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{10290}} \textcolor{preprocessor}{\#define RTC\_DR\_YU                      RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{10291}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                    (0x1UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{10292}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                    (0x2UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{10293}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                    (0x4UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{10294}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                    (0x8UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{10295}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Pos                 (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{10296}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Msk                 (0x7UL << RTC\_DR\_WDU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{10297}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU                     RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{10298}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                   (0x1UL << RTC\_DR\_WDU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{10299}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                   (0x2UL << RTC\_DR\_WDU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{10300}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                   (0x4UL << RTC\_DR\_WDU\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d26f621d89bd024ff988b5ecab316ab}{10301}} \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Pos                  (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{10302}} \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Msk                  (0x1UL << RTC\_DR\_MT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{10303}} \textcolor{preprocessor}{\#define RTC\_DR\_MT                      RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{10304}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Pos                  (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{10305}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Msk                  (0xFUL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{10306}} \textcolor{preprocessor}{\#define RTC\_DR\_MU                      RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{10307}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                    (0x1UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{10308}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                    (0x2UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{10309}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                    (0x4UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{10310}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                    (0x8UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{10311}} \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Pos                  (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{10312}} \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Msk                  (0x3UL << RTC\_DR\_DT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{10313}} \textcolor{preprocessor}{\#define RTC\_DR\_DT                      RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{10314}} \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                    (0x1UL << RTC\_DR\_DT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{10315}} \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                    (0x2UL << RTC\_DR\_DT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{10316}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{10317}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Msk                  (0xFUL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{10318}} \textcolor{preprocessor}{\#define RTC\_DR\_DU                      RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{10319}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                    (0x1UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{10320}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                    (0x2UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{10321}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                    (0x4UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{10322}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                    (0x8UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10324}10324 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe2238e3fe7714652026804af576d1f}{10325}} \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Pos                (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{10326}} \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Msk                (0x1UL << RTC\_CR\_ITSE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe4c391ecbb12afa9d760cf4073dc3b}{10327}} \textcolor{preprocessor}{\#define RTC\_CR\_ITSE                    RTC\_CR\_ITSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e2706cb9754f06d60cb87d3ec364ac}{10328}} \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Pos                 (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{10329}} \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Msk                 (0x1UL << RTC\_CR\_COE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{10330}} \textcolor{preprocessor}{\#define RTC\_CR\_COE                     RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{10331}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Pos                (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{10332}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Msk                (0x3UL << RTC\_CR\_OSEL\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{10333}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                    RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{10334}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                  (0x1UL << RTC\_CR\_OSEL\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{10335}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                  (0x2UL << RTC\_CR\_OSEL\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013304c1d6002a7c9ec57de637def511}{10336}} \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Pos                 (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{10337}} \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Msk                 (0x1UL << RTC\_CR\_POL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{10338}} \textcolor{preprocessor}{\#define RTC\_CR\_POL                     RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ae962f1f8c748682a3136ea5ab76e1}{10339}} \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Pos               (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{10340}} \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Msk               (0x1UL << RTC\_CR\_COSEL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{10341}} \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                   RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9f44a96fafedd6c89600a0a14fe87f}{10342}} \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Pos                 (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{10343}} \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Msk                 (0x1UL << RTC\_CR\_BKP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e7a474de1a01816bc9d9b6fa7272289}{10344}} \textcolor{preprocessor}{\#define RTC\_CR\_BKP                     RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7614f35a94291525f1dd8cc8f41f960f}{10345}} \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Pos               (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{10346}} \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Msk               (0x1UL << RTC\_CR\_SUB1H\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{10347}} \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                   RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a33865dc30af95c633750711fc6d0}{10348}} \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Pos               (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{10349}} \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Msk               (0x1UL << RTC\_CR\_ADD1H\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{10350}} \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                   RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db8f745799c761201a13235132a700}{10351}} \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Pos                (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{10352}} \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Msk                (0x1UL << RTC\_CR\_TSIE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{10353}} \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                    RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1432b0a0a031fe1143d153fe3073d7d2}{10354}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Pos               (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{10355}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Msk               (0x1UL << RTC\_CR\_WUTIE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{10356}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                   RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21245a52288246fbca5b954f38c65e8}{10357}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Pos              (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{10358}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Msk              (0x1UL << RTC\_CR\_ALRBIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{10359}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                  RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd69cebbc7fc4a81655a7e53a7284b70}{10360}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Pos              (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{10361}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Msk              (0x1UL << RTC\_CR\_ALRAIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{10362}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                  RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{10363}} \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Pos                 (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{10364}} \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Msk                 (0x1UL << RTC\_CR\_TSE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{10365}} \textcolor{preprocessor}{\#define RTC\_CR\_TSE                     RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf919254119ed634798f3b936dc01e66d}{10366}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Pos                (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{10367}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Msk                (0x1UL << RTC\_CR\_WUTE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{10368}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                    RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae534f6bb5933c05bc2b63aa70907bfb2}{10369}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Pos               (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{10370}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Msk               (0x1UL << RTC\_CR\_ALRBE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}{10371}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                   RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{10372}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Pos               (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{10373}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Msk               (0x1UL << RTC\_CR\_ALRAE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{10374}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                   RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga262f18e12c214c9f172860b3a1234f0e}{10375}} \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Pos                 (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{10376}} \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Msk                 (0x1UL << RTC\_CR\_FMT\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{10377}} \textcolor{preprocessor}{\#define RTC\_CR\_FMT                     RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace008c8514db9131ae301e7577979130}{10378}} \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Pos             (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{10379}} \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Msk             (0x1UL << RTC\_CR\_BYPSHAD\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{10380}} \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD                 RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae970d1c321c777685111e4a4f70ce44c}{10381}} \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Pos             (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{10382}} \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Msk             (0x1UL << RTC\_CR\_REFCKON\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{10383}} \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON                 RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a34610d5a2a22e66b027341ac6191b}{10384}} \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Pos              (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{10385}} \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Msk              (0x1UL << RTC\_CR\_TSEDGE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{10386}} \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                  RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{10387}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{10388}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Msk             (0x7UL << RTC\_CR\_WUCKSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{10389}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL                 RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{10390}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0               (0x1UL << RTC\_CR\_WUCKSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{10391}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1               (0x2UL << RTC\_CR\_WUCKSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{10392}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2               (0x4UL << RTC\_CR\_WUCKSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10394}10394 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}{10395}} \textcolor{preprocessor}{\#define RTC\_CR\_BCK                           RTC\_CR\_BKP}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10396}10396 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10397}10397 \textcolor{comment}{/********************  Bits definition for RTC\_ISR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5914813d67e4b0839229d2cd13c4a404}{10398}} \textcolor{preprocessor}{\#define RTC\_ISR\_ITSF\_Pos               (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1d8251602e94c317d362ba3e7dee08}{10399}} \textcolor{preprocessor}{\#define RTC\_ISR\_ITSF\_Msk               (0x1UL << RTC\_ISR\_ITSF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f221944d5e881dd664364564e934a1}{10400}} \textcolor{preprocessor}{\#define RTC\_ISR\_ITSF                   RTC\_ISR\_ITSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59397ca25b1fc9fbc43cfca986c14e4}{10401}} \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Pos            (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{10402}} \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Msk            (0x1UL << RTC\_ISR\_RECALPF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}{10403}} \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF                RTC\_ISR\_RECALPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220978a367dfdd5615e1e445831ed39}{10404}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP3F\_Pos             (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af8934cc02fa8dd3e931bfce66c9a2a}{10405}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP3F\_Msk             (0x1UL << RTC\_ISR\_TAMP3F\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbbb7637689d5396c719a6ddb04fe2b}{10406}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP3F                 RTC\_ISR\_TAMP3F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0347e70fa9f25a6a52d3ceac1713ccee}{10407}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Pos             (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{10408}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Msk             (0x1UL << RTC\_ISR\_TAMP2F\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}{10409}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F                 RTC\_ISR\_TAMP2F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18fa672ae72db52c7a6c5a2658a5190}{10410}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Pos             (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{10411}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Msk             (0x1UL << RTC\_ISR\_TAMP1F\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}{10412}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F                 RTC\_ISR\_TAMP1F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38f2ee43244798276792a0c5a64f41e}{10413}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Pos              (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{10414}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Msk              (0x1UL << RTC\_ISR\_TSOVF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}{10415}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF                  RTC\_ISR\_TSOVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09bb6ceebab0b76cd2121816e787749a}{10416}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Pos                (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{10417}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Msk                (0x1UL << RTC\_ISR\_TSF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}{10418}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSF                    RTC\_ISR\_TSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c5050a881336d0a8710d096fe4b01a}{10419}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Pos               (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{10420}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Msk               (0x1UL << RTC\_ISR\_WUTF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}{10421}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF                   RTC\_ISR\_WUTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4891bf442ab59fa4488bc0ed308c56c2}{10422}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Pos              (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{10423}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Msk              (0x1UL << RTC\_ISR\_ALRBF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}{10424}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF                  RTC\_ISR\_ALRBF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbb887fab178f2ad6c26fe28bd16cd6}{10425}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{10426}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Msk              (0x1UL << RTC\_ISR\_ALRAF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}{10427}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF                  RTC\_ISR\_ALRAF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0e0b639b59be3c662267184bddf69}{10428}} \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Pos               (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{10429}} \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Msk               (0x1UL << RTC\_ISR\_INIT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}{10430}} \textcolor{preprocessor}{\#define RTC\_ISR\_INIT                   RTC\_ISR\_INIT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601564e925eefdbde3aafdcbf0a978c5}{10431}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{10432}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Msk              (0x1UL << RTC\_ISR\_INITF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}{10433}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITF                  RTC\_ISR\_INITF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd0bed53ed3cc1bbc70efa82bcac846}{10434}} \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Pos                (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{10435}} \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Msk                (0x1UL << RTC\_ISR\_RSF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}{10436}} \textcolor{preprocessor}{\#define RTC\_ISR\_RSF                    RTC\_ISR\_RSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f7e11d89c6480d68013ce7c0478045}{10437}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{10438}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Msk              (0x1UL << RTC\_ISR\_INITS\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}{10439}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITS                  RTC\_ISR\_INITS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4312f68d569942ac8d1b6abfb0f5aad}{10440}} \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Pos               (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{10441}} \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Msk               (0x1UL << RTC\_ISR\_SHPF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}{10442}} \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF                   RTC\_ISR\_SHPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d75a29fa323d93d3d0bb2cb60b24474}{10443}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Pos              (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{10444}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Msk              (0x1UL << RTC\_ISR\_WUTWF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}{10445}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF                  RTC\_ISR\_WUTWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011f9bc215e39c91f33f0472e0b59643}{10446}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{10447}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Msk             (0x1UL << RTC\_ISR\_ALRBWF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}{10448}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF                 RTC\_ISR\_ALRBWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab296f795ad4fa25ad0cb3c92967f9565}{10449}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{10450}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Msk             (0x1UL << RTC\_ISR\_ALRAWF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}{10451}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF                 RTC\_ISR\_ALRAWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10452}10452 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10453}10453 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8240c029696ad91531c3fec1ef1e7fe}{10454}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{10455}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Msk          (0x7FUL << RTC\_PRER\_PREDIV\_A\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{10456}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A              RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f46098c91b34aa12502d70cdb93bf}{10457}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{10458}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Msk          (0x7FFFUL << RTC\_PRER\_PREDIV\_S\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{10459}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S              RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10460}10460 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10461}10461 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50a0fcd154d36aa0b506a875e8d100e}{10462}} \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{10463}} \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Msk               (0xFFFFUL << RTC\_WUTR\_WUT\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{10464}} \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                   RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10465}10465 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10466}10466 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{10467}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Pos            (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{10468}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Msk            (0x1UL << RTC\_ALRMAR\_MSK4\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{10469}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4                RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd589f750a310c033dafdab213642649}{10470}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Pos           (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{10471}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Msk           (0x1UL << RTC\_ALRMAR\_WDSEL\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{10472}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL               RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{10473}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Pos              (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{10474}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Msk              (0x3UL << RTC\_ALRMAR\_DT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{10475}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                  RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{10476}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0                (0x1UL << RTC\_ALRMAR\_DT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{10477}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1                (0x2UL << RTC\_ALRMAR\_DT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{10478}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Pos              (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{10479}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Msk              (0xFUL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{10480}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                  RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{10481}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0                (0x1UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{10482}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1                (0x2UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{10483}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2                (0x4UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{10484}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3                (0x8UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4744abec80afe01487c6133d9325f47b}{10485}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Pos            (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{10486}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Msk            (0x1UL << RTC\_ALRMAR\_MSK3\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{10487}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3                RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85bfa4c2296c553269373a411323b21f}{10488}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Pos              (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{10489}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Msk              (0x1UL << RTC\_ALRMAR\_PM\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{10490}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                  RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{10491}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Pos              (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{10492}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Msk              (0x3UL << RTC\_ALRMAR\_HT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{10493}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                  RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{10494}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0                (0x1UL << RTC\_ALRMAR\_HT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{10495}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1                (0x2UL << RTC\_ALRMAR\_HT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{10496}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{10497}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Msk              (0xFUL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{10498}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                  RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{10499}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0                (0x1UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{10500}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1                (0x2UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{10501}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2                (0x4UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{10502}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3                (0x8UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ea1c4a907654aa4565047647afa30}{10503}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Pos            (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{10504}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Msk            (0x1UL << RTC\_ALRMAR\_MSK2\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{10505}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2                RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{10506}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Pos             (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{10507}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Msk             (0x7UL << RTC\_ALRMAR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{10508}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT                 RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{10509}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0               (0x1UL << RTC\_ALRMAR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{10510}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1               (0x2UL << RTC\_ALRMAR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{10511}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2               (0x4UL << RTC\_ALRMAR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{10512}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{10513}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Msk             (0xFUL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{10514}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU                 RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{10515}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0               (0x1UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{10516}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1               (0x2UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{10517}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2               (0x4UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{10518}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3               (0x8UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad0bb69a65557c15042154b66eab52}{10519}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{10520}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Msk            (0x1UL << RTC\_ALRMAR\_MSK1\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{10521}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1                RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{10522}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{10523}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Msk              (0x7UL << RTC\_ALRMAR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{10524}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                  RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{10525}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0                (0x1UL << RTC\_ALRMAR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{10526}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1                (0x2UL << RTC\_ALRMAR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{10527}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2                (0x4UL << RTC\_ALRMAR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{10528}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{10529}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Msk              (0xFUL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{10530}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                  RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{10531}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0                (0x1UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{10532}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1                (0x2UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{10533}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2                (0x4UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{10534}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3                (0x8UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10536}10536 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2383d51761039ce9b70e6a33bfde165a}{10537}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Pos            (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{10538}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Msk            (0x1UL << RTC\_ALRMBR\_MSK4\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}{10539}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4                RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975a5ed682b832e8600dba67aa9ad37}{10540}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Pos           (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{10541}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Msk           (0x1UL << RTC\_ALRMBR\_WDSEL\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}{10542}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL               RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{10543}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Pos              (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{10544}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Msk              (0x3UL << RTC\_ALRMBR\_DT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{10545}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                  RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{10546}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0                (0x1UL << RTC\_ALRMBR\_DT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{10547}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1                (0x2UL << RTC\_ALRMBR\_DT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{10548}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Pos              (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{10549}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Msk              (0xFUL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}{10550}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                  RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{10551}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0                (0x1UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{10552}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1                (0x2UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{10553}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2                (0x4UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{10554}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3                (0x8UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2424f9d237a98722a6276d7effa078b7}{10555}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Pos            (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{10556}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Msk            (0x1UL << RTC\_ALRMBR\_MSK3\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}{10557}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3                RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b091bf9f116760614f434cd54a8132e}{10558}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Pos              (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{10559}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Msk              (0x1UL << RTC\_ALRMBR\_PM\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}{10560}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                  RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{10561}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Pos              (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{10562}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Msk              (0x3UL << RTC\_ALRMBR\_HT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}{10563}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                  RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{10564}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0                (0x1UL << RTC\_ALRMBR\_HT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{10565}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1                (0x2UL << RTC\_ALRMBR\_HT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{10566}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{10567}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Msk              (0xFUL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{10568}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                  RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{10569}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0                (0x1UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{10570}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1                (0x2UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{10571}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2                (0x4UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{10572}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3                (0x8UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c08763995ee18cb34d7dd04a8f2d0}{10573}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Pos            (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{10574}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Msk            (0x1UL << RTC\_ALRMBR\_MSK2\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}{10575}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2                RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{10576}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Pos             (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{10577}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Msk             (0x7UL << RTC\_ALRMBR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}{10578}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT                 RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{10579}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0               (0x1UL << RTC\_ALRMBR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{10580}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1               (0x2UL << RTC\_ALRMBR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{10581}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2               (0x4UL << RTC\_ALRMBR\_MNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{10582}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{10583}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Msk             (0xFUL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{10584}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU                 RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{10585}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0               (0x1UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{10586}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1               (0x2UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{10587}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2               (0x4UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{10588}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3               (0x8UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46564dcbbf9eec8854fa091155045f90}{10589}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{10590}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Msk            (0x1UL << RTC\_ALRMBR\_MSK1\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}{10591}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1                RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{10592}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{10593}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Msk              (0x7UL << RTC\_ALRMBR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}{10594}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                  RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{10595}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0                (0x1UL << RTC\_ALRMBR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{10596}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1                (0x2UL << RTC\_ALRMBR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{10597}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2                (0x4UL << RTC\_ALRMBR\_ST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{10598}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{10599}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Msk              (0xFUL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{10600}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                  RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{10601}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0                (0x1UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{10602}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1                (0x2UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{10603}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2                (0x4UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{10604}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3                (0x8UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10606}10606 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8567138f5a3dddde68b6cdda56e41846}{10607}} \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{10608}} \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Msk                (0xFFUL << RTC\_WPR\_KEY\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{10609}} \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                    RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10610}10610 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10611}10611 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{10612}} \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{10613}} \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Msk                 (0xFFFFUL << RTC\_SSR\_SS\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{10614}} \textcolor{preprocessor}{\#define RTC\_SSR\_SS                     RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10615}10615 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10616}10616 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{10617}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{10618}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Msk           (0x7FFFUL << RTC\_SHIFTR\_SUBFS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{10619}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS               RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0fdeb64a850c9840a1c140203e61d2f}{10620}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Pos           (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{10621}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Msk           (0x1UL << RTC\_SHIFTR\_ADD1S\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{10622}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S               RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10623}10623 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10624}10624 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{10625}} \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Pos                (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{10626}} \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Msk                (0x1UL << RTC\_TSTR\_PM\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{10627}} \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                    RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{10628}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Pos                (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{10629}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Msk                (0x3UL << RTC\_TSTR\_HT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{10630}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                    RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{10631}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                  (0x1UL << RTC\_TSTR\_HT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{10632}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                  (0x2UL << RTC\_TSTR\_HT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{10633}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Pos                (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{10634}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Msk                (0xFUL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{10635}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                    RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{10636}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                  (0x1UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{10637}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                  (0x2UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{10638}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                  (0x4UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{10639}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                  (0x8UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{10640}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Pos               (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{10641}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Msk               (0x7UL << RTC\_TSTR\_MNT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{10642}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                   RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{10643}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0                 (0x1UL << RTC\_TSTR\_MNT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{10644}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1                 (0x2UL << RTC\_TSTR\_MNT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{10645}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2                 (0x4UL << RTC\_TSTR\_MNT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{10646}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Pos               (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{10647}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Msk               (0xFUL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{10648}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                   RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{10649}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0                 (0x1UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{10650}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1                 (0x2UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{10651}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2                 (0x4UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{10652}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3                 (0x8UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{10653}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Pos                (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{10654}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Msk                (0x7UL << RTC\_TSTR\_ST\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{10655}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                    RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{10656}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                  (0x1UL << RTC\_TSTR\_ST\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{10657}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                  (0x2UL << RTC\_TSTR\_ST\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{10658}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                  (0x4UL << RTC\_TSTR\_ST\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{10659}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{10660}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Msk                (0xFUL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{10661}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                    RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{10662}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                  (0x1UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{10663}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                  (0x2UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{10664}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                  (0x4UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{10665}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                  (0x8UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10667}10667 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{10668}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Pos               (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{10669}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Msk               (0x7UL << RTC\_TSDR\_WDU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{10670}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                   RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{10671}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0                 (0x1UL << RTC\_TSDR\_WDU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{10672}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1                 (0x2UL << RTC\_TSDR\_WDU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{10673}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2                 (0x4UL << RTC\_TSDR\_WDU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a8d81075b72d48e99990de9a22f98}{10674}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Pos                (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{10675}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Msk                (0x1UL << RTC\_TSDR\_MT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{10676}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                    RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{10677}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Pos                (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{10678}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Msk                (0xFUL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{10679}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                    RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{10680}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                  (0x1UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{10681}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                  (0x2UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{10682}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                  (0x4UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{10683}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                  (0x8UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{10684}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Pos                (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{10685}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Msk                (0x3UL << RTC\_TSDR\_DT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{10686}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                    RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{10687}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                  (0x1UL << RTC\_TSDR\_DT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{10688}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                  (0x2UL << RTC\_TSDR\_DT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{10689}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{10690}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Msk                (0xFUL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{10691}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                    RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{10692}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                  (0x1UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{10693}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                  (0x2UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{10694}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                  (0x4UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{10695}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                  (0x8UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10697}10697 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac381e2fe1c99a95a6a41f1845d6f207f}{10698}} \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{10699}} \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Msk               (0xFFFFUL << RTC\_TSSSR\_SS\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{10700}} \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                   RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10701}10701 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10702}10702 \textcolor{comment}{/********************  Bits definition for RTC\_CAL register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5458d41d3893259a7c1adcb12626552d}{10703}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Pos              (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{10704}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Msk              (0x1UL << RTC\_CALR\_CALP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{10705}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                  RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{10706}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Pos             (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{10707}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Msk             (0x1UL << RTC\_CALR\_CALW8\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{10708}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8                 RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac54a062e43b815b226acdb30888ca9}{10709}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{10710}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Msk            (0x1UL << RTC\_CALR\_CALW16\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{10711}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16                RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{10712}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{10713}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Msk              (0x1FFUL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{10714}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                  RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{10715}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0                (0x001UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{10716}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1                (0x002UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{10717}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2                (0x004UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{10718}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3                (0x008UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{10719}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4                (0x010UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{10720}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5                (0x020UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{10721}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6                (0x040UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{10722}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7                (0x080UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{10723}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8                (0x100UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10725}10725 \textcolor{comment}{/********************  Bits definition for RTC\_TAMPCR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63df5f075198238b34b36123381b6d7b}{10726}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3MF\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fc9861710ade347f6319dd2e0557fa}{10727}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3MF\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP3MF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47508310ea7f455d38655b54b3a88c11}{10728}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3MF             RTC\_TAMPCR\_TAMP3MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f3b06d309ae5bf6e29a5937ee0d5cb}{10729}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3NOERASE\_Pos    (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b5e3123c535b8419033b6de0e55c1e}{10730}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3NOERASE\_Msk    (0x1UL << RTC\_TAMPCR\_TAMP3NOERASE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa86b914c87484e6a3e6630a8fd77332d}{10731}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3NOERASE        RTC\_TAMPCR\_TAMP3NOERASE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89ccb1ad22e9ee93f40e913caec989d}{10732}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3IE\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a71fe7662f4501cd5dcd1e09816850}{10733}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3IE\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP3IE\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663a1952a8f94c306853f6c4f81a1193}{10734}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3IE             RTC\_TAMPCR\_TAMP3IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f53e67b6707fa9a9704b98cd865016e}{10735}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2MF\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46e42e3f2105ebbd437767143307e59}{10736}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2MF\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP2MF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897df96c2314593883c90cf889c43b5f}{10737}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2MF             RTC\_TAMPCR\_TAMP2MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdaaf71a8a3df00a9528725ca5f05250}{10738}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2NOERASE\_Pos    (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd62373ee6c45984fb0a10f46038a9}{10739}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2NOERASE\_Msk    (0x1UL << RTC\_TAMPCR\_TAMP2NOERASE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121d916ea8488e824e218417e7d3d023}{10740}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2NOERASE        RTC\_TAMPCR\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc83f3a229d163ed7149f036b6852a4}{10741}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2IE\_Pos         (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d200b5a4d223f5f883e82972d6a954}{10742}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2IE\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP2IE\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a02b882296f921e135bd46517bbda99}{10743}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2IE             RTC\_TAMPCR\_TAMP2IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac674b47734c62886744fd53050411f35}{10744}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1MF\_Pos         (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392ddda0bb239c1cdc09098d2c3e7c85}{10745}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1MF\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP1MF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4078c46387df119649e1bfaffabca85}{10746}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1MF             RTC\_TAMPCR\_TAMP1MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5afae8019b4a5a55ea4fe7bdff1c09f}{10747}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1NOERASE\_Pos    (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8c661b45c53ad9a79a9ceb3417b411}{10748}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1NOERASE\_Msk    (0x1UL << RTC\_TAMPCR\_TAMP1NOERASE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71fad0da2e5aee9ee4b8be4a281f5d7}{10749}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1NOERASE        RTC\_TAMPCR\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a7f58e2c0b35d8960143b3a1050d4a}{10750}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1IE\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6408b00ac101c2ab28d69cbc7e24cef}{10751}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1IE\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP1IE\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9b6c4c957ca83db9288754fa452c193}{10752}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1IE             RTC\_TAMPCR\_TAMP1IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga971712ca490b3fdbcc4e70a5ed8d2851}{10753}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPUDIS\_Pos       (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387baf51c02f993befac41120b14f953}{10754}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPUDIS\_Msk       (0x1UL << RTC\_TAMPCR\_TAMPPUDIS\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d3f88dd32936b9efa96f806b017a8a0}{10755}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPUDIS           RTC\_TAMPCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc74eeac2ea5ec672ff12151d3e59aeb}{10756}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ddaea72771ecfc43a3e229ee8074de}{10757}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_Msk        (0x3UL << RTC\_TAMPCR\_TAMPPRCH\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga297c0d23e0d9ff169f3c195d1e6c12df}{10758}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH            RTC\_TAMPCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9871e15634e7eb50948fda4de85894fd}{10759}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_0          (0x1UL << RTC\_TAMPCR\_TAMPPRCH\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8806827095c8ed730640a2f63600a357}{10760}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_1          (0x2UL << RTC\_TAMPCR\_TAMPPRCH\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e407179fb0553f803f34b66acab9ca8}{10761}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f1e38b01a7e076ae5cdb2c3f76cf75}{10762}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_Msk         (0x3UL << RTC\_TAMPCR\_TAMPFLT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450f7971c7037762cf688560d746e1b0}{10763}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT             RTC\_TAMPCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga883ca16d0d05d580b8dc6c82ed1d7305}{10764}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_0           (0x1UL << RTC\_TAMPCR\_TAMPFLT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abede0bb2ad9d291aad5969994b603a}{10765}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_1           (0x2UL << RTC\_TAMPCR\_TAMPFLT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660dd7f12375da0843c3d3ef69987651}{10766}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091ed26cee7a39a2e233e6f0f2365d9a}{10767}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_Msk        (0x7UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf341a77dee9cbd5a0272c23bf074af6}{10768}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ            RTC\_TAMPCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd672b571bc4d8c189b1fa7b664d5c74}{10769}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_0          (0x1UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga907933e9d7271be72a1b592b33e14ca2}{10770}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_1          (0x2UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26dc177350926d6a57c613606f3ff0e9}{10771}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_2          (0x4UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026c27a9bf225a313b5deabe70b315d1}{10772}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPTS\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a23829006d1a9f0ba904bee377c5fc4}{10773}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPTS\_Msk          (0x1UL << RTC\_TAMPCR\_TAMPTS\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489f9ff999d3cfa87028b6357163a384}{10774}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPTS              RTC\_TAMPCR\_TAMPTS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec017292ebc410a0f44fc77db3d0392}{10775}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3TRG\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32920dc4eeebf6f7bb6b22bc6e1cbb7}{10776}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3TRG\_Msk        (0x1UL << RTC\_TAMPCR\_TAMP3TRG\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1dedb267517fc68a5fa7c2b5f2369a}{10777}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3TRG            RTC\_TAMPCR\_TAMP3TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10527fdce247f9310d02d3aa6f15ccca}{10778}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3E\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b414d0129aa9330890b5b9c9629c4b}{10779}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3E\_Msk          (0x1UL << RTC\_TAMPCR\_TAMP3E\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0f282622ecd5552c35fd01ed59803c}{10780}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3E              RTC\_TAMPCR\_TAMP3E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa190f085acf2d0ced09ea0266131592e}{10781}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2TRG\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c76825aa7e07daf3adabfeb954a2b1}{10782}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2TRG\_Msk        (0x1UL << RTC\_TAMPCR\_TAMP2TRG\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8860fb7b16aaa53150caa573114ecd3c}{10783}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2TRG            RTC\_TAMPCR\_TAMP2TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f57562169df108877edec2e34f70d1}{10784}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2E\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55380f23454d9ca6a1c583e87831d86f}{10785}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2E\_Msk          (0x1UL << RTC\_TAMPCR\_TAMP2E\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446bede20f2b42596d81e4dcbf5cefe3}{10786}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2E              RTC\_TAMPCR\_TAMP2E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7171a5df90198c3b4b0053f3de91b130}{10787}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPIE\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bce01844bee9283177678304dd07d5a}{10788}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPIE\_Msk          (0x1UL << RTC\_TAMPCR\_TAMPIE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1049df9ea1be84ac20a4b445586e4f7}{10789}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPIE              RTC\_TAMPCR\_TAMPIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa1e474a7bdf0bab12fe52f88b22d06}{10790}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1TRG\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1045f3fcfcf33653b8e849630b3d8246}{10791}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1TRG\_Msk        (0x1UL << RTC\_TAMPCR\_TAMP1TRG\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac070e287342d5cb291165069748e8dff}{10792}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1TRG            RTC\_TAMPCR\_TAMP1TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73018a2cd8d1282811a98117f07b4996}{10793}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1E\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e37d74a7531f6a4ee2184f6fc71e45}{10794}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1E\_Msk          (0x1UL << RTC\_TAMPCR\_TAMP1E\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1764404dfde174d0d4c8389bb6674}{10795}} \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1E              RTC\_TAMPCR\_TAMP1E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10796}10796 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10797}10797 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10798}10798 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{10799}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{10800}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Msk        (0xFUL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{10801}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS            RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{10802}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0          (0x1UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{10803}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1          (0x2UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{10804}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2          (0x4UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{10805}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3          (0x8UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c69419fc862f5012e842942dd755be}{10806}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{10807}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Msk            (0x7FFFUL << RTC\_ALRMASSR\_SS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{10808}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS                RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10809}10809 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10810}10810 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBSSR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{10811}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Pos        (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{10812}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Msk        (0xFUL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}{10813}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS            RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{10814}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0          (0x1UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{10815}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1          (0x2UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{10816}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2          (0x4UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{10817}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3          (0x8UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2a25c58bddba6df25d75825eff3f76}{10818}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{10819}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Msk            (0x7FFFUL << RTC\_ALRMBSSR\_SS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}{10820}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS                RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10821}10821 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10822}10822 \textcolor{comment}{/********************  Bits definition for RTC\_OR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7106c69c47e8e62f9a5755627df985c0}{10823}} \textcolor{preprocessor}{\#define RTC\_OR\_TSINSEL\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa35edce76bcb36ece2680d98f71cda}{10824}} \textcolor{preprocessor}{\#define RTC\_OR\_TSINSEL\_Msk             (0x3UL << RTC\_OR\_TSINSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb140c74cdaee29436eadba113408ae5}{10825}} \textcolor{preprocessor}{\#define RTC\_OR\_TSINSEL                 RTC\_OR\_TSINSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6323e81896a727fa9db34aad7627cecc}{10826}} \textcolor{preprocessor}{\#define RTC\_OR\_TSINSEL\_0               (0x1UL << RTC\_OR\_TSINSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0cf4b3cf5c05de6b741d5b9eb7c03f}{10827}} \textcolor{preprocessor}{\#define RTC\_OR\_TSINSEL\_1               (0x2UL << RTC\_OR\_TSINSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6780158e3292e1db4a798d1ba5f82243}{10828}} \textcolor{preprocessor}{\#define RTC\_OR\_ALARMOUTTYPE\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b2b81aa8e0fcbce6d8d199e31d7724}{10829}} \textcolor{preprocessor}{\#define RTC\_OR\_ALARMOUTTYPE\_Msk        (0x1UL << RTC\_OR\_ALARMOUTTYPE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7b8cc37645d9e511b9ab179bb83ce1}{10830}} \textcolor{preprocessor}{\#define RTC\_OR\_ALARMOUTTYPE            RTC\_OR\_ALARMOUTTYPE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10831}10831 \textcolor{comment}{/* Legacy defines*/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12075d75bae6f64840bc605a1773732}{10832}} \textcolor{preprocessor}{\#define RTC\_OR\_ALARMTYPE               RTC\_OR\_ALARMOUTTYPE}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10833}10833 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10834}10834 \textcolor{comment}{/********************  Bits definition for RTC\_BKP0R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2a1d81a7e8f12510f865312caea186}{10835}} \textcolor{preprocessor}{\#define RTC\_BKP0R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{10836}} \textcolor{preprocessor}{\#define RTC\_BKP0R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP0R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}{10837}} \textcolor{preprocessor}{\#define RTC\_BKP0R                      RTC\_BKP0R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10838}10838 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10839}10839 \textcolor{comment}{/********************  Bits definition for RTC\_BKP1R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2eff670c07a820b705ec3745683dc75}{10840}} \textcolor{preprocessor}{\#define RTC\_BKP1R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{10841}} \textcolor{preprocessor}{\#define RTC\_BKP1R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP1R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}{10842}} \textcolor{preprocessor}{\#define RTC\_BKP1R                      RTC\_BKP1R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10843}10843 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10844}10844 \textcolor{comment}{/********************  Bits definition for RTC\_BKP2R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b179787d35514914d2e103e3cc5388}{10845}} \textcolor{preprocessor}{\#define RTC\_BKP2R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{10846}} \textcolor{preprocessor}{\#define RTC\_BKP2R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP2R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}{10847}} \textcolor{preprocessor}{\#define RTC\_BKP2R                      RTC\_BKP2R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10848}10848 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10849}10849 \textcolor{comment}{/********************  Bits definition for RTC\_BKP3R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53baa189d917e48c2c274655adc9483}{10850}} \textcolor{preprocessor}{\#define RTC\_BKP3R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{10851}} \textcolor{preprocessor}{\#define RTC\_BKP3R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP3R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}{10852}} \textcolor{preprocessor}{\#define RTC\_BKP3R                      RTC\_BKP3R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10853}10853 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10854}10854 \textcolor{comment}{/********************  Bits definition for RTC\_BKP4R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad62cbb0c17b02ce23ca2bdd29b0ed349}{10855}} \textcolor{preprocessor}{\#define RTC\_BKP4R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{10856}} \textcolor{preprocessor}{\#define RTC\_BKP4R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP4R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}{10857}} \textcolor{preprocessor}{\#define RTC\_BKP4R                      RTC\_BKP4R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10858}10858 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10859}10859 \textcolor{comment}{/********************  Bits definition for RTC\_BKP5R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025745144302ad1dd444f09687634674}{10860}} \textcolor{preprocessor}{\#define RTC\_BKP5R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{10861}} \textcolor{preprocessor}{\#define RTC\_BKP5R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP5R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}{10862}} \textcolor{preprocessor}{\#define RTC\_BKP5R                      RTC\_BKP5R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10863}10863 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10864}10864 \textcolor{comment}{/********************  Bits definition for RTC\_BKP6R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7347300206d08a294ba300b9dcdfd}{10865}} \textcolor{preprocessor}{\#define RTC\_BKP6R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{10866}} \textcolor{preprocessor}{\#define RTC\_BKP6R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP6R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}{10867}} \textcolor{preprocessor}{\#define RTC\_BKP6R                      RTC\_BKP6R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10868}10868 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10869}10869 \textcolor{comment}{/********************  Bits definition for RTC\_BKP7R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37f3f4b5f12182f8fd48431c5b5d9fb}{10870}} \textcolor{preprocessor}{\#define RTC\_BKP7R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{10871}} \textcolor{preprocessor}{\#define RTC\_BKP7R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP7R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}{10872}} \textcolor{preprocessor}{\#define RTC\_BKP7R                      RTC\_BKP7R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10873}10873 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10874}10874 \textcolor{comment}{/********************  Bits definition for RTC\_BKP8R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a01cc89fbe70d722025ba445143da77}{10875}} \textcolor{preprocessor}{\#define RTC\_BKP8R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{10876}} \textcolor{preprocessor}{\#define RTC\_BKP8R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP8R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}{10877}} \textcolor{preprocessor}{\#define RTC\_BKP8R                      RTC\_BKP8R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10878}10878 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10879}10879 \textcolor{comment}{/********************  Bits definition for RTC\_BKP9R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98c5146f622b5e7a9aef16b75f0a76f}{10880}} \textcolor{preprocessor}{\#define RTC\_BKP9R\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{10881}} \textcolor{preprocessor}{\#define RTC\_BKP9R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP9R\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}{10882}} \textcolor{preprocessor}{\#define RTC\_BKP9R                      RTC\_BKP9R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10883}10883 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10884}10884 \textcolor{comment}{/********************  Bits definition for RTC\_BKP10R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a6b8b6fd6e38bcbb396de36791b97d}{10885}} \textcolor{preprocessor}{\#define RTC\_BKP10R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{10886}} \textcolor{preprocessor}{\#define RTC\_BKP10R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP10R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}{10887}} \textcolor{preprocessor}{\#define RTC\_BKP10R                     RTC\_BKP10R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10888}10888 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10889}10889 \textcolor{comment}{/********************  Bits definition for RTC\_BKP11R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f7a489ec11b5547afa3470d76ea62a}{10890}} \textcolor{preprocessor}{\#define RTC\_BKP11R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{10891}} \textcolor{preprocessor}{\#define RTC\_BKP11R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP11R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}{10892}} \textcolor{preprocessor}{\#define RTC\_BKP11R                     RTC\_BKP11R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10893}10893 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10894}10894 \textcolor{comment}{/********************  Bits definition for RTC\_BKP12R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e64139e8db6dcca0efbb9e3a4e6a524}{10895}} \textcolor{preprocessor}{\#define RTC\_BKP12R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{10896}} \textcolor{preprocessor}{\#define RTC\_BKP12R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP12R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}{10897}} \textcolor{preprocessor}{\#define RTC\_BKP12R                     RTC\_BKP12R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10898}10898 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10899}10899 \textcolor{comment}{/********************  Bits definition for RTC\_BKP13R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704dac9c54b7afd7e51c026ef0093eed}{10900}} \textcolor{preprocessor}{\#define RTC\_BKP13R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{10901}} \textcolor{preprocessor}{\#define RTC\_BKP13R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP13R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}{10902}} \textcolor{preprocessor}{\#define RTC\_BKP13R                     RTC\_BKP13R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10903}10903 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10904}10904 \textcolor{comment}{/********************  Bits definition for RTC\_BKP14R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ea3d3c00bb891b7702428ab6b13526}{10905}} \textcolor{preprocessor}{\#define RTC\_BKP14R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{10906}} \textcolor{preprocessor}{\#define RTC\_BKP14R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP14R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}{10907}} \textcolor{preprocessor}{\#define RTC\_BKP14R                     RTC\_BKP14R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10908}10908 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10909}10909 \textcolor{comment}{/********************  Bits definition for RTC\_BKP15R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab300e7778a3b5f5e69b9e3c6a2f00244}{10910}} \textcolor{preprocessor}{\#define RTC\_BKP15R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{10911}} \textcolor{preprocessor}{\#define RTC\_BKP15R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP15R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}{10912}} \textcolor{preprocessor}{\#define RTC\_BKP15R                     RTC\_BKP15R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10913}10913 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10914}10914 \textcolor{comment}{/********************  Bits definition for RTC\_BKP16R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a577b0955f75ea83804f5d16b7361a}{10915}} \textcolor{preprocessor}{\#define RTC\_BKP16R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{10916}} \textcolor{preprocessor}{\#define RTC\_BKP16R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP16R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}{10917}} \textcolor{preprocessor}{\#define RTC\_BKP16R                     RTC\_BKP16R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10918}10918 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10919}10919 \textcolor{comment}{/********************  Bits definition for RTC\_BKP17R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6036f283574a87f4d27610040c53eb1e}{10920}} \textcolor{preprocessor}{\#define RTC\_BKP17R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{10921}} \textcolor{preprocessor}{\#define RTC\_BKP17R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP17R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}{10922}} \textcolor{preprocessor}{\#define RTC\_BKP17R                     RTC\_BKP17R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10923}10923 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10924}10924 \textcolor{comment}{/********************  Bits definition for RTC\_BKP18R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55ca335d5c133a1b773affcb87e421c}{10925}} \textcolor{preprocessor}{\#define RTC\_BKP18R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{10926}} \textcolor{preprocessor}{\#define RTC\_BKP18R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP18R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}{10927}} \textcolor{preprocessor}{\#define RTC\_BKP18R                     RTC\_BKP18R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10928}10928 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10929}10929 \textcolor{comment}{/********************  Bits definition for RTC\_BKP19R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eee6977105e1d1972deedeeb87efe2c}{10930}} \textcolor{preprocessor}{\#define RTC\_BKP19R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{10931}} \textcolor{preprocessor}{\#define RTC\_BKP19R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP19R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}{10932}} \textcolor{preprocessor}{\#define RTC\_BKP19R                     RTC\_BKP19R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10933}10933 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10934}10934 \textcolor{comment}{/********************  Bits definition for RTC\_BKP20R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeec737badc73463bb49a095a48d67bc2}{10935}} \textcolor{preprocessor}{\#define RTC\_BKP20R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b5f19073a66dcee2eaca0c90923b50}{10936}} \textcolor{preprocessor}{\#define RTC\_BKP20R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP20R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557a1b70122ed12292c1f816028f2d83}{10937}} \textcolor{preprocessor}{\#define RTC\_BKP20R                     RTC\_BKP20R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10938}10938 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10939}10939 \textcolor{comment}{/********************  Bits definition for RTC\_BKP21R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7e16114a41934fbf014626b0fe7c0f5}{10940}} \textcolor{preprocessor}{\#define RTC\_BKP21R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecfa2f5cd0f514b1398e458bb5fc886}{10941}} \textcolor{preprocessor}{\#define RTC\_BKP21R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP21R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60ae069ac90beeb733c4620b17f45fe8}{10942}} \textcolor{preprocessor}{\#define RTC\_BKP21R                     RTC\_BKP21R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10943}10943 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10944}10944 \textcolor{comment}{/********************  Bits definition for RTC\_BKP22R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga604724e60c084c1bd385ee8b656972d1}{10945}} \textcolor{preprocessor}{\#define RTC\_BKP22R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c7c67e5da8197c53cdafa2ff254160}{10946}} \textcolor{preprocessor}{\#define RTC\_BKP22R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP22R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568e2225a3b5c5666a729a17189648a3}{10947}} \textcolor{preprocessor}{\#define RTC\_BKP22R                     RTC\_BKP22R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10948}10948 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10949}10949 \textcolor{comment}{/********************  Bits definition for RTC\_BKP23R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf3d3ad284ef118a7afa39674df0fd1}{10950}} \textcolor{preprocessor}{\#define RTC\_BKP23R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14790c23a043d02c4634985264dfd2f}{10951}} \textcolor{preprocessor}{\#define RTC\_BKP23R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP23R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e40cb790b7431f723d5caec93d3cfc}{10952}} \textcolor{preprocessor}{\#define RTC\_BKP23R                     RTC\_BKP23R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10953}10953 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10954}10954 \textcolor{comment}{/********************  Bits definition for RTC\_BKP24R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa647a1ceccf1ccb88dd8b33f91aa15}{10955}} \textcolor{preprocessor}{\#define RTC\_BKP24R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dd76626ef5b916473f3d74b2000c5e}{10956}} \textcolor{preprocessor}{\#define RTC\_BKP24R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP24R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e457275021edcaba95f52d7566ee16}{10957}} \textcolor{preprocessor}{\#define RTC\_BKP24R                     RTC\_BKP24R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10958}10958 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10959}10959 \textcolor{comment}{/********************  Bits definition for RTC\_BKP25R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa31121083fadc9db5abcad490d293f3a}{10960}} \textcolor{preprocessor}{\#define RTC\_BKP25R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0c53403a0c62c71fec1de162c4c9a}{10961}} \textcolor{preprocessor}{\#define RTC\_BKP25R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP25R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8257964f1f6451fd00400415480bf89c}{10962}} \textcolor{preprocessor}{\#define RTC\_BKP25R                     RTC\_BKP25R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10963}10963 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10964}10964 \textcolor{comment}{/********************  Bits definition for RTC\_BKP26R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c26c5224ba41f7cac96b3a1f507605}{10965}} \textcolor{preprocessor}{\#define RTC\_BKP26R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859f3b1aa74472f46601499d01f9dcd7}{10966}} \textcolor{preprocessor}{\#define RTC\_BKP26R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP26R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35d06ba20491492c8f98d1bee11144c9}{10967}} \textcolor{preprocessor}{\#define RTC\_BKP26R                     RTC\_BKP26R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10968}10968 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10969}10969 \textcolor{comment}{/********************  Bits definition for RTC\_BKP27R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879711d7736399ef4b902b9f1bf4c5b6}{10970}} \textcolor{preprocessor}{\#define RTC\_BKP27R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada28f0d813aa2126009ecb2cb2a609b9}{10971}} \textcolor{preprocessor}{\#define RTC\_BKP27R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP27R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f341f31bf0ae28240b71994c2752766}{10972}} \textcolor{preprocessor}{\#define RTC\_BKP27R                     RTC\_BKP27R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10973}10973 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10974}10974 \textcolor{comment}{/********************  Bits definition for RTC\_BKP28R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72e1f99d44355850668438fc2a95d36}{10975}} \textcolor{preprocessor}{\#define RTC\_BKP28R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333796bde935736450d94b4127801eab}{10976}} \textcolor{preprocessor}{\#define RTC\_BKP28R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP28R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8c2a2e55941ecf3e1571969310993a}{10977}} \textcolor{preprocessor}{\#define RTC\_BKP28R                     RTC\_BKP28R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10978}10978 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10979}10979 \textcolor{comment}{/********************  Bits definition for RTC\_BKP29R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad92fe45d92c458f93b20bc1fdf04867e}{10980}} \textcolor{preprocessor}{\#define RTC\_BKP29R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab1e15c7f06179a39265ce4ee573c4b}{10981}} \textcolor{preprocessor}{\#define RTC\_BKP29R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP29R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c9d5556c654f13b2eefba1f1b556d0}{10982}} \textcolor{preprocessor}{\#define RTC\_BKP29R                     RTC\_BKP29R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10983}10983 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10984}10984 \textcolor{comment}{/********************  Bits definition for RTC\_BKP30R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730f9cc24b11fdcb6dd00bd2001009d7}{10985}} \textcolor{preprocessor}{\#define RTC\_BKP30R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7968c29d465d088120c8307a66f19e31}{10986}} \textcolor{preprocessor}{\#define RTC\_BKP30R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP30R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99266fb92cace8daf6cdc0271ec0471c}{10987}} \textcolor{preprocessor}{\#define RTC\_BKP30R                     RTC\_BKP30R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10988}10988 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10989}10989 \textcolor{comment}{/********************  Bits definition for RTC\_BKP31R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab769fd117abe49bbdbf29263dc6bc077}{10990}} \textcolor{preprocessor}{\#define RTC\_BKP31R\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720a52ec33ec62ce994f2f31d6a91b70}{10991}} \textcolor{preprocessor}{\#define RTC\_BKP31R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP31R\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4a6af93f8286429d9f388dab8de1ad}{10992}} \textcolor{preprocessor}{\#define RTC\_BKP31R                     RTC\_BKP31R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10993}10993 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10994}10994 \textcolor{comment}{/******************** Number of backup registers ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70de60adf3ddd7d029bb2c6ae26d9584}{10995}} \textcolor{preprocessor}{\#define RTC\_BKP\_NUMBER                 0x00000020U}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10996}10996 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10997}10997 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10998}10998 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l10999}10999 \textcolor{comment}{/*                          Serial Audio Interface                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11000}11000 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11001}11001 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11002}11002 \textcolor{comment}{/********************  Bit definition for SAI\_GCR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3596439a719242d099b69fcfa2e2735f}{11003}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae142457b7ad834dc9568aa2113156e57}{11004}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Msk         (0x3UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc29912477e15bf48a732a8a3b55ae81}{11005}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN             SAI\_GCR\_SYNCIN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d53daedcc93ebd30f9c358955cd3362}{11006}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_0           (0x1UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c65de3f7ddbf31c90da6b1453a2ff69}{11007}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_1           (0x2UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31bddc34a2fce523530049ffd58e4cf}{11009}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d05f2b8f20817217b51ba114dd846b2}{11010}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Msk        (0x3UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b9aa1a30108cdfe3088c4cacaeb27e}{11011}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT            SAI\_GCR\_SYNCOUT\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3a859999059ec321655a71ff53440f}{11012}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_0          (0x1UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c03899faccbae6c741743eb032dedc}{11013}} \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_1          (0x2UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11015}11015 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c9f7f6119faab85c83a1ee265c29b5}{11016}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d51e6ffc2732a2278709de466a3bf}{11017}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Msk          (0x3UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51af4b787c1e5e049f3bb22b82902866}{11018}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE              SAI\_xCR1\_MODE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24269e60d3836bf6524a8e56b2f8bba1}{11019}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_0            (0x1UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c25169081899de44a05e793e46d7ca5}{11020}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_1            (0x2UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d7507ff3a66fb674245dce3a5dc28c}{11022}} \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Pos        (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61c528ed530fec9d29caea0801c9471}{11023}} \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Msk        (0x3UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8432db16a815678078cb1ffbd31a6f}{11024}} \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG            SAI\_xCR1\_PRTCFG\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d920226316389ecf03b9854ddf9755}{11025}} \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_0          (0x1UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8714977ece0c80ddb952222a0923d81d}{11026}} \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_1          (0x2UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b5dbc6fe42d39db0c57fb4d9ec842f}{11028}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1442faec160eb3d9bfd355651f5660bb}{11029}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Msk            (0x7UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1204482a8c5427bffe720848696097}{11030}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DS                SAI\_xCR1\_DS\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5dd23287a176f80d241f0dfb8fcc7d}{11031}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_0              (0x1UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4148a11a2d9ac1a97da766bd585e5c8a}{11032}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_1              (0x2UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50b27e8638b16d12ef00e80bf0f097e}{11033}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_2              (0x4UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79cf2a812472095d8d20da4ac1c6e2d7}{11035}} \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7090401d3536d75a130fc37ba5abba59}{11036}} \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Msk      (0x1UL << SAI\_xCR1\_LSBFIRST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dbec701e43531946ca96792b63e5ff}{11037}} \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST          SAI\_xCR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee06b6c2bdfba648834ad770c1601c6}{11038}} \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0551438c4a6dafc7e3bf406e1d65b70c}{11039}} \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Msk         (0x1UL << SAI\_xCR1\_CKSTR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c0c68bf65088e0ddeb9a1759aff3f7}{11040}} \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR             SAI\_xCR1\_CKSTR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5cd8ab66ccb209ad39f11c4f7920}{11042}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c02b5747362be1f6cb43a13a195f3}{11043}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Msk        (0x3UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0179f00f5bd962763b6425d930d449db}{11044}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN            SAI\_xCR1\_SYNCEN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62d1d3571fbfe85bdaa913b2911856e}{11045}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_0          (0x1UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59a87c05a0e147d3ed2364ccf91b18b}{11046}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_1          (0x2UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga874fbb5dd015d87bf4ddc9b84554a194}{11048}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd95ae102a9e7119e97ec3280d9a749}{11049}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Msk          (0x1UL << SAI\_xCR1\_MONO\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f2b989e1a54b2c4393cd222e54f4d2}{11050}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO              SAI\_xCR1\_MONO\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4c6f43fb34aa01b72a7563f125efb7}{11051}} \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Pos       (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106626aa8411c5971efa5b6e3624fae8}{11052}} \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Msk       (0x1UL << SAI\_xCR1\_OUTDRIV\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c79a642d52f20f97ab575f655b1ddea}{11053}} \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV           SAI\_xCR1\_OUTDRIV\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f838a3809c0d0b3ba17f884b63e828}{11054}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eca508bb68775d39b9c7882ddf6e329}{11055}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Msk         (0x1UL << SAI\_xCR1\_SAIEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916f81ebe07b5109b0ca405d41eb95b}{11056}} \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN             SAI\_xCR1\_SAIEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada68ed9b6b899425b7f7c169270ad712}{11057}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Pos         (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a095203e269d44ceef7182016d190a}{11058}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Msk         (0x1UL << SAI\_xCR1\_DMAEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed9d19f7ddcdf86b0db1843a1b0d6cd}{11059}} \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN             SAI\_xCR1\_DMAEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3401f1d9c7ae944406aa82eef54993}{11060}} \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Pos         (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f67f1090f09a579226e8e54a0423967}{11061}} \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Msk         (0x1UL << SAI\_xCR1\_NODIV\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98132c4a713c61f232c51b5c5e73622d}{11062}} \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV             SAI\_xCR1\_NODIV\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f41379c389e4a9304b379f4b5df51ba}{11064}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Pos        (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ea9e4df0935736849dcdf54611a04d}{11065}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Msk        (0xFUL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d3161434e2c4613f37ebe676735aaf}{11066}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV            SAI\_xCR1\_MCKDIV\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a62dda2c1af628ead9fd7db830c69}{11067}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_0          (0x1UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa253fffbd9bb4a514266afd305016485}{11068}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_1          (0x2UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fa7d8a7306afaacd841374f5baa3e9}{11069}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_2          (0x4UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac064c863cb6d75c11728a4642079fe99}{11070}} \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_3          (0x8UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11072}11072 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7308baa15f5832bc4df39bd2f039f2d5}{11073}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40a81a34d00d587f50972ded31d0149}{11074}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Msk           (0x7UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713102e56f4bb8c7c942662c82d04463}{11075}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH               SAI\_xCR2\_FTH\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71082a8712881f93ee19875609c699a}{11076}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_0             (0x1UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada48fb2897794cd0d5436909c9706046}{11077}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_1             (0x2UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5eb07982aa5bbfff3e392351ad7735}{11078}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_2             (0x4UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b046efbd9f1c0afcfd4a876f3b49ed}{11080}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff96f0a1e53a70d90ec40732d61d6ae}{11081}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Msk        (0x1UL << SAI\_xCR2\_FFLUSH\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2baa86fa37d7709b06a04664a52be0a1}{11082}} \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH            SAI\_xCR2\_FFLUSH\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361eefcba48c35563a265c3d83945f7}{11083}} \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6efc5e456fdef347eb5b4a628f2cce}{11084}} \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Msk          (0x1UL << SAI\_xCR2\_TRIS\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb67ecd983af1e4f8c9a5935c013752d}{11085}} \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS              SAI\_xCR2\_TRIS\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24bdecec495cc7bf0eeddf307a841630}{11086}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7d3f1efe45598ee57465c7cbb2cb2}{11087}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Msk          (0x1UL << SAI\_xCR2\_MUTE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga000d56139b0c8d823a8000c8c210b247}{11088}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE              SAI\_xCR2\_MUTE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86de0332373fa2b288918c59d0e9d5f5}{11089}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f2e0d05d31d7500c5f9f1311a5c34}{11090}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Msk       (0x1UL << SAI\_xCR2\_MUTEVAL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba4ba2073e0737d432aeca306cc47e2}{11091}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL           SAI\_xCR2\_MUTEVAL\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43b6df753976ea14ca446ec5997ad3e}{11093}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1cbc4c7a73e43a210179d0c78911e5}{11094}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Msk       (0x3FUL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeea35e023c198d82d24fa64ab3081d9}{11095}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT           SAI\_xCR2\_MUTECNT\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738aaa45d7140ea8adb69990c6b73f11}{11096}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_0         (0x01UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8646398473c7b5d42ae6172796848562}{11097}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_1         (0x02UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008e089b87f5e7a0a63c565e1f59c206}{11098}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_2         (0x04UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1271dbdafa65f001779fedc9c9320166}{11099}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_3         (0x08UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa52897b581b1d2f36a23027f74770}{11100}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_4         (0x10UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296db2ad211b0c3b4330a4c3b1f0233f}{11101}} \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_5         (0x20UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1547c8ec9103dba12ce7c3afed8656}{11103}} \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Pos           (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c39ecaa057468ee1fad2365094ab81e}{11104}} \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Msk           (0x1UL << SAI\_xCR2\_CPL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8f6db7fd5fe5f0e264fa6c184d02e1}{11105}} \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL               SAI\_xCR2\_CPL\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c8e5d16da96f0418d7701d649fa5e2}{11107}} \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dd7923dfbd89cb44d9879c1359f522}{11108}} \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Msk          (0x3UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8732274be296455ea01ac0b95232c4d}{11109}} \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP              SAI\_xCR2\_COMP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e73ed73e3404aa41ae0edad8af036f8}{11110}} \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_0            (0x1UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d441ea4c041f91e4879a5b32278128}{11111}} \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_1            (0x2UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11113}11113 \textcolor{comment}{/******************  Bit definition for SAI\_xFRCR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671ddc336838bcc5342bbb1014b4e3e9}{11114}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ce2796117236185a5b2b438a63bd5}{11115}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Msk          (0xFFUL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7145cd48fe5f1135082db1dd5bab5697}{11116}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL              SAI\_xFRCR\_FRL\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeeb587d1dd769e9dba21d96c15b0a5d}{11117}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_0            (0x01UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c5bdfa2777ca5890798d7aaf7067b9}{11118}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_1            (0x02UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e705e32fff1ba410938636af8b5bc38}{11119}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_2            (0x04UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad568d991beac0d0f1970ec66731c974b}{11120}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_3            (0x08UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c72db15f0f18329f497d1809be47298}{11121}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_4            (0x10UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef47f5def6ac6f7e18c52349e427a0a}{11122}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_5            (0x20UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e4b5d4429a6b6558bf92565a16de6a}{11123}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_6            (0x40UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a63a0bbb35ceb0fedbd1f32c0205544}{11124}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_7            (0x80UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f66607de70c6d42ee28d41dd26e05a7}{11126}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7018a5b8b4675c935bcff34b09112d}{11127}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Msk        (0x7FUL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5da4d6d92e108bac869ca37a1d9510c}{11128}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL            SAI\_xFRCR\_FSALL\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a6c7e235ee451ed574092b0ceb974e1}{11129}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_0          (0x01UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a74c00e149382365fa40c1fe4535794}{11130}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_1          (0x02UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a7f33c72264a5adeb95cb02e413601}{11131}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_2          (0x04UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a31862f1e9c31bf35e35eea8920f38}{11132}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_3          (0x08UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcbbf60f36e99c371327f02a9d151ae}{11133}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_4          (0x10UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520f01c1d1fa3f61c3b1acb5864cd6aa}{11134}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_5          (0x20UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523a1caf60b37eb9cc56f19e7d0dd91a}{11135}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_6          (0x40UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c0a0aae5d93cc0355713b0015f5ad5}{11137}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa196b6a2d38399d7609dc00d616d1df8}{11138}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Msk        (0x1UL << SAI\_xFRCR\_FSDEF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b9e1700cf196e3dec87c1362023ca29}{11139}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF            SAI\_xFRCR\_FSDEF\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373cdc809717eb659d260bd5c96052ae}{11140}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Pos        (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52ffc70b461802914f63872ba9b818}{11141}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Msk        (0x1UL << SAI\_xFRCR\_FSPOL\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e8613bc470ec537f6ee8e93bf06324}{11142}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL            SAI\_xFRCR\_FSPOL\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24290bd00c42cc6f6c039a410f6d477}{11143}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Pos        (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9f50db25a669948f7ce3fb922fb281}{11144}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Msk        (0x1UL << SAI\_xFRCR\_FSOFF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250708d79ab12828bb6388390790a406}{11145}} \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF            SAI\_xFRCR\_FSOFF\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11147}11147 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a91a67abdf0da4d675611ec50a06d0}{11148}} \textcolor{preprocessor}{\#define  SAI\_xFRCR\_FSPO                      SAI\_xFRCR\_FSPOL}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11149}11149 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11150}11150 \textcolor{comment}{/******************  Bit definition for SAI\_xSLOTR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111e482844178a173a8f41b525169d5}{11151}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d036ba3f7e36c803c71a2a79672d6}{11152}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Msk       (0x1FUL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7765ebf87061237afaa5995af169e52}{11153}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF           SAI\_xSLOTR\_FBOFF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b408483c0ead128ebc644ae18f56640}{11154}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_0         (0x01UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bccac768ad131f506077eb62bae5735}{11155}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_1         (0x02UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd460f33d3668f3ff845d5bcdb09d1a}{11156}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_2         (0x04UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d37e327ea19b508974044944370f67}{11157}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_3         (0x08UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dc62365e1f26821a794a1d6d445e65}{11158}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_4         (0x10UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ba057e4b77973dfaaef2c9800cec9}{11160}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70a983dcea1fe337fec2bf4021507ac}{11161}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Msk      (0x3UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5a75af6a1bddfb90900eb32a954b79}{11162}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ          SAI\_xSLOTR\_SLOTSZ\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43df0af67bd0155111e18bcecbdf7ad}{11163}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_0        (0x1UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf84f10c4f64d886eed350d7227f112a2}{11164}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_1        (0x2UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6264dd73058c7bd40fd3950df82b7df}{11166}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4d243f58aa0f58500eeb7452f0bb1}{11167}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Msk      (0xFUL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb9f8174d764be83e5317d3e1035d7}{11168}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT          SAI\_xSLOTR\_NBSLOT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4da866d6d37aa5bf683719627e987d}{11169}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_0        (0x1UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa38bb50c74d9be58506d6254fcb9eb}{11170}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_1        (0x2UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6583a05ab1fb085bd3a8efb549a66cd0}{11171}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_2        (0x4UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbba380cbd21b4a615f3e3c6f5787f5b}{11172}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_3        (0x8UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf498ab7e7454c5b9f7abee8c64b2c14}{11174}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Pos      (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517cf20ca5da6d17ec05b9e5049758c8}{11175}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Msk      (0xFFFFUL << SAI\_xSLOTR\_SLOTEN\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3be5abc4ae85eb99423ad87c2742813}{11176}} \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN          SAI\_xSLOTR\_SLOTEN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11178}11178 \textcolor{comment}{/*******************  Bit definition for SAI\_xIMR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf2e78cd3ffbb21948cad54c3c972918}{11179}} \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65abc8ca7397bba3e07784810672867}{11180}} \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Msk      (0x1UL << SAI\_xIMR\_OVRUDRIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cf98322a8a9297bf189674085a3c4d}{11181}} \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE          SAI\_xIMR\_OVRUDRIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00739139ca3f5f71d22e22d1978685ad}{11182}} \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Pos     (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026858e17c0efd7ad04e831b042834b4}{11183}} \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Msk     (0x1UL << SAI\_xIMR\_MUTEDETIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d1812361eb7081a60d575fbc1c664e}{11184}} \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE         SAI\_xIMR\_MUTEDETIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f837d23af2d53f4e3d898022802042}{11185}} \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bfd2169a8c13e6f15fe1a132225b95b}{11186}} \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Msk      (0x1UL << SAI\_xIMR\_WCKCFGIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bce2334c9381068661356c84b947507}{11187}} \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE          SAI\_xIMR\_WCKCFGIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b4fd326dddabe81176f56b1cabcb64}{11188}} \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7dbd857d1a5b9c88784aca909afc08}{11189}} \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Msk        (0x1UL << SAI\_xIMR\_FREQIE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ddbd32ec7f069219827247614454f9}{11190}} \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE            SAI\_xIMR\_FREQIE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86a46345bc3f11ddb1eafafd3420e1f}{11191}} \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af01186ba392eafd14821bd46230fe7}{11192}} \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Msk       (0x1UL << SAI\_xIMR\_CNRDYIE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c51a8eacd28e521cf3da6d3a427a32}{11193}} \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE           SAI\_xIMR\_CNRDYIE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cc1957ee125656d1b8aa7ae64319fd}{11194}} \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339fb62c537f4287f9f2d89b5c847ddf}{11195}} \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_AFSDETIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef4af228a1ce820c6d83615aa5cd5c}{11196}} \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE          SAI\_xIMR\_AFSDETIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7908758af62d57364f6fc6e1610daa}{11197}} \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94fce570eda325f7d87e569e83066a7}{11198}} \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_LFSDETIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac59347c7f574af79b586a793b2160f}{11199}} \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE          SAI\_xIMR\_LFSDETIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11201}11201 \textcolor{comment}{/********************  Bit definition for SAI\_xSR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6086f9aaa09a16f7289f24e15d0f0d0b}{11202}} \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93f1eec99b3a94d70572bfd2954baf3}{11203}} \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Msk         (0x1UL << SAI\_xSR\_OVRUDR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac935e26343913d548d1fa4a1d53d37df}{11204}} \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR             SAI\_xSR\_OVRUDR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c77b2c24af600d1ef937b142f3916f0}{11205}} \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f2790587c0d4cf75f370439ad149e2}{11206}} \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Msk        (0x1UL << SAI\_xSR\_MUTEDET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f97a8a22c3301d76e3704fb70d1234}{11207}} \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET            SAI\_xSR\_MUTEDET\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f719c4770f3800eabde9fb910f8724f}{11208}} \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95859114172ea9c219fcb679529a77e}{11209}} \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Msk         (0x1UL << SAI\_xSR\_WCKCFG\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85199d384ead397bc7e5874b948e798}{11210}} \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG             SAI\_xSR\_WCKCFG\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492bf9618fda55168531c4ff2fca062f}{11211}} \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1520380c57359677cdecbd5821749707}{11212}} \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Msk           (0x1UL << SAI\_xSR\_FREQ\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5530f57526edd6dc0d2774042f8f5cc}{11213}} \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ               SAI\_xSR\_FREQ\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e61bf4fe0792b8202813e9d6a287b3}{11214}} \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66797308c7eab1cacda93d61b1ebe6}{11215}} \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Msk          (0x1UL << SAI\_xSR\_CNRDY\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59176cbf38a7bf9913215ca9cc716da7}{11216}} \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY              SAI\_xSR\_CNRDY\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6237fcdbf69fad41aedf9d1d967db8}{11217}} \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e59c0b337ca328c2762652b846ba48}{11218}} \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Msk         (0x1UL << SAI\_xSR\_AFSDET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc2e10428061bed46dc98ae7aa7f31}{11219}} \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET             SAI\_xSR\_AFSDET\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2653be68c22c491c00d43ba084432e37}{11220}} \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0075c459d115ed3ee6e6085209179cf7}{11221}} \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Msk         (0x1UL << SAI\_xSR\_LFSDET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d45adbe2be27461e25ecbf736e0500}{11222}} \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET             SAI\_xSR\_LFSDET\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ca0c37e9f00235f427c42ac9eae92}{11224}} \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e049ae91d8dbee879191ddab9b6d283}{11225}} \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Msk           (0x7UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59818375f1cff9c6f6f7236282786e05}{11226}} \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL               SAI\_xSR\_FLVL\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997ab54aae94ba235453fdfabd9d87ce}{11227}} \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_0             (0x1UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506ef457d3e6a1b29c0d2d823574d30a}{11228}} \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_1             (0x2UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ba36509d0ee8a339bd65002529fe5d}{11229}} \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_2             (0x4UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11231}11231 \textcolor{comment}{/******************  Bit definition for SAI\_xCLRFR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cfc6a361be9d6dfa139e4960048301}{11232}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ea4f5a57b4c811beae7dbe80d320b}{11233}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Msk     (0x1UL << SAI\_xCLRFR\_COVRUDR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2055a162a6d48320dd850efe26666986}{11234}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR         SAI\_xCLRFR\_COVRUDR\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8b541e49261f8e224efff6fd20f9f6}{11235}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Pos    (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8dac615bfe4da6dbe25987d38121b8}{11236}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Msk    (0x1UL << SAI\_xCLRFR\_CMUTEDET\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc93014165f8d5f1543f08ee91602b8}{11237}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET        SAI\_xCLRFR\_CMUTEDET\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a2e04a1057f5ea730861250cf9c8135}{11238}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Pos     (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b83aede02830c000ee104dcd47e7db}{11239}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Msk     (0x1UL << SAI\_xCLRFR\_CWCKCFG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac253542238f77deb2ea84843653cb06b}{11240}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG         SAI\_xCLRFR\_CWCKCFG\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6056eddfaa081b596576bcee2bb9b10d}{11241}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1762733aaa63488c13faacbbe4a0f4a2}{11242}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Msk       (0x1UL << SAI\_xCLRFR\_CFREQ\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6594324f23f4ead6abc8fec3b94e4606}{11243}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ           SAI\_xCLRFR\_CFREQ\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6e9dc12dfa6b841adfbac9ba22087c}{11244}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27141ab0eca0964c54981371066f7f4b}{11245}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Msk      (0x1UL << SAI\_xCLRFR\_CCNRDY\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef77e53ee176c9ba61416ca5503ac717}{11246}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY          SAI\_xCLRFR\_CCNRDY\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdbbfd259ca280d4a3c8c97f811b645a}{11247}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Pos     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a40e4dfe0d74b96b89dd6810450fc3}{11248}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CAFSDET\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc76390a8daf386c8932b54957a6569}{11249}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET         SAI\_xCLRFR\_CAFSDET\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37310cd86e6dc0f6778bcc5786da70b1}{11250}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Pos     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e9b047302722b8705c3d4d9aeda620}{11251}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CLFSDET\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27f000890347520975d00db031f8998}{11252}} \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET         SAI\_xCLRFR\_CLFSDET\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11254}11254 \textcolor{comment}{/******************  Bit definition for SAI\_xDR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac86ca0458b8f569e8fe86e8889b73b}{11255}} \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f238903828ee3057a5e83c564e99323}{11256}} \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Msk           (0xFFFFFFFFUL << SAI\_xDR\_DATA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa01089cc7783e04655bd5cfbf25c6f52}{11257}} \textcolor{preprocessor}{\#define SAI\_xDR\_DATA               SAI\_xDR\_DATA\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11258}11258 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11259}11259 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11260}11260 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11261}11261 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11262}11262 \textcolor{comment}{/*                          SD host Interface                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11263}11263 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11264}11264 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11265}11265 \textcolor{comment}{/******************  Bit definition for SDMMC\_POWER register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752da30868dd4a90b03f1937c8f94899}{11266}} \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ece8aee836b92776b043a2e243b6a88}{11267}} \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_Msk         (0x3UL << SDMMC\_POWER\_PWRCTRL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb122df0347f33b2b7f232c50bc0af16}{11268}} \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL             SDMMC\_POWER\_PWRCTRL\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2679cbd7f8c7dfe0e96d0ee940e96fbe}{11269}} \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_0           (0x1UL << SDMMC\_POWER\_PWRCTRL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5707a613bd54a0d92cde038de8227e}{11270}} \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_1           (0x2UL << SDMMC\_POWER\_PWRCTRL\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11272}11272 \textcolor{comment}{/******************  Bit definition for SDMMC\_CLKCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3abeb730e05437fe1cd17ed444546a1d}{11273}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKDIV\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93ba5d177e66f4e4f11a954040949f4}{11274}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKDIV\_Msk          (0xFFUL << SDMMC\_CLKCR\_CLKDIV\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea90a0b47f6a5cb3f973622bfb5be61b}{11275}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKDIV              SDMMC\_CLKCR\_CLKDIV\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf13f89b81317f4564f80360659dab5}{11276}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKEN\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b34803ea41c89ff1a7a7084f5d4e39}{11277}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKEN\_Msk           (0x1UL << SDMMC\_CLKCR\_CLKEN\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e13de2f05aca8fb35f2ed47a4e02a6}{11278}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKEN               SDMMC\_CLKCR\_CLKEN\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8a515fd31b274de7a0d47ff17938a5}{11279}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_PWRSAV\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514b5ee6c39566250af03c468ec52a9e}{11280}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_PWRSAV\_Msk          (0x1UL << SDMMC\_CLKCR\_PWRSAV\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0786d18e491c195c762e38f745312d}{11281}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_PWRSAV              SDMMC\_CLKCR\_PWRSAV\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8420bd67d100729ec0c850b5d0b73614}{11282}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_BYPASS\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d20dacf81569d1b897f68d6d12f1fd}{11283}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_BYPASS\_Msk          (0x1UL << SDMMC\_CLKCR\_BYPASS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d168ec6bd3d9524bb9787397b8d351}{11284}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_BYPASS              SDMMC\_CLKCR\_BYPASS\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ac7c51c276f177f8961cf3deab08d7}{11286}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_Pos          (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a47b44bd68134a7088c9cec6bd9e38}{11287}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_Msk          (0x3UL << SDMMC\_CLKCR\_WIDBUS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53238d15f901373c70f4948c466422c2}{11288}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS              SDMMC\_CLKCR\_WIDBUS\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4201a1808b7e3218a3fa13dc4d6b0f9}{11289}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_0            (0x1UL << SDMMC\_CLKCR\_WIDBUS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab699ad42b7dddd3af4dd41e1ef7a410b}{11290}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_1            (0x2UL << SDMMC\_CLKCR\_WIDBUS\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd4144b58be0c999822af8220958157}{11292}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_NEGEDGE\_Pos         (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19b05a37027a07f6d1d02f095095892}{11293}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_NEGEDGE\_Msk         (0x1UL << SDMMC\_CLKCR\_NEGEDGE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{11294}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_NEGEDGE             SDMMC\_CLKCR\_NEGEDGE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed44a05b8ad5260b33ab9f074ebf086d}{11295}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_HWFC\_EN\_Pos         (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dda351734eb6ee72ce16471677f02d}{11296}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_HWFC\_EN\_Msk         (0x1UL << SDMMC\_CLKCR\_HWFC\_EN\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73898c6efbc8f7962ba99dc8ae678473}{11297}} \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_HWFC\_EN             SDMMC\_CLKCR\_HWFC\_EN\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11299}11299 \textcolor{comment}{/*******************  Bit definition for SDMMC\_ARG register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc529d60e25703076fb7d84f0b718a2}{11300}} \textcolor{preprocessor}{\#define SDMMC\_ARG\_CMDARG\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f1613daa7e41d81100e54e47737284}{11301}} \textcolor{preprocessor}{\#define SDMMC\_ARG\_CMDARG\_Msk            (0xFFFFFFFFUL << SDMMC\_ARG\_CMDARG\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb98ca0913d067ef24dc5ae77aaead9}{11302}} \textcolor{preprocessor}{\#define SDMMC\_ARG\_CMDARG                SDMMC\_ARG\_CMDARG\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11304}11304 \textcolor{comment}{/*******************  Bit definition for SDMMC\_CMD register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad08dec34c6ed44ae015658446d81be7a}{11305}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDINDEX\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e2dd2faef1f17b22b9ea4ce1c93401}{11306}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDINDEX\_Msk          (0x3FUL << SDMMC\_CMD\_CMDINDEX\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1c15c9588468c1302c1e4e77261653}{11307}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDINDEX              SDMMC\_CMD\_CMDINDEX\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c9f082cda630ce262d40c3f04289c4}{11309}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0615e5c80745c9562df25ba38455f52e}{11310}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_Msk          (0x3UL << SDMMC\_CMD\_WAITRESP\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d333417d67929cdd916b947323cf7e}{11311}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP              SDMMC\_CMD\_WAITRESP\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02708f4a3f5070683c373c7aeb3f035}{11312}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_0            (0x1UL << SDMMC\_CMD\_WAITRESP\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1144b1791761945500d7627c969fffec}{11313}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_1            (0x2UL << SDMMC\_CMD\_WAITRESP\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8948dd92c65adebd7cc9de87ce0359b}{11315}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITINT\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dc8444e9112af14cf5df67b0dac58d}{11316}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITINT\_Msk           (0x1UL << SDMMC\_CMD\_WAITINT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e27932e37eb3de74eea7f9f07e689a}{11317}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITINT               SDMMC\_CMD\_WAITINT\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875ca9dc535aa46ff3667005621cc1e0}{11318}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITPEND\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86cb576711ccd02b011f8bce7cda1eb}{11319}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITPEND\_Msk          (0x1UL << SDMMC\_CMD\_WAITPEND\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae91836cca981d6b0fde3621876ce078}{11320}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITPEND              SDMMC\_CMD\_WAITPEND\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93dcc264a4dd6df09bc5d89e489062f0}{11321}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_CPSMEN\_Pos            (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705b5643c32bd79d28c802fd6d591df8}{11322}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_CPSMEN\_Msk            (0x1UL << SDMMC\_CMD\_CPSMEN\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a08be5009835b5537cc75db92378bc}{11323}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_CPSMEN                SDMMC\_CMD\_CPSMEN\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1163d2ac5c46389e311bd839d3aa2c}{11324}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_SDIOSUSPEND\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28fd0f700af6b19868a71c043aa391f}{11325}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_SDIOSUSPEND\_Msk       (0x1UL << SDMMC\_CMD\_SDIOSUSPEND\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb2a41639369a8c17cdb7b900b645a9}{11326}} \textcolor{preprocessor}{\#define SDMMC\_CMD\_SDIOSUSPEND           SDMMC\_CMD\_SDIOSUSPEND\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11328}11328 \textcolor{comment}{/*****************  Bit definition for SDMMC\_RESPCMD register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32b1b1169683fc4027b13025e9eabb5}{11329}} \textcolor{preprocessor}{\#define SDMMC\_RESPCMD\_RESPCMD\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ced7ecfc7e7ce124f94a8bbf5aa05b}{11330}} \textcolor{preprocessor}{\#define SDMMC\_RESPCMD\_RESPCMD\_Msk       (0x3FUL << SDMMC\_RESPCMD\_RESPCMD\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e206f7adb1bda900b3135789664ba34}{11331}} \textcolor{preprocessor}{\#define SDMMC\_RESPCMD\_RESPCMD           SDMMC\_RESPCMD\_RESPCMD\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11333}11333 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP0 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d40bcfa2d425b38d823b65207f0e45c}{11334}} \textcolor{preprocessor}{\#define SDMMC\_RESP0\_CARDSTATUS0\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcde395d9330773cc369c28b9a25ef4}{11335}} \textcolor{preprocessor}{\#define SDMMC\_RESP0\_CARDSTATUS0\_Msk     (0xFFFFFFFFUL << SDMMC\_RESP0\_CARDSTATUS0\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a76665607a039fc166c00e7636af77}{11336}} \textcolor{preprocessor}{\#define SDMMC\_RESP0\_CARDSTATUS0         SDMMC\_RESP0\_CARDSTATUS0\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11338}11338 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d44f3056eeb39f77da4eb8707f3987f}{11339}} \textcolor{preprocessor}{\#define SDMMC\_RESP1\_CARDSTATUS1\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5f25c0eb9d05c502574d632299316f}{11340}} \textcolor{preprocessor}{\#define SDMMC\_RESP1\_CARDSTATUS1\_Msk     (0xFFFFFFFFUL << SDMMC\_RESP1\_CARDSTATUS1\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9197b64efae54c6d08eb26f0062b4c}{11341}} \textcolor{preprocessor}{\#define SDMMC\_RESP1\_CARDSTATUS1         SDMMC\_RESP1\_CARDSTATUS1\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11343}11343 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d528e0a66db61dcc3f3503a8f5dad8f}{11344}} \textcolor{preprocessor}{\#define SDMMC\_RESP2\_CARDSTATUS2\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4655758dfbab01311fa6ad93a1feb6b2}{11345}} \textcolor{preprocessor}{\#define SDMMC\_RESP2\_CARDSTATUS2\_Msk     (0xFFFFFFFFUL << SDMMC\_RESP2\_CARDSTATUS2\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a856daa6999644c52d7ff763d3560}{11346}} \textcolor{preprocessor}{\#define SDMMC\_RESP2\_CARDSTATUS2         SDMMC\_RESP2\_CARDSTATUS2\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11348}11348 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP3 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96690b8f7dd871eba161311ed16cd81e}{11349}} \textcolor{preprocessor}{\#define SDMMC\_RESP3\_CARDSTATUS3\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9f01b01440fd4141a39c86374ff564}{11350}} \textcolor{preprocessor}{\#define SDMMC\_RESP3\_CARDSTATUS3\_Msk     (0xFFFFFFFFUL << SDMMC\_RESP3\_CARDSTATUS3\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2d1998f2f5f3321d551b7e8603744}{11351}} \textcolor{preprocessor}{\#define SDMMC\_RESP3\_CARDSTATUS3         SDMMC\_RESP3\_CARDSTATUS3\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11353}11353 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP4 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11483212966fa213c1ed8b3d82b4d1ad}{11354}} \textcolor{preprocessor}{\#define SDMMC\_RESP4\_CARDSTATUS4\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72504409b88bdf4b360a21ad51e8f46}{11355}} \textcolor{preprocessor}{\#define SDMMC\_RESP4\_CARDSTATUS4\_Msk     (0xFFFFFFFFUL << SDMMC\_RESP4\_CARDSTATUS4\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93a5368ecfc5d22784f2c238ad97304}{11356}} \textcolor{preprocessor}{\#define SDMMC\_RESP4\_CARDSTATUS4         SDMMC\_RESP4\_CARDSTATUS4\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11358}11358 \textcolor{comment}{/******************  Bit definition for SDMMC\_DTIMER register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ad6be96459119da1c505eede85f609}{11359}} \textcolor{preprocessor}{\#define SDMMC\_DTIMER\_DATATIME\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abcb55be7404b6bf6cf65cb394ddb09}{11360}} \textcolor{preprocessor}{\#define SDMMC\_DTIMER\_DATATIME\_Msk       (0xFFFFFFFFUL << SDMMC\_DTIMER\_DATATIME\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224a428df9ecc9189df6e22a04097571}{11361}} \textcolor{preprocessor}{\#define SDMMC\_DTIMER\_DATATIME           SDMMC\_DTIMER\_DATATIME\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11363}11363 \textcolor{comment}{/******************  Bit definition for SDMMC\_DLEN register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68fb3d57e7a13bcbab240a08aa7a6f8}{11364}} \textcolor{preprocessor}{\#define SDMMC\_DLEN\_DATALENGTH\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545b4c7955a454414ac35b694ee093ae}{11365}} \textcolor{preprocessor}{\#define SDMMC\_DLEN\_DATALENGTH\_Msk       (0x1FFFFFFUL << SDMMC\_DLEN\_DATALENGTH\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fae2078793d7d6047316af60ab1ab0}{11366}} \textcolor{preprocessor}{\#define SDMMC\_DLEN\_DATALENGTH           SDMMC\_DLEN\_DATALENGTH\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11368}11368 \textcolor{comment}{/******************  Bit definition for SDMMC\_DCTRL register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e93668a6aa8cb7a8cd2674f9da9121}{11369}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTEN\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4cfb920cdcef069f1b74331b67940b}{11370}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTEN\_Msk            (0x1UL << SDMMC\_DCTRL\_DTEN\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90892e49a5447bde575387ef238e6342}{11371}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTEN                SDMMC\_DCTRL\_DTEN\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0833b1fada7444ce94039b933da3c9db}{11372}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTDIR\_Pos           (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29de6487f02ebee5705f55de1d77b19}{11373}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTDIR\_Msk           (0x1UL << SDMMC\_DCTRL\_DTDIR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ab89c4db40d4cec9f0f1e26c5f27d}{11374}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTDIR               SDMMC\_DCTRL\_DTDIR\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffec8d01a86b08058bc094f4e3c0b98e}{11375}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2316657b2dc125d7fe591b57783d68d0}{11376}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE\_Msk          (0x1UL << SDMMC\_DCTRL\_DTMODE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043db7a31c549b3386ff112319a9cf4}{11377}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE              SDMMC\_DCTRL\_DTMODE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a5da7a5e252b1196ab13702079c77}{11378}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DMAEN\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64efa392421ee3abb21f8565e5824c13}{11379}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DMAEN\_Msk           (0x1UL << SDMMC\_DCTRL\_DMAEN\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4fcb4a5ec9a4e8d077a5edc82ebf8}{11380}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DMAEN               SDMMC\_DCTRL\_DMAEN\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afdf25e4c23f9e254066c446516a22f}{11382}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95a5821888043cfff50ef1f10c57f5a}{11383}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_Msk      (0xFUL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84dfb9cba5c3ad118b6379617c909ac8}{11384}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE          SDMMC\_DCTRL\_DBLOCKSIZE\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{11385}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_0        (0x1UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{11386}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_1        (0x2UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{11387}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_2        (0x4UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{11388}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_3        (0x8UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9543e917c9d48ea14fe2775748582b1}{11390}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTART\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7177b577a694fe00cb8ca41e00cbe4c}{11391}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTART\_Msk         (0x1UL << SDMMC\_DCTRL\_RWSTART\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{11392}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTART             SDMMC\_DCTRL\_RWSTART\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7896b7f45eddd0732a5eba6a6ddc5666}{11393}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTOP\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389305134007d2210ad22904f124c018}{11394}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTOP\_Msk          (0x1UL << SDMMC\_DCTRL\_RWSTOP\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{11395}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTOP              SDMMC\_DCTRL\_RWSTOP\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc76f0bce0ca56e86547f0b5db1707c}{11396}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWMOD\_Pos           (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f98e0254fae787e28b682894f1c5f10}{11397}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWMOD\_Msk           (0x1UL << SDMMC\_DCTRL\_RWMOD\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac7b9cf875b9f9cac927c94387fe911}{11398}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWMOD               SDMMC\_DCTRL\_RWMOD\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada154c031e719e9c81c54d768a4a417}{11399}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_SDIOEN\_Pos          (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8cf4ce28da73970e89fb4ed6c4adc9}{11400}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_SDIOEN\_Msk          (0x1UL << SDMMC\_DCTRL\_SDIOEN\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{11401}} \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_SDIOEN              SDMMC\_DCTRL\_SDIOEN\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11403}11403 \textcolor{comment}{/******************  Bit definition for SDMMC\_DCOUNT register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa57af8279a0a9a07c3cf2e8760d450}{11404}} \textcolor{preprocessor}{\#define SDMMC\_DCOUNT\_DATACOUNT\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19011ada4453b82820b715aaec1013a}{11405}} \textcolor{preprocessor}{\#define SDMMC\_DCOUNT\_DATACOUNT\_Msk      (0x1FFFFFFUL << SDMMC\_DCOUNT\_DATACOUNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938cd27cee75bf6bd0440768df5a510}{11406}} \textcolor{preprocessor}{\#define SDMMC\_DCOUNT\_DATACOUNT          SDMMC\_DCOUNT\_DATACOUNT\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11408}11408 \textcolor{comment}{/******************  Bit definition for SDMMC\_STA registe  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb69fc3da385fa52278e36ebe885f84d}{11409}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CCRCFAIL\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234b4881b38c72981207003455dc065}{11410}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CCRCFAIL\_Msk          (0x1UL << SDMMC\_STA\_CCRCFAIL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae302f98431500f3be2d22e8a2b1997c2}{11411}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CCRCFAIL              SDMMC\_STA\_CCRCFAIL\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e653b8eb4303032293593ef633d7aaa}{11412}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DCRCFAIL\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508fc9b6e8e359676441a1307bdbbe09}{11413}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DCRCFAIL\_Msk          (0x1UL << SDMMC\_STA\_DCRCFAIL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512955c76ca837d151737835bfe0b50a}{11414}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DCRCFAIL              SDMMC\_STA\_DCRCFAIL\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b2bfb88788166f3fdb5cb1204c2f98}{11415}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CTIMEOUT\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc41e88f430c966ded0ebd9d0ef8ee22}{11416}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CTIMEOUT\_Msk          (0x1UL << SDMMC\_STA\_CTIMEOUT\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1bea5b39c521d3338af0a0a2f4f465}{11417}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CTIMEOUT              SDMMC\_STA\_CTIMEOUT\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664567cbc47c661e1f1d5b7d5da4660f}{11418}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DTIMEOUT\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e21cf9adb974ab3a76ffaf9865d72b8}{11419}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DTIMEOUT\_Msk          (0x1UL << SDMMC\_STA\_DTIMEOUT\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0330b309e3b0256dab5ae86898b4304d}{11420}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DTIMEOUT              SDMMC\_STA\_DTIMEOUT\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a464ea1cc96911f76c79181a500a2d}{11421}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXUNDERR\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae052bbe1680ab8f0f0335809138fc2c}{11422}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXUNDERR\_Msk          (0x1UL << SDMMC\_STA\_TXUNDERR\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c8e7dcc980af5b6b74e20832de070a}{11423}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXUNDERR              SDMMC\_STA\_TXUNDERR\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eba901ca30b3ad7c46ea89555f13b8}{11424}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXOVERR\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333620673b6e6e3aecfbd07a53a86983}{11425}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXOVERR\_Msk           (0x1UL << SDMMC\_STA\_RXOVERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b94ec1d6c9711c6f8de9de06afa13e}{11426}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXOVERR               SDMMC\_STA\_RXOVERR\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe39c797d48cc0ab782d6aca118e2aa8}{11427}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDREND\_Pos           (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a39273895d1f73c3180603afafc0d4}{11428}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDREND\_Msk           (0x1UL << SDMMC\_STA\_CMDREND\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f91ee311a3dd0a6fbfda33edba14b7}{11429}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDREND               SDMMC\_STA\_CMDREND\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f7cdcc8fad990e12912ac845d3dd222}{11430}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDSENT\_Pos           (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ab134f7a81f6ecb2121340a0fb2560}{11431}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDSENT\_Msk           (0x1UL << SDMMC\_STA\_CMDSENT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d61f93bc59474799dd7a797dfd51e7}{11432}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDSENT               SDMMC\_STA\_CMDSENT\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58293730adf869a51cc78a2caa5e6a8}{11433}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DATAEND\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d903e6c8693d2b89e4801b8d5aa5844}{11434}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DATAEND\_Msk           (0x1UL << SDMMC\_STA\_DATAEND\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa4a59f94c4d0b9d9b93a26811241ee}{11435}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DATAEND               SDMMC\_STA\_DATAEND\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0778d5817c6ead645507eaf95df3e9da}{11436}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DBCKEND\_Pos           (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f8867c26102dc18e2be5e3b99ac432}{11437}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DBCKEND\_Msk           (0x1UL << SDMMC\_STA\_DBCKEND\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8db621c7560073204b68378eaf0c85}{11438}} \textcolor{preprocessor}{\#define SDMMC\_STA\_DBCKEND               SDMMC\_STA\_DBCKEND\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cd836aa7de538f77362124e38a44d}{11439}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDACT\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06cfa39828fda1ee4145f760179b09f}{11440}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDACT\_Msk            (0x1UL << SDMMC\_STA\_CMDACT\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eebe0785df11a86e5573c91fcff644e}{11441}} \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDACT                SDMMC\_STA\_CMDACT\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4917a413e1064b539df2b68454509a48}{11442}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXACT\_Pos             (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada460ba8f1554cf8788e10bfe8ccb5b8}{11443}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXACT\_Msk             (0x1UL << SDMMC\_STA\_TXACT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417041ec24db14a797d66ab0a28248ab}{11444}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXACT                 SDMMC\_STA\_TXACT\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728776b42b13e058d86708407dda4497}{11445}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXACT\_Pos             (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae804c90468599ac594a7cd13a9660ee3}{11446}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXACT\_Msk             (0x1UL << SDMMC\_STA\_RXACT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba3e4fac9a3fb8640f3ec37eb6fa713}{11447}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXACT                 SDMMC\_STA\_RXACT\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4894b023c35a2105c1f0cb74ad87522}{11448}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOHE\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af1df28c953f69b55a79c7457f2e689}{11449}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOHE\_Msk          (0x1UL << SDMMC\_STA\_TXFIFOHE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6e9baf9d62e51f9a8335431a8ed551}{11450}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOHE              SDMMC\_STA\_TXFIFOHE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ccfa4d1c78219e35e2d46a53aaaad9}{11451}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOHF\_Pos          (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f05e47fd34ca1294203a8bcb15e22f9}{11452}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOHF\_Msk          (0x1UL << SDMMC\_STA\_RXFIFOHF\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d2b6e021df0f11ff532c7a506d006a}{11453}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOHF              SDMMC\_STA\_RXFIFOHF\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d8f719fcfa88aa5daa7e930034c7b3}{11454}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOF\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dcfde3b93c5b2a6f6755dda56f157d}{11455}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOF\_Msk           (0x1UL << SDMMC\_STA\_TXFIFOF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915e386adbb6f619afdd3c68f32e83c}{11456}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOF               SDMMC\_STA\_TXFIFOF\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02fa616c65dcd1c3e8ea248adff75090}{11457}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOF\_Pos           (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f872c8872d4cd0a2d6f1ae2b85a669}{11458}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOF\_Msk           (0x1UL << SDMMC\_STA\_RXFIFOF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b2cb55bae08438649aba0995776fce}{11459}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOF               SDMMC\_STA\_RXFIFOF\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee95411d18c8ab6995932f341b80d85}{11460}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOE\_Pos           (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9278a58e345f48697e2531b7451b3a1f}{11461}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOE\_Msk           (0x1UL << SDMMC\_STA\_TXFIFOE\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8a094d8aec9a4bd0e0518cfd0c758f}{11462}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOE               SDMMC\_STA\_TXFIFOE\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66d11f5d4a3564acd55f8b521a0e56f}{11463}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOE\_Pos           (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8afb1d9e3d1b258c10b72a6d5e79432}{11464}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOE\_Msk           (0x1UL << SDMMC\_STA\_RXFIFOE\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3993acde757e2b254ae14d3b15cda2fa}{11465}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOE               SDMMC\_STA\_RXFIFOE\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e097d2711cd71911d5b52e60611118a}{11466}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXDAVL\_Pos            (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7474836cf7a6a3329b56323462f74a}{11467}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXDAVL\_Msk            (0x1UL << SDMMC\_STA\_TXDAVL\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e69944dcbe2004de5079de2a49d1a3}{11468}} \textcolor{preprocessor}{\#define SDMMC\_STA\_TXDAVL                SDMMC\_STA\_TXDAVL\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d100a454b1e5675e28977c3eb042683}{11469}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXDAVL\_Pos            (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab75b5892dae1b997452dd8ffd86dc3}{11470}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXDAVL\_Msk            (0x1UL << SDMMC\_STA\_RXDAVL\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd70e83dc5be9b22fc04f9a2c84313c}{11471}} \textcolor{preprocessor}{\#define SDMMC\_STA\_RXDAVL                SDMMC\_STA\_RXDAVL\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c8eb0a923217898547f7b6790c46bdd}{11472}} \textcolor{preprocessor}{\#define SDMMC\_STA\_SDIOIT\_Pos            (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660476cf75cbd2e4ab14381936b5b97}{11473}} \textcolor{preprocessor}{\#define SDMMC\_STA\_SDIOIT\_Msk            (0x1UL << SDMMC\_STA\_SDIOIT\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e34b8909f8c570efdd57ef929508e}{11474}} \textcolor{preprocessor}{\#define SDMMC\_STA\_SDIOIT                SDMMC\_STA\_SDIOIT\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11476}11476 \textcolor{comment}{/*******************  Bit definition for SDMMC\_ICR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8607c7fe57dd007bbd91b9259c4a4299}{11477}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CCRCFAILC\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb65734116da9329c340d3327ee56e1}{11478}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CCRCFAILC\_Msk         (0x1UL << SDMMC\_ICR\_CCRCFAILC\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83fbc32bc786012bb9b90fc703dcfd3}{11479}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CCRCFAILC             SDMMC\_ICR\_CCRCFAILC\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bcf3799fa3fcbe9ed339fe24657120}{11480}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DCRCFAILC\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84fd78526fbd510af28c06c1e0c8af7}{11481}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DCRCFAILC\_Msk         (0x1UL << SDMMC\_ICR\_DCRCFAILC\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdaa1d0d4dab3e2fb0dfc5953dbdb9a}{11482}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DCRCFAILC             SDMMC\_ICR\_DCRCFAILC\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a851541150353bb15af78141a457694}{11483}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CTIMEOUTC\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1545c58478c5b9a791cf5d828072cd}{11484}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CTIMEOUTC\_Msk         (0x1UL << SDMMC\_ICR\_CTIMEOUTC\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc65fc61278d59088020aebc497f9c2}{11485}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CTIMEOUTC             SDMMC\_ICR\_CTIMEOUTC\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dcef4365d7c214969bdcebd7127c771}{11486}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DTIMEOUTC\_Pos         (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd844f054c29cd0765721df9502945b}{11487}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DTIMEOUTC\_Msk         (0x1UL << SDMMC\_ICR\_DTIMEOUTC\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae327f9bfc612122e72bb3d8ad85c0745}{11488}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DTIMEOUTC             SDMMC\_ICR\_DTIMEOUTC\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbbff9192cc97c2934d1050d1ec6b3e}{11489}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_TXUNDERRC\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217d5b66bbf1cd7d4045e2276c5f8e39}{11490}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_TXUNDERRC\_Msk         (0x1UL << SDMMC\_ICR\_TXUNDERRC\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf861351ba48e0105588338afc6ef820f}{11491}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_TXUNDERRC             SDMMC\_ICR\_TXUNDERRC\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc9318ace97118db3dcc7e9a1cd8a8e}{11492}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_RXOVERRC\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5017b8de88212e6d81cf835e3880e61}{11493}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_RXOVERRC\_Msk          (0x1UL << SDMMC\_ICR\_RXOVERRC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fa040c41b860b3e23720097faa4ead}{11494}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_RXOVERRC              SDMMC\_ICR\_RXOVERRC\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306da0f1a57c355e02e7a0f87cd55ebc}{11495}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDRENDC\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff36a3974f99b9ca41bb5878ea19f30}{11496}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDRENDC\_Msk          (0x1UL << SDMMC\_ICR\_CMDRENDC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef1096013967e7ea2280e6b6ae6124d}{11497}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDRENDC              SDMMC\_ICR\_CMDRENDC\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga374c4dd3f774208bb285040383965ca2}{11498}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDSENTC\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25999e2fe3c3cb22c6fa697703f3ac5c}{11499}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDSENTC\_Msk          (0x1UL << SDMMC\_ICR\_CMDSENTC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c205f09223ac35ccca5ea601ec0fba5}{11500}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDSENTC              SDMMC\_ICR\_CMDSENTC\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f06be7e2e5392d44851f27bc22b762}{11501}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DATAENDC\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5e19c95917581edf00a096e5cfa2d0}{11502}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DATAENDC\_Msk          (0x1UL << SDMMC\_ICR\_DATAENDC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c103b6ac08359740e9ca80298cc410}{11503}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DATAENDC              SDMMC\_ICR\_DATAENDC\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa81a6fd36ef0defe2c65111f974260}{11504}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DBCKENDC\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae513babc7447e5d77871814ca78fb59f}{11505}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DBCKENDC\_Msk          (0x1UL << SDMMC\_ICR\_DBCKENDC\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf008ab7e72d0981f3f3673bc4fb9dfa8}{11506}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_DBCKENDC              SDMMC\_ICR\_DBCKENDC\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037bb42b8571b1d56a0657823d44a4e7}{11507}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_SDIOITC\_Pos           (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa8a23e8512ee76ca6532b18c22a7e4}{11508}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_SDIOITC\_Msk           (0x1UL << SDMMC\_ICR\_SDIOITC\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cecc5c9bf78ffc7532c52be4b7c180d}{11509}} \textcolor{preprocessor}{\#define SDMMC\_ICR\_SDIOITC               SDMMC\_ICR\_SDIOITC\_Msk                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11511}11511 \textcolor{comment}{/******************  Bit definition for SDMMC\_MASK register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b51ecaeb00037fde5b70d979a53a589}{11512}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CCRCFAILIE\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f53ad8fa719a572615a316567912dc}{11513}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CCRCFAILIE\_Msk       (0x1UL << SDMMC\_MASK\_CCRCFAILIE\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a873f6bcf24503608a81b6421bcf498}{11514}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CCRCFAILIE           SDMMC\_MASK\_CCRCFAILIE\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0d7bee3a8fff9c718b98966a672407}{11515}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DCRCFAILIE\_Pos       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3ee8ccc1010f225a10a6dd3c6da456}{11516}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DCRCFAILIE\_Msk       (0x1UL << SDMMC\_MASK\_DCRCFAILIE\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cac11d9c336275fc081926d506472cd}{11517}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DCRCFAILIE           SDMMC\_MASK\_DCRCFAILIE\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ce21791f8c9a5c99a3ca835094083c}{11518}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CTIMEOUTIE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c063f7a74e0d5f34ffa3ad8e1a05f8}{11519}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CTIMEOUTIE\_Msk       (0x1UL << SDMMC\_MASK\_CTIMEOUTIE\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1582096d88149174070136210f5f54}{11520}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CTIMEOUTIE           SDMMC\_MASK\_CTIMEOUTIE\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc58861f2e27722446eaf36461d84ea}{11521}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DTIMEOUTIE\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9923d4ce3dbdb5116c1203e079f2c5}{11522}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DTIMEOUTIE\_Msk       (0x1UL << SDMMC\_MASK\_DTIMEOUTIE\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0dc352e940bb9dc846c616cb810fac}{11523}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DTIMEOUTIE           SDMMC\_MASK\_DTIMEOUTIE\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446560815414182caec8cee911733518}{11524}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXUNDERRIE\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7876ef7ddf4a1048dbdf7b711c6927}{11525}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXUNDERRIE\_Msk       (0x1UL << SDMMC\_MASK\_TXUNDERRIE\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b22913915bd1e095cc552f0a53a3020}{11526}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXUNDERRIE           SDMMC\_MASK\_TXUNDERRIE\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d7c409ca8aeec88d6531987f93f300}{11527}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXOVERRIE\_Pos        (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f83163c01c190e803a120ebfe359cd6}{11528}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXOVERRIE\_Msk        (0x1UL << SDMMC\_MASK\_RXOVERRIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3da0f009468fd95c0faf0acb1ab39c}{11529}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXOVERRIE            SDMMC\_MASK\_RXOVERRIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d6c460e0a52fc50ef6c36d4ad85719}{11530}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDRENDIE\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce9c6538d4f477ba8cf987867b2fb23}{11531}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDRENDIE\_Msk        (0x1UL << SDMMC\_MASK\_CMDRENDIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fddc0264c1d580f934b996a301e263}{11532}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDRENDIE            SDMMC\_MASK\_CMDRENDIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8fc4e138b5e454439b1210b20cd1929}{11533}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDSENTIE\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a592952372605a16f5737689bd607cc}{11534}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDSENTIE\_Msk        (0x1UL << SDMMC\_MASK\_CMDSENTIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb652c5a5fc0202b2968db294fceae}{11535}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDSENTIE            SDMMC\_MASK\_CMDSENTIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e24aaa42222994cd16166372ae5d89a}{11536}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DATAENDIE\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dae505961284711cc658641289075ff}{11537}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DATAENDIE\_Msk        (0x1UL << SDMMC\_MASK\_DATAENDIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f44297d348d1b907741d4bdfdd95d3}{11538}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DATAENDIE            SDMMC\_MASK\_DATAENDIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149d0c9f0f9575f9f68f7ee21221c1d1}{11539}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DBCKENDIE\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6907e342f66be5e6639e6f9c2fb746}{11540}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DBCKENDIE\_Msk        (0x1UL << SDMMC\_MASK\_DBCKENDIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5714c9eed25a6c9c457400e67c3d4869}{11541}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_DBCKENDIE            SDMMC\_MASK\_DBCKENDIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d86cd9406d5d3730c2c69c2267ad714}{11542}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDACTIE\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad9a7581dd3913dc22afa4f683d6a65}{11543}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDACTIE\_Msk         (0x1UL << SDMMC\_MASK\_CMDACTIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2135ff3f4d07885003542a2c77e5c298}{11544}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDACTIE             SDMMC\_MASK\_CMDACTIE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4ca9b706056542ca180ce7ea8a7817}{11545}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXACTIE\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0219395a93de90f900ef53997a6022}{11546}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXACTIE\_Msk          (0x1UL << SDMMC\_MASK\_TXACTIE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ec98cfb1e81bb87ab43525d08b8026}{11547}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXACTIE              SDMMC\_MASK\_TXACTIE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16094643954e0f4a3f141db8d38b536}{11548}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXACTIE\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d3170863c2e0504b6de84f1f7356f9}{11549}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXACTIE\_Msk          (0x1UL << SDMMC\_MASK\_RXACTIE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40016c28ec53690fc705e4bfe377f2f}{11550}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXACTIE              SDMMC\_MASK\_RXACTIE\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d861aab7013d89d13967babe6163f76}{11551}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOHEIE\_Pos       (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7731c5e5a353c451b06662868451dd}{11552}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOHEIE\_Msk       (0x1UL << SDMMC\_MASK\_TXFIFOHEIE\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e212d6b3567d8d867a06c145d0a85bc}{11553}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOHEIE           SDMMC\_MASK\_TXFIFOHEIE\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6210058c545c41e83d37cab7db7910ed}{11554}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOHFIE\_Pos       (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa633821eaf65777ffd22f606fb5c8e88}{11555}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOHFIE\_Msk       (0x1UL << SDMMC\_MASK\_RXFIFOHFIE\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3ecb9e532649bcf00984f605334a2}{11556}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOHFIE           SDMMC\_MASK\_RXFIFOHFIE\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4989d539f5f66121b3fadeabdc3f376}{11557}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOFIE\_Pos        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ae003b7765dd9ff257b43555fcd70d}{11558}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOFIE\_Msk        (0x1UL << SDMMC\_MASK\_TXFIFOFIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9e1b2992ec76b0b9a4ff7741959b1c}{11559}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOFIE            SDMMC\_MASK\_TXFIFOFIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45102fa835f68723aefdb0b91eeee17e}{11560}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOFIE\_Pos        (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584f82c9e89fa0ec8b0eecaeef337223}{11561}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOFIE\_Msk        (0x1UL << SDMMC\_MASK\_RXFIFOFIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb15c414998ec91dffa1a6f6e71dccf}{11562}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOFIE            SDMMC\_MASK\_RXFIFOFIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89eae6b50b4dc4af7437265c4cde85}{11563}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOEIE\_Pos        (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94dbf1975bb083f8a7adee53dcc29c68}{11564}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOEIE\_Msk        (0x1UL << SDMMC\_MASK\_TXFIFOEIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abd2ea143ff14edea5893515b627e2d}{11565}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOEIE            SDMMC\_MASK\_TXFIFOEIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeadac8b132723d11f8b54e00580ba63a}{11566}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOEIE\_Pos        (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30bd18666e323a1690401f414cb3019}{11567}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOEIE\_Msk        (0x1UL << SDMMC\_MASK\_RXFIFOEIE\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8bc3495f156f8060c0bc14a188fa5b}{11568}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOEIE            SDMMC\_MASK\_RXFIFOEIE\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad333d5eace7e548d9b2faf07b1acfc24}{11569}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXDAVLIE\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c844c0554b70f74761e75f2f1b28e0b}{11570}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXDAVLIE\_Msk         (0x1UL << SDMMC\_MASK\_TXDAVLIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea9f0882cdb9fdb6e38eaf27125f3c7}{11571}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXDAVLIE             SDMMC\_MASK\_TXDAVLIE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2488bfeb1a6cfc2015edc9419a2a6006}{11572}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXDAVLIE\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997cd037d94e74fb89e324388d34339a}{11573}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXDAVLIE\_Msk         (0x1UL << SDMMC\_MASK\_RXDAVLIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c954fbe6ad93e536aae24f697ee952}{11574}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXDAVLIE             SDMMC\_MASK\_RXDAVLIE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4984d0029416f06b6bf41f1eddd857e}{11575}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_SDIOITIE\_Pos         (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f890419caf9165d24fb4709039db71}{11576}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_SDIOITIE\_Msk         (0x1UL << SDMMC\_MASK\_SDIOITIE\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c15c65b9b3f1ae7483001a151685a9}{11577}} \textcolor{preprocessor}{\#define SDMMC\_MASK\_SDIOITIE             SDMMC\_MASK\_SDIOITIE\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11579}11579 \textcolor{comment}{/*****************  Bit definition for SDMMC\_FIFOCNT register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac785e11d6c89d72b90e3325a89b58f55}{11580}} \textcolor{preprocessor}{\#define SDMMC\_FIFOCNT\_FIFOCOUNT\_Pos     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1550fd5f8db72e18c1297ffd2bbc8d2}{11581}} \textcolor{preprocessor}{\#define SDMMC\_FIFOCNT\_FIFOCOUNT\_Msk     (0xFFFFFFUL << SDMMC\_FIFOCNT\_FIFOCOUNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456ca456a64b3b58292c6ae0ea4bf275}{11582}} \textcolor{preprocessor}{\#define SDMMC\_FIFOCNT\_FIFOCOUNT         SDMMC\_FIFOCNT\_FIFOCOUNT\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11584}11584 \textcolor{comment}{/******************  Bit definition for SDMMC\_FIFO register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8904a44215829b33436eff11cad0c43f}{11585}} \textcolor{preprocessor}{\#define SDMMC\_FIFO\_FIFODATA\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a6cfccd02f1c02f57ec119254c3ea9}{11586}} \textcolor{preprocessor}{\#define SDMMC\_FIFO\_FIFODATA\_Msk         (0xFFFFFFFFUL << SDMMC\_FIFO\_FIFODATA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac678209427653bd955455e84ee76a3f0}{11587}} \textcolor{preprocessor}{\#define SDMMC\_FIFO\_FIFODATA             SDMMC\_FIFO\_FIFODATA\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11589}11589 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11590}11590 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11591}11591 \textcolor{comment}{/*                        Serial Peripheral Interface (SPI)                   */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11592}11592 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11593}11593 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11594}11594 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{11595}} \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{11596}} \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Msk            (0x1UL << SPI\_CR1\_CPHA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{11597}} \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA                SPI\_CR1\_CPHA\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3274c0dce6293370773c5050f9c4be}{11598}} \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{11599}} \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Msk            (0x1UL << SPI\_CR1\_CPOL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{11600}} \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL                SPI\_CR1\_CPOL\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27567886a2c76d088e01ad16851cdb71}{11601}} \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Pos            (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{11602}} \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Msk            (0x1UL << SPI\_CR1\_MSTR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{11603}} \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR                SPI\_CR1\_MSTR\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{11604}} \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Pos              (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{11605}} \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Msk              (0x7UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{11606}} \textcolor{preprocessor}{\#define SPI\_CR1\_BR                  SPI\_CR1\_BR\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{11607}} \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_0                (0x1UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{11608}} \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_1                (0x2UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{11609}} \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_2                (0x4UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5515b536f82c1d91a64bd534030284}{11610}} \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Pos             (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{11611}} \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Msk             (0x1UL << SPI\_CR1\_SPE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{11612}} \textcolor{preprocessor}{\#define SPI\_CR1\_SPE                 SPI\_CR1\_SPE\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982b564879d1dc60a3be787409df0c27}{11613}} \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{11614}} \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Msk        (0x1UL << SPI\_CR1\_LSBFIRST\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{11615}} \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST            SPI\_CR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99cf4909aa9307e01f61645451a9d0e}{11616}} \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{11617}} \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Msk             (0x1UL << SPI\_CR1\_SSI\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{11618}} \textcolor{preprocessor}{\#define SPI\_CR1\_SSI                 SPI\_CR1\_SSI\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2909290fab17ee930afc335811f574c}{11619}} \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Pos             (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{11620}} \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Msk             (0x1UL << SPI\_CR1\_SSM\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{11621}} \textcolor{preprocessor}{\#define SPI\_CR1\_SSM                 SPI\_CR1\_SSM\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{11622}} \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{11623}} \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Msk          (0x1UL << SPI\_CR1\_RXONLY\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{11624}} \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY              SPI\_CR1\_RXONLY\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0d520a4bc6e5d181cfab0156888df5}{11625}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{11626}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL\_Msk            (0x1UL << SPI\_CR1\_CRCL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{11627}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL                SPI\_CR1\_CRCL\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{11628}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{11629}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Msk         (0x1UL << SPI\_CR1\_CRCNEXT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{11630}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT             SPI\_CR1\_CRCNEXT\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{11631}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Pos           (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{11632}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Msk           (0x1UL << SPI\_CR1\_CRCEN\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{11633}} \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN               SPI\_CR1\_CRCEN\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2975c27caad9e31aad719d78d591ac1d}{11634}} \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{11635}} \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Msk          (0x1UL << SPI\_CR1\_BIDIOE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{11636}} \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE              SPI\_CR1\_BIDIOE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{11637}} \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Pos        (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{11638}} \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Msk        (0x1UL << SPI\_CR1\_BIDIMODE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{11639}} \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE            SPI\_CR1\_BIDIMODE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11641}11641 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3079c4eebd0aef7bd22817bb99f21021}{11642}} \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{11643}} \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Msk         (0x1UL << SPI\_CR2\_RXDMAEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{11644}} \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN             SPI\_CR2\_RXDMAEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae89d7e48296566cd18fb7495a2c81}{11645}} \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{11646}} \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Msk         (0x1UL << SPI\_CR2\_TXDMAEN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{11647}} \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN             SPI\_CR2\_TXDMAEN\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d0f5f51a5804e1a204bf1643516896}{11648}} \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Pos            (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{11649}} \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Msk            (0x1UL << SPI\_CR2\_SSOE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{11650}} \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE                SPI\_CR2\_SSOE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3d219a0dd2637fb87e10a081f4a298}{11651}} \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP\_Pos            (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{11652}} \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP\_Msk            (0x1UL << SPI\_CR2\_NSSP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{11653}} \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP                SPI\_CR2\_NSSP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192ac1c1066c8867a6fec7de630d222}{11654}} \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Pos             (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{11655}} \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Msk             (0x1UL << SPI\_CR2\_FRF\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{11656}} \textcolor{preprocessor}{\#define SPI\_CR2\_FRF                 SPI\_CR2\_FRF\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{11657}} \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{11658}} \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Msk           (0x1UL << SPI\_CR2\_ERRIE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{11659}} \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE               SPI\_CR2\_ERRIE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e1e16fa6007b96880333d0321c5971}{11660}} \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{11661}} \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Msk          (0x1UL << SPI\_CR2\_RXNEIE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{11662}} \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE              SPI\_CR2\_RXNEIE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e9b00dc195c10d1baefd0687ab9262}{11663}} \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Pos           (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{11664}} \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Msk           (0x1UL << SPI\_CR2\_TXEIE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{11665}} \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE               SPI\_CR2\_TXEIE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{11666}} \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{11667}} \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_Msk              (0xFUL << SPI\_CR2\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{11668}} \textcolor{preprocessor}{\#define SPI\_CR2\_DS                  SPI\_CR2\_DS\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8b0bd4da867611af0da029844516da}{11669}} \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_0                (0x1UL << SPI\_CR2\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a617224e715578574d6ecd4218624e}{11670}} \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_1                (0x2UL << SPI\_CR2\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadab568575d59e159d7b607216a02c802}{11671}} \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_2                (0x4UL << SPI\_CR2\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05715df3b87f83b5caf3509e7b2eb34}{11672}} \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_3                (0x8UL << SPI\_CR2\_DS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8140a279ef9c9bcbf108177185b95ee7}{11673}} \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH\_Pos           (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{11674}} \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH\_Msk           (0x1UL << SPI\_CR2\_FRXTH\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{11675}} \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH               SPI\_CR2\_FRXTH\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fb6b0a429f5c9c32744b957921fb2b}{11676}} \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{11677}} \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX\_Msk          (0x1UL << SPI\_CR2\_LDMARX\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{11678}} \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX              SPI\_CR2\_LDMARX\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7407f185f89e5c5a82a7aa8141002}{11679}} \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{11680}} \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX\_Msk          (0x1UL << SPI\_CR2\_LDMATX\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{11681}} \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX              SPI\_CR2\_LDMATX\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11683}11683 \textcolor{comment}{/********************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306a27b203d1275f848f2767d76c9e3b}{11684}} \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{11685}} \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Msk             (0x1UL << SPI\_SR\_RXNE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{11686}} \textcolor{preprocessor}{\#define SPI\_SR\_RXNE                 SPI\_SR\_RXNE\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e10388eb117c22b63994b491d9ec9d}{11687}} \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Pos              (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{11688}} \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Msk              (0x1UL << SPI\_SR\_TXE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{11689}} \textcolor{preprocessor}{\#define SPI\_SR\_TXE                  SPI\_SR\_TXE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b742da8b06539f6119d020885a6e0c}{11690}} \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Pos           (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{11691}} \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Msk           (0x1UL << SPI\_SR\_CHSIDE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{11692}} \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE               SPI\_SR\_CHSIDE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93586e3966e74b1df8dbda75e68b26f0}{11693}} \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Pos              (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{11694}} \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Msk              (0x1UL << SPI\_SR\_UDR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{11695}} \textcolor{preprocessor}{\#define SPI\_SR\_UDR                  SPI\_SR\_UDR\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411b6a4aa85d06e425050130f82db35c}{11696}} \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{11697}} \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Msk           (0x1UL << SPI\_SR\_CRCERR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{11698}} \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR               SPI\_SR\_CRCERR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{11699}} \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Pos             (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{11700}} \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Msk             (0x1UL << SPI\_SR\_MODF\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{11701}} \textcolor{preprocessor}{\#define SPI\_SR\_MODF                 SPI\_SR\_MODF\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{11702}} \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{11703}} \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Msk              (0x1UL << SPI\_SR\_OVR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{11704}} \textcolor{preprocessor}{\#define SPI\_SR\_OVR                  SPI\_SR\_OVR\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8313629719f8dc81536dd8faa824e6c8}{11705}} \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Pos              (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{11706}} \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Msk              (0x1UL << SPI\_SR\_BSY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{11707}} \textcolor{preprocessor}{\#define SPI\_SR\_BSY                  SPI\_SR\_BSY\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0e70677f5775a55044111eb83e1ba6}{11708}} \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{11709}} \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Msk              (0x1UL << SPI\_SR\_FRE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{11710}} \textcolor{preprocessor}{\#define SPI\_SR\_FRE                  SPI\_SR\_FRE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f440bc7e9a34e9094268fe763eeb53a}{11711}} \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_Pos            (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{11712}} \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_Msk            (0x3UL << SPI\_SR\_FRLVL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{11713}} \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL                SPI\_SR\_FRLVL\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71097020570fca9a40525ab885006c6}{11714}} \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_0              (0x1UL << SPI\_SR\_FRLVL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab005ca7ab6c83b59888e4f6185fd2495}{11715}} \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_1              (0x2UL << SPI\_SR\_FRLVL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66cece750fe7dcf3edf1bbb432c16c5}{11716}} \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{11717}} \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_Msk            (0x3UL << SPI\_SR\_FTLVL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{11718}} \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL                SPI\_SR\_FTLVL\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39582c6501a37d23965a05094b45b960}{11719}} \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_0              (0x1UL << SPI\_SR\_FTLVL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd73445c075217abe6443b3788d702}{11720}} \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_1              (0x2UL << SPI\_SR\_FTLVL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11722}11722 \textcolor{comment}{/********************  Bit definition for SPI\_DR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{11723}} \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{11724}} \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Msk               (0xFFFFUL << SPI\_DR\_DR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{11725}} \textcolor{preprocessor}{\#define SPI\_DR\_DR                   SPI\_DR\_DR\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11727}11727 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{11728}} \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{11729}} \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Msk       (0xFFFFUL << SPI\_CRCPR\_CRCPOLY\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{11730}} \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY           SPI\_CRCPR\_CRCPOLY\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11732}11732 \textcolor{comment}{/******************  Bit definition for SPI\_RXCRCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{11733}} \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{11734}} \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Msk        (0xFFFFUL << SPI\_RXCRCR\_RXCRC\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{11735}} \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC            SPI\_RXCRCR\_RXCRC\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11737}11737 \textcolor{comment}{/******************  Bit definition for SPI\_TXCRCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0e6e24778c36e45838350d052916d1}{11738}} \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{11739}} \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Msk        (0xFFFFUL << SPI\_TXCRCR\_TXCRC\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{11740}} \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC            SPI\_TXCRCR\_TXCRC\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11742}11742 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea301a1a44423c53d2d388a9c7677bd}{11743}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{11744}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Msk       (0x1UL << SPI\_I2SCFGR\_CHLEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{11745}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN           SPI\_I2SCFGR\_CHLEN\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{11746}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Pos      (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{11747}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Msk      (0x3UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{11748}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN          SPI\_I2SCFGR\_DATLEN\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{11749}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_0        (0x1UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{11750}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_1        (0x2UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{11751}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{11752}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Msk       (0x1UL << SPI\_I2SCFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{11753}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL           SPI\_I2SCFGR\_CKPOL\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{11754}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{11755}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{11756}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD          SPI\_I2SCFGR\_I2SSTD\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{11757}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_0        (0x1UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{11758}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_1        (0x2UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf486d8ce50abc465f372b6fcc7a0704d}{11759}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Pos     (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{11760}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Msk     (0x1UL << SPI\_I2SCFGR\_PCMSYNC\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{11761}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC         SPI\_I2SCFGR\_PCMSYNC\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{11762}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Pos      (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{11763}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{11764}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG          SPI\_I2SCFGR\_I2SCFG\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{11765}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_0        (0x1UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{11766}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_1        (0x2UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967de848b594a623b10019d912266ed3}{11767}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{11768}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Msk        (0x1UL << SPI\_I2SCFGR\_I2SE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{11769}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE            SPI\_I2SCFGR\_I2SE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443830d47e0ebc5e0141dad4a7d43978}{11770}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{11771}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Msk      (0x1UL << SPI\_I2SCFGR\_I2SMOD\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{11772}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD          SPI\_I2SCFGR\_I2SMOD\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4f01c11a1364ad5c130d956d395ec7}{11773}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN\_Pos     (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dc65165d65e19f30514bf67a9ccfcac}{11774}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN\_Msk     (0x1UL << SPI\_I2SCFGR\_ASTRTEN\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{11775}} \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN         SPI\_I2SCFGR\_ASTRTEN\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11777}11777 \textcolor{comment}{/******************  Bit definition for SPI\_I2SPR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{11778}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{11779}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Msk        (0xFFUL << SPI\_I2SPR\_I2SDIV\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{11780}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV            SPI\_I2SPR\_I2SDIV\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb7274ed8833e66663a995ca074c1d9}{11781}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{11782}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Msk           (0x1UL << SPI\_I2SPR\_ODD\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{11783}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD               SPI\_I2SPR\_ODD\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1219b3f0097930dd635f434a019d38c6}{11784}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{11785}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Msk         (0x1UL << SPI\_I2SPR\_MCKOE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{11786}} \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE             SPI\_I2SPR\_MCKOE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11789}11789 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11790}11790 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11791}11791 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11792}11792 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11793}11793 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11794}11794 \textcolor{comment}{/******************  Bit definition for SYSCFG\_MEMRMP register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c359665227c1f5d9ea950d99ece60a}{11795}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_BOOT\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4f4355e6799e0401234d250cc52d09}{11796}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_BOOT\_Msk      (0x1UL << SYSCFG\_MEMRMP\_MEM\_BOOT\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efc5ebe6f79c27456ab4c7f5d0c8066}{11797}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_BOOT          SYSCFG\_MEMRMP\_MEM\_BOOT\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450ef27eeedb2b2ab74cb544bacec731}{11800}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c68ec5bdd1e1c1fecf80b914ddf75eb}{11801}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC\_Msk       (0x3UL << SYSCFG\_MEMRMP\_SWP\_FMC\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc9935984aa2d506eb568944cf4a45f}{11802}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC           SYSCFG\_MEMRMP\_SWP\_FMC\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276499965fb1684630220852279130a1}{11803}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC\_0         (0x1UL << SYSCFG\_MEMRMP\_SWP\_FMC\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb96fd21495e6aed7dee995c6e2bb47}{11804}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC\_1         (0x2UL << SYSCFG\_MEMRMP\_SWP\_FMC\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11806}11806 \textcolor{comment}{/******************  Bit definition for SYSCFG\_PMC register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c2e0335770baed82f4936b109f70d1}{11807}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C1\_FMP\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aacacd7921ccc2367200bdab0062d4b}{11808}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C1\_FMP\_Msk         (0x1UL << SYSCFG\_PMC\_I2C1\_FMP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7275f5ed79c599f372af9b431fd3330}{11809}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C1\_FMP             SYSCFG\_PMC\_I2C1\_FMP\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7949a8f5e553c34eed8c58f8d3d0c9}{11810}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C2\_FMP\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c17550280c0045d6ef90e7afb1cb44b}{11811}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C2\_FMP\_Msk         (0x1UL << SYSCFG\_PMC\_I2C2\_FMP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458c260484e42e64642ce02f4109315c}{11812}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C2\_FMP             SYSCFG\_PMC\_I2C2\_FMP\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64086c1e0747dd0b8d56519561cd9bd}{11813}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C3\_FMP\_Pos         (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a22a2373ef62b1677542aa42f7f91a}{11814}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C3\_FMP\_Msk         (0x1UL << SYSCFG\_PMC\_I2C3\_FMP\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e3c60f77bb189c9b5ff59858ca81e7}{11815}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C3\_FMP             SYSCFG\_PMC\_I2C3\_FMP\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455d5188ffb8844c6c82cc76f054510e}{11816}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB6\_FMP\_Pos      (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c3c5a00c3edbe7aab3e5766ec82416}{11817}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB6\_FMP\_Msk      (0x1UL << SYSCFG\_PMC\_I2C\_PB6\_FMP\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d7e6ed44c88b61dd552ad0420dd9ea}{11818}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB6\_FMP          SYSCFG\_PMC\_I2C\_PB6\_FMP\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c8a3db303d6a9f8db7498de475bf8f}{11819}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB7\_FMP\_Pos      (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ab8c242d84dc3a40e5dcb5f1999a1}{11820}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB7\_FMP\_Msk      (0x1UL << SYSCFG\_PMC\_I2C\_PB7\_FMP\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62335b9c4a967516f8323369c11a3ab}{11821}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB7\_FMP          SYSCFG\_PMC\_I2C\_PB7\_FMP\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38726bc4b85d26201dea2d89f8d615c2}{11822}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB8\_FMP\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c64450215875795299123d9f3ddfb68}{11823}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB8\_FMP\_Msk      (0x1UL << SYSCFG\_PMC\_I2C\_PB8\_FMP\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6ee5282ef165fc59a66c8fc58bbd73}{11824}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB8\_FMP          SYSCFG\_PMC\_I2C\_PB8\_FMP\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga055c5160ab3a43df4824ea6e420a0396}{11825}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB9\_FMP\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad579c92fa46640626674ce4d5b9dd359}{11826}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB9\_FMP\_Msk      (0x1UL << SYSCFG\_PMC\_I2C\_PB9\_FMP\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fcd5c45e84541f582aa89c6c47dfe91}{11827}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_I2C\_PB9\_FMP          SYSCFG\_PMC\_I2C\_PB9\_FMP\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2c2b65b7ea63993a31d96da7e963fe}{11829}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADCxDC2\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f2ae6c489e1fd8ed5739054353a109}{11830}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADCxDC2\_Msk          (0x7UL << SYSCFG\_PMC\_ADCxDC2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44bae7ffc1cdebd5efbefbf679881df}{11831}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADCxDC2              SYSCFG\_PMC\_ADCxDC2\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada815bbefb97e746d603dc0a4227fad7}{11832}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda66074fdac84d2d88a486050891910}{11833}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2\_Msk          (0x1UL << SYSCFG\_PMC\_ADC1DC2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d0997434d521e50c9e7339d268482e}{11834}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2              SYSCFG\_PMC\_ADC1DC2\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2848f93e3f94612157dba9e696f926e7}{11835}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC2DC2\_Pos          (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae9b1db845cf145f01e97d0643529b2}{11836}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC2DC2\_Msk          (0x1UL << SYSCFG\_PMC\_ADC2DC2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2da0bee4d174489ae10478531aee6ee}{11837}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC2DC2              SYSCFG\_PMC\_ADC2DC2\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad26772cc39fecc73a4b57efa644827f}{11838}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC3DC2\_Pos          (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21e2880d7b4deca7d0c4ea7ffacb2c4}{11839}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC3DC2\_Msk          (0x1UL << SYSCFG\_PMC\_ADC3DC2\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d0af481dc291ff0419926ec1044bf5}{11840}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC3DC2              SYSCFG\_PMC\_ADC3DC2\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11843}11843 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{11844}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{11845}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI0\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{11846}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0            SYSCFG\_EXTICR1\_EXTI0\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e187825ececb74bc0dc9bb16a22e8af}{11847}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{11848}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI1\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{11849}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1            SYSCFG\_EXTICR1\_EXTI1\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283584ecd69e2dfd310b2b09d1028457}{11850}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{11851}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI2\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{11852}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2            SYSCFG\_EXTICR1\_EXTI2\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a505d92a83c5fc8d5d0c8202119f61}{11853}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{11854}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI3\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{11855}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3            SYSCFG\_EXTICR1\_EXTI3\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{11859}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{11860}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB         0x0001U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{11861}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC         0x0002U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{11862}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD         0x0003U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{11863}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE         0x0004U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{11864}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PF         0x0005U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{11865}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PG         0x0006U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{11866}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PH         0x0007U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}{11867}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PI         0x0008U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e700a5f59f337d03c187fa0362b7e25}{11868}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PJ         0x0009U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc647540eb5508cb2ab48912d8109d6}{11869}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PK         0x000AU                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{11874}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{11875}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB         0x0010U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{11876}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC         0x0020U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{11877}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD         0x0030U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{11878}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE         0x0040U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{11879}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PF         0x0050U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{11880}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PG         0x0060U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{11881}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PH         0x0070U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}{11882}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PI         0x0080U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232102a76f0a0ccb0324f44e64f4319}{11883}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PJ         0x0090U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeafb8444f108af88702f80fb2e4e8b7}{11884}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PK         0x00A0U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{11889}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{11890}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB         0x0100U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{11891}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC         0x0200U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{11892}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD         0x0300U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{11893}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE         0x0400U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{11894}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PF         0x0500U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{11895}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PG         0x0600U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{11896}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PH         0x0700U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}{11897}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PI         0x0800U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53128c2b1f3e639d35a1f8e631fa2c13}{11898}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PJ         0x0900U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a107628f66d66e8df22fd6811a345bd}{11899}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PK         0x0A00U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{11904}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{11905}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB         0x1000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{11906}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC         0x2000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{11907}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD         0x3000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{11908}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE         0x4000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{11909}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PF         0x5000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{11910}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PG         0x6000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{11911}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PH         0x7000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}{11912}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PI         0x8000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdad8f490346214ec7b3d61b4ea1c7ad}{11913}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PJ         0x9000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1bc7d66cef7e2c38001e533b5a2cb3}{11914}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PK         0xA000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11916}11916 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d0b453a61771de5591f5eb58ccb174}{11917}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{11918}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI4\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{11919}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4            SYSCFG\_EXTICR2\_EXTI4\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade15c38da4f70df1a360337abac37314}{11920}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{11921}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI5\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{11922}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5            SYSCFG\_EXTICR2\_EXTI5\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab355e39e166c83c356999c3da7fd7893}{11923}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{11924}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI6\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{11925}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6            SYSCFG\_EXTICR2\_EXTI6\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa503d2cda916e0b9d0f621317c3f1601}{11926}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{11927}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI7\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{11928}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7            SYSCFG\_EXTICR2\_EXTI7\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{11932}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{11933}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB         0x0001U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{11934}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC         0x0002U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{11935}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD         0x0003U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{11936}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE         0x0004U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{11937}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PF         0x0005U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{11938}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PG         0x0006U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{11939}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PH         0x0007U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}{11940}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PI         0x0008U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d44847f15e222328912aa17c89011ba}{11941}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PJ         0x0009U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725442e7062a50081e6cde9824ef8dda}{11942}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PK         0x000AU                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{11947}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{11948}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB         0x0010U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{11949}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC         0x0020U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{11950}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD         0x0030U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{11951}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE         0x0040U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{11952}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PF         0x0050U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{11953}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PG         0x0060U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{11954}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PH         0x0070U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}{11955}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PI         0x0080U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46385d25f48fdde97f44899f2b4e575}{11956}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PJ         0x0090U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dacedcac988ae8fdf497c8ffcd4abd6}{11957}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PK         0x00A0U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{11962}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{11963}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB         0x0100U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{11964}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC         0x0200U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{11965}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD         0x0300U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{11966}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE         0x0400U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{11967}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PF         0x0500U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{11968}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PG         0x0600U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{11969}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PH         0x0700U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}{11970}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PI         0x0800U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3cdd7a752a460390d6ac94674d1ba0}{11971}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PJ         0x0900U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f0361d9e37199eea2e73bb113b7a48}{11972}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PK         0x0A00U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{11977}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{11978}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB         0x1000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{11979}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC         0x2000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{11980}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD         0x3000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{11981}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE         0x4000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{11982}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PF         0x5000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{11983}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PG         0x6000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{11984}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PH         0x7000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}{11985}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PI         0x8000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22fad11dd80a70bfb0a91f56ff0e416}{11986}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PJ         0x9000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51ba73786abb388c733ee96ee024de7}{11987}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PK         0xA000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11989}11989 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{11990}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{11991}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Msk        (0xFUL << SYSCFG\_EXTICR3\_EXTI8\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{11992}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8            SYSCFG\_EXTICR3\_EXTI8\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6d994a483df2e705db0343cb88fb53}{11993}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{11994}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Msk        (0xFUL << SYSCFG\_EXTICR3\_EXTI9\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{11995}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9            SYSCFG\_EXTICR3\_EXTI9\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6efb981e6435ae15643e438196ffba}{11996}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{11997}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Msk       (0xFUL << SYSCFG\_EXTICR3\_EXTI10\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{11998}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10           SYSCFG\_EXTICR3\_EXTI10\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l11999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9c2241040cf831bbb18391cda402c}{11999}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{12000}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Msk       (0xFUL << SYSCFG\_EXTICR3\_EXTI11\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{12001}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11           SYSCFG\_EXTICR3\_EXTI11\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{12006}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{12007}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB         0x0001U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{12008}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC         0x0002U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{12009}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD         0x0003U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{12010}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE         0x0004U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{12011}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PF         0x0005U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{12012}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PG         0x0006U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{12013}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PH         0x0007U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}{12014}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PI         0x0008U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94bb21b628890c9cec186f42c7ead755}{12015}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PJ         0x0009U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{12020}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA         0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{12021}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB         0x0010U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{12022}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC         0x0020U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{12023}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD         0x0030U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{12024}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE         0x0040U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{12025}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PF         0x0050U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{12026}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PG         0x0060U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{12027}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PH         0x0070U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}{12028}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PI         0x0080U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344339c633d16052647ab51a275922fa}{12029}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PJ         0x0090U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{12034}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA        0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{12035}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB        0x0100U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{12036}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC        0x0200U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{12037}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD        0x0300U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{12038}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE        0x0400U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{12039}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PF        0x0500U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{12040}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PG        0x0600U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{12041}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PH        0x0700U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}{12042}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PI        0x0800U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59606bc6eef1b380640138cffd98979b}{12043}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PJ        0x0900U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{12048}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA        0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{12049}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB        0x1000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{12050}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC        0x2000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{12051}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD        0x3000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{12052}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE        0x4000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{12053}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PF        0x5000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{12054}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PG        0x6000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{12055}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PH        0x7000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}{12056}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PI        0x8000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8543b917331198709a24b7187dfb754f}{12057}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PJ        0x9000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12060}12060 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcb273eca8dad24924a1402c31411e}{12061}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Pos       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{12062}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI12\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{12063}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12           SYSCFG\_EXTICR4\_EXTI12\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{12064}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{12065}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI13\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{12066}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13           SYSCFG\_EXTICR4\_EXTI13\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525a67279d0e7f222fd770de959a96d5}{12067}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Pos       (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{12068}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI14\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{12069}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14           SYSCFG\_EXTICR4\_EXTI14\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d829ebf74fc207970f57a960bd8b4a}{12070}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Pos       (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{12071}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI15\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{12072}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15           SYSCFG\_EXTICR4\_EXTI15\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{12076}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA        0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{12077}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB        0x0001U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{12078}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC        0x0002U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{12079}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD        0x0003U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{12080}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE        0x0004U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{12081}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PF        0x0005U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{12082}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PG        0x0006U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{12083}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PH        0x0007U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b0a128e5f877059ee8ca447e0baf64}{12084}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PI        0x0008U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7d68aea236bccd244e00c3fced03c4}{12085}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PJ        0x0009U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{12090}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA        0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{12091}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB        0x0010U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{12092}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC        0x0020U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{12093}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD        0x0030U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{12094}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE        0x0040U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{12095}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PF        0x0050U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{12096}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PG        0x0060U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{12097}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PH        0x0070U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae849a9a49305e7d6cbdf64843f689fe8}{12098}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PI        0x0080U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab24991447f0782993e757f4b40f9a240}{12099}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PJ        0x0090U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{12104}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA        0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{12105}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB        0x0100U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{12106}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC        0x0200U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{12107}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD        0x0300U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{12108}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE        0x0400U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{12109}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PF        0x0500U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{12110}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PG        0x0600U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{12111}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PH        0x0700U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eac0e4606773207d17bae55b9c98c48}{12112}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PI        0x0800U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a22133144911fc2a0f2f4ba3169978}{12113}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PJ        0x0900U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{12118}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA        0x0000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{12119}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB        0x1000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{12120}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC        0x2000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{12121}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD        0x3000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{12122}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE        0x4000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{12123}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PF        0x5000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{12124}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PG        0x6000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{12125}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PH        0x7000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10744f0cf063194bad45f820287ade46}{12126}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PI        0x8000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa9c5da4a6103fc4e5bded02646de74}{12127}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PJ        0x9000U                                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12130}12130 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CMPCR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1747204ad5b1221e47a6610e46790e9}{12131}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff39240a251120eebbc18e4955be5db}{12132}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD\_Msk         (0x1UL << SYSCFG\_CMPCR\_CMP\_PD\_Pos)      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{12133}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD             SYSCFG\_CMPCR\_CMP\_PD\_Msk                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5884039c7c13bdef0f45090f48e275}{12134}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d9717bd2df4c0742d09a2db4caa1ea}{12135}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY\_Msk          (0x1UL << SYSCFG\_CMPCR\_READY\_Pos)       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{12136}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY              SYSCFG\_CMPCR\_READY\_Msk                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12138}12138 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12139}12139 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12140}12140 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12141}12141 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12142}12142 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12143}12143 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdca91d88f73215ab00bc9a84938584}{12144}} \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{12145}} \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Msk           (0x1UL << TIM\_CR1\_CEN\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{12146}} \textcolor{preprocessor}{\#define TIM\_CR1\_CEN               TIM\_CR1\_CEN\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{12147}} \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{12148}} \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Msk          (0x1UL << TIM\_CR1\_UDIS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{12149}} \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS              TIM\_CR1\_UDIS\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68d9cdf8e673e01035272fa228ab239}{12150}} \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Pos           (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{12151}} \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Msk           (0x1UL << TIM\_CR1\_URS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{12152}} \textcolor{preprocessor}{\#define TIM\_CR1\_URS               TIM\_CR1\_URS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae3644294078a1a12ac19f86ece98e}{12153}} \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{12154}} \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Msk           (0x1UL << TIM\_CR1\_OPM\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{12155}} \textcolor{preprocessor}{\#define TIM\_CR1\_OPM               TIM\_CR1\_OPM\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161776b682c51f69581800125bf89a48}{12156}} \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{12157}} \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Msk           (0x1UL << TIM\_CR1\_DIR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{12158}} \textcolor{preprocessor}{\#define TIM\_CR1\_DIR               TIM\_CR1\_DIR\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{12160}} \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Pos           (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{12161}} \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Msk           (0x3UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{12162}} \textcolor{preprocessor}{\#define TIM\_CR1\_CMS               TIM\_CR1\_CMS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{12163}} \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_0             (0x1UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{12164}} \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_1             (0x2UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517317561e18e823ac75a35ae05b2c29}{12166}} \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{12167}} \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Msk          (0x1UL << TIM\_CR1\_ARPE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{12168}} \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE              TIM\_CR1\_ARPE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{12170}} \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{12171}} \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Msk           (0x3UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{12172}} \textcolor{preprocessor}{\#define TIM\_CR1\_CKD               TIM\_CR1\_CKD\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{12173}} \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_0             (0x1UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{12174}} \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_1             (0x2UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf464343e7584974eb24dd05fadeb3edc}{12175}} \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Pos      (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{12176}} \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Msk      (0x1UL << TIM\_CR1\_UIFREMAP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{12177}} \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP          TIM\_CR1\_UIFREMAP\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12179}12179 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a631cdfa58f91c731b709e27ee6d0d}{12180}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{12181}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Msk          (0x1UL << TIM\_CR2\_CCPC\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{12182}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC              TIM\_CR2\_CCPC\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944661589a5e77ab328c5df5569d967a}{12183}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{12184}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Msk          (0x1UL << TIM\_CR2\_CCUS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{12185}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS              TIM\_CR2\_CCUS\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a232ac14d50dc779712b5917e2ab5}{12186}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{12187}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Msk          (0x1UL << TIM\_CR2\_CCDS\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{12188}} \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS              TIM\_CR2\_CCDS\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f8a9d183deacc7abfe7233e6f55df}{12190}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{12191}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Msk          (0x1UL << TIM\_CR2\_OIS5\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c885772c50b24cbef001463b4d6d618}{12192}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5              TIM\_CR2\_OIS5\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306dee1554fc8797ff3ce61ccbfd8b2f}{12193}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Pos          (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{12194}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Msk          (0x1UL << TIM\_CR2\_OIS6\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf1e1eb07347f77426b72990438c934}{12195}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6              TIM\_CR2\_OIS6\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{12197}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{12198}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Msk           (0x7UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{12199}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS               TIM\_CR2\_MMS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{12200}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_0             (0x1UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{12201}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_1             (0x2UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{12202}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_2             (0x4UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{12204}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Pos          (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{12205}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Msk          (0xFUL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{12206}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2              TIM\_CR2\_MMS2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07efe60d8d7305b78085233ddaecb990}{12207}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_0            (0x1UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0248e35956d0d22ac66dcd67aab317c5}{12208}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_1            (0x2UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa49670c71a446e5201994716b08b1527}{12209}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_2            (0x4UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3503937610adbf78153c1fcfa4bcd6ea}{12210}} \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_3            (0x8UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493bce1bb3c1243de9e4a9069c261e54}{12212}} \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{12213}} \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Msk          (0x1UL << TIM\_CR2\_TI1S\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{12214}} \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S              TIM\_CR2\_TI1S\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3877d7270c1ddf25da016cc40ed21}{12215}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{12216}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Msk          (0x1UL << TIM\_CR2\_OIS1\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{12217}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1              TIM\_CR2\_OIS1\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820e5a3fe5cf4265bc144c8bd697d839}{12218}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{12219}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Msk         (0x1UL << TIM\_CR2\_OIS1N\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{12220}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N             TIM\_CR2\_OIS1N\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e01ac6a03a0903067f24c11540e2f0}{12221}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{12222}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Msk          (0x1UL << TIM\_CR2\_OIS2\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{12223}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2              TIM\_CR2\_OIS2\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d70395acf83574da7c53ca126bdd4d}{12224}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{12225}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Msk         (0x1UL << TIM\_CR2\_OIS2N\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{12226}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N             TIM\_CR2\_OIS2N\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56da9ea6f82692b87573a45abab7447}{12227}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{12228}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Msk          (0x1UL << TIM\_CR2\_OIS3\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{12229}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3              TIM\_CR2\_OIS3\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0849600336151b9eb3a0b405913bdd96}{12230}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Pos         (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{12231}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Msk         (0x1UL << TIM\_CR2\_OIS3N\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{12232}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N             TIM\_CR2\_OIS3N\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab672f9b97f3346360d6d740328a780f7}{12233}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{12234}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Msk          (0x1UL << TIM\_CR2\_OIS4\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{12235}} \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4              TIM\_CR2\_OIS4\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12237}12237 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{12238}} \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{12239}} \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Msk          (0x10007UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{12240}} \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS              TIM\_SMCR\_SMS\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{12241}} \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_0            (0x00001UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{12242}} \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_1            (0x00002UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{12243}} \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_2            (0x00004UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{12244}} \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_3            (0x10000UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{12246}} \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{12247}} \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Msk           (0x7UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{12248}} \textcolor{preprocessor}{\#define TIM\_SMCR\_TS               TIM\_SMCR\_TS\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{12249}} \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_0             (0x1UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{12250}} \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_1             (0x2UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{12251}} \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_2             (0x4UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f429175a5ab1cfb78af1487d8b187}{12253}} \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{12254}} \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Msk          (0x1UL << TIM\_SMCR\_MSM\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{12255}} \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM              TIM\_SMCR\_MSM\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{12257}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{12258}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Msk          (0xFUL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{12259}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF              TIM\_SMCR\_ETF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{12260}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_0            (0x1UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{12261}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_1            (0x2UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{12262}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_2            (0x4UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{12263}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_3            (0x8UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{12265}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{12266}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Msk         (0x3UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{12267}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS             TIM\_SMCR\_ETPS\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{12268}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_0           (0x1UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{12269}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_1           (0x2UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{12271}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{12272}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Msk          (0x1UL << TIM\_SMCR\_ECE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{12273}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE              TIM\_SMCR\_ECE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5b5864ba9fe393be0bcd168e3cf439}{12274}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Pos          (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{12275}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Msk          (0x1UL << TIM\_SMCR\_ETP\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{12276}} \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP              TIM\_SMCR\_ETP\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12278}12278 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177019595c3a462255e7ea4a64cde2a6}{12279}} \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{12280}} \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Msk          (0x1UL << TIM\_DIER\_UIE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{12281}} \textcolor{preprocessor}{\#define TIM\_DIER\_UIE              TIM\_DIER\_UIE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca1de767246ce92802bca84ae436364}{12282}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{12283}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Msk        (0x1UL << TIM\_DIER\_CC1IE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{12284}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE            TIM\_DIER\_CC1IE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dcc06e124f3980a1d8a949787acc90}{12285}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Pos        (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{12286}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Msk        (0x1UL << TIM\_DIER\_CC2IE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{12287}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE            TIM\_DIER\_CC2IE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a26f9fd83be5be909cdbbf59fb138d}{12288}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{12289}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Msk        (0x1UL << TIM\_DIER\_CC3IE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{12290}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE            TIM\_DIER\_CC3IE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98032297756f6e341f92fa243278e98}{12291}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{12292}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Msk        (0x1UL << TIM\_DIER\_CC4IE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{12293}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE            TIM\_DIER\_CC4IE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f87983f6cb8450b975286079c19ff29}{12294}} \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Pos        (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{12295}} \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Msk        (0x1UL << TIM\_DIER\_COMIE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{12296}} \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE            TIM\_DIER\_COMIE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa348f21e19ac18be00577cc2844941d6}{12297}} \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{12298}} \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Msk          (0x1UL << TIM\_DIER\_TIE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{12299}} \textcolor{preprocessor}{\#define TIM\_DIER\_TIE              TIM\_DIER\_TIE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f1acf20b177e729494b03d389fc879}{12300}} \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Pos          (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{12301}} \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Msk          (0x1UL << TIM\_DIER\_BIE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{12302}} \textcolor{preprocessor}{\#define TIM\_DIER\_BIE              TIM\_DIER\_BIE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5078f4d6a9f542a502194cd1499f90a3}{12303}} \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{12304}} \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Msk          (0x1UL << TIM\_DIER\_UDE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{12305}} \textcolor{preprocessor}{\#define TIM\_DIER\_UDE              TIM\_DIER\_UDE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{12306}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{12307}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Msk        (0x1UL << TIM\_DIER\_CC1DE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{12308}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE            TIM\_DIER\_CC1DE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567e807487bdcf4d7db0c50c02154420}{12309}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{12310}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Msk        (0x1UL << TIM\_DIER\_CC2DE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{12311}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE            TIM\_DIER\_CC2DE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e08651981fedc16b1ed9925c4f84373}{12312}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Pos        (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{12313}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Msk        (0x1UL << TIM\_DIER\_CC3DE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{12314}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE            TIM\_DIER\_CC3DE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{12315}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{12316}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Msk        (0x1UL << TIM\_DIER\_CC4DE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{12317}} \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE            TIM\_DIER\_CC4DE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{12318}} \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Pos        (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{12319}} \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Msk        (0x1UL << TIM\_DIER\_COMDE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{12320}} \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE            TIM\_DIER\_COMDE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1014527f96f63edc7dfa3b79297557}{12321}} \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{12322}} \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Msk          (0x1UL << TIM\_DIER\_TDE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{12323}} \textcolor{preprocessor}{\#define TIM\_DIER\_TDE              TIM\_DIER\_TDE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12325}12325 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558df2cd4bfe780f9381149b4e0eab19}{12326}} \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{12327}} \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Msk            (0x1UL << TIM\_SR\_UIF\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{12328}} \textcolor{preprocessor}{\#define TIM\_SR\_UIF                TIM\_SR\_UIF\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c518804171ea0813d7dd5702adde4c}{12329}} \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{12330}} \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Msk          (0x1UL << TIM\_SR\_CC1IF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{12331}} \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF              TIM\_SR\_CC1IF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef088105198e8850e542fc8e0fd362ae}{12332}} \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{12333}} \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Msk          (0x1UL << TIM\_SR\_CC2IF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{12334}} \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF              TIM\_SR\_CC2IF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{12335}} \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{12336}} \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Msk          (0x1UL << TIM\_SR\_CC3IF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{12337}} \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF              TIM\_SR\_CC3IF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5a114b99523c3f6766951ab28026f9}{12338}} \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{12339}} \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Msk          (0x1UL << TIM\_SR\_CC4IF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{12340}} \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF              TIM\_SR\_CC4IF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44f0ec2b4134ef80ce28d7a878772af}{12341}} \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{12342}} \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Msk          (0x1UL << TIM\_SR\_COMIF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{12343}} \textcolor{preprocessor}{\#define TIM\_SR\_COMIF              TIM\_SR\_COMIF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc65e5e222f7625dda796d36e0c0d563}{12344}} \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{12345}} \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Msk            (0x1UL << TIM\_SR\_TIF\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{12346}} \textcolor{preprocessor}{\#define TIM\_SR\_TIF                TIM\_SR\_TIF\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{12347}} \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{12348}} \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Msk            (0x1UL << TIM\_SR\_BIF\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{12349}} \textcolor{preprocessor}{\#define TIM\_SR\_BIF                TIM\_SR\_BIF\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f9773dcf1820ffbf5223529b607c7b}{12350}} \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{12351}} \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Msk           (0x1UL << TIM\_SR\_B2IF\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{12352}} \textcolor{preprocessor}{\#define TIM\_SR\_B2IF               TIM\_SR\_B2IF\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{12353}} \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Pos          (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{12354}} \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Msk          (0x1UL << TIM\_SR\_CC1OF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{12355}} \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF              TIM\_SR\_CC1OF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0188211bdf0406c2712d92e7d644c3}{12356}} \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Pos          (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{12357}} \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Msk          (0x1UL << TIM\_SR\_CC2OF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{12358}} \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF              TIM\_SR\_CC2OF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fff23ae52a9ae98267f06f35b9abb}{12359}} \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Pos          (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{12360}} \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Msk          (0x1UL << TIM\_SR\_CC3OF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{12361}} \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF              TIM\_SR\_CC3OF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa692368f903e95550c110a8cdbece996}{12362}} \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{12363}} \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Msk          (0x1UL << TIM\_SR\_CC4OF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{12364}} \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF              TIM\_SR\_CC4OF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7c1fa324513963663efc33746d2824}{12365}} \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Pos           (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{12366}} \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Msk           (0x1UL << TIM\_SR\_SBIF\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{12367}} \textcolor{preprocessor}{\#define TIM\_SR\_SBIF               TIM\_SR\_SBIF\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8534da998a3c083d65ffb2faae4e99fe}{12368}} \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{12369}} \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Msk          (0x1UL << TIM\_SR\_CC5IF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{12370}} \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF              TIM\_SR\_CC5IF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384924af9f6b51bc3009bfd1b1f698e0}{12371}} \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Pos          (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{12372}} \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Msk          (0x1UL << TIM\_SR\_CC6IF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{12373}} \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF              TIM\_SR\_CC6IF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12375}12375 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd5b80d699afa003cb407a74dc0593}{12376}} \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{12377}} \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Msk            (0x1UL << TIM\_EGR\_UG\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{12378}} \textcolor{preprocessor}{\#define TIM\_EGR\_UG                TIM\_EGR\_UG\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee06d20dfa5d132d221a28193dedd211}{12379}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{12380}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Msk          (0x1UL << TIM\_EGR\_CC1G\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{12381}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G              TIM\_EGR\_CC1G\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49003c85e8c92b159faee96d1c6a8cea}{12382}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Pos          (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{12383}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Msk          (0x1UL << TIM\_EGR\_CC2G\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{12384}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G              TIM\_EGR\_CC2G\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ffc22a9a37d21364e8023d7eb145}{12385}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Pos          (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{12386}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Msk          (0x1UL << TIM\_EGR\_CC3G\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{12387}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G              TIM\_EGR\_CC3G\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e300af06da863900ba29d894eb26}{12388}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{12389}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Msk          (0x1UL << TIM\_EGR\_CC4G\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{12390}} \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G              TIM\_EGR\_CC4G\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{12391}} \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{12392}} \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Msk          (0x1UL << TIM\_EGR\_COMG\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{12393}} \textcolor{preprocessor}{\#define TIM\_EGR\_COMG              TIM\_EGR\_COMG\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68094deb44a74ef649c243ec840b9a2}{12394}} \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{12395}} \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Msk            (0x1UL << TIM\_EGR\_TG\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{12396}} \textcolor{preprocessor}{\#define TIM\_EGR\_TG                TIM\_EGR\_TG\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068531a673c44015bef074e6c926ce77}{12397}} \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{12398}} \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Msk            (0x1UL << TIM\_EGR\_BG\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{12399}} \textcolor{preprocessor}{\#define TIM\_EGR\_BG                TIM\_EGR\_BG\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd90bade3c3486602bcad1cfc58d5ed}{12400}} \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{12401}} \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Msk           (0x1UL << TIM\_EGR\_B2G\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{12402}} \textcolor{preprocessor}{\#define TIM\_EGR\_B2G               TIM\_EGR\_B2G\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12404}12404 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{12405}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{12406}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Msk        (0x3UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{12407}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S            TIM\_CCMR1\_CC1S\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{12408}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_0          (0x1UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{12409}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_1          (0x2UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{12411}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{12412}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Msk       (0x1UL << TIM\_CCMR1\_OC1FE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{12413}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE           TIM\_CCMR1\_OC1FE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{12414}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{12415}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Msk       (0x1UL << TIM\_CCMR1\_OC1PE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{12416}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE           TIM\_CCMR1\_OC1PE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{12418}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{12419}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Msk        (0x1007UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{12420}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M            TIM\_CCMR1\_OC1M\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{12421}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_0          (0x0001UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{12422}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_1          (0x0002UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{12423}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_2          (0x0004UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{12424}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_3          (0x1000UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{12426}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{12427}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Msk       (0x1UL << TIM\_CCMR1\_OC1CE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{12428}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE           TIM\_CCMR1\_OC1CE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{12430}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{12431}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Msk        (0x3UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{12432}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S            TIM\_CCMR1\_CC2S\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{12433}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_0          (0x1UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{12434}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_1          (0x2UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7240668687c24e88a8738b3a84be511}{12436}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{12437}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Msk       (0x1UL << TIM\_CCMR1\_OC2FE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{12438}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE           TIM\_CCMR1\_OC2FE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819513a7183766b4427cddfb08413eb7}{12439}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{12440}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Msk       (0x1UL << TIM\_CCMR1\_OC2PE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{12441}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE           TIM\_CCMR1\_OC2PE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{12443}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{12444}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Msk        (0x1007UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{12445}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M            TIM\_CCMR1\_OC2M\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{12446}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_0          (0x0001UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{12447}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_1          (0x0002UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{12448}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_2          (0x0004UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afde805ac7d80768b0e8a94133cc108}{12449}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_3          (0x1000UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e30d09989e2a51517b5962e63baf1dd}{12451}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Pos       (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{12452}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Msk       (0x1UL << TIM\_CCMR1\_OC2CE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{12453}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE           TIM\_CCMR1\_OC2CE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12455}12455 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12456}12456 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{12457}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{12458}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{12459}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC          TIM\_CCMR1\_IC1PSC\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{12460}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_0        (0x1UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{12461}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_1        (0x2UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{12463}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{12464}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Msk        (0xFUL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{12465}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F            TIM\_CCMR1\_IC1F\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{12466}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_0          (0x1UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{12467}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_1          (0x2UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{12468}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_2          (0x4UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{12469}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_3          (0x8UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{12471}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{12472}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{12473}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC          TIM\_CCMR1\_IC2PSC\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{12474}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_0        (0x1UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{12475}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_1        (0x2UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{12477}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{12478}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Msk        (0xFUL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{12479}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F            TIM\_CCMR1\_IC2F\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{12480}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_0          (0x1UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{12481}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_1          (0x2UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{12482}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_2          (0x4UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{12483}} \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_3          (0x8UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12485}12485 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{12486}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{12487}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Msk        (0x3UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{12488}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S            TIM\_CCMR2\_CC3S\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{12489}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_0          (0x1UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{12490}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_1          (0x2UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fada082e0cea460d9722f5dca1fe1a8}{12492}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{12493}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Msk       (0x1UL << TIM\_CCMR2\_OC3FE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{12494}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE           TIM\_CCMR2\_OC3FE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{12495}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{12496}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Msk       (0x1UL << TIM\_CCMR2\_OC3PE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{12497}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE           TIM\_CCMR2\_OC3PE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{12499}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{12500}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Msk        (0x1007UL << TIM\_CCMR2\_OC3M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{12501}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M            TIM\_CCMR2\_OC3M\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{12502}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_0          (0x0001UL << TIM\_CCMR2\_OC3M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{12503}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_1          (0x0002UL << TIM\_CCMR2\_OC3M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{12504}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_2          (0x0004UL << TIM\_CCMR2\_OC3M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa715c5b88b33870f6f8763f6df5dab4e}{12505}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_3          (0x1000UL << TIM\_CCMR2\_OC3M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03695b16c15f57bd329b050603e11ff6}{12509}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{12510}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Msk       (0x1UL << TIM\_CCMR2\_OC3CE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{12511}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE           TIM\_CCMR2\_OC3CE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{12513}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Pos        (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{12514}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Msk        (0x3UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{12515}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S            TIM\_CCMR2\_CC4S\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{12516}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_0          (0x1UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{12517}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_1          (0x2UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ec4d183286e02653876ead0a835a09}{12519}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{12520}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Msk       (0x1UL << TIM\_CCMR2\_OC4FE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{12521}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE           TIM\_CCMR2\_OC4FE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1271844d8091a2494487cd082a585ca}{12522}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{12523}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Msk       (0x1UL << TIM\_CCMR2\_OC4PE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{12524}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE           TIM\_CCMR2\_OC4PE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{12526}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{12527}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Msk        (0x1007UL << TIM\_CCMR2\_OC4M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{12528}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M            TIM\_CCMR2\_OC4M\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{12529}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_0          (0x0001UL << TIM\_CCMR2\_OC4M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{12530}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_1          (0x0002UL << TIM\_CCMR2\_OC4M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{12531}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_2          (0x0004UL << TIM\_CCMR2\_OC4M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00088921276b0185b802397e30e45f6}{12532}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_3          (0x1000UL << TIM\_CCMR2\_OC4M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{12534}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Pos       (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{12535}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Msk       (0x1UL << TIM\_CCMR2\_OC4CE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{12536}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE           TIM\_CCMR2\_OC4CE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12538}12538 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12539}12539 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{12540}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Pos      (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{12541}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{12542}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC          TIM\_CCMR2\_IC3PSC\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{12543}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_0        (0x1UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{12544}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_1        (0x2UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{12546}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{12547}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Msk        (0xFUL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{12548}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F            TIM\_CCMR2\_IC3F\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{12549}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_0          (0x1UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{12550}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_1          (0x2UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{12551}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_2          (0x4UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{12552}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_3          (0x8UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{12554}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{12555}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{12556}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC          TIM\_CCMR2\_IC4PSC\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{12557}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_0        (0x1UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{12558}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_1        (0x2UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{12560}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{12561}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Msk        (0xFUL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{12562}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F            TIM\_CCMR2\_IC4F\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{12563}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_0          (0x1UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{12564}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_1          (0x2UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{12565}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_2          (0x4UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{12566}} \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_3          (0x8UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12568}12568 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da61acdf3f1662c2a522820260f0ca1}{12569}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{12570}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Msk         (0x1UL << TIM\_CCER\_CC1E\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{12571}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E             TIM\_CCER\_CC1E\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c77329fadbcb3c84bde50fca4531fb}{12572}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{12573}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Msk         (0x1UL << TIM\_CCER\_CC1P\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{12574}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P             TIM\_CCER\_CC1P\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27744605da2a44ce88bcd692a6dd639}{12575}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Pos        (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{12576}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Msk        (0x1UL << TIM\_CCER\_CC1NE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{12577}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE            TIM\_CCER\_CC1NE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cab7ddc6363d68c881d424dc2f95b3}{12578}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{12579}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Msk        (0x1UL << TIM\_CCER\_CC1NP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{12580}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP            TIM\_CCER\_CC1NP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7e6fef34c0f02a97140620a2429b84}{12581}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{12582}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Msk         (0x1UL << TIM\_CCER\_CC2E\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{12583}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E             TIM\_CCER\_CC2E\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eed48ffae9d0a886c124b2993b8a9f}{12584}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{12585}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Msk         (0x1UL << TIM\_CCER\_CC2P\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{12586}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P             TIM\_CCER\_CC2P\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{12587}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{12588}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Msk        (0x1UL << TIM\_CCER\_CC2NE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{12589}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE            TIM\_CCER\_CC2NE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{12590}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{12591}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Msk        (0x1UL << TIM\_CCER\_CC2NP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{12592}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP            TIM\_CCER\_CC2NP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee67670829d7a6333cae4b5eada7899}{12593}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{12594}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Msk         (0x1UL << TIM\_CCER\_CC3E\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{12595}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E             TIM\_CCER\_CC3E\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92731a4de3cb45962bfc34f3986a3bb}{12596}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Pos         (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{12597}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Msk         (0x1UL << TIM\_CCER\_CC3P\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{12598}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P             TIM\_CCER\_CC3P\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{12599}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Pos        (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{12600}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Msk        (0x1UL << TIM\_CCER\_CC3NE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{12601}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE            TIM\_CCER\_CC3NE\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc4768173a56472e6f19ca49bb229e6a}{12602}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Pos        (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{12603}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Msk        (0x1UL << TIM\_CCER\_CC3NP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{12604}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP            TIM\_CCER\_CC3NP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4f1890df26547229ce711eed7a30c3}{12605}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Pos         (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{12606}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Msk         (0x1UL << TIM\_CCER\_CC4E\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{12607}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E             TIM\_CCER\_CC4E\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b16bb9029a386a09ca24796a74f7fa8}{12608}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Pos         (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{12609}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Msk         (0x1UL << TIM\_CCER\_CC4P\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{12610}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P             TIM\_CCER\_CC4P\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451b690ca839a363b6b911bcacafffb4}{12611}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Pos        (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{12612}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Msk        (0x1UL << TIM\_CCER\_CC4NP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{12613}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP            TIM\_CCER\_CC4NP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb96234a35d5c12b13cc5b84a95145fc}{12614}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Pos         (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{12615}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Msk         (0x1UL << TIM\_CCER\_CC5E\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ee3a244dfa78f27f9e248f142defd0}{12616}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E             TIM\_CCER\_CC5E\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136a467d3f0e5bb516adaee089516802}{12617}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Pos         (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{12618}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Msk         (0x1UL << TIM\_CCER\_CC5P\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{12619}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P             TIM\_CCER\_CC5P\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d24bc5620b196c6255c2209a29164a5}{12620}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{12621}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Msk         (0x1UL << TIM\_CCER\_CC6E\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325a9db5038e4031b332099f9a0c990d}{12622}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E             TIM\_CCER\_CC6E\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4e03148897b4f8d664b77cb11f3a66}{12623}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{12624}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Msk         (0x1UL << TIM\_CCER\_CC6P\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cc5355d63f2bcf28a31921e2a165e7}{12625}} \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P             TIM\_CCER\_CC6P\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12628}12628 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110ca46cc8cf7b55f63cafa563073b2}{12629}} \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{12630}} \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Msk           (0xFFFFFFFFUL << TIM\_CNT\_CNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{12631}} \textcolor{preprocessor}{\#define TIM\_CNT\_CNT               TIM\_CNT\_CNT\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0736a57db06ead26456234444a8a74ba}{12632}} \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Pos        (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{12633}} \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Msk        (0x1UL << TIM\_CNT\_UIFCPY\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{12634}} \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY            TIM\_CNT\_UIFCPY\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12636}12636 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11163ae1ef14d3e7a1f047c40a501f4}{12637}} \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{12638}} \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Msk           (0xFFFFUL << TIM\_PSC\_PSC\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{12639}} \textcolor{preprocessor}{\#define TIM\_PSC\_PSC               TIM\_PSC\_PSC\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12641}12641 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{12642}} \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{12643}} \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Msk           (0xFFFFFFFFUL << TIM\_ARR\_ARR\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{12644}} \textcolor{preprocessor}{\#define TIM\_ARR\_ARR               TIM\_ARR\_ARR\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12646}12646 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab062a3ee5ed93cef0fd1de937719fe5c}{12647}} \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{12648}} \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Msk           (0xFFFFUL << TIM\_RCR\_REP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{12649}} \textcolor{preprocessor}{\#define TIM\_RCR\_REP               TIM\_RCR\_REP\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12651}12651 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815f704b96c35f8f2b4a9160913e36f6}{12652}} \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{12653}} \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Msk         (0xFFFFUL << TIM\_CCR1\_CCR1\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{12654}} \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1             TIM\_CCR1\_CCR1\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12656}12656 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{12657}} \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{12658}} \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Msk         (0xFFFFUL << TIM\_CCR2\_CCR2\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{12659}} \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2             TIM\_CCR2\_CCR2\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12661}12661 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a2438c905cf2e7f0c15b06090be697}{12662}} \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{12663}} \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Msk         (0xFFFFUL << TIM\_CCR3\_CCR3\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{12664}} \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3             TIM\_CCR3\_CCR3\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12666}12666 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812691bb8cabc5eef6093926c6afb0fa}{12667}} \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{12668}} \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Msk         (0xFFFFUL << TIM\_CCR4\_CCR4\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{12669}} \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4             TIM\_CCR4\_CCR4\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12671}12671 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{12672}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{12673}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Msk          (0xFFUL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{12674}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG              TIM\_BDTR\_DTG\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{12675}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_0            (0x01UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{12676}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_1            (0x02UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{12677}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_2            (0x04UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{12678}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_3            (0x08UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{12679}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_4            (0x10UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{12680}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_5            (0x20UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{12681}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_6            (0x40UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{12682}} \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_7            (0x80UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{12684}} \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Pos         (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{12685}} \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Msk         (0x3UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{12686}} \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK             TIM\_BDTR\_LOCK\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{12687}} \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_0           (0x1UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{12688}} \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_1           (0x2UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508a8d8aea6def7bd3dd689ff5f47312}{12690}} \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Pos         (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{12691}} \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Msk         (0x1UL << TIM\_BDTR\_OSSI\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{12692}} \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI             TIM\_BDTR\_OSSI\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5738bf6a27c598bc93b37db41f1a21c1}{12693}} \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Pos         (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{12694}} \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Msk         (0x1UL << TIM\_BDTR\_OSSR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{12695}} \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR             TIM\_BDTR\_OSSR\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bff46bd1b077d0a152e4600397f98d}{12696}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{12697}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Msk          (0x1UL << TIM\_BDTR\_BKE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{12698}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE              TIM\_BDTR\_BKE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42525a0a24fac15595720c1ef01d57a}{12699}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Pos          (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{12700}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Msk          (0x1UL << TIM\_BDTR\_BKP\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{12701}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP              TIM\_BDTR\_BKP\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{12702}} \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Pos          (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{12703}} \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Msk          (0x1UL << TIM\_BDTR\_AOE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{12704}} \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE              TIM\_BDTR\_AOE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1874eb52559400db69885a6dee768c4}{12705}} \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Pos          (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{12706}} \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Msk          (0x1UL << TIM\_BDTR\_MOE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{12707}} \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE              TIM\_BDTR\_MOE\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276db9f8f1830064dd5905a73df612}{12708}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Pos          (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{12709}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Msk          (0xFUL << TIM\_BDTR\_BKF\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{12710}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF              TIM\_BDTR\_BKF\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{12711}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{12712}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Msk         (0xFUL << TIM\_BDTR\_BK2F\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{12713}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F             TIM\_BDTR\_BK2F\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecfb172630ebfd6dc86f7634ea8826ff}{12714}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{12715}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Msk         (0x1UL << TIM\_BDTR\_BK2E\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{12716}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E             TIM\_BDTR\_BK2E\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd1378c80f27716d7322e296bf4c90e}{12717}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Pos         (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{12718}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Msk         (0x1UL << TIM\_BDTR\_BK2P\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{12719}} \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P             TIM\_BDTR\_BK2P\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12721}12721 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{12722}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{12723}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Msk           (0x1FUL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{12724}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA               TIM\_DCR\_DBA\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{12725}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_0             (0x01UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{12726}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_1             (0x02UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{12727}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_2             (0x04UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{12728}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_3             (0x08UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{12729}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_4             (0x10UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{12731}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{12732}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Msk           (0x1FUL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{12733}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL               TIM\_DCR\_DBL\_Msk                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{12734}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_0             (0x01UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{12735}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_1             (0x02UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{12736}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_2             (0x04UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{12737}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_3             (0x08UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{12738}} \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_4             (0x10UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12740}12740 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404a796ef83390218d4aed467f779ca0}{12741}} \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{12742}} \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Msk         (0xFFFFUL << TIM\_DMAR\_DMAB\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{12743}} \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB             TIM\_DMAR\_DMAB\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12745}12745 \textcolor{comment}{/*******************  Bit definition for TIM\_OR regiter  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd8b0b125d46d02c35f990903d6fcb}{12746}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef046d565911337566adcc67904847ea}{12747}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_Msk        (0x3UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{12748}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP            TIM\_OR\_TI4\_RMP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{12749}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_0          (0x1UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{12750}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_1          (0x2UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c5d626671e911a5d0943e6477e4aa7}{12751}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc0672804e61da192e6063e0bb82ed3}{12752}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_Msk       (0x3UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{12753}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP           TIM\_OR\_ITR1\_RMP\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{12754}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_0         (0x1UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{12755}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_1         (0x2UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12757}12757 \textcolor{comment}{/*******************  Bit definition for TIM2\_OR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068795bd83273bcb6142a87e5fb282e5}{12758}} \textcolor{preprocessor}{\#define TIM2\_OR\_ITR1\_RMP\_Pos      (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96d5aee366904a5a009bc64f95e4c16}{12759}} \textcolor{preprocessor}{\#define TIM2\_OR\_ITR1\_RMP\_Msk      (0x3UL << TIM2\_OR\_ITR1\_RMP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968b8c51c00da52910a0a1b648d7b954}{12760}} \textcolor{preprocessor}{\#define TIM2\_OR\_ITR1\_RMP          TIM2\_OR\_ITR1\_RMP\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b97492ad5a7491e40a02bc75ae9f82a}{12761}} \textcolor{preprocessor}{\#define TIM2\_OR\_ITR1\_RMP\_0        (0x1UL << TIM2\_OR\_ITR1\_RMP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad599bcae95cb15c50d7ace2d8d043db4}{12762}} \textcolor{preprocessor}{\#define TIM2\_OR\_ITR1\_RMP\_1        (0x2UL << TIM2\_OR\_ITR1\_RMP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12764}12764 \textcolor{comment}{/*******************  Bit definition for TIM5\_OR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga304aa237ae3d1ffbe4ce32437728b9ae}{12765}} \textcolor{preprocessor}{\#define TIM5\_OR\_TI4\_RMP\_Pos      (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafac586271bb7979e1ad74a313a00c56}{12766}} \textcolor{preprocessor}{\#define TIM5\_OR\_TI4\_RMP\_Msk      (0x3UL << TIM5\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83dfd2441042c2042cd56f04a65dfc4}{12767}} \textcolor{preprocessor}{\#define TIM5\_OR\_TI4\_RMP          TIM5\_OR\_TI4\_RMP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f40fdc096c5add7120ab9351eb6c520}{12768}} \textcolor{preprocessor}{\#define TIM5\_OR\_TI4\_RMP\_0        (0x1UL << TIM5\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db69eba9e7591088b2a8cf93a9c971c}{12769}} \textcolor{preprocessor}{\#define TIM5\_OR\_TI4\_RMP\_1        (0x2UL << TIM5\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12771}12771 \textcolor{comment}{/*******************  Bit definition for TIM11\_OR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7d60114c35fcec8167e9708e30c2d}{12772}} \textcolor{preprocessor}{\#define TIM11\_OR\_TI1\_RMP\_Pos      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aecadf6d71300b89a6801f1bb270f7}{12773}} \textcolor{preprocessor}{\#define TIM11\_OR\_TI1\_RMP\_Msk      (0x3UL << TIM11\_OR\_TI1\_RMP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed13d427fa04e247ca78952c08daea6e}{12774}} \textcolor{preprocessor}{\#define TIM11\_OR\_TI1\_RMP          TIM11\_OR\_TI1\_RMP\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b67ac66f5df3452c172d8efde7f691}{12775}} \textcolor{preprocessor}{\#define TIM11\_OR\_TI1\_RMP\_0        (0x1UL << TIM11\_OR\_TI1\_RMP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabbd32664b6a5e9a61276dd8b6c269aa}{12776}} \textcolor{preprocessor}{\#define TIM11\_OR\_TI1\_RMP\_1        (0x2UL << TIM11\_OR\_TI1\_RMP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12778}12778 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32822f2cd21a18c96f7e29c0b49c9521}{12779}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{12780}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Msk       (0x1UL << TIM\_CCMR3\_OC5FE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bfc494938e6bc6cecf58fe5200956a}{12781}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE           TIM\_CCMR3\_OC5FE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8797e16e9a271f511855e2d78cf32e2}{12782}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{12783}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Msk       (0x1UL << TIM\_CCMR3\_OC5PE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efaf0e7c00e772ba4662978f4793666}{12784}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE           TIM\_CCMR3\_OC5PE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55654cfbb3416e4207046c90c2a718}{12786}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{12787}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Msk        (0x1007UL << TIM\_CCMR3\_OC5M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9288ac5e548cd27131a8178dbb439148}{12788}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M            TIM\_CCMR3\_OC5M\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{12789}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_0          (0x0001UL << TIM\_CCMR3\_OC5M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba30d9baa5e308b080bc7c0bc20b388}{12790}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_1          (0x0002UL << TIM\_CCMR3\_OC5M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc049a5a0b8a82af4416e64229e5a478}{12791}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_2          (0x0004UL << TIM\_CCMR3\_OC5M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78cb1c998cc7cf37399aa471e338ab0}{12792}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_3          (0x1000UL << TIM\_CCMR3\_OC5M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33a60e86a6796eafd5562dec9814263}{12794}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Pos       (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{12795}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Msk       (0x1UL << TIM\_CCMR3\_OC5CE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{12796}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE           TIM\_CCMR3\_OC5CE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278195e7652134e746fbaddc08b82ff9}{12798}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Pos       (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{12799}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Msk       (0x1UL << TIM\_CCMR3\_OC6FE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edb08af3da878d46153477508fbbbf8}{12800}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE           TIM\_CCMR3\_OC6FE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad2b24b8d25496f8a06717b73a73c29}{12801}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Pos       (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{12802}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Msk       (0x1UL << TIM\_CCMR3\_OC6PE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421f1263c2900e4c952424d5cb062476}{12803}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE           TIM\_CCMR3\_OC6PE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466e3ed64b59a46aef001bb7915e1366}{12805}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Pos        (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{12806}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Msk        (0x1007UL << TIM\_CCMR3\_OC6M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41403a6becee1f75d12757fb922559cb}{12807}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M            TIM\_CCMR3\_OC6M\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{12808}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_0          (0x0001UL << TIM\_CCMR3\_OC6M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918d4cefba958f09580585eb55e0c253}{12809}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_1          (0x0002UL << TIM\_CCMR3\_OC6M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7faa4f85b1118969ec7f596ed986cb56}{12810}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_2          (0x0004UL << TIM\_CCMR3\_OC6M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0202c101a1709dbf736a349995e7d1}{12811}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_3          (0x1000UL << TIM\_CCMR3\_OC6M\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0998bdd67b7778deb48cc0d063ba574d}{12813}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Pos       (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{12814}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Msk       (0x1UL << TIM\_CCMR3\_OC6CE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{12815}} \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE           TIM\_CCMR3\_OC6CE\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12817}12817 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR5 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913b286e9b9adc82f44b5792aed666cb}{12818}} \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{12819}} \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Msk         (0xFFFFFFFFUL << TIM\_CCR5\_CCR5\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{12820}} \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5             TIM\_CCR5\_CCR5\_Msk                            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5c3fcf05bbe2b2c3d92af39f0e2615}{12821}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Pos        (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{12822}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Msk        (0x1UL << TIM\_CCR5\_GC5C1\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{12823}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1            TIM\_CCR5\_GC5C1\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dccb0aa764e1d8a39876ab07e09a74d}{12824}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Pos        (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{12825}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Msk        (0x1UL << TIM\_CCR5\_GC5C2\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{12826}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2            TIM\_CCR5\_GC5C2\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d34a39b754ea3f0ffb75030a0b66d8}{12827}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Pos        (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{12828}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Msk        (0x1UL << TIM\_CCR5\_GC5C3\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{12829}} \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3            TIM\_CCR5\_GC5C3\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12831}12831 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR6 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac811f82d51257abd39a3ade0b7e2d990}{12832}} \textcolor{preprocessor}{\#define  TIM\_CCR6\_CCR6           ((uint16\_t)0xFFFFU)                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12835}12835 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12836}12836 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12837}12837 \textcolor{comment}{/*                         Low Power Timer (LPTIM)                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12838}12838 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12839}12839 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12840}12840 \textcolor{comment}{/******************  Bit definition for LPTIM\_ISR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a253575aa4bcd2c8097f2e9f5c528}{12841}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{12842}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Msk          (0x1UL << LPTIM\_ISR\_CMPM\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad268979549e2ab5d4e0227e37964e29}{12843}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM              LPTIM\_ISR\_CMPM\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d60b2a5aa3042e705fac690ddd82ad9}{12844}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Pos          (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{12845}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Msk          (0x1UL << LPTIM\_ISR\_ARRM\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca1da3466dc935eebf232c120a42f7}{12846}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM              LPTIM\_ISR\_ARRM\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744b7eeec364753bad9ec53583ddc83}{12847}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Pos       (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{12848}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Msk       (0x1UL << LPTIM\_ISR\_EXTTRIG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6fe3ef932a42040b0f9530eae1d014}{12849}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG           LPTIM\_ISR\_EXTTRIG\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58bb3764cb71aa8b10e3dd579d81d566}{12850}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Pos         (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{12851}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Msk         (0x1UL << LPTIM\_ISR\_CMPOK\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{12852}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK             LPTIM\_ISR\_CMPOK\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225e79481e3488e2018b7066cc36c15d}{12853}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Pos         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{12854}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Msk         (0x1UL << LPTIM\_ISR\_ARROK\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab444687af1f8f9863455191ad061a1d1}{12855}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK             LPTIM\_ISR\_ARROK\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f3149d0ec6718d910a43f12b69df19}{12856}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{12857}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Msk            (0x1UL << LPTIM\_ISR\_UP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c22c593384daf21fbf0648c7157609}{12858}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP                LPTIM\_ISR\_UP\_Msk                           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78026fe91462066bf46f3d20cfb59dde}{12859}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Pos          (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{12860}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Msk          (0x1UL << LPTIM\_ISR\_DOWN\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae419eeabea5979ae2658ab6597cb8223}{12861}} \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN              LPTIM\_ISR\_DOWN\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12863}12863 \textcolor{comment}{/******************  Bit definition for LPTIM\_ICR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b506dcf4acdd6741977de00402c73b}{12864}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{12865}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Msk        (0x1UL << LPTIM\_ICR\_CMPMCF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a73f097347bc05382105a527ee7f2e}{12866}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF            LPTIM\_ICR\_CMPMCF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d365e13b4c9de7d954989e7e3892}{12867}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{12868}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Msk        (0x1UL << LPTIM\_ICR\_ARRMCF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf43a4be174c9303faef371ec31ab44c}{12869}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF            LPTIM\_ICR\_ARRMCF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44edb9f638e0b13a269a13c013f0b8}{12870}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Pos     (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{12871}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Msk     (0x1UL << LPTIM\_ICR\_EXTTRIGCF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc0939c831c305f180c9d1518b852f}{12872}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF         LPTIM\_ICR\_EXTTRIGCF\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcc238eda370f1999eb9e4c622a0d01}{12873}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{12874}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Msk       (0x1UL << LPTIM\_ICR\_CMPOKCF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{12875}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF           LPTIM\_ICR\_CMPOKCF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56de4c8d0c89755297f0b062983b5b}{12876}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{12877}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Msk       (0x1UL << LPTIM\_ICR\_ARROKCF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0e5526e60b99a2a4958145207bff7d}{12878}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF           LPTIM\_ICR\_ARROKCF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a94627a5c2f998f5ea8d7a57f035d1}{12879}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{12880}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Msk          (0x1UL << LPTIM\_ICR\_UPCF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cea7a7a350f428dc1255dd6d143969}{12881}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF              LPTIM\_ICR\_UPCF\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19850a5ffe670eb179503fa1be9e3622}{12882}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{12883}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Msk        (0x1UL << LPTIM\_ICR\_DOWNCF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d337943cd5849f0b67df2bae113ffe}{12884}} \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF            LPTIM\_ICR\_DOWNCF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12886}12886 \textcolor{comment}{/******************  Bit definition for LPTIM\_IER register *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420b7e7fdb5dafc0287743411ffb6b0}{12887}} \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{12888}} \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Msk        (0x1UL << LPTIM\_IER\_CMPMIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f1c6ec830c564596756452fac0f057}{12889}} \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE            LPTIM\_IER\_CMPMIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bc158ab0a4ed0cb11b74a2f260fb3d}{12890}} \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{12891}} \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Msk        (0x1UL << LPTIM\_IER\_ARRMIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddf28358beda70d5cabb8bbd2f7acd7}{12892}} \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE            LPTIM\_IER\_ARRMIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad517b45bbd7fd664a9ffb734949ca2}{12893}} \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Pos     (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{12894}} \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Msk     (0x1UL << LPTIM\_IER\_EXTTRIGIE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2214a5cacaee65aa8487788edac8d1}{12895}} \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE         LPTIM\_IER\_EXTTRIGIE\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f9215cbbefa3f09ee58766418af015}{12896}} \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Pos       (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{12897}} \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Msk       (0x1UL << LPTIM\_IER\_CMPOKIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac117a13cff0f470f7e9645e479301684}{12898}} \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE           LPTIM\_IER\_CMPOKIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1f4b63657f81d98c810fb981be8b2}{12899}} \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{12900}} \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Msk       (0x1UL << LPTIM\_IER\_ARROKIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e16757ed47e0ee03238f7ac41f54119}{12901}} \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE           LPTIM\_IER\_ARROKIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48c6d4270508030ddd5d92996452b}{12902}} \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{12903}} \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Msk          (0x1UL << LPTIM\_IER\_UPIE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4fea67fb509ddc013229335c241211}{12904}} \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE              LPTIM\_IER\_UPIE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943de8e961e0ec350de2fc45b9ca1eb5}{12905}} \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Pos        (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{12906}} \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Msk        (0x1UL << LPTIM\_IER\_DOWNIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{12907}} \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE            LPTIM\_IER\_DOWNIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12909}12909 \textcolor{comment}{/******************  Bit definition for LPTIM\_CFGR register*******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e4c4cf0fd7105b535892c7a10e1aa4}{12910}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{12911}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Msk        (0x1UL << LPTIM\_CFGR\_CKSEL\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51756ab9cdc0e908f6f272ccc3e221a}{12912}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL            LPTIM\_CFGR\_CKSEL\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93565f8804d86eb6b10c699241d543b1}{12914}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{12915}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Msk        (0x3UL << LPTIM\_CFGR\_CKPOL\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b93ee347b6a137a97020e71fe2a44ff}{12916}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL            LPTIM\_CFGR\_CKPOL\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6779ec640b23cf833dd2105b8a220af5}{12917}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_0          (0x1UL << LPTIM\_CFGR\_CKPOL\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad084d831c97bad9c75bc5fb870f4c605}{12918}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_1          (0x2UL << LPTIM\_CFGR\_CKPOL\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9732853338654f66fe51d6a6f9f837}{12920}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Pos        (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{12921}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Msk        (0x3UL << LPTIM\_CFGR\_CKFLT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967fdd5160e383d5740de6c393ae76a5}{12922}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT            LPTIM\_CFGR\_CKFLT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8880e8aa2748a1c125bb93711f764d}{12923}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_0          (0x1UL << LPTIM\_CFGR\_CKFLT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafbe9abc3d0f44a37db62172a80afdb9}{12924}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_1          (0x2UL << LPTIM\_CFGR\_CKFLT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1516877a8f950690f02d215362bb5b72}{12926}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Pos       (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{12927}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Msk       (0x3UL << LPTIM\_CFGR\_TRGFLT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{12928}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT           LPTIM\_CFGR\_TRGFLT\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{12929}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_0         (0x1UL << LPTIM\_CFGR\_TRGFLT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014ecb2c212432123a6ee2a01dfc4cce}{12930}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_1         (0x2UL << LPTIM\_CFGR\_TRGFLT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35291fd86def97e8c27c5749badfd91}{12932}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{12933}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Msk        (0x7UL << LPTIM\_CFGR\_PRESC\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72b0a5dbce113393e4d367b49f5d0c}{12934}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC            LPTIM\_CFGR\_PRESC\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54ff2bff54f5ff370979c5310f60c16}{12935}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_0          (0x1UL << LPTIM\_CFGR\_PRESC\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{12936}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_1          (0x2UL << LPTIM\_CFGR\_PRESC\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c870efbbe78646002653cf2333a74}{12937}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_2          (0x4UL << LPTIM\_CFGR\_PRESC\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31dace3620124a37078ccdc260f355a}{12939}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Pos      (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{12940}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Msk      (0x7UL << LPTIM\_CFGR\_TRIGSEL\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519aa19bd79204f1eb94a1d378655634}{12941}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL          LPTIM\_CFGR\_TRIGSEL\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268e349e4278ec2f405603d1bc82eb2d}{12942}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_0        (0x1UL << LPTIM\_CFGR\_TRIGSEL\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c3ef431ee899309d6a8b518fc8af88}{12943}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_1        (0x2UL << LPTIM\_CFGR\_TRIGSEL\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3470980d3523263818a124f1642fbbdc}{12944}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_2        (0x4UL << LPTIM\_CFGR\_TRIGSEL\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a914484592698b174ecb64b7c77bf}{12946}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Pos       (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{12947}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Msk       (0x3UL << LPTIM\_CFGR\_TRIGEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{12948}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN           LPTIM\_CFGR\_TRIGEN\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{12949}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_0         (0x1UL << LPTIM\_CFGR\_TRIGEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533f47720800bf4619d3f576043b6ce9}{12950}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_1         (0x2UL << LPTIM\_CFGR\_TRIGEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga672cd9c43d091c2db4781c6e9b2043e4}{12952}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Pos       (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{12953}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Msk       (0x1UL << LPTIM\_CFGR\_TIMOUT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{12954}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT           LPTIM\_CFGR\_TIMOUT\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf1bcfbb869bb8c12a6389cd678fdd}{12955}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Pos         (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{12956}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Msk         (0x1UL << LPTIM\_CFGR\_WAVE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d04d4b6c31e68728a6c515aa36571c}{12957}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE             LPTIM\_CFGR\_WAVE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98435524773e234e766a4fdbaf407e5}{12958}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Pos       (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{12959}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Msk       (0x1UL << LPTIM\_CFGR\_WAVPOL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf953b0b77f31228a0ddac549eb0b470e}{12960}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL           LPTIM\_CFGR\_WAVPOL\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563d14ff71e36211e358a0eeda8a0b5}{12961}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Pos      (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{12962}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Msk      (0x1UL << LPTIM\_CFGR\_PRELOAD\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dc1fa00988177012c9cb933e50db5d}{12963}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD          LPTIM\_CFGR\_PRELOAD\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e50d972d4a24782712301bf2d632ae0}{12964}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Pos    (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{12965}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Msk    (0x1UL << LPTIM\_CFGR\_COUNTMODE\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{12966}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE        LPTIM\_CFGR\_COUNTMODE\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b057945543edba5a0b79df5fe9a583e}{12967}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Pos          (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{12968}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Msk          (0x1UL << LPTIM\_CFGR\_ENC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd13a5203732ee6743bf9025ad9f9172}{12969}} \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC              LPTIM\_CFGR\_ENC\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12971}12971 \textcolor{comment}{/******************  Bit definition for LPTIM\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade535c6c5758858bd51334fc8ab6a49}{12972}} \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{12973}} \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Msk         (0x1UL << LPTIM\_CR\_ENABLE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{12974}} \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE             LPTIM\_CR\_ENABLE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac129e479d844619e29c2384fc33426}{12975}} \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Pos        (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{12976}} \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Msk        (0x1UL << LPTIM\_CR\_SNGSTRT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c59145554d8bfa0d636f225a932514}{12977}} \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT            LPTIM\_CR\_SNGSTRT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289cfd728541ed33acdb6e023b19f9ca}{12978}} \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Pos        (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{12979}} \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Msk        (0x1UL << LPTIM\_CR\_CNTSTRT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8912f46b6f529d6c632ad2de408ff3}{12980}} \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT            LPTIM\_CR\_CNTSTRT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12982}12982 \textcolor{comment}{/******************  Bit definition for LPTIM\_CMP register *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5643bfded457f91880778f7db67656}{12983}} \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{12984}} \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Msk           (0xFFFFUL << LPTIM\_CMP\_CMP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0da614536f546b3420c0801d6df70f}{12985}} \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP               LPTIM\_CMP\_CMP\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12987}12987 \textcolor{comment}{/******************  Bit definition for LPTIM\_ARR register *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad0ac8b37df965dd6402cca20fdd0bb}{12988}} \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{12989}} \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Msk           (0xFFFFUL << LPTIM\_ARR\_ARR\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac708b2613ec085499446b969b89e90eb}{12990}} \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR               LPTIM\_ARR\_ARR\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12992}12992 \textcolor{comment}{/******************  Bit definition for LPTIM\_CNT register *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81cb635eb99877bdd13613c39ca4d50}{12993}} \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{12994}} \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Msk           (0xFFFFUL << LPTIM\_CNT\_CNT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b069fc9f9436dbc473cee09bb67aae}{12995}} \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT               LPTIM\_CNT\_CNT\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12996}12996 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12997}12997 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12998}12998 \textcolor{comment}{/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l12999}12999 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13000}13000 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13001}13001 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13002}13002 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F7 serie)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13003}13003 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13004}13004 \textcolor{comment}{/* Support of TCBGT feature : Supported from USART IP version c7amba\_sci3 v1.3 */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa019533adb2dcfec15238be6b9fe2aec}{13005}} \textcolor{preprocessor}{\#define USART\_TCBGT\_SUPPORT}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13006}13006 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f40c78bbc597ada96c2ec828722eeb}{13007}} \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{13008}} \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Msk              (0x1UL << USART\_CR1\_UE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{13009}} \textcolor{preprocessor}{\#define USART\_CR1\_UE                  USART\_CR1\_UE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678b98c07ad61dec17131716d1ddfa58}{13010}} \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Pos              (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{13011}} \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Msk              (0x1UL << USART\_CR1\_RE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{13012}} \textcolor{preprocessor}{\#define USART\_CR1\_RE                  USART\_CR1\_RE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53df187761bfed354686b47e0a691564}{13013}} \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Pos              (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{13014}} \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Msk              (0x1UL << USART\_CR1\_TE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{13015}} \textcolor{preprocessor}{\#define USART\_CR1\_TE                  USART\_CR1\_TE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{13016}} \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{13017}} \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Msk          (0x1UL << USART\_CR1\_IDLEIE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{13018}} \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE              USART\_CR1\_IDLEIE\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232ea76bad178a6e945fe573c2dc984}{13019}} \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Pos          (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{13020}} \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Msk          (0x1UL << USART\_CR1\_RXNEIE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{13021}} \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE              USART\_CR1\_RXNEIE\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee92ad658865410023fc8508325024a}{13022}} \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{13023}} \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Msk            (0x1UL << USART\_CR1\_TCIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{13024}} \textcolor{preprocessor}{\#define USART\_CR1\_TCIE                USART\_CR1\_TCIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6931210415f36d727f75bfc856aed9ef}{13025}} \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Pos           (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{13026}} \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Msk           (0x1UL << USART\_CR1\_TXEIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{13027}} \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE               USART\_CR1\_TXEIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a693e8924defd8e57b0b08323afa0b}{13028}} \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{13029}} \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Msk            (0x1UL << USART\_CR1\_PEIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{13030}} \textcolor{preprocessor}{\#define USART\_CR1\_PEIE                USART\_CR1\_PEIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e65e62ab989658fec2bdaad7892c16}{13031}} \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Pos              (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{13032}} \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Msk              (0x1UL << USART\_CR1\_PS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{13033}} \textcolor{preprocessor}{\#define USART\_CR1\_PS                  USART\_CR1\_PS\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1029c679b6ce540fc8343e074387fa5b}{13034}} \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Pos             (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{13035}} \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Msk             (0x1UL << USART\_CR1\_PCE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{13036}} \textcolor{preprocessor}{\#define USART\_CR1\_PCE                 USART\_CR1\_PCE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cc2060fef5dc3ce6820e31f0156492}{13037}} \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{13038}} \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Msk            (0x1UL << USART\_CR1\_WAKE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{13039}} \textcolor{preprocessor}{\#define USART\_CR1\_WAKE                USART\_CR1\_WAKE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b16c1bf94dba8a889397c5933322308}{13040}} \textcolor{preprocessor}{\#define USART\_CR1\_M\_Pos               (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{13041}} \textcolor{preprocessor}{\#define USART\_CR1\_M\_Msk               (0x10001UL << USART\_CR1\_M\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{13042}} \textcolor{preprocessor}{\#define USART\_CR1\_M                   USART\_CR1\_M\_Msk                          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{13043}} \textcolor{preprocessor}{\#define USART\_CR1\_M0                  (0x00001UL << USART\_CR1\_M\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a0428a58ed317ba2baf6362123930f}{13044}} \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Pos             (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{13045}} \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Msk             (0x1UL << USART\_CR1\_MME\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{13046}} \textcolor{preprocessor}{\#define USART\_CR1\_MME                 USART\_CR1\_MME\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac313f7deb7198a2c0d53446c418e434b}{13047}} \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Pos            (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{13048}} \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Msk            (0x1UL << USART\_CR1\_CMIE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{13049}} \textcolor{preprocessor}{\#define USART\_CR1\_CMIE                USART\_CR1\_CMIE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f51c380de00d417c76712183070ff01}{13050}} \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Pos           (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{13051}} \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Msk           (0x1UL << USART\_CR1\_OVER8\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{13052}} \textcolor{preprocessor}{\#define USART\_CR1\_OVER8               USART\_CR1\_OVER8\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{13053}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Pos            (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{13054}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Msk            (0x1FUL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{13055}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT                USART\_CR1\_DEDT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b664114104da4e943d96b59ba37142}{13056}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_0              (0x01UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9691b8bc3d8dcc892379bf7d920b6396}{13057}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_1              (0x02UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{13058}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_2              (0x04UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2670a86aa9a616ff375b6930ffa70b}{13059}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_3              (0x08UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa005f970098bde194883b57529b0d306}{13060}} \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_4              (0x10UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{13061}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Pos            (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{13062}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Msk            (0x1FUL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{13063}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT                USART\_CR1\_DEAT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c5a5427a9d6f31a4dff944079379c3}{13064}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_0              (0x01UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915c67729309721386a3211e7ef9c097}{13065}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_1              (0x02UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37334305484b5177eb2b0c0fbd38f333}{13066}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_2              (0x04UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9044f6093b026dae8651416935dd2a}{13067}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_3              (0x08UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21679d47bc5412b3ff3821da03d3695e}{13068}} \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_4              (0x10UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a808309c2809d8b08f0782fb321ae8}{13069}} \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Pos           (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{13070}} \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Msk           (0x1UL << USART\_CR1\_RTOIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe55005a97f8ea7ca8e630e6c08912d}{13071}} \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE               USART\_CR1\_RTOIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d4b4a174a7e19ee43b94891582b703}{13072}} \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Pos           (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{13073}} \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Msk           (0x1UL << USART\_CR1\_EOBIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae527749fded038f642974711b1d53ba3}{13074}} \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE               USART\_CR1\_EOBIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19a4c9577dfb1569cf6f564fe6c4949}{13075}} \textcolor{preprocessor}{\#define USART\_CR1\_M1                  0x10000000U                              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13077}13077 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae12773eb630c490c349e6059f7b64394}{13078}} \textcolor{preprocessor}{\#define  USART\_CR1\_M\_0                       USART\_CR1\_M0          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2f4d1706d385d38ea1f0361e6c9444}{13079}} \textcolor{preprocessor}{\#define  USART\_CR1\_M\_1                       USART\_CR1\_M1          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13081}13081 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c518cae1eaa9ae594ebff5b7a1bf9c}{13082}} \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{13083}} \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Msk           (0x1UL << USART\_CR2\_ADDM7\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{13084}} \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7               USART\_CR2\_ADDM7\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{13085}} \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{13086}} \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Msk            (0x1UL << USART\_CR2\_LBDL\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{13087}} \textcolor{preprocessor}{\#define USART\_CR2\_LBDL                USART\_CR2\_LBDL\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9af36362bd69d0008e46a7ea7633b0f}{13088}} \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Pos           (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{13089}} \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Msk           (0x1UL << USART\_CR2\_LBDIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{13090}} \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE               USART\_CR2\_LBDIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262849ac25bc43d23d46945c85851b0}{13091}} \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{13092}} \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Msk            (0x1UL << USART\_CR2\_LBCL\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{13093}} \textcolor{preprocessor}{\#define USART\_CR2\_LBCL                USART\_CR2\_LBCL\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4188976dbf7f6455ba79d1afd830cf7a}{13094}} \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Pos            (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{13095}} \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Msk            (0x1UL << USART\_CR2\_CPHA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{13096}} \textcolor{preprocessor}{\#define USART\_CR2\_CPHA                USART\_CR2\_CPHA\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f164794e57c70b9d7b0b26577e86a}{13097}} \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Pos            (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{13098}} \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Msk            (0x1UL << USART\_CR2\_CPOL\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{13099}} \textcolor{preprocessor}{\#define USART\_CR2\_CPOL                USART\_CR2\_CPOL\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff740ebbb84ac8db332d177cd6cc9235}{13100}} \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Pos           (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{13101}} \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Msk           (0x1UL << USART\_CR2\_CLKEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{13102}} \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN               USART\_CR2\_CLKEN\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{13103}} \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Pos            (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{13104}} \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Msk            (0x3UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{13105}} \textcolor{preprocessor}{\#define USART\_CR2\_STOP                USART\_CR2\_STOP\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{13106}} \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_0              (0x1UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{13107}} \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_1              (0x2UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{13108}} \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Pos           (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{13109}} \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Msk           (0x1UL << USART\_CR2\_LINEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{13110}} \textcolor{preprocessor}{\#define USART\_CR2\_LINEN               USART\_CR2\_LINEN\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222983c0ec62822a37a0da9d114fb75e}{13111}} \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Pos            (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{13112}} \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Msk            (0x1UL << USART\_CR2\_SWAP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{13113}} \textcolor{preprocessor}{\#define USART\_CR2\_SWAP                USART\_CR2\_SWAP\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8bba63d44a14e161f561a5a3591dff4}{13114}} \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{13115}} \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Msk           (0x1UL << USART\_CR2\_RXINV\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{13116}} \textcolor{preprocessor}{\#define USART\_CR2\_RXINV               USART\_CR2\_RXINV\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85095255df25708af3998bfbc0f840}{13117}} \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Pos           (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{13118}} \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Msk           (0x1UL << USART\_CR2\_TXINV\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{13119}} \textcolor{preprocessor}{\#define USART\_CR2\_TXINV               USART\_CR2\_TXINV\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabedc64f34c6631efb738a4c3146d4717}{13120}} \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Pos         (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{13121}} \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Msk         (0x1UL << USART\_CR2\_DATAINV\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{13122}} \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV             USART\_CR2\_DATAINV\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bbd90c0d8c06613b8babdf7a1f2b08}{13123}} \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Pos        (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{13124}} \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Msk        (0x1UL << USART\_CR2\_MSBFIRST\_Pos)         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{13125}} \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST            USART\_CR2\_MSBFIRST\_Msk                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd50e8338e173588e3e228cd36fea49b}{13126}} \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{13127}} \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Msk           (0x1UL << USART\_CR2\_ABREN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{13128}} \textcolor{preprocessor}{\#define USART\_CR2\_ABREN               USART\_CR2\_ABREN\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aec992473cfdf90375f5156816361e7}{13129}} \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Pos         (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{13130}} \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Msk         (0x3UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0a61926b32b1bbe136944c4133d2be}{13131}} \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE             USART\_CR2\_ABRMODE\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9e3740bd087f5170c58b85bc4e689}{13132}} \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_0           (0x1UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac439d0281ee2e6f20261076a50314cff}{13133}} \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_1           (0x2UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c059ff69b8b03c14958fb24a214192}{13134}} \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Pos           (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{13135}} \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Msk           (0x1UL << USART\_CR2\_RTOEN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{13136}} \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN               USART\_CR2\_RTOEN\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1320f17e2f61e21a867e538c737ac3}{13137}} \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Pos             (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{13138}} \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Msk             (0xFFUL << USART\_CR2\_ADD\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{13139}} \textcolor{preprocessor}{\#define USART\_CR2\_ADD                 USART\_CR2\_ADD\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13141}13141 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{13142}} \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{13143}} \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Msk             (0x1UL << USART\_CR3\_EIE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{13144}} \textcolor{preprocessor}{\#define USART\_CR3\_EIE                 USART\_CR3\_EIE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ce6319d8acdb4a57215aeb933c7a57}{13145}} \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{13146}} \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Msk            (0x1UL << USART\_CR3\_IREN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{13147}} \textcolor{preprocessor}{\#define USART\_CR3\_IREN                USART\_CR3\_IREN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73290a1bb7594fc2016662ba4b927dd5}{13148}} \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Pos            (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{13149}} \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Msk            (0x1UL << USART\_CR3\_IRLP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{13150}} \textcolor{preprocessor}{\#define USART\_CR3\_IRLP                USART\_CR3\_IRLP\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df0071641a9cc2d70e4957c28f923c9}{13151}} \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{13152}} \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Msk           (0x1UL << USART\_CR3\_HDSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{13153}} \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL               USART\_CR3\_HDSEL\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818bd165232f86477503e8f9bc9de049}{13154}} \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{13155}} \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Msk            (0x1UL << USART\_CR3\_NACK\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{13156}} \textcolor{preprocessor}{\#define USART\_CR3\_NACK                USART\_CR3\_NACK\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae269fb759007c1043534a3794f7b98d}{13157}} \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{13158}} \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Msk            (0x1UL << USART\_CR3\_SCEN\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{13159}} \textcolor{preprocessor}{\#define USART\_CR3\_SCEN                USART\_CR3\_SCEN\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{13160}} \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{13161}} \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Msk            (0x1UL << USART\_CR3\_DMAR\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{13162}} \textcolor{preprocessor}{\#define USART\_CR3\_DMAR                USART\_CR3\_DMAR\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00afc87870cbe74aabf127179dedca3f}{13163}} \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{13164}} \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Msk            (0x1UL << USART\_CR3\_DMAT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{13165}} \textcolor{preprocessor}{\#define USART\_CR3\_DMAT                USART\_CR3\_DMAT\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790491b1c83dd6a84a6f86945cf74563}{13166}} \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{13167}} \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Msk            (0x1UL << USART\_CR3\_RTSE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{13168}} \textcolor{preprocessor}{\#define USART\_CR3\_RTSE                USART\_CR3\_RTSE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bfa28091d9c8781aeb03fcb371dd01}{13169}} \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Pos            (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{13170}} \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Msk            (0x1UL << USART\_CR3\_CTSE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{13171}} \textcolor{preprocessor}{\#define USART\_CR3\_CTSE                USART\_CR3\_CTSE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{13172}} \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Pos           (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{13173}} \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Msk           (0x1UL << USART\_CR3\_CTSIE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{13174}} \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE               USART\_CR3\_CTSIE\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9eb170fd3fa98254e243f588e5a068}{13175}} \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Pos          (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{13176}} \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Msk          (0x1UL << USART\_CR3\_ONEBIT\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{13177}} \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT              USART\_CR3\_ONEBIT\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102a294cf149c9a0ef423a5c5178f51e}{13178}} \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Pos          (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{13179}} \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Msk          (0x1UL << USART\_CR3\_OVRDIS\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{13180}} \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS              USART\_CR3\_OVRDIS\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315eff6532631e01c4b46241b8203120}{13181}} \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{13182}} \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Msk            (0x1UL << USART\_CR3\_DDRE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{13183}} \textcolor{preprocessor}{\#define USART\_CR3\_DDRE                USART\_CR3\_DDRE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502aaea0f34e2ab34624ff66f1c8b101}{13184}} \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Pos             (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{13185}} \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Msk             (0x1UL << USART\_CR3\_DEM\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{13186}} \textcolor{preprocessor}{\#define USART\_CR3\_DEM                 USART\_CR3\_DEM\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35291bee983f8af47b6ad7193a06cc7}{13187}} \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Pos             (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{13188}} \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Msk             (0x1UL << USART\_CR3\_DEP\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{13189}} \textcolor{preprocessor}{\#define USART\_CR3\_DEP                 USART\_CR3\_DEP\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4008eaf6e81fd47fdde1570d040a9383}{13190}} \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Pos         (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{13191}} \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Msk         (0x7UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63401e737dd8c4ac061a67e092fbece}{13192}} \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT             USART\_CR3\_SCARCNT\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{13193}} \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_0           (0x1UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236904fec78373f4fa02948bbf1db56a}{13194}} \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_1           (0x2UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fd59d184128d73b8b82d249614cb27}{13195}} \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_2           (0x4UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139127c6694c96da27db678db86e65fa}{13196}} \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Pos         (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da055779e9c573b7de6d88df4d74b36}{13197}} \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Msk         (0x1UL << USART\_CR3\_TCBGTIE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4eac3d2b24fce9c627825571823ec4}{13198}} \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE             USART\_CR3\_TCBGTIE\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13200}13200 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da3df12337bdcb5b93129db2719a5e}{13201}} \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_FRACTION\_Pos    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d26e25a2acc22989a0522951e1c406}{13202}} \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_FRACTION\_Msk    (0xFUL << USART\_BRR\_DIV\_FRACTION\_Pos)     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7dd57632bcc0f7f3b635da39b4be3e}{13203}} \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_FRACTION        USART\_BRR\_DIV\_FRACTION\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38af4d54f6346fc7998ecd0618c22f3}{13204}} \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_MANTISSA\_Pos    (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8739f2a9ca35ed93f81353a7a206a0b}{13205}} \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_MANTISSA\_Msk    (0xFFFUL << USART\_BRR\_DIV\_MANTISSA\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2}{13206}} \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_MANTISSA        USART\_BRR\_DIV\_MANTISSA\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13208}13208 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{13209}} \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{13210}} \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Msk            (0xFFUL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{13211}} \textcolor{preprocessor}{\#define USART\_GTPR\_PSC                USART\_GTPR\_PSC\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219c2c6c797f288ff792f0b6c792070b}{13212}} \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{13213}} \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Msk             (0xFFUL << USART\_GTPR\_GT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{13214}} \textcolor{preprocessor}{\#define USART\_GTPR\_GT                 USART\_GTPR\_GT\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13217}13217 \textcolor{comment}{/*******************  Bit definition for USART\_RTOR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8121420c036e48c9ec89bba961aef3ec}{13218}} \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{13219}} \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Msk            (0xFFFFFFUL << USART\_RTOR\_RTO\_Pos)        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{13220}} \textcolor{preprocessor}{\#define USART\_RTOR\_RTO                USART\_RTOR\_RTO\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb201e32d29f6b998571d687448139e6}{13221}} \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Pos           (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{13222}} \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Msk           (0xFFUL << USART\_RTOR\_BLEN\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f65309076ce671d0efac5265eb276d}{13223}} \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN               USART\_RTOR\_BLEN\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13225}13225 \textcolor{comment}{/*******************  Bit definition for USART\_RQR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d640bc5319f4f68f3438235bd4cbfd}{13226}} \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{13227}} \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Msk           (0x1UL << USART\_RQR\_ABRRQ\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad261e1474dfb5329b5520e22790b026b}{13228}} \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ               USART\_RQR\_ABRRQ\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de9d4cabae19eeb28765da49a8b0314}{13229}} \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Pos           (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{13230}} \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Msk           (0x1UL << USART\_RQR\_SBKRQ\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{13231}} \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ               USART\_RQR\_SBKRQ\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade6b015b7e223054a2b88234cba8910}{13232}} \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Pos            (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{13233}} \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Msk            (0x1UL << USART\_RQR\_MMRQ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{13234}} \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ                USART\_RQR\_MMRQ\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c7c905709ca36248badab45642727c}{13235}} \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{13236}} \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Msk           (0x1UL << USART\_RQR\_RXFRQ\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{13237}} \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ               USART\_RQR\_RXFRQ\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5c280ade2bd8610db7e50d4c3a4161}{13238}} \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Pos           (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{13239}} \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Msk           (0x1UL << USART\_RQR\_TXFRQ\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{13240}} \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ               USART\_RQR\_TXFRQ\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13242}13242 \textcolor{comment}{/*******************  Bit definition for USART\_ISR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55ce53d1486d4ca5a13183e4d78418d}{13243}} \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{13244}} \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Msk              (0x1UL << USART\_ISR\_PE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{13245}} \textcolor{preprocessor}{\#define USART\_ISR\_PE                  USART\_ISR\_PE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4876c9c39ec5710f92c15328d11af9e}{13246}} \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Pos              (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{13247}} \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Msk              (0x1UL << USART\_ISR\_FE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{13248}} \textcolor{preprocessor}{\#define USART\_ISR\_FE                  USART\_ISR\_FE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f6dcfb6db7c74a338ec1d3eec9dbaa}{13249}} \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Pos              (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{13250}} \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Msk              (0x1UL << USART\_ISR\_NE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{13251}} \textcolor{preprocessor}{\#define USART\_ISR\_NE                  USART\_ISR\_NE\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7ac40cfc963f125654ba13d8ac6baf}{13252}} \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Pos             (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{13253}} \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Msk             (0x1UL << USART\_ISR\_ORE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{13254}} \textcolor{preprocessor}{\#define USART\_ISR\_ORE                 USART\_ISR\_ORE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b64bc708038630eaf4f5ecf83d468b}{13255}} \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{13256}} \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Msk            (0x1UL << USART\_ISR\_IDLE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{13257}} \textcolor{preprocessor}{\#define USART\_ISR\_IDLE                USART\_ISR\_IDLE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga324397c50b4fedce2e5762305a10a977}{13258}} \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_Pos            (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{13259}} \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_Msk            (0x1UL << USART\_ISR\_RXNE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39da7549976e5a5c91deff40e6044f03}{13260}} \textcolor{preprocessor}{\#define USART\_ISR\_RXNE                USART\_ISR\_RXNE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0b0f21e1afde54bf44f4188f20bb72}{13261}} \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{13262}} \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Msk              (0x1UL << USART\_ISR\_TC\_Pos)               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{13263}} \textcolor{preprocessor}{\#define USART\_ISR\_TC                  USART\_ISR\_TC\_Msk                         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad56e7c8d903c127689186bd32dc9b20b}{13264}} \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_Pos             (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{13265}} \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_Msk             (0x1UL << USART\_ISR\_TXE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59be9f02a6e304a82da3e298c6a72ab}{13266}} \textcolor{preprocessor}{\#define USART\_ISR\_TXE                 USART\_ISR\_TXE\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbcca0fdb67c0c3094eb73142bd4d4fd}{13267}} \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{13268}} \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Msk            (0x1UL << USART\_ISR\_LBDF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00a820cca1d3bb31f9f4f602f070c44}{13269}} \textcolor{preprocessor}{\#define USART\_ISR\_LBDF                USART\_ISR\_LBDF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11421aa78a5d3f93b40b96a43170b128}{13270}} \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{13271}} \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Msk           (0x1UL << USART\_ISR\_CTSIF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{13272}} \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF               USART\_ISR\_CTSIF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6}{13273}} \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Pos             (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{13274}} \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Msk             (0x1UL << USART\_ISR\_CTS\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{13275}} \textcolor{preprocessor}{\#define USART\_ISR\_CTS                 USART\_ISR\_CTS\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74ca11e1c042b629896dfcfb7032a53}{13276}} \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{13277}} \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Msk            (0x1UL << USART\_ISR\_RTOF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a368294fb6a5c47de1193484f3b8}{13278}} \textcolor{preprocessor}{\#define USART\_ISR\_RTOF                USART\_ISR\_RTOF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99892796221d4d032b270b42e2a1b085}{13279}} \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Pos            (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{13280}} \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Msk            (0x1UL << USART\_ISR\_EOBF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{13281}} \textcolor{preprocessor}{\#define USART\_ISR\_EOBF                USART\_ISR\_EOBF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6146e8fb3e393dce355eeda7757b8a6}{13282}} \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Pos            (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{13283}} \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Msk            (0x1UL << USART\_ISR\_ABRE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762a0bed3b7ecde26377eccd40d1e10}{13284}} \textcolor{preprocessor}{\#define USART\_ISR\_ABRE                USART\_ISR\_ABRE\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1543863e600874b79a1892e0074bd0c}{13285}} \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Pos            (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{13286}} \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Msk            (0x1UL << USART\_ISR\_ABRF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbfac6c1ba908d265572184b02daed2}{13287}} \textcolor{preprocessor}{\#define USART\_ISR\_ABRF                USART\_ISR\_ABRF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008b5798e4bfb597a04f07a614145620}{13288}} \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Pos            (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{13289}} \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Msk            (0x1UL << USART\_ISR\_BUSY\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{13290}} \textcolor{preprocessor}{\#define USART\_ISR\_BUSY                USART\_ISR\_BUSY\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3a66fe3b38311ff9c23d8b20331b0e}{13291}} \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Pos             (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{13292}} \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Msk             (0x1UL << USART\_ISR\_CMF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{13293}} \textcolor{preprocessor}{\#define USART\_ISR\_CMF                 USART\_ISR\_CMF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c66fcd9f462060dd82dd252f69b45bf}{13294}} \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Pos            (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{13295}} \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Msk            (0x1UL << USART\_ISR\_SBKF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{13296}} \textcolor{preprocessor}{\#define USART\_ISR\_SBKF                USART\_ISR\_SBKF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4755fb0a6f9532f17cfe1346feb80bf}{13297}} \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Pos             (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{13298}} \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Msk             (0x1UL << USART\_ISR\_RWU\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{13299}} \textcolor{preprocessor}{\#define USART\_ISR\_RWU                 USART\_ISR\_RWU\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b2fb8a12f5e7e470d7d5d685cb167d}{13300}} \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Pos           (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{13301}} \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Msk           (0x1UL << USART\_ISR\_TEACK\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{13302}} \textcolor{preprocessor}{\#define USART\_ISR\_TEACK               USART\_ISR\_TEACK\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02af1bee3602af5feeb3bef1bede411d}{13303}} \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Pos           (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{13304}} \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Msk           (0x1UL << USART\_ISR\_TCBGT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c861daca1188e562fc2cda3a434e15}{13305}} \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT               USART\_ISR\_TCBGT\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13307}13307 \textcolor{comment}{/*******************  Bit definition for USART\_ICR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa925c201b665549469a6858d1040638}{13308}} \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{13309}} \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Msk            (0x1UL << USART\_ICR\_PECF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{13310}} \textcolor{preprocessor}{\#define USART\_ICR\_PECF                USART\_ICR\_PECF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565b3f9f5a5afd87a14435aec128a4af}{13311}} \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{13312}} \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Msk            (0x1UL << USART\_ICR\_FECF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{13313}} \textcolor{preprocessor}{\#define USART\_ICR\_FECF                USART\_ICR\_FECF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c095d0ca00e8ec7255a2464c1a6051}{13314}} \textcolor{preprocessor}{\#define USART\_ICR\_NCF\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2faba1e087606d5678064ed5dac19f}{13315}} \textcolor{preprocessor}{\#define USART\_ICR\_NCF\_Msk             (0x1UL << USART\_ICR\_NCF\_Pos)              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{13316}} \textcolor{preprocessor}{\#define USART\_ICR\_NCF                 USART\_ICR\_NCF\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd88555415ddcd62e99f62175c4157f}{13317}} \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Pos           (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{13318}} \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Msk           (0x1UL << USART\_ICR\_ORECF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{13319}} \textcolor{preprocessor}{\#define USART\_ICR\_ORECF               USART\_ICR\_ORECF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf8e10f0165224f11b0349044d4aea5}{13320}} \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Pos          (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{13321}} \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Msk          (0x1UL << USART\_ICR\_IDLECF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{13322}} \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF              USART\_ICR\_IDLECF\_Msk                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78258e16838bdce42ad7fedce636127a}{13323}} \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{13324}} \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Msk            (0x1UL << USART\_ICR\_TCCF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{13325}} \textcolor{preprocessor}{\#define USART\_ICR\_TCCF                USART\_ICR\_TCCF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d85c61ba2c31407e68210b25ef7bb}{13326}} \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Pos         (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{13327}} \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Msk         (0x1UL << USART\_ICR\_TCBGTCF\_Pos)          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e672683bf5d8ab04639694086dad96}{13328}} \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF             USART\_ICR\_TCBGTCF\_Msk                    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d30a95fd19badc0897ca81f40793283}{13329}} \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{13330}} \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Msk           (0x1UL << USART\_ICR\_LBDCF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{13331}} \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF               USART\_ICR\_LBDCF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd73e9063595dc3781c6b23a52672ae}{13332}} \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{13333}} \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Msk           (0x1UL << USART\_ICR\_CTSCF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{13334}} \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF               USART\_ICR\_CTSCF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f7558be732121ccde59529915144e0}{13335}} \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Pos           (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{13336}} \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Msk           (0x1UL << USART\_ICR\_RTOCF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{13337}} \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF               USART\_ICR\_RTOCF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e50712646964e9dede476adfa73278}{13338}} \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Pos           (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{13339}} \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Msk           (0x1UL << USART\_ICR\_EOBCF\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{13340}} \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF               USART\_ICR\_EOBCF\_Msk                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca9109c65632fd5615eab3c1364a744}{13341}} \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Pos            (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{13342}} \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Msk            (0x1UL << USART\_ICR\_CMCF\_Pos)             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{13343}} \textcolor{preprocessor}{\#define USART\_ICR\_CMCF                USART\_ICR\_CMCF\_Msk                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13345}13345 \textcolor{comment}{/*******************  Bit definition for USART\_RDR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a6f5a3b7ec5d7942edb63c33eb31d4}{13346}} \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{13347}} \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Msk             (0x1FFUL << USART\_RDR\_RDR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{13348}} \textcolor{preprocessor}{\#define USART\_RDR\_RDR                 USART\_RDR\_RDR\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13350}13350 \textcolor{comment}{/*******************  Bit definition for USART\_TDR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9e3f8c33baf080e823b37be46e396}{13351}} \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{13352}} \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Msk             (0x1FFUL << USART\_TDR\_TDR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab55732f51dc738c19c3d5b6d6d9d081}{13353}} \textcolor{preprocessor}{\#define USART\_TDR\_TDR                 USART\_TDR\_TDR\_Msk                        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13355}13355 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13356}13356 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13357}13357 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13358}13358 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13359}13359 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13360}13360 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{13361}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{13362}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Msk           (0x7FUL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{13363}} \textcolor{preprocessor}{\#define WWDG\_CR\_T               WWDG\_CR\_T\_Msk                                  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{13364}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_0             (0x01UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{13365}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_1             (0x02UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{13366}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_2             (0x04UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{13367}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_3             (0x08UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{13368}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_4             (0x10UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{13369}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_5             (0x20UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{13370}} \textcolor{preprocessor}{\#define WWDG\_CR\_T\_6             (0x40UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9fed94bc5fdbc67446173e1b3676c}{13373}} \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Pos        (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{13374}} \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Msk        (0x1UL << WWDG\_CR\_WDGA\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{13375}} \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA            WWDG\_CR\_WDGA\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13377}13377 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{13378}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{13379}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Msk          (0x7FUL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{13380}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W              WWDG\_CFR\_W\_Msk                                 }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{13381}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_0            (0x01UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{13382}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_1            (0x02UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{13383}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_2            (0x04UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{13384}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_3            (0x08UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{13385}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_4            (0x10UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{13386}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_5            (0x20UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{13387}} \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_6            (0x40UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{13390}} \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Pos      (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{13391}} \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Msk      (0x3UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{13392}} \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB          WWDG\_CFR\_WDGTB\_Msk                             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{13393}} \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_0        (0x1UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{13394}} \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_1        (0x2UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4e702f6496841d60bc7ada8d68d648}{13397}} \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Pos        (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{13398}} \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Msk        (0x1UL << WWDG\_CFR\_EWI\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{13399}} \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI            WWDG\_CFR\_EWI\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13401}13401 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{13402}} \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Pos        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{13403}} \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Msk        (0x1UL << WWDG\_SR\_EWIF\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{13404}} \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF            WWDG\_SR\_EWIF\_Msk                               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13406}13406 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13407}13407 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13408}13408 \textcolor{comment}{/*                                DBG                                         */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13409}13409 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13410}13410 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13411}13411 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05a229877e557798dfbabe7188d7a54}{13412}} \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Pos                     (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{13413}} \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Msk                     (0xFFFUL << DBGMCU\_IDCODE\_DEV\_ID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{13414}} \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID                         DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{13415}} \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Pos                     (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{13416}} \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Msk                     (0xFFFFUL << DBGMCU\_IDCODE\_REV\_ID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{13417}} \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID                         DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13418}13418 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13419}13419 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b996a2be01fbeeaa868603c7bca6044}{13420}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Pos                      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{13421}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Msk                      (0x1UL << DBGMCU\_CR\_DBG\_SLEEP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{13422}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP                          DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998b25ffd43297001c2f20ebb04fbcc9}{13423}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Pos                       (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{13424}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Msk                       (0x1UL << DBGMCU\_CR\_DBG\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{13425}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP                           DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74521b2e06cd16f46ea5987d82f9ff19}{13426}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Pos                    (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{13427}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Msk                    (0x1UL << DBGMCU\_CR\_DBG\_STANDBY\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{13428}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY                        DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be1af4b18b8c9ce4001dd363e6626e7}{13429}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Pos                     (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{13430}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Msk                     (0x1UL << DBGMCU\_CR\_TRACE\_IOEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{13431}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN                         DBGMCU\_CR\_TRACE\_IOEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13432}13432 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dddffa934315ca4a5902cbf45f4d93}{13433}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Pos                     (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{13434}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Msk                     (0x3UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{13435}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE                         DBGMCU\_CR\_TRACE\_MODE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{13436}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_0                       (0x1UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{13437}} \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_1                       (0x2UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13439}13439 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1\_FZ register  ************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1de6489ecedec59891894a54458bef2}{13440}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96a2b1fb00169f78d3c8fb050ca35be}{13441}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{13442}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd5fd9c34fd75ddb5c77d526f8f53a1}{13443}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab210ab764b68711904243c0d11631b8}{13444}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{13445}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef66d67708ae915fbbc2ee76aeaef3e}{13446}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7dfb56349db84ef1ef5753e13cf2f48}{13447}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{13448}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5218cc7d400bfb220c42a80b3a2a0603}{13449}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos             (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e288f717db03126942d03a1a6fafd8}{13450}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{13451}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603706e632bf2df878b8ba6fc0c4736}{13452}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos             (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{13453}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{13454}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8568c72922b902663a7ade0e9d6cb88}{13455}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos             (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29df0ea459e1900942f3e26141e0f9dd}{13456}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{13457}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1b0c37f083a12d94bbf6beeb4516e}{13458}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfcabcb2e0efbe9e76b3eae58b30943b}{13459}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Msk            (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{13460}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP                DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27cca037c1de40bf8855316c266abd2}{13461}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25332c23efcacd48317de37e337af6}{13462}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Msk            (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{13463}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP                DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf940f736a0f2e4531d141e53257e4e6d}{13464}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeec836ee0ced45ad06aa4b025f13987e}{13465}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk            (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{13466}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP                DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863fcd1d6bc2e5fe90d9051680672301}{13467}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_LPTIM1\_STOP\_Pos           (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7846a21c0e58ac2bd3b01658defdd158}{13468}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_LPTIM1\_STOP\_Msk           (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_LPTIM1\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0506c23cae7a89fae28fecd8b6e6cd5}{13469}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_LPTIM1\_STOP               DBGMCU\_APB1\_FZ\_DBG\_LPTIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004684cb88ffb723509a9ca4193e78ec}{13470}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos              (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{13471}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk              (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{13472}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP                  DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad459d6930c29babb7672cd26d0ea9b}{13473}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos             (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{13474}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{13475}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb0a55a4b7c9c3deeb61568b9c7e85c}{13476}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos             (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{13477}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{13478}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303e9dea0617bb3f03a8cc825005d6ce}{13479}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos    (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{13480}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{13481}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc66781299067fbbec7d1be708314c17}{13482}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos    (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03e6603b8d1af65a2b5c026c8379908}{13483}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{13484}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c17ca25c071d846eeecdc761f590bf0}{13485}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos    (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb7cd7e57d8d9888025cfbdea082b4}{13486}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{13487}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a606db87b49504fc17760eba9290d}{13488}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos             (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cf0d5d23a0ac36f3c4c5515082221d}{13489}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{13490}} \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13491}13491 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13492}13492 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB2\_FZ register  ************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b30844d430324cfe63e4932275a6978}{13493}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{13494}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{13495}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84a0fb177332acd69c944aa00e90340}{13496}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98002708ee350ecf61a72911df9850b5}{13497}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}{13498}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fc3b8c8d5cbb8695e7cec3153bbe65}{13499}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos             (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983432f2957617c4215fe406dd932080}{13500}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{13501}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb21a02384033248b1e45030a314598}{13502}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos            (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9390f2c13a5b525bd1e7bbd6501c7a67}{13503}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk            (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}{13504}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP                DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd5b307e8d9992857942180b6f7358f}{13505}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos            (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea914b4c8a46cb0be4909dfd4e3199d6}{13506}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk            (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{13507}} \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP                DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13508}13508 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13509}13509 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13510}13510 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13511}13511 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13512}13512 \textcolor{comment}{/*                                       USB\_OTG                              */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13513}13513 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13514}13514 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13515}13515 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GOTGCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ebcd754d775e8f9c405194f2b2258d}{13516}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{13517}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_SRQSCS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{13518}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS                   USB\_OTG\_GOTGCTL\_SRQSCS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b2b4067f78896b9de20b00d78beae7}{13519}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Pos                  (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{13520}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Msk                  (0x1UL << USB\_OTG\_GOTGCTL\_SRQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{13521}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ                      USB\_OTG\_GOTGCTL\_SRQ\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2cfe28ebf11b766a6a432c40969e9b}{13522}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOEN\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fa7360667db727cf57de6600f7aef5}{13523}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOEN\_Msk             (0x1UL << USB\_OTG\_GOTGCTL\_VBVALOEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421b6ddffc33aff647c7dee57ac2d2fd}{13524}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOEN                 USB\_OTG\_GOTGCTL\_VBVALOEN\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ecfe7e44c0cb07135cc9dbf688ef96}{13525}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOVAL\_Pos            (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f253d70aa89bda1be7494bf0a3abd74}{13526}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOVAL\_Msk            (0x1UL << USB\_OTG\_GOTGCTL\_VBVALOVAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d6d26c3d269e98e2c0ced9018da790}{13527}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOVAL                USB\_OTG\_GOTGCTL\_VBVALOVAL\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd183e411d6f108133263dd29cacad5}{13528}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOEN\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee30fd82295c5f1992451191507e936}{13529}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_AVALOEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7cdad48daaec5fb1ce7b8a700f7b7f}{13530}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOEN                  USB\_OTG\_GOTGCTL\_AVALOEN\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09c96c2966ae70c19f09dcec7f7ca45}{13531}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOVAL\_Pos             (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858631050caa5bb484df66ba03e991b8}{13532}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOVAL\_Msk             (0x1UL << USB\_OTG\_GOTGCTL\_AVALOVAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fe7da2f7b997400513681d1a0094e7}{13533}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOVAL                 USB\_OTG\_GOTGCTL\_AVALOVAL\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fba0dadc714d741ee2ddc5f196cc821}{13534}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOEN\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63eefbe1e617c87c4630a4af26cad809}{13535}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_BVALOEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01fd29e6a1474505ed0289671eef6}{13536}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOEN                  USB\_OTG\_GOTGCTL\_BVALOEN\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2d75e6e923e8518d7eee45f0d174347}{13537}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOVAL\_Pos             (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcb1f928647f5b7d6526daee389a49b}{13538}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOVAL\_Msk             (0x1UL << USB\_OTG\_GOTGCTL\_BVALOVAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024b4f1ed6426306267073eec40d178}{13539}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOVAL                 USB\_OTG\_GOTGCTL\_BVALOVAL\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa11f463747ce5e1444256f11fd57e3bc}{13540}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Pos               (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{13541}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_HNGSCS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}{13542}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS                   USB\_OTG\_GOTGCTL\_HNGSCS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500945c12339a4e1350eaa5ca75c2767}{13543}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Pos                (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{13544}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_HNPRQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}{13545}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ                    USB\_OTG\_GOTGCTL\_HNPRQ\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a2918e796f1451a374f53af914d19e}{13546}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos              (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{13547}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}{13548}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN                  USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13365d4746a4b49753d9f4852995063}{13549}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Pos               (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{13550}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_DHNPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}{13551}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN                   USB\_OTG\_GOTGCTL\_DHNPEN\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe334ea4d97d68b227489d1349c33cf7}{13552}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_EHEN\_Pos                 (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0defe5996ff00167216effaf5ddf5c0c}{13553}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_EHEN\_Msk                 (0x1UL << USB\_OTG\_GOTGCTL\_EHEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8d1609c3397bb1efe694c066c854e9}{13554}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_EHEN                     USB\_OTG\_GOTGCTL\_EHEN\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f4a444a7765ed3acc31d88e20a145b}{13555}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Pos               (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{13556}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_CIDSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}{13557}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS                   USB\_OTG\_GOTGCTL\_CIDSTS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada74ca38296ae390167d8d6ef705b79c}{13558}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Pos                 (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{13559}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Msk                 (0x1UL << USB\_OTG\_GOTGCTL\_DBCT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}{13560}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT                     USB\_OTG\_GOTGCTL\_DBCT\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b0ea0a085b2f7608a51fdb0a842b14}{13561}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Pos                (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{13562}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_ASVLD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}{13563}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD                    USB\_OTG\_GOTGCTL\_ASVLD\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1ace2ba5a63c9b42050535fbc3cf2c0}{13564}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSESVLD\_Pos              (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd6b6a179c6c0b664bda471e29d05e5}{13565}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSESVLD\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_BSESVLD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d8d5e1dc7a7d3c98af8e0a4c0b626d}{13566}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSESVLD                  USB\_OTG\_GOTGCTL\_BSESVLD\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eefd4321da953ad45f813c7604ba9ba}{13567}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_OTGVER\_Pos               (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9c62934f1f7527776e1edca2ae6085}{13568}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_OTGVER\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_OTGVER\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b5a54170511f5a5331ccb99ead2e54}{13569}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_OTGVER                   USB\_OTG\_GOTGCTL\_OTGVER\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13571}13571 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473714ba284e49803fdf522f88151914}{13572}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{13573}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Msk                 (0x3UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{13574}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS                     USB\_OTG\_HCFG\_FSLSPCS\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{13575}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_0                   (0x1UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{13576}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_1                   (0x2UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab662285d2cc3bfd61c664e572fb69f5e}{13577}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Pos                   (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{13578}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Msk                   (0x1UL << USB\_OTG\_HCFG\_FSLSS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{13579}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS                       USB\_OTG\_HCFG\_FSLSS\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13581}13581 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f814fca4fbed44bc00dc4fd248cba7f}{13582}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Pos                    (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{13583}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Msk                    (0x3UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{13584}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD                        USB\_OTG\_DCFG\_DSPD\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{13585}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_0                      (0x1UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{13586}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_1                      (0x2UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34cb67fa67ee5ea04ca8ade51d10e5}{13587}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Pos                (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{13588}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Msk                (0x1UL << USB\_OTG\_DCFG\_NZLSOHSK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{13589}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK                    USB\_OTG\_DCFG\_NZLSOHSK\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76878ba65b726eb3baca6db5a9c4397}{13591}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Pos                     (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{13592}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Msk                     (0x7FUL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{13593}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD                         USB\_OTG\_DCFG\_DAD\_Msk          }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{13594}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_0                       (0x01UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{13595}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_1                       (0x02UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{13596}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_2                       (0x04UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{13597}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_3                       (0x08UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{13598}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_4                       (0x10UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{13599}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_5                       (0x20UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{13600}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_6                       (0x40UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27759af8c6692f16b6fd717fba4c7fd1}{13602}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Pos                   (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{13603}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Msk                   (0x3UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{13604}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL                       USB\_OTG\_DCFG\_PFIVL\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{13605}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_0                     (0x1UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{13606}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_1                     (0x2UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad22746397a7c2cfeba819d38a172c212}{13608}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Pos               (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{13609}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Msk               (0x3UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{13610}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL                   USB\_OTG\_DCFG\_PERSCHIVL\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{13611}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_0                 (0x1UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{13612}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_1                 (0x2UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13614}13614 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_PCGCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b40c8b9e9f41a6d908e918591093dea}{13615}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{13616}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Msk                (0x1UL << USB\_OTG\_PCGCR\_STPPCLK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}{13617}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK                    USB\_OTG\_PCGCR\_STPPCLK\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87ca67c6646747e2fbea26cda8890b5}{13618}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Pos               (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{13619}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Msk               (0x1UL << USB\_OTG\_PCGCR\_GATEHCLK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}{13620}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK                   USB\_OTG\_PCGCR\_GATEHCLK\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0ac8d8fabee0eea8a1711ea7fafe02}{13621}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Pos                (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{13622}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Msk                (0x1UL << USB\_OTG\_PCGCR\_PHYSUSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}{13623}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP                    USB\_OTG\_PCGCR\_PHYSUSP\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13625}13625 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GOTGINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7880e1cd896eb997da0931d7ec2382bd}{13626}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Pos                (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{13627}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Msk                (0x1UL << USB\_OTG\_GOTGINT\_SEDET\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{13628}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET                    USB\_OTG\_GOTGINT\_SEDET\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9485401fa0f22f9eece9f372d8189343}{13629}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{13630}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_SRSSCHG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{13631}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG                  USB\_OTG\_GOTGINT\_SRSSCHG\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747d0bf0c6cd7caaaa24b7263689b6f7}{13632}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Pos              (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{13633}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_HNSSCHG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{13634}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG                  USB\_OTG\_GOTGINT\_HNSSCHG\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad417dfa3c157c52bd339c8a832017bcd}{13635}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Pos               (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{13636}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_HNGDET\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{13637}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET                   USB\_OTG\_GOTGINT\_HNGDET\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae10eaf27601d24b1501f70242905fee9}{13638}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Pos              (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{13639}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_ADTOCHG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{13640}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG                  USB\_OTG\_GOTGINT\_ADTOCHG\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9e656b9e43f0959f16a86b21aef45e}{13641}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Pos               (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{13642}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_DBCDNE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{13643}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE                   USB\_OTG\_GOTGINT\_DBCDNE\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0393426993aa1bdc53f27e382ecf8d}{13644}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_IDCHNG\_Pos               (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1086bee344420c368e11b23f624241a}{13645}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_IDCHNG\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_IDCHNG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce8a94c239225fe477db995705d5ecc}{13646}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_IDCHNG                   USB\_OTG\_GOTGINT\_IDCHNG\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13648}13648 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c2fa606dfe64d8839dbfd7cb059eb1f}{13649}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{13650}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Msk                  (0x1UL << USB\_OTG\_DCTL\_RWUSIG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{13651}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG                      USB\_OTG\_DCTL\_RWUSIG\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebac09e13aa5eb753c567253f7a7be17}{13652}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Pos                    (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{13653}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Msk                    (0x1UL << USB\_OTG\_DCTL\_SDIS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{13654}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS                        USB\_OTG\_DCTL\_SDIS\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3fab019e98600e57b4416eff4b0c6c}{13655}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Pos                  (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{13656}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GINSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{13657}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS                      USB\_OTG\_DCTL\_GINSTS\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e7c5f4b5a7e317f9691805596a54cb}{13658}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Pos                  (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{13659}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GONSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{13660}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS                      USB\_OTG\_DCTL\_GONSTS\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2949c49bf972e4db35cd85649ccb3c6}{13662}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Pos                    (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{13663}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Msk                    (0x7UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{13664}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL                        USB\_OTG\_DCTL\_TCTL\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{13665}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_0                      (0x1UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{13666}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_1                      (0x2UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{13667}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_2                      (0x4UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6d0efe73a56eb7e63594717cd3784e}{13668}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Pos                  (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{13669}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGINAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{13670}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK                      USB\_OTG\_DCTL\_SGINAK\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2110acce46d292ea06baa8816332b516}{13671}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Pos                  (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{13672}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGINAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{13673}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK                      USB\_OTG\_DCTL\_CGINAK\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7701014b6f5ba7a52bd48e8c8a1d1821}{13674}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Pos                  (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{13675}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGONAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{13676}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK                      USB\_OTG\_DCTL\_SGONAK\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d32c2416c40902c1095f2e3e84c2c1}{13677}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Pos                  (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{13678}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGONAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{13679}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK                      USB\_OTG\_DCTL\_CGONAK\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607c004ead13d867f5712fc7c46d335d}{13680}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Pos                (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{13681}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Msk                (0x1UL << USB\_OTG\_DCTL\_POPRGDNE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{13682}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE                    USB\_OTG\_DCTL\_POPRGDNE\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13684}13684 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HFIR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97444625f6ff4b49606dc6f571bc66ff}{13685}} \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Pos                   (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{13686}} \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Msk                   (0xFFFFUL << USB\_OTG\_HFIR\_FRIVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{13687}} \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL                       USB\_OTG\_HFIR\_FRIVL\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13689}13689 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HFNUM register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39ecc57d3e50e398dcca940eaf4a17}{13690}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{13691}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FRNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{13692}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM                      USB\_OTG\_HFNUM\_FRNUM\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bc7db92586a96e7a4c3cebb97644a5}{13693}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Pos                  (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{13694}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FTREM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{13695}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM                      USB\_OTG\_HFNUM\_FTREM\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13697}13697 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2c34163004ae2c55ba72739f5accd8d}{13698}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{13699}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Msk                 (0x1UL << USB\_OTG\_DSTS\_SUSPSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{13700}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS                     USB\_OTG\_DSTS\_SUSPSTS\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86eea0eb8d965de29d5e33c0996001eb}{13702}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Pos                 (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{13703}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Msk                 (0x3UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{13704}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD                     USB\_OTG\_DSTS\_ENUMSPD\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{13705}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_0                   (0x1UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{13706}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_1                   (0x2UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6d51148141137f5b622379f7966cca}{13707}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Pos                    (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{13708}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Msk                    (0x1UL << USB\_OTG\_DSTS\_EERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{13709}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR                        USB\_OTG\_DSTS\_EERR\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e73ebdbb3e3c257187546cda07466a}{13710}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Pos                   (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{13711}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Msk                   (0x3FFFUL << USB\_OTG\_DSTS\_FNSOF\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{13712}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF                       USB\_OTG\_DSTS\_FNSOF\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13714}13714 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GAHBCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c768ed073f3aaa6a43cf514e44a1d5}{13715}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{13716}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Msk                 (0x1UL << USB\_OTG\_GAHBCFG\_GINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{13717}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT                     USB\_OTG\_GAHBCFG\_GINT\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaef2f23bb565f244cae0c2fed8655bf}{13718}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos              (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{13719}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk              (0xFUL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{13720}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN                  USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{13721}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_0                (0x0UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{13722}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_1                (0x1UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{13723}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_2                (0x3UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{13724}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_3                (0x5UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60a1aed37523932d2cbfa6e78963e28}{13725}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_4                (0x7UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dbb305ea29c5269f275bb2f727fc0a}{13726}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Pos                (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{13727}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Msk                (0x1UL << USB\_OTG\_GAHBCFG\_DMAEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{13728}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN                    USB\_OTG\_GAHBCFG\_DMAEN\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59620c8a8f85f5f5986b0382152e2564}{13729}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Pos              (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{13730}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Msk              (0x1UL << USB\_OTG\_GAHBCFG\_TXFELVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{13731}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL                  USB\_OTG\_GAHBCFG\_TXFELVL\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf86fe83bcec3b4ce6a21c18bb0996af8}{13732}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{13733}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk             (0x1UL << USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{13734}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL                 USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13736}13736 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GUSBCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652452baf3a68648d58eda39f8b95b17}{13737}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{13738}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Msk                (0x7UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{13739}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL                    USB\_OTG\_GUSBCFG\_TOCAL\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{13740}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_0                  (0x1UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{13741}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_1                  (0x2UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{13742}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_2                  (0x4UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4c8dd205bc31dfe28400bf6a610a14}{13743}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYIF\_Pos                (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e79491a671534f07a854da5c6b0597}{13744}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYIF\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_PHYIF\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada22cf2b82185e3d6d3d4707292e0e7c}{13745}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYIF                    USB\_OTG\_GUSBCFG\_PHYIF\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0521eb749daf3a810a592f58892f39c4}{13746}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPI\_UTMI\_SEL\_Pos        (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f4ded126b2daee43655ba5265226bc}{13747}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPI\_UTMI\_SEL\_Msk        (0x1UL << USB\_OTG\_GUSBCFG\_ULPI\_UTMI\_SEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd46d0ce4145cc3731cc079a5700b04}{13748}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPI\_UTMI\_SEL            USB\_OTG\_GUSBCFG\_ULPI\_UTMI\_SEL\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55cc06db9db1914662fbcf8ad9de06b8}{13749}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Pos               (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{13750}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_PHYSEL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{13751}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL                   USB\_OTG\_GUSBCFG\_PHYSEL\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24275f2398ac98c01acd951a7a03d3dc}{13752}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Pos               (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{13753}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_SRPCAP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{13754}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP                   USB\_OTG\_GUSBCFG\_SRPCAP\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1e032b4bf712c5f02f8fcbf6493f9c}{13755}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Pos               (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{13756}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_HNPCAP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{13757}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP                   USB\_OTG\_GUSBCFG\_HNPCAP\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb11f994508c0f3582a561c67784df2}{13758}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Pos                 (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{13759}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Msk                 (0xFUL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{13760}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT                     USB\_OTG\_GUSBCFG\_TRDT\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{13761}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_0                   (0x1UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{13762}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_1                   (0x2UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{13763}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_2                   (0x4UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{13764}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_3                   (0x8UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9374168e3afcc350fa7645900bec121}{13765}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos              (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{13766}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{13767}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS                  USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cf18014a20add68d69f8cceb62e012e}{13768}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos             (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{13769}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk             (0x1UL << USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{13770}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS                 USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d99b3198a804e57d5b103de896cbae1}{13771}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Pos               (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{13772}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_ULPIAR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{13773}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR                   USB\_OTG\_GUSBCFG\_ULPIAR\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0898ecb1e370e25eda1e7b4296f497}{13774}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Pos              (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{13775}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPICSM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{13776}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM                  USB\_OTG\_GUSBCFG\_ULPICSM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga971bd3927ed8382dc26b7031f44140ab}{13777}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos           (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{13778}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{13779}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD               USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c02da8d9118f5fb97e6ba78fd4d04f}{13780}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos           (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{13781}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{13782}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI               USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a8efdaa2432c74a2e7e81a79ee96b0}{13783}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Pos                (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{13784}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_TSDPS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{13785}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS                    USB\_OTG\_GUSBCFG\_TSDPS\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a28d51da909433ba4244ba2a5e42d8}{13786}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Pos                 (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{13787}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PCCI\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{13788}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI                     USB\_OTG\_GUSBCFG\_PCCI\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa08ed9b2e729e9b8ff29283ed8fadb84}{13789}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Pos                 (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{13790}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PTCI\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{13791}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI                     USB\_OTG\_GUSBCFG\_PTCI\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a20078b3fc4f5aad413fe73b96c7ed3}{13792}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos              (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{13793}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{13794}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD                  USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d129fd19d35e210ec7dcf9e50dfd07}{13795}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Pos                (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{13796}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FHMOD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{13797}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD                    USB\_OTG\_GUSBCFG\_FHMOD\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1338a2855521cf8b23de215e0a24d4}{13798}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Pos                (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{13799}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FDMOD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{13800}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD                    USB\_OTG\_GUSBCFG\_FDMOD\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58fa0446165b4a2d5dbb3998ca3c8030}{13801}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Pos               (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{13802}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_CTXPKT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{13803}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT                   USB\_OTG\_GUSBCFG\_CTXPKT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13805}13805 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRSTCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5123d9d21428692a45e351595b14954}{13806}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{13807}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_CSRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{13808}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST                    USB\_OTG\_GRSTCTL\_CSRST\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d70beddcb07affa73404fb00c02e9d}{13809}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Pos                (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{13810}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_HSRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{13811}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST                    USB\_OTG\_GRSTCTL\_HSRST\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5718ced264cecb7108c689b6cf3d66}{13812}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Pos                (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{13813}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_FCRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{13814}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST                    USB\_OTG\_GRSTCTL\_FCRST\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4801088b836b002fe4b2c7525cf8a4a}{13815}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{13816}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{13817}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH                  USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3cc0fc41e913807924741e7f197cbf}{13818}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos              (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{13819}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{13820}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH                  USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa3cd465651e6d08fa0507cffaeb1ce}{13821}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Pos               (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{13822}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Msk               (0x1FUL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{13823}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM                   USB\_OTG\_GRSTCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{13824}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_0                 (0x01UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{13825}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_1                 (0x02UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{13826}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_2                 (0x04UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{13827}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_3                 (0x08UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{13828}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_4                 (0x10UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e58f272fdcbb69d964319b0cf58db}{13829}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Pos               (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{13830}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_DMAREQ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{13831}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ                   USB\_OTG\_GRSTCTL\_DMAREQ\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e845d8586bdcf102f99fde5ba85f40}{13832}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Pos               (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{13833}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_AHBIDL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{13834}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL                   USB\_OTG\_GRSTCTL\_AHBIDL\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13836}13836 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77a95aac6875bc11ee78ffec7381ec24}{13837}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{13838}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DIEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{13839}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM                    USB\_OTG\_DIEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33e7f717470ec3ffbaf5655caeb5042}{13840}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Pos                 (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{13841}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DIEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{13842}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM                     USB\_OTG\_DIEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c48c84904e681f9f973b9e102dd45b}{13843}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Pos                  (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{13844}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_TOM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{13845}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM                      USB\_OTG\_DIEPMSK\_TOM\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2199466036aae72f41437ca8d12305}{13846}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos            (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{13847}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk            (0x1UL << USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{13848}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK                USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89f316e156b4d99a97be6c55c697ef}{13849}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Pos              (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{13850}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNMM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{13851}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM                  USB\_OTG\_DIEPMSK\_INEPNMM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f0c997d4ec1a2a00c07963d66f4a19}{13852}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{13853}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{13854}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM                  USB\_OTG\_DIEPMSK\_INEPNEM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a917fb1c83934de74f903f2d5fb68ae}{13855}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Pos               (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{13856}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Msk               (0x1UL << USB\_OTG\_DIEPMSK\_TXFURM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{13857}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM                   USB\_OTG\_DIEPMSK\_TXFURM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c9b6bfc32bc4fe2109567cc99efc3d}{13858}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Pos                  (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{13859}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_BIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{13860}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM                      USB\_OTG\_DIEPMSK\_BIM\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13862}13862 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPTXSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6aedb1b39e4e5adaacbc690e30515a}{13863}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{13864}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk             (0xFFFFUL << USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{13865}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL                 USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad838ab2d271e69a85003600c33fa636e}{13866}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{13867}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{13868}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV                  USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{13869}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{13870}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{13871}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{13872}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{13873}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{13874}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{13875}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{13876}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a19e1bb99e39af155bffbdaed9f001d}{13878}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos              (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{13879}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{13880}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP                  USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{13881}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{13882}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{13883}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{13884}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{13885}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{13886}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{13887}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{13888}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13890}13890 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HAINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb914e0dfd6e2f21aa41ce6e2ac289bf}{13891}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Pos                  (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{13892}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Msk                  (0xFFFFUL << USB\_OTG\_HAINT\_HAINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{13893}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT                      USB\_OTG\_HAINT\_HAINT\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13895}13895 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f7cf9e1a76b015dd90de4a3d5b3c2c}{13896}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{13897}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{13898}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM                    USB\_OTG\_DOEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5c2c8efd16702ac54250eef9e71f5f}{13899}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Pos                 (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{13900}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{13901}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM                     USB\_OTG\_DOEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee72a98e75f37cc4e9c71002ed9e74}{13902}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Pos              (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{13903}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_AHBERRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5eeb0500ce7832cf607829de07dc06}{13904}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM                  USB\_OTG\_DOEPMSK\_AHBERRM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc448d81a686805e6929bfa1b0733a0}{13905}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Pos                (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{13906}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_STUPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{13907}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM                    USB\_OTG\_DOEPMSK\_STUPM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b98d5a957803fef609dcc8ce29e5e7}{13908}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Pos               (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{13909}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Msk               (0x1UL << USB\_OTG\_DOEPMSK\_OTEPDM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{13910}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM                   USB\_OTG\_DOEPMSK\_OTEPDM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f78310897990a88aaef41fb7e0ec3}{13911}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos             (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{13912}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk             (0x1UL << USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b959b8d57d5bace18e35d95de09a77}{13913}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM                 USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab4e6b15ce4e8b36a49a8e46d6354ab2}{13914}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{13915}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{13916}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP                  USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5e214436522dcf78ba7057e0cd9e463}{13917}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Pos                 (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{13918}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_OPEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{13919}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM                     USB\_OTG\_DOEPMSK\_OPEM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c76bdd8af0056459a0ec9e8b38a50}{13920}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Pos                 (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{13921}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_BOIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{13922}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM                     USB\_OTG\_DOEPMSK\_BOIM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f60404d296c1b736ed763904914bbc4}{13923}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Pos                (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{13924}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_BERRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac35f8747cd753d8534cfd8d6f4e6f2}{13925}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM                    USB\_OTG\_DOEPMSK\_BERRM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga849d7e79fa347faa484a293e99337c37}{13926}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Pos                 (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{13927}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_NAKM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377812e187288777184fec2d96929ac3}{13928}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM                     USB\_OTG\_DOEPMSK\_NAKM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d3e6971b726ef17a4f7518838813b5}{13929}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Pos                (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{13930}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_NYETM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a60db81ca4a7ab4ce864d70c5235498}{13931}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM                    USB\_OTG\_DOEPMSK\_NYETM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13933}13933 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GINTSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd85c4ebf2f92718d17fe2d03542046a}{13934}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{13935}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_CMOD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{13936}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD                     USB\_OTG\_GINTSTS\_CMOD\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabeb493e86d2c0348c72313101d37d35}{13937}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Pos                 (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{13938}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_MMIS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{13939}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS                     USB\_OTG\_GINTSTS\_MMIS\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea398db5607b71a1f2502cf2070114b3}{13940}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Pos               (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{13941}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OTGINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{13942}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT                   USB\_OTG\_GINTSTS\_OTGINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241c59b3b0a4716cdfeae02bee7ee6f7}{13943}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Pos                  (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{13944}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Msk                  (0x1UL << USB\_OTG\_GINTSTS\_SOF\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{13945}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF                      USB\_OTG\_GINTSTS\_SOF\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b883fbb67ff958f65920e91e1bef891}{13946}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Pos               (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{13947}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_RXFLVL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{13948}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL                   USB\_OTG\_GINTSTS\_RXFLVL\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445da8fb063099b3ad27f761ccbb5717}{13949}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Pos               (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{13950}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_NPTXFE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{13951}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE                   USB\_OTG\_GINTSTS\_NPTXFE\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b72bc7ac0386f0db4fe4525c29e29a}{13952}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Pos             (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{13953}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_GINAKEFF\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{13954}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF                 USB\_OTG\_GINTSTS\_GINAKEFF\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317bd1c94486fbce8c5fad17a0c1a888}{13955}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos           (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{13956}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk           (0x1UL << USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{13957}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF               USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cad1cf9f3eb790549029467955ec3ca}{13958}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Pos                (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{13959}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_ESUSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{13960}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP                    USB\_OTG\_GINTSTS\_ESUSP\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44254e287488e465ba70a9a19d1b95a}{13961}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Pos              (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{13962}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_USBSUSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{13963}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP                  USB\_OTG\_GINTSTS\_USBSUSP\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf52cb564c30e26f503da97e15c1404cd}{13964}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Pos               (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{13965}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_USBRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{13966}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST                   USB\_OTG\_GINTSTS\_USBRST\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd05b6cfa6b54ec8258ccd9c4957859}{13967}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Pos              (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{13968}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ENUMDNE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{13969}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE                  USB\_OTG\_GINTSTS\_ENUMDNE\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23417bce86919951f9fa8b03d99d9017}{13970}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Pos              (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{13971}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ISOODRP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{13972}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP                  USB\_OTG\_GINTSTS\_ISOODRP\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3812f09bf415a4f1ee087e527f2f8ff2}{13973}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Pos                 (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{13974}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_EOPF\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{13975}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF                     USB\_OTG\_GINTSTS\_EOPF\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac190f90afc7a7800ce530536635c84db}{13976}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Pos               (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{13977}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_IEPINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{13978}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT                   USB\_OTG\_GINTSTS\_IEPINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df58b4dcba0c0e787cd6b5943342c52}{13979}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Pos               (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{13980}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OEPINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{13981}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT                   USB\_OTG\_GINTSTS\_OEPINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5e42d68b484721ee831b67ded60c83}{13982}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Pos             (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{13983}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_IISOIXFR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{13984}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR                 USB\_OTG\_GINTSTS\_IISOIXFR\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58cee872eb24af9fbf28c6e5d736f6ea}{13985}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos    (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{13986}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk    (0x1UL << USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{13987}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT        USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf89d028cf11771da190cb02568a7c711}{13988}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos            (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{13989}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk            (0x1UL << USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{13990}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP                USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663278016ee2930713f91ec0e8361110}{13991}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RSTDET\_Pos               (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c732d221dd99c4870e2b4edc2f8fcea}{13992}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RSTDET\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_RSTDET\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d2e560acb5dd71aa3609288af6a876f}{13993}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RSTDET                   USB\_OTG\_GINTSTS\_RSTDET\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae42486a050eb3f8d9b546a06c955f831}{13994}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Pos              (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{13995}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_HPRTINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{13996}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT                  USB\_OTG\_GINTSTS\_HPRTINT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee336f2248571aab4d92adab169cff9}{13997}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Pos                (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{13998}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_HCINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l13999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{13999}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT                    USB\_OTG\_GINTSTS\_HCINT\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8c0100f49bf442ec3aedc4b4d24d1c}{14000}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Pos                (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{14001}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_PTXFE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{14002}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE                    USB\_OTG\_GINTSTS\_PTXFE\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae367ab976a633262ec711163d2d7c49a}{14003}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_LPMINT\_Pos               (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3686797a49169645f92ceabe07da070f}{14004}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_LPMINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_LPMINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bacabfd433c848b456fc4f8dfea341b}{14005}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_LPMINT                   USB\_OTG\_GINTSTS\_LPMINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2695d008efbfc9c58c739542f8b5a3da}{14006}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Pos              (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{14007}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_CIDSCHG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{14008}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG                  USB\_OTG\_GINTSTS\_CIDSCHG\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f782ddcb6d950f66177624dd4945906}{14009}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Pos              (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{14010}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_DISCINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{14011}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT                  USB\_OTG\_GINTSTS\_DISCINT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f3e7b8b9ed0fbb3398b29a092e775bb}{14012}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Pos               (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{14013}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_SRQINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{14014}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT                   USB\_OTG\_GINTSTS\_SRQINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a4034786904e2e3e8d6125d0e8c43d}{14015}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Pos               (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{14016}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_WKUINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{14017}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT                   USB\_OTG\_GINTSTS\_WKUINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14019}14019 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c01134b517eb3df18e9f5ef8468aa00}{14020}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Pos                (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{14021}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_MMISM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{14022}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM                    USB\_OTG\_GINTMSK\_MMISM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6855459d5f63d37ac78e68e3b4e1c6c}{14023}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Pos               (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{14024}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OTGINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{14025}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT                   USB\_OTG\_GINTMSK\_OTGINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d66ca67546aa82347d6c35b525d514e}{14026}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Pos                 (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{14027}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_SOFM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{14028}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM                     USB\_OTG\_GINTMSK\_SOFM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b2b2a3983a115a57c5a8187568b1f5}{14029}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{14030}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_RXFLVLM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{14031}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM                  USB\_OTG\_GINTMSK\_RXFLVLM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f36264fcd2e20e5d0f53fbde196f1}{14032}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Pos              (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{14033}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_NPTXFEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{14034}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM                  USB\_OTG\_GINTMSK\_NPTXFEM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bc09652469952607ef86af53e1faa20}{14035}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos            (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{14036}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{14037}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM                USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd00e95e293a7cf81e2912b02a7cf58}{14038}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos            (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{14039}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{14040}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM                USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7751043116b431d9ad344b0a58d57a9b}{14041}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Pos               (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{14042}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_ESUSPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{14043}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM                   USB\_OTG\_GINTMSK\_ESUSPM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7dc3bfe1c4f58eee80c49b1382df3a9}{14044}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Pos             (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{14045}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_USBSUSPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{14046}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM                 USB\_OTG\_GINTMSK\_USBSUSPM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9ba2c03e49bbe6da21b73e57e73c26}{14047}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Pos               (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{14048}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_USBRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{14049}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST                   USB\_OTG\_GINTMSK\_USBRST\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bafbc1ce354519f9b0d53d8d8f4187f}{14050}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos             (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{14051}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{14052}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM                 USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga594d179afd1c73ca5c341fe09a67cbe7}{14053}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Pos             (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{14054}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ISOODRPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{14055}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM                 USB\_OTG\_GINTMSK\_ISOODRPM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9dc782a42d4b724d28494d0030b9a71}{14056}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Pos                (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{14057}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_EOPFM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{14058}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM                    USB\_OTG\_GINTMSK\_EOPFM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c92fa81e0b29cbf873ac24bdcbc1ac}{14059}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Pos               (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{14060}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_EPMISM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{14061}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM                   USB\_OTG\_GINTMSK\_EPMISM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf4b99bff0d732dfc46a83947266fce}{14062}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Pos               (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{14063}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_IEPINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{14064}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT                   USB\_OTG\_GINTMSK\_IEPINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e646bf0709fd1662301a3e81e167e8f}{14065}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Pos               (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{14066}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OEPINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{14067}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT                   USB\_OTG\_GINTMSK\_OEPINT\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f677a85809f7741c7bce7d6486f4f0b}{14068}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos            (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{14069}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{14070}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM                USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a04d965084d298bd9902072771750f}{14071}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos      (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{14072}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk      (0x1UL << USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{14073}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM          USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc5d32a7e8a6828c986edb99360bb61}{14074}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Pos               (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{14075}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_FSUSPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{14076}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM                   USB\_OTG\_GINTMSK\_FSUSPM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b34602f8b661e7f27f063db9d3287f7}{14077}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RSTDEM\_Pos               (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5608e8046cccbe4b2a26ef5c1bc9ba6d}{14078}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RSTDEM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_RSTDEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca31b5b4fd7d710131aa75c17247ac7}{14079}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RSTDEM                   USB\_OTG\_GINTMSK\_RSTDEM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2401d68c3c2a2d7229572c214377615}{14080}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Pos                (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{14081}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_PRTIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{14082}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM                    USB\_OTG\_GINTMSK\_PRTIM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83cad33689d2b786e2ea01faece0f6a}{14083}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Pos                 (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{14084}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_HCIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{14085}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM                     USB\_OTG\_GINTMSK\_HCIM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3c9998d70dd959dfa2afa021984bf6}{14086}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Pos               (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{14087}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_PTXFEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{14088}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM                   USB\_OTG\_GINTMSK\_PTXFEM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfb864bb05e6bad40d03c2c0111125}{14089}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_LPMINTM\_Pos              (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5081096cd7b3cb3494272718b992898}{14090}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_LPMINTM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_LPMINTM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e7fc8641a07a92999fcd15be89a203}{14091}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_LPMINTM                  USB\_OTG\_GINTMSK\_LPMINTM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17256c345931101867a6244fffd296e5}{14092}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos             (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{14093}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{14094}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM                 USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9413f2f7748902aa9b9e6997fdb2e59c}{14095}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Pos              (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{14096}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_DISCINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{14097}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT                  USB\_OTG\_GINTMSK\_DISCINT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7fa3ef7a96e9fc563a90bdd46348e9}{14098}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Pos                (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{14099}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_SRQIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{14100}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM                    USB\_OTG\_GINTMSK\_SRQIM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfe069353fb275d12afa3e0a55e7e11}{14101}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Pos                 (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{14102}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_WUIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{14103}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM                     USB\_OTG\_GINTMSK\_WUIM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14105}14105 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DAINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63137414d813c9639e678ce3f59d214}{14106}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{14107}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_IEPINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{14108}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT                     USB\_OTG\_DAINT\_IEPINT\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25afe9767c710d1e25db2f40719e2d1e}{14109}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Pos                 (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{14110}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_OEPINT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{14111}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT                     USB\_OTG\_DAINT\_OEPINT\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14113}14113 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HAINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa567788f5117a97c9ac2f72065e49365}{14114}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{14115}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Msk              (0xFFFFUL << USB\_OTG\_HAINTMSK\_HAINTM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{14116}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM                  USB\_OTG\_HAINTMSK\_HAINTM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14118}14118 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXSTSP register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7c5fd797eed7457c60a0edfa2578e5}{14119}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{14120}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Msk                (0xFUL << USB\_OTG\_GRXSTSP\_EPNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{14121}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM                    USB\_OTG\_GRXSTSP\_EPNUM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac000307f9a9c2cd3f342ea9bb1d5c53f}{14122}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Pos                 (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{14123}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Msk                 (0x7FFUL << USB\_OTG\_GRXSTSP\_BCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{14124}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT                     USB\_OTG\_GRXSTSP\_BCNT\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cf2cc9c798b4048a80c993020c4306}{14125}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Pos                 (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{14126}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Msk                 (0x3UL << USB\_OTG\_GRXSTSP\_DPID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{14127}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID                     USB\_OTG\_GRXSTSP\_DPID\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27644858023a064bac6755fcdff30ab9}{14128}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Pos               (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{14129}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Msk               (0xFUL << USB\_OTG\_GRXSTSP\_PKTSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{14130}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS                   USB\_OTG\_GRXSTSP\_PKTSTS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14132}14132 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DAINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c30ee057efc639e21534e6d8cff9a1f}{14133}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{14134}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_IEPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{14135}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM                    USB\_OTG\_DAINTMSK\_IEPM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb9df620319cb9d09fb93822cf9673}{14136}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Pos                (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{14137}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_OEPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{14138}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM                    USB\_OTG\_DAINTMSK\_OEPM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14140}14140 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14141}14141 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45900186e59c0e66989c65180095d603}{14142}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Pos                        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{14143}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Msk                        (0xFUL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{14144}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                            USB\_OTG\_CHNUM\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{14145}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                          (0x1UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{14146}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                          (0x2UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{14147}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                          (0x4UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{14148}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                          (0x8UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8389218deec60cbc2cc42db1ff5870}{14149}} \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Pos                         (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{14150}} \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Msk                         (0x7FFUL << USB\_OTG\_BCNT\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{14151}} \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                             USB\_OTG\_BCNT\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161e93b8ccc61342eb405c9956841d93}{14153}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Pos                         (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{14154}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Msk                         (0x3UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{14155}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID                             USB\_OTG\_DPID\_Msk              }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{14156}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                           (0x1UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{14157}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                           (0x2UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c44befbf867cd110ad202dfbaf89bc}{14159}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Pos                       (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{14160}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Msk                       (0xFUL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{14161}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                           USB\_OTG\_PKTSTS\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{14162}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                         (0x1UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{14163}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                         (0x2UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{14164}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                         (0x4UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{14165}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                         (0x8UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b40ae8187cbd4c17738b04c43cf7fbb}{14167}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Pos                        (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{14168}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Msk                        (0xFUL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{14169}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                            USB\_OTG\_EPNUM\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{14170}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                          (0x1UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{14171}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                          (0x2UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{14172}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                          (0x4UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{14173}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                          (0x8UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5bcd968b0874ed977dfafacb1d51f1}{14175}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Pos                       (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{14176}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Msk                       (0xFUL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{14177}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                           USB\_OTG\_FRMNUM\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{14178}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                         (0x1UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{14179}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                         (0x2UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{14180}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                         (0x4UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{14181}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                         (0x8UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14183}14183 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXFSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57cf2cc40ef0ecb3f7162af3bde8417}{14184}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{14185}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Msk                 (0xFFFFUL << USB\_OTG\_GRXFSIZ\_RXFD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{14186}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD                     USB\_OTG\_GRXFSIZ\_RXFD\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14188}14188 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DVBUSDIS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068bb85a1956e5ef91ed2556a68814da}{14189}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{14190}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk              (0xFFFFUL << USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{14191}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT                  USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14193}14193 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33e0dcd0891b3d9175d22596f37335e}{14194}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Pos                      (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{14195}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Msk                      (0xFFFFUL << USB\_OTG\_NPTXFSA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{14196}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA                          USB\_OTG\_NPTXFSA\_Msk           }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954d5cbcea939dfff88dcbf8be48fcb8}{14197}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Pos                       (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{14198}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Msk                       (0xFFFFUL << USB\_OTG\_NPTXFD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{14199}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD                           USB\_OTG\_NPTXFD\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09477e07dbd7bb519ed546c5a609f9e2}{14200}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Pos                       (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{14201}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Msk                       (0xFFFFUL << USB\_OTG\_TX0FSA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{14202}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA                           USB\_OTG\_TX0FSA\_Msk            }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1230d9e57244b6175d180f4055043add}{14203}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Pos                        (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{14204}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Msk                        (0xFFFFUL << USB\_OTG\_TX0FD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{14205}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD                            USB\_OTG\_TX0FD\_Msk             }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14207}14207 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DVBUSPULSE register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1debd748822446b78fd35dd4e5bffb2}{14208}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{14209}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk            (0xFFFUL << USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{14210}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP                USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14212}14212 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GNPTXSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a026cf1344c10820c26d7b2c6e6d05}{14213}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{14214}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk            (0xFFFFUL << USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{14215}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV                USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc6b3fe2c33634188cb47dd7c4c79be}{14217}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos            (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{14218}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk            (0xFFUL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{14219}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV                USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{14220}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{14221}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{14222}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{14223}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{14224}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{14225}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{14226}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{14227}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7              (0x80UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3fecb494258b9c4565f90696e76a599}{14229}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos            (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{14230}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk            (0x7FUL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{14231}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP                USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{14232}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{14233}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{14234}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{14235}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{14236}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{14237}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{14238}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14240}14240 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DTHRCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b3b7a9c8d5bd43eeed11c120b6b94}{14241}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos          (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{14242}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk          (0x1UL << USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{14243}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN              USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad27878401eaeb8cbf31bcca1aec333}{14244}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{14245}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk             (0x1UL << USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{14246}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN                 USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8369129264871f2a808694ae56b143a}{14248}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos             (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{14249}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{14250}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN                 USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{14251}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{14252}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{14253}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{14254}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{14255}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{14256}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{14257}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{14258}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{14259}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18423f010a887869d9240587099fb245}{14260}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{14261}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Msk              (0x1UL << USB\_OTG\_DTHRCTL\_RXTHREN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{14262}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN                  USB\_OTG\_DTHRCTL\_RXTHREN\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989aba6821e2352c5690961510aad20c}{14264}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos             (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{14265}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{14266}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN                 USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{14267}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{14268}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{14269}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{14270}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{14271}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{14272}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{14273}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{14274}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{14275}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1905c98a839664f140afc08295b0e5a2}{14276}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Pos                (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{14277}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Msk                (0x1UL << USB\_OTG\_DTHRCTL\_ARPEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{14278}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN                    USB\_OTG\_DTHRCTL\_ARPEN\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14280}14280 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPEMPMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417e459f4724862c9832ec1a3762774c}{14281}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos         (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{14282}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk         (0xFFFFUL << USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{14283}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM             USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14285}14285 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DEACHINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199c8da83c26360084406b7ead8f5d3b}{14286}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Pos             (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{14287}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_IEP1INT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{14288}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT                 USB\_OTG\_DEACHINT\_IEP1INT\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68088b39445739349ceaf47186f57b80}{14289}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Pos             (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{14290}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_OEP1INT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{14291}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT                 USB\_OTG\_DEACHINT\_OEP1INT\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14293}14293 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GCCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa044953a65f22022f0b54cf1f35216cc}{14294}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Pos                 (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{14295}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Msk                 (0x1UL << USB\_OTG\_GCCFG\_PWRDWN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{14296}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN                     USB\_OTG\_GCCFG\_PWRDWN\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ed98d55f34fb16374aba4df0368519}{14297}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBDEN\_Pos                  (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff9fcd5fdf624b7d7ae33c866b86d244}{14298}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBDEN\_Msk                  (0x1UL << USB\_OTG\_GCCFG\_VBDEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b16d9352a86d5d488323a9de3a9134}{14299}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBDEN                      USB\_OTG\_GCCFG\_VBDEN\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14301}14301 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DEACHINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee42186200d9099506cd4c8f877eba3}{14302}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos         (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{14303}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{14304}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM             USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddea2717e85931ae3085ef697f30311}{14305}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos         (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{14306}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{14307}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM             USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14309}14309 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_CID register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812e14aa406ecfa45f30df73aacbd611}{14310}} \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{14311}} \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Msk               (0xFFFFFFFFUL << USB\_OTG\_CID\_PRODUCT\_ID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{14312}} \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID                   USB\_OTG\_CID\_PRODUCT\_ID\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14314}14314 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GLPMCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad78f3f4b02963125b1c4dfd666b2f957}{14315}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMEN\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7acb6e59252826d4a83d87b728b4cbb}{14316}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMEN\_Msk                (0x1UL << USB\_OTG\_GLPMCFG\_LPMEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3ca51e86a5ffb5ba6bf2427e5581c5}{14317}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMEN                    USB\_OTG\_GLPMCFG\_LPMEN\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3613f1f1468209d7a7c8da5c8964d64}{14318}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMACK\_Pos               (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755447ce911b9ed158ec5edae2b5a0f3}{14319}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMACK\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_LPMACK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga682cf1fff7c9ba887465fd4c35097fe2}{14320}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMACK                   USB\_OTG\_GLPMCFG\_LPMACK\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d60f561cc2cec74367075293d72b514}{14321}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESL\_Pos                 (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63186c9029bfd53c10ee1acf13be27a6}{14322}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESL\_Msk                 (0xFUL << USB\_OTG\_GLPMCFG\_BESL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d120af5bb0ab6c5c5aef0e7e13a2182}{14323}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESL                     USB\_OTG\_GLPMCFG\_BESL\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b1c769a4ba677d0756d8fd8fc082298}{14324}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_REMWAKE\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64dfa01803730902759afdc8485d5ee}{14325}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_REMWAKE\_Msk              (0x1UL << USB\_OTG\_GLPMCFG\_REMWAKE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32666593411d522e4f19e8f9901f2934}{14326}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_REMWAKE                  USB\_OTG\_GLPMCFG\_REMWAKE\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b951c9aee7f5b4c07f6f702f87f5a0}{14327}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1SSEN\_Pos               (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318036c1f8869fcb47b5236e592b5333}{14328}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1SSEN\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_L1SSEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a5d44b8ac55d792e433d98154cc21c}{14329}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1SSEN                   USB\_OTG\_GLPMCFG\_L1SSEN\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72214a67a6f256e351d839d16d1fef91}{14330}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESLTHRS\_Pos             (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0057a58d6b344bfe4153c0ee9f2f7dc}{14331}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESLTHRS\_Msk             (0xFUL << USB\_OTG\_GLPMCFG\_BESLTHRS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ce9788255c25ecd99ea367a87e9ded}{14332}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESLTHRS                 USB\_OTG\_GLPMCFG\_BESLTHRS\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0289b216e5e25625883ebf34ad54bfcf}{14333}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1DSEN\_Pos               (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7def8e7db7d0e2393ffe218c3fd7416b}{14334}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1DSEN\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_L1DSEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a4b04e474180af05be790fb39fbd31}{14335}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1DSEN                   USB\_OTG\_GLPMCFG\_L1DSEN\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6432ef2fdf80f2287f2b4650331d426e}{14336}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRSP\_Pos               (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e7bffd4f03afdf4cf3d1acaebc0904}{14337}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRSP\_Msk               (0x3UL << USB\_OTG\_GLPMCFG\_LPMRSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae284870b7eb267d0ef7eb1f347038e1b}{14338}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRSP                   USB\_OTG\_GLPMCFG\_LPMRSP\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b19ad7daeb1ae519380e0d08fdda8f6}{14339}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SLPSTS\_Pos               (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bd5449a2af8d95a59b707c3d855ef}{14340}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SLPSTS\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_SLPSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac290111abc674df28dddf7864543b218}{14341}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SLPSTS                   USB\_OTG\_GLPMCFG\_SLPSTS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e87218cdf21fa77bcff5aa82002335}{14342}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1RSMOK\_Pos              (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c815065a007b97b6ece0011d29e7f9}{14343}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1RSMOK\_Msk              (0x1UL << USB\_OTG\_GLPMCFG\_L1RSMOK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe3b44c4376a7763b283742a54082ba}{14344}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1RSMOK                  USB\_OTG\_GLPMCFG\_L1RSMOK\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97ae83f93ab880da6da264c7281eb37}{14345}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMCHIDX\_Pos             (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219b4515bc0d5b35040a6b2725996dab}{14346}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMCHIDX\_Msk             (0xFUL << USB\_OTG\_GLPMCFG\_LPMCHIDX\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20489b34f322bd63a7f215d44e3d95b0}{14347}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMCHIDX                 USB\_OTG\_GLPMCFG\_LPMCHIDX\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e60f5db8a238ae7c363b35ead8dc7fd}{14348}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNT\_Pos              (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabeb4af3201e457891fdf075e1507c2}{14349}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNT\_Msk              (0x7UL << USB\_OTG\_GLPMCFG\_LPMRCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga391e4e5d9b20e713e063f8fac23ed28f}{14350}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNT                  USB\_OTG\_GLPMCFG\_LPMRCNT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1bf98abf17aa3d3f0bdb673a4034d18}{14351}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SNDLPM\_Pos               (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3955ada7dbdde1c533dc439203cd9dc1}{14352}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SNDLPM\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_SNDLPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3208b04276faab41ec8a02e6ce7d90e8}{14353}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SNDLPM                   USB\_OTG\_GLPMCFG\_SNDLPM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695849aeefb79b15aaeaf3fe706f7938}{14354}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Pos           (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f7794ebed9994466a856414baa3800}{14355}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Msk           (0x7UL << USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f70fc89b51ec09451071bf4bb2d5d1}{14356}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNTSTS               USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f42c9088349dacd99d66393f250b63}{14357}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_ENBESL\_Pos               (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1647a683973cf726b9e5388feed83}{14358}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_ENBESL\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_ENBESL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c71489e06be2d7673d6aca39c9f03bf}{14359}} \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_ENBESL                   USB\_OTG\_GLPMCFG\_ENBESL\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14361}14361 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be6178b3fbce4257db1b3272e5108b1}{14362}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{14363}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}{14364}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM               USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21af2079e378d491e4fb43a5048b422}{14365}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{14366}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}{14367}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM                USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7759259bb9b0d42d020b79d0fe3a8d1a}{14368}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos             (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{14369}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}{14370}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM                 USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f0a7616486631d230baade93ed84d8}{14371}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{14372}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}{14373}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabffd6dd8a5069f4eb0ceacde6f8b1c81}{14374}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{14375}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}{14376}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM             USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a7ceb9a2a0fe26a60b723e80d7f4b}{14377}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{14378}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}{14379}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM             USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8c4451b16845ea560b21c80640b4d6}{14380}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{14381}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}{14382}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM              USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c87f9f2c5c5eeedc735b455a1921afd}{14383}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos             (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{14384}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}{14385}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM                 USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe57f29d04c457e07e50a6cbcd273505}{14386}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{14387}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{14388}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM                USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14390}14390 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPRT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd91baead77bc3be91bf92566210fca2}{14391}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Pos                   (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{14392}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{14393}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS                       USB\_OTG\_HPRT\_PCSTS\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a5c1b6c67d02966503ed2867676c03}{14394}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Pos                   (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{14395}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCDET\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{14396}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET                       USB\_OTG\_HPRT\_PCDET\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45a500ec95308387eebdfb881c0fcfc}{14397}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Pos                    (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{14398}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PENA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{14399}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA                        USB\_OTG\_HPRT\_PENA\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e25510c52062775f4155eb233a4bca}{14400}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Pos                 (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{14401}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_PENCHNG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{14402}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG                     USB\_OTG\_HPRT\_PENCHNG\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3602a595b6dd2c43483e6df37567ebc}{14403}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Pos                    (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{14404}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_POCA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{14405}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA                        USB\_OTG\_HPRT\_POCA\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12d375e01d04a960d38b26dd2e8685f}{14406}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Pos                 (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{14407}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_POCCHNG\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{14408}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG                     USB\_OTG\_HPRT\_POCCHNG\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aaef70a252270021a2aaef1c33b726}{14409}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Pos                    (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{14410}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRES\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{14411}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES                        USB\_OTG\_HPRT\_PRES\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017663af01aba7f6745732a92f731668}{14412}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Pos                   (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{14413}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PSUSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{14414}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP                       USB\_OTG\_HPRT\_PSUSP\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac3ce670bb14739add1077513f30a91e}{14415}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Pos                    (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{14416}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRST\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{14417}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST                        USB\_OTG\_HPRT\_PRST\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b46c779a0b842af9f269ad488a9ed58}{14419}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Pos                   (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{14420}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Msk                   (0x3UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{14421}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS                       USB\_OTG\_HPRT\_PLSTS\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{14422}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_0                     (0x1UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{14423}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_1                     (0x2UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c07618a453428a840a89100f6dab38}{14424}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Pos                    (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{14425}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PPWR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{14426}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR                        USB\_OTG\_HPRT\_PPWR\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ff20317b07fd8655f12cdc0e4dba61}{14428}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Pos                   (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{14429}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Msk                   (0xFUL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{14430}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL                       USB\_OTG\_HPRT\_PTCTL\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{14431}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_0                     (0x1UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{14432}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_1                     (0x2UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{14433}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_2                     (0x4UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{14434}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_3                     (0x8UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55160c4571f2bcfb4a77c907b0b7c07c}{14436}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Pos                    (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{14437}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Msk                    (0x3UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{14438}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD                        USB\_OTG\_HPRT\_PSPD\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{14439}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_0                      (0x1UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{14440}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_1                      (0x2UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14442}14442 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c80b485139155fd7ede8a5b78af293}{14443}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos           (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{14444}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}{14445}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM               USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac39a208617e70f246d83e7ca33f2d63a}{14446}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos            (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{14447}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}{14448}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM                USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2a3e66bdba3af962f77a2643a8dfe38}{14449}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos             (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{14450}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}{14451}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM                 USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20102cf4a07490f60bd525bce51de6b6}{14452}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{14453}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}{14454}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0a86e9dbdf4a15922a6503e78c2f67}{14455}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos         (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{14456}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{14457}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM             USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga773825312f8b0edbb607a5fea843c882}{14458}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos         (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{14459}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}{14460}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM             USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23cef3a94a622721e9f36176b8ee292}{14461}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos          (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{14462}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}{14463}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM              USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a209e39fa583a74b58fa30ccc01496}{14464}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos             (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{14465}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}{14466}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM                 USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d940b15d335a584cb074297e330804c}{14467}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos           (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{14468}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{14469}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM               USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935021f39b8b2ba43e5e963c441c0bf}{14470}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos            (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{14471}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{14472}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM                USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9738465ddedbad09f63f86d8932235ca}{14473}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos           (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{14474}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{14475}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM               USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14477}14477 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPTXFSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249c1794df3b2690031184ae330118e7}{14478}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{14479}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{14480}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA                   USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930c4f0f50e3f18256064a8f2bdb2b4}{14481}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos               (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{14482}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{14483}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD                   USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14485}14485 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f340944f765c7e6ed22c40b337d8fc1}{14486}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{14487}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DIEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{14488}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ                    USB\_OTG\_DIEPCTL\_MPSIZ\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3259dc5bb86cce573ba8469dc82573f}{14489}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Pos               (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{14490}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{14491}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP                   USB\_OTG\_DIEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ea8a7d612c65303a2d6e6c89a6e99c}{14492}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos           (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{14493}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk           (0x1UL << USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{14494}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID               USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ccc71651a434402bef238206f3cd32}{14495}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Pos               (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{14496}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{14497}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS                   USB\_OTG\_DIEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfa549c62330bf01de4ddb187ce5e96}{14499}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Pos                (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{14500}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{14501}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP                    USB\_OTG\_DIEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{14502}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{14503}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740abf97e28d1670808797448f75d062}{14504}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Pos                (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{14505}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{14506}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL                    USB\_OTG\_DIEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84597138dd8b05b14b586fd8d51013ff}{14508}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Pos               (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{14509}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Msk               (0xFUL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{14510}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM                   USB\_OTG\_DIEPCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{14511}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_0                 (0x1UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{14512}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_1                 (0x2UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{14513}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_2                 (0x4UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{14514}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_3                 (0x8UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34262b1369356b472f2f5fd07ab00329}{14515}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Pos                 (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{14516}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{14517}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK                     USB\_OTG\_DIEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02f66b28850f4cde25bc3c4d844d7f5}{14518}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Pos                 (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{14519}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{14520}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK                     USB\_OTG\_DIEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2ed3b1957b14db8a12ba9553356607}{14521}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{14522}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{14523}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f39c24ed8d37c04b07b7decd807af2}{14524}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Pos              (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{14525}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DIEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{14526}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM                  USB\_OTG\_DIEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2daf3ac53bfdfdbb7835126c245b34c2}{14527}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Pos                (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{14528}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{14529}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS                    USB\_OTG\_DIEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465665c0a5926a0b27ec5288e46d2394}{14530}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Pos                (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{14531}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{14532}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA                    USB\_OTG\_DIEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14534}14534 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCCHAR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca874060952d9d5d5a31d3ce095d0358}{14535}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{14536}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Msk                 (0x7FFUL << USB\_OTG\_HCCHAR\_MPSIZ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{14537}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ                     USB\_OTG\_HCCHAR\_MPSIZ\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71f23c0ec214d2ffc8d8bc81aa2ab2}{14539}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Pos                 (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{14540}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Msk                 (0xFUL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{14541}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM                     USB\_OTG\_HCCHAR\_EPNUM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{14542}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{14543}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{14544}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_2                   (0x4UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{14545}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_3                   (0x8UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd23192fd35d666bd97f831304d45d2}{14546}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Pos                 (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{14547}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_EPDIR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{14548}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR                     USB\_OTG\_HCCHAR\_EPDIR\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cb6423ef24ca58ed85c86a008849fc}{14549}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Pos                 (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{14550}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_LSDEV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{14551}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV                     USB\_OTG\_HCCHAR\_LSDEV\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ea0363e5157b965e6a96756bc1068d}{14553}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Pos                 (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{14554}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Msk                 (0x3UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{14555}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP                     USB\_OTG\_HCCHAR\_EPTYP\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{14556}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{14557}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e4b603f645b249c583dfe4f04f2518}{14559}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Pos                    (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{14560}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Msk                    (0x3UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{14561}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC                        USB\_OTG\_HCCHAR\_MC\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{14562}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_0                      (0x1UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{14563}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_1                      (0x2UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeea28ea8c54145ee049e740da932291}{14565}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Pos                   (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{14566}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Msk                   (0x7FUL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{14567}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD                       USB\_OTG\_HCCHAR\_DAD\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{14568}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_0                     (0x01UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{14569}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_1                     (0x02UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{14570}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_2                     (0x04UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{14571}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_3                     (0x08UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{14572}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_4                     (0x10UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{14573}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_5                     (0x20UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{14574}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_6                     (0x40UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b18ec4af69c872fde54266c33774b51}{14575}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Pos                (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{14576}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Msk                (0x1UL << USB\_OTG\_HCCHAR\_ODDFRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{14577}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM                    USB\_OTG\_HCCHAR\_ODDFRM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f85c58e9d1ba64d4bdb8f049cd11e2}{14578}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Pos                 (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{14579}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHDIS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{14580}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS                     USB\_OTG\_HCCHAR\_CHDIS\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee61eaf9a8783c6a440b7835074818e5}{14581}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Pos                 (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{14582}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHENA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{14583}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA                     USB\_OTG\_HCCHAR\_CHENA\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14585}14585 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCSPLT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14586}14586 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58473c053e85bca6cd888f694dfc054a}{14587}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{14588}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{14589}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR                   USB\_OTG\_HCSPLT\_PRTADDR\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{14590}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{14591}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{14592}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{14593}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{14594}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{14595}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{14596}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9664e8f0ddccc220bf3e13df322de47c}{14598}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Pos               (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{14599}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{14600}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR                   USB\_OTG\_HCSPLT\_HUBADDR\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{14601}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{14602}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{14603}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{14604}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{14605}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{14606}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{14607}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c57d899d1d4e67d86d4f8d34712a7c}{14609}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Pos               (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{14610}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Msk               (0x3UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{14611}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS                   USB\_OTG\_HCSPLT\_XACTPOS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{14612}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_0                 (0x1UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{14613}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_1                 (0x2UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d085f79d265bd2588856d35fa1c83d1}{14614}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos             (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{14615}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk             (0x1UL << USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{14616}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT                 USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166c9d0c9c88d3331c2ad15ce365d8d0}{14617}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Pos               (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{14618}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Msk               (0x1UL << USB\_OTG\_HCSPLT\_SPLITEN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{14619}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN                   USB\_OTG\_HCSPLT\_SPLITEN\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14621}14621 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56016189953a9cbb4085baf96bb4d6c8}{14622}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Pos                   (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{14623}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Msk                   (0x1UL << USB\_OTG\_HCINT\_XFRC\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{14624}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC                       USB\_OTG\_HCINT\_XFRC\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356d30f2a7cbe9b63ac9dd149c872bd7}{14625}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Pos                    (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{14626}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Msk                    (0x1UL << USB\_OTG\_HCINT\_CHH\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{14627}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH                        USB\_OTG\_HCINT\_CHH\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a20fc8de6dd01708697f76f73b9844b}{14628}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Pos                 (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{14629}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Msk                 (0x1UL << USB\_OTG\_HCINT\_AHBERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{14630}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR                     USB\_OTG\_HCINT\_AHBERR\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d9beff066b9b48480c25194af3004aa}{14631}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Pos                  (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{14632}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Msk                  (0x1UL << USB\_OTG\_HCINT\_STALL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{14633}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL                      USB\_OTG\_HCINT\_STALL\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31cbff32e8f912b9dd70fa421465fab}{14634}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Pos                    (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{14635}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_NAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{14636}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK                        USB\_OTG\_HCINT\_NAK\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24055327fbeb5884d6df6de0657ae195}{14637}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Pos                    (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{14638}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_ACK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{14639}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK                        USB\_OTG\_HCINT\_ACK\_Msk         }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c596c2aae4b88e04a122a9af560730e}{14640}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Pos                   (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{14641}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Msk                   (0x1UL << USB\_OTG\_HCINT\_NYET\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{14642}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET                       USB\_OTG\_HCINT\_NYET\_Msk        }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf2523fa4c59105d01a17d4caac3cbf}{14643}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Pos                  (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{14644}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_TXERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{14645}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR                      USB\_OTG\_HCINT\_TXERR\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace090462b379413a409acffad4d33ca}{14646}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Pos                  (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{14647}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_BBERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{14648}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR                      USB\_OTG\_HCINT\_BBERR\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72d52c361d7fc77fcca26897e5a1bd9}{14649}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Pos                  (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{14650}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_FRMOR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{14651}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR                      USB\_OTG\_HCINT\_FRMOR\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69cbb7f274c4d4f82666599af8dd5428}{14652}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Pos                  (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{14653}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_DTERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{14654}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR                      USB\_OTG\_HCINT\_DTERR\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14656}14656 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ad51eeb41d7d5a2708467685dc81b3}{14657}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{14658}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{14659}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC                     USB\_OTG\_DIEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e3323ea3b0713a2308da446c5d627b}{14660}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Pos               (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{14661}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{14662}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD                   USB\_OTG\_DIEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928709eec43877b93798c748fdb8fe6e}{14663}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{14664}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630e92ca04288a83f7f515cedbf01ca9}{14665}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR                   USB\_OTG\_DIEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a45c7c6fc7a421171a0d6179646f85}{14666}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Pos                  (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{14667}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_TOC\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{14668}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC                      USB\_OTG\_DIEPINT\_TOC\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bfd0fc0d049c2b27634300aba27e28}{14669}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Pos               (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{14670}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_ITTXFE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{14671}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE                   USB\_OTG\_DIEPINT\_ITTXFE\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c1240b1526225892f7518ed1e6ad3f8}{14672}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Pos               (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{14673}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ac53eab340e711478e5509be40e13}{14674}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM                   USB\_OTG\_DIEPINT\_INEPNM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99e5d6f548490c1a8e3c3b8f8332a6d0}{14675}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Pos               (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{14676}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{14677}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE                   USB\_OTG\_DIEPINT\_INEPNE\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab28f246cb52201b01baa4f85be3c196}{14678}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Pos                 (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{14679}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_TXFE\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{14680}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE                     USB\_OTG\_DIEPINT\_TXFE\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795f1914ee10b65cd745129afc32b51f}{14681}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos           (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{14682}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk           (0x1UL << USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{14683}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN               USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c35d8a426e47ad0a81add3adb9adbad}{14684}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Pos                  (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{14685}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_BNA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{14686}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA                      USB\_OTG\_DIEPINT\_BNA\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcaff3092226af9b6df98e6f4e3c5f}{14687}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos            (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{14688}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk            (0x1UL << USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{14689}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS                USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3a9433ebbf032f80b3a26b2b10e4c9}{14690}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Pos                 (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{14691}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_BERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{14692}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR                     USB\_OTG\_DIEPINT\_BERR\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a4751b6393d56bdd1d4e1c837c217e}{14693}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Pos                  (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{14694}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_NAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{14695}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK                      USB\_OTG\_DIEPINT\_NAK\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14697}14697 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a724642ee5e5c4fb980d2091e5f1b4}{14698}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Pos               (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{14699}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Msk               (0x1UL << USB\_OTG\_HCINTMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{14700}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM                   USB\_OTG\_HCINTMSK\_XFRCM\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9e51a34d9b5145d7c4d92a342ffb9c}{14701}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Pos                (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{14702}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_CHHM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{14703}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM                    USB\_OTG\_HCINTMSK\_CHHM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d753e4c1acd73bd24b7e4d07405d94a}{14704}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Pos              (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{14705}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_AHBERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{14706}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR                  USB\_OTG\_HCINTMSK\_AHBERR\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafbf0f454f7c9f2ca81e29897782cd7}{14707}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Pos              (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{14708}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_STALLM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{14709}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM                  USB\_OTG\_HCINTMSK\_STALLM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5163e183955b5eca93ec5dcaf1915a5f}{14710}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Pos                (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{14711}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NAKM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{14712}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM                    USB\_OTG\_HCINTMSK\_NAKM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b66f3e3480ac1542b1a1f4ce8d0970}{14713}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Pos                (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{14714}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_ACKM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{14715}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM                    USB\_OTG\_HCINTMSK\_ACKM\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e120401dd9574089323f30a21ce886}{14716}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Pos                (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{14717}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NYET\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{14718}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET                    USB\_OTG\_HCINTMSK\_NYET\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7091461a6aef6b084ca11343b1fcb8a}{14719}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Pos              (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{14720}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_TXERRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{14721}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM                  USB\_OTG\_HCINTMSK\_TXERRM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabadb45319c35046abce6475a1105a3d6}{14722}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Pos              (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{14723}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_BBERRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{14724}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM                  USB\_OTG\_HCINTMSK\_BBERRM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac75612d12f30f20d62f93d75bfe2d93a}{14725}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Pos              (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{14726}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_FRMORM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{14727}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM                  USB\_OTG\_HCINTMSK\_FRMORM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10e5fcf2df7005211ca7b39160ee4a3}{14728}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Pos              (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{14729}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_DTERRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{14730}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM                  USB\_OTG\_HCINTMSK\_DTERRM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14732}14732 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14733}14733 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa981fab712cf94125aa509221dc26720}{14734}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{14735}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{14736}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ                  USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623bbf2a88cfc42a0e43ede442a58eca}{14737}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos              (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{14738}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{14739}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT                  USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d027496fed28964c3a0ec36bfe5c03c}{14740}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos              (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{14741}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk              (0x3UL << USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{14742}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT                  USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14743}14743 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCTSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4879da0413028804a012612d7459804f}{14744}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{14745}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk                (0x7FFFFUL << USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{14746}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ                    USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386ed2405e9608d8846b344d4061eff0}{14747}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Pos                (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{14748}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Msk                (0x3FFUL << USB\_OTG\_HCTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{14749}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT                    USB\_OTG\_HCTSIZ\_PKTCNT\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd15ce174827e22c8ebd38fd41d4dcd}{14750}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Pos                (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{14751}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Msk                (0x1UL << USB\_OTG\_HCTSIZ\_DOPING\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{14752}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING                    USB\_OTG\_HCTSIZ\_DOPING\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015e511e5d6f38252ca6006e8b984bb7}{14753}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Pos                  (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{14754}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Msk                  (0x3UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{14755}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID                      USB\_OTG\_HCTSIZ\_DPID\_Msk       }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{14756}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_0                    (0x1UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{14757}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_1                    (0x2UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14759}14759 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPDMA register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8a6b9128f9e824a0ae68346fb8fe73}{14760}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{14761}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Msk              (0xFFFFFFFFUL << USB\_OTG\_DIEPDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{14762}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR                  USB\_OTG\_DIEPDMA\_DMAADDR\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14764}14764 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCDMA register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c69fd9913335fdca15a7dc32d1193cc}{14765}} \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{14766}} \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Msk                (0xFFFFFFFFUL << USB\_OTG\_HCDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{14767}} \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR                    USB\_OTG\_HCDMA\_DMAADDR\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14769}14769 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DTXFSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd1cf28f02f4bd52c71afee6f718e27}{14770}} \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos            (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{14771}} \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk            (0xFFFFUL << USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{14772}} \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV                USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14774}14774 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTXF register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f8f89a1a613ce6f86fdb826238e16}{14775}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos             (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{14776}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{14777}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA                 USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c94d7d7bd4526bc8cef42790a10af14}{14778}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos             (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{14779}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{14780}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD                 USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14782}14782 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef51a2cbd7e13a734ffdfded5b1e772d}{14783}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Pos                (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{14784}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DOEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{14785}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ                    USB\_OTG\_DOEPCTL\_MPSIZ\_Msk               }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf003bdf82be8bff3e23452c7a83a9ed2}{14786}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Pos               (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{14787}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{14788}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP                   USB\_OTG\_DOEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab721aee46a6d9aaabb0c1449155777c9}{14789}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Pos               (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{14790}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{14791}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS                   USB\_OTG\_DOEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a8dc23aee4dc031e4f2e85b8a09dbb}{14792}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{14793}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{14794}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab617807c602f3dd930adca64b0c5fed1}{14795}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Pos              (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{14796}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DOEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{14797}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM                  USB\_OTG\_DOEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2ea9b1c00daf741f7ac74f32bebc3}{14798}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Pos                (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{14799}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{14800}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP                    USB\_OTG\_DOEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{14801}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{14802}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed30bbeec479174dbaeb4ec6342e7acc}{14803}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Pos                 (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{14804}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNPM\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{14805}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM                     USB\_OTG\_DOEPCTL\_SNPM\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713faf56d7526c1671e9920f96207902}{14806}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Pos                (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{14807}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{14808}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL                    USB\_OTG\_DOEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ce77ba5437dc8c547c7fe2b2851af15}{14809}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Pos                 (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{14810}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{14811}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK                     USB\_OTG\_DOEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f8d51a7d585bca9ab215fd90fcba33}{14812}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Pos                 (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{14813}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{14814}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK                     USB\_OTG\_DOEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d18faa6f215148241b0aa16a2708dc}{14815}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Pos                (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{14816}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{14817}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS                    USB\_OTG\_DOEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d45681d84c4e5a4a1050291a2f1c4c}{14818}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Pos                (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{14819}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{14820}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA                    USB\_OTG\_DOEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14822}14822 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c42c63b15338fb0f80bc252ab8a1f9}{14823}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Pos                 (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{14824}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{14825}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC                     USB\_OTG\_DOEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8ea7d7381b81fc6ace42213c39c909}{14826}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Pos               (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{14827}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{14828}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD                   USB\_OTG\_DOEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e071c9b55a563d90d1ab1c0577390a4}{14829}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{14830}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8957520b45ebd1ed0000d8a0c0cc9ef6}{14831}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR                   USB\_OTG\_DOEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9a1fec27e8dd4a5a603a0d63fc104}{14832}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Pos                 (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{14833}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_STUP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{14834}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP                     USB\_OTG\_DOEPINT\_STUP\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e353ea229f93246f7fb4ef0efc90a9}{14835}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{14836}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPDIS\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{14837}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS                  USB\_OTG\_DOEPINT\_OTEPDIS\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd4ee8b333b45244a950aec7b6d1756}{14838}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Pos              (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{14839}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPSPR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2451732dfee15831f09e28041dabf9ce}{14840}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR                  USB\_OTG\_DOEPINT\_OTEPSPR\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb2f0d32861f239d7cf694ce1f34d019}{14841}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Pos              (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{14842}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_B2BSTUP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{14843}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP                  USB\_OTG\_DOEPINT\_B2BSTUP\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92efd02af8d099a47efd3e038bada011}{14844}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos            (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{14845}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk            (0x1UL << USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf82df64a03b0a9f6915a36a750488ac}{14846}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR                USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b77b085273952d4999950d52cd674c7}{14847}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Pos                  (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{14848}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DOEPINT\_NAK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1b7add4ca4362bb47501b456d3bb8b}{14849}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK                      USB\_OTG\_DOEPINT\_NAK\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e46923e595b9049270b43fece30784}{14850}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Pos                 (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{14851}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_NYET\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{14852}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET                     USB\_OTG\_DOEPINT\_NYET\_Msk      }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05052a0dcef08b6e6acaf900e3f4b39d}{14853}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Pos              (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{14854}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_STPKTRX\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d44e256af7596e109c61925dbdb6fd}{14855}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX                  USB\_OTG\_DOEPINT\_STPKTRX\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14857}14857 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPTSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe13401b6bd1b7d884f5250ac4863bc}{14858}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{14859}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{14860}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ                  USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b9ba7c05cf5f15d1d68d5f01097daf}{14861}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos              (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{14862}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{14863}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT                  USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3ab3c0bc7a7e35ff98521b58230188}{14865}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos             (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{14866}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk             (0x3UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{14867}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT                 USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk  }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{14868}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_0               (0x1UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{14869}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_1               (0x2UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14871}14871 \textcolor{comment}{/********************  Bit definition for PCGCCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf33736f41c6c0098df1ac2cb9dcb00}{14872}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Pos              (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{14873}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_STOPCLK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}{14874}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK                  USB\_OTG\_PCGCCTL\_STOPCLK\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742b5f249d0b9b10fd616990149cf6c7}{14875}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Pos              (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{14876}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_GATECLK\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}{14877}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK                  USB\_OTG\_PCGCCTL\_GATECLK\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370573700a56720b49363b5a166303de}{14878}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos              (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{14879}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos) }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{14880}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP                  USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk   }}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14897}14897 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14898}\mbox{\hyperlink{group___exported__macros_gaeac7a787d73a78a847467ce6b867bd7f}{14898}} \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == ADC1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14899}14899 \textcolor{preprocessor}{                                       ((\_\_INSTANCE\_\_) == ADC2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14900}14900 \textcolor{preprocessor}{                                       ((\_\_INSTANCE\_\_) == ADC3))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14901}\mbox{\hyperlink{group___exported__macros_ga26b4e299ac54d09082645a70f889c143}{14901}} \textcolor{preprocessor}{\#define IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14902}14902 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14903}\mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{14903}} \textcolor{preprocessor}{\#define IS\_ADC\_COMMON\_INSTANCE(INSTANCE) ((INSTANCE) == ADC123\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14904}14904 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14905}14905 \textcolor{comment}{/******************************* CAN Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14906}\mbox{\hyperlink{group___exported__macros_ga22db660869cb9cd43f5e3b9a0fcc8cb3}{14906}} \textcolor{preprocessor}{\#define IS\_CAN\_ALL\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == CAN1)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14907}14907 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14908}\mbox{\hyperlink{group___exported__macros_ga9949bbf30ea6e6cb9c41cc5cd24ab47a}{14908}} \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == CRC)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14909}14909 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14910}14910 \textcolor{comment}{/******************************* DAC Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14911}\mbox{\hyperlink{group___exported__macros_ga99419fcd241f432e5bae5a37dff08753}{14911}} \textcolor{preprocessor}{\#define IS\_DAC\_ALL\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == DAC1)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14912}14912 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14913}14913 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14914}14914 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14915}14915 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14916}14916 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14917}\mbox{\hyperlink{group___exported__macros_ga3cf59cfa8a2443896858a1d4a4ccbb1f}{14917}} \textcolor{preprocessor}{\#define IS\_DMA\_STREAM\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == DMA1\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14918}14918 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA1\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14919}14919 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA1\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14920}14920 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA1\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14921}14921 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA1\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14922}14922 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA1\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14923}14923 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA1\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14924}14924 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA1\_Stream7) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14925}14925 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14926}14926 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14927}14927 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14928}14928 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14929}14929 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14930}14930 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14931}14931 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14932}14932 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == DMA2\_Stream7))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14933}14933 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14934}14934 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14935}\mbox{\hyperlink{group___exported__macros_gabc88966c72f676fdceb7fba54641044b}{14935}} \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14936}14936 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14937}14937 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14938}14938 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14939}14939 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14940}14940 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOF) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14941}14941 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOG) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14942}14942 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOH) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14943}14943 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == GPIOI))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14944}14944 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14945}\mbox{\hyperlink{group___exported__macros_ga1f0f6fb053bf9328952a0d01bef5d3c8}{14945}} \textcolor{preprocessor}{\#define IS\_GPIO\_AF\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14946}14946 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14947}14947 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14948}14948 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14949}14949 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14950}14950 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOF) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14951}14951 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOG) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14952}14952 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOH) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14953}14953 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == GPIOI))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14954}14954 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14955}14955 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14956}14956 \textcolor{comment}{/****************************** QSPI Instances *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14957}\mbox{\hyperlink{group___exported__macros_ga3ddb10b5455f3b1414b3ecd754ef723a}{14957}} \textcolor{preprocessor}{\#define IS\_QSPI\_ALL\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14958}14958 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14959}14959 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14960}14960 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14961}\mbox{\hyperlink{group___exported__macros_ga785016fe22956caa24c9addaef577ff4}{14961}} \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14962}14962 \textcolor{preprocessor}{                                           ((\_\_INSTANCE\_\_) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14963}14963 \textcolor{preprocessor}{                                           ((\_\_INSTANCE\_\_) == I2C3))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14964}14964 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14965}14965 \textcolor{comment}{/****************************** SMBUS Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14966}\mbox{\hyperlink{group___exported__macros_gaa4b6fdfcd15319d98742b6441bafb988}{14966}} \textcolor{preprocessor}{\#define IS\_SMBUS\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14967}14967 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14968}14968 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == I2C3))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14969}14969 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14970}14970 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14971}14971 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14972}\mbox{\hyperlink{group___exported__macros_ga226448ead949cf68742f4ee79f81d87a}{14972}} \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14973}14973 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14974}14974 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == SPI3))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14975}14975 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14976}14976 \textcolor{comment}{/******************************* LPTIM Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14977}\mbox{\hyperlink{group___exported__macros_ga3efb0fd73c5f9fb4325f303d854638e8}{14977}} \textcolor{preprocessor}{\#define IS\_LPTIM\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14978}14978 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14979}14979 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14980}14980 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14981}14981 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14982}14982 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14983}14983 \textcolor{comment}{/******************************* RNG Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14984}\mbox{\hyperlink{group___exported__macros_gad308a4d36de5051c9dea14459f8e58bd}{14984}} \textcolor{preprocessor}{\#define IS\_RNG\_ALL\_INSTANCE(\_\_INSTANCE\_\_)  ((\_\_INSTANCE\_\_) == RNG)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14985}14985 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14986}14986 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14987}\mbox{\hyperlink{group___exported__macros_gacea853c24ec53108fa6611f274f12e2e}{14987}} \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(\_\_INSTANCE\_\_)  ((\_\_INSTANCE\_\_) == RTC)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14988}14988 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14989}14989 \textcolor{comment}{/******************************* SAI Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14990}\mbox{\hyperlink{group___exported__macros_gaa2dabf0257e98abbc10de65c3a270b9d}{14990}} \textcolor{preprocessor}{\#define IS\_SAI\_ALL\_INSTANCE(\_\_PERIPH\_\_) (((\_\_PERIPH\_\_) == SAI1\_Block\_A) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14991}14991 \textcolor{preprocessor}{                                         ((\_\_PERIPH\_\_) == SAI1\_Block\_B) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14992}14992 \textcolor{preprocessor}{                                         ((\_\_PERIPH\_\_) == SAI2\_Block\_A) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14993}14993 \textcolor{preprocessor}{                                         ((\_\_PERIPH\_\_) == SAI2\_Block\_B))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14994}14994 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14995}\mbox{\hyperlink{group___exported__macros_gae9459b2e443c3f8139809cca5e15ad09}{14995}} \textcolor{preprocessor}{\#define IS\_SAI\_BLOCK\_PERIPH IS\_SAI\_ALL\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14996}14996 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14997}14997 \textcolor{comment}{/******************************** SDMMC Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14998}\mbox{\hyperlink{group___exported__macros_gaa4f1694667e7768a4a8f714a619a9753}{14998}} \textcolor{preprocessor}{\#define IS\_SDMMC\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == SDMMC1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l14999}14999 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == SDMMC2))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15000}15000 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15001}15001 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15002}15002 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15003}\mbox{\hyperlink{group___exported__macros_gab80249fd6ad4b08c03a48ca6c34a81a2}{15003}} \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15004}15004 \textcolor{preprocessor}{                                           ((\_\_INSTANCE\_\_) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15005}15005 \textcolor{preprocessor}{                                           ((\_\_INSTANCE\_\_) == SPI3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15006}15006 \textcolor{preprocessor}{                                           ((\_\_INSTANCE\_\_) == SPI4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15007}15007 \textcolor{preprocessor}{                                           ((\_\_INSTANCE\_\_) == SPI5))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15008}15008 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15009}15009 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15010}\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{15010}} \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15011}15011 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15012}15012 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15013}15013 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15014}15014 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15015}15015 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15016}15016 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15017}15017 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15018}15018 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM9)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15019}15019 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM10)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15020}15020 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM11)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15021}15021 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM12)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15022}15022 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM13)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15023}15023 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM14))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15024}15024 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15025}15025 \textcolor{comment}{/****************** TIM Instances : supporting 32 bits counter ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15026}\mbox{\hyperlink{group___exported__macros_ga2639147eb31fc97c6f8ffdad5e09452b}{15026}} \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15027}15027 \textcolor{preprocessor}{                                               ((\_\_INSTANCE\_\_) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15028}15028 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15029}15029 \textcolor{comment}{/****************** TIM Instances : supporting the break function *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15030}\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{15030}} \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15031}15031 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15032}15032 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15033}15033 \textcolor{comment}{/************** TIM Instances : supporting Break source selection *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15034}\mbox{\hyperlink{group___exported__macros_ga99d4e13b270b8dba4bce38dc3dd32e1f}{15034}} \textcolor{preprocessor}{\#define IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15035}15035 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15036}15036 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15037}15037 \textcolor{comment}{/****************** TIM Instances : supporting 2 break inputs *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15038}\mbox{\hyperlink{group___exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{15038}} \textcolor{preprocessor}{\#define IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15039}15039 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15040}15040 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15041}15041 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15042}\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{15042}} \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15043}15043 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15044}15044 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15045}15045 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15046}15046 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15047}15047 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15048}15048 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM9)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15049}15049 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM10) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15050}15050 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM11) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15051}15051 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM12) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15052}15052 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM13) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15053}15053 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM14))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15054}15054 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15055}15055 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15056}\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{15056}} \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15057}15057 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15058}15058 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15059}15059 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15060}15060 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15061}15061 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15062}15062 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM9)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15063}15063 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15064}15064 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15065}15065 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15066}\mbox{\hyperlink{group___exported__macros_ga600377c41e7b7eedc5c5fc426f8008f1}{15066}} \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15067}15067 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15068}15068 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15069}15069 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15070}15070 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15071}15071 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15072}15072 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15073}15073 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15074}\mbox{\hyperlink{group___exported__macros_ga2714e66db6d82e4a7e966261ff4c23e5}{15074}} \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15075}15075 \textcolor{preprocessor}{                                       ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15076}15076 \textcolor{preprocessor}{                                       ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15077}15077 \textcolor{preprocessor}{                                       ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15078}15078 \textcolor{preprocessor}{                                       ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15079}15079 \textcolor{preprocessor}{                                       ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15080}15080 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15081}15081 \textcolor{comment}{/****************** TIM Instances : at least 5 capture/compare channels *******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15082}\mbox{\hyperlink{group___exported__macros_ga4f4debd73acbe78311d1431508eca510}{15082}} \textcolor{preprocessor}{\#define IS\_TIM\_CC5\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15083}15083 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15084}15084 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15085}15085 \textcolor{comment}{/****************** TIM Instances : at least 6 capture/compare channels *******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15086}\mbox{\hyperlink{group___exported__macros_ga4ce321ba791771b4647259f4b48a4bd9}{15086}} \textcolor{preprocessor}{\#define IS\_TIM\_CC6\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15087}15087 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15088}15088 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15089}15089 \textcolor{comment}{/************ TIM Instances : DMA requests generation (TIMx\_DIER.COMDE) *******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15090}\mbox{\hyperlink{group___exported__macros_gadbe1de10d0b79878d73bde864fbb4b4d}{15090}} \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(\_\_INSTANCE\_\_)    (((\_\_INSTANCE\_\_) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15091}15091 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15092}15092 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15093}15093 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (TIMx\_DIER.UDE) ***/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15094}\mbox{\hyperlink{group___exported__macros_ga92ee863fb1a6db5493495c81f29d6965}{15094}} \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(\_\_INSTANCE\_\_)      (((\_\_INSTANCE\_\_) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15095}15095 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15096}15096 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15097}15097 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15098}15098 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15099}15099 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15100}15100 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15101}15101 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM7))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15102}15102 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15103}15103 \textcolor{comment}{/************ TIM Instances : DMA requests generation (CCxDE) *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15104}\mbox{\hyperlink{group___exported__macros_ga31783a890aaf9c6221ca02378be2b9a0}{15104}} \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15105}15105 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15106}15106 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15107}15107 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15108}15108 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15109}15109 \textcolor{preprocessor}{                                              ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15110}15110 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15111}15111 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15112}\mbox{\hyperlink{group___exported__macros_gae4bad2c472abbabe0182961fc602ef34}{15112}} \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15113}15113 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15114}15114 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15115}15115 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15116}15116 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15117}15117 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15118}15118 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15119}15119 \textcolor{comment}{/****************** TIM Instances : supporting combined 3-\/phase PWM mode ******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15120}\mbox{\hyperlink{group___exported__macros_gae77f76e7d075acf124d89e90943d40db}{15120}} \textcolor{preprocessor}{\#define IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(\_\_INSTANCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15121}15121 \textcolor{preprocessor}{                                       (((\_\_INSTANCE\_\_) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15122}15122 \textcolor{preprocessor}{                                        ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15123}15123 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15124}15124 \textcolor{comment}{/****************** TIM Instances : supporting counting mode selection ********/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15125}\mbox{\hyperlink{group___exported__macros_gad189664f06ce693959e24ce10cfaf952}{15125}} \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15126}15126 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15127}15127 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15128}15128 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15129}15129 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15130}15130 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15131}15131 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15132}15132 \textcolor{comment}{/****************** TIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15133}\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{15133}} \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15134}15134 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15135}15135 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15136}15136 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15137}15137 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15138}15138 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15139}15139 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15140}15140 \textcolor{comment}{/****************** TIM Instances : supporting OCxREF clear *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15141}\mbox{\hyperlink{group___exported__macros_ga935e56d9390401b506317ee249f833c7}{15141}} \textcolor{preprocessor}{\#define IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(\_\_INSTANCE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15142}15142 \textcolor{preprocessor}{                                  (((\_\_INSTANCE\_\_) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15143}15143 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15144}15144 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15145}15145 \textcolor{preprocessor}{                                   ((\_\_INSTANCE\_\_) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15146}15146 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15147}15147 \textcolor{comment}{/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15148}\mbox{\hyperlink{group___exported__macros_ga13e15deb388e0db6cc6a40bc9d3e9236}{15148}} \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(\_\_INSTANCE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15149}15149 \textcolor{preprocessor}{                                                 (((\_\_INSTANCE\_\_) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15150}15150 \textcolor{preprocessor}{                                                  ((\_\_INSTANCE\_\_) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15151}15151 \textcolor{preprocessor}{                                                  ((\_\_INSTANCE\_\_) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15152}15152 \textcolor{preprocessor}{                                                  ((\_\_INSTANCE\_\_) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15153}15153 \textcolor{preprocessor}{                                                  ((\_\_INSTANCE\_\_) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15154}15154 \textcolor{preprocessor}{                                                  ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15155}15155 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15156}15156 \textcolor{comment}{/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15157}\mbox{\hyperlink{group___exported__macros_gaaa5ccc156e1c023e5e778a438a62aebb}{15157}} \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(\_\_INSTANCE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15158}15158 \textcolor{preprocessor}{                                                   (((\_\_INSTANCE\_\_) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15159}15159 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15160}15160 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15161}15161 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15162}15162 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15163}15163 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15164}15164 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15165}15165 \textcolor{comment}{/******************** TIM Instances : Advanced-\/control timers *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15166}\mbox{\hyperlink{group___exported__macros_ga19a3cedb91670ce6561380ba2e35810d}{15166}} \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15167}15167 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15168}15168 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15169}15169 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15170}\mbox{\hyperlink{group___exported__macros_ga3c82b2c9a9fb5785ebbed6aaa2f82633}{15170}} \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15171}15171 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15172}15172 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15173}15173 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15174}15174 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15175}15175 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15176}15176 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15177}15177 \textcolor{comment}{/****** TIM Instances : master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15178}\mbox{\hyperlink{group___exported__macros_gace24660a8fcd38201777a967e044544f}{15178}} \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15179}15179 \textcolor{preprocessor}{                                          ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15180}15180 \textcolor{preprocessor}{                                          ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15181}15181 \textcolor{preprocessor}{                                          ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15182}15182 \textcolor{preprocessor}{                                          ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15183}15183 \textcolor{preprocessor}{                                          ((\_\_INSTANCE\_\_) == TIM6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15184}15184 \textcolor{preprocessor}{                                          ((\_\_INSTANCE\_\_) == TIM7) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15185}15185 \textcolor{preprocessor}{                                          ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15186}15186 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15187}15187 \textcolor{comment}{/*********** TIM Instances : Slave mode available (TIMx\_SMCR available )*******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15188}\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{15188}} \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15189}15189 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15190}15190 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15191}15191 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15192}15192 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15193}15193 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15194}15194 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15195}15195 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15196}15196 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15197}15197 \textcolor{comment}{/***************** TIM Instances : external trigger input available ************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15198}\mbox{\hyperlink{group___exported__macros_gaa5e8da847bbdeb8619366a7b1cfe2c6d}{15198}} \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15199}15199 \textcolor{preprocessor}{                                        ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15200}15200 \textcolor{preprocessor}{                                        ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15201}15201 \textcolor{preprocessor}{                                        ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15202}15202 \textcolor{preprocessor}{                                        ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15203}15203 \textcolor{preprocessor}{                                        ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15204}15204 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15205}15205 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15206}\mbox{\hyperlink{group___exported__macros_ga8be400948d2695342269d0f90d4116e3}{15206}} \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15207}15207 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15208}15208 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15209}15209 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15210}15210 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15211}\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{15211}} \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(\_\_INSTANCE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15212}15212 \textcolor{preprocessor}{    ((((\_\_INSTANCE\_\_) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15213}15213 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15214}15214 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15215}15215 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15216}15216 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15217}15217 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15218}15218 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15219}15219 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15220}15220 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM2) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15221}15221 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15222}15222 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15223}15223 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15224}15224 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15225}15225 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15226}15226 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM3) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15227}15227 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15228}15228 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15229}15229 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15230}15230 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15231}15231 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15232}15232 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM4) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15233}15233 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15234}15234 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15235}15235 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15236}15236 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15237}15237 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15238}15238 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM5) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15239}15239 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15240}15240 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15241}15241 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15242}15242 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15243}15243 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15244}15244 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM8) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15245}15245 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15246}15246 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15247}15247 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15248}15248 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15249}15249 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15250}15250 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15251}15251 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15252}15252 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM9) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15253}15253 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15254}15254 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15255}15255 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15256}15256 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM10) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15257}15257 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15258}15258 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15259}15259 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM11) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15260}15260 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15261}15261 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15262}15262 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM12) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15263}15263 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15264}15264 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15265}15265 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15266}15266 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM13) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15267}15267 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15268}15268 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15269}15269 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM14) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15270}15270 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15271}15271 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15272}15272 \textcolor{comment}{/************ TIM Instances : complementary output(s) available ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15273}\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{15273}} \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(\_\_INSTANCE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15274}15274 \textcolor{preprocessor}{   ((((\_\_INSTANCE\_\_) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15275}15275 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15276}15276 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15277}15277 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3)))            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15278}15278 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15279}15279 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM8) \&\&                    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15280}15280 \textcolor{preprocessor}{     (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15281}15281 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15282}15282 \textcolor{preprocessor}{      ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3))))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15283}15283 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15284}15284 \textcolor{comment}{/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15285}\mbox{\hyperlink{group___exported__macros_ga8cf02e1b7a9af7083431549b0e3efd15}{15285}} \textcolor{preprocessor}{\#define IS\_TIM\_TRGO2\_INSTANCE(\_\_INSTANCE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15286}15286 \textcolor{preprocessor}{  (((\_\_INSTANCE\_\_) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15287}15287 \textcolor{preprocessor}{   ((\_\_INSTANCE\_\_) == TIM8) )}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15288}15288 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15289}15289 \textcolor{comment}{/****************** TIM Instances : supporting clock division *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15290}\mbox{\hyperlink{group___exported__macros_gabe7d165dab8b2b07444a5ab4f53d5830}{15290}} \textcolor{preprocessor}{\#define IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15291}15291 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15292}15292 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15293}15293 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15294}15294 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15295}15295 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15296}15296 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM9)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15297}15297 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM10)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15298}15298 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM11)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15299}15299 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM12)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15300}15300 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM13)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15301}15301 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_) == TIM14))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15302}15302 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15303}15303 \textcolor{comment}{/****************** TIM Instances : supporting repetition counter *************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15304}\mbox{\hyperlink{group___exported__macros_gabf653d6c2e25132a3fdcf74b3b3a7285}{15304}} \textcolor{preprocessor}{\#define IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15305}15305 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15306}15306 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15307}15307 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15308}\mbox{\hyperlink{group___exported__macros_gae5a69e35f2871a8a12ed49d534bebde4}{15308}} \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15309}15309 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15310}15310 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15311}15311 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15312}15312 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15313}15313 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15314}15314 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15315}15315 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15316}15316 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15317}15317 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15318}\mbox{\hyperlink{group___exported__macros_ga590282f5c5def561470aa8e12c9b060d}{15318}} \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15319}15319 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15320}15320 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15321}15321 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15322}15322 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15323}15323 \textcolor{preprocessor}{                                                        ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15324}15324 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15325}15325 \textcolor{comment}{/****************** TIM Instances : supporting Hall sensor interface **********/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15326}\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{15326}} \textcolor{preprocessor}{\#define IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15327}15327 \textcolor{preprocessor}{                                                         ((\_\_INSTANCE\_\_) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15328}15328 \textcolor{preprocessor}{                                                         ((\_\_INSTANCE\_\_) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15329}15329 \textcolor{preprocessor}{                                                         ((\_\_INSTANCE\_\_) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15330}15330 \textcolor{preprocessor}{                                                         ((\_\_INSTANCE\_\_) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15331}15331 \textcolor{preprocessor}{                                                         ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15332}15332 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15333}15333 \textcolor{comment}{/****************** TIM Instances : supporting commutation event generation ***/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15334}\mbox{\hyperlink{group___exported__macros_gaa7ffc9e37b9229f1278d104d9c33627e}{15334}} \textcolor{preprocessor}{\#define IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15335}15335 \textcolor{preprocessor}{                                                         ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15336}15336 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15337}15337 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15338}\mbox{\hyperlink{group___exported__macros_ga8b97e50bf02022db9a2e9532dc79780f}{15338}} \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15339}15339 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15340}15340 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15341}15341 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15342}15342 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15343}15343 \textcolor{comment}{/******************** UART Instances : Asynchronous mode **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15344}\mbox{\hyperlink{group___exported__macros_gace975394d2e9240e232defed33fe20e6}{15344}} \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15345}15345 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15346}15346 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15347}15347 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15348}15348 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15349}15349 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15350}15350 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15351}15351 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15352}15352 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15353}15353 \textcolor{comment}{/****************** UART Instances : Auto Baud Rate detection ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15354}\mbox{\hyperlink{group___exported__macros_ga900b98c51f1e2e31522d01f9613b3abf}{15354}} \textcolor{preprocessor}{\#define IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15355}15355 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15356}15356 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15357}15357 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15358}15358 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15359}15359 \textcolor{comment}{/****************** UART Instances : Driver Enable *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15360}\mbox{\hyperlink{group___exported__macros_ga827242f3578a36fee4b5f888ca91ab1a}{15360}} \textcolor{preprocessor}{\#define IS\_UART\_DRIVER\_ENABLE\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15361}15361 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15362}15362 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15363}15363 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15364}15364 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15365}15365 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15366}15366 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15367}15367 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15368}15368 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15369}15369 \textcolor{comment}{/******************** UART Instances : Half-\/Duplex mode **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15370}\mbox{\hyperlink{group___exported__macros_ga95439664ba2e6807f298682e7e07bb2c}{15370}} \textcolor{preprocessor}{\#define IS\_UART\_HALFDUPLEX\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15371}15371 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15372}15372 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15373}15373 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15374}15374 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15375}15375 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15376}15376 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15377}15377 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15378}15378 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15379}15379 \textcolor{comment}{/****************** UART Instances : Hardware Flow control ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15380}\mbox{\hyperlink{group___exported__macros_ga6413b868965fb87832ce4417c54adfd2}{15380}} \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15381}15381 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15382}15382 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15383}15383 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15384}15384 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15385}15385 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15386}15386 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15387}15387 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15388}15388 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15389}15389 \textcolor{comment}{/******************** UART Instances : LIN mode **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15390}\mbox{\hyperlink{group___exported__macros_ga20166b2ca1ba67c4bda6b9197aa33f16}{15390}} \textcolor{preprocessor}{\#define IS\_UART\_LIN\_INSTANCE(\_\_INSTANCE\_\_)   (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15391}15391 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15392}15392 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15393}15393 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15394}15394 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15395}15395 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15396}15396 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15397}15397 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15398}15398 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15399}15399 \textcolor{comment}{/********************* UART Instances : Smart card mode ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15400}\mbox{\hyperlink{group___exported__macros_ga2990c21514a2d7e3a27eb70d5e66532c}{15400}} \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15401}15401 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15402}15402 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15403}15403 \textcolor{preprocessor}{                                         ((\_\_INSTANCE\_\_) == USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15404}15404 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15405}15405 \textcolor{comment}{/*********************** UART Instances : IRDA mode ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15406}\mbox{\hyperlink{group___exported__macros_gaa73b17141194e6667ffc46eb3372629f}{15406}} \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15407}15407 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15408}15408 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15409}15409 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15410}15410 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15411}15411 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == USART6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15412}15412 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15413}15413 \textcolor{preprocessor}{                                    ((\_\_INSTANCE\_\_) == UART8))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15414}15414 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15415}15415 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15416}\mbox{\hyperlink{group___exported__macros_gafe721187da8378d5982d6d079abd5b2b}{15416}} \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(\_\_INSTANCE\_\_)  ((\_\_INSTANCE\_\_) == IWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15417}15417 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15418}15418 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15419}\mbox{\hyperlink{group___exported__macros_gad7f7b2c0e6b3dc6f86e1b7d551bc8160}{15419}} \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(\_\_INSTANCE\_\_)  ((\_\_INSTANCE\_\_) == WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15420}15420 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15421}15421 \textcolor{comment}{/*********************** PCD Instances ****************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15422}\mbox{\hyperlink{group___exported__macros_gadaf663c55446f04fa69ee912b8890b32}{15422}} \textcolor{preprocessor}{\#define IS\_PCD\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == USB\_OTG\_FS) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15423}15423 \textcolor{preprocessor}{                                       ((INSTANCE) == USB\_OTG\_HS))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15424}15424 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15425}15425 \textcolor{comment}{/*********************** HCD Instances ****************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15426}\mbox{\hyperlink{group___exported__macros_ga6696ebd1aea007a19e831517f3e1f497}{15426}} \textcolor{preprocessor}{\#define IS\_HCD\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == USB\_OTG\_FS) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15427}15427 \textcolor{preprocessor}{                                       ((INSTANCE) == USB\_OTG\_HS))}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15428}15428 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15429}15429 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15430}15430 \textcolor{comment}{/*  For a painless codes migration between the STM32F7xx device product       */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15431}15431 \textcolor{comment}{/*  lines, the aliases defined below are put in place to overcome the         */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15432}15432 \textcolor{comment}{/*  differences in the interrupt handlers and IRQn definitions.               */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15433}15433 \textcolor{comment}{/*  No need to update developed interrupt code when moving across             */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15434}15434 \textcolor{comment}{/*  product lines within the same STM32F7 Family                              */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15435}15435 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15436}15436 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15437}15437 \textcolor{comment}{/* Aliases for \_\_IRQn */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15438}\mbox{\hyperlink{group___exported__macros_ga70479d84b2227bd03eca17d75ced09c1}{15438}} \textcolor{preprocessor}{\#define HASH\_RNG\_IRQn              RNG\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15439}15439 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15440}15440 \textcolor{comment}{/* Aliases for \_\_IRQHandler */}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15441}\mbox{\hyperlink{group___exported__macros_ga02197754de1bce261e192d5e5221f20e}{15441}} \textcolor{preprocessor}{\#define HASH\_RNG\_IRQHandler        RNG\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15442}15442 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15455}15455 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15456}15456 \}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15457}15457 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15458}15458 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15459}15459 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F722xx\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15460}15460 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15461}15461 }
\DoxyCodeLine{\Hypertarget{stm32f722xx_8h_source_l15462}15462 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
