//
// File created by:  ncverilog
// Do not modify this file
//
testfixture.v
DT_syn.v
-v
/usr/cad/CBDK/CBDK_IC_Contest_v2.1/Verilog/tsmc13.v
/usr/cad/CBDK/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
+access+r
+define+SDF
+define+TB2
