#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\minorprojectsetup\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\minorprojectsetup\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\minorprojectsetup\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\minorprojectsetup\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\minorprojectsetup\iverilog\lib\ivl\va_math.vpi";
S_0000011656f4e910 .scope module, "hearing_aid_testbench" "hearing_aid_testbench" 2 2;
 .timescale 0 0;
v0000011656fca0c0_0 .var/s "audio_in", 15 0;
v0000011656fcade0_0 .net/s "audio_out", 15 0, L_0000011656f6ad20;  1 drivers
v0000011656fca660_0 .net "audio_ready", 0 0, L_0000011656f6b500;  1 drivers
v0000011656fc9800_0 .var "audio_valid", 0 0;
v0000011656fca2a0_0 .var "clk", 0 0;
v0000011656fca7a0_0 .var/real "phase", 0 0;
v0000011656fca3e0_0 .var "rst_n", 0 0;
E_0000011656f48d90 .event posedge, v0000011656f680d0_0;
S_0000011656f4fda0 .scope module, "dut" "hearing_aid_processor" 2 11, 3 2 0, S_0000011656f4e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "audio_in";
    .port_info 3 /INPUT 1 "audio_valid";
    .port_info 4 /OUTPUT 16 "audio_out";
    .port_info 5 /OUTPUT 1 "audio_ready";
L_0000011656f6ad20 .functor BUFZ 16, v0000011656fc8c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000011656f6b500 .functor BUFZ 1, v0000011656fc86b0_0, C4<0>, C4<0>, C4<0>;
v0000011656fc8110_0 .net/s "audio_in", 15 0, v0000011656fca0c0_0;  1 drivers
v0000011656fc8610_0 .net/s "audio_out", 15 0, L_0000011656f6ad20;  alias, 1 drivers
v0000011656fc8930_0 .net "audio_ready", 0 0, L_0000011656f6b500;  alias, 1 drivers
v0000011656fc8390_0 .net "audio_valid", 0 0, v0000011656fc9800_0;  1 drivers
v0000011656fc8430_0 .net "clk", 0 0, v0000011656fca2a0_0;  1 drivers
v0000011656fc84d0_0 .net "rst_n", 0 0, v0000011656fca3e0_0;  1 drivers
v0000011656fc89d0_0 .net/s "stage1_out", 15 0, v0000011656e9d3e0_0;  1 drivers
v0000011656fc9440_0 .net "stage1_ready", 0 0, v0000011656e9d480_0;  1 drivers
v0000011656fca5c0_0 .net/s "stage2_out", 15 0, v0000011656fc8c50_0;  1 drivers
v0000011656fca340_0 .net "stage2_ready", 0 0, v0000011656fc86b0_0;  1 drivers
S_0000011656e9d110 .scope module, "stage1" "spectral_subtraction_stage" 3 15, 4 2 0, S_0000011656f4fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "audio_in";
    .port_info 3 /INPUT 1 "audio_valid";
    .port_info 4 /OUTPUT 16 "audio_out";
    .port_info 5 /OUTPUT 1 "audio_ready";
P_0000011656f48390 .param/l "NOISE_LEN" 0 4 10, +C4<00000000000000000000000100000000>;
v0000011656f233a0_0 .net *"_ivl_1", 0 0, L_0000011656fcaa20;  1 drivers
L_0000011657010088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011656f4ff30_0 .net *"_ivl_2", 15 0, L_0000011657010088;  1 drivers
v0000011656f4ffd0_0 .net *"_ivl_5", 15 0, L_0000011656fca480;  1 drivers
v0000011656e9d2a0_0 .net "abs_sample", 15 0, L_0000011656fca520;  1 drivers
v0000011656e9d340_0 .net/s "audio_in", 15 0, v0000011656fca0c0_0;  alias, 1 drivers
v0000011656e9d3e0_0 .var/s "audio_out", 15 0;
v0000011656e9d480_0 .var "audio_ready", 0 0;
v0000011656f68030_0 .net "audio_valid", 0 0, v0000011656fc9800_0;  alias, 1 drivers
v0000011656f680d0_0 .net "clk", 0 0, v0000011656fca2a0_0;  alias, 1 drivers
v0000011656fc8a70_0 .var "count", 7 0;
v0000011656fc82f0_0 .var "noise_est", 15 0;
v0000011656fc8ed0_0 .var "noise_ready", 0 0;
v0000011656fc8f70_0 .var "noise_sum", 31 0;
v0000011656fc8750_0 .net "rst_n", 0 0, v0000011656fca3e0_0;  alias, 1 drivers
E_0000011656f48990/0 .event negedge, v0000011656fc8750_0;
E_0000011656f48990/1 .event posedge, v0000011656f680d0_0;
E_0000011656f48990 .event/or E_0000011656f48990/0, E_0000011656f48990/1;
L_0000011656fcaa20 .part v0000011656fca0c0_0, 15, 1;
L_0000011656fca480 .arith/sub 16, L_0000011657010088, v0000011656fca0c0_0;
L_0000011656fca520 .functor MUXZ 16, v0000011656fca0c0_0, L_0000011656fca480, L_0000011656fcaa20, C4<>;
S_0000011656f68170 .scope module, "stage2" "lms_filter_stage" 3 24, 5 2 0, S_0000011656f4fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "audio_in";
    .port_info 3 /INPUT 1 "audio_valid";
    .port_info 4 /OUTPUT 16 "audio_out";
    .port_info 5 /OUTPUT 1 "audio_ready";
P_0000011656f68300 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0000011656f68338 .param/l "FILTER_ORDER" 0 5 3, +C4<00000000000000000000000000010000>;
P_0000011656f68370 .param/l "STEP_SIZE" 0 5 5, C4<0000000100000000>;
v0000011656fc8250_0 .net/s "audio_in", 15 0, v0000011656e9d3e0_0;  alias, 1 drivers
v0000011656fc8c50_0 .var/s "audio_out", 15 0;
v0000011656fc86b0_0 .var "audio_ready", 0 0;
v0000011656fc8cf0_0 .net "audio_valid", 0 0, v0000011656e9d480_0;  alias, 1 drivers
v0000011656fc8d90_0 .net "clk", 0 0, v0000011656fca2a0_0;  alias, 1 drivers
v0000011656fc87f0 .array/s "delay_line", 15 0, 15 0;
v0000011656fc8070_0 .var/s "desired_signal", 15 0;
v0000011656fc81b0_0 .var/s "error_signal", 15 0;
v0000011656fc8e30_0 .var/s "filter_output", 15 0;
v0000011656fc8bb0_0 .var/s "filter_output_acc", 31 0;
v0000011656fc8b10_0 .var/i "i", 31 0;
v0000011656fc8570_0 .net "rst_n", 0 0, v0000011656fca3e0_0;  alias, 1 drivers
v0000011656fc8890 .array/s "weights", 15 0, 15 0;
    .scope S_0000011656e9d110;
T_0 ;
    %wait E_0000011656f48990;
    %load/vec4 v0000011656fc8750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000011656fc8f70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000011656fc8a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011656fc82f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011656fc8ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011656e9d3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011656e9d480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011656f68030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000011656fc8ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000011656fc8f70_0;
    %load/vec4 v0000011656e9d2a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0000011656fc8f70_0, 0;
    %load/vec4 v0000011656fc8a70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000011656fc8a70_0, 0;
    %load/vec4 v0000011656fc8a70_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000011656fc8f70_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000011656fc82f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011656fc8ed0_0, 0;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011656e9d480_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000011656e9d340_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0000011656fc82f0_0;
    %load/vec4 v0000011656e9d340_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0000011656e9d340_0;
    %load/vec4 v0000011656fc82f0_0;
    %sub;
    %assign/vec4 v0000011656e9d3e0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011656e9d3e0_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000011656e9d340_0;
    %load/vec4 v0000011656fc82f0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %cmp/u;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0000011656e9d340_0;
    %load/vec4 v0000011656fc82f0_0;
    %add;
    %assign/vec4 v0000011656e9d3e0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011656e9d3e0_0, 0;
T_0.13 ;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011656e9d480_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011656e9d480_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000011656f68170;
T_1 ;
    %wait E_0000011656f48990;
    %load/vec4 v0000011656fc8570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000011656fc8b10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000011656fc8b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011656fc8890, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000011656fc8b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011656fc87f0, 0, 4;
    %load/vec4 v0000011656fc8b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011656fc8e30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011656fc8c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011656fc86b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000011656fc8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
T_1.6 ;
    %load/vec4 v0000011656fc8b10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0000011656fc8b10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000011656fc87f0, 4;
    %ix/getv/s 3, v0000011656fc8b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011656fc87f0, 0, 4;
    %load/vec4 v0000011656fc8b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %load/vec4 v0000011656fc8250_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011656fc87f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011656fc8bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
T_1.8 ;
    %load/vec4 v0000011656fc8b10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v0000011656fc8bb0_0;
    %ix/getv/s 4, v0000011656fc8b10_0;
    %load/vec4a v0000011656fc8890, 4;
    %pad/s 32;
    %ix/getv/s 4, v0000011656fc8b10_0;
    %load/vec4a v0000011656fc87f0, 4;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0000011656fc8bb0_0, 0, 32;
    %load/vec4 v0000011656fc8b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %load/vec4 v0000011656fc8bb0_0;
    %parti/s 16, 15, 5;
    %assign/vec4 v0000011656fc8e30_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000011656fc87f0, 4;
    %assign/vec4 v0000011656fc8070_0, 0;
    %load/vec4 v0000011656fc8070_0;
    %load/vec4 v0000011656fc8e30_0;
    %sub;
    %assign/vec4 v0000011656fc81b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
T_1.10 ;
    %load/vec4 v0000011656fc8b10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.11, 5;
    %ix/getv/s 4, v0000011656fc8b10_0;
    %load/vec4a v0000011656fc8890, 4;
    %addi 0, 0, 16;
    %ix/getv/s 3, v0000011656fc8b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011656fc8890, 0, 4;
    %load/vec4 v0000011656fc8b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011656fc8b10_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %load/vec4 v0000011656fc8e30_0;
    %assign/vec4 v0000011656fc8c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011656fc86b0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011656fc86b0_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011656f4e910;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011656fca2a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000011656f4e910;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000011656fca2a0_0;
    %inv;
    %store/vec4 v0000011656fca2a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000011656f4e910;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "hearing_aid.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000011656f4e910 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011656fca3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011656fc9800_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000011656fca0c0_0, 0, 16;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000011656fca7a0_0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011656fca3e0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000011656f48d90;
    %load/real v0000011656fca7a0_0;
    %pushi/real 1717986918, 4061; load=0.0500000
    %pushi/real 1677722, 4039; load=0.0500000
    %add/wr;
    %add/wr;
    %store/real v0000011656fca7a0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %vpi_func/r 2 36 "$sin", v0000011656fca7a0_0 {0 0 0};
    %mul/wr;
    %vpi_func 2 36 "$rtoi" 32, W<0,r> {0 1 0};
    %vpi_func 2 36 "$random" 32 {0 0 0};
    %pushi/vec4 512, 0, 32;
    %mod/s;
    %add;
    %pad/s 16;
    %assign/vec4 v0000011656fca0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011656fc9800_0, 0;
    %wait E_0000011656f48d90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011656fc9800_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000011656f48d90;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000011656f4e910;
T_5 ;
    %wait E_0000011656f48d90;
    %load/vec4 v0000011656fca660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 49 "$display", "Time %0t: Input=%d, Output=%d", $time, v0000011656fca0c0_0, v0000011656fcade0_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "hearing_aid_testbench.v";
    "hearing_aid_processor.v";
    "spectral_subtraction_stage.v";
    "lms_filter_stage.v";
