
module Parity(
  input wire         reset_n,     // Active low reset.
  input wire  [7:0]  data_in,     // Data input from the InReg unit.
  input wire  [1:0]  parity_type, // Parity type agreed upon by the Tx and Rx units.

  output reg         parity_bit   // The parity bit output for the frame.
);

  // Encoding for the parity types
  localparam ODD        = 2'b01,
             Even       = 2'b10,
             NONE       = 2'b00;  // No parity

  // Integer to count the number of '1's
  integer count;

  always @(*) begin
    count = 0; // Initialize the counter
    if (!reset_n) begin
        parity_bit = 1'b1; // Reset value
    end else begin
        // Count the number of '1's in data_in
        for (integer i = 0; i < 8; i = i + 1) begin
            count = count + data_in[i];
        end

        // Determine parity based on parity_type
        case (parity_type)
            ODD:    parity_bit = (count % 2 == 0) ? 1'b1 : 1'b0;  // Odd parity
            Even:   parity_bit = (count % 2 == 0) ? 1'b0 : 1'b1;  // Even parity
            NONE:   parity_bit = 1'b0;                            // No parity
            default:parity_bit = 1'b1;                            // Default case
        endcase
    end
  end

endmodule

/*
ODD:     parity_bit = (^data_in)? 1'b0 : 1'b1;
    Even:    parity_bit = (^data_in)? 1'b1 : 1'b0;
*/   
