[{"commit":{"message":"Add comment about clobbered registers"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/templateTable_aarch64.cpp"}],"sha":"c9440f686ddfb6b37fd6f1c928314ef6626a99de"},{"commit":{"message":"8351997: AArch64: Interpreter volatile reference stores with G1 are not sequentially consistent"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/templateTable_aarch64.cpp"}],"sha":"44f7e09247356fbde6d0782f25d28922abbe8e26"}]