[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Mon Apr 25 14:43:15 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/c_testsuite/tests/functions.vcd"
[dumpfile_mtime] "Mon Apr 25 14:42:30 2022"
[dumpfile_size] 28885215
[savefile] "/Users/damien/workspace/hdl/friscv/test/c_testsuite/debug_platform_icarus.gtkw"
[timestart] 25754100
[size] 2560 1440
[pos] -1 -1
*-14.419258 25838200 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] control.
[treeopen] dut.
[treeopen] dut.cpu0.
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.genblk3.
[treeopen] friscv_testbench.genblk3.axi4l_ram.
[treeopen] processing.
[sst_width] 618
[signals_width] 447
[sst_expanded] 1
[sst_vpaned_height] 453
@28
control.aclk
@200
-
@800200
-AXI4-lite RAM
@23
friscv_testbench.genblk3.axi4l_ram.p1_araddr[31:0]
friscv_testbench.genblk3.axi4l_ram.p1_arid[7:0]
@29
friscv_testbench.genblk3.axi4l_ram.p1_arready
friscv_testbench.genblk3.axi4l_ram.p1_arvalid
@200
-
@23
friscv_testbench.genblk3.axi4l_ram.p1_rdata[127:0]
friscv_testbench.genblk3.axi4l_ram.p1_rid[7:0]
@29
friscv_testbench.genblk3.axi4l_ram.p1_rready
friscv_testbench.genblk3.axi4l_ram.p1_rresp[1:0]
friscv_testbench.genblk3.axi4l_ram.p1_rvalid
@200
-
@23
friscv_testbench.genblk3.axi4l_ram.p1_awid[7:0]
friscv_testbench.genblk3.axi4l_ram.p1_awaddr[31:0]
@29
friscv_testbench.genblk3.axi4l_ram.p1_awready
friscv_testbench.genblk3.axi4l_ram.p1_awvalid
@200
-
@23
friscv_testbench.genblk3.axi4l_ram.p1_wdata[127:0]
@29
friscv_testbench.genblk3.axi4l_ram.p1_wready
@23
friscv_testbench.genblk3.axi4l_ram.p1_wstrb[15:0]
@29
friscv_testbench.genblk3.axi4l_ram.p1_wvalid
@200
-
@23
friscv_testbench.genblk3.axi4l_ram.p1_bid[7:0]
@29
friscv_testbench.genblk3.axi4l_ram.p1_bready
friscv_testbench.genblk3.axi4l_ram.p1_bresp[1:0]
friscv_testbench.genblk3.axi4l_ram.p1_bvalid
@1000200
-AXI4-lite RAM
@200
-
-
@800200
-Control
@c00200
-AXI4-lite
@22
control.araddr[31:0]
control.arid[7:0]
@28
control.arready
control.arvalid
@22
control.rdata[31:0]
control.rid[7:0]
@28
control.rready
control.rresp[1:0]
control.rvalid
@1401200
-AXI4-lite
@28
control.fifo_full
control.push_inst
@200
-
@28
[color] 3
control.fifo_empty
[color] 3
control.pull_inst
@22
[color] 3
control.pc_reg[31:0]
[color] 3
control.instruction[31:0]
@200
-
@28
control.auipc
control.branching
control.cant_jump
control.cant_lui_auipc
control.cant_process
control.cant_sys
control.goto_branch
control.jal
control.jalr
control.jump_branch
control.processing
control.lui
control.lui_auipc
@200
-
@c00200
-Regs
@28
control.ctrl_rd_wr
@22
control.ctrl_rd_addr[4:0]
control.ctrl_rd_val[31:0]
control.ctrl_rs1_addr[4:0]
control.ctrl_rs1_val[31:0]
control.ctrl_rs2_addr[4:0]
control.ctrl_rs2_val[31:0]
@1401200
-Regs
@1000200
-Control
@200
-
@c00200
-ISA Regs
-IFs
@22
isa_registers.csr_rd_addr[4:0]
isa_registers.csr_rd_val[31:0]
@28
isa_registers.csr_rd_wr
@22
isa_registers.csr_rs1_addr[4:0]
isa_registers.csr_rs1_val[31:0]
isa_registers.ctrl_rd_addr[4:0]
isa_registers.ctrl_rd_val[31:0]
@28
isa_registers.ctrl_rd_wr
@22
isa_registers.ctrl_rs1_addr[4:0]
isa_registers.ctrl_rs1_val[31:0]
isa_registers.ctrl_rs2_addr[4:0]
isa_registers.ctrl_rs2_val[31:0]
@200
-
@22
isa_registers.proc_rd_addr[14:0]
isa_registers.proc_rd_strb[11:0]
isa_registers.proc_rd_val[95:0]
@28
isa_registers.proc_rd_wr[2:0]
@22
isa_registers.proc_rs1_addr[14:0]
isa_registers.proc_rs1_val[95:0]
isa_registers.proc_rs2_addr[14:0]
isa_registers.proc_rs2_val[95:0]
@1401200
-IFs
@200
-
@22
isa_registers.x0[31:0]
isa_registers.x1[31:0]
isa_registers.x2[31:0]
isa_registers.x3[31:0]
isa_registers.x4[31:0]
isa_registers.x5[31:0]
isa_registers.x6[31:0]
isa_registers.x7[31:0]
isa_registers.x8[31:0]
isa_registers.x9[31:0]
isa_registers.x10[31:0]
isa_registers.x11[31:0]
isa_registers.x12[31:0]
isa_registers.x13[31:0]
isa_registers.x14[31:0]
isa_registers.x15[31:0]
isa_registers.x16[31:0]
isa_registers.x17[31:0]
isa_registers.x18[31:0]
isa_registers.x19[31:0]
isa_registers.x20[31:0]
isa_registers.x21[31:0]
isa_registers.x22[31:0]
isa_registers.x23[31:0]
isa_registers.x24[31:0]
isa_registers.x25[31:0]
isa_registers.x26[31:0]
isa_registers.x27[31:0]
isa_registers.x28[31:0]
isa_registers.x29[31:0]
isa_registers.x30[31:0]
isa_registers.x31[31:0]
@1401200
-ISA Regs
@200
-
@800200
-Memfy
@28
processing.memfy.aclk
@22
processing.memfy.memfy_instbus[85:0]
@28
processing.memfy.memfy_ready
processing.memfy.memfy_valid
@200
-
@22
processing.memfy.araddr[31:0]
processing.memfy.arid[7:0]
@28
processing.memfy.arprot[2:0]
processing.memfy.arready
processing.memfy.arvalid
@200
-
@22
processing.memfy.rdata[31:0]
processing.memfy.rid[7:0]
@28
processing.memfy.rready
processing.memfy.rvalid
@200
-
-
@22
processing.memfy.awaddr[31:0]
processing.memfy.awid[7:0]
@28
processing.memfy.awprot[2:0]
processing.memfy.awready
processing.memfy.awvalid
@200
-
@22
processing.memfy.wdata[31:0]
@28
processing.memfy.wready
@22
processing.memfy.wstrb[3:0]
@28
processing.memfy.wvalid
@200
-
@22
processing.memfy.bid[7:0]
@28
processing.memfy.bvalid
processing.memfy.bready
processing.memfy.bresp[1:0]
@200
-
@28
processing.memfy.memfy_rd_wr
@22
processing.memfy.memfy_rd_addr[4:0]
processing.memfy.memfy_rd_strb[3:0]
processing.memfy.memfy_rd_val[31:0]
@1000200
-Memfy
[pattern_trace] 1
[pattern_trace] 0
