{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 16:16:38 2015 " "Info: Processing started: Wed Apr 22 16:16:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sram16 -c sram16 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sram16 -c sram16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sram16 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"sram16\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 2401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 2402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 2403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 51 " "Critical Warning: No exact pin location assignment(s) for 40 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[15\] " "Info: Pin DataOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[15] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[14\] " "Info: Pin DataOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[14] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1049 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[13\] " "Info: Pin DataOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[13] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1050 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[12\] " "Info: Pin DataOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[12] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1051 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[11\] " "Info: Pin DataOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[11] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1052 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[10\] " "Info: Pin DataOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[10] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1053 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[9\] " "Info: Pin DataOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[9] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1054 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[8\] " "Info: Pin DataOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[8] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1055 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[7\] " "Info: Pin DataOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[7] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1056 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[6\] " "Info: Pin DataOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[6] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1057 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[5\] " "Info: Pin DataOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[5] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1058 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[4\] " "Info: Pin DataOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataOut[4] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1059 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[15\] " "Info: Pin Reg\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[15] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[14\] " "Info: Pin Reg\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[14] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1081 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[6\] " "Info: Pin Reg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[6] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[7\] " "Info: Pin Reg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[7] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1088 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[13\] " "Info: Pin Reg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[13] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1082 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[5\] " "Info: Pin Reg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[5] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1090 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[12\] " "Info: Pin Reg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[12] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[4\] " "Info: Pin Reg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[4] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[11\] " "Info: Pin Reg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[11] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[3\] " "Info: Pin Reg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[3] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1092 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[10\] " "Info: Pin Reg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[10] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[2\] " "Info: Pin Reg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[2] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[9\] " "Info: Pin Reg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[9] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[1\] " "Info: Pin Reg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[1] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[8\] " "Info: Pin Reg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[8] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1087 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg\[0\] " "Info: Pin Reg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Reg[0] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1095 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[15\] " "Info: Pin DataIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[15] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[14\] " "Info: Pin DataIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[14] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1097 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[13\] " "Info: Pin DataIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[13] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[12\] " "Info: Pin DataIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[12] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[11\] " "Info: Pin DataIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[11] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[10\] " "Info: Pin DataIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[10] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[9\] " "Info: Pin DataIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[9] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[8\] " "Info: Pin DataIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[8] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[7\] " "Info: Pin DataIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[7] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[6\] " "Info: Pin DataIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[6] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[5\] " "Info: Pin DataIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[5] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataIn\[4\] " "Info: Pin DataIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DataIn[4] } } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst10\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst10\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst10|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1870 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst12\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst12\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst12|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1876 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst14\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst14\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst14|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1880 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst16\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst16\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst16|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1882 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst17\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst17\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst17|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1886 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst18\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst18\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst18|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1890 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst1\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst1\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst1|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1868 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst22\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst22\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst22|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1894 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst24\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst24\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst24|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1884 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst26\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst26\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst26|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1888 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst28\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst28\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst28|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1892 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst2\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst2\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst2|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1874 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst30\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst30\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst30|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1896 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst3\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst3\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst3|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1878 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst8\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst8\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst8|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1872 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_register:inst\|sram_cell:cell15\|comb~0  " "Info: Automatically promoted node sram_register:inst\|sram_cell:cell15\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst|sram_cell:cell15|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/" 0 { } { { 0 { 0 ""} 0 1866 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 28 12 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 28 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 61 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 53 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Address\[0\] " "Warning: Node \"Address\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Address\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Address\[1\] " "Warning: Node \"Address\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Address\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Address\[2\] " "Warning: Node \"Address\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Address\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Address\[3\] " "Warning: Node \"Address\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Address\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex\[0\] " "Warning: Node \"Hex\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex\[1\] " "Warning: Node \"Hex\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex\[2\] " "Warning: Node \"Hex\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex\[3\] " "Warning: Node \"Hex\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex\[4\] " "Warning: Node \"Hex\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex\[5\] " "Warning: Node \"Hex\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex\[6\] " "Warning: Node \"Hex\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hex\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.565 ns register register " "Info: Estimated most critical path is register to register delay of 0.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LAB_X24_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y16; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 0.565 ns sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LAB_X24_Y16 1 " "Info: 2: + IC(0.145 ns) + CELL(0.420 ns) = 0.565 ns; Loc. = LAB_X24_Y16; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 74.34 % ) " "Info: Total cell delay = 0.420 ns ( 74.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.145 ns ( 25.66 % ) " "Info: Total interconnect delay = 0.145 ns ( 25.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[15\] 0 " "Info: Pin \"DataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[14\] 0 " "Info: Pin \"DataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[13\] 0 " "Info: Pin \"DataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[12\] 0 " "Info: Pin \"DataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[11\] 0 " "Info: Pin \"DataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[10\] 0 " "Info: Pin \"DataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[9\] 0 " "Info: Pin \"DataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[8\] 0 " "Info: Pin \"DataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[7\] 0 " "Info: Pin \"DataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[6\] 0 " "Info: Pin \"DataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[5\] 0 " "Info: Pin \"DataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[4\] 0 " "Info: Pin \"DataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[3\] 0 " "Info: Pin \"DataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[2\] 0 " "Info: Pin \"DataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[1\] 0 " "Info: Pin \"DataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[0\] 0 " "Info: Pin \"DataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 16:17:04 2015 " "Info: Processing ended: Wed Apr 22 16:17:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
