#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555808120340 .scope module, "Final_tb" "Final_tb" 2 32;
 .timescale -9 -11;
v0x5558081880d0_0 .var "clk", 0 0;
v0x555808188190_0 .var "debug_ans_1", 31 0;
v0x555808188270_0 .var "debug_ans_2", 31 0;
v0x555808188360_0 .var "debug_data_1", 31 0;
v0x555808188440_0 .var "debug_data_2", 31 0;
v0x555808188520_0 .var "debug_data_3", 31 0;
v0x555808188600_0 .var "debug_data_4", 31 0;
v0x5558081886e0_0 .var "debug_data_5", 31 0;
v0x5558081887c0_0 .var/i "eof", 31 0;
v0x555808188930_0 .var "eof_find", 0 0;
v0x5558081889f0_0 .var/i "error_num", 31 0;
v0x555808188ad0_0 .var/i "i", 31 0;
v0x555808188bb0_0 .net "mem_addr_D", 31 0, L_0x55580813e950;  1 drivers
v0x555808188c70_0 .net "mem_addr_I", 31 0, L_0x55580814fa20;  1 drivers
v0x555808188d30 .array "mem_data_ans", 31 0, 31 0;
v0x555808188df0_0 .var "mem_data_offset", 31 0;
RS_0x7fb287c5b668 .resolv tri, v0x555808183930_0, v0x5558081855e0_0;
v0x555808188eb0_0 .net8 "mem_rdata_D", 31 0, RS_0x7fb287c5b668;  2 drivers
v0x555808189060_0 .net "mem_rdata_I", 31 0, v0x555808187db0_0;  1 drivers
v0x555808189170_0 .var "mem_stack_offset", 31 0;
v0x555808189230_0 .var "mem_text_offset", 31 0;
v0x5558081892d0_0 .net "mem_wdata_D", 31 0, L_0x555808127ad0;  1 drivers
v0x555808189370_0 .net "mem_wen_D", 0 0, L_0x55580813cdc0;  1 drivers
v0x555808189410_0 .var "rst_n", 0 0;
E_0x5558080b8c60 .event negedge, v0x55580817c980_0;
S_0x55580811fbe0 .scope module, "chip0" "CHIP" 2 67, 3 1 0, S_0x555808120340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "mem_wen_D";
    .port_info 3 /OUTPUT 32 "mem_addr_D";
    .port_info 4 /OUTPUT 32 "mem_wdata_D";
    .port_info 5 /INPUT 32 "mem_rdata_D";
    .port_info 6 /OUTPUT 32 "mem_addr_I";
    .port_info 7 /INPUT 32 "mem_rdata_I";
L_0x7fb2878d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5558081530d0 .functor XNOR 1, L_0x55580818a070, L_0x7fb2878d0060, C4<0>, C4<0>;
L_0x555808155e90 .functor AND 1, L_0x555808189f80, L_0x5558081530d0, C4<1>, C4<1>;
L_0x55580818a110 .functor OR 1, L_0x55580818a4f0, L_0x55580818a6b0, C4<0>, C4<0>;
L_0x55580814fa20 .functor BUFZ 32, v0x55580817f8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55580813cdc0 .functor BUFZ 1, v0x55580817f770_0, C4<0>, C4<0>, C4<0>;
L_0x55580813e950 .functor BUFZ 32, L_0x55580818a840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555808127ad0 .functor BUFZ 32, L_0x55580818b170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55580817f1b0_0 .var "ALUSrc", 0 0;
v0x55580817f290_0 .var "ALU_mode", 3 0;
v0x55580817f380_0 .var "ALU_out", 31 0;
v0x55580817f450_0 .var "ALUlarge", 0 0;
v0x55580817f510_0 .var "ALUop", 1 0;
v0x55580817f5f0_0 .var "ALUzero", 0 0;
v0x55580817f6b0_0 .var "MemRead", 0 0;
v0x55580817f770_0 .var "MemWrite", 0 0;
v0x55580817f830_0 .var "MemtoReg", 0 0;
v0x55580817f8f0_0 .var "PC", 31 0;
v0x55580817f9d0_0 .var "PC_nxt", 31 0;
v0x55580817fab0_0 .net *"_ivl_19", 6 0, L_0x555808189e80;  1 drivers
L_0x7fb2878d0018 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55580817fb90_0 .net/2u *"_ivl_20", 6 0, L_0x7fb2878d0018;  1 drivers
v0x55580817fc70_0 .net *"_ivl_22", 0 0, L_0x555808189f80;  1 drivers
v0x55580817fd30_0 .net *"_ivl_25", 0 0, L_0x55580818a070;  1 drivers
v0x55580817fe10_0 .net/2u *"_ivl_26", 0 0, L_0x7fb2878d0060;  1 drivers
v0x55580817fef0_0 .net *"_ivl_28", 0 0, L_0x5558081530d0;  1 drivers
v0x5558081800c0_0 .net *"_ivl_31", 0 0, L_0x555808155e90;  1 drivers
L_0x7fb2878d00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555808180180_0 .net/2u *"_ivl_32", 0 0, L_0x7fb2878d00a8;  1 drivers
L_0x7fb2878d00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555808180260_0 .net/2u *"_ivl_34", 0 0, L_0x7fb2878d00f0;  1 drivers
L_0x7fb2878d0138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555808180340_0 .net/2u *"_ivl_38", 3 0, L_0x7fb2878d0138;  1 drivers
v0x555808180420_0 .net *"_ivl_40", 0 0, L_0x55580818a4f0;  1 drivers
L_0x7fb2878d0180 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x5558081804e0_0 .net/2u *"_ivl_42", 3 0, L_0x7fb2878d0180;  1 drivers
v0x5558081805c0_0 .net *"_ivl_44", 0 0, L_0x55580818a6b0;  1 drivers
v0x555808180680_0 .net *"_ivl_47", 0 0, L_0x55580818a110;  1 drivers
v0x555808180740_0 .net *"_ivl_59", 0 0, L_0x55580818aba0;  1 drivers
v0x555808180800_0 .net *"_ivl_7", 0 0, L_0x555808189720;  1 drivers
v0x5558081808e0_0 .net *"_ivl_9", 0 0, L_0x555808189820;  1 drivers
v0x5558081809c0_0 .net "addr", 31 0, L_0x55580818a840;  1 drivers
v0x555808180aa0_0 .var "branch", 0 0;
v0x555808180b60_0 .net "clk", 0 0, v0x5558081880d0_0;  1 drivers
v0x555808180c00_0 .var "for_ALUlarge", 31 0;
v0x555808180ce0_0 .net "funct3", 2 0, L_0x555808189650;  1 drivers
v0x555808180dc0_0 .net "funct7", 6 0, L_0x555808189580;  1 drivers
v0x555808180ea0_0 .var "imm", 31 0;
v0x555808180f80_0 .net "inst3025", 1 0, L_0x5558081898f0;  1 drivers
v0x555808181060_0 .net "mem_addr_D", 31 0, L_0x55580813e950;  alias, 1 drivers
v0x555808181140_0 .net "mem_addr_I", 31 0, L_0x55580814fa20;  alias, 1 drivers
v0x555808181220_0 .net8 "mem_rdata_D", 31 0, RS_0x7fb287c5b668;  alias, 2 drivers
v0x555808181300_0 .net "mem_rdata_I", 31 0, v0x555808187db0_0;  alias, 1 drivers
v0x5558081813e0_0 .net "mem_wdata_D", 31 0, L_0x555808127ad0;  alias, 1 drivers
v0x5558081814c0_0 .net "mem_wen_D", 0 0, L_0x55580813cdc0;  alias, 1 drivers
v0x555808181580_0 .net "opcode", 6 0, L_0x5558081894b0;  1 drivers
v0x555808181660_0 .var "operand1", 31 0;
v0x555808181740_0 .var "operand2", 31 0;
v0x555808181820_0 .net "out", 31 0, L_0x55580818b270;  1 drivers
v0x5558081818e0_0 .net "rd", 4 0, L_0x555808189d90;  1 drivers
v0x555808181980_0 .net "rd_data", 31 0, L_0x55580818ac40;  1 drivers
v0x555808181a50_0 .net "ready", 0 0, L_0x55580818b5d0;  1 drivers
v0x555808181b20_0 .var "regWrite", 0 0;
v0x555808181bf0_0 .net "rs1", 4 0, L_0x555808189a50;  1 drivers
v0x555808181cc0_0 .net "rs1_data", 31 0, L_0x5558081568e0;  1 drivers
v0x555808181db0_0 .net "rs2", 4 0, L_0x555808189c50;  1 drivers
v0x555808181e50_0 .net "rs2_data", 31 0, L_0x55580818b170;  1 drivers
v0x555808181f40_0 .net "rst_n", 0 0, v0x555808189410_0;  1 drivers
v0x555808182030_0 .net "valid", 0 0, L_0x55580818a2c0;  1 drivers
E_0x5558080c0180 .event edge, v0x55580817cdc0_0, v0x555808180c00_0, v0x555808181660_0, v0x555808181740_0;
E_0x5558080a3b70 .event edge, v0x555808180c00_0;
E_0x555808162db0 .event edge, v0x555808181660_0, v0x555808181740_0;
E_0x555808161850/0 .event edge, v0x555808181580_0, v0x55580817f8f0_0, v0x55580817cc00_0, v0x55580817f1b0_0;
E_0x555808161850/1 .event edge, v0x55580817cce0_0, v0x555808180ea0_0;
E_0x555808161850 .event/or E_0x555808161850/0, E_0x555808161850/1;
E_0x55580811b220 .event edge, v0x55580817f510_0, v0x555808181580_0, v0x555808180ce0_0, v0x555808180f80_0;
E_0x55580811fda0 .event edge, v0x555808181580_0, v0x555808181300_0;
E_0x5558081220e0 .event edge, v0x555808181580_0;
E_0x5558081212c0/0 .event edge, v0x55580817cf80_0, v0x55580817f8f0_0, v0x555808181580_0, v0x555808180dc0_0;
E_0x5558081212c0/1 .event edge, v0x555808180aa0_0, v0x55580817f5f0_0, v0x555808180ce0_0, v0x555808180ea0_0;
E_0x5558081212c0/2 .event edge, v0x55580817cc00_0;
E_0x5558081212c0 .event/or E_0x5558081212c0/0, E_0x5558081212c0/1, E_0x5558081212c0/2;
L_0x5558081894b0 .part v0x555808187db0_0, 0, 7;
L_0x555808189580 .part v0x555808187db0_0, 25, 7;
L_0x555808189650 .part v0x555808187db0_0, 12, 3;
L_0x555808189720 .part v0x555808187db0_0, 30, 1;
L_0x555808189820 .part v0x555808187db0_0, 25, 1;
L_0x5558081898f0 .concat [ 1 1 0 0], L_0x555808189820, L_0x555808189720;
L_0x555808189a50 .part v0x555808187db0_0, 15, 5;
L_0x555808189c50 .part v0x555808187db0_0, 20, 5;
L_0x555808189d90 .part v0x555808187db0_0, 7, 5;
L_0x555808189e80 .part v0x555808187db0_0, 0, 7;
L_0x555808189f80 .cmp/eq 7, L_0x555808189e80, L_0x7fb2878d0018;
L_0x55580818a070 .part v0x555808187db0_0, 25, 1;
L_0x55580818a2c0 .functor MUXZ 1, L_0x7fb2878d00f0, L_0x7fb2878d00a8, L_0x555808155e90, C4<>;
L_0x55580818a4f0 .cmp/eq 4, v0x55580817f290_0, L_0x7fb2878d0138;
L_0x55580818a6b0 .cmp/eq 4, v0x55580817f290_0, L_0x7fb2878d0180;
L_0x55580818a840 .functor MUXZ 32, v0x55580817f380_0, L_0x55580818b270, L_0x55580818a110, C4<>;
L_0x55580818aba0 .reduce/nor v0x55580817f830_0;
L_0x55580818ac40 .functor MUXZ 32, RS_0x7fb287c5b668, L_0x55580818a840, L_0x55580818aba0, C4<>;
S_0x55580811ffc0 .scope module, "mul0" "MulDiv" 3 89, 3 524 0, S_0x55580811fbe0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "ready";
    .port_info 4 /INPUT 4 "mode";
    .port_info 5 /INPUT 32 "in_A";
    .port_info 6 /INPUT 32 "in_B";
    .port_info 7 /OUTPUT 32 "out";
P_0x5558081590f0 .param/l "DIV" 0 3 537, C4<10>;
P_0x555808159130 .param/l "IDLE" 0 3 535, C4<00>;
P_0x555808159170 .param/l "MUL" 0 3 536, C4<01>;
P_0x5558081591b0 .param/l "OUT" 0 3 538, C4<11>;
v0x55580814fbc0_0 .net *"_ivl_10", 1 0, L_0x55580818b440;  1 drivers
L_0x7fb2878d0258 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55580814fc60_0 .net/2u *"_ivl_2", 1 0, L_0x7fb2878d0258;  1 drivers
v0x55580813ce90_0 .net *"_ivl_4", 0 0, L_0x55580818b3a0;  1 drivers
L_0x7fb2878d02a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55580813ea70_0 .net/2s *"_ivl_6", 1 0, L_0x7fb2878d02a0;  1 drivers
L_0x7fb2878d02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55580813eb10_0 .net/2s *"_ivl_8", 1 0, L_0x7fb2878d02e8;  1 drivers
v0x555808127c70_0 .var "alu_in", 31 0;
v0x555808127d10_0 .var "alu_in_nxt", 31 0;
v0x55580817c8a0_0 .var "alu_out", 32 0;
v0x55580817c980_0 .net "clk", 0 0, v0x5558081880d0_0;  alias, 1 drivers
v0x55580817ca40_0 .var "counter", 4 0;
v0x55580817cb20_0 .var "counter_nxt", 4 0;
v0x55580817cc00_0 .net "in_A", 31 0, L_0x5558081568e0;  alias, 1 drivers
v0x55580817cce0_0 .net "in_B", 31 0, L_0x55580818b170;  alias, 1 drivers
v0x55580817cdc0_0 .net "mode", 3 0, v0x55580817f290_0;  1 drivers
v0x55580817cea0_0 .net "out", 31 0, L_0x55580818b270;  alias, 1 drivers
v0x55580817cf80_0 .net "ready", 0 0, L_0x55580818b5d0;  alias, 1 drivers
v0x55580817d040_0 .net "rst_n", 0 0, v0x555808189410_0;  alias, 1 drivers
v0x55580817d100_0 .var "shreg", 63 0;
v0x55580817d1e0_0 .var "shreg_nxt", 63 0;
v0x55580817d2c0_0 .var "state", 1 0;
v0x55580817d3a0_0 .var "state_nxt", 1 0;
v0x55580817d480_0 .net "valid", 0 0, L_0x55580818a2c0;  alias, 1 drivers
E_0x5558080b6430/0 .event negedge, v0x55580817d040_0;
E_0x5558080b6430/1 .event posedge, v0x55580817c980_0;
E_0x5558080b6430 .event/or E_0x5558080b6430/0, E_0x5558080b6430/1;
E_0x5558081208b0/0 .event edge, v0x55580817d2c0_0, v0x55580817d480_0, v0x55580817cc00_0, v0x55580817c8a0_0;
E_0x5558081208b0/1 .event edge, v0x55580817d100_0, v0x555808127c70_0;
E_0x5558081208b0 .event/or E_0x5558081208b0/0, E_0x5558081208b0/1;
E_0x55580810d0e0 .event edge, v0x55580817d2c0_0, v0x55580817d100_0, v0x555808127c70_0;
E_0x5558080ff270 .event edge, v0x55580817d2c0_0, v0x55580817d480_0, v0x55580817cce0_0, v0x555808127c70_0;
E_0x555808127770 .event edge, v0x55580817d2c0_0, v0x55580817ca40_0;
E_0x5558080a6fd0 .event edge, v0x55580817d2c0_0, v0x55580817d480_0, v0x55580817cdc0_0, v0x55580817ca40_0;
L_0x55580818b270 .part v0x55580817d100_0, 0, 32;
L_0x55580818b3a0 .cmp/eq 2, v0x55580817d2c0_0, L_0x7fb2878d0258;
L_0x55580818b440 .functor MUXZ 2, L_0x7fb2878d02e8, L_0x7fb2878d02a0, L_0x55580818b3a0, C4<>;
L_0x55580818b5d0 .part L_0x55580818b440, 0, 1;
S_0x55580817d640 .scope module, "reg0" "reg_file" 3 77, 3 480 0, S_0x55580811fbe0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 5 "a1";
    .port_info 4 /INPUT 5 "a2";
    .port_info 5 /INPUT 5 "aw";
    .port_info 6 /INPUT 32 "d";
    .port_info 7 /OUTPUT 32 "q1";
    .port_info 8 /OUTPUT 32 "q2";
P_0x55580817d7f0 .param/l "BITS" 0 3 482, +C4<00000000000000000000000000100000>;
P_0x55580817d830 .param/l "addr_width" 0 3 484, +C4<00000000000000000000000000000101>;
P_0x55580817d870 .param/l "word_depth" 0 3 483, +C4<00000000000000000000000000100000>;
L_0x5558081568e0 .functor BUFZ 32, L_0x55580818ad80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55580818b170 .functor BUFZ 32, L_0x55580818af60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55580817dc00_0 .net *"_ivl_0", 31 0, L_0x55580818ad80;  1 drivers
v0x55580817dd00_0 .net *"_ivl_10", 6 0, L_0x55580818b000;  1 drivers
L_0x7fb2878d0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55580817dde0_0 .net *"_ivl_13", 1 0, L_0x7fb2878d0210;  1 drivers
v0x55580817dea0_0 .net *"_ivl_2", 6 0, L_0x55580818ae20;  1 drivers
L_0x7fb2878d01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55580817df80_0 .net *"_ivl_5", 1 0, L_0x7fb2878d01c8;  1 drivers
v0x55580817e0b0_0 .net *"_ivl_8", 31 0, L_0x55580818af60;  1 drivers
v0x55580817e190_0 .net "a1", 4 0, L_0x555808189a50;  alias, 1 drivers
v0x55580817e270_0 .net "a2", 4 0, L_0x555808189c50;  alias, 1 drivers
v0x55580817e350_0 .net "aw", 4 0, L_0x555808189d90;  alias, 1 drivers
v0x55580817e430_0 .net "clk", 0 0, v0x5558081880d0_0;  alias, 1 drivers
v0x55580817e4d0_0 .net "d", 31 0, L_0x55580818ac40;  alias, 1 drivers
v0x55580817e590_0 .var/i "i", 31 0;
v0x55580817e670 .array "mem", 31 0, 31 0;
v0x55580817ec40 .array "mem_nxt", 31 0, 31 0;
v0x55580817ed00_0 .net "q1", 31 0, L_0x5558081568e0;  alias, 1 drivers
v0x55580817edc0_0 .net "q2", 31 0, L_0x55580818b170;  alias, 1 drivers
v0x55580817ee60_0 .net "rst_n", 0 0, v0x555808189410_0;  alias, 1 drivers
v0x55580817f010_0 .net "wen", 0 0, v0x555808181b20_0;  1 drivers
v0x55580817e670_0 .array/port v0x55580817e670, 0;
E_0x5558080c1fe0/0 .event edge, v0x55580817f010_0, v0x55580817e350_0, v0x55580817e4d0_0, v0x55580817e670_0;
v0x55580817e670_1 .array/port v0x55580817e670, 1;
v0x55580817e670_2 .array/port v0x55580817e670, 2;
v0x55580817e670_3 .array/port v0x55580817e670, 3;
v0x55580817e670_4 .array/port v0x55580817e670, 4;
E_0x5558080c1fe0/1 .event edge, v0x55580817e670_1, v0x55580817e670_2, v0x55580817e670_3, v0x55580817e670_4;
v0x55580817e670_5 .array/port v0x55580817e670, 5;
v0x55580817e670_6 .array/port v0x55580817e670, 6;
v0x55580817e670_7 .array/port v0x55580817e670, 7;
v0x55580817e670_8 .array/port v0x55580817e670, 8;
E_0x5558080c1fe0/2 .event edge, v0x55580817e670_5, v0x55580817e670_6, v0x55580817e670_7, v0x55580817e670_8;
v0x55580817e670_9 .array/port v0x55580817e670, 9;
v0x55580817e670_10 .array/port v0x55580817e670, 10;
v0x55580817e670_11 .array/port v0x55580817e670, 11;
v0x55580817e670_12 .array/port v0x55580817e670, 12;
E_0x5558080c1fe0/3 .event edge, v0x55580817e670_9, v0x55580817e670_10, v0x55580817e670_11, v0x55580817e670_12;
v0x55580817e670_13 .array/port v0x55580817e670, 13;
v0x55580817e670_14 .array/port v0x55580817e670, 14;
v0x55580817e670_15 .array/port v0x55580817e670, 15;
v0x55580817e670_16 .array/port v0x55580817e670, 16;
E_0x5558080c1fe0/4 .event edge, v0x55580817e670_13, v0x55580817e670_14, v0x55580817e670_15, v0x55580817e670_16;
v0x55580817e670_17 .array/port v0x55580817e670, 17;
v0x55580817e670_18 .array/port v0x55580817e670, 18;
v0x55580817e670_19 .array/port v0x55580817e670, 19;
v0x55580817e670_20 .array/port v0x55580817e670, 20;
E_0x5558080c1fe0/5 .event edge, v0x55580817e670_17, v0x55580817e670_18, v0x55580817e670_19, v0x55580817e670_20;
v0x55580817e670_21 .array/port v0x55580817e670, 21;
v0x55580817e670_22 .array/port v0x55580817e670, 22;
v0x55580817e670_23 .array/port v0x55580817e670, 23;
v0x55580817e670_24 .array/port v0x55580817e670, 24;
E_0x5558080c1fe0/6 .event edge, v0x55580817e670_21, v0x55580817e670_22, v0x55580817e670_23, v0x55580817e670_24;
v0x55580817e670_25 .array/port v0x55580817e670, 25;
v0x55580817e670_26 .array/port v0x55580817e670, 26;
v0x55580817e670_27 .array/port v0x55580817e670, 27;
v0x55580817e670_28 .array/port v0x55580817e670, 28;
E_0x5558080c1fe0/7 .event edge, v0x55580817e670_25, v0x55580817e670_26, v0x55580817e670_27, v0x55580817e670_28;
v0x55580817e670_29 .array/port v0x55580817e670, 29;
v0x55580817e670_30 .array/port v0x55580817e670, 30;
v0x55580817e670_31 .array/port v0x55580817e670, 31;
E_0x5558080c1fe0/8 .event edge, v0x55580817e670_29, v0x55580817e670_30, v0x55580817e670_31;
E_0x5558080c1fe0 .event/or E_0x5558080c1fe0/0, E_0x5558080c1fe0/1, E_0x5558080c1fe0/2, E_0x5558080c1fe0/3, E_0x5558080c1fe0/4, E_0x5558080c1fe0/5, E_0x5558080c1fe0/6, E_0x5558080c1fe0/7, E_0x5558080c1fe0/8;
L_0x55580818ad80 .array/port v0x55580817e670, L_0x55580818ae20;
L_0x55580818ae20 .concat [ 5 2 0 0], L_0x555808189a50, L_0x7fb2878d01c8;
L_0x55580818af60 .array/port v0x55580817e670, L_0x55580818b000;
L_0x55580818b000 .concat [ 5 2 0 0], L_0x555808189c50, L_0x7fb2878d0210;
S_0x5558081821e0 .scope module, "mem_data" "memory" 2 88, 4 4 0, S_0x555808120340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
    .port_info 6 /INPUT 32 "offset";
P_0x555808161950 .param/l "BITS" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x555808161990 .param/l "word_depth" 0 4 6, +C4<00000000000000000000000000100000>;
v0x555808182960_0 .net "a", 31 0, L_0x55580813e950;  alias, 1 drivers
v0x555808182a70_0 .net "clk", 0 0, v0x5558081880d0_0;  alias, 1 drivers
v0x555808182b10_0 .net "d", 31 0, L_0x555808127ad0;  alias, 1 drivers
v0x555808182c10_0 .var/i "i", 31 0;
v0x555808182cb0 .array "mem", 31 0, 31 0;
v0x5558081831c0 .array "mem_addr", 31 0, 31 0;
v0x555808183790 .array "mem_nxt", 31 0, 31 0;
v0x555808183850_0 .net "offset", 31 0, v0x555808188df0_0;  1 drivers
v0x555808183930_0 .var "q", 31 0;
v0x5558081839f0_0 .net "rst_n", 0 0, v0x555808189410_0;  alias, 1 drivers
v0x555808183a90_0 .net "wen", 0 0, L_0x55580813cdc0;  alias, 1 drivers
v0x5558081831c0_0 .array/port v0x5558081831c0, 0;
v0x5558081831c0_1 .array/port v0x5558081831c0, 1;
v0x5558081831c0_2 .array/port v0x5558081831c0, 2;
E_0x55580810dd80/0 .event edge, v0x5558081814c0_0, v0x5558081831c0_0, v0x5558081831c0_1, v0x5558081831c0_2;
v0x5558081831c0_3 .array/port v0x5558081831c0, 3;
v0x5558081831c0_4 .array/port v0x5558081831c0, 4;
v0x5558081831c0_5 .array/port v0x5558081831c0, 5;
v0x5558081831c0_6 .array/port v0x5558081831c0, 6;
E_0x55580810dd80/1 .event edge, v0x5558081831c0_3, v0x5558081831c0_4, v0x5558081831c0_5, v0x5558081831c0_6;
v0x5558081831c0_7 .array/port v0x5558081831c0, 7;
v0x5558081831c0_8 .array/port v0x5558081831c0, 8;
v0x5558081831c0_9 .array/port v0x5558081831c0, 9;
v0x5558081831c0_10 .array/port v0x5558081831c0, 10;
E_0x55580810dd80/2 .event edge, v0x5558081831c0_7, v0x5558081831c0_8, v0x5558081831c0_9, v0x5558081831c0_10;
v0x5558081831c0_11 .array/port v0x5558081831c0, 11;
v0x5558081831c0_12 .array/port v0x5558081831c0, 12;
v0x5558081831c0_13 .array/port v0x5558081831c0, 13;
v0x5558081831c0_14 .array/port v0x5558081831c0, 14;
E_0x55580810dd80/3 .event edge, v0x5558081831c0_11, v0x5558081831c0_12, v0x5558081831c0_13, v0x5558081831c0_14;
v0x5558081831c0_15 .array/port v0x5558081831c0, 15;
v0x5558081831c0_16 .array/port v0x5558081831c0, 16;
v0x5558081831c0_17 .array/port v0x5558081831c0, 17;
v0x5558081831c0_18 .array/port v0x5558081831c0, 18;
E_0x55580810dd80/4 .event edge, v0x5558081831c0_15, v0x5558081831c0_16, v0x5558081831c0_17, v0x5558081831c0_18;
v0x5558081831c0_19 .array/port v0x5558081831c0, 19;
v0x5558081831c0_20 .array/port v0x5558081831c0, 20;
v0x5558081831c0_21 .array/port v0x5558081831c0, 21;
v0x5558081831c0_22 .array/port v0x5558081831c0, 22;
E_0x55580810dd80/5 .event edge, v0x5558081831c0_19, v0x5558081831c0_20, v0x5558081831c0_21, v0x5558081831c0_22;
v0x5558081831c0_23 .array/port v0x5558081831c0, 23;
v0x5558081831c0_24 .array/port v0x5558081831c0, 24;
v0x5558081831c0_25 .array/port v0x5558081831c0, 25;
v0x5558081831c0_26 .array/port v0x5558081831c0, 26;
E_0x55580810dd80/6 .event edge, v0x5558081831c0_23, v0x5558081831c0_24, v0x5558081831c0_25, v0x5558081831c0_26;
v0x5558081831c0_27 .array/port v0x5558081831c0, 27;
v0x5558081831c0_28 .array/port v0x5558081831c0, 28;
v0x5558081831c0_29 .array/port v0x5558081831c0, 29;
v0x5558081831c0_30 .array/port v0x5558081831c0, 30;
E_0x55580810dd80/7 .event edge, v0x5558081831c0_27, v0x5558081831c0_28, v0x5558081831c0_29, v0x5558081831c0_30;
v0x5558081831c0_31 .array/port v0x5558081831c0, 31;
v0x555808182cb0_0 .array/port v0x555808182cb0, 0;
E_0x55580810dd80/8 .event edge, v0x5558081831c0_31, v0x555808181060_0, v0x5558081813e0_0, v0x555808182cb0_0;
v0x555808182cb0_1 .array/port v0x555808182cb0, 1;
v0x555808182cb0_2 .array/port v0x555808182cb0, 2;
v0x555808182cb0_3 .array/port v0x555808182cb0, 3;
v0x555808182cb0_4 .array/port v0x555808182cb0, 4;
E_0x55580810dd80/9 .event edge, v0x555808182cb0_1, v0x555808182cb0_2, v0x555808182cb0_3, v0x555808182cb0_4;
v0x555808182cb0_5 .array/port v0x555808182cb0, 5;
v0x555808182cb0_6 .array/port v0x555808182cb0, 6;
v0x555808182cb0_7 .array/port v0x555808182cb0, 7;
v0x555808182cb0_8 .array/port v0x555808182cb0, 8;
E_0x55580810dd80/10 .event edge, v0x555808182cb0_5, v0x555808182cb0_6, v0x555808182cb0_7, v0x555808182cb0_8;
v0x555808182cb0_9 .array/port v0x555808182cb0, 9;
v0x555808182cb0_10 .array/port v0x555808182cb0, 10;
v0x555808182cb0_11 .array/port v0x555808182cb0, 11;
v0x555808182cb0_12 .array/port v0x555808182cb0, 12;
E_0x55580810dd80/11 .event edge, v0x555808182cb0_9, v0x555808182cb0_10, v0x555808182cb0_11, v0x555808182cb0_12;
v0x555808182cb0_13 .array/port v0x555808182cb0, 13;
v0x555808182cb0_14 .array/port v0x555808182cb0, 14;
v0x555808182cb0_15 .array/port v0x555808182cb0, 15;
v0x555808182cb0_16 .array/port v0x555808182cb0, 16;
E_0x55580810dd80/12 .event edge, v0x555808182cb0_13, v0x555808182cb0_14, v0x555808182cb0_15, v0x555808182cb0_16;
v0x555808182cb0_17 .array/port v0x555808182cb0, 17;
v0x555808182cb0_18 .array/port v0x555808182cb0, 18;
v0x555808182cb0_19 .array/port v0x555808182cb0, 19;
v0x555808182cb0_20 .array/port v0x555808182cb0, 20;
E_0x55580810dd80/13 .event edge, v0x555808182cb0_17, v0x555808182cb0_18, v0x555808182cb0_19, v0x555808182cb0_20;
v0x555808182cb0_21 .array/port v0x555808182cb0, 21;
v0x555808182cb0_22 .array/port v0x555808182cb0, 22;
v0x555808182cb0_23 .array/port v0x555808182cb0, 23;
v0x555808182cb0_24 .array/port v0x555808182cb0, 24;
E_0x55580810dd80/14 .event edge, v0x555808182cb0_21, v0x555808182cb0_22, v0x555808182cb0_23, v0x555808182cb0_24;
v0x555808182cb0_25 .array/port v0x555808182cb0, 25;
v0x555808182cb0_26 .array/port v0x555808182cb0, 26;
v0x555808182cb0_27 .array/port v0x555808182cb0, 27;
v0x555808182cb0_28 .array/port v0x555808182cb0, 28;
E_0x55580810dd80/15 .event edge, v0x555808182cb0_25, v0x555808182cb0_26, v0x555808182cb0_27, v0x555808182cb0_28;
v0x555808182cb0_29 .array/port v0x555808182cb0, 29;
v0x555808182cb0_30 .array/port v0x555808182cb0, 30;
v0x555808182cb0_31 .array/port v0x555808182cb0, 31;
E_0x55580810dd80/16 .event edge, v0x555808182cb0_29, v0x555808182cb0_30, v0x555808182cb0_31;
E_0x55580810dd80 .event/or E_0x55580810dd80/0, E_0x55580810dd80/1, E_0x55580810dd80/2, E_0x55580810dd80/3, E_0x55580810dd80/4, E_0x55580810dd80/5, E_0x55580810dd80/6, E_0x55580810dd80/7, E_0x55580810dd80/8, E_0x55580810dd80/9, E_0x55580810dd80/10, E_0x55580810dd80/11, E_0x55580810dd80/12, E_0x55580810dd80/13, E_0x55580810dd80/14, E_0x55580810dd80/15, E_0x55580810dd80/16;
E_0x55580810eba0 .event negedge, v0x55580817d040_0;
E_0x5558080c22d0/0 .event edge, v0x5558081831c0_0, v0x5558081831c0_1, v0x5558081831c0_2, v0x5558081831c0_3;
E_0x5558080c22d0/1 .event edge, v0x5558081831c0_4, v0x5558081831c0_5, v0x5558081831c0_6, v0x5558081831c0_7;
E_0x5558080c22d0/2 .event edge, v0x5558081831c0_8, v0x5558081831c0_9, v0x5558081831c0_10, v0x5558081831c0_11;
E_0x5558080c22d0/3 .event edge, v0x5558081831c0_12, v0x5558081831c0_13, v0x5558081831c0_14, v0x5558081831c0_15;
E_0x5558080c22d0/4 .event edge, v0x5558081831c0_16, v0x5558081831c0_17, v0x5558081831c0_18, v0x5558081831c0_19;
E_0x5558080c22d0/5 .event edge, v0x5558081831c0_20, v0x5558081831c0_21, v0x5558081831c0_22, v0x5558081831c0_23;
E_0x5558080c22d0/6 .event edge, v0x5558081831c0_24, v0x5558081831c0_25, v0x5558081831c0_26, v0x5558081831c0_27;
E_0x5558080c22d0/7 .event edge, v0x5558081831c0_28, v0x5558081831c0_29, v0x5558081831c0_30, v0x5558081831c0_31;
E_0x5558080c22d0/8 .event edge, v0x555808181060_0, v0x555808182cb0_0, v0x555808182cb0_1, v0x555808182cb0_2;
E_0x5558080c22d0/9 .event edge, v0x555808182cb0_3, v0x555808182cb0_4, v0x555808182cb0_5, v0x555808182cb0_6;
E_0x5558080c22d0/10 .event edge, v0x555808182cb0_7, v0x555808182cb0_8, v0x555808182cb0_9, v0x555808182cb0_10;
E_0x5558080c22d0/11 .event edge, v0x555808182cb0_11, v0x555808182cb0_12, v0x555808182cb0_13, v0x555808182cb0_14;
E_0x5558080c22d0/12 .event edge, v0x555808182cb0_15, v0x555808182cb0_16, v0x555808182cb0_17, v0x555808182cb0_18;
E_0x5558080c22d0/13 .event edge, v0x555808182cb0_19, v0x555808182cb0_20, v0x555808182cb0_21, v0x555808182cb0_22;
E_0x5558080c22d0/14 .event edge, v0x555808182cb0_23, v0x555808182cb0_24, v0x555808182cb0_25, v0x555808182cb0_26;
E_0x5558080c22d0/15 .event edge, v0x555808182cb0_27, v0x555808182cb0_28, v0x555808182cb0_29, v0x555808182cb0_30;
E_0x5558080c22d0/16 .event edge, v0x555808182cb0_31;
E_0x5558080c22d0 .event/or E_0x5558080c22d0/0, E_0x5558080c22d0/1, E_0x5558080c22d0/2, E_0x5558080c22d0/3, E_0x5558080c22d0/4, E_0x5558080c22d0/5, E_0x5558080c22d0/6, E_0x5558080c22d0/7, E_0x5558080c22d0/8, E_0x5558080c22d0/9, E_0x5558080c22d0/10, E_0x5558080c22d0/11, E_0x5558080c22d0/12, E_0x5558080c22d0/13, E_0x5558080c22d0/14, E_0x5558080c22d0/15, E_0x5558080c22d0/16;
S_0x555808183c00 .scope module, "mem_stack" "memory" 2 97, 4 4 0, S_0x555808120340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
    .port_info 6 /INPUT 32 "offset";
P_0x555808183dc0 .param/l "BITS" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x555808183e00 .param/l "word_depth" 0 4 6, +C4<00000000000000000000000000100000>;
v0x555808184500_0 .net "a", 31 0, L_0x55580813e950;  alias, 1 drivers
v0x555808184630_0 .net "clk", 0 0, v0x5558081880d0_0;  alias, 1 drivers
v0x5558081846f0_0 .net "d", 31 0, L_0x555808127ad0;  alias, 1 drivers
v0x555808184790_0 .var/i "i", 31 0;
v0x555808184850 .array "mem", 31 0, 31 0;
v0x555808184e70 .array "mem_addr", 31 0, 31 0;
v0x555808185440 .array "mem_nxt", 31 0, 31 0;
v0x555808185500_0 .net "offset", 31 0, v0x555808189170_0;  1 drivers
v0x5558081855e0_0 .var "q", 31 0;
v0x555808185730_0 .net "rst_n", 0 0, v0x555808189410_0;  alias, 1 drivers
v0x555808185860_0 .net "wen", 0 0, L_0x55580813cdc0;  alias, 1 drivers
v0x555808184e70_0 .array/port v0x555808184e70, 0;
v0x555808184e70_1 .array/port v0x555808184e70, 1;
v0x555808184e70_2 .array/port v0x555808184e70, 2;
E_0x555808162ba0/0 .event edge, v0x5558081814c0_0, v0x555808184e70_0, v0x555808184e70_1, v0x555808184e70_2;
v0x555808184e70_3 .array/port v0x555808184e70, 3;
v0x555808184e70_4 .array/port v0x555808184e70, 4;
v0x555808184e70_5 .array/port v0x555808184e70, 5;
v0x555808184e70_6 .array/port v0x555808184e70, 6;
E_0x555808162ba0/1 .event edge, v0x555808184e70_3, v0x555808184e70_4, v0x555808184e70_5, v0x555808184e70_6;
v0x555808184e70_7 .array/port v0x555808184e70, 7;
v0x555808184e70_8 .array/port v0x555808184e70, 8;
v0x555808184e70_9 .array/port v0x555808184e70, 9;
v0x555808184e70_10 .array/port v0x555808184e70, 10;
E_0x555808162ba0/2 .event edge, v0x555808184e70_7, v0x555808184e70_8, v0x555808184e70_9, v0x555808184e70_10;
v0x555808184e70_11 .array/port v0x555808184e70, 11;
v0x555808184e70_12 .array/port v0x555808184e70, 12;
v0x555808184e70_13 .array/port v0x555808184e70, 13;
v0x555808184e70_14 .array/port v0x555808184e70, 14;
E_0x555808162ba0/3 .event edge, v0x555808184e70_11, v0x555808184e70_12, v0x555808184e70_13, v0x555808184e70_14;
v0x555808184e70_15 .array/port v0x555808184e70, 15;
v0x555808184e70_16 .array/port v0x555808184e70, 16;
v0x555808184e70_17 .array/port v0x555808184e70, 17;
v0x555808184e70_18 .array/port v0x555808184e70, 18;
E_0x555808162ba0/4 .event edge, v0x555808184e70_15, v0x555808184e70_16, v0x555808184e70_17, v0x555808184e70_18;
v0x555808184e70_19 .array/port v0x555808184e70, 19;
v0x555808184e70_20 .array/port v0x555808184e70, 20;
v0x555808184e70_21 .array/port v0x555808184e70, 21;
v0x555808184e70_22 .array/port v0x555808184e70, 22;
E_0x555808162ba0/5 .event edge, v0x555808184e70_19, v0x555808184e70_20, v0x555808184e70_21, v0x555808184e70_22;
v0x555808184e70_23 .array/port v0x555808184e70, 23;
v0x555808184e70_24 .array/port v0x555808184e70, 24;
v0x555808184e70_25 .array/port v0x555808184e70, 25;
v0x555808184e70_26 .array/port v0x555808184e70, 26;
E_0x555808162ba0/6 .event edge, v0x555808184e70_23, v0x555808184e70_24, v0x555808184e70_25, v0x555808184e70_26;
v0x555808184e70_27 .array/port v0x555808184e70, 27;
v0x555808184e70_28 .array/port v0x555808184e70, 28;
v0x555808184e70_29 .array/port v0x555808184e70, 29;
v0x555808184e70_30 .array/port v0x555808184e70, 30;
E_0x555808162ba0/7 .event edge, v0x555808184e70_27, v0x555808184e70_28, v0x555808184e70_29, v0x555808184e70_30;
v0x555808184e70_31 .array/port v0x555808184e70, 31;
v0x555808184850_0 .array/port v0x555808184850, 0;
E_0x555808162ba0/8 .event edge, v0x555808184e70_31, v0x555808181060_0, v0x5558081813e0_0, v0x555808184850_0;
v0x555808184850_1 .array/port v0x555808184850, 1;
v0x555808184850_2 .array/port v0x555808184850, 2;
v0x555808184850_3 .array/port v0x555808184850, 3;
v0x555808184850_4 .array/port v0x555808184850, 4;
E_0x555808162ba0/9 .event edge, v0x555808184850_1, v0x555808184850_2, v0x555808184850_3, v0x555808184850_4;
v0x555808184850_5 .array/port v0x555808184850, 5;
v0x555808184850_6 .array/port v0x555808184850, 6;
v0x555808184850_7 .array/port v0x555808184850, 7;
v0x555808184850_8 .array/port v0x555808184850, 8;
E_0x555808162ba0/10 .event edge, v0x555808184850_5, v0x555808184850_6, v0x555808184850_7, v0x555808184850_8;
v0x555808184850_9 .array/port v0x555808184850, 9;
v0x555808184850_10 .array/port v0x555808184850, 10;
v0x555808184850_11 .array/port v0x555808184850, 11;
v0x555808184850_12 .array/port v0x555808184850, 12;
E_0x555808162ba0/11 .event edge, v0x555808184850_9, v0x555808184850_10, v0x555808184850_11, v0x555808184850_12;
v0x555808184850_13 .array/port v0x555808184850, 13;
v0x555808184850_14 .array/port v0x555808184850, 14;
v0x555808184850_15 .array/port v0x555808184850, 15;
v0x555808184850_16 .array/port v0x555808184850, 16;
E_0x555808162ba0/12 .event edge, v0x555808184850_13, v0x555808184850_14, v0x555808184850_15, v0x555808184850_16;
v0x555808184850_17 .array/port v0x555808184850, 17;
v0x555808184850_18 .array/port v0x555808184850, 18;
v0x555808184850_19 .array/port v0x555808184850, 19;
v0x555808184850_20 .array/port v0x555808184850, 20;
E_0x555808162ba0/13 .event edge, v0x555808184850_17, v0x555808184850_18, v0x555808184850_19, v0x555808184850_20;
v0x555808184850_21 .array/port v0x555808184850, 21;
v0x555808184850_22 .array/port v0x555808184850, 22;
v0x555808184850_23 .array/port v0x555808184850, 23;
v0x555808184850_24 .array/port v0x555808184850, 24;
E_0x555808162ba0/14 .event edge, v0x555808184850_21, v0x555808184850_22, v0x555808184850_23, v0x555808184850_24;
v0x555808184850_25 .array/port v0x555808184850, 25;
v0x555808184850_26 .array/port v0x555808184850, 26;
v0x555808184850_27 .array/port v0x555808184850, 27;
v0x555808184850_28 .array/port v0x555808184850, 28;
E_0x555808162ba0/15 .event edge, v0x555808184850_25, v0x555808184850_26, v0x555808184850_27, v0x555808184850_28;
v0x555808184850_29 .array/port v0x555808184850, 29;
v0x555808184850_30 .array/port v0x555808184850, 30;
v0x555808184850_31 .array/port v0x555808184850, 31;
E_0x555808162ba0/16 .event edge, v0x555808184850_29, v0x555808184850_30, v0x555808184850_31;
E_0x555808162ba0 .event/or E_0x555808162ba0/0, E_0x555808162ba0/1, E_0x555808162ba0/2, E_0x555808162ba0/3, E_0x555808162ba0/4, E_0x555808162ba0/5, E_0x555808162ba0/6, E_0x555808162ba0/7, E_0x555808162ba0/8, E_0x555808162ba0/9, E_0x555808162ba0/10, E_0x555808162ba0/11, E_0x555808162ba0/12, E_0x555808162ba0/13, E_0x555808162ba0/14, E_0x555808162ba0/15, E_0x555808162ba0/16;
E_0x5558081842b0/0 .event edge, v0x555808184e70_0, v0x555808184e70_1, v0x555808184e70_2, v0x555808184e70_3;
E_0x5558081842b0/1 .event edge, v0x555808184e70_4, v0x555808184e70_5, v0x555808184e70_6, v0x555808184e70_7;
E_0x5558081842b0/2 .event edge, v0x555808184e70_8, v0x555808184e70_9, v0x555808184e70_10, v0x555808184e70_11;
E_0x5558081842b0/3 .event edge, v0x555808184e70_12, v0x555808184e70_13, v0x555808184e70_14, v0x555808184e70_15;
E_0x5558081842b0/4 .event edge, v0x555808184e70_16, v0x555808184e70_17, v0x555808184e70_18, v0x555808184e70_19;
E_0x5558081842b0/5 .event edge, v0x555808184e70_20, v0x555808184e70_21, v0x555808184e70_22, v0x555808184e70_23;
E_0x5558081842b0/6 .event edge, v0x555808184e70_24, v0x555808184e70_25, v0x555808184e70_26, v0x555808184e70_27;
E_0x5558081842b0/7 .event edge, v0x555808184e70_28, v0x555808184e70_29, v0x555808184e70_30, v0x555808184e70_31;
E_0x5558081842b0/8 .event edge, v0x555808181060_0, v0x555808184850_0, v0x555808184850_1, v0x555808184850_2;
E_0x5558081842b0/9 .event edge, v0x555808184850_3, v0x555808184850_4, v0x555808184850_5, v0x555808184850_6;
E_0x5558081842b0/10 .event edge, v0x555808184850_7, v0x555808184850_8, v0x555808184850_9, v0x555808184850_10;
E_0x5558081842b0/11 .event edge, v0x555808184850_11, v0x555808184850_12, v0x555808184850_13, v0x555808184850_14;
E_0x5558081842b0/12 .event edge, v0x555808184850_15, v0x555808184850_16, v0x555808184850_17, v0x555808184850_18;
E_0x5558081842b0/13 .event edge, v0x555808184850_19, v0x555808184850_20, v0x555808184850_21, v0x555808184850_22;
E_0x5558081842b0/14 .event edge, v0x555808184850_23, v0x555808184850_24, v0x555808184850_25, v0x555808184850_26;
E_0x5558081842b0/15 .event edge, v0x555808184850_27, v0x555808184850_28, v0x555808184850_29, v0x555808184850_30;
E_0x5558081842b0/16 .event edge, v0x555808184850_31;
E_0x5558081842b0 .event/or E_0x5558081842b0/0, E_0x5558081842b0/1, E_0x5558081842b0/2, E_0x5558081842b0/3, E_0x5558081842b0/4, E_0x5558081842b0/5, E_0x5558081842b0/6, E_0x5558081842b0/7, E_0x5558081842b0/8, E_0x5558081842b0/9, E_0x5558081842b0/10, E_0x5558081842b0/11, E_0x5558081842b0/12, E_0x5558081842b0/13, E_0x5558081842b0/14, E_0x5558081842b0/15, E_0x5558081842b0/16;
S_0x555808185a20 .scope module, "mem_text" "memory" 2 79, 4 4 0, S_0x555808120340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
    .port_info 6 /INPUT 32 "offset";
P_0x555808185c00 .param/l "BITS" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x555808185c40 .param/l "word_depth" 0 4 6, +C4<00000000000000000000000001000000>;
v0x555808186740_0 .net "a", 31 0, L_0x55580814fa20;  alias, 1 drivers
v0x555808186820_0 .net "clk", 0 0, v0x5558081880d0_0;  alias, 1 drivers
L_0x7fb2878d0378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5558081868c0_0 .net "d", 31 0, L_0x7fb2878d0378;  1 drivers
v0x555808186960_0 .var/i "i", 31 0;
v0x555808186a40 .array "mem", 63 0, 31 0;
v0x555808187350 .array "mem_addr", 63 0, 31 0;
v0x555808187c10 .array "mem_nxt", 63 0, 31 0;
v0x555808187cd0_0 .net "offset", 31 0, v0x555808189230_0;  1 drivers
v0x555808187db0_0 .var "q", 31 0;
v0x555808187e70_0 .net "rst_n", 0 0, v0x555808189410_0;  alias, 1 drivers
L_0x7fb2878d0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555808187f10_0 .net "wen", 0 0, L_0x7fb2878d0330;  1 drivers
v0x555808187350_0 .array/port v0x555808187350, 0;
v0x555808187350_1 .array/port v0x555808187350, 1;
v0x555808187350_2 .array/port v0x555808187350, 2;
E_0x555808185e70/0 .event edge, v0x555808187f10_0, v0x555808187350_0, v0x555808187350_1, v0x555808187350_2;
v0x555808187350_3 .array/port v0x555808187350, 3;
v0x555808187350_4 .array/port v0x555808187350, 4;
v0x555808187350_5 .array/port v0x555808187350, 5;
v0x555808187350_6 .array/port v0x555808187350, 6;
E_0x555808185e70/1 .event edge, v0x555808187350_3, v0x555808187350_4, v0x555808187350_5, v0x555808187350_6;
v0x555808187350_7 .array/port v0x555808187350, 7;
v0x555808187350_8 .array/port v0x555808187350, 8;
v0x555808187350_9 .array/port v0x555808187350, 9;
v0x555808187350_10 .array/port v0x555808187350, 10;
E_0x555808185e70/2 .event edge, v0x555808187350_7, v0x555808187350_8, v0x555808187350_9, v0x555808187350_10;
v0x555808187350_11 .array/port v0x555808187350, 11;
v0x555808187350_12 .array/port v0x555808187350, 12;
v0x555808187350_13 .array/port v0x555808187350, 13;
v0x555808187350_14 .array/port v0x555808187350, 14;
E_0x555808185e70/3 .event edge, v0x555808187350_11, v0x555808187350_12, v0x555808187350_13, v0x555808187350_14;
v0x555808187350_15 .array/port v0x555808187350, 15;
v0x555808187350_16 .array/port v0x555808187350, 16;
v0x555808187350_17 .array/port v0x555808187350, 17;
v0x555808187350_18 .array/port v0x555808187350, 18;
E_0x555808185e70/4 .event edge, v0x555808187350_15, v0x555808187350_16, v0x555808187350_17, v0x555808187350_18;
v0x555808187350_19 .array/port v0x555808187350, 19;
v0x555808187350_20 .array/port v0x555808187350, 20;
v0x555808187350_21 .array/port v0x555808187350, 21;
v0x555808187350_22 .array/port v0x555808187350, 22;
E_0x555808185e70/5 .event edge, v0x555808187350_19, v0x555808187350_20, v0x555808187350_21, v0x555808187350_22;
v0x555808187350_23 .array/port v0x555808187350, 23;
v0x555808187350_24 .array/port v0x555808187350, 24;
v0x555808187350_25 .array/port v0x555808187350, 25;
v0x555808187350_26 .array/port v0x555808187350, 26;
E_0x555808185e70/6 .event edge, v0x555808187350_23, v0x555808187350_24, v0x555808187350_25, v0x555808187350_26;
v0x555808187350_27 .array/port v0x555808187350, 27;
v0x555808187350_28 .array/port v0x555808187350, 28;
v0x555808187350_29 .array/port v0x555808187350, 29;
v0x555808187350_30 .array/port v0x555808187350, 30;
E_0x555808185e70/7 .event edge, v0x555808187350_27, v0x555808187350_28, v0x555808187350_29, v0x555808187350_30;
v0x555808187350_31 .array/port v0x555808187350, 31;
v0x555808187350_32 .array/port v0x555808187350, 32;
v0x555808187350_33 .array/port v0x555808187350, 33;
v0x555808187350_34 .array/port v0x555808187350, 34;
E_0x555808185e70/8 .event edge, v0x555808187350_31, v0x555808187350_32, v0x555808187350_33, v0x555808187350_34;
v0x555808187350_35 .array/port v0x555808187350, 35;
v0x555808187350_36 .array/port v0x555808187350, 36;
v0x555808187350_37 .array/port v0x555808187350, 37;
v0x555808187350_38 .array/port v0x555808187350, 38;
E_0x555808185e70/9 .event edge, v0x555808187350_35, v0x555808187350_36, v0x555808187350_37, v0x555808187350_38;
v0x555808187350_39 .array/port v0x555808187350, 39;
v0x555808187350_40 .array/port v0x555808187350, 40;
v0x555808187350_41 .array/port v0x555808187350, 41;
v0x555808187350_42 .array/port v0x555808187350, 42;
E_0x555808185e70/10 .event edge, v0x555808187350_39, v0x555808187350_40, v0x555808187350_41, v0x555808187350_42;
v0x555808187350_43 .array/port v0x555808187350, 43;
v0x555808187350_44 .array/port v0x555808187350, 44;
v0x555808187350_45 .array/port v0x555808187350, 45;
v0x555808187350_46 .array/port v0x555808187350, 46;
E_0x555808185e70/11 .event edge, v0x555808187350_43, v0x555808187350_44, v0x555808187350_45, v0x555808187350_46;
v0x555808187350_47 .array/port v0x555808187350, 47;
v0x555808187350_48 .array/port v0x555808187350, 48;
v0x555808187350_49 .array/port v0x555808187350, 49;
v0x555808187350_50 .array/port v0x555808187350, 50;
E_0x555808185e70/12 .event edge, v0x555808187350_47, v0x555808187350_48, v0x555808187350_49, v0x555808187350_50;
v0x555808187350_51 .array/port v0x555808187350, 51;
v0x555808187350_52 .array/port v0x555808187350, 52;
v0x555808187350_53 .array/port v0x555808187350, 53;
v0x555808187350_54 .array/port v0x555808187350, 54;
E_0x555808185e70/13 .event edge, v0x555808187350_51, v0x555808187350_52, v0x555808187350_53, v0x555808187350_54;
v0x555808187350_55 .array/port v0x555808187350, 55;
v0x555808187350_56 .array/port v0x555808187350, 56;
v0x555808187350_57 .array/port v0x555808187350, 57;
v0x555808187350_58 .array/port v0x555808187350, 58;
E_0x555808185e70/14 .event edge, v0x555808187350_55, v0x555808187350_56, v0x555808187350_57, v0x555808187350_58;
v0x555808187350_59 .array/port v0x555808187350, 59;
v0x555808187350_60 .array/port v0x555808187350, 60;
v0x555808187350_61 .array/port v0x555808187350, 61;
v0x555808187350_62 .array/port v0x555808187350, 62;
E_0x555808185e70/15 .event edge, v0x555808187350_59, v0x555808187350_60, v0x555808187350_61, v0x555808187350_62;
v0x555808187350_63 .array/port v0x555808187350, 63;
v0x555808186a40_0 .array/port v0x555808186a40, 0;
E_0x555808185e70/16 .event edge, v0x555808187350_63, v0x555808181140_0, v0x5558081868c0_0, v0x555808186a40_0;
v0x555808186a40_1 .array/port v0x555808186a40, 1;
v0x555808186a40_2 .array/port v0x555808186a40, 2;
v0x555808186a40_3 .array/port v0x555808186a40, 3;
v0x555808186a40_4 .array/port v0x555808186a40, 4;
E_0x555808185e70/17 .event edge, v0x555808186a40_1, v0x555808186a40_2, v0x555808186a40_3, v0x555808186a40_4;
v0x555808186a40_5 .array/port v0x555808186a40, 5;
v0x555808186a40_6 .array/port v0x555808186a40, 6;
v0x555808186a40_7 .array/port v0x555808186a40, 7;
v0x555808186a40_8 .array/port v0x555808186a40, 8;
E_0x555808185e70/18 .event edge, v0x555808186a40_5, v0x555808186a40_6, v0x555808186a40_7, v0x555808186a40_8;
v0x555808186a40_9 .array/port v0x555808186a40, 9;
v0x555808186a40_10 .array/port v0x555808186a40, 10;
v0x555808186a40_11 .array/port v0x555808186a40, 11;
v0x555808186a40_12 .array/port v0x555808186a40, 12;
E_0x555808185e70/19 .event edge, v0x555808186a40_9, v0x555808186a40_10, v0x555808186a40_11, v0x555808186a40_12;
v0x555808186a40_13 .array/port v0x555808186a40, 13;
v0x555808186a40_14 .array/port v0x555808186a40, 14;
v0x555808186a40_15 .array/port v0x555808186a40, 15;
v0x555808186a40_16 .array/port v0x555808186a40, 16;
E_0x555808185e70/20 .event edge, v0x555808186a40_13, v0x555808186a40_14, v0x555808186a40_15, v0x555808186a40_16;
v0x555808186a40_17 .array/port v0x555808186a40, 17;
v0x555808186a40_18 .array/port v0x555808186a40, 18;
v0x555808186a40_19 .array/port v0x555808186a40, 19;
v0x555808186a40_20 .array/port v0x555808186a40, 20;
E_0x555808185e70/21 .event edge, v0x555808186a40_17, v0x555808186a40_18, v0x555808186a40_19, v0x555808186a40_20;
v0x555808186a40_21 .array/port v0x555808186a40, 21;
v0x555808186a40_22 .array/port v0x555808186a40, 22;
v0x555808186a40_23 .array/port v0x555808186a40, 23;
v0x555808186a40_24 .array/port v0x555808186a40, 24;
E_0x555808185e70/22 .event edge, v0x555808186a40_21, v0x555808186a40_22, v0x555808186a40_23, v0x555808186a40_24;
v0x555808186a40_25 .array/port v0x555808186a40, 25;
v0x555808186a40_26 .array/port v0x555808186a40, 26;
v0x555808186a40_27 .array/port v0x555808186a40, 27;
v0x555808186a40_28 .array/port v0x555808186a40, 28;
E_0x555808185e70/23 .event edge, v0x555808186a40_25, v0x555808186a40_26, v0x555808186a40_27, v0x555808186a40_28;
v0x555808186a40_29 .array/port v0x555808186a40, 29;
v0x555808186a40_30 .array/port v0x555808186a40, 30;
v0x555808186a40_31 .array/port v0x555808186a40, 31;
v0x555808186a40_32 .array/port v0x555808186a40, 32;
E_0x555808185e70/24 .event edge, v0x555808186a40_29, v0x555808186a40_30, v0x555808186a40_31, v0x555808186a40_32;
v0x555808186a40_33 .array/port v0x555808186a40, 33;
v0x555808186a40_34 .array/port v0x555808186a40, 34;
v0x555808186a40_35 .array/port v0x555808186a40, 35;
v0x555808186a40_36 .array/port v0x555808186a40, 36;
E_0x555808185e70/25 .event edge, v0x555808186a40_33, v0x555808186a40_34, v0x555808186a40_35, v0x555808186a40_36;
v0x555808186a40_37 .array/port v0x555808186a40, 37;
v0x555808186a40_38 .array/port v0x555808186a40, 38;
v0x555808186a40_39 .array/port v0x555808186a40, 39;
v0x555808186a40_40 .array/port v0x555808186a40, 40;
E_0x555808185e70/26 .event edge, v0x555808186a40_37, v0x555808186a40_38, v0x555808186a40_39, v0x555808186a40_40;
v0x555808186a40_41 .array/port v0x555808186a40, 41;
v0x555808186a40_42 .array/port v0x555808186a40, 42;
v0x555808186a40_43 .array/port v0x555808186a40, 43;
v0x555808186a40_44 .array/port v0x555808186a40, 44;
E_0x555808185e70/27 .event edge, v0x555808186a40_41, v0x555808186a40_42, v0x555808186a40_43, v0x555808186a40_44;
v0x555808186a40_45 .array/port v0x555808186a40, 45;
v0x555808186a40_46 .array/port v0x555808186a40, 46;
v0x555808186a40_47 .array/port v0x555808186a40, 47;
v0x555808186a40_48 .array/port v0x555808186a40, 48;
E_0x555808185e70/28 .event edge, v0x555808186a40_45, v0x555808186a40_46, v0x555808186a40_47, v0x555808186a40_48;
v0x555808186a40_49 .array/port v0x555808186a40, 49;
v0x555808186a40_50 .array/port v0x555808186a40, 50;
v0x555808186a40_51 .array/port v0x555808186a40, 51;
v0x555808186a40_52 .array/port v0x555808186a40, 52;
E_0x555808185e70/29 .event edge, v0x555808186a40_49, v0x555808186a40_50, v0x555808186a40_51, v0x555808186a40_52;
v0x555808186a40_53 .array/port v0x555808186a40, 53;
v0x555808186a40_54 .array/port v0x555808186a40, 54;
v0x555808186a40_55 .array/port v0x555808186a40, 55;
v0x555808186a40_56 .array/port v0x555808186a40, 56;
E_0x555808185e70/30 .event edge, v0x555808186a40_53, v0x555808186a40_54, v0x555808186a40_55, v0x555808186a40_56;
v0x555808186a40_57 .array/port v0x555808186a40, 57;
v0x555808186a40_58 .array/port v0x555808186a40, 58;
v0x555808186a40_59 .array/port v0x555808186a40, 59;
v0x555808186a40_60 .array/port v0x555808186a40, 60;
E_0x555808185e70/31 .event edge, v0x555808186a40_57, v0x555808186a40_58, v0x555808186a40_59, v0x555808186a40_60;
v0x555808186a40_61 .array/port v0x555808186a40, 61;
v0x555808186a40_62 .array/port v0x555808186a40, 62;
v0x555808186a40_63 .array/port v0x555808186a40, 63;
E_0x555808185e70/32 .event edge, v0x555808186a40_61, v0x555808186a40_62, v0x555808186a40_63;
E_0x555808185e70 .event/or E_0x555808185e70/0, E_0x555808185e70/1, E_0x555808185e70/2, E_0x555808185e70/3, E_0x555808185e70/4, E_0x555808185e70/5, E_0x555808185e70/6, E_0x555808185e70/7, E_0x555808185e70/8, E_0x555808185e70/9, E_0x555808185e70/10, E_0x555808185e70/11, E_0x555808185e70/12, E_0x555808185e70/13, E_0x555808185e70/14, E_0x555808185e70/15, E_0x555808185e70/16, E_0x555808185e70/17, E_0x555808185e70/18, E_0x555808185e70/19, E_0x555808185e70/20, E_0x555808185e70/21, E_0x555808185e70/22, E_0x555808185e70/23, E_0x555808185e70/24, E_0x555808185e70/25, E_0x555808185e70/26, E_0x555808185e70/27, E_0x555808185e70/28, E_0x555808185e70/29, E_0x555808185e70/30, E_0x555808185e70/31, E_0x555808185e70/32;
E_0x5558081862f0/0 .event edge, v0x555808187350_0, v0x555808187350_1, v0x555808187350_2, v0x555808187350_3;
E_0x5558081862f0/1 .event edge, v0x555808187350_4, v0x555808187350_5, v0x555808187350_6, v0x555808187350_7;
E_0x5558081862f0/2 .event edge, v0x555808187350_8, v0x555808187350_9, v0x555808187350_10, v0x555808187350_11;
E_0x5558081862f0/3 .event edge, v0x555808187350_12, v0x555808187350_13, v0x555808187350_14, v0x555808187350_15;
E_0x5558081862f0/4 .event edge, v0x555808187350_16, v0x555808187350_17, v0x555808187350_18, v0x555808187350_19;
E_0x5558081862f0/5 .event edge, v0x555808187350_20, v0x555808187350_21, v0x555808187350_22, v0x555808187350_23;
E_0x5558081862f0/6 .event edge, v0x555808187350_24, v0x555808187350_25, v0x555808187350_26, v0x555808187350_27;
E_0x5558081862f0/7 .event edge, v0x555808187350_28, v0x555808187350_29, v0x555808187350_30, v0x555808187350_31;
E_0x5558081862f0/8 .event edge, v0x555808187350_32, v0x555808187350_33, v0x555808187350_34, v0x555808187350_35;
E_0x5558081862f0/9 .event edge, v0x555808187350_36, v0x555808187350_37, v0x555808187350_38, v0x555808187350_39;
E_0x5558081862f0/10 .event edge, v0x555808187350_40, v0x555808187350_41, v0x555808187350_42, v0x555808187350_43;
E_0x5558081862f0/11 .event edge, v0x555808187350_44, v0x555808187350_45, v0x555808187350_46, v0x555808187350_47;
E_0x5558081862f0/12 .event edge, v0x555808187350_48, v0x555808187350_49, v0x555808187350_50, v0x555808187350_51;
E_0x5558081862f0/13 .event edge, v0x555808187350_52, v0x555808187350_53, v0x555808187350_54, v0x555808187350_55;
E_0x5558081862f0/14 .event edge, v0x555808187350_56, v0x555808187350_57, v0x555808187350_58, v0x555808187350_59;
E_0x5558081862f0/15 .event edge, v0x555808187350_60, v0x555808187350_61, v0x555808187350_62, v0x555808187350_63;
E_0x5558081862f0/16 .event edge, v0x555808181140_0, v0x555808186a40_0, v0x555808186a40_1, v0x555808186a40_2;
E_0x5558081862f0/17 .event edge, v0x555808186a40_3, v0x555808186a40_4, v0x555808186a40_5, v0x555808186a40_6;
E_0x5558081862f0/18 .event edge, v0x555808186a40_7, v0x555808186a40_8, v0x555808186a40_9, v0x555808186a40_10;
E_0x5558081862f0/19 .event edge, v0x555808186a40_11, v0x555808186a40_12, v0x555808186a40_13, v0x555808186a40_14;
E_0x5558081862f0/20 .event edge, v0x555808186a40_15, v0x555808186a40_16, v0x555808186a40_17, v0x555808186a40_18;
E_0x5558081862f0/21 .event edge, v0x555808186a40_19, v0x555808186a40_20, v0x555808186a40_21, v0x555808186a40_22;
E_0x5558081862f0/22 .event edge, v0x555808186a40_23, v0x555808186a40_24, v0x555808186a40_25, v0x555808186a40_26;
E_0x5558081862f0/23 .event edge, v0x555808186a40_27, v0x555808186a40_28, v0x555808186a40_29, v0x555808186a40_30;
E_0x5558081862f0/24 .event edge, v0x555808186a40_31, v0x555808186a40_32, v0x555808186a40_33, v0x555808186a40_34;
E_0x5558081862f0/25 .event edge, v0x555808186a40_35, v0x555808186a40_36, v0x555808186a40_37, v0x555808186a40_38;
E_0x5558081862f0/26 .event edge, v0x555808186a40_39, v0x555808186a40_40, v0x555808186a40_41, v0x555808186a40_42;
E_0x5558081862f0/27 .event edge, v0x555808186a40_43, v0x555808186a40_44, v0x555808186a40_45, v0x555808186a40_46;
E_0x5558081862f0/28 .event edge, v0x555808186a40_47, v0x555808186a40_48, v0x555808186a40_49, v0x555808186a40_50;
E_0x5558081862f0/29 .event edge, v0x555808186a40_51, v0x555808186a40_52, v0x555808186a40_53, v0x555808186a40_54;
E_0x5558081862f0/30 .event edge, v0x555808186a40_55, v0x555808186a40_56, v0x555808186a40_57, v0x555808186a40_58;
E_0x5558081862f0/31 .event edge, v0x555808186a40_59, v0x555808186a40_60, v0x555808186a40_61, v0x555808186a40_62;
E_0x5558081862f0/32 .event edge, v0x555808186a40_63;
E_0x5558081862f0 .event/or E_0x5558081862f0/0, E_0x5558081862f0/1, E_0x5558081862f0/2, E_0x5558081862f0/3, E_0x5558081862f0/4, E_0x5558081862f0/5, E_0x5558081862f0/6, E_0x5558081862f0/7, E_0x5558081862f0/8, E_0x5558081862f0/9, E_0x5558081862f0/10, E_0x5558081862f0/11, E_0x5558081862f0/12, E_0x5558081862f0/13, E_0x5558081862f0/14, E_0x5558081862f0/15, E_0x5558081862f0/16, E_0x5558081862f0/17, E_0x5558081862f0/18, E_0x5558081862f0/19, E_0x5558081862f0/20, E_0x5558081862f0/21, E_0x5558081862f0/22, E_0x5558081862f0/23, E_0x5558081862f0/24, E_0x5558081862f0/25, E_0x5558081862f0/26, E_0x5558081862f0/27, E_0x5558081862f0/28, E_0x5558081862f0/29, E_0x5558081862f0/30, E_0x5558081862f0/31, E_0x5558081862f0/32;
    .scope S_0x55580817d640;
T_0 ;
    %wait E_0x5558080c1fe0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55580817e590_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55580817e590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55580817f010_0;
    %load/vec4 v0x55580817e350_0;
    %pad/u 32;
    %load/vec4 v0x55580817e590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x55580817e4d0_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %ix/getv/s 4, v0x55580817e590_0;
    %load/vec4a v0x55580817e670, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/getv/s 4, v0x55580817e590_0;
    %store/vec4a v0x55580817ec40, 4, 0;
    %load/vec4 v0x55580817e590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55580817e590_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55580817d640;
T_1 ;
    %wait E_0x5558080b6430;
    %load/vec4 v0x55580817ee60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55580817e670, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55580817e590_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55580817e590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x55580817e590_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55580817e590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55580817e670, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 3221225456, 0, 32;
    %ix/getv/s 3, v0x55580817e590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55580817e670, 0, 4;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 268468224, 0, 32;
    %ix/getv/s 3, v0x55580817e590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55580817e670, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55580817e590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55580817e590_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55580817e670, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55580817e590_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x55580817e590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.9, 5;
    %ix/getv/s 4, v0x55580817e590_0;
    %load/vec4a v0x55580817ec40, 4;
    %ix/getv/s 3, v0x55580817e590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55580817e670, 0, 4;
    %load/vec4 v0x55580817e590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55580817e590_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55580811ffc0;
T_2 ;
    %wait E_0x5558080a6fd0;
    %load/vec4 v0x55580817d2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x55580817d2c0_0;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x55580817d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55580817cdc0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
T_2.9 ;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x55580817ca40_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
T_2.11 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55580817ca40_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
T_2.13 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817d3a0_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55580811ffc0;
T_3 ;
    %wait E_0x555808127770;
    %load/vec4 v0x55580817d2c0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x55580817d2c0_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55580817ca40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55580817cb20_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55580817cb20_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55580811ffc0;
T_4 ;
    %wait E_0x5558080ff270;
    %load/vec4 v0x55580817d2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x555808127c70_0;
    %store/vec4 v0x555808127d10_0, 0, 32;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x55580817d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55580817cce0_0;
    %store/vec4 v0x555808127d10_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808127d10_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808127d10_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55580811ffc0;
T_5 ;
    %wait E_0x55580810d0e0;
    %load/vec4 v0x55580817d2c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x55580817c8a0_0, 0, 33;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x55580817d100_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x55580817d100_0;
    %parti/s 32, 32, 7;
    %pad/u 33;
    %store/vec4 v0x55580817c8a0_0, 0, 33;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x555808127c70_0;
    %pad/u 33;
    %load/vec4 v0x55580817d100_0;
    %parti/s 32, 32, 7;
    %pad/u 33;
    %add;
    %store/vec4 v0x55580817c8a0_0, 0, 33;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x55580817d100_0;
    %parti/s 32, 31, 6;
    %pad/u 33;
    %load/vec4 v0x555808127c70_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x55580817c8a0_0, 0, 33;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55580811ffc0;
T_6 ;
    %wait E_0x5558081208b0;
    %load/vec4 v0x55580817d2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55580817d1e0_0, 0, 64;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x55580817d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x55580817cc00_0;
    %pad/u 64;
    %store/vec4 v0x55580817d1e0_0, 0, 64;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55580817d1e0_0, 0, 64;
T_6.6 ;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x55580817c8a0_0;
    %load/vec4 v0x55580817d100_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55580817d1e0_0, 0, 64;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x555808127c70_0;
    %load/vec4 v0x55580817d100_0;
    %parti/s 32, 31, 6;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.7, 5;
    %load/vec4 v0x55580817c8a0_0;
    %load/vec4 v0x55580817d100_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 64;
    %store/vec4 v0x55580817d1e0_0, 0, 64;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55580817d100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55580817d1e0_0, 0, 64;
T_6.8 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55580811ffc0;
T_7 ;
    %wait E_0x5558080b6430;
    %load/vec4 v0x55580817d040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55580817d2c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55580817ca40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55580817d100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555808127c70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55580817d3a0_0;
    %assign/vec4 v0x55580817d2c0_0, 0;
    %load/vec4 v0x55580817cb20_0;
    %assign/vec4 v0x55580817ca40_0, 0;
    %load/vec4 v0x55580817d1e0_0;
    %assign/vec4 v0x55580817d100_0, 0;
    %load/vec4 v0x555808127d10_0;
    %assign/vec4 v0x555808127c70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55580811fbe0;
T_8 ;
    %wait E_0x5558081212c0;
    %load/vec4 v0x555808181a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55580817f8f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55580817f9d0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555808181580_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555808180dc0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55580817f8f0_0;
    %store/vec4 v0x55580817f9d0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x555808181580_0;
    %cmpi/e 111, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x555808180aa0_0;
    %load/vec4 v0x55580817f5f0_0;
    %and;
    %load/vec4 v0x555808180ce0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555808180aa0_0;
    %load/vec4 v0x55580817f5f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x555808180ce0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55580817f8f0_0;
    %load/vec4 v0x555808180ea0_0;
    %add;
    %store/vec4 v0x55580817f9d0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x555808181580_0;
    %pad/u 32;
    %cmpi/e 103, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x555808181cc0_0;
    %load/vec4 v0x555808180ea0_0;
    %add;
    %store/vec4 v0x55580817f9d0_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55580817f8f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55580817f9d0_0, 0, 32;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55580811fbe0;
T_9 ;
    %wait E_0x5558081220e0;
    %load/vec4 v0x555808181580_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808180aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808181b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55580817f510_0, 0, 2;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55580811fbe0;
T_10 ;
    %wait E_0x55580811fda0;
    %load/vec4 v0x555808181580_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x555808181300_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555808181300_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555808181300_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555808181300_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555808181300_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x555808181300_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555808181300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555808181300_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555808181300_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x555808181300_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555808181300_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555808180ea0_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55580811fbe0;
T_11 ;
    %wait E_0x55580811b220;
    %load/vec4 v0x55580817f510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x555808181580_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x555808180ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.12;
T_11.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x555808180f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.17;
T_11.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.17;
T_11.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.17;
T_11.15 ;
    %load/vec4 v0x555808180ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.21;
T_11.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.21;
T_11.19 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55580817f290_0, 0, 4;
    %jmp T_11.21;
T_11.21 ;
    %pop/vec4 1;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55580811fbe0;
T_12 ;
    %wait E_0x555808161850;
    %load/vec4 v0x555808181580_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55580817f8f0_0;
    %store/vec4 v0x555808181660_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555808181740_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555808181580_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x55580817f8f0_0;
    %store/vec4 v0x555808181660_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555808181740_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x555808181580_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x55580817f8f0_0;
    %store/vec4 v0x555808181660_0, 0, 32;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x555808181cc0_0;
    %store/vec4 v0x555808181660_0, 0, 32;
T_12.5 ;
    %load/vec4 v0x55580817f1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x555808181e50_0;
    %store/vec4 v0x555808181740_0, 0, 32;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x555808180ea0_0;
    %store/vec4 v0x555808181740_0, 0, 32;
T_12.7 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55580811fbe0;
T_13 ;
    %wait E_0x555808162db0;
    %load/vec4 v0x555808181660_0;
    %load/vec4 v0x555808181740_0;
    %sub;
    %store/vec4 v0x555808180c00_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55580811fbe0;
T_14 ;
    %wait E_0x5558080a3b70;
    %load/vec4 v0x555808180c00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f5f0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f5f0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55580811fbe0;
T_15 ;
    %wait E_0x5558080a3b70;
    %load/vec4 v0x555808180c00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55580817f450_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55580817f450_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55580811fbe0;
T_16 ;
    %wait E_0x5558080c0180;
    %load/vec4 v0x55580817f290_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55580817f380_0, 0, 32;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x555808180c00_0;
    %store/vec4 v0x55580817f380_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x555808181660_0;
    %load/vec4 v0x555808181740_0;
    %add;
    %store/vec4 v0x55580817f380_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x555808181660_0;
    %load/vec4 v0x555808181740_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55580817f380_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55580811fbe0;
T_17 ;
    %wait E_0x5558080b6430;
    %load/vec4 v0x555808181f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x55580817f8f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55580817f9d0_0;
    %assign/vec4 v0x55580817f8f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555808185a20;
T_18 ;
    %wait E_0x5558081862f0;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555808187db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x555808186960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 4, v0x555808186960_0;
    %load/vec4a v0x555808187350, 4;
    %load/vec4 v0x555808186740_0;
    %cmp/e;
    %jmp/0xz  T_18.2, 4;
    %ix/getv/s 4, v0x555808186960_0;
    %load/vec4a v0x555808186a40, 4;
    %store/vec4 v0x555808187db0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x555808186960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x555808185a20;
T_19 ;
    %wait E_0x55580810eba0;
    %load/vec4 v0x555808187cd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555808187350, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x555808186960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x555808186960_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x555808187350, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v0x555808186960_0;
    %store/vec4a v0x555808187350, 4, 0;
    %load/vec4 v0x555808186960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555808185a20;
T_20 ;
    %wait E_0x555808185e70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x555808186960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x555808187f10_0;
    %ix/getv/s 4, v0x555808186960_0;
    %load/vec4a v0x555808187350, 4;
    %load/vec4 v0x555808186740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0x5558081868c0_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %ix/getv/s 4, v0x555808186960_0;
    %load/vec4a v0x555808186a40, 4;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %ix/getv/s 4, v0x555808186960_0;
    %store/vec4a v0x555808187c10, 4, 0;
    %load/vec4 v0x555808186960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555808185a20;
T_21 ;
    %wait E_0x5558080b6430;
    %load/vec4 v0x555808187e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x555808186960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555808186960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555808186a40, 0, 4;
    %load/vec4 v0x555808186960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x555808186960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.5, 5;
    %ix/getv/s 4, v0x555808186960_0;
    %load/vec4a v0x555808187c10, 4;
    %ix/getv/s 3, v0x555808186960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555808186a40, 0, 4;
    %load/vec4 v0x555808186960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808186960_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5558081821e0;
T_22 ;
    %wait E_0x5558080c22d0;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555808183930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x555808182c10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.1, 5;
    %ix/getv/s 4, v0x555808182c10_0;
    %load/vec4a v0x5558081831c0, 4;
    %load/vec4 v0x555808182960_0;
    %cmp/e;
    %jmp/0xz  T_22.2, 4;
    %ix/getv/s 4, v0x555808182c10_0;
    %load/vec4a v0x555808182cb0, 4;
    %store/vec4 v0x555808183930_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x555808182c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5558081821e0;
T_23 ;
    %wait E_0x55580810eba0;
    %load/vec4 v0x555808183850_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5558081831c0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x555808182c10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x555808182c10_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5558081831c0, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v0x555808182c10_0;
    %store/vec4a v0x5558081831c0, 4, 0;
    %load/vec4 v0x555808182c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5558081821e0;
T_24 ;
    %wait E_0x55580810dd80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x555808182c10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v0x555808183a90_0;
    %ix/getv/s 4, v0x555808182c10_0;
    %load/vec4a v0x5558081831c0, 4;
    %load/vec4 v0x555808182960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_24.2, 8;
    %load/vec4 v0x555808182b10_0;
    %jmp/1 T_24.3, 8;
T_24.2 ; End of true expr.
    %ix/getv/s 4, v0x555808182c10_0;
    %load/vec4a v0x555808182cb0, 4;
    %jmp/0 T_24.3, 8;
 ; End of false expr.
    %blend;
T_24.3;
    %ix/getv/s 4, v0x555808182c10_0;
    %store/vec4a v0x555808183790, 4, 0;
    %load/vec4 v0x555808182c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5558081821e0;
T_25 ;
    %wait E_0x5558080b6430;
    %load/vec4 v0x5558081839f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x555808182c10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555808182c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555808182cb0, 0, 4;
    %load/vec4 v0x555808182c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x555808182c10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.5, 5;
    %ix/getv/s 4, v0x555808182c10_0;
    %load/vec4a v0x555808183790, 4;
    %ix/getv/s 3, v0x555808182c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555808182cb0, 0, 4;
    %load/vec4 v0x555808182c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808182c10_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555808183c00;
T_26 ;
    %wait E_0x5558081842b0;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x5558081855e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x555808184790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.1, 5;
    %ix/getv/s 4, v0x555808184790_0;
    %load/vec4a v0x555808184e70, 4;
    %load/vec4 v0x555808184500_0;
    %cmp/e;
    %jmp/0xz  T_26.2, 4;
    %ix/getv/s 4, v0x555808184790_0;
    %load/vec4a v0x555808184850, 4;
    %store/vec4 v0x5558081855e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x555808184790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555808183c00;
T_27 ;
    %wait E_0x55580810eba0;
    %load/vec4 v0x555808185500_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555808184e70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x555808184790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.1, 5;
    %load/vec4 v0x555808184790_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x555808184e70, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v0x555808184790_0;
    %store/vec4a v0x555808184e70, 4, 0;
    %load/vec4 v0x555808184790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555808183c00;
T_28 ;
    %wait E_0x555808162ba0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x555808184790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.1, 5;
    %load/vec4 v0x555808185860_0;
    %ix/getv/s 4, v0x555808184790_0;
    %load/vec4a v0x555808184e70, 4;
    %load/vec4 v0x555808184500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_28.2, 8;
    %load/vec4 v0x5558081846f0_0;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %ix/getv/s 4, v0x555808184790_0;
    %load/vec4a v0x555808184850, 4;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %ix/getv/s 4, v0x555808184790_0;
    %store/vec4a v0x555808185440, 4, 0;
    %load/vec4 v0x555808184790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x555808183c00;
T_29 ;
    %wait E_0x5558080b6430;
    %load/vec4 v0x555808185730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x555808184790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555808184790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555808184850, 0, 4;
    %load/vec4 v0x555808184790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x555808184790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.5, 5;
    %ix/getv/s 4, v0x555808184790_0;
    %load/vec4a v0x555808185440, 4;
    %ix/getv/s 3, v0x555808184790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555808184850, 0, 4;
    %load/vec4 v0x555808184790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808184790_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x555808120340;
T_30 ;
    %vpi_call 2 110 "$dumpfile", "Final.vcd" {0 0 0};
    %vpi_call 2 111 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555808120340 {0 0 0};
    %vpi_call 2 113 "$display", "------------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 114 "$display", "START!!! Simulation Start .....\012" {0 0 0};
    %vpi_call 2 115 "$display", "------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558081880d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808189410_0, 0, 1;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x555808189230_0, 0, 32;
    %pushi/vec4 3221225332, 0, 32;
    %store/vec4 v0x555808189170_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808188930_0, 0, 1;
    %vpi_call 2 123 "$readmemh", "./leaf/leaf_text.txt", v0x555808186a40 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x555808188ad0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_30.1, 5;
    %ix/getv/s 4, v0x555808188ad0_0;
    %load/vec4a v0x555808186a40, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x555808188930_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x555808189230_0;
    %load/vec4 v0x555808188ad0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x5558081887c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808188930_0, 0, 1;
T_30.2 ;
    %load/vec4 v0x555808188ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %load/vec4 v0x5558081887c0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x555808188df0_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555808189410_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555808189410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x555808188ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x555808188ad0_0;
    %store/vec4a v0x555808186a40, 4, 0;
    %load/vec4 v0x555808188ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %vpi_call 2 140 "$readmemh", "./leaf/leaf_text.txt", v0x555808186a40 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x555808188ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555808188ad0_0;
    %store/vec4a v0x555808182cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555808188ad0_0;
    %store/vec4a v0x555808188d30, 4, 0;
    %load/vec4 v0x555808188ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %vpi_call 2 146 "$readmemh", "./leaf/leaf_data.txt", v0x555808182cb0 {0 0 0};
    %vpi_call 2 147 "$readmemh", "./leaf/leaf_data_ans.txt", v0x555808188d30 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555808188d30, 4;
    %store/vec4 v0x555808188190_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555808188d30, 4;
    %store/vec4 v0x555808188270_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_0x555808120340;
T_31 ;
    %delay 10000000, 0;
    %vpi_call 2 156 "$display", "============================================================\012" {0 0 0};
    %vpi_call 2 157 "$display", "Simulation time is longer than expected." {0 0 0};
    %vpi_call 2 158 "$display", "The test result is .....FAIL :(\012" {0 0 0};
    %vpi_call 2 159 "$display", "============================================================\012" {0 0 0};
    %vpi_call 2 161 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x555808120340;
T_32 ;
    %wait E_0x5558080b8c60;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555808182cb0, 4;
    %store/vec4 v0x555808188360_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555808182cb0, 4;
    %store/vec4 v0x555808188440_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555808182cb0, 4;
    %store/vec4 v0x555808188520_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555808182cb0, 4;
    %store/vec4 v0x555808188600_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555808182cb0, 4;
    %store/vec4 v0x5558081886e0_0, 0, 32;
    %load/vec4 v0x555808188c70_0;
    %load/vec4 v0x5558081887c0_0;
    %cmp/e;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558081889f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x555808188ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_32.3, 5;
    %ix/getv/s 4, v0x555808188ad0_0;
    %load/vec4a v0x555808182cb0, 4;
    %ix/getv/s 4, v0x555808188ad0_0;
    %load/vec4a v0x555808188d30, 4;
    %cmp/ne;
    %jmp/0xz  T_32.4, 6;
    %load/vec4 v0x5558081889f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %vpi_call 2 175 "$display", "Error!" {0 0 0};
T_32.6 ;
    %load/vec4 v0x5558081889f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558081889f0_0, 0, 32;
    %vpi_call 2 177 "$display", "  Addr = 0x%8h  Correct ans: 0x%8h  Your ans: 0x%8h", &A<v0x5558081831c0, v0x555808188ad0_0 >, &A<v0x555808188d30, v0x555808188ad0_0 >, &A<v0x555808182cb0, v0x555808188ad0_0 > {0 0 0};
T_32.4 ;
    %load/vec4 v0x555808188ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555808188ad0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %load/vec4 v0x5558081889f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_32.8, 5;
    %vpi_call 2 181 "$display", " " {0 0 0};
    %vpi_call 2 182 "$display", "============================================================\012" {0 0 0};
    %vpi_call 2 183 "$display", "There are total %4d errors in the data memory", v0x5558081889f0_0 {0 0 0};
    %vpi_call 2 184 "$display", "The test result is .....FAIL :(\012" {0 0 0};
    %vpi_call 2 185 "$display", "============================================================\012" {0 0 0};
    %jmp T_32.9;
T_32.8 ;
    %vpi_call 2 188 "$display", "============================================================\012" {0 0 0};
    %vpi_call 2 189 "$display", "Success!" {0 0 0};
    %vpi_call 2 190 "$display", "The test result is .....PASS :)\012" {0 0 0};
    %vpi_call 2 191 "$display", "============================================================\012" {0 0 0};
T_32.9 ;
    %delay 1000, 0;
    %vpi_call 2 194 "$finish" {0 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x555808120340;
T_33 ;
    %delay 500, 0;
    %load/vec4 v0x5558081880d0_0;
    %inv;
    %store/vec4 v0x5558081880d0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Final_tb.v";
    "./CHIP.v";
    "./memory.v";
