A New Algorithm for VHDL Parallel Simulation