-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_load_one_time_weights is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    patch_embed_bias_load : IN STD_LOGIC_VECTOR (63 downto 0);
    patch_embed_weights_load : IN STD_LOGIC_VECTOR (63 downto 0);
    patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    patch_embed_bias_ce0 : OUT STD_LOGIC;
    patch_embed_bias_we0 : OUT STD_LOGIC;
    patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    patch_embed_weights_ce0 : OUT STD_LOGIC;
    patch_embed_weights_we0 : OUT STD_LOGIC;
    patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0);
    attn_scale_V : OUT STD_LOGIC_VECTOR (19 downto 0);
    attn_scale_V_ap_vld : OUT STD_LOGIC;
    norm_eps_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    norm_eps_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of ViT_act_load_one_time_weights is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv20_80000 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln16_fu_125_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln16_reg_385 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal shl_ln_fu_224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_reg_395 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_1_fu_233_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_1_reg_400 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_2_fu_242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_2_reg_405 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_3_fu_251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_3_reg_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_4_fu_260_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_4_reg_415 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_5_fu_269_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_5_reg_420 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_6_fu_278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_6_reg_425 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_7_fu_287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_7_reg_430 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_8_fu_296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_8_reg_435 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_9_fu_305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_9_reg_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_s_fu_314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_s_reg_445 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_10_fu_323_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_10_reg_450 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_11_fu_332_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_11_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_12_fu_341_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_12_reg_460 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_13_fu_350_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_13_reg_465 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_14_fu_359_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln38_14_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_done : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_idle : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_ready : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_ce0 : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_we0 : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_idle : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_ready : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_ce0 : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_we0 : STD_LOGIC;
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_d0 : STD_LOGIC_VECTOR (2047 downto 0);
    signal grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln29_fu_130_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_fu_134_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_1_fu_140_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_2_fu_146_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_3_fu_152_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_4_fu_158_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_5_fu_164_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_6_fu_170_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln29_fu_176_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_7_fu_182_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_8_fu_188_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_9_fu_194_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_10_fu_200_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_11_fu_206_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_12_fu_212_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_13_fu_218_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_embed_bias_load : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln16_2 : IN STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce0 : OUT STD_LOGIC;
        patch_embed_bias_we0 : OUT STD_LOGIC;
        patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_embed_weights_load : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln38 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_8 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_9 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_10 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_12 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_13 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln38_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln29 : IN STD_LOGIC_VECTOR (7 downto 0);
        patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce0 : OUT STD_LOGIC;
        patch_embed_weights_we0 : OUT STD_LOGIC;
        patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0) );
    end component;



begin
    grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88 : component ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start,
        ap_done => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_done,
        ap_idle => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_idle,
        ap_ready => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_ready,
        m_axi_weights_AWVALID => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        patch_embed_bias_load => patch_embed_bias_load,
        trunc_ln16_2 => trunc_ln16_reg_385,
        patch_embed_bias_address0 => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_address0,
        patch_embed_bias_ce0 => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_ce0,
        patch_embed_bias_we0 => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_we0,
        patch_embed_bias_d0 => grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_d0);

    grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 : component ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start,
        ap_done => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done,
        ap_idle => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_idle,
        ap_ready => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_ready,
        m_axi_weights_AWVALID => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        patch_embed_weights_load => patch_embed_weights_load,
        zext_ln38 => shl_ln_reg_395,
        zext_ln38_1 => shl_ln38_1_reg_400,
        zext_ln38_2 => shl_ln38_2_reg_405,
        zext_ln38_3 => shl_ln38_3_reg_410,
        zext_ln38_4 => shl_ln38_4_reg_415,
        zext_ln38_5 => shl_ln38_5_reg_420,
        zext_ln38_6 => shl_ln38_6_reg_425,
        zext_ln38_7 => shl_ln38_7_reg_430,
        zext_ln38_8 => shl_ln38_8_reg_435,
        zext_ln38_9 => shl_ln38_9_reg_440,
        zext_ln38_10 => shl_ln38_s_reg_445,
        zext_ln38_11 => shl_ln38_10_reg_450,
        zext_ln38_12 => shl_ln38_11_reg_455,
        zext_ln38_13 => shl_ln38_12_reg_460,
        zext_ln38_14 => shl_ln38_13_reg_465,
        zext_ln29 => shl_ln38_14_reg_470,
        patch_embed_weights_address0 => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_address0,
        patch_embed_weights_ce0 => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_ce0,
        patch_embed_weights_we0 => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_we0,
        patch_embed_weights_d0 => grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_ready = ap_const_logic_1)) then 
                    grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_ready = ap_const_logic_1)) then 
                    grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    shl_ln38_10_reg_450(7 downto 3) <= shl_ln38_10_fu_323_p3(7 downto 3);
                    shl_ln38_11_reg_455(7 downto 3) <= shl_ln38_11_fu_332_p3(7 downto 3);
                    shl_ln38_12_reg_460(7 downto 3) <= shl_ln38_12_fu_341_p3(7 downto 3);
                    shl_ln38_13_reg_465(7 downto 3) <= shl_ln38_13_fu_350_p3(7 downto 3);
                    shl_ln38_14_reg_470(7 downto 3) <= shl_ln38_14_fu_359_p3(7 downto 3);
                    shl_ln38_1_reg_400(7 downto 3) <= shl_ln38_1_fu_233_p3(7 downto 3);
                    shl_ln38_2_reg_405(7 downto 3) <= shl_ln38_2_fu_242_p3(7 downto 3);
                    shl_ln38_3_reg_410(7 downto 3) <= shl_ln38_3_fu_251_p3(7 downto 3);
                    shl_ln38_4_reg_415(7 downto 3) <= shl_ln38_4_fu_260_p3(7 downto 3);
                    shl_ln38_5_reg_420(7 downto 3) <= shl_ln38_5_fu_269_p3(7 downto 3);
                    shl_ln38_6_reg_425(7 downto 3) <= shl_ln38_6_fu_278_p3(7 downto 3);
                    shl_ln38_7_reg_430(7 downto 3) <= shl_ln38_7_fu_287_p3(7 downto 3);
                    shl_ln38_8_reg_435(7 downto 3) <= shl_ln38_8_fu_296_p3(7 downto 3);
                    shl_ln38_9_reg_440(7 downto 3) <= shl_ln38_9_fu_305_p3(7 downto 3);
                    shl_ln38_s_reg_445(7 downto 3) <= shl_ln38_s_fu_314_p3(7 downto 3);
                    shl_ln_reg_395(7 downto 3) <= shl_ln_fu_224_p3(7 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln16_reg_385 <= trunc_ln16_fu_125_p1;
            end if;
        end if;
    end process;
    shl_ln_reg_395(2 downto 0) <= "000";
    shl_ln38_1_reg_400(2 downto 0) <= "000";
    shl_ln38_2_reg_405(2 downto 0) <= "000";
    shl_ln38_3_reg_410(2 downto 0) <= "000";
    shl_ln38_4_reg_415(2 downto 0) <= "000";
    shl_ln38_5_reg_420(2 downto 0) <= "000";
    shl_ln38_6_reg_425(2 downto 0) <= "000";
    shl_ln38_7_reg_430(2 downto 0) <= "000";
    shl_ln38_8_reg_435(2 downto 0) <= "000";
    shl_ln38_9_reg_440(2 downto 0) <= "000";
    shl_ln38_s_reg_445(2 downto 0) <= "000";
    shl_ln38_10_reg_450(2 downto 0) <= "000";
    shl_ln38_11_reg_455(2 downto 0) <= "000";
    shl_ln38_12_reg_460(2 downto 0) <= "000";
    shl_ln38_13_reg_465(2 downto 0) <= "000";
    shl_ln38_14_reg_470(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_done, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln29_10_fu_200_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_18));
    add_ln29_11_fu_206_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_1A));
    add_ln29_12_fu_212_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_1C));
    add_ln29_13_fu_218_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_1E));
    add_ln29_1_fu_140_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_4));
    add_ln29_2_fu_146_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_6));
    add_ln29_3_fu_152_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_8));
    add_ln29_4_fu_158_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_A));
    add_ln29_5_fu_164_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_C));
    add_ln29_6_fu_170_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_E));
    add_ln29_7_fu_182_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_12));
    add_ln29_8_fu_188_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_14));
    add_ln29_9_fu_194_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_16));
    add_ln29_fu_134_p2 <= std_logic_vector(unsigned(trunc_ln29_fu_130_p1) + unsigned(ap_const_lv5_2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_done)
    begin
        if ((grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done)
    begin
        if ((grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done, ap_CS_fsm_state4)
    begin
        if ((((grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    attn_scale_V <= ap_const_lv20_80000;

    attn_scale_V_ap_vld_assign_proc : process(grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            attn_scale_V_ap_vld <= ap_const_logic_1;
        else 
            attn_scale_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start_reg;
    grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start_reg;

    m_axi_weights_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARADDR, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARADDR, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARADDR <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARADDR <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARADDR;
        else 
            m_axi_weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_weights_ARBURST_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARBURST, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARBURST, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARBURST <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARBURST <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARBURST;
        else 
            m_axi_weights_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_weights_ARCACHE_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARCACHE, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARCACHE, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARCACHE <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARCACHE <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARCACHE;
        else 
            m_axi_weights_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_weights_ARID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARID, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARID, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARID <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARID <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARID;
        else 
            m_axi_weights_ARID <= "X";
        end if; 
    end process;


    m_axi_weights_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLEN, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLEN, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARLEN <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARLEN <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLEN;
        else 
            m_axi_weights_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_weights_ARLOCK_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLOCK, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLOCK, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARLOCK <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARLOCK <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARLOCK;
        else 
            m_axi_weights_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_weights_ARPROT_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARPROT, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARPROT, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARPROT <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARPROT <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARPROT;
        else 
            m_axi_weights_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_weights_ARQOS_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARQOS, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARQOS, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARQOS <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARQOS <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARQOS;
        else 
            m_axi_weights_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_weights_ARREGION_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARREGION, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARREGION, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARREGION <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARREGION <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARREGION;
        else 
            m_axi_weights_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_weights_ARSIZE_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARSIZE, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARSIZE, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARSIZE <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARSIZE <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARSIZE;
        else 
            m_axi_weights_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_weights_ARUSER_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARUSER, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARUSER, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARUSER <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARUSER <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARUSER;
        else 
            m_axi_weights_ARUSER <= "X";
        end if; 
    end process;


    m_axi_weights_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARVALID, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_ARVALID <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_ARVALID <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_ARVALID;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_RREADY, grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_weights_RREADY <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_m_axi_weights_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_weights_RREADY <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_m_axi_weights_RREADY;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    norm_eps_V <= ap_const_lv3_4;

    norm_eps_V_ap_vld_assign_proc : process(grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            norm_eps_V_ap_vld <= ap_const_logic_1;
        else 
            norm_eps_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patch_embed_bias_address0 <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_address0;
    patch_embed_bias_ce0 <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_ce0;
    patch_embed_bias_d0 <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_d0;
    patch_embed_bias_we0 <= grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_patch_embed_bias_we0;
    patch_embed_weights_address0 <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_address0;
    patch_embed_weights_ce0 <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_ce0;
    patch_embed_weights_d0 <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_d0;
    patch_embed_weights_we0 <= grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_patch_embed_weights_we0;
    shl_ln38_10_fu_323_p3 <= (add_ln29_9_fu_194_p2 & ap_const_lv3_0);
    shl_ln38_11_fu_332_p3 <= (add_ln29_10_fu_200_p2 & ap_const_lv3_0);
    shl_ln38_12_fu_341_p3 <= (add_ln29_11_fu_206_p2 & ap_const_lv3_0);
    shl_ln38_13_fu_350_p3 <= (add_ln29_12_fu_212_p2 & ap_const_lv3_0);
    shl_ln38_14_fu_359_p3 <= (add_ln29_13_fu_218_p2 & ap_const_lv3_0);
    shl_ln38_1_fu_233_p3 <= (add_ln29_fu_134_p2 & ap_const_lv3_0);
    shl_ln38_2_fu_242_p3 <= (add_ln29_1_fu_140_p2 & ap_const_lv3_0);
    shl_ln38_3_fu_251_p3 <= (add_ln29_2_fu_146_p2 & ap_const_lv3_0);
    shl_ln38_4_fu_260_p3 <= (add_ln29_3_fu_152_p2 & ap_const_lv3_0);
    shl_ln38_5_fu_269_p3 <= (add_ln29_4_fu_158_p2 & ap_const_lv3_0);
    shl_ln38_6_fu_278_p3 <= (add_ln29_5_fu_164_p2 & ap_const_lv3_0);
    shl_ln38_7_fu_287_p3 <= (add_ln29_6_fu_170_p2 & ap_const_lv3_0);
    shl_ln38_8_fu_296_p3 <= (xor_ln29_fu_176_p2 & ap_const_lv3_0);
    shl_ln38_9_fu_305_p3 <= (add_ln29_7_fu_182_p2 & ap_const_lv3_0);
    shl_ln38_s_fu_314_p3 <= (add_ln29_8_fu_188_p2 & ap_const_lv3_0);
    shl_ln_fu_224_p3 <= (trunc_ln29_fu_130_p1 & ap_const_lv3_0);
    trunc_ln16_fu_125_p1 <= patch_embed_bias_load(5 - 1 downto 0);
    trunc_ln29_fu_130_p1 <= patch_embed_weights_load(5 - 1 downto 0);
    xor_ln29_fu_176_p2 <= (trunc_ln29_fu_130_p1 xor ap_const_lv5_10);
end behav;
