$date
	Tue Aug 19 11:58:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_link_top $end
$var wire 8 ! last_byte [7:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % req $end
$var wire 8 & last_byte [7:0] $end
$var wire 1 " done $end
$var wire 8 ' data [7:0] $end
$var wire 1 ( ack $end
$scope module u_master $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 ( ack $end
$var reg 8 ) data [7:0] $end
$var reg 1 " done $end
$var reg 2 * idx [1:0] $end
$var reg 1 % req $end
$var reg 3 + state [2:0] $end
$upscope $end
$scope module u_slave $end
$var wire 1 # clk $end
$var wire 8 , data_in [7:0] $end
$var wire 1 % req $end
$var wire 1 $ rst $end
$var reg 1 ( ack $end
$var reg 8 - last_byte [7:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
x(
bx '
bx &
x%
1$
0#
x"
bx !
$end
#5
0"
b0 '
b0 )
b0 ,
0%
b0 *
b0 +
b0 !
b0 &
b0 -
0(
b0 .
1#
#10
0#
#15
1#
#20
0#
#25
b1 +
0$
1#
#30
0#
#35
b10 +
1%
b10100000 '
b10100000 )
b10100000 ,
1#
#40
0#
#45
b1 .
1(
b10100000 !
b10100000 &
b10100000 -
1#
#50
0#
#55
b10 .
b11 +
1#
#60
0#
#65
b100 +
0%
b11 .
1#
#70
0#
#75
b0 .
0(
1#
#80
0#
#85
b101 +
1#
#90
0#
#95
b1 +
b1 *
1#
#100
0#
#105
b10 +
1%
b10100001 '
b10100001 )
b10100001 ,
1#
#110
0#
#115
b1 .
1(
b10100001 !
b10100001 &
b10100001 -
1#
#120
0#
#125
b11 +
b10 .
1#
#130
0#
#135
b11 .
b100 +
0%
1#
#140
0#
#145
b0 .
0(
1#
#150
0#
#155
b101 +
1#
#160
0#
#165
b1 +
b10 *
1#
#170
0#
#175
b10 +
1%
b10100010 '
b10100010 )
b10100010 ,
1#
#180
0#
#185
b1 .
1(
b10100010 !
b10100010 &
b10100010 -
1#
#190
0#
#195
b10 .
b11 +
1#
#200
0#
#205
b100 +
0%
b11 .
1#
#210
0#
#215
b0 .
0(
1#
#220
0#
#225
b101 +
1#
#230
0#
#235
b1 +
b11 *
1#
#240
0#
#245
b10 +
1%
b10100011 '
b10100011 )
b10100011 ,
1#
#250
0#
#255
b1 .
1(
b10100011 !
b10100011 &
b10100011 -
1#
#260
0#
#265
b11 +
b10 .
1#
#270
0#
#275
b11 .
b100 +
0%
1#
#280
0#
#285
b0 .
0(
1#
#290
0#
#295
b101 +
1#
#300
0#
#305
b110 +
1"
1#
#310
0#
#315
b0 +
0"
1#
#320
0#
#325
b1 +
b0 *
1#
#330
0#
#335
b10 +
1%
b10100000 '
b10100000 )
b10100000 ,
1#
#340
0#
#345
b1 .
1(
b10100000 !
b10100000 &
b10100000 -
1#
#350
0#
#355
b10 .
b11 +
1#
#360
0#
#365
b100 +
0%
b11 .
1#
#370
0#
#375
b0 .
0(
1#
#380
0#
#385
b101 +
1#
#390
0#
#395
b1 +
b1 *
1#
#400
0#
#405
b10 +
1%
b10100001 '
b10100001 )
b10100001 ,
1#
#410
0#
#415
b1 .
1(
b10100001 !
b10100001 &
b10100001 -
1#
#420
0#
#425
b11 +
b10 .
1#
#430
0#
#435
b11 .
b100 +
0%
1#
#440
0#
#445
b0 .
0(
1#
#450
0#
#455
b101 +
1#
#460
0#
#465
b1 +
b10 *
1#
#470
0#
#475
b10 +
1%
b10100010 '
b10100010 )
b10100010 ,
1#
#480
0#
#485
b1 .
1(
b10100010 !
b10100010 &
b10100010 -
1#
#490
0#
#495
b10 .
b11 +
1#
#500
0#
#505
b100 +
0%
b11 .
1#
#510
0#
#515
b0 .
0(
1#
#520
0#
#525
b101 +
1#
#530
0#
#535
b1 +
b11 *
1#
#540
0#
#545
b10 +
1%
b10100011 '
b10100011 )
b10100011 ,
1#
#550
0#
#555
b1 .
1(
b10100011 !
b10100011 &
b10100011 -
1#
#560
0#
#565
b11 +
b10 .
1#
#570
0#
#575
b11 .
b100 +
0%
1#
#580
0#
#585
b0 .
0(
1#
#590
0#
#595
b101 +
1#
#600
0#
#605
b110 +
1"
1#
#610
0#
#615
b0 +
0"
1#
#620
0#
#625
b1 +
b0 *
1#
#630
0#
#635
b10 +
1%
b10100000 '
b10100000 )
b10100000 ,
1#
#640
0#
#645
b1 .
1(
b10100000 !
b10100000 &
b10100000 -
1#
#650
0#
#655
b10 .
b11 +
1#
#660
0#
#665
b100 +
0%
b11 .
1#
#670
0#
#675
b0 .
0(
1#
#680
0#
#685
b101 +
1#
#690
0#
#695
b1 +
b1 *
1#
#700
0#
#705
b10 +
1%
b10100001 '
b10100001 )
b10100001 ,
1#
#710
0#
#715
b1 .
1(
b10100001 !
b10100001 &
b10100001 -
1#
#720
0#
#725
b11 +
b10 .
1#
#730
0#
#735
b11 .
b100 +
0%
1#
#740
0#
#745
b0 .
0(
1#
#750
0#
#755
b101 +
1#
#760
0#
#765
b1 +
b10 *
1#
#770
0#
#775
b10 +
1%
b10100010 '
b10100010 )
b10100010 ,
1#
#780
0#
#785
b1 .
1(
b10100010 !
b10100010 &
b10100010 -
1#
#790
0#
#795
b10 .
b11 +
1#
#800
0#
#805
b100 +
0%
b11 .
1#
#810
0#
#815
b0 .
0(
1#
#820
0#
#825
b101 +
1#
