$comment
	File created using the following command:
		vcd file add7seg.msim.vcd -direction
$end
$date
	Tue Nov 16 14:43:18 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module add7seg_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # cin $end
$var wire 1 $ D0 [0] $end
$var wire 1 % D0 [1] $end
$var wire 1 & D0 [2] $end
$var wire 1 ' D0 [3] $end
$var wire 1 ( D0 [4] $end
$var wire 1 ) D0 [5] $end
$var wire 1 * D0 [6] $end
$var wire 1 + D1 [0] $end
$var wire 1 , D1 [1] $end
$var wire 1 - D1 [2] $end
$var wire 1 . D1 [3] $end
$var wire 1 / D1 [4] $end
$var wire 1 0 D1 [5] $end
$var wire 1 1 D1 [6] $end
$var wire 1 2 D2 [0] $end
$var wire 1 3 D2 [1] $end
$var wire 1 4 D2 [2] $end
$var wire 1 5 D2 [3] $end
$var wire 1 6 D2 [4] $end
$var wire 1 7 D2 [5] $end
$var wire 1 8 D2 [6] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? D2[6]~output_o $end
$var wire 1 @ D2[5]~output_o $end
$var wire 1 A D2[4]~output_o $end
$var wire 1 B D2[3]~output_o $end
$var wire 1 C D2[2]~output_o $end
$var wire 1 D D2[1]~output_o $end
$var wire 1 E D2[0]~output_o $end
$var wire 1 F D1[6]~output_o $end
$var wire 1 G D1[5]~output_o $end
$var wire 1 H D1[4]~output_o $end
$var wire 1 I D1[3]~output_o $end
$var wire 1 J D1[2]~output_o $end
$var wire 1 K D1[1]~output_o $end
$var wire 1 L D1[0]~output_o $end
$var wire 1 M D0[6]~output_o $end
$var wire 1 N D0[5]~output_o $end
$var wire 1 O D0[4]~output_o $end
$var wire 1 P D0[3]~output_o $end
$var wire 1 Q D0[2]~output_o $end
$var wire 1 R D0[1]~output_o $end
$var wire 1 S D0[0]~output_o $end
$var wire 1 T a[7]~input_o $end
$var wire 1 U a[5]~input_o $end
$var wire 1 V a[1]~input_o $end
$var wire 1 W b[1]~input_o $end
$var wire 1 X a[0]~input_o $end
$var wire 1 Y cin~input_o $end
$var wire 1 Z b[0]~input_o $end
$var wire 1 [ FA1|COUT~0_combout $end
$var wire 1 \ FA2|COUT~0_combout $end
$var wire 1 ] a[2]~input_o $end
$var wire 1 ^ b[2]~input_o $end
$var wire 1 _ FA3|COUT~0_combout $end
$var wire 1 ` b[3]~input_o $end
$var wire 1 a a[3]~input_o $end
$var wire 1 b FA3|S~0_combout $end
$var wire 1 c comp1|z~0_combout $end
$var wire 1 d comp1|z~1_combout $end
$var wire 1 e a[4]~input_o $end
$var wire 1 f b[4]~input_o $end
$var wire 1 g FA5|COUT~0_combout $end
$var wire 1 h a[6]~input_o $end
$var wire 1 i b[6]~input_o $end
$var wire 1 j FA7|S~0_combout $end
$var wire 1 k b[5]~input_o $end
$var wire 1 l comp2|z~0_combout $end
$var wire 1 m b[7]~input_o $end
$var wire 1 n FA6|COUT~0_combout $end
$var wire 1 o FA7|COUT~0_combout $end
$var wire 1 p comp2|z~1_combout $end
$var wire 1 q FA7|S~1_combout $end
$var wire 1 r FA8|S~0_combout $end
$var wire 1 s FA8|S~1_combout $end
$var wire 1 t FA6|S~0_combout $end
$var wire 1 u mux8|O~0_combout $end
$var wire 1 v mux6|O~0_combout $end
$var wire 1 w mux7|O~0_combout $end
$var wire 1 x mux5|O~0_combout $end
$var wire 1 y mux5|O~1_combout $end
$var wire 1 z d1|WideOr6~0_combout $end
$var wire 1 { d1|WideOr5~0_combout $end
$var wire 1 | d1|WideOr4~0_combout $end
$var wire 1 } d1|WideOr3~0_combout $end
$var wire 1 ~ d1|WideOr2~0_combout $end
$var wire 1 !! d1|WideOr1~0_combout $end
$var wire 1 "! d1|WideOr0~0_combout $end
$var wire 1 #! FA4|S~0_combout $end
$var wire 1 $! FA3|S~1_combout $end
$var wire 1 %! FA2|S~0_combout $end
$var wire 1 &! mux4|O~0_combout $end
$var wire 1 '! mux3|O~0_combout $end
$var wire 1 (! mux1|O~0_combout $end
$var wire 1 )! mux1|O~1_combout $end
$var wire 1 *! mux2|O~0_combout $end
$var wire 1 +! d0|WideOr6~0_combout $end
$var wire 1 ,! d0|WideOr5~0_combout $end
$var wire 1 -! d0|WideOr4~0_combout $end
$var wire 1 .! d0|WideOr3~0_combout $end
$var wire 1 /! d0|WideOr2~0_combout $end
$var wire 1 0! d0|WideOr1~0_combout $end
$var wire 1 1! d0|WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001000 !
b1110101 "
0#
1*
0)
0(
1'
1&
1%
1$
11
10
1/
1.
1-
0,
1+
08
07
06
05
14
13
02
09
1:
x;
1<
1=
1>
0?
0@
0A
0B
1C
1D
0E
1F
1G
1H
1I
1J
0K
1L
1M
0N
0O
1P
1Q
1R
1S
1T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
1^
0_
0`
1a
1b
1c
1d
0e
1f
1g
0h
1i
1j
1k
0l
0m
1n
1o
1p
0q
1r
0s
0t
0u
1v
1w
0x
0y
1z
0{
0|
0}
0~
1!!
0"!
1#!
1$!
0%!
0&!
0'!
0(!
1)!
1*!
1+!
1,!
1-!
0.!
0/!
00!
01!
$end
#500000
b10001001 !
b1110111 "
b1110110 "
0Z
1W
1X
1%!
0*!
1'!
10!
0,!
1N
0R
0%
1)
#1000000
