

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Jan 23 17:37:09 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.486|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+-------+-------+-------+-------+---------+
        |                    |                 |    Latency    |    Interval   | Pipeline|
        |      Instance      |      Module     |  min  |  max  |  min  |  max  |   Type  |
        +--------------------+-----------------+-------+-------+-------+-------+---------+
        |pix_average_U0      |pix_average      |  10252|  10252|  10252|  10252|   none  |
        |read_pixel_data_U0  |read_pixel_data  |      ?|      ?|      ?|      ?|   none  |
        |send_output_U0      |send_output      |  10242|  10242|  10242|  10242|   none  |
        +--------------------+-----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |      150|      -|     786|    3284|
|Instance         |      108|     16|    2399|    1300|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      258|     16|    3185|    4586|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       23|   ~0  |   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF  | LUT |
    +--------------------+-----------------+---------+-------+------+-----+
    |pix_average_U0      |pix_average      |      108|     16|  2225|  994|
    |read_pixel_data_U0  |read_pixel_data  |        0|      0|   153|  175|
    |send_output_U0      |send_output      |        0|      0|    21|  131|
    +--------------------+-----------------+---------+-------+------+-----+
    |Total               |                 |      108|     16|  2399| 1300|
    +--------------------+-----------------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+-----+------+-------+-----+---------+
    |          Name          | BRAM_18K|  FF |  LUT | Depth | Bits| Size:D*B|
    +------------------------+---------+-----+------+-------+-----+---------+
    |AveragedOut_V_Data_V_U  |       72|  234|  1151|  10240|  128|  1310720|
    |AveragedOut_V_User_V_U  |        3|  159|   491|  10240|    4|    40960|
    |VideoBuffer_V_Data_V_U  |       72|  234|  1151|  10240|  128|  1310720|
    |VideoBuffer_V_User_V_U  |        3|  159|   491|  10240|    4|    40960|
    +------------------------+---------+-----+------+-------+-----+---------+
    |Total                   |      150|  786|  3284|  40960|  264|  2703360|
    +------------------------+---------+-----+------+-------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|VideoIn_TDATA    |  in |  128|    axis    |  VideoIn_V_Data_V |    pointer   |
|VideoIn_TUSER    |  in |    4|    axis    |  VideoIn_V_User_V |    pointer   |
|VideoIn_TVALID   |  in |    1|    axis    |  VideoIn_V_User_V |    pointer   |
|VideoIn_TREADY   | out |    1|    axis    |  VideoIn_V_User_V |    pointer   |
|VideoOut_TDATA   | out |  128|    axis    | VideoOut_V_Data_V |    pointer   |
|VideoOut_TUSER   | out |    4|    axis    | VideoOut_V_User_V |    pointer   |
|VideoOut_TVALID  | out |    1|    axis    | VideoOut_V_User_V |    pointer   |
|VideoOut_TREADY  |  in |    1|    axis    | VideoOut_V_User_V |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs |     myproject     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |     myproject     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     myproject     | return value |
|ap_done          | out |    1| ap_ctrl_hs |     myproject     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     myproject     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     myproject     | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |     myproject     | return value |
+-----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%VideoBuffer_V_Data_V = alloca i128, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:248]   --->   Operation 7 'alloca' 'VideoBuffer_V_Data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 10240> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%VideoBuffer_V_User_V = alloca i4, align 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:248]   --->   Operation 8 'alloca' 'VideoBuffer_V_User_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 10240> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%AveragedOut_V_Data_V = alloca i128, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:251]   --->   Operation 9 'alloca' 'AveragedOut_V_Data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 10240> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%AveragedOut_V_User_V = alloca i4, align 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:251]   --->   Operation 10 'alloca' 'AveragedOut_V_User_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 10240> <FIFO>
ST_1 : Operation 11 [2/2] (0.83ns)   --->   "call fastcc void @read_pixel_data(i128* %VideoIn_V_Data_V, i4* %VideoIn_V_User_V, i128* %VideoBuffer_V_Data_V, i4* %VideoBuffer_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:254]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @read_pixel_data(i128* %VideoIn_V_Data_V, i4* %VideoIn_V_User_V, i128* %VideoBuffer_V_Data_V, i4* %VideoBuffer_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:254]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @pix_average(i128* %VideoBuffer_V_Data_V, i4* %VideoBuffer_V_User_V, i128* %AveragedOut_V_Data_V, i4* %AveragedOut_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:256]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @pix_average(i128* %VideoBuffer_V_Data_V, i4* %VideoBuffer_V_User_V, i128* %AveragedOut_V_Data_V, i4* %AveragedOut_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:256]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @send_output(i128* %AveragedOut_V_Data_V, i4* %AveragedOut_V_User_V, i128* %VideoOut_V_Data_V, i4* %VideoOut_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:258]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:246]   --->   Operation 16 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %VideoOut_V_Data_V, i4* %VideoOut_V_User_V, [5 x i8]* @p_str312, i32 0, i32 0, [5 x i8]* @p_str413, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %VideoIn_V_Data_V, i4* %VideoIn_V_User_V, [5 x i8]* @p_str312, i32 0, i32 0, [5 x i8]* @p_str413, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @VideoBuffer_OC_V_OC_1, i32 1, [1 x i8]* @p_str58, [1 x i8]* @p_str58, i32 10240, i32 10240, i128* %VideoBuffer_V_Data_V, i128* %VideoBuffer_V_Data_V)"   --->   Operation 19 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %VideoBuffer_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @VideoBuffer_OC_V_OC_s, i32 1, [1 x i8]* @p_str65, [1 x i8]* @p_str65, i32 10240, i32 10240, i4* %VideoBuffer_V_User_V, i4* %VideoBuffer_V_User_V)"   --->   Operation 21 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %VideoBuffer_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @AveragedOut_OC_V_OC_1, i32 1, [1 x i8]* @p_str72, [1 x i8]* @p_str72, i32 10240, i32 10240, i128* %AveragedOut_V_Data_V, i128* %AveragedOut_V_Data_V)"   --->   Operation 23 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %AveragedOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @AveragedOut_OC_V_OC_s, i32 1, [1 x i8]* @p_str79, [1 x i8]* @p_str79, i32 10240, i32 10240, i4* %AveragedOut_V_User_V, i4* %AveragedOut_V_User_V)"   --->   Operation 25 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %AveragedOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/2] (0.69ns)   --->   "call fastcc void @send_output(i128* %AveragedOut_V_Data_V, i4* %AveragedOut_V_User_V, i128* %VideoOut_V_Data_V, i4* %VideoOut_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:258]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:259]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ VideoIn_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VideoIn_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VideoOut_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VideoOut_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataBuf_Data_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cntr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sum_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
VideoBuffer_V_Data_V (alloca              ) [ 0111111]
VideoBuffer_V_User_V (alloca              ) [ 0111111]
AveragedOut_V_Data_V (alloca              ) [ 0011111]
AveragedOut_V_User_V (alloca              ) [ 0011111]
StgValue_12          (call                ) [ 0000000]
StgValue_14          (call                ) [ 0000000]
StgValue_16          (specdataflowpipeline) [ 0000000]
StgValue_17          (specinterface       ) [ 0000000]
StgValue_18          (specinterface       ) [ 0000000]
empty                (specchannel         ) [ 0000000]
StgValue_20          (specinterface       ) [ 0000000]
empty_17             (specchannel         ) [ 0000000]
StgValue_22          (specinterface       ) [ 0000000]
empty_18             (specchannel         ) [ 0000000]
StgValue_24          (specinterface       ) [ 0000000]
empty_19             (specchannel         ) [ 0000000]
StgValue_26          (specinterface       ) [ 0000000]
StgValue_27          (call                ) [ 0000000]
StgValue_28          (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="VideoIn_V_Data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VideoIn_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="VideoIn_V_User_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VideoIn_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="VideoOut_V_Data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VideoOut_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="VideoOut_V_User_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VideoOut_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataBuf_Data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataBuf_Data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cntr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_V_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_V_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_V_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sum_V_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sum_V_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sum_V_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pixel_data"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_average"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_output"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VideoBuffer_OC_V_OC_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VideoBuffer_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AveragedOut_OC_V_OC_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AveragedOut_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="VideoBuffer_V_Data_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="VideoBuffer_V_Data_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="VideoBuffer_V_User_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="VideoBuffer_V_User_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="AveragedOut_V_Data_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AveragedOut_V_Data_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="AveragedOut_V_User_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AveragedOut_V_User_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_pix_average_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="2"/>
<pin id="147" dir="0" index="2" bw="4" slack="2"/>
<pin id="148" dir="0" index="3" bw="128" slack="2"/>
<pin id="149" dir="0" index="4" bw="4" slack="2"/>
<pin id="150" dir="0" index="5" bw="32" slack="0"/>
<pin id="151" dir="0" index="6" bw="21" slack="0"/>
<pin id="152" dir="0" index="7" bw="21" slack="0"/>
<pin id="153" dir="0" index="8" bw="21" slack="0"/>
<pin id="154" dir="0" index="9" bw="21" slack="0"/>
<pin id="155" dir="0" index="10" bw="21" slack="0"/>
<pin id="156" dir="0" index="11" bw="21" slack="0"/>
<pin id="157" dir="0" index="12" bw="21" slack="0"/>
<pin id="158" dir="0" index="13" bw="21" slack="0"/>
<pin id="159" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_read_pixel_data_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="128" slack="0"/>
<pin id="175" dir="0" index="4" bw="4" slack="0"/>
<pin id="176" dir="0" index="5" bw="128" slack="0"/>
<pin id="177" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_send_output_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="128" slack="4"/>
<pin id="185" dir="0" index="2" bw="4" slack="4"/>
<pin id="186" dir="0" index="3" bw="128" slack="0"/>
<pin id="187" dir="0" index="4" bw="4" slack="0"/>
<pin id="188" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_15/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="VideoBuffer_V_Data_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="VideoBuffer_V_Data_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="VideoBuffer_V_User_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="VideoBuffer_V_User_V "/>
</bind>
</comp>

<comp id="204" class="1005" name="AveragedOut_V_Data_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="2"/>
<pin id="206" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="AveragedOut_V_Data_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="AveragedOut_V_User_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="2"/>
<pin id="212" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="AveragedOut_V_User_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="144" pin=12"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="195"><net_src comp="128" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="201"><net_src comp="132" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="207"><net_src comp="136" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="213"><net_src comp="140" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="182" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: VideoIn_V_Data_V | {}
	Port: VideoIn_V_User_V | {}
	Port: VideoOut_V_Data_V | {5 6 }
	Port: VideoOut_V_User_V | {5 6 }
	Port: DataBuf_Data_V | {1 2 }
	Port: cntr | {3 4 }
	Port: sum_V_0 | {3 4 }
	Port: sum_V_1 | {3 4 }
	Port: sum_V_2 | {3 4 }
	Port: sum_V_3 | {3 4 }
	Port: sum_V_4 | {3 4 }
	Port: sum_V_5 | {3 4 }
	Port: sum_V_6 | {3 4 }
	Port: sum_V_7 | {3 4 }
 - Input state : 
	Port: myproject : VideoIn_V_Data_V | {1 2 }
	Port: myproject : VideoIn_V_User_V | {1 2 }
	Port: myproject : VideoOut_V_Data_V | {}
	Port: myproject : VideoOut_V_User_V | {}
	Port: myproject : DataBuf_Data_V | {1 2 }
	Port: myproject : cntr | {3 4 }
	Port: myproject : sum_V_0 | {3 4 }
	Port: myproject : sum_V_1 | {3 4 }
	Port: myproject : sum_V_2 | {3 4 }
	Port: myproject : sum_V_3 | {3 4 }
	Port: myproject : sum_V_4 | {3 4 }
	Port: myproject : sum_V_5 | {3 4 }
	Port: myproject : sum_V_6 | {3 4 }
	Port: myproject : sum_V_7 | {3 4 }
  - Chain level:
	State 1
		StgValue_11 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |   grp_pix_average_fu_144   |    16   |  28.056 |   2371  |   769   |
|   call   | grp_read_pixel_data_fu_170 |    0    |  3.507  |    26   |    42   |
|          |   grp_send_output_fu_182   |    0    |    0    |    29   |    34   |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    16   |  31.563 |   2426  |   845   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|AveragedOut_V_Data_V_reg_204|   128  |
|AveragedOut_V_User_V_reg_210|    4   |
|VideoBuffer_V_Data_V_reg_192|   128  |
|VideoBuffer_V_User_V_reg_198|    4   |
+----------------------------+--------+
|            Total           |   264  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   31   |  2426  |   845  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   264  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   31   |  2690  |   845  |
+-----------+--------+--------+--------+--------+
