input logic [3:0] strg_ub_agg_write_addr_gen_0_starting_addr	SOLVE
input logic [5:0] [3:0] strg_ub_agg_write_addr_gen_0_strides	SOLVE
input logic [5:0] [3:0] strg_ub_agg_read_addr_gen_1_strides	SOLVE
input logic [5:0] [15:0] strg_ub_agg_write_sched_gen_0_sched_addr_gen_strides	SOLVE
input logic [5:0] strg_ub_port_sel_addr_strides	SOLVE
input logic [5:0] [3:0] strg_ub_agg_read_addr_gen_0_strides	SOLVE
input logic [3:0] strg_ub_out_port_sel_addr_starting_addr	SOLVE
input logic [3:0] strg_ub_agg_read_addr_gen_1_starting_addr	SOLVE
input logic [3:0] strg_ub_agg_write_addr_gen_1_starting_addr	SOLVE
input logic [5:0] [15:0] strg_ub_loops_in2buf_0_ranges	SOLVE
input logic [3:0] strg_ub_loops_in2buf_autovec_write_dimensionality	SOLVE
input logic [3:0] strg_ub_loops_in2buf_1_dimensionality	SOLVE
input logic [15:0] strg_ub_agg_write_sched_gen_1_sched_addr_gen_starting_addr	SOLVE
input logic [15:0] strg_ub_input_sched_gen_sched_addr_gen_starting_addr	SOLVE
input logic [5:0] [3:0] strg_ub_out_port_sel_addr_strides	SOLVE
input logic [3:0] strg_ub_loops_in2buf_0_dimensionality	SOLVE
input logic [5:0] [15:0] strg_ub_loops_in2buf_1_ranges	SOLVE
input logic [5:0] [15:0] strg_ub_input_sched_gen_sched_addr_gen_strides	SOLVE
input logic [3:0] strg_ub_agg_read_addr_gen_0_starting_addr	SOLVE
input logic [5:0] [3:0] strg_ub_agg_write_addr_gen_1_strides	SOLVE
input logic [5:0] [15:0] strg_ub_loops_in2buf_autovec_write_ranges	SOLVE
input logic [15:0] strg_ub_agg_write_sched_gen_0_sched_addr_gen_starting_addr	SOLVE
input logic [5:0] [15:0] strg_ub_agg_write_sched_gen_1_sched_addr_gen_strides	SOLVE
input logic strg_ub_port_sel_addr_starting_addr	SOLVE
input logic [1:0] [15:0] data_in SEQUENCE
output logic [1:0] valid_in SEQUENCE
output logic [3:0] [15:0] strg_ub.sram_write_data SEQUENCE
output logic [0:0] strg_ub.write SEQUENCE
input logic chain_chain_en  SET0
input logic tile_en SET1
input logic clk_en  SET1
input logic clk CLK
input logic [1:0] mode  SET0
input logic rst_n   RSTN
input logic flush   SET0
