Determining the location of the ModelSim executable...

Using: P:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off p2_02 -c p2_02 --vector_source="D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/Waveform.vwf" --testbench_file="D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Sep 23 14:35:41 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off p2_02 -c p2_02 --vector_source="D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/Waveform.vwf" --testbench_file="D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim/" p2_02 -c p2_02

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Sep 23 14:35:42 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim/" p2_02 -c p2_02
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204018): Generated files "p2_02.vo" and "p2_02_v.sdo" in directory "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Sat Sep 23 14:35:42 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim/p2_02.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

P:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do p2_02.do

Reading pref.tcl


# 2020.1


# do p2_02.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 14:35:43 on Sep 23,2023
# vlog -work work p2_02.vo 

# -- Compiling module BatalhaNaval

# 

# Top level modules:
# 	BatalhaNaval

# End time: 14:35:43 on Sep 23,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 14:35:43 on Sep 23,2023

# vlog -work work Waveform.vwf.vt 

# -- Compiling module BatalhaNaval_vlg_vec_tst

# 

# Top level modules:
# 	BatalhaNaval_vlg_vec_tst

# End time: 14:35:43 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.tb_clock_divider_vlg_vec_tst 
# Start time: 14:35:43 on Sep 23,2023
# Loading work.tb_clock_divider_vlg_vec_tst
# Loading work.tb_clock_divider
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register

# after#25

# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 50 ns  Iteration: 0  Instance: /tb_clock_divider_vlg_vec_tst

# End time: 14:35:44 on Sep 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/Waveform.vwf...

Reading D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim/p2_02.msim.vcd...

Processing channel transitions... 

Warning: acerto - signal not found in VCD.

Warning: clk - signal not found in VCD.

Warning: jogador1_coord[2] - signal not found in VCD.

Warning: jogador1_coord[1] - signal not found in VCD.

Warning: jogador1_coord[0] - signal not found in VCD.

Warning: jogador2_coord[2] - signal not found in VCD.

Warning: jogador2_coord[1] - signal not found in VCD.

Warning: jogador2_coord[0] - signal not found in VCD.

Warning: rst - signal not found in VCD.

Writing the resulting VWF to D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/qsim/p2_02_20230923143544.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.