Running: /usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/l2/noirbent/Documents/Archi/FSM/toplevel_isim_beh.exe -prj /home/l2/noirbent/Documents/Archi/FSM/toplevel_beh.prj work.toplevel 
ISim M.81d (signature 0x141a37e9)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/l2/noirbent/Documents/Archi/FSM/toplevel.vhf" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 35176 KB
Fuse CPU Usage: 130 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling package vcomponents
Compiling architecture and3_v of entity and3 [and3_default]
Compiling architecture and2_v of entity and2 [and2_default]
Compiling architecture and3b1_v of entity and3b1 [and3b1_default]
Compiling architecture or2_v of entity or2 [or2_default]
Compiling architecture behavioral of entity m2_1e_mxilinx_toplevel [m2_1e_mxilinx_toplevel_default]
Compiling architecture muxf5_v of entity muxf5 [muxf5_default]
Compiling architecture behavioral of entity m4_1e_mxilinx_toplevel [m4_1e_mxilinx_toplevel_default]
Compiling architecture fdr_v of entity fdr [\FDR('0')\]
Compiling architecture vcc_v of entity vcc [vcc_default]
Compiling architecture inv_v of entity inv [inv_default]
Compiling architecture gnd_v of entity gnd [gnd_default]
Compiling architecture behavioral of entity toplevel
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable /home/l2/noirbent/Documents/Archi/FSM/toplevel_isim_beh.exe
Fuse Memory Usage: 76180 KB
Fuse CPU Usage: 160 ms
GCC CPU Usage: 280 ms
