verilog xil_defaultlib --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/cf48/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2875/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2c14/hdl/verilog" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_axis_data_fifo_0_0/sim/system_axis_data_fifo_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \

sv xil_defaultlib --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/cf48/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2875/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2c14/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/sim/bd_44e3_s01a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/sim/bd_44e3_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/sim/bd_44e3_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/sim/bd_44e3_m00arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/sim/bd_44e3_m00rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/sim/bd_44e3_m00awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/sim/bd_44e3_m00wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/sim/bd_44e3_m00bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/sim/bd_44e3_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/sim/bd_44e3_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/sim/bd_44e3_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/sim/bd_44e3_s01mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/sim/bd_44e3_s01tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/sim/bd_44e3_s01sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_arsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_rsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_awsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_wsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/cf48/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2875/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2c14/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \
"../../../bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.v" \
"../../../bd/system/ip/system_axis_data_fifo_0_1/sim/system_axis_data_fifo_0_1.v" \
"../../../bd/system/ip/system_xlconcat_0_1/sim/system_xlconcat_0_1.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_key_debounce_0_1/sim/system_key_debounce_0_1.v" \
"../../../bd/system/ip/system_util_vector_logic_0_2/sim/system_util_vector_logic_0_2.v" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/sim/bd_8562.v" \

sv xil_defaultlib --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/cf48/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2875/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2c14/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_10/sim/bd_8562_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_16/sim/bd_8562_s01a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_20/sim/bd_8562_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_26/sim/bd_8562_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_21/sim/bd_8562_m00arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_22/sim/bd_8562_m00rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_23/sim/bd_8562_m00awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_24/sim/bd_8562_m00wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_25/sim/bd_8562_m00bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_17/sim/bd_8562_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_18/sim/bd_8562_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_19/sim/bd_8562_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_13/sim/bd_8562_s01mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_14/sim/bd_8562_s01tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_15/sim/bd_8562_s01sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_11/sim/bd_8562_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_12/sim/bd_8562_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_7/sim/bd_8562_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_8/sim/bd_8562_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_9/sim/bd_8562_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_2/sim/bd_8562_arsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_3/sim/bd_8562_rsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_4/sim/bd_8562_awsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_5/sim/bd_8562_wsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_6/sim/bd_8562_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/cf48/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2875/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2c14/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_2/bd_0/ip/ip_0/sim/bd_8562_one_0.v" \
"../../../bd/system/ip/system_axi_smc_2/sim/system_axi_smc_2.v" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/sim/bd_b049.v" \

sv xil_defaultlib --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/cf48/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2875/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2c14/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_5/sim/bd_b049_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_11/sim/bd_b049_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_12/sim/bd_b049_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_6/sim/bd_b049_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_7/sim/bd_b049_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_8/sim/bd_b049_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_9/sim/bd_b049_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_10/sim/bd_b049_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_2/sim/bd_b049_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_3/sim/bd_b049_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_4/sim/bd_b049_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/cf48/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2875/hdl/verilog" --include "../../../../project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2c14/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc1_0/bd_0/ip/ip_0/sim/bd_b049_one_0.v" \
"../../../bd/system/ip/system_axi_smc1_0/sim/system_axi_smc1_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ipshared/42bd/hdl/data_status_v1_0_M0_AXI.v" \
"../../../bd/system/ipshared/42bd/hdl/data_status_v1_0.v" \
"../../../bd/system/ip/system_data_status_1_0/sim/system_data_status_1_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/sim/bd_1579_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/bd_1579_g_inst_0_gigantic_mux.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/sim/bd_1579_g_inst_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_2/sim/bd_1579_slot_0_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_3/sim/bd_1579_slot_0_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_4/sim/bd_1579_slot_0_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_5/sim/bd_1579_slot_0_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_6/sim/bd_1579_slot_0_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_1/bd_0/sim/bd_1579.v" \
"../../../bd/system/ip/system_system_ila_0_1/sim/system_system_ila_0_1.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
