Archive member included to satisfy reference by file (symbol)

../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
                              ../be_vhdl_c_bsp//obj/HAL/src/crt0.o (alt_load)
../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
                              ../be_vhdl_c_bsp//obj/HAL/src/crt0.o (alt_main)
../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
                              obj/default/hello_world_small.o (alt_putstr)
../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
                              obj/default/hello_world_small.o (usleep)
../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o) (alt_irq_init)
../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o) (altera_avalon_jtag_uart_write)
../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o) (alt_busy_sleep)
../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
/opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o) (strlen)
/opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o) (__udivsi3)
/opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                              ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o) (__mulsi3)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x0000000000000000 0x0000000000000020
onchip_ram       0x0000000000000020 0x0000000000007fe0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libstdc++.a
LOAD /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
LOAD /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
START GROUP
LOAD /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a
LOAD /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
LOAD ../be_vhdl_c_bsp//libhal_bsp.a
LOAD /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
END GROUP
LOAD /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
                0x0000000000000000                __alt_mem_onchip_ram = 0x0

.entry          0x0000000000000000       0x20
 *(.entry)
 .entry         0x0000000000000000       0x20 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
                0x0000000000000000                __reset
                0x000000000000000c                _exit

.exceptions     0x0000000000000020        0x0
                0x0000000000000020                PROVIDE (__ram_exceptions_start, ABSOLUTE (.))
                0x0000000000000020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000000000020                PROVIDE (__ram_exceptions_end, ABSOLUTE (.))
                0x0000000000000020                PROVIDE (__flash_exceptions_start, LOADADDR (.exceptions))

.text           0x0000000000000020      0x4c0
                [!provide]                        PROVIDE (stext, ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000000020       0x3c ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
                0x0000000000000020                _start
 .text          0x000000000000005c        0x0 obj/default/hello_world_small.o
 .text.startup  0x000000000000005c       0x54 obj/default/hello_world_small.o
                0x000000000000005c                main
 .text          0x00000000000000b0       0xe0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
                0x00000000000000b0                alt_load
 .text          0x0000000000000190       0x2c ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000000190                alt_main
 .text          0x00000000000001bc       0x38 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
                0x00000000000001bc                alt_putstr
 .text          0x00000000000001f4        0x4 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
                0x00000000000001f4                usleep
 .text          0x00000000000001f8       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
                0x00000000000001f8                alt_irq_init
                0x0000000000000218                alt_sys_init
 .text          0x000000000000021c       0x34 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                0x000000000000021c                altera_avalon_jtag_uart_write
 .text          0x0000000000000250       0x88 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
                0x0000000000000250                alt_busy_sleep
 .text          0x00000000000002d8        0x4 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                0x00000000000002d8                alt_dcache_flush_all
 .text          0x00000000000002dc        0x4 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                0x00000000000002dc                alt_icache_flush_all
 .text          0x00000000000002e0        0x8 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x00000000000002e0                altera_nios2_gen2_irq_init
 .text          0x00000000000002e8        0x0 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .text.strlen   0x00000000000002e8       0x1c /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                0x00000000000002e8                strlen
 .text          0x0000000000000304      0x1b4 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                0x0000000000000304                __divsi3
                0x0000000000000388                __modsi3
                0x00000000000003fc                __udivsi3
                0x0000000000000460                __umodsi3
 .text          0x00000000000004b8       0x28 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                0x00000000000004b8                __mulsi3
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (etext, ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x00000000000004e0                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start, ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start, ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start, ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end, ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                [!provide]                        PROVIDE (__CTOR_LIST__, ABSOLUTE (.))
 *(.ctors)
 *(SORT(.ctors.*))
                [!provide]                        PROVIDE (__CTOR_END__, ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__, ABSOLUTE (.))
 *(.dtors)
 *(SORT(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__, ABSOLUTE (.))
 *(.jcr)
                0x00000000000004e0                . = ALIGN (0x4)

.rodata         0x00000000000004e0       0x18
                0x00000000000004e0                PROVIDE (__ram_rodata_start, ABSOLUTE (.))
                0x00000000000004e0                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x00000000000004e0       0x18 obj/default/hello_world_small.o
                                         0x15 (size before relaxing)
 *(.rodata1)
                0x00000000000004f8                . = ALIGN (0x4)
                0x00000000000004f8                PROVIDE (__ram_rodata_end, ABSOLUTE (.))
                0x00000000000004e0                PROVIDE (__flash_rodata_start, LOADADDR (.rodata))

.rwdata         0x00000000000004f8        0x4 load address 0x00000000000004fc
                0x00000000000004f8                PROVIDE (__ram_rwdata_start, ABSOLUTE (.))
                0x00000000000004f8                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .data          0x00000000000004f8        0x0 obj/default/hello_world_small.o
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x00000000000004f8        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x00000000000004f8        0x0 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .data          0x00000000000004f8        0x0 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .data          0x00000000000004f8        0x0 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                0x00000000000084f8                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp, _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x00000000000004f8        0x4 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
                0x00000000000004f8                jtag_uart_0
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x00000000000004fc                . = ALIGN (0x4)
                0x00000000000004fc                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata, ABSOLUTE (.))
                0x00000000000004fc                PROVIDE (__ram_rwdata_end, ABSOLUTE (.))
                0x00000000000004fc                PROVIDE (__flash_rwdata_start, LOADADDR (.rwdata))

.bss            0x0000000000000500        0xc
                0x0000000000000500                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start, ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x0000000000000500        0xc ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000000500                alt_envp
                0x0000000000000504                alt_argv
                0x0000000000000508                alt_argc
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end, ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .bss           0x000000000000050c        0x0 obj/default/hello_world_small.o
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x000000000000050c        0x0 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x000000000000050c        0x0 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .bss           0x000000000000050c        0x0 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .bss           0x000000000000050c        0x0 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 *(COMMON)
                0x000000000000050c                . = ALIGN (0x4)
                0x000000000000050c                __bss_end = ABSOLUTE (.)

.onchip_ram     0x000000000000050c        0x0
                [!provide]                        PROVIDE (_alt_partition_onchip_ram_start, ABSOLUTE (.))
 *(.onchip_ram .onchip_ram. onchip_ram.*)
                0x000000000000050c                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_onchip_ram_end, ABSOLUTE (.))
                0x000000000000050c                _end = ABSOLUTE (.)
                0x000000000000050c                end = ABSOLUTE (.)
                0x000000000000050c                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_onchip_ram_load_addr, LOADADDR (.onchip_ram))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x23
 *(.comment)
 .comment       0x0000000000000000       0x23 obj/default/hello_world_small.o
                                         0x24 (size before relaxing)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x0000000000000023       0x24 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .comment       0x0000000000000023       0x24 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .comment       0x0000000000000023       0x24 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x1e8
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000048       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000068       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000088       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_aranges
                0x00000000000000a8       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_aranges
                0x00000000000000c8       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000e8       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_aranges
                0x0000000000000108       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_aranges
                0x0000000000000128       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x0000000000000148       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000168       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000188       0x20 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_aranges
                0x00000000000001a8       0x20 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_aranges
                0x00000000000001c8       0x20 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x10f8
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x92 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .debug_info    0x0000000000000092      0x13c obj/default/hello_world_small.o
 .debug_info    0x00000000000001ce      0x1c9 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .debug_info    0x0000000000000397      0x169 ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .debug_info    0x0000000000000500      0x13a ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_info    0x000000000000063a       0xd1 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_info    0x000000000000070b      0x185 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000000000000890      0x197 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_info    0x0000000000000a27       0xd8 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_info    0x0000000000000aff       0x92 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x0000000000000b91       0x92 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x0000000000000c23       0x92 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x0000000000000cb5       0xc9 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_info    0x0000000000000d7e      0x2c6 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_info    0x0000000000001044       0xb4 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_abbrev   0x0000000000000000      0x913
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012       0xb0 obj/default/hello_world_small.o
 .debug_abbrev  0x00000000000000c2       0xd8 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x000000000000019a       0xee ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x0000000000000288       0xd3 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_abbrev  0x000000000000035b       0x8d ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_abbrev  0x00000000000003e8      0x107 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x00000000000004ef       0xd5 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_abbrev  0x00000000000005c4       0x8d ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_abbrev  0x0000000000000651       0x42 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000693       0x42 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x00000000000006d5       0x42 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x0000000000000717       0x7f /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_abbrev  0x0000000000000796      0x10e /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_abbrev  0x00000000000008a4       0x6f /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_line     0x0000000000000000      0xb82
 *(.debug_line)
 .debug_line    0x0000000000000000       0x66 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000066      0x1cb obj/default/hello_world_small.o
 .debug_line    0x0000000000000231       0xa4 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .debug_line    0x00000000000002d5       0xbd ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .debug_line    0x0000000000000392       0xa7 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_line    0x0000000000000439       0xd6 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_line    0x000000000000050f      0x101 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000610       0xf0 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_line    0x0000000000000700       0xb5 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_line    0x00000000000007b5       0x4e ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000803       0x4e ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x0000000000000851       0x50 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x00000000000008a1      0x15c /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_line    0x00000000000009fd      0x105 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_line    0x0000000000000b02       0x80 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_frame    0x0000000000000000      0x254
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x2c obj/default/hello_world_small.o
 .debug_frame   0x000000000000002c       0x30 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .debug_frame   0x000000000000005c       0x2c ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
 .debug_frame   0x0000000000000088       0x30 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_frame   0x00000000000000b8       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_frame   0x00000000000000d8       0x3c ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x0000000000000114       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_frame   0x0000000000000134       0x30 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_frame   0x0000000000000164       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x0000000000000184       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x00000000000001a4       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x00000000000001c4       0x20 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_frame   0x00000000000001e4       0x50 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_frame   0x0000000000000234       0x20 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_str      0x0000000000000000      0x834
 *(.debug_str)
 .debug_str     0x0000000000000000      0x13e obj/default/hello_world_small.o
                                        0x185 (size before relaxing)
 .debug_str     0x000000000000013e      0x179 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
                                        0x260 (size before relaxing)
 .debug_str     0x00000000000002b7       0x8f ../be_vhdl_c_bsp//libhal_bsp.a(alt_main.o)
                                        0x1d9 (size before relaxing)
 .debug_str     0x0000000000000346       0x66 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
                                        0x1b6 (size before relaxing)
 .debug_str     0x00000000000003ac       0x2f ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
                                        0x17b (size before relaxing)
 .debug_str     0x00000000000003db       0x86 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
                                        0x24a (size before relaxing)
 .debug_str     0x0000000000000461       0x3f ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                                        0x239 (size before relaxing)
 .debug_str     0x00000000000004a0       0x33 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
                                        0x18f (size before relaxing)
 .debug_str     0x00000000000004d3       0x1f ../be_vhdl_c_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x179 (size before relaxing)
 .debug_str     0x00000000000004f2       0x1f ../be_vhdl_c_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                                        0x179 (size before relaxing)
 .debug_str     0x0000000000000511       0x20 ../be_vhdl_c_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x180 (size before relaxing)
 .debug_str     0x0000000000000531      0x13b /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                                        0x1e6 (size before relaxing)
 .debug_str     0x000000000000066c      0x188 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                                        0x1d3 (size before relaxing)
 .debug_str     0x00000000000007f4       0x40 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                                        0x194 (size before relaxing)

.debug_loc      0x0000000000000000      0x6ea
 *(.debug_loc)
 .debug_loc     0x0000000000000000       0x37 ../be_vhdl_c_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_loc     0x0000000000000037       0x21 ../be_vhdl_c_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_loc     0x0000000000000058       0x21 ../be_vhdl_c_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_loc     0x0000000000000079       0x8b ../be_vhdl_c_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_loc     0x0000000000000104       0x67 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_loc     0x000000000000016b       0x1e /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_loc     0x0000000000000189      0x4ce /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_loc     0x0000000000000657       0x93 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x40
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x10 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .debug_alt_sim_info
                0x0000000000000010       0x30 ../be_vhdl_c_bsp//libhal_bsp.a(alt_busy_sleep.o)
                0x0000000000008000                __alt_data_end = 0x8000
                0x0000000000008000                PROVIDE (__alt_stack_pointer, __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit, __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start, end)
                [!provide]                        PROVIDE (__alt_heap_limit, 0x8000)
OUTPUT(be_vhdl_c.elf elf32-littlenios2)

.debug_ranges   0x0000000000000000       0xe8
 .debug_ranges  0x0000000000000000       0x20 ../be_vhdl_c_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x10 obj/default/hello_world_small.o
 .debug_ranges  0x0000000000000030       0x48 ../be_vhdl_c_bsp//libhal_bsp.a(alt_load.o)
 .debug_ranges  0x0000000000000078       0x10 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_ranges  0x0000000000000088       0x60 /opt/intelFPGA/18.1_lite/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
