\hypertarget{struct_v_r_e_f___type}{}\section{V\+R\+E\+F\+\_\+\+Type Struct Reference}
\label{struct_v_r_e_f___type}\index{VREF\_Type@{VREF\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_v_r_e_f___type_acdaf356ffe42125ef3a82e4439a2e3c9}{T\+RM}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_v_r_e_f___type_a369ca7d5284929a823dab79b7d10d81f}{SC}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
V\+R\+EF -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_v_r_e_f___type_a369ca7d5284929a823dab79b7d10d81f}\label{struct_v_r_e_f___type_a369ca7d5284929a823dab79b7d10d81f}} 
\index{VREF\_Type@{VREF\_Type}!SC@{SC}}
\index{SC@{SC}!VREF\_Type@{VREF\_Type}}
\subsubsection{\texorpdfstring{SC}{SC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SC}

V\+R\+EF Status and Control Register, offset\+: 0x1 \mbox{\Hypertarget{struct_v_r_e_f___type_acdaf356ffe42125ef3a82e4439a2e3c9}\label{struct_v_r_e_f___type_acdaf356ffe42125ef3a82e4439a2e3c9}} 
\index{VREF\_Type@{VREF\_Type}!TRM@{TRM}}
\index{TRM@{TRM}!VREF\_Type@{VREF\_Type}}
\subsubsection{\texorpdfstring{TRM}{TRM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t T\+RM}

V\+R\+EF Trim Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
