
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: request[0] (input port clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.92    0.00    0.00    0.20 ^ request[0] (in)
                                         request[0] (net)
                  0.00    0.00    0.20 ^ _08_/A1 (AND2_X1)
     1    1.14    0.01    0.03    0.23 ^ _08_/ZN (AND2_X1)
                                         _00_ (net)
                  0.01    0.00    0.23 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: grant[2]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: active (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ grant[2]$_SDFF_PN0_/CK (DFF_X1)
     2    1.59    0.01    0.08    0.08 v grant[2]$_SDFF_PN0_/Q (DFF_X1)
                                         grant[2] (net)
                  0.01    0.00    0.08 v _12_/A4 (OR4_X2)
     1    0.00    0.01    0.10    0.18 v _12_/ZN (OR4_X2)
                                         active (net)
                  0.01    0.00    0.18 v active (out)
                                  0.18   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: grant[2]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: active (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ grant[2]$_SDFF_PN0_/CK (DFF_X1)
     2    1.59    0.01    0.08    0.08 v grant[2]$_SDFF_PN0_/Q (DFF_X1)
                                         grant[2] (net)
                  0.01    0.00    0.08 v _12_/A4 (OR4_X2)
     1    0.00    0.01    0.10    0.18 v _12_/ZN (OR4_X2)
                                         active (net)
                  0.01    0.00    0.18 v active (out)
                                  0.18   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.17e-05   4.04e-07   3.15e-07   2.24e-05  90.3%
Combinational          1.97e-06   2.76e-07   1.54e-07   2.40e-06   9.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.36e-05   6.80e-07   4.70e-07   2.48e-05 100.0%
                          95.4%       2.7%       1.9%
