// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.581500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

 /* verilator lint_off WIDTH */
module FindIfUnitVRTL (
        clk,
        reset,
        cfg_req_V,
        cfg_req_V_ap_vld,
        cfg_req_V_ap_ack,
        cfg_resp_V,
        cfg_resp_V_ap_vld,
        cfg_resp_V_ap_ack,
        g_itu_iface_req_V,
        g_itu_iface_req_V_ap_vld,
        g_itu_iface_req_V_ap_ack,
        g_itu_iface_resp_V,
        g_itu_iface_resp_V_ap_vld,
        g_itu_iface_resp_V_ap_ack
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_st3_fsm_2 = 2'b10;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv33_100000000 = 33'b100000000000000000000000000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input  [69:0] cfg_req_V;
input   cfg_req_V_ap_vld;
output   cfg_req_V_ap_ack;
output  [32:0] cfg_resp_V;
output   cfg_resp_V_ap_vld;
input   cfg_resp_V_ap_ack;
output  [96:0] g_itu_iface_req_V;
output   g_itu_iface_req_V_ap_vld;
input   g_itu_iface_req_V_ap_ack;
input  [32:0] g_itu_iface_resp_V;
input   g_itu_iface_resp_V_ap_vld;
output   g_itu_iface_resp_V_ap_ack;

reg cfg_req_V_ap_ack;
reg cfg_resp_V_ap_vld;
reg[96:0] g_itu_iface_req_V;
reg g_itu_iface_req_V_ap_vld;
reg g_itu_iface_resp_V_ap_ack;
reg   [15:0] s_first_ds_id_V = 16'b0000000000000000;
reg   [15:0] s_first_index_V = 16'b0000000000000000;
reg   [15:0] s_last_index_V = 16'b0000000000000000;
reg   [2:0] s_pred_V = 3'b000;
reg   [31:0] s_result = 32'b00000000000000000000000000000000;
reg   [15:0] s_last_ds_id_V = 16'b0000000000000000;
wire   [0:0] tmp_4_fu_207_p3;
reg   [0:0] tmp_4_reg_523;
reg   [1:0] ap_CS_fsm = 2'b00;
wire   [31:0] index_assign_fu_223_p1;
wire   [31:0] index_assign_1_fu_231_p1;
reg   [31:0] index_assign_1_reg_532;
wire   [32:0] resp_V_5_fu_249_p1;
wire   [4:0] raddr_V_fu_239_p4;
wire   [32:0] resp_V_4_fu_253_p1;
wire   [32:0] resp_V_3_fu_261_p1;
wire   [32:0] resp_V_2_fu_265_p1;
wire   [32:0] resp_V_1_fu_269_p1;
wire   [32:0] resp_V_fu_277_p1;
wire   [0:0] tmp_1_fu_281_p2;
reg   [0:0] tmp_1_reg_570;
wire   [3:0] tmp_4_cast_fu_337_p1;
reg   [3:0] tmp_4_cast_reg_574;
wire   [47:0] tmp_fu_341_p3;
reg   [47:0] tmp_reg_578;
wire   [0:0] tmp_i_fu_349_p2;
reg   [0:0] tmp_i_reg_587;
reg    ap_sig_ioackin_g_itu_iface_req_V_ap_ack;
wire   [31:0] begin_m_index_assign_1_fu_511_p2;
reg    ap_sig_bdd_150;
reg   [0:0] stop_6_i_phi_fu_153_p10;
reg    ap_sig_ioackin_cfg_resp_V_ap_ack;
reg   [31:0] p_iterator_char_m_index_read_assign_reg_140;
wire   [0:0] tmp_12_fu_468_p2;
wire   [0:0] tmp_23_fu_475_p1;
wire   [0:0] tmp_8_fu_484_p2;
wire   [0:0] tmp_9_fu_504_p2;
reg   [32:0] p_0211_1_phi_fu_169_p16;
reg   [32:0] p_0211_1_reg_165;
wire   [96:0] r_V_4_fu_363_p5;
wire   [96:0] r_V_3_fu_385_p5;
wire   [96:0] r_V_2_fu_407_p5;
wire   [96:0] r_V_1_fu_429_p5;
wire   [96:0] r_V_fu_451_p5;
reg    ap_reg_ioackin_g_itu_iface_req_V_ap_ack = 1'b0;
reg    ap_reg_ioackin_cfg_resp_V_ap_ack = 1'b0;
wire   [0:0] grp_fu_191_p3;
wire   [47:0] tmp_25_fu_358_p0;
wire   [15:0] grp_fu_199_p3;
wire   [47:0] tmp_25_fu_358_p2;
wire   [47:0] tmp_20_fu_380_p0;
wire   [47:0] tmp_20_fu_380_p2;
wire   [47:0] tmp_16_fu_402_p0;
wire   [47:0] tmp_16_fu_402_p2;
wire   [47:0] tmp_10_fu_424_p0;
wire   [47:0] tmp_10_fu_424_p2;
wire   [47:0] tmp_3_fu_446_p0;
wire   [47:0] tmp_3_fu_446_p2;
wire   [0:0] tmp_28_fu_464_p1;
wire   [7:0] data_1_fu_480_p1;
wire   [7:0] data_fu_500_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_524;
reg    ap_sig_bdd_523;
reg    ap_sig_bdd_528;
reg    ap_sig_bdd_532;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_cfg_resp_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_cfg_resp_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_523) begin
            if (~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))) begin
                ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_0;
            end else if (ap_sig_bdd_524) begin
                ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_g_itu_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_g_itu_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_g_itu_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0)))) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0)))))) begin
            ap_reg_ioackin_g_itu_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_3) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_2) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_1) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_0) & (ap_const_logic_1 == g_itu_iface_req_V_ap_ack)))) begin
            ap_reg_ioackin_g_itu_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))) & ((~(tmp_4_reg_523 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_570)) | (~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_reg_587)) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))))) begin
        p_0211_1_reg_165 <= ap_const_lv33_100000000;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_4_fu_207_p3 == ap_const_lv1_0) & ~(raddr_V_fu_239_p4 == ap_const_lv5_5) & ~(raddr_V_fu_239_p4 == ap_const_lv5_4) & ~(raddr_V_fu_239_p4 == ap_const_lv5_3) & ~(raddr_V_fu_239_p4 == ap_const_lv5_2) & ~(raddr_V_fu_239_p4 == ap_const_lv5_1) & ~(raddr_V_fu_239_p4 == ap_const_lv5_0))) begin
        p_0211_1_reg_165 <= ap_const_lv33_0;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_4_fu_207_p3 == ap_const_lv1_0) & (raddr_V_fu_239_p4 == ap_const_lv5_0))) begin
        p_0211_1_reg_165 <= resp_V_fu_277_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_4_fu_207_p3 == ap_const_lv1_0) & (raddr_V_fu_239_p4 == ap_const_lv5_1))) begin
        p_0211_1_reg_165 <= resp_V_1_fu_269_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_4_fu_207_p3 == ap_const_lv1_0) & (raddr_V_fu_239_p4 == ap_const_lv5_2))) begin
        p_0211_1_reg_165 <= resp_V_2_fu_265_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_4_fu_207_p3 == ap_const_lv1_0) & (raddr_V_fu_239_p4 == ap_const_lv5_3))) begin
        p_0211_1_reg_165 <= resp_V_3_fu_261_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_4_fu_207_p3 == ap_const_lv1_0) & (raddr_V_fu_239_p4 == ap_const_lv5_4))) begin
        p_0211_1_reg_165 <= resp_V_4_fu_253_p1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (tmp_4_fu_207_p3 == ap_const_lv1_0) & (raddr_V_fu_239_p4 == ap_const_lv5_5))) begin
        p_0211_1_reg_165 <= resp_V_5_fu_249_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))) & ((~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & (ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | (~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & ~(tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(tmp_4_cast_reg_574 == ap_const_lv4_0))))) begin
        p_iterator_char_m_index_read_assign_reg_140 <= begin_m_index_assign_1_fu_511_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
        p_iterator_char_m_index_read_assign_reg_140 <= index_assign_fu_223_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0))) begin
        index_assign_1_reg_532[0] <= index_assign_1_fu_231_p1[0];
index_assign_1_reg_532[1] <= index_assign_1_fu_231_p1[1];
index_assign_1_reg_532[2] <= index_assign_1_fu_231_p1[2];
index_assign_1_reg_532[3] <= index_assign_1_fu_231_p1[3];
index_assign_1_reg_532[4] <= index_assign_1_fu_231_p1[4];
index_assign_1_reg_532[5] <= index_assign_1_fu_231_p1[5];
index_assign_1_reg_532[6] <= index_assign_1_fu_231_p1[6];
index_assign_1_reg_532[7] <= index_assign_1_fu_231_p1[7];
index_assign_1_reg_532[8] <= index_assign_1_fu_231_p1[8];
index_assign_1_reg_532[9] <= index_assign_1_fu_231_p1[9];
index_assign_1_reg_532[10] <= index_assign_1_fu_231_p1[10];
index_assign_1_reg_532[11] <= index_assign_1_fu_231_p1[11];
index_assign_1_reg_532[12] <= index_assign_1_fu_231_p1[12];
index_assign_1_reg_532[13] <= index_assign_1_fu_231_p1[13];
index_assign_1_reg_532[14] <= index_assign_1_fu_231_p1[14];
index_assign_1_reg_532[15] <= index_assign_1_fu_231_p1[15];
        tmp_4_reg_523 <= cfg_req_V[ap_const_lv32_45];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_239_p4 == ap_const_lv5_1) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
        s_first_ds_id_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_239_p4 == ap_const_lv5_2) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
        s_first_index_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_239_p4 == ap_const_lv5_3) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
        s_last_ds_id_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_239_p4 == ap_const_lv5_4) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
        s_last_index_V <= {{cfg_req_V[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (raddr_V_fu_239_p4 == ap_const_lv5_5) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
        s_pred_V <= {{cfg_req_V[ap_const_lv32_22 : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))) & ((~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & ~(ap_const_lv1_0 == tmp_i_reg_587)) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))))) begin
        s_result <= p_iterator_char_m_index_read_assign_reg_140;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0))) begin
        tmp_1_reg_570 <= tmp_1_fu_281_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
        tmp_4_cast_reg_574[0] <= tmp_4_cast_fu_337_p1[0];
tmp_4_cast_reg_574[1] <= tmp_4_cast_fu_337_p1[1];
tmp_4_cast_reg_574[2] <= tmp_4_cast_fu_337_p1[2];
        tmp_reg_578[32] <= tmp_fu_341_p3[32];
tmp_reg_578[33] <= tmp_fu_341_p3[33];
tmp_reg_578[34] <= tmp_fu_341_p3[34];
tmp_reg_578[35] <= tmp_fu_341_p3[35];
tmp_reg_578[36] <= tmp_fu_341_p3[36];
tmp_reg_578[37] <= tmp_fu_341_p3[37];
tmp_reg_578[38] <= tmp_fu_341_p3[38];
tmp_reg_578[39] <= tmp_fu_341_p3[39];
tmp_reg_578[40] <= tmp_fu_341_p3[40];
tmp_reg_578[41] <= tmp_fu_341_p3[41];
tmp_reg_578[42] <= tmp_fu_341_p3[42];
tmp_reg_578[43] <= tmp_fu_341_p3[43];
tmp_reg_578[44] <= tmp_fu_341_p3[44];
tmp_reg_578[45] <= tmp_fu_341_p3[45];
tmp_reg_578[46] <= tmp_fu_341_p3[46];
tmp_reg_578[47] <= tmp_fu_341_p3[47];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0))))) begin
        tmp_i_reg_587 <= tmp_i_fu_349_p2;
    end
end

/// ap_sig_ioackin_cfg_resp_V_ap_ack assign process. ///
always @ (cfg_resp_V_ap_ack or ap_reg_ioackin_cfg_resp_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_cfg_resp_V_ap_ack)) begin
        ap_sig_ioackin_cfg_resp_V_ap_ack = cfg_resp_V_ap_ack;
    end else begin
        ap_sig_ioackin_cfg_resp_V_ap_ack = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_g_itu_iface_req_V_ap_ack assign process. ///
always @ (g_itu_iface_req_V_ap_ack or ap_reg_ioackin_g_itu_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_g_itu_iface_req_V_ap_ack = g_itu_iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_g_itu_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// cfg_req_V_ap_ack assign process. ///
always @ (cfg_req_V_ap_vld or ap_CS_fsm)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(cfg_req_V_ap_vld == ap_const_logic_0))) begin
        cfg_req_V_ap_ack = ap_const_logic_1;
    end else begin
        cfg_req_V_ap_ack = ap_const_logic_0;
    end
end

/// cfg_resp_V_ap_vld assign process. ///
always @ (tmp_4_reg_523 or ap_CS_fsm or tmp_1_reg_570 or tmp_4_cast_reg_574 or tmp_i_reg_587 or ap_sig_bdd_150 or stop_6_i_phi_fu_153_p10 or ap_reg_ioackin_cfg_resp_V_ap_ack)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & ~ap_sig_bdd_150 & (ap_const_logic_0 == ap_reg_ioackin_cfg_resp_V_ap_ack))) begin
        cfg_resp_V_ap_vld = ap_const_logic_1;
    end else begin
        cfg_resp_V_ap_vld = ap_const_logic_0;
    end
end

/// g_itu_iface_req_V assign process. ///
always @ (tmp_4_cast_reg_574 or r_V_4_fu_363_p5 or r_V_3_fu_385_p5 or r_V_2_fu_407_p5 or r_V_1_fu_429_p5 or r_V_fu_451_p5 or ap_sig_bdd_528)
begin
    if (ap_sig_bdd_528) begin
        if ((tmp_4_cast_reg_574 == ap_const_lv4_0)) begin
            g_itu_iface_req_V = r_V_fu_451_p5;
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_1)) begin
            g_itu_iface_req_V = r_V_1_fu_429_p5;
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_2)) begin
            g_itu_iface_req_V = r_V_2_fu_407_p5;
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_3)) begin
            g_itu_iface_req_V = r_V_3_fu_385_p5;
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_4)) begin
            g_itu_iface_req_V = r_V_4_fu_363_p5;
        end else begin
            g_itu_iface_req_V = 'bx;
        end
    end else begin
        g_itu_iface_req_V = 'bx;
    end
end

/// g_itu_iface_req_V_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_4_cast_reg_574 or tmp_i_fu_349_p2 or ap_reg_ioackin_g_itu_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_3) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_2) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_1) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_0) & (ap_const_logic_0 == ap_reg_ioackin_g_itu_iface_req_V_ap_ack)))) begin
        g_itu_iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        g_itu_iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// g_itu_iface_resp_V_ap_ack assign process. ///
always @ (tmp_4_reg_523 or ap_CS_fsm or tmp_1_reg_570 or tmp_4_cast_reg_574 or tmp_i_reg_587 or ap_sig_bdd_150 or stop_6_i_phi_fu_153_p10 or ap_sig_ioackin_cfg_resp_V_ap_ack)
begin
    if ((((tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & (ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))))) begin
        g_itu_iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        g_itu_iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// p_0211_1_phi_fu_169_p16 assign process. ///
always @ (tmp_4_reg_523 or ap_CS_fsm or tmp_1_reg_570 or tmp_4_cast_reg_574 or tmp_i_reg_587 or stop_6_i_phi_fu_153_p10 or p_0211_1_reg_165)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((~(tmp_4_reg_523 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_reg_570)) | (~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_reg_587)) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))))) begin
        p_0211_1_phi_fu_169_p16 = ap_const_lv33_100000000;
    end else begin
        p_0211_1_phi_fu_169_p16 = p_0211_1_reg_165;
    end
end

/// stop_6_i_phi_fu_153_p10 assign process. ///
always @ (g_itu_iface_resp_V or tmp_4_cast_reg_574 or tmp_12_fu_468_p2 or tmp_23_fu_475_p1 or tmp_8_fu_484_p2 or tmp_9_fu_504_p2 or ap_sig_bdd_532)
begin
    if (ap_sig_bdd_532) begin
        if ((tmp_4_cast_reg_574 == ap_const_lv4_0)) begin
            stop_6_i_phi_fu_153_p10 = tmp_9_fu_504_p2;
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_1)) begin
            stop_6_i_phi_fu_153_p10 = g_itu_iface_resp_V[ap_const_lv32_7];
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_2)) begin
            stop_6_i_phi_fu_153_p10 = tmp_8_fu_484_p2;
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_3)) begin
            stop_6_i_phi_fu_153_p10 = tmp_23_fu_475_p1;
        end else if ((tmp_4_cast_reg_574 == ap_const_lv4_4)) begin
            stop_6_i_phi_fu_153_p10 = tmp_12_fu_468_p2;
        end else begin
            stop_6_i_phi_fu_153_p10 = 'bx;
        end
    end else begin
        stop_6_i_phi_fu_153_p10 = 'bx;
    end
end
always @ (cfg_req_V_ap_vld or tmp_4_fu_207_p3 or tmp_4_reg_523 or ap_CS_fsm or tmp_1_fu_281_p2 or tmp_1_reg_570 or tmp_4_cast_reg_574 or tmp_i_fu_349_p2 or tmp_i_reg_587 or ap_sig_ioackin_g_itu_iface_req_V_ap_ack or ap_sig_bdd_150 or stop_6_i_phi_fu_153_p10 or ap_sig_ioackin_cfg_resp_V_ap_ack)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if ((~(cfg_req_V_ap_vld == ap_const_logic_0) & ~(tmp_4_fu_207_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_fu_281_p2))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(cfg_req_V_ap_vld == ap_const_logic_0) & ((tmp_4_fu_207_p3 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_fu_281_p2)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st3_fsm_2 : 
            if ((((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & ~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if ((~(ap_sig_bdd_150 | (((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))) & (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))) & ((~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & (ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | (~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587) & ~(tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(tmp_4_cast_reg_574 == ap_const_lv4_0))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_150 assign process. ///
always @ (g_itu_iface_resp_V_ap_vld or tmp_4_reg_523 or tmp_1_reg_570 or tmp_4_cast_reg_574 or tmp_i_reg_587)
begin
    ap_sig_bdd_150 = (((tmp_4_cast_reg_574 == ap_const_lv4_4) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & (g_itu_iface_resp_V_ap_vld == ap_const_logic_0) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587)));
end

/// ap_sig_bdd_523 assign process. ///
always @ (tmp_4_reg_523 or ap_CS_fsm or tmp_1_reg_570 or tmp_4_cast_reg_574 or tmp_i_reg_587 or stop_6_i_phi_fu_153_p10)
begin
    ap_sig_bdd_523 = ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ((tmp_4_reg_523 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_1_reg_570) | ~(ap_const_lv1_0 == tmp_i_reg_587) | ((tmp_4_cast_reg_574 == ap_const_lv4_4) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_3) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_2) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_1) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10)) | ((tmp_4_cast_reg_574 == ap_const_lv4_0) & ~(ap_const_lv1_0 == stop_6_i_phi_fu_153_p10))));
end

/// ap_sig_bdd_524 assign process. ///
always @ (cfg_resp_V_ap_ack or ap_sig_bdd_150)
begin
    ap_sig_bdd_524 = ((ap_const_logic_1 == cfg_resp_V_ap_ack) & ~ap_sig_bdd_150);
end

/// ap_sig_bdd_528 assign process. ///
always @ (ap_CS_fsm or tmp_4_cast_reg_574 or tmp_i_fu_349_p2 or ap_sig_ioackin_g_itu_iface_req_V_ap_ack)
begin
    ap_sig_bdd_528 = ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_fu_349_p2) & ~(((ap_const_lv1_0 == tmp_i_fu_349_p2) & (tmp_4_cast_reg_574 == ap_const_lv4_4) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_3)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_2)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_1)) | ((ap_const_lv1_0 == tmp_i_fu_349_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_itu_iface_req_V_ap_ack) & (tmp_4_cast_reg_574 == ap_const_lv4_0))));
end

/// ap_sig_bdd_532 assign process. ///
always @ (tmp_4_reg_523 or ap_CS_fsm or tmp_1_reg_570 or tmp_i_reg_587)
begin
    ap_sig_bdd_532 = ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_4_reg_523 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_reg_570) & (ap_const_lv1_0 == tmp_i_reg_587));
end
assign begin_m_index_assign_1_fu_511_p2 = (p_iterator_char_m_index_read_assign_reg_140 + ap_const_lv32_1);
assign cfg_resp_V = p_0211_1_phi_fu_169_p16;
assign data_1_fu_480_p1 = g_itu_iface_resp_V[7:0];
assign data_fu_500_p1 = g_itu_iface_resp_V[7:0];
assign grp_fu_191_p3 = p_iterator_char_m_index_read_assign_reg_140[ap_const_lv32_1F];
assign grp_fu_199_p3 = ((grp_fu_191_p3)? ap_const_lv16_FFFF: ap_const_lv16_0);
assign index_assign_1_fu_231_p1 = $unsigned(s_last_index_V);
assign index_assign_fu_223_p1 = $unsigned(s_first_index_V);
assign r_V_1_fu_429_p5 = {{{{grp_fu_191_p3}, {grp_fu_199_p3}}, {tmp_10_fu_424_p2}}, {ap_const_lv32_0}};
assign r_V_2_fu_407_p5 = {{{{grp_fu_191_p3}, {grp_fu_199_p3}}, {tmp_16_fu_402_p2}}, {ap_const_lv32_0}};
assign r_V_3_fu_385_p5 = {{{{grp_fu_191_p3}, {grp_fu_199_p3}}, {tmp_20_fu_380_p2}}, {ap_const_lv32_0}};
assign r_V_4_fu_363_p5 = {{{{grp_fu_191_p3}, {grp_fu_199_p3}}, {tmp_25_fu_358_p2}}, {ap_const_lv32_0}};
assign r_V_fu_451_p5 = {{{{grp_fu_191_p3}, {grp_fu_199_p3}}, {tmp_3_fu_446_p2}}, {ap_const_lv32_0}};
assign raddr_V_fu_239_p4 = {{cfg_req_V[ap_const_lv32_44 : ap_const_lv32_40]}};
assign resp_V_1_fu_269_p1 = $unsigned(s_first_ds_id_V);
assign resp_V_2_fu_265_p1 = $unsigned(s_first_index_V);
assign resp_V_3_fu_261_p1 = $unsigned(s_last_ds_id_V);
assign resp_V_4_fu_253_p1 = $unsigned(s_last_index_V);
assign resp_V_5_fu_249_p1 = $unsigned(s_pred_V);
assign resp_V_fu_277_p1 = $unsigned(s_result);
assign tmp_10_fu_424_p0 = $signed(p_iterator_char_m_index_read_assign_reg_140);
assign tmp_10_fu_424_p2 = (tmp_10_fu_424_p0 | tmp_reg_578);
assign tmp_12_fu_468_p2 = (tmp_28_fu_464_p1 ^ ap_const_lv1_1);
assign tmp_16_fu_402_p0 = $signed(p_iterator_char_m_index_read_assign_reg_140);
assign tmp_16_fu_402_p2 = (tmp_16_fu_402_p0 | tmp_reg_578);
assign tmp_1_fu_281_p2 = (raddr_V_fu_239_p4 == ap_const_lv5_0? 1'b1: 1'b0);
assign tmp_20_fu_380_p0 = $signed(p_iterator_char_m_index_read_assign_reg_140);
assign tmp_20_fu_380_p2 = (tmp_20_fu_380_p0 | tmp_reg_578);
assign tmp_23_fu_475_p1 = g_itu_iface_resp_V[0:0];
assign tmp_25_fu_358_p0 = $signed(p_iterator_char_m_index_read_assign_reg_140);
assign tmp_25_fu_358_p2 = (tmp_25_fu_358_p0 | tmp_reg_578);
assign tmp_28_fu_464_p1 = g_itu_iface_resp_V[0:0];
assign tmp_3_fu_446_p0 = $signed(p_iterator_char_m_index_read_assign_reg_140);
assign tmp_3_fu_446_p2 = (tmp_3_fu_446_p0 | tmp_reg_578);
assign tmp_4_cast_fu_337_p1 = $unsigned(s_pred_V);
assign tmp_4_fu_207_p3 = cfg_req_V[ap_const_lv32_45];
assign tmp_8_fu_484_p2 = (data_1_fu_480_p1 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_9_fu_504_p2 = ($signed(data_fu_500_p1) > $signed(8'b00000000)? 1'b1: 1'b0);
assign tmp_fu_341_p3 = {{s_first_ds_id_V}, {ap_const_lv32_0}};
assign tmp_i_fu_349_p2 = (p_iterator_char_m_index_read_assign_reg_140 == index_assign_1_reg_532? 1'b1: 1'b0);
always @ (posedge clk)
begin
    index_assign_1_reg_532[31:16] <= 16'b0000000000000000;
    tmp_4_cast_reg_574[3] <= 1'b0;
    tmp_reg_578[31:0] <= 32'b00000000000000000000000000000000;
end



endmodule //top

/* lint_on */
