 _________________________________________________________________________________________________________________________________________________________________________
|Instruction    | NOP | HLT | SETC | NOT | INC | OUT | IN  | MOV | ADD | SUB | AND | IADD | PUSH | POP | LDM | LDD | STD | JZ  | JN  | JC  | JMP | CALL | RET | INT | RTI |
|_______________|_____|_____|______|_____|_____|_____|_____|_____|_____|_____|_____|______|______|_____|_____|_____|_____|_____|_____|_____|_____|______|_____|_____|_____|
|PreserveFlags	|  1  |  1  |  0   |  0  |  0  |  1  |  1  |  1  |  0  |  0  |  0  |  0   |  1   |  1  |  1  |  1  |  1  |  1  |  1  |  1  |  1  |  1   |  1  |  1  |  0  |
|HLT		|  0  |  1  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0  |  0  |  0  |
|INT		|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0  |  1  |  0  |
|BRANCH		|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  1  |  1  |  1  |  1  |  1   |  0  |  0  |  0  |
|BRANCHSELECTOR	|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  1  |  2  |  3  |  0  |  0   |  0  |  0  |  0  |
|RET		|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  1  |  0  |  1  |
|ALUselect	| 000 | 000 | 101  | 110 | 111 | 000 | 000 | 000 | 010 | 011 | 100 | 100  | 000  | 000 | 001 | 100 | 100 | 000 | 000 | 000 | 000 | 000  | 000 | 001 | 000 |
|MemRead	|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  1  |  0  |  1  |  0  |  0  |  0  |  0  |  0  |  0   |  1  |  0  |  1  |
|RegWrite	|  0  |  0  |  0   |  1  |  1  |  0  |  1  |  1  |  1  |  1  |  1  |  1   |  0   |  1  |  1  |  1  |  0  |  0  |  0  |  0  |  0  |  0   |  0  |  0  |  0  |
|ALUsrc		|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  1   |  0   |  0  |  0  |  1  |  1  |  0  |  0  |  0  |  0  |  0   |  0  |  1  |  0  |
|MemWriteSrc	|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  1   |  0  |  1  |  0  |
|MemAddSrc	|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  1   |  1  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  1   |  2  |  1  |  2  |
|MemWrite	|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  1   |  0  |  0  |  0  |  1  |  0  |  0  |  0  |  0  |  1   |  0  |  1  |  0  |
|SP+		|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  1  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  1  |  0  |  1  |
|SP-		|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  1   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  1   |  0  |  1  |  0  |
|IN		|  0  |  0  |  0   |  0  |  0  |  0  |  1  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0  |  0  |  0  |
|MemtoReg	|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  1  |  0  |  1  |  0  |  0  |  0  |  0  |  0  |  0   |  0  |  0  |  0  |
|OUT		|  0  |  0  |  0   |  0  |  0  |  1  |  0  |  0  |  0  |  0  |  0  |  0   |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0  |  0  |  0  |
|RegDst		|  0  |  0  |  0   |  0  |  0  |  0  |  0  |  0  |  1  |  1  |  1  |  0   |  0   |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0   |  0  |  0  |  0  |
|_______________|_____|_____|______|_____|_____|_____|_____|_____|_____|_____|_____|______|______|_____|_____|_____|_____|_____|_____|_____|_____|______|_____|_____|_____|


MemAddSrc = ( 2 => new SP , 1 => old SP, 0 => ALUout )

