#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000285caffc3d0 .scope module, "EX_MEM" "EX_MEM" 2 276;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "size_o";
    .port_info 1 /OUTPUT 1 "enable_o";
    .port_info 2 /OUTPUT 1 "rw_o";
    .port_info 3 /OUTPUT 1 "load_o";
    .port_info 4 /OUTPUT 1 "rf_o";
    .port_info 5 /INPUT 1 "size_i";
    .port_info 6 /INPUT 1 "enable_i";
    .port_info 7 /INPUT 1 "rw_i";
    .port_info 8 /INPUT 1 "load_i";
    .port_info 9 /INPUT 1 "rf_i";
    .port_info 10 /INPUT 1 "CLK";
    .port_info 11 /INPUT 1 "CLR";
o00000285cb20cc18 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb201c90_0 .net "CLK", 0 0, o00000285cb20cc18;  0 drivers
o00000285cb20cc48 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb202690_0 .net "CLR", 0 0, o00000285cb20cc48;  0 drivers
o00000285cb20cc78 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb202a50_0 .net "enable_i", 0 0, o00000285cb20cc78;  0 drivers
v00000285cb202af0_0 .var "enable_o", 0 0;
o00000285cb20ccd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb201d30_0 .net "load_i", 0 0, o00000285cb20ccd8;  0 drivers
v00000285cb201dd0_0 .var "load_o", 0 0;
o00000285cb20cd38 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb201e70_0 .net "rf_i", 0 0, o00000285cb20cd38;  0 drivers
v00000285cb202050_0 .var "rf_o", 0 0;
o00000285cb20cd98 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb2020f0_0 .net "rw_i", 0 0, o00000285cb20cd98;  0 drivers
v00000285cb202190_0 .var "rw_o", 0 0;
o00000285cb20cdf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb202230_0 .net "size_i", 0 0, o00000285cb20cdf8;  0 drivers
v00000285cb2024b0_0 .var "size_o", 0 0;
E_00000285cb1fbdc0 .event posedge, v00000285cb201c90_0;
S_00000285caffc560 .scope module, "ID_EX" "ID_EX" 2 228;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_o";
    .port_info 1 /OUTPUT 4 "ALU_o";
    .port_info 2 /OUTPUT 1 "size_o";
    .port_info 3 /OUTPUT 1 "enable_o";
    .port_info 4 /OUTPUT 1 "rw_o";
    .port_info 5 /OUTPUT 1 "load_o";
    .port_info 6 /OUTPUT 1 "S_o";
    .port_info 7 /OUTPUT 1 "rf_o";
    .port_info 8 /INPUT 1 "Shift_i";
    .port_info 9 /INPUT 4 "ALU_i";
    .port_info 10 /INPUT 1 "size_i";
    .port_info 11 /INPUT 1 "enable_i";
    .port_info 12 /INPUT 1 "rw_i";
    .port_info 13 /INPUT 1 "load_i";
    .port_info 14 /INPUT 1 "S_i";
    .port_info 15 /INPUT 1 "rf_i";
    .port_info 16 /INPUT 1 "CLK";
    .port_info 17 /INPUT 1 "CLR";
o00000285cb20d098 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000285cb2022d0_0 .net "ALU_i", 3 0, o00000285cb20d098;  0 drivers
v00000285cb2025f0_0 .var "ALU_o", 3 0;
o00000285cb20d0f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb202370_0 .net "CLK", 0 0, o00000285cb20d0f8;  0 drivers
o00000285cb20d128 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb202410_0 .net "CLR", 0 0, o00000285cb20d128;  0 drivers
o00000285cb20d158 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb202550_0 .net "S_i", 0 0, o00000285cb20d158;  0 drivers
v00000285cb202730_0 .var "S_o", 0 0;
o00000285cb20d1b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb202870_0 .net "Shift_i", 0 0, o00000285cb20d1b8;  0 drivers
v00000285cb2029b0_0 .var "Shift_o", 0 0;
o00000285cb20d218 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264340_0 .net "enable_i", 0 0, o00000285cb20d218;  0 drivers
v00000285cb2633a0_0 .var "enable_o", 0 0;
o00000285cb20d278 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264200_0 .net "load_i", 0 0, o00000285cb20d278;  0 drivers
v00000285cb263e40_0 .var "load_o", 0 0;
o00000285cb20d2d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb2640c0_0 .net "rf_i", 0 0, o00000285cb20d2d8;  0 drivers
v00000285cb263bc0_0 .var "rf_o", 0 0;
o00000285cb20d338 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264160_0 .net "rw_i", 0 0, o00000285cb20d338;  0 drivers
v00000285cb263da0_0 .var "rw_o", 0 0;
o00000285cb20d398 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264e80_0 .net "size_i", 0 0, o00000285cb20d398;  0 drivers
v00000285cb263ee0_0 .var "size_o", 0 0;
E_00000285cb1fbec0 .event posedge, v00000285cb202370_0;
S_00000285cb1f1c30 .scope module, "MEM_WB" "MEM_WB" 2 311;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "load_o";
    .port_info 1 /OUTPUT 1 "rf_o";
    .port_info 2 /INPUT 1 "load_i";
    .port_info 3 /INPUT 1 "rf_i";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "CLR";
o00000285cb20d758 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264f20_0 .net "CLK", 0 0, o00000285cb20d758;  0 drivers
o00000285cb20d788 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb2643e0_0 .net "CLR", 0 0, o00000285cb20d788;  0 drivers
o00000285cb20d7b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264660_0 .net "load_i", 0 0, o00000285cb20d7b8;  0 drivers
v00000285cb263440_0 .var "load_o", 0 0;
o00000285cb20d818 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264700_0 .net "rf_i", 0 0, o00000285cb20d818;  0 drivers
v00000285cb2638a0_0 .var "rf_o", 0 0;
E_00000285cb1fbf40 .event posedge, v00000285cb264f20_0;
S_00000285cb1f1dc0 .scope module, "Mux2x1CU" "Mux2x1CU" 2 165;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_o";
    .port_info 1 /OUTPUT 4 "ALU_o";
    .port_info 2 /OUTPUT 1 "size_o";
    .port_info 3 /OUTPUT 1 "enable_o";
    .port_info 4 /OUTPUT 1 "rw_o";
    .port_info 5 /OUTPUT 1 "load_o";
    .port_info 6 /OUTPUT 1 "S_o";
    .port_info 7 /OUTPUT 1 "RF_o";
    .port_info 8 /INPUT 1 "Shift_i";
    .port_info 9 /INPUT 4 "ALU_i";
    .port_info 10 /INPUT 1 "size_i";
    .port_info 11 /INPUT 1 "enable_i";
    .port_info 12 /INPUT 1 "rw_i";
    .port_info 13 /INPUT 1 "load_i";
    .port_info 14 /INPUT 1 "S_i";
    .port_info 15 /INPUT 1 "RF_i";
    .port_info 16 /INPUT 1 "select";
o00000285cb20d998 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000285cb264020_0 .net "ALU_i", 3 0, o00000285cb20d998;  0 drivers
v00000285cb2642a0_0 .var "ALU_o", 3 0;
o00000285cb20d9f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb2648e0_0 .net "RF_i", 0 0, o00000285cb20d9f8;  0 drivers
v00000285cb263d00_0 .var "RF_o", 0 0;
o00000285cb20da58 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb263c60_0 .net "S_i", 0 0, o00000285cb20da58;  0 drivers
v00000285cb2647a0_0 .var "S_o", 0 0;
o00000285cb20dab8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb263a80_0 .net "Shift_i", 0 0, o00000285cb20dab8;  0 drivers
v00000285cb264480_0 .var "Shift_o", 0 0;
o00000285cb20db18 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb263760_0 .net "enable_i", 0 0, o00000285cb20db18;  0 drivers
v00000285cb264520_0 .var "enable_o", 0 0;
o00000285cb20db78 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264a20_0 .net "load_i", 0 0, o00000285cb20db78;  0 drivers
v00000285cb2645c0_0 .var "load_o", 0 0;
o00000285cb20dbd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb263120_0 .net "rw_i", 0 0, o00000285cb20dbd8;  0 drivers
v00000285cb263620_0 .var "rw_o", 0 0;
o00000285cb20dc38 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb264840_0 .net "select", 0 0, o00000285cb20dc38;  0 drivers
o00000285cb20dc68 .functor BUFZ 1, C4<z>; HiZ drive
v00000285cb2634e0_0 .net "size_i", 0 0, o00000285cb20dc68;  0 drivers
v00000285cb263940_0 .var "size_o", 0 0;
E_00000285cb1fb400/0 .event anyedge, v00000285cb264840_0, v00000285cb2648e0_0, v00000285cb263c60_0, v00000285cb264a20_0;
E_00000285cb1fb400/1 .event anyedge, v00000285cb263120_0, v00000285cb263760_0, v00000285cb2634e0_0, v00000285cb264020_0;
E_00000285cb1fb400/2 .event anyedge, v00000285cb263a80_0;
E_00000285cb1fb400 .event/or E_00000285cb1fb400/0, E_00000285cb1fb400/1, E_00000285cb1fb400/2;
S_00000285cb1d9ea0 .scope module, "f3_tb" "f3_tb" 2 353;
 .timescale 0 0;
v00000285cb266670_0 .net "ALU_Op", 3 0, v00000285cb263080_0;  1 drivers
v00000285cb2653b0_0 .var "Address", 31 0;
v00000285cb265130_0 .net "B_instr", 0 0, v00000285cb263800_0;  1 drivers
v00000285cb2659f0_0 .var "CLK", 0 0;
v00000285cb265e50_0 .var "CLR", 0 0;
v00000285cb265c70_0 .net "DataOut", 31 0, v00000285cb265590_0;  1 drivers
v00000285cb265f90_0 .var "Ld", 0 0;
v00000285cb266d50_0 .net "Load_Inst", 0 0, v00000285cb2631c0_0;  1 drivers
v00000285cb2668f0_0 .net "Out", 31 0, v00000285cb2651d0_0;  1 drivers
L_00000285cb280088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_00000285cb20dff8 .resolv tri, v00000285cb264ca0_0, L_00000285cb280088;
v00000285cb265450_0 .net8 "PC", 31 0, RS_00000285cb20dff8;  2 drivers
v00000285cb266ad0_0 .net "PC_4", 31 0, v00000285cb264980_0;  1 drivers
v00000285cb266710_0 .net "RF_enable", 0 0, v00000285cb2639e0_0;  1 drivers
v00000285cb266cb0_0 .net "change", 0 0, v00000285cb263300_0;  1 drivers
v00000285cb266a30_0 .var/i "code", 31 0;
v00000285cb266df0_0 .var "data", 31 0;
v00000285cb266b70_0 .net "enable", 0 0, v00000285cb263580_0;  1 drivers
v00000285cb266030_0 .var/i "fi", 31 0;
v00000285cb266490_0 .net "rw", 0 0, v00000285cb2636c0_0;  1 drivers
v00000285cb2658b0_0 .net "shift_imm", 0 0, v00000285cb263260_0;  1 drivers
v00000285cb265090_0 .net "size", 0 0, v00000285cb201fb0_0;  1 drivers
S_00000285cb1da030 .scope module, "PC4" "AdderAplus4" 2 402, 2 155 0, S_00000285cb1d9ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "A";
v00000285cb263b20_0 .net8 "A", 31 0, RS_00000285cb20dff8;  alias, 2 drivers
v00000285cb264980_0 .var "Y", 31 0;
E_00000285cb1fb700 .event anyedge, v00000285cb263b20_0;
S_00000285cb1da1c0 .scope module, "PC_R" "register" 2 401, 2 15 0, S_00000285cb1d9ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "Ld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "CLR";
v00000285cb264ac0_0 .net "CLK", 0 0, v00000285cb2659f0_0;  1 drivers
v00000285cb264de0_0 .net "CLR", 0 0, v00000285cb265e50_0;  1 drivers
v00000285cb264b60_0 .net "Ld", 0 0, v00000285cb265f90_0;  1 drivers
v00000285cb264c00_0 .net "PW", 31 0, v00000285cb264980_0;  alias, 1 drivers
v00000285cb264ca0_0 .var "Q", 31 0;
E_00000285cb1fb640 .event posedge, v00000285cb264de0_0, v00000285cb264ac0_0;
S_00000285cb1e1060 .scope module, "c_u" "Control_Unit" 2 400, 2 29 0, S_00000285cb1d9ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_shift_imm";
    .port_info 1 /OUTPUT 4 "ID_ALU_Op";
    .port_info 2 /OUTPUT 1 "m_size";
    .port_info 3 /OUTPUT 1 "m_enable";
    .port_info 4 /OUTPUT 1 "m_rw";
    .port_info 5 /OUTPUT 1 "ID_Load_Inst";
    .port_info 6 /OUTPUT 1 "S";
    .port_info 7 /OUTPUT 1 "ID_RF_enable";
    .port_info 8 /OUTPUT 1 "ID_B_instr";
    .port_info 9 /INPUT 32 "I";
v00000285cb264d40_0 .net "I", 31 0, v00000285cb2651d0_0;  alias, 1 drivers
v00000285cb263080_0 .var "ID_ALU_Op", 3 0;
v00000285cb263800_0 .var "ID_B_instr", 0 0;
v00000285cb2631c0_0 .var "ID_Load_Inst", 0 0;
v00000285cb2639e0_0 .var "ID_RF_enable", 0 0;
v00000285cb263260_0 .var "ID_shift_imm", 0 0;
v00000285cb263300_0 .var "S", 0 0;
v00000285cb263580_0 .var "m_enable", 0 0;
v00000285cb2636c0_0 .var "m_rw", 0 0;
v00000285cb201fb0_0 .var "m_size", 0 0;
E_00000285cb1fb900 .event anyedge, v00000285cb264d40_0;
S_00000285cb1e11f0 .scope module, "if_id" "IF_ID" 2 399, 2 211 0, S_00000285cb1d9ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "CU_o";
    .port_info 1 /INPUT 32 "Ins";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
v00000285cb265310_0 .net "CLK", 0 0, v00000285cb2659f0_0;  alias, 1 drivers
v00000285cb265db0_0 .net "CLR", 0 0, v00000285cb265e50_0;  alias, 1 drivers
v00000285cb2651d0_0 .var "CU_o", 31 0;
v00000285cb265ef0_0 .net "Ins", 31 0, v00000285cb265590_0;  alias, 1 drivers
E_00000285cb1fb780 .event posedge, v00000285cb264ac0_0;
S_00000285cb1e1380 .scope module, "ram1" "inst_ram256x8" 2 381, 2 1 0, S_00000285cb1d9ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v00000285cb266210_0 .net8 "Address", 31 0, RS_00000285cb20dff8;  alias, 2 drivers
v00000285cb265590_0 .var "DataOut", 31 0;
v00000285cb2654f0 .array "Mem", 255 0, 7 0;
    .scope S_00000285caffc3d0;
T_0 ;
    %wait E_00000285cb1fbdc0;
    %load/vec4 v00000285cb202690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb201dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb202050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2024b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb202af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb202190_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000285cb201d30_0;
    %store/vec4 v00000285cb201dd0_0, 0, 1;
    %load/vec4 v00000285cb201e70_0;
    %store/vec4 v00000285cb202050_0, 0, 1;
    %load/vec4 v00000285cb202230_0;
    %store/vec4 v00000285cb2024b0_0, 0, 1;
    %load/vec4 v00000285cb202a50_0;
    %store/vec4 v00000285cb202af0_0, 0, 1;
    %load/vec4 v00000285cb2020f0_0;
    %store/vec4 v00000285cb202190_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000285caffc560;
T_1 ;
    %wait E_00000285cb1fbec0;
    %load/vec4 v00000285cb202410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2029b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000285cb2025f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb202730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2633a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263da0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000285cb202870_0;
    %store/vec4 v00000285cb2029b0_0, 0, 1;
    %load/vec4 v00000285cb2022d0_0;
    %store/vec4 v00000285cb2025f0_0, 0, 4;
    %load/vec4 v00000285cb264200_0;
    %store/vec4 v00000285cb263e40_0, 0, 1;
    %load/vec4 v00000285cb202550_0;
    %store/vec4 v00000285cb202730_0, 0, 1;
    %load/vec4 v00000285cb2640c0_0;
    %store/vec4 v00000285cb263bc0_0, 0, 1;
    %load/vec4 v00000285cb264e80_0;
    %store/vec4 v00000285cb263ee0_0, 0, 1;
    %load/vec4 v00000285cb264340_0;
    %store/vec4 v00000285cb2633a0_0, 0, 1;
    %load/vec4 v00000285cb264160_0;
    %store/vec4 v00000285cb263da0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000285cb1f1c30;
T_2 ;
    %wait E_00000285cb1fbf40;
    %load/vec4 v00000285cb2643e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2638a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000285cb264660_0;
    %store/vec4 v00000285cb263440_0, 0, 1;
    %load/vec4 v00000285cb264700_0;
    %store/vec4 v00000285cb2638a0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000285cb1f1dc0;
T_3 ;
    %wait E_00000285cb1fb400;
    %load/vec4 v00000285cb264840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000285cb263a80_0;
    %store/vec4 v00000285cb264480_0, 0, 1;
    %load/vec4 v00000285cb264020_0;
    %store/vec4 v00000285cb2642a0_0, 0, 4;
    %load/vec4 v00000285cb2634e0_0;
    %store/vec4 v00000285cb263940_0, 0, 1;
    %load/vec4 v00000285cb263760_0;
    %store/vec4 v00000285cb264520_0, 0, 1;
    %load/vec4 v00000285cb263120_0;
    %store/vec4 v00000285cb263620_0, 0, 1;
    %load/vec4 v00000285cb264a20_0;
    %store/vec4 v00000285cb2645c0_0, 0, 1;
    %load/vec4 v00000285cb263c60_0;
    %store/vec4 v00000285cb2647a0_0, 0, 1;
    %load/vec4 v00000285cb2648e0_0;
    %store/vec4 v00000285cb263d00_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb264480_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000285cb2642a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb264520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2645c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2647a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263d00_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000285cb1e1380;
T_4 ;
    %wait E_00000285cb1fb700;
    %load/vec4 v00000285cb266210_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %ix/getv 4, v00000285cb266210_0;
    %load/vec4a v00000285cb2654f0, 4;
    %load/vec4 v00000285cb266210_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000285cb2654f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000285cb266210_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000285cb2654f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000285cb266210_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000285cb2654f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000285cb265590_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %ix/getv 4, v00000285cb266210_0;
    %load/vec4a v00000285cb2654f0, 4;
    %pad/u 32;
    %store/vec4 v00000285cb265590_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000285cb1e11f0;
T_5 ;
    %wait E_00000285cb1fb780;
    %load/vec4 v00000285cb265db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000285cb2651d0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000285cb265ef0_0;
    %store/vec4 v00000285cb2651d0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000285cb1e1060;
T_6 ;
    %wait E_00000285cb1fb900;
    %load/vec4 v00000285cb264d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263300_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000285cb263080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb201fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2631c0_0, 0, 1;
T_6.0 ;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 20, 6;
    %store/vec4 v00000285cb263300_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 4, 21, 6;
    %store/vec4 v00000285cb263080_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb263260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb201fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb263580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2631c0_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263260_0, 0, 1;
T_6.8 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 20, 6;
    %store/vec4 v00000285cb263300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb263260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2631c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263800_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 4, 21, 6;
    %store/vec4 v00000285cb263080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb263260_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 20, 6;
    %store/vec4 v00000285cb2631c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263800_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 22, 6;
    %store/vec4 v00000285cb201fb0_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
T_6.11 ;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000285cb263080_0, 0, 4;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000285cb263080_0, 0, 4;
T_6.13 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263300_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 20, 6;
    %store/vec4 v00000285cb2631c0_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 22, 6;
    %store/vec4 v00000285cb201fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263800_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000285cb263080_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000285cb263080_0, 0, 4;
T_6.15 ;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
T_6.17 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb263800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb263260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2631c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2636c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb201fb0_0, 0, 1;
    %load/vec4 v00000285cb264d40_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000285cb263080_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2639e0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000285cb263080_0, 0, 4;
T_6.19 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000285cb1da1c0;
T_7 ;
    %wait E_00000285cb1fb640;
    %load/vec4 v00000285cb264de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000285cb264ca0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000285cb264b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000285cb264c00_0;
    %assign/vec4 v00000285cb264ca0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000285cb1da030;
T_8 ;
    %wait E_00000285cb1fb700;
    %load/vec4 v00000285cb263b20_0;
    %addi 4, 0, 32;
    %store/vec4 v00000285cb264980_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000285cb1d9ea0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb265f90_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000285cb1d9ea0;
T_10 ;
    %vpi_func 2 386 "$fopen" 32, "ramintr.txt", "r" {0 0 0};
    %store/vec4 v00000285cb266030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000285cb2653b0_0, 0, 32;
T_10.0 ;
    %vpi_func 2 388 "$feof" 32, v00000285cb266030_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %vpi_func 2 389 "$fscanf" 32, v00000285cb266030_0, "%b", v00000285cb266df0_0 {0 0 0};
    %store/vec4 v00000285cb266a30_0, 0, 32;
    %load/vec4 v00000285cb266df0_0;
    %pad/u 8;
    %ix/getv 4, v00000285cb2653b0_0;
    %store/vec4a v00000285cb2654f0, 4, 0;
    %load/vec4 v00000285cb2653b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000285cb2653b0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 393 "$fclose", v00000285cb266030_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000285cb2653b0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_00000285cb1d9ea0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285cb2659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb265e50_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000285cb265e50_0;
    %inv;
    %store/vec4 v00000285cb265e50_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v00000285cb2659f0_0;
    %inv;
    %store/vec4 v00000285cb2659f0_0, 0, 1;
    %load/vec4 v00000285cb2659f0_0;
    %inv;
    %store/vec4 v00000285cb2659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285cb265e50_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_00000285cb1d9ea0;
T_12 ;
    %delay 5, 0;
    %vpi_call 2 428 "$display", "\012       **** RAM INSTRUCTIONS TESTING****       " {0 0 0};
    %vpi_call 2 429 "$display", "\012      Address DataOut                            IF_ID_OUT                          C_U" {0 0 0};
    %vpi_call 2 430 "$monitor", "%d    %b   %b   shift=%b OP=%b size=%b e_m=%b rw=%b load=%b S=%b RF=%b B=%b CLK=%b", v00000285cb266ad0_0, v00000285cb265c70_0, v00000285cb2668f0_0, v00000285cb2658b0_0, v00000285cb266670_0, v00000285cb265090_0, v00000285cb266b70_0, v00000285cb266490_0, v00000285cb266d50_0, v00000285cb266cb0_0, v00000285cb266710_0, v00000285cb265130_0, v00000285cb2659f0_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Fase3.v";
