// Seed: 375340759
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri id_3,
    output supply0 id_4
);
  assign id_2 = id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    input  uwire id_2,
    inout  logic id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  tri   id_7,
    input  uwire id_8,
    output tri0  id_9,
    input  tri1  id_10
);
  always id_3 <= 1;
  assign id_9 = id_10;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_4,
      id_9,
      id_9
  );
  assign modCall_1.id_3 = 0;
  assign id_3 = 1;
  integer id_12;
endmodule
