From fefd47dc105ff6f665df79d3bab20e1d06063ef6 Mon Sep 17 00:00:00 2001
From: William Wu <william.wu@rock-chips.com>
Date: Wed, 11 Nov 2020 16:29:05 +0800
Subject: [PATCH] usb: dwc3: core: only set DEV_FORCE_20_CLK_FOR_30_CLK for
 high speed

Fixes: 5f0c2578ed8d ("usb: dwc3: core: do not use 3.0 clock when operating in 2.0 mode")
Change-Id: I7082d996979c4f52f898403e25853644e956cf48
Signed-off-by: William Wu <william.wu@rock-chips.com>
---
 drivers/usb/dwc3/core.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/usb/dwc3/core.c b/drivers/usb/dwc3/core.c
index f49a6ec912eb..7fecb55e288f 100644
--- a/drivers/usb/dwc3/core.c
+++ b/drivers/usb/dwc3/core.c
@@ -1092,7 +1092,8 @@ static int dwc3_core_init(struct dwc3 *dwc)
 		if (dwc->parkmode_disable_ss_quirk)
 			reg |= DWC3_GUCTL1_PARKMODE_DISABLE_SS;
 
-		if (dwc->maximum_speed <= USB_SPEED_HIGH)
+		if (dwc->maximum_speed == USB_SPEED_HIGH ||
+		    dwc->maximum_speed == USB_SPEED_FULL)
 			reg |= DWC3_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK;
 
 		dwc3_writel(dwc->regs, DWC3_GUCTL1, reg);
-- 
2.35.3

