
`timescale 1ns / 1ps

module test;




wire [7:0]  S;

reg [2:0]  CMD;
reg [7:0]  B;
reg [7:0]  A;



ALU top(A, B, CMD, S); 
 
