Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: Nios_nios2_gen2_0: "Transforming system: Nios_nios2_gen2_0"
Info: Nios_nios2_gen2_0: Running transform generation_view_transform
Info: Nios_nios2_gen2_0: Running transform generation_view_transform took 0.001s
Info: nios2_gen2_0: Running transform generation_view_transform
Info: nios2_gen2_0: Running transform generation_view_transform took 0.000s
Info: clock_bridge: Running transform generation_view_transform
Info: clock_bridge: Running transform generation_view_transform took 0.000s
Info: reset_bridge: Running transform generation_view_transform
Info: reset_bridge: Running transform generation_view_transform took 0.000s
Info: cpu: Running transform generation_view_transform
Info: cpu: Running transform generation_view_transform took 0.000s
Info: Nios_nios2_gen2_0: Running transform interconnect_transform_chooser
Info: Nios_nios2_gen2_0: Running transform interconnect_transform_chooser took 0.065s
Info: nios2_gen2_0: Running transform interconnect_transform_chooser
Info: nios2_gen2_0: Running transform interconnect_transform_chooser took 0.009s
Info: Nios_nios2_gen2_0: "Naming system components in system: Nios_nios2_gen2_0"
Info: Nios_nios2_gen2_0: "Processing generation queue"
Info: Nios_nios2_gen2_0: "Generating: Nios_nios2_gen2_0"
Info: Nios_nios2_gen2_0: "Generating: Nios_nios2_gen2_0_altera_nios2_gen2_171_2az3xjq"
Info: Nios_nios2_gen2_0: "Generating: Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey"
Info: cpu: Starting RTL generation for module 'Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey'
Info: cpu:   Generation command is [exec /home/tools/intelFPGA_pro/17.1/quartus/linux64//eperlcmd -I /home/tools/intelFPGA_pro/17.1/quartus/linux64//perl/lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/europa -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/perl_lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey --dir=/tmp/alt8053_8656050241751229388.dir/0002_cpu_gen/ --quartus_bindir=/home/tools/intelFPGA_pro/17.1/quartus/linux64/ --verilog --config=/tmp/alt8053_8656050241751229388.dir/0002_cpu_gen//Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8053_8656050241751229388.dir/0002_cpu_gen/    --pro_version=1  ]
Info: cpu: # 2019.06.06 16:22:50 (*) Starting Nios II generation
Info: cpu: # 2019.06.06 16:22:50 (*)   Checking for plaintext license.
Info: cpu: # 2019.06.06 16:22:51 (*)   Couldn't query license setup in Quartus directory /home/tools/intelFPGA_pro/17.1/quartus/linux64/
Info: cpu: # 2019.06.06 16:22:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.06.06 16:22:51 (*)   Plaintext license not found.
Info: cpu: # 2019.06.06 16:22:51 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.06.06 16:22:52 (*)   Couldn't query license setup in Quartus directory /home/tools/intelFPGA_pro/17.1/quartus/linux64/
Info: cpu: # 2019.06.06 16:22:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.06.06 16:22:52 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.06.06 16:22:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.06.06 16:22:52 (*)   Creating all objects for CPU
Info: cpu: # 2019.06.06 16:22:52 (*)     Testbench
Info: cpu: # 2019.06.06 16:22:52 (*)     Instruction decoding
Info: cpu: # 2019.06.06 16:22:52 (*)       Instruction fields
Info: cpu: # 2019.06.06 16:22:52 (*)       Instruction decodes
Info: cpu: # 2019.06.06 16:22:53 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.06.06 16:22:53 (*)       Instruction controls
Info: cpu: # 2019.06.06 16:22:53 (*)     Pipeline frontend
Info: cpu: # 2019.06.06 16:22:53 (*)     Pipeline backend
Info: cpu: # 2019.06.06 16:22:55 (*)   Creating '/tmp/alt8053_8656050241751229388.dir/0002_cpu_gen//Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey_nios2_waves.do'
Info: cpu: # 2019.06.06 16:22:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.06.06 16:22:57 (*)   Creating encrypted RTL
Info: cpu: # 2019.06.06 16:22:57 (*)   Creating IP functional simulation model
Info: cpu: # 2019.06.06 16:22:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey'
Info: Nios_nios2_gen2_0: Done "Nios_nios2_gen2_0" with 3 modules, 28 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0.ip --block-symbol-file --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0.ip --synthesis=VERILOG --greybox --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/Nios/Nios_nios2_gen2_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: Nios_nios2_gen2_0: "Transforming system: Nios_nios2_gen2_0"
Info: Nios_nios2_gen2_0: Running transform generation_view_transform
Info: Nios_nios2_gen2_0: Running transform generation_view_transform took 0.000s
Info: nios2_gen2_0: Running transform generation_view_transform
Info: nios2_gen2_0: Running transform generation_view_transform took 0.000s
Info: clock_bridge: Running transform generation_view_transform
Info: clock_bridge: Running transform generation_view_transform took 0.000s
Info: reset_bridge: Running transform generation_view_transform
Info: reset_bridge: Running transform generation_view_transform took 0.000s
Info: cpu: Running transform generation_view_transform
Info: cpu: Running transform generation_view_transform took 0.000s
Info: Nios_nios2_gen2_0: Running transform interconnect_transform_chooser
Info: Nios_nios2_gen2_0: Running transform interconnect_transform_chooser took 0.009s
Info: nios2_gen2_0: Running transform interconnect_transform_chooser
Info: nios2_gen2_0: Running transform interconnect_transform_chooser took 0.008s
Info: Nios_nios2_gen2_0: "Naming system components in system: Nios_nios2_gen2_0"
Info: Nios_nios2_gen2_0: "Processing generation queue"
Info: Nios_nios2_gen2_0: "Generating: Nios_nios2_gen2_0"
Info: Nios_nios2_gen2_0: "Generating: Nios_nios2_gen2_0_altera_nios2_gen2_171_2az3xjq"
Info: Nios_nios2_gen2_0: "Generating: Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey"
Info: cpu: Starting RTL generation for module 'Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey'
Info: cpu:   Generation command is [exec /home/tools/intelFPGA_pro/17.1/quartus/linux64//eperlcmd -I /home/tools/intelFPGA_pro/17.1/quartus/linux64//perl/lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/europa -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin/perl_lib -I /home/tools/intelFPGA_pro/17.1/quartus/sopc_builder/bin -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey --dir=/tmp/alt8053_8656050241751229388.dir/0003_cpu_gen/ --quartus_bindir=/home/tools/intelFPGA_pro/17.1/quartus/linux64/ --verilog --config=/tmp/alt8053_8656050241751229388.dir/0003_cpu_gen//Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey_processor_configuration.pl  --do_build_sim=0    --pro_version=1  ]
Info: cpu: # 2019.06.06 16:23:01 (*) Starting Nios II generation
Info: cpu: # 2019.06.06 16:23:01 (*)   Checking for plaintext license.
Info: cpu: # 2019.06.06 16:23:02 (*)   Couldn't query license setup in Quartus directory /home/tools/intelFPGA_pro/17.1/quartus/linux64/
Info: cpu: # 2019.06.06 16:23:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.06.06 16:23:02 (*)   Plaintext license not found.
Info: cpu: # 2019.06.06 16:23:02 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.06.06 16:23:03 (*)   Couldn't query license setup in Quartus directory /home/tools/intelFPGA_pro/17.1/quartus/linux64/
Info: cpu: # 2019.06.06 16:23:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.06.06 16:23:03 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.06.06 16:23:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.06.06 16:23:03 (*)   Creating all objects for CPU
Info: cpu: # 2019.06.06 16:23:03 (*)     Testbench
Info: cpu: # 2019.06.06 16:23:03 (*)     Instruction decoding
Info: cpu: # 2019.06.06 16:23:03 (*)       Instruction fields
Info: cpu: # 2019.06.06 16:23:03 (*)       Instruction decodes
Info: cpu: # 2019.06.06 16:23:04 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.06.06 16:23:04 (*)       Instruction controls
Info: cpu: # 2019.06.06 16:23:04 (*)     Pipeline frontend
Info: cpu: # 2019.06.06 16:23:04 (*)     Pipeline backend
Info: cpu: # 2019.06.06 16:23:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.06.06 16:23:07 (*)   Creating encrypted RTL
Info: cpu: # 2019.06.06 16:23:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_nios2_gen2_0_altera_nios2_gen2_unit_171_yoexwey'
Info: Nios_nios2_gen2_0: Done "Nios_nios2_gen2_0" with 3 modules, 16 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Nios_nios2_gen2_0. No files generated.
Info: Finished: Generate IP Core Documentation
